<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Multi-gigabit transceivers (Virtex 2 Pro) - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="multi-gigabit-transceivers--virtex-2-pro"><a class="header" href="#multi-gigabit-transceivers--virtex-2-pro">Multi-gigabit transceivers — Virtex 2 Pro</a></h1>
<p>TODO: document</p>
<h2 id="tile-gigabit_s"><a class="header" href="#tile-gigabit_s">Tile GIGABIT_S</a></h2>
<p>Cells: 5</p>
<h3 id="bels-gt"><a class="header" href="#bels-gt">Bels GT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S bel GT pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>GT</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td></tr>

<tr><td>REFCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td></tr>

<tr><td>REFCLKSEL</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[1]</td></tr>

<tr><td>POWERDOWN</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[2]</td></tr>

<tr><td>LOOPBACK[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[3]</td></tr>

<tr><td>LOOPBACK[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[3]</td></tr>

<tr><td>RXUSRCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td></tr>

<tr><td>RXUSRCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td></tr>

<tr><td>RXRESET</td><td>in</td><td>CELL_IO.IMUX_SR_OPTINV[0]</td></tr>

<tr><td>RXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[2]</td></tr>

<tr><td>ENPCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>ENMCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[7]</td></tr>

<tr><td>TXUSRCLK</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>TXUSRCLK2</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>TXRESET</td><td>in</td><td>CELL[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[3]</td></tr>

<tr><td>TXINHIBIT</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[3]</td></tr>

<tr><td>TXDATA[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[1]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[2]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[3]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[4]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[5]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[6]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[7]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[8]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[9]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[10]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[11]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[12]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[13]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[14]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[15]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[16]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[17]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[18]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[19]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[20]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[21]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[22]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[23]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[24]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[25]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[26]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[27]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[28]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[29]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[30]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[31]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXBYPASS8B10B[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[1]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[2]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[3]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXCHARISK[0]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[1]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[2]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[3]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[0]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[1]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[2]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[3]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[0]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[1]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[2]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[3]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXFORCECRCERR</td><td>in</td><td>CELL[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>CONFIGENABLE</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[2]</td></tr>

<tr><td>CONFIGIN</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[2]</td></tr>

<tr><td>ENCHANSYNC</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[1]</td></tr>

<tr><td>CHBONDI[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[0]</td></tr>

<tr><td>CHBONDI[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[0]</td></tr>

<tr><td>CHBONDI[2]</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[0]</td></tr>

<tr><td>CHBONDI[3]</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[0]</td></tr>

<tr><td>RXRECCLK</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[0]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[1]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[2]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[3]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[4]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[5]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[6]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[7]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[8]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[9]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[10]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[11]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[12]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[13]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[14]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[15]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[16]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[17]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[18]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[19]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[20]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[21]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[22]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[23]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[24]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[25]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[26]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[27]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[28]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[29]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[30]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[31]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXNOTINTABLE[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXDISPERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHARISK[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISCOMMA[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXCOMMADET</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[5]</td></tr>

<tr><td>RXREALIGN</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[13]</td></tr>

<tr><td>RXLOSSOFSYNC[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXLOSSOFSYNC[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCLKCORCNT[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCLKCORCNT[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[10]</td></tr>

<tr><td>RXCLKCORCNT[2]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[9]</td></tr>

<tr><td>RXBUFSTATUS[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[15]</td></tr>

<tr><td>RXBUFSTATUS[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHECKINGCRC</td><td>out</td><td>CELL[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCRCERR</td><td>out</td><td>CELL[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TXKERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXBUFERR</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[7]</td></tr>

<tr><td>CONFIGOUT</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[12]</td></tr>

<tr><td>CHBONDO[0]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[0]</td></tr>

<tr><td>CHBONDO[1]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[1]</td></tr>

<tr><td>CHBONDO[2]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[2]</td></tr>

<tr><td>CHBONDO[3]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[3]</td></tr>

<tr><td>CHBONDDONE</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S bel GT attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>GT</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex2-GIGABIT_S-GT-ENABLE"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][74]">MAIN_IO[3][74]</a></td></tr>

<tr><td>REF_CLK_V_SEL bit 0</td><td id="virtex2-GIGABIT_S-GT-REF_CLK_V_SEL[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][2]">MAIN_IO[3][2]</a></td></tr>

<tr><td>SERDES_10B</td><td id="virtex2-GIGABIT_S-GT-SERDES_10B"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][35]">MAIN_IO[3][35]</a></td></tr>

<tr><td>TERMINATION_IMP</td><td><a href="#virtex2-GIGABIT_S-GT-TERMINATION_IMP">[enum: GT_TERMINATION_IMP]</a></td></tr>

<tr><td>ALIGN_COMMA_MSB</td><td id="virtex2-GIGABIT_S-GT-ALIGN_COMMA_MSB"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][0]">MAIN[0][3][0]</a></td></tr>

<tr><td>PCOMMA_DETECT</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_DETECT"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][34]">MAIN[0][3][34]</a></td></tr>

<tr><td>MCOMMA_DETECT</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_DETECT"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][22]">MAIN[0][3][22]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 0</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][10]">MAIN[0][3][10]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 1</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][9]">MAIN[0][3][9]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 2</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][8]">MAIN[0][3][8]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 3</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][7]">MAIN[0][3][7]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 4</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][6]">MAIN[0][3][6]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 5</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][5]">MAIN[0][3][5]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 6</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][4]">MAIN[0][3][4]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 7</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][3]">MAIN[0][3][3]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 8</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][2]">MAIN[0][3][2]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 9</td><td id="virtex2-GIGABIT_S-GT-COMMA_10B_MASK[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][1]">MAIN[0][3][1]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][32]">MAIN[0][3][32]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][31]">MAIN[0][3][31]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][30]">MAIN[0][3][30]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][29]">MAIN[0][3][29]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][28]">MAIN[0][3][28]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][27]">MAIN[0][3][27]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][26]">MAIN[0][3][26]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][25]">MAIN[0][3][25]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][24]">MAIN[0][3][24]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][23]">MAIN[0][3][23]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][20]">MAIN[0][3][20]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][19]">MAIN[0][3][19]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][18]">MAIN[0][3][18]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][17]">MAIN[0][3][17]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][16]">MAIN[0][3][16]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][15]">MAIN[0][3][15]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][14]">MAIN[0][3][14]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][13]">MAIN[0][3][13]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][12]">MAIN[0][3][12]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][11]">MAIN[0][3][11]</a></td></tr>

<tr><td>DEC_PCOMMA_DETECT</td><td id="virtex2-GIGABIT_S-GT-DEC_PCOMMA_DETECT"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][31]">MAIN[1][3][31]</a></td></tr>

<tr><td>DEC_MCOMMA_DETECT</td><td id="virtex2-GIGABIT_S-GT-DEC_MCOMMA_DETECT"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][32]">MAIN[1][3][32]</a></td></tr>

<tr><td>DEC_VALID_COMMA_ONLY</td><td id="virtex2-GIGABIT_S-GT-DEC_VALID_COMMA_ONLY"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][30]">MAIN[1][3][30]</a></td></tr>

<tr><td>RX_DATA_WIDTH</td><td><a href="#virtex2-GIGABIT_S-GT-RX_DATA_WIDTH">[enum: GT_DATA_WIDTH]</a></td></tr>

<tr><td>RX_BUFFER_USE</td><td id="virtex2-GIGABIT_S-GT-RX_BUFFER_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][25]">MAIN[1][3][25]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 0</td><td id="virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][26]">MAIN[1][3][26]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 1</td><td id="virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][27]">MAIN[1][3][27]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 2</td><td id="virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][28]">MAIN[1][3][28]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 3</td><td id="virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][29]">MAIN[1][3][29]</a></td></tr>

<tr><td>RX_DECODE_USE</td><td id="virtex2-GIGABIT_S-GT-RX_DECODE_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][24]">MAIN[1][3][24]</a></td></tr>

<tr><td>RX_CRC_USE</td><td id="virtex2-GIGABIT_S-GT-RX_CRC_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][35]">MAIN[2][3][35]</a></td></tr>

<tr><td>RX_LOS_INVALID_INCR</td><td><a href="#virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR">[enum: GT_RX_LOS_INVALID_INCR]</a></td></tr>

<tr><td>RX_LOS_THRESHOLD</td><td><a href="#virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD">[enum: GT_RX_LOS_THRESHOLD]</a></td></tr>

<tr><td>RX_LOSS_OF_SYNC_FSM</td><td id="virtex2-GIGABIT_S-GT-RX_LOSS_OF_SYNC_FSM"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][23]">MAIN[3][3][23]</a></td></tr>

<tr><td>TX_DATA_WIDTH</td><td><a href="#virtex2-GIGABIT_S-GT-TX_DATA_WIDTH">[enum: GT_DATA_WIDTH]</a></td></tr>

<tr><td>TX_BUFFER_USE</td><td id="virtex2-GIGABIT_S-GT-TX_BUFFER_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][36]">MAIN_IO[3][36]</a></td></tr>

<tr><td>TX_CRC_USE</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][37]">MAIN_IO[3][37]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 0</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][38]">MAIN_IO[3][38]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 1</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][39]">MAIN_IO[3][39]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 2</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][40]">MAIN_IO[3][40]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 3</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][41]">MAIN_IO[3][41]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 4</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][42]">MAIN_IO[3][42]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 5</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][43]">MAIN_IO[3][43]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 6</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][44]">MAIN_IO[3][44]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 7</td><td id="virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][45]">MAIN_IO[3][45]</a></td></tr>

<tr><td>TX_DIFF_CTRL</td><td><a href="#virtex2-GIGABIT_S-GT-TX_DIFF_CTRL">[enum: GT_TX_DIFF_CTRL]</a></td></tr>

<tr><td>TX_PREEMPHASIS bit 0</td><td id="virtex2-GIGABIT_S-GT-TX_PREEMPHASIS[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][76]">MAIN_IO[3][76]</a></td></tr>

<tr><td>TX_PREEMPHASIS bit 1</td><td id="virtex2-GIGABIT_S-GT-TX_PREEMPHASIS[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][75]">MAIN_IO[3][75]</a></td></tr>

<tr><td>CRC_FORMAT</td><td><a href="#virtex2-GIGABIT_S-GT-CRC_FORMAT">[enum: GT_CRC_FORMAT]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 0</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][5]">MAIN_IO[3][5]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 1</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][6]">MAIN_IO[3][6]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 2</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][7]">MAIN_IO[3][7]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 3</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][8]">MAIN_IO[3][8]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 4</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][9]">MAIN_IO[3][9]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 5</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][10]">MAIN_IO[3][10]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 6</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][11]">MAIN_IO[3][11]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 7</td><td id="virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][12]">MAIN_IO[3][12]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 0</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][13]">MAIN_IO[3][13]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 1</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][14]">MAIN_IO[3][14]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 2</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][15]">MAIN_IO[3][15]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 3</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][16]">MAIN_IO[3][16]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 4</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][17]">MAIN_IO[3][17]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 5</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][18]">MAIN_IO[3][18]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 6</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][19]">MAIN_IO[3][19]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 7</td><td id="virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][20]">MAIN_IO[3][20]</a></td></tr>

<tr><td>CLK_CORRECT_USE</td><td id="virtex2-GIGABIT_S-GT-CLK_CORRECT_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][10]">MAIN[1][3][10]</a></td></tr>

<tr><td>CLK_COR_INSERT_IDLE_FLAG</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_INSERT_IDLE_FLAG"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][11]">MAIN[1][3][11]</a></td></tr>

<tr><td>CLK_COR_KEEP_IDLE</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_KEEP_IDLE"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][12]">MAIN[1][3][12]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][13]">MAIN[1][3][13]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][14]">MAIN[1][3][14]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][15]">MAIN[1][3][15]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][16]">MAIN[1][3][16]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][17]">MAIN[1][3][17]</a></td></tr>

<tr><td>CLK_COR_SEQ_LEN</td><td><a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_LEN">[enum: GT_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_USE</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][35]">MAIN[1][3][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][69]">MAIN[0][3][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][70]">MAIN[0][3][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][71]">MAIN[0][3][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][72]">MAIN[0][3][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][73]">MAIN[0][3][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][74]">MAIN[0][3][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][75]">MAIN[0][3][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][76]">MAIN[0][3][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][77]">MAIN[0][3][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][78]">MAIN[0][3][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][79]">MAIN[0][3][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][58]">MAIN[0][3][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][59]">MAIN[0][3][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][60]">MAIN[0][3][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][61]">MAIN[0][3][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][62]">MAIN[0][3][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][63]">MAIN[0][3][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][64]">MAIN[0][3][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][65]">MAIN[0][3][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][66]">MAIN[0][3][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][67]">MAIN[0][3][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][68]">MAIN[0][3][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][47]">MAIN[0][3][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][48]">MAIN[0][3][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][49]">MAIN[0][3][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][50]">MAIN[0][3][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][51]">MAIN[0][3][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][52]">MAIN[0][3][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][53]">MAIN[0][3][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][54]">MAIN[0][3][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][55]">MAIN[0][3][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][56]">MAIN[0][3][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][57]">MAIN[0][3][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][36]">MAIN[0][3][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][37]">MAIN[0][3][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][38]">MAIN[0][3][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][39]">MAIN[0][3][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][40]">MAIN[0][3][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][41]">MAIN[0][3][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][42]">MAIN[0][3][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][43]">MAIN[0][3][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][44]">MAIN[0][3][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][45]">MAIN[0][3][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[0][3][46]">MAIN[0][3][46]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][69]">MAIN[1][3][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][70]">MAIN[1][3][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][71]">MAIN[1][3][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][72]">MAIN[1][3][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][73]">MAIN[1][3][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][74]">MAIN[1][3][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][75]">MAIN[1][3][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][76]">MAIN[1][3][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][77]">MAIN[1][3][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][78]">MAIN[1][3][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][79]">MAIN[1][3][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][58]">MAIN[1][3][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][59]">MAIN[1][3][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][60]">MAIN[1][3][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][61]">MAIN[1][3][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][62]">MAIN[1][3][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][63]">MAIN[1][3][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][64]">MAIN[1][3][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][65]">MAIN[1][3][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][66]">MAIN[1][3][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][67]">MAIN[1][3][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][68]">MAIN[1][3][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][47]">MAIN[1][3][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][48]">MAIN[1][3][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][49]">MAIN[1][3][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][50]">MAIN[1][3][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][51]">MAIN[1][3][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][52]">MAIN[1][3][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][53]">MAIN[1][3][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][54]">MAIN[1][3][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][55]">MAIN[1][3][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][56]">MAIN[1][3][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][57]">MAIN[1][3][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][36]">MAIN[1][3][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][37]">MAIN[1][3][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][38]">MAIN[1][3][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][39]">MAIN[1][3][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][40]">MAIN[1][3][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][41]">MAIN[1][3][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][42]">MAIN[1][3][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][43]">MAIN[1][3][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][44]">MAIN[1][3][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][45]">MAIN[1][3][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][46]">MAIN[1][3][46]</a></td></tr>

<tr><td>CHAN_BOND_MODE</td><td><a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_MODE">[enum: GT_CHAN_BOND_MODE]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][29]">MAIN[3][3][29]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][30]">MAIN[3][3][30]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][31]">MAIN[3][3][31]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][32]">MAIN[3][3][32]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][6]">MAIN[1][3][6]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][7]">MAIN[1][3][7]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][8]">MAIN[1][3][8]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][9]">MAIN[1][3][9]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][24]">MAIN[3][3][24]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][25]">MAIN[3][3][25]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][26]">MAIN[3][3][26]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][27]">MAIN[3][3][27]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][28]">MAIN[3][3][28]</a></td></tr>

<tr><td>CHAN_BOND_ONE_SHOT</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_ONE_SHOT"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][23]">MAIN[1][3][23]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_LEN</td><td><a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_LEN">[enum: GT_SEQ_LEN]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_USE</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_USE"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][35]">MAIN[3][3][35]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][69]">MAIN[2][3][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][70]">MAIN[2][3][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][71]">MAIN[2][3][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][72]">MAIN[2][3][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][73]">MAIN[2][3][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][74]">MAIN[2][3][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][75]">MAIN[2][3][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][76]">MAIN[2][3][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][77]">MAIN[2][3][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][78]">MAIN[2][3][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][79]">MAIN[2][3][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][58]">MAIN[2][3][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][59]">MAIN[2][3][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][60]">MAIN[2][3][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][61]">MAIN[2][3][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][62]">MAIN[2][3][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][63]">MAIN[2][3][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][64]">MAIN[2][3][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][65]">MAIN[2][3][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][66]">MAIN[2][3][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][67]">MAIN[2][3][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][68]">MAIN[2][3][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][47]">MAIN[2][3][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][48]">MAIN[2][3][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][49]">MAIN[2][3][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][50]">MAIN[2][3][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][51]">MAIN[2][3][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][52]">MAIN[2][3][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][53]">MAIN[2][3][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][54]">MAIN[2][3][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][55]">MAIN[2][3][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][56]">MAIN[2][3][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][57]">MAIN[2][3][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][36]">MAIN[2][3][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][37]">MAIN[2][3][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][38]">MAIN[2][3][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][39]">MAIN[2][3][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][40]">MAIN[2][3][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][41]">MAIN[2][3][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][42]">MAIN[2][3][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][43]">MAIN[2][3][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][44]">MAIN[2][3][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][45]">MAIN[2][3][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][46]">MAIN[2][3][46]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][69]">MAIN[3][3][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][70]">MAIN[3][3][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][71]">MAIN[3][3][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][72]">MAIN[3][3][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][73]">MAIN[3][3][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][74]">MAIN[3][3][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][75]">MAIN[3][3][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][76]">MAIN[3][3][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][77]">MAIN[3][3][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][78]">MAIN[3][3][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][79]">MAIN[3][3][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][58]">MAIN[3][3][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][59]">MAIN[3][3][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][60]">MAIN[3][3][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][61]">MAIN[3][3][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][62]">MAIN[3][3][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][63]">MAIN[3][3][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][64]">MAIN[3][3][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][65]">MAIN[3][3][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][66]">MAIN[3][3][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][67]">MAIN[3][3][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][68]">MAIN[3][3][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][47]">MAIN[3][3][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][48]">MAIN[3][3][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][49]">MAIN[3][3][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][50]">MAIN[3][3][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][51]">MAIN[3][3][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][52]">MAIN[3][3][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][53]">MAIN[3][3][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][54]">MAIN[3][3][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][55]">MAIN[3][3][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][56]">MAIN[3][3][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][57]">MAIN[3][3][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][36]">MAIN[3][3][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][37]">MAIN[3][3][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][38]">MAIN[3][3][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[3]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][39]">MAIN[3][3][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[4]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][40]">MAIN[3][3][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[5]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][41]">MAIN[3][3][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[6]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][42]">MAIN[3][3][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[7]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][43]">MAIN[3][3][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[8]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][44]">MAIN[3][3][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[9]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][45]">MAIN[3][3][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[10]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][46]">MAIN[3][3][46]</a></td></tr>

<tr><td>TEST_MODE_1</td><td id="virtex2-GIGABIT_S-GT-TEST_MODE_1"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][29]">MAIN[2][3][29]</a></td></tr>

<tr><td>TEST_MODE_2</td><td id="virtex2-GIGABIT_S-GT-TEST_MODE_2"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][30]">MAIN[2][3][30]</a></td></tr>

<tr><td>TEST_MODE_3</td><td id="virtex2-GIGABIT_S-GT-TEST_MODE_3"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][31]">MAIN[2][3][31]</a></td></tr>

<tr><td>TEST_MODE_4</td><td id="virtex2-GIGABIT_S-GT-TEST_MODE_4"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][32]">MAIN[2][3][32]</a></td></tr>

<tr><td>TEST_MODE_5</td><td id="virtex2-GIGABIT_S-GT-TEST_MODE_5"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][33]">MAIN[2][3][33]</a></td></tr>

<tr><td>TEST_MODE_6</td><td id="virtex2-GIGABIT_S-GT-TEST_MODE_6"><a href="#virtex2-GIGABIT_S-bit-MAIN[2][3][34]">MAIN[2][3][34]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_TERMINATION_IMP</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-TERMINATION_IMP"><th>GT.TERMINATION_IMP</th><td id="virtex2-GIGABIT_S-GT-TERMINATION_IMP[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][79]">MAIN_IO[3][79]</a></td></tr>

</thead>

<tbody>
<tr><td>_50</td><td>0</td></tr>

<tr><td>_75</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_DATA_WIDTH</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-RX_DATA_WIDTH"><th>GT.RX_DATA_WIDTH</th><td id="virtex2-GIGABIT_S-GT-RX_DATA_WIDTH[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][1]">MAIN[1][3][1]</a></td><td id="virtex2-GIGABIT_S-GT-RX_DATA_WIDTH[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][0]">MAIN[1][3][0]</a></td></tr>

<tr id="virtex2-GIGABIT_S-GT-TX_DATA_WIDTH"><th>GT.TX_DATA_WIDTH</th><td id="virtex2-GIGABIT_S-GT-TX_DATA_WIDTH[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][1]">MAIN_IO[3][1]</a></td><td id="virtex2-GIGABIT_S-GT-TX_DATA_WIDTH[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][0]">MAIN_IO[3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_RX_LOS_INVALID_INCR</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR"><th>GT.RX_LOS_INVALID_INCR</th><td id="virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][22]">MAIN[3][3][22]</a></td><td id="virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][21]">MAIN[3][3][21]</a></td><td id="virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][20]">MAIN[3][3][20]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_16</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_32</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_64</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_RX_LOS_THRESHOLD</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD"><th>GT.RX_LOS_THRESHOLD</th><td id="virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][19]">MAIN[3][3][19]</a></td><td id="virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][18]">MAIN[3][3][18]</a></td><td id="virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][17]">MAIN[3][3][17]</a></td></tr>

</thead>

<tbody>
<tr><td>_4</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_16</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_32</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_64</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_256</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_512</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_TX_DIFF_CTRL</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-TX_DIFF_CTRL"><th>GT.TX_DIFF_CTRL</th><td id="virtex2-GIGABIT_S-GT-TX_DIFF_CTRL[2]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][73]">MAIN_IO[3][73]</a></td><td id="virtex2-GIGABIT_S-GT-TX_DIFF_CTRL[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][78]">MAIN_IO[3][78]</a></td><td id="virtex2-GIGABIT_S-GT-TX_DIFF_CTRL[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][77]">MAIN_IO[3][77]</a></td></tr>

</thead>

<tbody>
<tr><td>_400</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_500</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_600</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_700</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_800</td><td>1</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_CRC_FORMAT</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-CRC_FORMAT"><th>GT.CRC_FORMAT</th><td id="virtex2-GIGABIT_S-GT-CRC_FORMAT[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][4]">MAIN_IO[3][4]</a></td><td id="virtex2-GIGABIT_S-GT-CRC_FORMAT[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN_IO[3][3]">MAIN_IO[3][3]</a></td></tr>

</thead>

<tbody>
<tr><td>USER_MODE</td><td>0</td><td>0</td></tr>

<tr><td>ETHERNET</td><td>0</td><td>1</td></tr>

<tr><td>INFINIBAND</td><td>1</td><td>0</td></tr>

<tr><td>FIBRE_CHAN</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_SEQ_LEN</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_LEN"><th>GT.CLK_COR_SEQ_LEN</th><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_LEN[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][34]">MAIN[1][3][34]</a></td><td id="virtex2-GIGABIT_S-GT-CLK_COR_SEQ_LEN[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][33]">MAIN[1][3][33]</a></td></tr>

<tr id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_LEN"><th>GT.CHAN_BOND_SEQ_LEN</th><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_LEN[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][34]">MAIN[3][3][34]</a></td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_LEN[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[3][3][33]">MAIN[3][3][33]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>1</td><td>0</td></tr>

<tr><td>_3</td><td>1</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S enum GT_CHAN_BOND_MODE</caption>
<thead>
<tr id="virtex2-GIGABIT_S-GT-CHAN_BOND_MODE"><th>GT.CHAN_BOND_MODE</th><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_MODE[1]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][5]">MAIN[1][3][5]</a></td><td id="virtex2-GIGABIT_S-GT-CHAN_BOND_MODE[0]"><a href="#virtex2-GIGABIT_S-bit-MAIN[1][3][4]">MAIN[1][3][4]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>MASTER</td><td>0</td><td>1</td></tr>

<tr><td>SLAVE_1_HOP</td><td>1</td><td>0</td></tr>

<tr><td>SLAVE_2_HOPS</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td><td>GT.RXUSRCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td><td>GT.RXUSRCLK2</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td><td>GT.REFCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td><td>GT.REFCLK2</td></tr>

<tr><td>CELL_IO.IMUX_SR_OPTINV[0]</td><td>GT.RXRESET</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[0]</td><td>GT.CHBONDI[0]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[1]</td><td>GT.ENCHANSYNC</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[2]</td><td>GT.POWERDOWN</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[3]</td><td>GT.LOOPBACK[0]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[0]</td><td>GT.CHBONDI[1]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[1]</td><td>GT.REFCLKSEL</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[2]</td><td>GT.RXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[3]</td><td>GT.LOOPBACK[1]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[0]</td><td>GT.CHBONDI[2]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[2]</td><td>GT.CONFIGIN</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[3]</td><td>GT.TXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[0]</td><td>GT.CHBONDI[3]</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[2]</td><td>GT.CONFIGENABLE</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[3]</td><td>GT.TXINHIBIT</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[0]</td><td>GT.CHBONDO[0]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[1]</td><td>GT.CHBONDO[1]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[2]</td><td>GT.CHBONDO[2]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[3]</td><td>GT.CHBONDO[3]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[4]</td><td>GT.CHBONDDONE</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[5]</td><td>GT.RXCOMMADET</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[6]</td><td>GT.RXRECCLK</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[7]</td><td>GT.TXBUFERR</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[9]</td><td>GT.RXCLKCORCNT[2]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[10]</td><td>GT.RXCLKCORCNT[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[11]</td><td>GT.RXCLKCORCNT[0]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[12]</td><td>GT.CONFIGOUT</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[13]</td><td>GT.RXREALIGN</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[14]</td><td>GT.RXBUFSTATUS[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[15]</td><td>GT.RXBUFSTATUS[0]</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[0]</td><td>GT.TXUSRCLK</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[1]</td><td>GT.TXUSRCLK2</td></tr>

<tr><td>CELL[0].IMUX_SR_OPTINV[0]</td><td>GT.TXRESET</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[0]</td><td>GT.TXDATA[0]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[1]</td><td>GT.TXDATA[4]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[0]</td><td>GT.TXDATA[1]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[1]</td><td>GT.TXDATA[5]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[4]</td><td>GT.ENPCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[7]</td><td>GT.ENMCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[0]</td><td>GT.TXDATA[2]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[1]</td><td>GT.TXDATA[6]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[0]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[0]</td><td>GT.TXDATA[3]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[1]</td><td>GT.TXDATA[7]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[0]</td><td>GT.RXDATA[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[1]</td><td>GT.RXDATA[1]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[2]</td><td>GT.RXDATA[2]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[3]</td><td>GT.RXDATA[3]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[4]</td><td>GT.RXDATA[4]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[5]</td><td>GT.RXDATA[5]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[6]</td><td>GT.RXDATA[6]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[7]</td><td>GT.RXDATA[7]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[8]</td><td>GT.RXLOSSOFSYNC[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[9]</td><td>GT.TXKERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[0]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[0]</td><td>GT.TXDATA[8]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[1]</td><td>GT.TXDATA[12]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[1]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[0]</td><td>GT.TXDATA[9]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[1]</td><td>GT.TXDATA[13]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[1]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[0]</td><td>GT.TXDATA[10]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[1]</td><td>GT.TXDATA[14]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[1]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[0]</td><td>GT.TXDATA[11]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[1]</td><td>GT.TXDATA[15]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[1]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[0]</td><td>GT.RXDATA[8]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[1]</td><td>GT.RXDATA[9]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[2]</td><td>GT.RXDATA[10]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[3]</td><td>GT.RXDATA[11]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[4]</td><td>GT.RXDATA[12]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[5]</td><td>GT.RXDATA[13]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[6]</td><td>GT.RXDATA[14]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[7]</td><td>GT.RXDATA[15]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[8]</td><td>GT.RXLOSSOFSYNC[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[9]</td><td>GT.TXKERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[1]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[0]</td><td>GT.TXDATA[16]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[1]</td><td>GT.TXDATA[20]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[2]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[0]</td><td>GT.TXDATA[17]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[1]</td><td>GT.TXDATA[21]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[2]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[0]</td><td>GT.TXDATA[18]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[1]</td><td>GT.TXDATA[22]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[2]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[0]</td><td>GT.TXDATA[19]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[1]</td><td>GT.TXDATA[23]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[2]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[0]</td><td>GT.RXDATA[16]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[1]</td><td>GT.RXDATA[17]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[2]</td><td>GT.RXDATA[18]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[3]</td><td>GT.RXDATA[19]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[4]</td><td>GT.RXDATA[20]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[5]</td><td>GT.RXDATA[21]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[6]</td><td>GT.RXDATA[22]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[7]</td><td>GT.RXDATA[23]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[8]</td><td>GT.RXCRCERR</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[9]</td><td>GT.TXKERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[2]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[0]</td><td>GT.TXDATA[24]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[1]</td><td>GT.TXDATA[28]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[3]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[0]</td><td>GT.TXDATA[25]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[1]</td><td>GT.TXDATA[29]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[3]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[0]</td><td>GT.TXDATA[26]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[1]</td><td>GT.TXDATA[30]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[3]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[0]</td><td>GT.TXDATA[27]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[1]</td><td>GT.TXDATA[31]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[3]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[3]</td><td>GT.TXFORCECRCERR</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[0]</td><td>GT.RXDATA[24]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[1]</td><td>GT.RXDATA[25]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[2]</td><td>GT.RXDATA[26]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[3]</td><td>GT.RXDATA[27]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[4]</td><td>GT.RXDATA[28]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[5]</td><td>GT.RXDATA[29]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[6]</td><td>GT.RXDATA[30]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[7]</td><td>GT.RXDATA[31]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[8]</td><td>GT.RXCHECKINGCRC</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[9]</td><td>GT.TXKERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S rect MAIN_IO</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][79]" title="MAIN_IO[3][79]">
<a href="#virtex2-GIGABIT_S-GT-TERMINATION_IMP[0]">GT:  TERMINATION_IMP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][78]" title="MAIN_IO[3][78]">
<a href="#virtex2-GIGABIT_S-GT-TX_DIFF_CTRL[1]">GT:  TX_DIFF_CTRL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][77]" title="MAIN_IO[3][77]">
<a href="#virtex2-GIGABIT_S-GT-TX_DIFF_CTRL[0]">GT:  TX_DIFF_CTRL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][76]" title="MAIN_IO[3][76]">
<a href="#virtex2-GIGABIT_S-GT-TX_PREEMPHASIS[0]">GT:  TX_PREEMPHASIS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][75]" title="MAIN_IO[3][75]">
<a href="#virtex2-GIGABIT_S-GT-TX_PREEMPHASIS[1]">GT:  TX_PREEMPHASIS bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][74]" title="MAIN_IO[3][74]">
<a href="#virtex2-GIGABIT_S-GT-ENABLE">GT:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][73]" title="MAIN_IO[3][73]">
<a href="#virtex2-GIGABIT_S-GT-TX_DIFF_CTRL[2]">GT:  TX_DIFF_CTRL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][45]" title="MAIN_IO[3][45]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[7]">GT:  TX_CRC_FORCE_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][44]" title="MAIN_IO[3][44]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[6]">GT:  TX_CRC_FORCE_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][43]" title="MAIN_IO[3][43]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[5]">GT:  TX_CRC_FORCE_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][42]" title="MAIN_IO[3][42]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[4]">GT:  TX_CRC_FORCE_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][41]" title="MAIN_IO[3][41]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[3]">GT:  TX_CRC_FORCE_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][40]" title="MAIN_IO[3][40]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[2]">GT:  TX_CRC_FORCE_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][39]" title="MAIN_IO[3][39]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[1]">GT:  TX_CRC_FORCE_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][38]" title="MAIN_IO[3][38]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_FORCE_VALUE[0]">GT:  TX_CRC_FORCE_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][37]" title="MAIN_IO[3][37]">
<a href="#virtex2-GIGABIT_S-GT-TX_CRC_USE">GT:  TX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][36]" title="MAIN_IO[3][36]">
<a href="#virtex2-GIGABIT_S-GT-TX_BUFFER_USE">GT:  TX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][35]" title="MAIN_IO[3][35]">
<a href="#virtex2-GIGABIT_S-GT-SERDES_10B">GT:  SERDES_10B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][20]" title="MAIN_IO[3][20]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[7]">GT:  CRC_END_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][19]" title="MAIN_IO[3][19]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[6]">GT:  CRC_END_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][18]" title="MAIN_IO[3][18]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[5]">GT:  CRC_END_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][17]" title="MAIN_IO[3][17]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[4]">GT:  CRC_END_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][16]" title="MAIN_IO[3][16]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[3]">GT:  CRC_END_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][15]" title="MAIN_IO[3][15]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[2]">GT:  CRC_END_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][14]" title="MAIN_IO[3][14]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[1]">GT:  CRC_END_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][13]" title="MAIN_IO[3][13]">
<a href="#virtex2-GIGABIT_S-GT-CRC_END_OF_PKT[0]">GT:  CRC_END_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][12]" title="MAIN_IO[3][12]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[7]">GT:  CRC_START_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][11]" title="MAIN_IO[3][11]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[6]">GT:  CRC_START_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][10]" title="MAIN_IO[3][10]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[5]">GT:  CRC_START_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][9]" title="MAIN_IO[3][9]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[4]">GT:  CRC_START_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][8]" title="MAIN_IO[3][8]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[3]">GT:  CRC_START_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][7]" title="MAIN_IO[3][7]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[2]">GT:  CRC_START_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][6]" title="MAIN_IO[3][6]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[1]">GT:  CRC_START_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][5]" title="MAIN_IO[3][5]">
<a href="#virtex2-GIGABIT_S-GT-CRC_START_OF_PKT[0]">GT:  CRC_START_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][4]" title="MAIN_IO[3][4]">
<a href="#virtex2-GIGABIT_S-GT-CRC_FORMAT[1]">GT:  CRC_FORMAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][3]" title="MAIN_IO[3][3]">
<a href="#virtex2-GIGABIT_S-GT-CRC_FORMAT[0]">GT:  CRC_FORMAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][2]" title="MAIN_IO[3][2]">
<a href="#virtex2-GIGABIT_S-GT-REF_CLK_V_SEL[0]">GT:  REF_CLK_V_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][1]" title="MAIN_IO[3][1]">
<a href="#virtex2-GIGABIT_S-GT-TX_DATA_WIDTH[1]">GT:  TX_DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN_IO[3][0]" title="MAIN_IO[3][0]">
<a href="#virtex2-GIGABIT_S-GT-TX_DATA_WIDTH[0]">GT:  TX_DATA_WIDTH bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][79]" title="MAIN[0][3][79]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[10]">GT:  CLK_COR_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][78]" title="MAIN[0][3][78]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[9]">GT:  CLK_COR_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][77]" title="MAIN[0][3][77]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[8]">GT:  CLK_COR_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][76]" title="MAIN[0][3][76]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[7]">GT:  CLK_COR_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][75]" title="MAIN[0][3][75]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[6]">GT:  CLK_COR_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][74]" title="MAIN[0][3][74]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[5]">GT:  CLK_COR_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][73]" title="MAIN[0][3][73]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[4]">GT:  CLK_COR_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][72]" title="MAIN[0][3][72]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[3]">GT:  CLK_COR_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][71]" title="MAIN[0][3][71]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[2]">GT:  CLK_COR_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][70]" title="MAIN[0][3][70]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[1]">GT:  CLK_COR_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][69]" title="MAIN[0][3][69]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_1[0]">GT:  CLK_COR_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][68]" title="MAIN[0][3][68]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[10]">GT:  CLK_COR_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][67]" title="MAIN[0][3][67]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[9]">GT:  CLK_COR_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][66]" title="MAIN[0][3][66]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[8]">GT:  CLK_COR_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][65]" title="MAIN[0][3][65]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[7]">GT:  CLK_COR_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][64]" title="MAIN[0][3][64]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[6]">GT:  CLK_COR_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][63]" title="MAIN[0][3][63]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[5]">GT:  CLK_COR_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][62]" title="MAIN[0][3][62]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[4]">GT:  CLK_COR_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][61]" title="MAIN[0][3][61]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[3]">GT:  CLK_COR_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][60]" title="MAIN[0][3][60]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[2]">GT:  CLK_COR_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][59]" title="MAIN[0][3][59]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[1]">GT:  CLK_COR_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][58]" title="MAIN[0][3][58]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_2[0]">GT:  CLK_COR_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][57]" title="MAIN[0][3][57]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[10]">GT:  CLK_COR_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][56]" title="MAIN[0][3][56]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[9]">GT:  CLK_COR_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][55]" title="MAIN[0][3][55]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[8]">GT:  CLK_COR_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][54]" title="MAIN[0][3][54]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[7]">GT:  CLK_COR_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][53]" title="MAIN[0][3][53]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[6]">GT:  CLK_COR_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][52]" title="MAIN[0][3][52]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[5]">GT:  CLK_COR_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][51]" title="MAIN[0][3][51]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[4]">GT:  CLK_COR_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][50]" title="MAIN[0][3][50]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[3]">GT:  CLK_COR_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][49]" title="MAIN[0][3][49]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[2]">GT:  CLK_COR_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][48]" title="MAIN[0][3][48]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[1]">GT:  CLK_COR_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][47]" title="MAIN[0][3][47]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_3[0]">GT:  CLK_COR_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][46]" title="MAIN[0][3][46]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[10]">GT:  CLK_COR_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][45]" title="MAIN[0][3][45]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[9]">GT:  CLK_COR_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][44]" title="MAIN[0][3][44]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[8]">GT:  CLK_COR_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][43]" title="MAIN[0][3][43]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[7]">GT:  CLK_COR_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][42]" title="MAIN[0][3][42]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[6]">GT:  CLK_COR_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][41]" title="MAIN[0][3][41]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[5]">GT:  CLK_COR_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][40]" title="MAIN[0][3][40]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[4]">GT:  CLK_COR_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][39]" title="MAIN[0][3][39]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[3]">GT:  CLK_COR_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][38]" title="MAIN[0][3][38]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[2]">GT:  CLK_COR_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][37]" title="MAIN[0][3][37]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[1]">GT:  CLK_COR_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][36]" title="MAIN[0][3][36]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_1_4[0]">GT:  CLK_COR_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][34]" title="MAIN[0][3][34]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_DETECT">GT:  PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][32]" title="MAIN[0][3][32]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[0]">GT:  PCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][31]" title="MAIN[0][3][31]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[1]">GT:  PCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][30]" title="MAIN[0][3][30]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[2]">GT:  PCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][29]" title="MAIN[0][3][29]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[3]">GT:  PCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][28]" title="MAIN[0][3][28]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[4]">GT:  PCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][27]" title="MAIN[0][3][27]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[5]">GT:  PCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][26]" title="MAIN[0][3][26]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[6]">GT:  PCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][25]" title="MAIN[0][3][25]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[7]">GT:  PCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][24]" title="MAIN[0][3][24]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[8]">GT:  PCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][23]" title="MAIN[0][3][23]">
<a href="#virtex2-GIGABIT_S-GT-PCOMMA_10B_VALUE[9]">GT:  PCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][22]" title="MAIN[0][3][22]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_DETECT">GT:  MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][20]" title="MAIN[0][3][20]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[0]">GT:  MCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][19]" title="MAIN[0][3][19]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[1]">GT:  MCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][18]" title="MAIN[0][3][18]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[2]">GT:  MCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][17]" title="MAIN[0][3][17]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[3]">GT:  MCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][16]" title="MAIN[0][3][16]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[4]">GT:  MCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][15]" title="MAIN[0][3][15]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[5]">GT:  MCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][14]" title="MAIN[0][3][14]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[6]">GT:  MCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][13]" title="MAIN[0][3][13]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[7]">GT:  MCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][12]" title="MAIN[0][3][12]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[8]">GT:  MCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][11]" title="MAIN[0][3][11]">
<a href="#virtex2-GIGABIT_S-GT-MCOMMA_10B_VALUE[9]">GT:  MCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][10]" title="MAIN[0][3][10]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[0]">GT:  COMMA_10B_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][9]" title="MAIN[0][3][9]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[1]">GT:  COMMA_10B_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][8]" title="MAIN[0][3][8]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[2]">GT:  COMMA_10B_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][7]" title="MAIN[0][3][7]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[3]">GT:  COMMA_10B_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][6]" title="MAIN[0][3][6]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[4]">GT:  COMMA_10B_MASK bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][5]" title="MAIN[0][3][5]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[5]">GT:  COMMA_10B_MASK bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][4]" title="MAIN[0][3][4]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[6]">GT:  COMMA_10B_MASK bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][3]" title="MAIN[0][3][3]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[7]">GT:  COMMA_10B_MASK bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][2]" title="MAIN[0][3][2]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[8]">GT:  COMMA_10B_MASK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][1]" title="MAIN[0][3][1]">
<a href="#virtex2-GIGABIT_S-GT-COMMA_10B_MASK[9]">GT:  COMMA_10B_MASK bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[0][3][0]" title="MAIN[0][3][0]">
<a href="#virtex2-GIGABIT_S-GT-ALIGN_COMMA_MSB">GT:  ALIGN_COMMA_MSB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][79]" title="MAIN[1][3][79]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[10]">GT:  CLK_COR_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][78]" title="MAIN[1][3][78]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[9]">GT:  CLK_COR_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][77]" title="MAIN[1][3][77]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[8]">GT:  CLK_COR_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][76]" title="MAIN[1][3][76]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[7]">GT:  CLK_COR_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][75]" title="MAIN[1][3][75]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[6]">GT:  CLK_COR_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][74]" title="MAIN[1][3][74]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[5]">GT:  CLK_COR_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][73]" title="MAIN[1][3][73]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[4]">GT:  CLK_COR_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][72]" title="MAIN[1][3][72]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[3]">GT:  CLK_COR_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][71]" title="MAIN[1][3][71]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[2]">GT:  CLK_COR_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][70]" title="MAIN[1][3][70]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[1]">GT:  CLK_COR_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][69]" title="MAIN[1][3][69]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_1[0]">GT:  CLK_COR_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][68]" title="MAIN[1][3][68]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[10]">GT:  CLK_COR_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][67]" title="MAIN[1][3][67]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[9]">GT:  CLK_COR_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][66]" title="MAIN[1][3][66]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[8]">GT:  CLK_COR_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][65]" title="MAIN[1][3][65]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[7]">GT:  CLK_COR_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][64]" title="MAIN[1][3][64]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[6]">GT:  CLK_COR_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][63]" title="MAIN[1][3][63]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[5]">GT:  CLK_COR_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][62]" title="MAIN[1][3][62]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[4]">GT:  CLK_COR_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][61]" title="MAIN[1][3][61]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[3]">GT:  CLK_COR_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][60]" title="MAIN[1][3][60]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[2]">GT:  CLK_COR_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][59]" title="MAIN[1][3][59]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[1]">GT:  CLK_COR_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][58]" title="MAIN[1][3][58]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_2[0]">GT:  CLK_COR_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][57]" title="MAIN[1][3][57]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[10]">GT:  CLK_COR_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][56]" title="MAIN[1][3][56]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[9]">GT:  CLK_COR_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][55]" title="MAIN[1][3][55]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[8]">GT:  CLK_COR_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][54]" title="MAIN[1][3][54]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[7]">GT:  CLK_COR_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][53]" title="MAIN[1][3][53]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[6]">GT:  CLK_COR_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][52]" title="MAIN[1][3][52]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[5]">GT:  CLK_COR_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][51]" title="MAIN[1][3][51]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[4]">GT:  CLK_COR_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][50]" title="MAIN[1][3][50]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[3]">GT:  CLK_COR_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][49]" title="MAIN[1][3][49]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[2]">GT:  CLK_COR_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][48]" title="MAIN[1][3][48]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[1]">GT:  CLK_COR_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][47]" title="MAIN[1][3][47]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_3[0]">GT:  CLK_COR_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][46]" title="MAIN[1][3][46]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[10]">GT:  CLK_COR_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][45]" title="MAIN[1][3][45]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[9]">GT:  CLK_COR_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][44]" title="MAIN[1][3][44]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[8]">GT:  CLK_COR_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][43]" title="MAIN[1][3][43]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[7]">GT:  CLK_COR_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][42]" title="MAIN[1][3][42]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[6]">GT:  CLK_COR_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][41]" title="MAIN[1][3][41]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[5]">GT:  CLK_COR_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][40]" title="MAIN[1][3][40]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[4]">GT:  CLK_COR_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][39]" title="MAIN[1][3][39]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[3]">GT:  CLK_COR_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][38]" title="MAIN[1][3][38]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[2]">GT:  CLK_COR_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][37]" title="MAIN[1][3][37]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[1]">GT:  CLK_COR_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][36]" title="MAIN[1][3][36]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_4[0]">GT:  CLK_COR_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][35]" title="MAIN[1][3][35]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_2_USE">GT:  CLK_COR_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][34]" title="MAIN[1][3][34]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_LEN[1]">GT:  CLK_COR_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][33]" title="MAIN[1][3][33]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_SEQ_LEN[0]">GT:  CLK_COR_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][32]" title="MAIN[1][3][32]">
<a href="#virtex2-GIGABIT_S-GT-DEC_MCOMMA_DETECT">GT:  DEC_MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][31]" title="MAIN[1][3][31]">
<a href="#virtex2-GIGABIT_S-GT-DEC_PCOMMA_DETECT">GT:  DEC_PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][30]" title="MAIN[1][3][30]">
<a href="#virtex2-GIGABIT_S-GT-DEC_VALID_COMMA_ONLY">GT:  DEC_VALID_COMMA_ONLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][29]" title="MAIN[1][3][29]">
<a href="#virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[3]">GT:  RX_BUFFER_LIMIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][28]" title="MAIN[1][3][28]">
<a href="#virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[2]">GT:  RX_BUFFER_LIMIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][27]" title="MAIN[1][3][27]">
<a href="#virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[1]">GT:  RX_BUFFER_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][26]" title="MAIN[1][3][26]">
<a href="#virtex2-GIGABIT_S-GT-RX_BUFFER_LIMIT[0]">GT:  RX_BUFFER_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][25]" title="MAIN[1][3][25]">
<a href="#virtex2-GIGABIT_S-GT-RX_BUFFER_USE">GT:  RX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][24]" title="MAIN[1][3][24]">
<a href="#virtex2-GIGABIT_S-GT-RX_DECODE_USE">GT:  RX_DECODE_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][23]" title="MAIN[1][3][23]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_ONE_SHOT">GT:  CHAN_BOND_ONE_SHOT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][17]" title="MAIN[1][3][17]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[4]">GT:  CLK_COR_REPEAT_WAIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][16]" title="MAIN[1][3][16]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[3]">GT:  CLK_COR_REPEAT_WAIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][15]" title="MAIN[1][3][15]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[2]">GT:  CLK_COR_REPEAT_WAIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][14]" title="MAIN[1][3][14]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[1]">GT:  CLK_COR_REPEAT_WAIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][13]" title="MAIN[1][3][13]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_REPEAT_WAIT[0]">GT:  CLK_COR_REPEAT_WAIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][12]" title="MAIN[1][3][12]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_KEEP_IDLE">GT:  CLK_COR_KEEP_IDLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][11]" title="MAIN[1][3][11]">
<a href="#virtex2-GIGABIT_S-GT-CLK_COR_INSERT_IDLE_FLAG">GT:  CLK_COR_INSERT_IDLE_FLAG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][10]" title="MAIN[1][3][10]">
<a href="#virtex2-GIGABIT_S-GT-CLK_CORRECT_USE">GT:  CLK_CORRECT_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][9]" title="MAIN[1][3][9]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[3]">GT:  CHAN_BOND_OFFSET bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][8]" title="MAIN[1][3][8]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[2]">GT:  CHAN_BOND_OFFSET bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][7]" title="MAIN[1][3][7]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[1]">GT:  CHAN_BOND_OFFSET bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][6]" title="MAIN[1][3][6]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_OFFSET[0]">GT:  CHAN_BOND_OFFSET bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][5]" title="MAIN[1][3][5]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_MODE[1]">GT:  CHAN_BOND_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][4]" title="MAIN[1][3][4]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_MODE[0]">GT:  CHAN_BOND_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][1]" title="MAIN[1][3][1]">
<a href="#virtex2-GIGABIT_S-GT-RX_DATA_WIDTH[1]">GT:  RX_DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[1][3][0]" title="MAIN[1][3][0]">
<a href="#virtex2-GIGABIT_S-GT-RX_DATA_WIDTH[0]">GT:  RX_DATA_WIDTH bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][79]" title="MAIN[2][3][79]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[10]">GT:  CHAN_BOND_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][78]" title="MAIN[2][3][78]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[9]">GT:  CHAN_BOND_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][77]" title="MAIN[2][3][77]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[8]">GT:  CHAN_BOND_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][76]" title="MAIN[2][3][76]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[7]">GT:  CHAN_BOND_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][75]" title="MAIN[2][3][75]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[6]">GT:  CHAN_BOND_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][74]" title="MAIN[2][3][74]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[5]">GT:  CHAN_BOND_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][73]" title="MAIN[2][3][73]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[4]">GT:  CHAN_BOND_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][72]" title="MAIN[2][3][72]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[3]">GT:  CHAN_BOND_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][71]" title="MAIN[2][3][71]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[2]">GT:  CHAN_BOND_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][70]" title="MAIN[2][3][70]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[1]">GT:  CHAN_BOND_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][69]" title="MAIN[2][3][69]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_1[0]">GT:  CHAN_BOND_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][68]" title="MAIN[2][3][68]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[10]">GT:  CHAN_BOND_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][67]" title="MAIN[2][3][67]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[9]">GT:  CHAN_BOND_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][66]" title="MAIN[2][3][66]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[8]">GT:  CHAN_BOND_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][65]" title="MAIN[2][3][65]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[7]">GT:  CHAN_BOND_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][64]" title="MAIN[2][3][64]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[6]">GT:  CHAN_BOND_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][63]" title="MAIN[2][3][63]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[5]">GT:  CHAN_BOND_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][62]" title="MAIN[2][3][62]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[4]">GT:  CHAN_BOND_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][61]" title="MAIN[2][3][61]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[3]">GT:  CHAN_BOND_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][60]" title="MAIN[2][3][60]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[2]">GT:  CHAN_BOND_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][59]" title="MAIN[2][3][59]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[1]">GT:  CHAN_BOND_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][58]" title="MAIN[2][3][58]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_2[0]">GT:  CHAN_BOND_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][57]" title="MAIN[2][3][57]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[10]">GT:  CHAN_BOND_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][56]" title="MAIN[2][3][56]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[9]">GT:  CHAN_BOND_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][55]" title="MAIN[2][3][55]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[8]">GT:  CHAN_BOND_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][54]" title="MAIN[2][3][54]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[7]">GT:  CHAN_BOND_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][53]" title="MAIN[2][3][53]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[6]">GT:  CHAN_BOND_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][52]" title="MAIN[2][3][52]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[5]">GT:  CHAN_BOND_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][51]" title="MAIN[2][3][51]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[4]">GT:  CHAN_BOND_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][50]" title="MAIN[2][3][50]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[3]">GT:  CHAN_BOND_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][49]" title="MAIN[2][3][49]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[2]">GT:  CHAN_BOND_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][48]" title="MAIN[2][3][48]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[1]">GT:  CHAN_BOND_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][47]" title="MAIN[2][3][47]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_3[0]">GT:  CHAN_BOND_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][46]" title="MAIN[2][3][46]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[10]">GT:  CHAN_BOND_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][45]" title="MAIN[2][3][45]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[9]">GT:  CHAN_BOND_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][44]" title="MAIN[2][3][44]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[8]">GT:  CHAN_BOND_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][43]" title="MAIN[2][3][43]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[7]">GT:  CHAN_BOND_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][42]" title="MAIN[2][3][42]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[6]">GT:  CHAN_BOND_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][41]" title="MAIN[2][3][41]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[5]">GT:  CHAN_BOND_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][40]" title="MAIN[2][3][40]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[4]">GT:  CHAN_BOND_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][39]" title="MAIN[2][3][39]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[3]">GT:  CHAN_BOND_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][38]" title="MAIN[2][3][38]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[2]">GT:  CHAN_BOND_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][37]" title="MAIN[2][3][37]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[1]">GT:  CHAN_BOND_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][36]" title="MAIN[2][3][36]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_1_4[0]">GT:  CHAN_BOND_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][35]" title="MAIN[2][3][35]">
<a href="#virtex2-GIGABIT_S-GT-RX_CRC_USE">GT:  RX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][34]" title="MAIN[2][3][34]">
<a href="#virtex2-GIGABIT_S-GT-TEST_MODE_6">GT:  TEST_MODE_6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][33]" title="MAIN[2][3][33]">
<a href="#virtex2-GIGABIT_S-GT-TEST_MODE_5">GT:  TEST_MODE_5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][32]" title="MAIN[2][3][32]">
<a href="#virtex2-GIGABIT_S-GT-TEST_MODE_4">GT:  TEST_MODE_4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][31]" title="MAIN[2][3][31]">
<a href="#virtex2-GIGABIT_S-GT-TEST_MODE_3">GT:  TEST_MODE_3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][30]" title="MAIN[2][3][30]">
<a href="#virtex2-GIGABIT_S-GT-TEST_MODE_2">GT:  TEST_MODE_2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[2][3][29]" title="MAIN[2][3][29]">
<a href="#virtex2-GIGABIT_S-GT-TEST_MODE_1">GT:  TEST_MODE_1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_S rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][79]" title="MAIN[3][3][79]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[10]">GT:  CHAN_BOND_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][78]" title="MAIN[3][3][78]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[9]">GT:  CHAN_BOND_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][77]" title="MAIN[3][3][77]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[8]">GT:  CHAN_BOND_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][76]" title="MAIN[3][3][76]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[7]">GT:  CHAN_BOND_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][75]" title="MAIN[3][3][75]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[6]">GT:  CHAN_BOND_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][74]" title="MAIN[3][3][74]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[5]">GT:  CHAN_BOND_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][73]" title="MAIN[3][3][73]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[4]">GT:  CHAN_BOND_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][72]" title="MAIN[3][3][72]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[3]">GT:  CHAN_BOND_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][71]" title="MAIN[3][3][71]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[2]">GT:  CHAN_BOND_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][70]" title="MAIN[3][3][70]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[1]">GT:  CHAN_BOND_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][69]" title="MAIN[3][3][69]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_1[0]">GT:  CHAN_BOND_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][68]" title="MAIN[3][3][68]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[10]">GT:  CHAN_BOND_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][67]" title="MAIN[3][3][67]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[9]">GT:  CHAN_BOND_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][66]" title="MAIN[3][3][66]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[8]">GT:  CHAN_BOND_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][65]" title="MAIN[3][3][65]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[7]">GT:  CHAN_BOND_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][64]" title="MAIN[3][3][64]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[6]">GT:  CHAN_BOND_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][63]" title="MAIN[3][3][63]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[5]">GT:  CHAN_BOND_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][62]" title="MAIN[3][3][62]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[4]">GT:  CHAN_BOND_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][61]" title="MAIN[3][3][61]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[3]">GT:  CHAN_BOND_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][60]" title="MAIN[3][3][60]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[2]">GT:  CHAN_BOND_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][59]" title="MAIN[3][3][59]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[1]">GT:  CHAN_BOND_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][58]" title="MAIN[3][3][58]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_2[0]">GT:  CHAN_BOND_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][57]" title="MAIN[3][3][57]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[10]">GT:  CHAN_BOND_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][56]" title="MAIN[3][3][56]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[9]">GT:  CHAN_BOND_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][55]" title="MAIN[3][3][55]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[8]">GT:  CHAN_BOND_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][54]" title="MAIN[3][3][54]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[7]">GT:  CHAN_BOND_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][53]" title="MAIN[3][3][53]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[6]">GT:  CHAN_BOND_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][52]" title="MAIN[3][3][52]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[5]">GT:  CHAN_BOND_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][51]" title="MAIN[3][3][51]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[4]">GT:  CHAN_BOND_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][50]" title="MAIN[3][3][50]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[3]">GT:  CHAN_BOND_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][49]" title="MAIN[3][3][49]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[2]">GT:  CHAN_BOND_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][48]" title="MAIN[3][3][48]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[1]">GT:  CHAN_BOND_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][47]" title="MAIN[3][3][47]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_3[0]">GT:  CHAN_BOND_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][46]" title="MAIN[3][3][46]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[10]">GT:  CHAN_BOND_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][45]" title="MAIN[3][3][45]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[9]">GT:  CHAN_BOND_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][44]" title="MAIN[3][3][44]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[8]">GT:  CHAN_BOND_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][43]" title="MAIN[3][3][43]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[7]">GT:  CHAN_BOND_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][42]" title="MAIN[3][3][42]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[6]">GT:  CHAN_BOND_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][41]" title="MAIN[3][3][41]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[5]">GT:  CHAN_BOND_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][40]" title="MAIN[3][3][40]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[4]">GT:  CHAN_BOND_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][39]" title="MAIN[3][3][39]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[3]">GT:  CHAN_BOND_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][38]" title="MAIN[3][3][38]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[2]">GT:  CHAN_BOND_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][37]" title="MAIN[3][3][37]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[1]">GT:  CHAN_BOND_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][36]" title="MAIN[3][3][36]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_4[0]">GT:  CHAN_BOND_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][35]" title="MAIN[3][3][35]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_2_USE">GT:  CHAN_BOND_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][34]" title="MAIN[3][3][34]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_LEN[1]">GT:  CHAN_BOND_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][33]" title="MAIN[3][3][33]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_SEQ_LEN[0]">GT:  CHAN_BOND_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][32]" title="MAIN[3][3][32]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[3]">GT:  CHAN_BOND_WAIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][31]" title="MAIN[3][3][31]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[2]">GT:  CHAN_BOND_WAIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][30]" title="MAIN[3][3][30]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[1]">GT:  CHAN_BOND_WAIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][29]" title="MAIN[3][3][29]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_WAIT[0]">GT:  CHAN_BOND_WAIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][28]" title="MAIN[3][3][28]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[4]">GT:  CHAN_BOND_LIMIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][27]" title="MAIN[3][3][27]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[3]">GT:  CHAN_BOND_LIMIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][26]" title="MAIN[3][3][26]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[2]">GT:  CHAN_BOND_LIMIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][25]" title="MAIN[3][3][25]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[1]">GT:  CHAN_BOND_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][24]" title="MAIN[3][3][24]">
<a href="#virtex2-GIGABIT_S-GT-CHAN_BOND_LIMIT[0]">GT:  CHAN_BOND_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][23]" title="MAIN[3][3][23]">
<a href="#virtex2-GIGABIT_S-GT-RX_LOSS_OF_SYNC_FSM">GT:  RX_LOSS_OF_SYNC_FSM</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][22]" title="MAIN[3][3][22]">
<a href="#virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR[2]">GT:  RX_LOS_INVALID_INCR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][21]" title="MAIN[3][3][21]">
<a href="#virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR[1]">GT:  RX_LOS_INVALID_INCR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][20]" title="MAIN[3][3][20]">
<a href="#virtex2-GIGABIT_S-GT-RX_LOS_INVALID_INCR[0]">GT:  RX_LOS_INVALID_INCR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][19]" title="MAIN[3][3][19]">
<a href="#virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD[2]">GT:  RX_LOS_THRESHOLD bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][18]" title="MAIN[3][3][18]">
<a href="#virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD[1]">GT:  RX_LOS_THRESHOLD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT_S-bit-MAIN[3][3][17]" title="MAIN[3][3][17]">
<a href="#virtex2-GIGABIT_S-GT-RX_LOS_THRESHOLD[0]">GT:  RX_LOS_THRESHOLD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-gigabit_n"><a class="header" href="#tile-gigabit_n">Tile GIGABIT_N</a></h2>
<p>Cells: 5</p>
<h3 id="bels-gt-1"><a class="header" href="#bels-gt-1">Bels GT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N bel GT pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>GT</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td></tr>

<tr><td>REFCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td></tr>

<tr><td>REFCLKSEL</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[1]</td></tr>

<tr><td>POWERDOWN</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[2]</td></tr>

<tr><td>LOOPBACK[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[3]</td></tr>

<tr><td>LOOPBACK[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[3]</td></tr>

<tr><td>RXUSRCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td></tr>

<tr><td>RXUSRCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td></tr>

<tr><td>RXRESET</td><td>in</td><td>CELL_IO.IMUX_SR_OPTINV[0]</td></tr>

<tr><td>RXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[2]</td></tr>

<tr><td>ENPCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>ENMCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[7]</td></tr>

<tr><td>TXUSRCLK</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>TXUSRCLK2</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>TXRESET</td><td>in</td><td>CELL[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[3]</td></tr>

<tr><td>TXINHIBIT</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[3]</td></tr>

<tr><td>TXDATA[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[1]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[2]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[3]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[4]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[5]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[6]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[7]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[8]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[9]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[10]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[11]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[12]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[13]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[14]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[15]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[16]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[17]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[18]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[19]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[20]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[21]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[22]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[23]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[24]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[25]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[26]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[27]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[28]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[29]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[30]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[31]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXBYPASS8B10B[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[1]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[2]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[3]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXCHARISK[0]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[1]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[2]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[3]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[0]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[1]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[2]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[3]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[0]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[1]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[2]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[3]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXFORCECRCERR</td><td>in</td><td>CELL[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>CONFIGENABLE</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[2]</td></tr>

<tr><td>CONFIGIN</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[2]</td></tr>

<tr><td>ENCHANSYNC</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[1]</td></tr>

<tr><td>CHBONDI[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[0]</td></tr>

<tr><td>CHBONDI[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[0]</td></tr>

<tr><td>CHBONDI[2]</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[0]</td></tr>

<tr><td>CHBONDI[3]</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[0]</td></tr>

<tr><td>RXRECCLK</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[0]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[1]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[2]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[3]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[4]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[5]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[6]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[7]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[8]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[9]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[10]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[11]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[12]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[13]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[14]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[15]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[16]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[17]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[18]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[19]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[20]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[21]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[22]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[23]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[24]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[25]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[26]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[27]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[28]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[29]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[30]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[31]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXNOTINTABLE[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXDISPERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHARISK[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISCOMMA[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXCOMMADET</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[5]</td></tr>

<tr><td>RXREALIGN</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[13]</td></tr>

<tr><td>RXLOSSOFSYNC[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXLOSSOFSYNC[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCLKCORCNT[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCLKCORCNT[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[10]</td></tr>

<tr><td>RXCLKCORCNT[2]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[9]</td></tr>

<tr><td>RXBUFSTATUS[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[15]</td></tr>

<tr><td>RXBUFSTATUS[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHECKINGCRC</td><td>out</td><td>CELL[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCRCERR</td><td>out</td><td>CELL[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TXKERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXBUFERR</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[7]</td></tr>

<tr><td>CONFIGOUT</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[12]</td></tr>

<tr><td>CHBONDO[0]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[0]</td></tr>

<tr><td>CHBONDO[1]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[1]</td></tr>

<tr><td>CHBONDO[2]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[2]</td></tr>

<tr><td>CHBONDO[3]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[3]</td></tr>

<tr><td>CHBONDDONE</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N bel GT attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>GT</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex2-GIGABIT_N-GT-ENABLE"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][74]">MAIN_IO[0][74]</a></td></tr>

<tr><td>REF_CLK_V_SEL bit 0</td><td id="virtex2-GIGABIT_N-GT-REF_CLK_V_SEL[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][2]">MAIN_IO[0][2]</a></td></tr>

<tr><td>SERDES_10B</td><td id="virtex2-GIGABIT_N-GT-SERDES_10B"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][35]">MAIN_IO[0][35]</a></td></tr>

<tr><td>TERMINATION_IMP</td><td><a href="#virtex2-GIGABIT_N-GT-TERMINATION_IMP">[enum: GT_TERMINATION_IMP]</a></td></tr>

<tr><td>ALIGN_COMMA_MSB</td><td id="virtex2-GIGABIT_N-GT-ALIGN_COMMA_MSB"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][0]">MAIN[0][0][0]</a></td></tr>

<tr><td>PCOMMA_DETECT</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_DETECT"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][34]">MAIN[0][0][34]</a></td></tr>

<tr><td>MCOMMA_DETECT</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_DETECT"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][22]">MAIN[0][0][22]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 0</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][10]">MAIN[0][0][10]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 1</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][9]">MAIN[0][0][9]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 2</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][8]">MAIN[0][0][8]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 3</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][7]">MAIN[0][0][7]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 4</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][6]">MAIN[0][0][6]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 5</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][5]">MAIN[0][0][5]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 6</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][4]">MAIN[0][0][4]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 7</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][3]">MAIN[0][0][3]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 8</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][2]">MAIN[0][0][2]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 9</td><td id="virtex2-GIGABIT_N-GT-COMMA_10B_MASK[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][1]">MAIN[0][0][1]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][32]">MAIN[0][0][32]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][31]">MAIN[0][0][31]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][30]">MAIN[0][0][30]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][29]">MAIN[0][0][29]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][28]">MAIN[0][0][28]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][27]">MAIN[0][0][27]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][26]">MAIN[0][0][26]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][25]">MAIN[0][0][25]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][24]">MAIN[0][0][24]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][23]">MAIN[0][0][23]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][20]">MAIN[0][0][20]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][19]">MAIN[0][0][19]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][18]">MAIN[0][0][18]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][17]">MAIN[0][0][17]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][16]">MAIN[0][0][16]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][15]">MAIN[0][0][15]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][14]">MAIN[0][0][14]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][13]">MAIN[0][0][13]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][12]">MAIN[0][0][12]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][11]">MAIN[0][0][11]</a></td></tr>

<tr><td>DEC_PCOMMA_DETECT</td><td id="virtex2-GIGABIT_N-GT-DEC_PCOMMA_DETECT"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][31]">MAIN[1][0][31]</a></td></tr>

<tr><td>DEC_MCOMMA_DETECT</td><td id="virtex2-GIGABIT_N-GT-DEC_MCOMMA_DETECT"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][32]">MAIN[1][0][32]</a></td></tr>

<tr><td>DEC_VALID_COMMA_ONLY</td><td id="virtex2-GIGABIT_N-GT-DEC_VALID_COMMA_ONLY"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][30]">MAIN[1][0][30]</a></td></tr>

<tr><td>RX_DATA_WIDTH</td><td><a href="#virtex2-GIGABIT_N-GT-RX_DATA_WIDTH">[enum: GT_DATA_WIDTH]</a></td></tr>

<tr><td>RX_BUFFER_USE</td><td id="virtex2-GIGABIT_N-GT-RX_BUFFER_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][25]">MAIN[1][0][25]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 0</td><td id="virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][26]">MAIN[1][0][26]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 1</td><td id="virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][27]">MAIN[1][0][27]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 2</td><td id="virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][28]">MAIN[1][0][28]</a></td></tr>

<tr><td>RX_BUFFER_LIMIT bit 3</td><td id="virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][29]">MAIN[1][0][29]</a></td></tr>

<tr><td>RX_DECODE_USE</td><td id="virtex2-GIGABIT_N-GT-RX_DECODE_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][24]">MAIN[1][0][24]</a></td></tr>

<tr><td>RX_CRC_USE</td><td id="virtex2-GIGABIT_N-GT-RX_CRC_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][35]">MAIN[2][0][35]</a></td></tr>

<tr><td>RX_LOS_INVALID_INCR</td><td><a href="#virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR">[enum: GT_RX_LOS_INVALID_INCR]</a></td></tr>

<tr><td>RX_LOS_THRESHOLD</td><td><a href="#virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD">[enum: GT_RX_LOS_THRESHOLD]</a></td></tr>

<tr><td>RX_LOSS_OF_SYNC_FSM</td><td id="virtex2-GIGABIT_N-GT-RX_LOSS_OF_SYNC_FSM"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][23]">MAIN[3][0][23]</a></td></tr>

<tr><td>TX_DATA_WIDTH</td><td><a href="#virtex2-GIGABIT_N-GT-TX_DATA_WIDTH">[enum: GT_DATA_WIDTH]</a></td></tr>

<tr><td>TX_BUFFER_USE</td><td id="virtex2-GIGABIT_N-GT-TX_BUFFER_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][36]">MAIN_IO[0][36]</a></td></tr>

<tr><td>TX_CRC_USE</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][37]">MAIN_IO[0][37]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 0</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][38]">MAIN_IO[0][38]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 1</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][39]">MAIN_IO[0][39]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 2</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][40]">MAIN_IO[0][40]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 3</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][41]">MAIN_IO[0][41]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 4</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][42]">MAIN_IO[0][42]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 5</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][43]">MAIN_IO[0][43]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 6</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][44]">MAIN_IO[0][44]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 7</td><td id="virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][45]">MAIN_IO[0][45]</a></td></tr>

<tr><td>TX_DIFF_CTRL</td><td><a href="#virtex2-GIGABIT_N-GT-TX_DIFF_CTRL">[enum: GT_TX_DIFF_CTRL]</a></td></tr>

<tr><td>TX_PREEMPHASIS bit 0</td><td id="virtex2-GIGABIT_N-GT-TX_PREEMPHASIS[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][76]">MAIN_IO[0][76]</a></td></tr>

<tr><td>TX_PREEMPHASIS bit 1</td><td id="virtex2-GIGABIT_N-GT-TX_PREEMPHASIS[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][75]">MAIN_IO[0][75]</a></td></tr>

<tr><td>CRC_FORMAT</td><td><a href="#virtex2-GIGABIT_N-GT-CRC_FORMAT">[enum: GT_CRC_FORMAT]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 0</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][5]">MAIN_IO[0][5]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 1</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][6]">MAIN_IO[0][6]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 2</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][7]">MAIN_IO[0][7]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 3</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][8]">MAIN_IO[0][8]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 4</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][9]">MAIN_IO[0][9]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 5</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][10]">MAIN_IO[0][10]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 6</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][11]">MAIN_IO[0][11]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 7</td><td id="virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][12]">MAIN_IO[0][12]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 0</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][13]">MAIN_IO[0][13]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 1</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][14]">MAIN_IO[0][14]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 2</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][15]">MAIN_IO[0][15]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 3</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][16]">MAIN_IO[0][16]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 4</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][17]">MAIN_IO[0][17]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 5</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][18]">MAIN_IO[0][18]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 6</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][19]">MAIN_IO[0][19]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 7</td><td id="virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][20]">MAIN_IO[0][20]</a></td></tr>

<tr><td>CLK_CORRECT_USE</td><td id="virtex2-GIGABIT_N-GT-CLK_CORRECT_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][10]">MAIN[1][0][10]</a></td></tr>

<tr><td>CLK_COR_INSERT_IDLE_FLAG</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_INSERT_IDLE_FLAG"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][11]">MAIN[1][0][11]</a></td></tr>

<tr><td>CLK_COR_KEEP_IDLE</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_KEEP_IDLE"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][12]">MAIN[1][0][12]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][13]">MAIN[1][0][13]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][14]">MAIN[1][0][14]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][15]">MAIN[1][0][15]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][16]">MAIN[1][0][16]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][17]">MAIN[1][0][17]</a></td></tr>

<tr><td>CLK_COR_SEQ_LEN</td><td><a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_LEN">[enum: GT_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_USE</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][35]">MAIN[1][0][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][69]">MAIN[0][0][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][70]">MAIN[0][0][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][71]">MAIN[0][0][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][72]">MAIN[0][0][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][73]">MAIN[0][0][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][74]">MAIN[0][0][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][75]">MAIN[0][0][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][76]">MAIN[0][0][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][77]">MAIN[0][0][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][78]">MAIN[0][0][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][79]">MAIN[0][0][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][58]">MAIN[0][0][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][59]">MAIN[0][0][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][60]">MAIN[0][0][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][61]">MAIN[0][0][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][62]">MAIN[0][0][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][63]">MAIN[0][0][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][64]">MAIN[0][0][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][65]">MAIN[0][0][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][66]">MAIN[0][0][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][67]">MAIN[0][0][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][68]">MAIN[0][0][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][47]">MAIN[0][0][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][48]">MAIN[0][0][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][49]">MAIN[0][0][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][50]">MAIN[0][0][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][51]">MAIN[0][0][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][52]">MAIN[0][0][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][53]">MAIN[0][0][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][54]">MAIN[0][0][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][55]">MAIN[0][0][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][56]">MAIN[0][0][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][57]">MAIN[0][0][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][36]">MAIN[0][0][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][37]">MAIN[0][0][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][38]">MAIN[0][0][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][39]">MAIN[0][0][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][40]">MAIN[0][0][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][41]">MAIN[0][0][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][42]">MAIN[0][0][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][43]">MAIN[0][0][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][44]">MAIN[0][0][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][45]">MAIN[0][0][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[0][0][46]">MAIN[0][0][46]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][69]">MAIN[1][0][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][70]">MAIN[1][0][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][71]">MAIN[1][0][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][72]">MAIN[1][0][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][73]">MAIN[1][0][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][74]">MAIN[1][0][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][75]">MAIN[1][0][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][76]">MAIN[1][0][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][77]">MAIN[1][0][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][78]">MAIN[1][0][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][79]">MAIN[1][0][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][58]">MAIN[1][0][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][59]">MAIN[1][0][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][60]">MAIN[1][0][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][61]">MAIN[1][0][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][62]">MAIN[1][0][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][63]">MAIN[1][0][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][64]">MAIN[1][0][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][65]">MAIN[1][0][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][66]">MAIN[1][0][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][67]">MAIN[1][0][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][68]">MAIN[1][0][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][47]">MAIN[1][0][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][48]">MAIN[1][0][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][49]">MAIN[1][0][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][50]">MAIN[1][0][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][51]">MAIN[1][0][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][52]">MAIN[1][0][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][53]">MAIN[1][0][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][54]">MAIN[1][0][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][55]">MAIN[1][0][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][56]">MAIN[1][0][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][57]">MAIN[1][0][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][36]">MAIN[1][0][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][37]">MAIN[1][0][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][38]">MAIN[1][0][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][39]">MAIN[1][0][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][40]">MAIN[1][0][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][41]">MAIN[1][0][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][42]">MAIN[1][0][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][43]">MAIN[1][0][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][44]">MAIN[1][0][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][45]">MAIN[1][0][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][46]">MAIN[1][0][46]</a></td></tr>

<tr><td>CHAN_BOND_MODE</td><td><a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_MODE">[enum: GT_CHAN_BOND_MODE]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][29]">MAIN[3][0][29]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][30]">MAIN[3][0][30]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][31]">MAIN[3][0][31]</a></td></tr>

<tr><td>CHAN_BOND_WAIT bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][32]">MAIN[3][0][32]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][6]">MAIN[1][0][6]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][7]">MAIN[1][0][7]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][8]">MAIN[1][0][8]</a></td></tr>

<tr><td>CHAN_BOND_OFFSET bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][9]">MAIN[1][0][9]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][24]">MAIN[3][0][24]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][25]">MAIN[3][0][25]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][26]">MAIN[3][0][26]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][27]">MAIN[3][0][27]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][28]">MAIN[3][0][28]</a></td></tr>

<tr><td>CHAN_BOND_ONE_SHOT</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_ONE_SHOT"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][23]">MAIN[1][0][23]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_LEN</td><td><a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_LEN">[enum: GT_SEQ_LEN]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_USE</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_USE"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][35]">MAIN[3][0][35]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][69]">MAIN[2][0][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][70]">MAIN[2][0][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][71]">MAIN[2][0][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][72]">MAIN[2][0][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][73]">MAIN[2][0][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][74]">MAIN[2][0][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][75]">MAIN[2][0][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][76]">MAIN[2][0][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][77]">MAIN[2][0][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][78]">MAIN[2][0][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][79]">MAIN[2][0][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][58]">MAIN[2][0][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][59]">MAIN[2][0][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][60]">MAIN[2][0][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][61]">MAIN[2][0][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][62]">MAIN[2][0][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][63]">MAIN[2][0][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][64]">MAIN[2][0][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][65]">MAIN[2][0][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][66]">MAIN[2][0][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][67]">MAIN[2][0][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][68]">MAIN[2][0][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][47]">MAIN[2][0][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][48]">MAIN[2][0][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][49]">MAIN[2][0][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][50]">MAIN[2][0][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][51]">MAIN[2][0][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][52]">MAIN[2][0][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][53]">MAIN[2][0][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][54]">MAIN[2][0][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][55]">MAIN[2][0][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][56]">MAIN[2][0][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][57]">MAIN[2][0][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][36]">MAIN[2][0][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][37]">MAIN[2][0][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][38]">MAIN[2][0][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][39]">MAIN[2][0][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][40]">MAIN[2][0][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][41]">MAIN[2][0][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][42]">MAIN[2][0][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][43]">MAIN[2][0][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][44]">MAIN[2][0][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][45]">MAIN[2][0][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][46]">MAIN[2][0][46]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][69]">MAIN[3][0][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][70]">MAIN[3][0][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][71]">MAIN[3][0][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][72]">MAIN[3][0][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][73]">MAIN[3][0][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][74]">MAIN[3][0][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][75]">MAIN[3][0][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][76]">MAIN[3][0][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][77]">MAIN[3][0][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][78]">MAIN[3][0][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][79]">MAIN[3][0][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][58]">MAIN[3][0][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][59]">MAIN[3][0][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][60]">MAIN[3][0][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][61]">MAIN[3][0][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][62]">MAIN[3][0][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][63]">MAIN[3][0][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][64]">MAIN[3][0][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][65]">MAIN[3][0][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][66]">MAIN[3][0][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][67]">MAIN[3][0][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][68]">MAIN[3][0][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][47]">MAIN[3][0][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][48]">MAIN[3][0][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][49]">MAIN[3][0][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][50]">MAIN[3][0][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][51]">MAIN[3][0][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][52]">MAIN[3][0][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][53]">MAIN[3][0][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][54]">MAIN[3][0][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][55]">MAIN[3][0][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][56]">MAIN[3][0][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][57]">MAIN[3][0][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][36]">MAIN[3][0][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][37]">MAIN[3][0][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][38]">MAIN[3][0][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[3]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][39]">MAIN[3][0][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[4]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][40]">MAIN[3][0][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[5]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][41]">MAIN[3][0][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[6]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][42]">MAIN[3][0][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[7]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][43]">MAIN[3][0][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[8]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][44]">MAIN[3][0][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[9]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][45]">MAIN[3][0][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[10]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][46]">MAIN[3][0][46]</a></td></tr>

<tr><td>TEST_MODE_1</td><td id="virtex2-GIGABIT_N-GT-TEST_MODE_1"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][29]">MAIN[2][0][29]</a></td></tr>

<tr><td>TEST_MODE_2</td><td id="virtex2-GIGABIT_N-GT-TEST_MODE_2"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][30]">MAIN[2][0][30]</a></td></tr>

<tr><td>TEST_MODE_3</td><td id="virtex2-GIGABIT_N-GT-TEST_MODE_3"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][31]">MAIN[2][0][31]</a></td></tr>

<tr><td>TEST_MODE_4</td><td id="virtex2-GIGABIT_N-GT-TEST_MODE_4"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][32]">MAIN[2][0][32]</a></td></tr>

<tr><td>TEST_MODE_5</td><td id="virtex2-GIGABIT_N-GT-TEST_MODE_5"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][33]">MAIN[2][0][33]</a></td></tr>

<tr><td>TEST_MODE_6</td><td id="virtex2-GIGABIT_N-GT-TEST_MODE_6"><a href="#virtex2-GIGABIT_N-bit-MAIN[2][0][34]">MAIN[2][0][34]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_TERMINATION_IMP</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-TERMINATION_IMP"><th>GT.TERMINATION_IMP</th><td id="virtex2-GIGABIT_N-GT-TERMINATION_IMP[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][79]">MAIN_IO[0][79]</a></td></tr>

</thead>

<tbody>
<tr><td>_50</td><td>0</td></tr>

<tr><td>_75</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_DATA_WIDTH</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-RX_DATA_WIDTH"><th>GT.RX_DATA_WIDTH</th><td id="virtex2-GIGABIT_N-GT-RX_DATA_WIDTH[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][1]">MAIN[1][0][1]</a></td><td id="virtex2-GIGABIT_N-GT-RX_DATA_WIDTH[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][0]">MAIN[1][0][0]</a></td></tr>

<tr id="virtex2-GIGABIT_N-GT-TX_DATA_WIDTH"><th>GT.TX_DATA_WIDTH</th><td id="virtex2-GIGABIT_N-GT-TX_DATA_WIDTH[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][1]">MAIN_IO[0][1]</a></td><td id="virtex2-GIGABIT_N-GT-TX_DATA_WIDTH[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][0]">MAIN_IO[0][0]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_RX_LOS_INVALID_INCR</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR"><th>GT.RX_LOS_INVALID_INCR</th><td id="virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][22]">MAIN[3][0][22]</a></td><td id="virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][21]">MAIN[3][0][21]</a></td><td id="virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][20]">MAIN[3][0][20]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_16</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_32</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_64</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_RX_LOS_THRESHOLD</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD"><th>GT.RX_LOS_THRESHOLD</th><td id="virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][19]">MAIN[3][0][19]</a></td><td id="virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][18]">MAIN[3][0][18]</a></td><td id="virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][17]">MAIN[3][0][17]</a></td></tr>

</thead>

<tbody>
<tr><td>_4</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_16</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_32</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_64</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_256</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_512</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_TX_DIFF_CTRL</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-TX_DIFF_CTRL"><th>GT.TX_DIFF_CTRL</th><td id="virtex2-GIGABIT_N-GT-TX_DIFF_CTRL[2]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][73]">MAIN_IO[0][73]</a></td><td id="virtex2-GIGABIT_N-GT-TX_DIFF_CTRL[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][78]">MAIN_IO[0][78]</a></td><td id="virtex2-GIGABIT_N-GT-TX_DIFF_CTRL[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][77]">MAIN_IO[0][77]</a></td></tr>

</thead>

<tbody>
<tr><td>_400</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_500</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_600</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_700</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_800</td><td>1</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_CRC_FORMAT</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-CRC_FORMAT"><th>GT.CRC_FORMAT</th><td id="virtex2-GIGABIT_N-GT-CRC_FORMAT[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][4]">MAIN_IO[0][4]</a></td><td id="virtex2-GIGABIT_N-GT-CRC_FORMAT[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN_IO[0][3]">MAIN_IO[0][3]</a></td></tr>

</thead>

<tbody>
<tr><td>USER_MODE</td><td>0</td><td>0</td></tr>

<tr><td>ETHERNET</td><td>0</td><td>1</td></tr>

<tr><td>INFINIBAND</td><td>1</td><td>0</td></tr>

<tr><td>FIBRE_CHAN</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_SEQ_LEN</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_LEN"><th>GT.CLK_COR_SEQ_LEN</th><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_LEN[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][34]">MAIN[1][0][34]</a></td><td id="virtex2-GIGABIT_N-GT-CLK_COR_SEQ_LEN[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][33]">MAIN[1][0][33]</a></td></tr>

<tr id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_LEN"><th>GT.CHAN_BOND_SEQ_LEN</th><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_LEN[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][34]">MAIN[3][0][34]</a></td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_LEN[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[3][0][33]">MAIN[3][0][33]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>1</td><td>0</td></tr>

<tr><td>_3</td><td>1</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N enum GT_CHAN_BOND_MODE</caption>
<thead>
<tr id="virtex2-GIGABIT_N-GT-CHAN_BOND_MODE"><th>GT.CHAN_BOND_MODE</th><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_MODE[1]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][5]">MAIN[1][0][5]</a></td><td id="virtex2-GIGABIT_N-GT-CHAN_BOND_MODE[0]"><a href="#virtex2-GIGABIT_N-bit-MAIN[1][0][4]">MAIN[1][0][4]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>MASTER</td><td>0</td><td>1</td></tr>

<tr><td>SLAVE_1_HOP</td><td>1</td><td>0</td></tr>

<tr><td>SLAVE_2_HOPS</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td><td>GT.RXUSRCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td><td>GT.RXUSRCLK2</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td><td>GT.REFCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td><td>GT.REFCLK2</td></tr>

<tr><td>CELL_IO.IMUX_SR_OPTINV[0]</td><td>GT.RXRESET</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[0]</td><td>GT.CHBONDI[0]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[1]</td><td>GT.ENCHANSYNC</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[2]</td><td>GT.POWERDOWN</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[3]</td><td>GT.LOOPBACK[0]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[0]</td><td>GT.CHBONDI[1]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[1]</td><td>GT.REFCLKSEL</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[2]</td><td>GT.RXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[3]</td><td>GT.LOOPBACK[1]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[0]</td><td>GT.CHBONDI[2]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[2]</td><td>GT.CONFIGIN</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[3]</td><td>GT.TXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[0]</td><td>GT.CHBONDI[3]</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[2]</td><td>GT.CONFIGENABLE</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[3]</td><td>GT.TXINHIBIT</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[0]</td><td>GT.CHBONDO[0]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[1]</td><td>GT.CHBONDO[1]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[2]</td><td>GT.CHBONDO[2]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[3]</td><td>GT.CHBONDO[3]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[4]</td><td>GT.CHBONDDONE</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[5]</td><td>GT.RXCOMMADET</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[6]</td><td>GT.RXRECCLK</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[7]</td><td>GT.TXBUFERR</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[9]</td><td>GT.RXCLKCORCNT[2]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[10]</td><td>GT.RXCLKCORCNT[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[11]</td><td>GT.RXCLKCORCNT[0]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[12]</td><td>GT.CONFIGOUT</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[13]</td><td>GT.RXREALIGN</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[14]</td><td>GT.RXBUFSTATUS[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[15]</td><td>GT.RXBUFSTATUS[0]</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[0]</td><td>GT.TXUSRCLK</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[1]</td><td>GT.TXUSRCLK2</td></tr>

<tr><td>CELL[0].IMUX_SR_OPTINV[0]</td><td>GT.TXRESET</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[0]</td><td>GT.TXDATA[0]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[1]</td><td>GT.TXDATA[4]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[0]</td><td>GT.TXDATA[1]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[1]</td><td>GT.TXDATA[5]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[4]</td><td>GT.ENPCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[7]</td><td>GT.ENMCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[0]</td><td>GT.TXDATA[2]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[1]</td><td>GT.TXDATA[6]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[0]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[0]</td><td>GT.TXDATA[3]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[1]</td><td>GT.TXDATA[7]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[0]</td><td>GT.RXDATA[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[1]</td><td>GT.RXDATA[1]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[2]</td><td>GT.RXDATA[2]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[3]</td><td>GT.RXDATA[3]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[4]</td><td>GT.RXDATA[4]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[5]</td><td>GT.RXDATA[5]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[6]</td><td>GT.RXDATA[6]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[7]</td><td>GT.RXDATA[7]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[8]</td><td>GT.RXLOSSOFSYNC[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[9]</td><td>GT.TXKERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[0]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[0]</td><td>GT.TXDATA[8]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[1]</td><td>GT.TXDATA[12]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[1]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[0]</td><td>GT.TXDATA[9]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[1]</td><td>GT.TXDATA[13]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[1]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[0]</td><td>GT.TXDATA[10]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[1]</td><td>GT.TXDATA[14]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[1]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[0]</td><td>GT.TXDATA[11]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[1]</td><td>GT.TXDATA[15]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[1]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[0]</td><td>GT.RXDATA[8]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[1]</td><td>GT.RXDATA[9]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[2]</td><td>GT.RXDATA[10]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[3]</td><td>GT.RXDATA[11]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[4]</td><td>GT.RXDATA[12]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[5]</td><td>GT.RXDATA[13]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[6]</td><td>GT.RXDATA[14]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[7]</td><td>GT.RXDATA[15]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[8]</td><td>GT.RXLOSSOFSYNC[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[9]</td><td>GT.TXKERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[1]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[0]</td><td>GT.TXDATA[16]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[1]</td><td>GT.TXDATA[20]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[2]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[0]</td><td>GT.TXDATA[17]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[1]</td><td>GT.TXDATA[21]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[2]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[0]</td><td>GT.TXDATA[18]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[1]</td><td>GT.TXDATA[22]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[2]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[0]</td><td>GT.TXDATA[19]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[1]</td><td>GT.TXDATA[23]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[2]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[0]</td><td>GT.RXDATA[16]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[1]</td><td>GT.RXDATA[17]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[2]</td><td>GT.RXDATA[18]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[3]</td><td>GT.RXDATA[19]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[4]</td><td>GT.RXDATA[20]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[5]</td><td>GT.RXDATA[21]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[6]</td><td>GT.RXDATA[22]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[7]</td><td>GT.RXDATA[23]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[8]</td><td>GT.RXCRCERR</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[9]</td><td>GT.TXKERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[2]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[0]</td><td>GT.TXDATA[24]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[1]</td><td>GT.TXDATA[28]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[2]</td><td>GT.TXBYPASS8B10B[3]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[0]</td><td>GT.TXDATA[25]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[1]</td><td>GT.TXDATA[29]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[2]</td><td>GT.TXCHARISK[3]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[0]</td><td>GT.TXDATA[26]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[1]</td><td>GT.TXDATA[30]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[2]</td><td>GT.TXCHARDISPMODE[3]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[0]</td><td>GT.TXDATA[27]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[1]</td><td>GT.TXDATA[31]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[2]</td><td>GT.TXCHARDISPVAL[3]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[3]</td><td>GT.TXFORCECRCERR</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[0]</td><td>GT.RXDATA[24]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[1]</td><td>GT.RXDATA[25]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[2]</td><td>GT.RXDATA[26]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[3]</td><td>GT.RXDATA[27]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[4]</td><td>GT.RXDATA[28]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[5]</td><td>GT.RXDATA[29]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[6]</td><td>GT.RXDATA[30]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[7]</td><td>GT.RXDATA[31]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[8]</td><td>GT.RXCHECKINGCRC</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[9]</td><td>GT.TXKERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[10]</td><td>GT.TXRUNDISP[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[11]</td><td>GT.RXCHARISCOMMA[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[12]</td><td>GT.RXCHARISK[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[13]</td><td>GT.RXNOTINTABLE[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[14]</td><td>GT.RXDISPERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[15]</td><td>GT.RXRUNDISP[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N rect MAIN_IO</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][79]" title="MAIN_IO[0][79]">
<a href="#virtex2-GIGABIT_N-GT-TERMINATION_IMP[0]">GT:  TERMINATION_IMP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][78]" title="MAIN_IO[0][78]">
<a href="#virtex2-GIGABIT_N-GT-TX_DIFF_CTRL[1]">GT:  TX_DIFF_CTRL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][77]" title="MAIN_IO[0][77]">
<a href="#virtex2-GIGABIT_N-GT-TX_DIFF_CTRL[0]">GT:  TX_DIFF_CTRL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][76]" title="MAIN_IO[0][76]">
<a href="#virtex2-GIGABIT_N-GT-TX_PREEMPHASIS[0]">GT:  TX_PREEMPHASIS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][75]" title="MAIN_IO[0][75]">
<a href="#virtex2-GIGABIT_N-GT-TX_PREEMPHASIS[1]">GT:  TX_PREEMPHASIS bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][74]" title="MAIN_IO[0][74]">
<a href="#virtex2-GIGABIT_N-GT-ENABLE">GT:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][73]" title="MAIN_IO[0][73]">
<a href="#virtex2-GIGABIT_N-GT-TX_DIFF_CTRL[2]">GT:  TX_DIFF_CTRL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][45]" title="MAIN_IO[0][45]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[7]">GT:  TX_CRC_FORCE_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][44]" title="MAIN_IO[0][44]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[6]">GT:  TX_CRC_FORCE_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][43]" title="MAIN_IO[0][43]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[5]">GT:  TX_CRC_FORCE_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][42]" title="MAIN_IO[0][42]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[4]">GT:  TX_CRC_FORCE_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][41]" title="MAIN_IO[0][41]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[3]">GT:  TX_CRC_FORCE_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][40]" title="MAIN_IO[0][40]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[2]">GT:  TX_CRC_FORCE_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][39]" title="MAIN_IO[0][39]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[1]">GT:  TX_CRC_FORCE_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][38]" title="MAIN_IO[0][38]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_FORCE_VALUE[0]">GT:  TX_CRC_FORCE_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][37]" title="MAIN_IO[0][37]">
<a href="#virtex2-GIGABIT_N-GT-TX_CRC_USE">GT:  TX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][36]" title="MAIN_IO[0][36]">
<a href="#virtex2-GIGABIT_N-GT-TX_BUFFER_USE">GT:  TX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][35]" title="MAIN_IO[0][35]">
<a href="#virtex2-GIGABIT_N-GT-SERDES_10B">GT:  SERDES_10B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][20]" title="MAIN_IO[0][20]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[7]">GT:  CRC_END_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][19]" title="MAIN_IO[0][19]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[6]">GT:  CRC_END_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][18]" title="MAIN_IO[0][18]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[5]">GT:  CRC_END_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][17]" title="MAIN_IO[0][17]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[4]">GT:  CRC_END_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][16]" title="MAIN_IO[0][16]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[3]">GT:  CRC_END_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][15]" title="MAIN_IO[0][15]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[2]">GT:  CRC_END_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][14]" title="MAIN_IO[0][14]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[1]">GT:  CRC_END_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][13]" title="MAIN_IO[0][13]">
<a href="#virtex2-GIGABIT_N-GT-CRC_END_OF_PKT[0]">GT:  CRC_END_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][12]" title="MAIN_IO[0][12]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[7]">GT:  CRC_START_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][11]" title="MAIN_IO[0][11]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[6]">GT:  CRC_START_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][10]" title="MAIN_IO[0][10]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[5]">GT:  CRC_START_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][9]" title="MAIN_IO[0][9]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[4]">GT:  CRC_START_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][8]" title="MAIN_IO[0][8]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[3]">GT:  CRC_START_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][7]" title="MAIN_IO[0][7]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[2]">GT:  CRC_START_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][6]" title="MAIN_IO[0][6]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[1]">GT:  CRC_START_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][5]" title="MAIN_IO[0][5]">
<a href="#virtex2-GIGABIT_N-GT-CRC_START_OF_PKT[0]">GT:  CRC_START_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][4]" title="MAIN_IO[0][4]">
<a href="#virtex2-GIGABIT_N-GT-CRC_FORMAT[1]">GT:  CRC_FORMAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][3]" title="MAIN_IO[0][3]">
<a href="#virtex2-GIGABIT_N-GT-CRC_FORMAT[0]">GT:  CRC_FORMAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][2]" title="MAIN_IO[0][2]">
<a href="#virtex2-GIGABIT_N-GT-REF_CLK_V_SEL[0]">GT:  REF_CLK_V_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][1]" title="MAIN_IO[0][1]">
<a href="#virtex2-GIGABIT_N-GT-TX_DATA_WIDTH[1]">GT:  TX_DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-GIGABIT_N-bit-MAIN_IO[0][0]" title="MAIN_IO[0][0]">
<a href="#virtex2-GIGABIT_N-GT-TX_DATA_WIDTH[0]">GT:  TX_DATA_WIDTH bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][79]" title="MAIN[0][0][79]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[10]">GT:  CLK_COR_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][78]" title="MAIN[0][0][78]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[9]">GT:  CLK_COR_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][77]" title="MAIN[0][0][77]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[8]">GT:  CLK_COR_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][76]" title="MAIN[0][0][76]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[7]">GT:  CLK_COR_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][75]" title="MAIN[0][0][75]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[6]">GT:  CLK_COR_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][74]" title="MAIN[0][0][74]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[5]">GT:  CLK_COR_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][73]" title="MAIN[0][0][73]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[4]">GT:  CLK_COR_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][72]" title="MAIN[0][0][72]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[3]">GT:  CLK_COR_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][71]" title="MAIN[0][0][71]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[2]">GT:  CLK_COR_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][70]" title="MAIN[0][0][70]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[1]">GT:  CLK_COR_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][69]" title="MAIN[0][0][69]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_1[0]">GT:  CLK_COR_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][68]" title="MAIN[0][0][68]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[10]">GT:  CLK_COR_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][67]" title="MAIN[0][0][67]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[9]">GT:  CLK_COR_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][66]" title="MAIN[0][0][66]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[8]">GT:  CLK_COR_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][65]" title="MAIN[0][0][65]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[7]">GT:  CLK_COR_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][64]" title="MAIN[0][0][64]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[6]">GT:  CLK_COR_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][63]" title="MAIN[0][0][63]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[5]">GT:  CLK_COR_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][62]" title="MAIN[0][0][62]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[4]">GT:  CLK_COR_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][61]" title="MAIN[0][0][61]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[3]">GT:  CLK_COR_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][60]" title="MAIN[0][0][60]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[2]">GT:  CLK_COR_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][59]" title="MAIN[0][0][59]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[1]">GT:  CLK_COR_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][58]" title="MAIN[0][0][58]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_2[0]">GT:  CLK_COR_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][57]" title="MAIN[0][0][57]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[10]">GT:  CLK_COR_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][56]" title="MAIN[0][0][56]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[9]">GT:  CLK_COR_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][55]" title="MAIN[0][0][55]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[8]">GT:  CLK_COR_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][54]" title="MAIN[0][0][54]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[7]">GT:  CLK_COR_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][53]" title="MAIN[0][0][53]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[6]">GT:  CLK_COR_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][52]" title="MAIN[0][0][52]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[5]">GT:  CLK_COR_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][51]" title="MAIN[0][0][51]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[4]">GT:  CLK_COR_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][50]" title="MAIN[0][0][50]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[3]">GT:  CLK_COR_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][49]" title="MAIN[0][0][49]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[2]">GT:  CLK_COR_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][48]" title="MAIN[0][0][48]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[1]">GT:  CLK_COR_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][47]" title="MAIN[0][0][47]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_3[0]">GT:  CLK_COR_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][46]" title="MAIN[0][0][46]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[10]">GT:  CLK_COR_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][45]" title="MAIN[0][0][45]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[9]">GT:  CLK_COR_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][44]" title="MAIN[0][0][44]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[8]">GT:  CLK_COR_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][43]" title="MAIN[0][0][43]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[7]">GT:  CLK_COR_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][42]" title="MAIN[0][0][42]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[6]">GT:  CLK_COR_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][41]" title="MAIN[0][0][41]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[5]">GT:  CLK_COR_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][40]" title="MAIN[0][0][40]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[4]">GT:  CLK_COR_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][39]" title="MAIN[0][0][39]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[3]">GT:  CLK_COR_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][38]" title="MAIN[0][0][38]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[2]">GT:  CLK_COR_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][37]" title="MAIN[0][0][37]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[1]">GT:  CLK_COR_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][36]" title="MAIN[0][0][36]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_1_4[0]">GT:  CLK_COR_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][34]" title="MAIN[0][0][34]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_DETECT">GT:  PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][32]" title="MAIN[0][0][32]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[0]">GT:  PCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][31]" title="MAIN[0][0][31]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[1]">GT:  PCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][30]" title="MAIN[0][0][30]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[2]">GT:  PCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][29]" title="MAIN[0][0][29]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[3]">GT:  PCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][28]" title="MAIN[0][0][28]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[4]">GT:  PCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][27]" title="MAIN[0][0][27]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[5]">GT:  PCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][26]" title="MAIN[0][0][26]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[6]">GT:  PCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][25]" title="MAIN[0][0][25]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[7]">GT:  PCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][24]" title="MAIN[0][0][24]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[8]">GT:  PCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][23]" title="MAIN[0][0][23]">
<a href="#virtex2-GIGABIT_N-GT-PCOMMA_10B_VALUE[9]">GT:  PCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][22]" title="MAIN[0][0][22]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_DETECT">GT:  MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][20]" title="MAIN[0][0][20]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[0]">GT:  MCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][19]" title="MAIN[0][0][19]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[1]">GT:  MCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][18]" title="MAIN[0][0][18]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[2]">GT:  MCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][17]" title="MAIN[0][0][17]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[3]">GT:  MCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][16]" title="MAIN[0][0][16]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[4]">GT:  MCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][15]" title="MAIN[0][0][15]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[5]">GT:  MCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][14]" title="MAIN[0][0][14]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[6]">GT:  MCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][13]" title="MAIN[0][0][13]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[7]">GT:  MCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][12]" title="MAIN[0][0][12]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[8]">GT:  MCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][11]" title="MAIN[0][0][11]">
<a href="#virtex2-GIGABIT_N-GT-MCOMMA_10B_VALUE[9]">GT:  MCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][10]" title="MAIN[0][0][10]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[0]">GT:  COMMA_10B_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][9]" title="MAIN[0][0][9]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[1]">GT:  COMMA_10B_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][8]" title="MAIN[0][0][8]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[2]">GT:  COMMA_10B_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][7]" title="MAIN[0][0][7]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[3]">GT:  COMMA_10B_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][6]" title="MAIN[0][0][6]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[4]">GT:  COMMA_10B_MASK bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][5]" title="MAIN[0][0][5]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[5]">GT:  COMMA_10B_MASK bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][4]" title="MAIN[0][0][4]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[6]">GT:  COMMA_10B_MASK bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][3]" title="MAIN[0][0][3]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[7]">GT:  COMMA_10B_MASK bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][2]" title="MAIN[0][0][2]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[8]">GT:  COMMA_10B_MASK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][1]" title="MAIN[0][0][1]">
<a href="#virtex2-GIGABIT_N-GT-COMMA_10B_MASK[9]">GT:  COMMA_10B_MASK bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[0][0][0]" title="MAIN[0][0][0]">
<a href="#virtex2-GIGABIT_N-GT-ALIGN_COMMA_MSB">GT:  ALIGN_COMMA_MSB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][79]" title="MAIN[1][0][79]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[10]">GT:  CLK_COR_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][78]" title="MAIN[1][0][78]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[9]">GT:  CLK_COR_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][77]" title="MAIN[1][0][77]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[8]">GT:  CLK_COR_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][76]" title="MAIN[1][0][76]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[7]">GT:  CLK_COR_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][75]" title="MAIN[1][0][75]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[6]">GT:  CLK_COR_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][74]" title="MAIN[1][0][74]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[5]">GT:  CLK_COR_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][73]" title="MAIN[1][0][73]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[4]">GT:  CLK_COR_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][72]" title="MAIN[1][0][72]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[3]">GT:  CLK_COR_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][71]" title="MAIN[1][0][71]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[2]">GT:  CLK_COR_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][70]" title="MAIN[1][0][70]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[1]">GT:  CLK_COR_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][69]" title="MAIN[1][0][69]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_1[0]">GT:  CLK_COR_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][68]" title="MAIN[1][0][68]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[10]">GT:  CLK_COR_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][67]" title="MAIN[1][0][67]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[9]">GT:  CLK_COR_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][66]" title="MAIN[1][0][66]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[8]">GT:  CLK_COR_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][65]" title="MAIN[1][0][65]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[7]">GT:  CLK_COR_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][64]" title="MAIN[1][0][64]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[6]">GT:  CLK_COR_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][63]" title="MAIN[1][0][63]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[5]">GT:  CLK_COR_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][62]" title="MAIN[1][0][62]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[4]">GT:  CLK_COR_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][61]" title="MAIN[1][0][61]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[3]">GT:  CLK_COR_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][60]" title="MAIN[1][0][60]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[2]">GT:  CLK_COR_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][59]" title="MAIN[1][0][59]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[1]">GT:  CLK_COR_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][58]" title="MAIN[1][0][58]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_2[0]">GT:  CLK_COR_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][57]" title="MAIN[1][0][57]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[10]">GT:  CLK_COR_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][56]" title="MAIN[1][0][56]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[9]">GT:  CLK_COR_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][55]" title="MAIN[1][0][55]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[8]">GT:  CLK_COR_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][54]" title="MAIN[1][0][54]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[7]">GT:  CLK_COR_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][53]" title="MAIN[1][0][53]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[6]">GT:  CLK_COR_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][52]" title="MAIN[1][0][52]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[5]">GT:  CLK_COR_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][51]" title="MAIN[1][0][51]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[4]">GT:  CLK_COR_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][50]" title="MAIN[1][0][50]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[3]">GT:  CLK_COR_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][49]" title="MAIN[1][0][49]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[2]">GT:  CLK_COR_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][48]" title="MAIN[1][0][48]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[1]">GT:  CLK_COR_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][47]" title="MAIN[1][0][47]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_3[0]">GT:  CLK_COR_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][46]" title="MAIN[1][0][46]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[10]">GT:  CLK_COR_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][45]" title="MAIN[1][0][45]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[9]">GT:  CLK_COR_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][44]" title="MAIN[1][0][44]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[8]">GT:  CLK_COR_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][43]" title="MAIN[1][0][43]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[7]">GT:  CLK_COR_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][42]" title="MAIN[1][0][42]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[6]">GT:  CLK_COR_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][41]" title="MAIN[1][0][41]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[5]">GT:  CLK_COR_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][40]" title="MAIN[1][0][40]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[4]">GT:  CLK_COR_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][39]" title="MAIN[1][0][39]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[3]">GT:  CLK_COR_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][38]" title="MAIN[1][0][38]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[2]">GT:  CLK_COR_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][37]" title="MAIN[1][0][37]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[1]">GT:  CLK_COR_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][36]" title="MAIN[1][0][36]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_4[0]">GT:  CLK_COR_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][35]" title="MAIN[1][0][35]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_2_USE">GT:  CLK_COR_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][34]" title="MAIN[1][0][34]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_LEN[1]">GT:  CLK_COR_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][33]" title="MAIN[1][0][33]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_SEQ_LEN[0]">GT:  CLK_COR_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][32]" title="MAIN[1][0][32]">
<a href="#virtex2-GIGABIT_N-GT-DEC_MCOMMA_DETECT">GT:  DEC_MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][31]" title="MAIN[1][0][31]">
<a href="#virtex2-GIGABIT_N-GT-DEC_PCOMMA_DETECT">GT:  DEC_PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][30]" title="MAIN[1][0][30]">
<a href="#virtex2-GIGABIT_N-GT-DEC_VALID_COMMA_ONLY">GT:  DEC_VALID_COMMA_ONLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][29]" title="MAIN[1][0][29]">
<a href="#virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[3]">GT:  RX_BUFFER_LIMIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][28]" title="MAIN[1][0][28]">
<a href="#virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[2]">GT:  RX_BUFFER_LIMIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][27]" title="MAIN[1][0][27]">
<a href="#virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[1]">GT:  RX_BUFFER_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][26]" title="MAIN[1][0][26]">
<a href="#virtex2-GIGABIT_N-GT-RX_BUFFER_LIMIT[0]">GT:  RX_BUFFER_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][25]" title="MAIN[1][0][25]">
<a href="#virtex2-GIGABIT_N-GT-RX_BUFFER_USE">GT:  RX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][24]" title="MAIN[1][0][24]">
<a href="#virtex2-GIGABIT_N-GT-RX_DECODE_USE">GT:  RX_DECODE_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][23]" title="MAIN[1][0][23]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_ONE_SHOT">GT:  CHAN_BOND_ONE_SHOT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][17]" title="MAIN[1][0][17]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[4]">GT:  CLK_COR_REPEAT_WAIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][16]" title="MAIN[1][0][16]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[3]">GT:  CLK_COR_REPEAT_WAIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][15]" title="MAIN[1][0][15]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[2]">GT:  CLK_COR_REPEAT_WAIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][14]" title="MAIN[1][0][14]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[1]">GT:  CLK_COR_REPEAT_WAIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][13]" title="MAIN[1][0][13]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_REPEAT_WAIT[0]">GT:  CLK_COR_REPEAT_WAIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][12]" title="MAIN[1][0][12]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_KEEP_IDLE">GT:  CLK_COR_KEEP_IDLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][11]" title="MAIN[1][0][11]">
<a href="#virtex2-GIGABIT_N-GT-CLK_COR_INSERT_IDLE_FLAG">GT:  CLK_COR_INSERT_IDLE_FLAG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][10]" title="MAIN[1][0][10]">
<a href="#virtex2-GIGABIT_N-GT-CLK_CORRECT_USE">GT:  CLK_CORRECT_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][9]" title="MAIN[1][0][9]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[3]">GT:  CHAN_BOND_OFFSET bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][8]" title="MAIN[1][0][8]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[2]">GT:  CHAN_BOND_OFFSET bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][7]" title="MAIN[1][0][7]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[1]">GT:  CHAN_BOND_OFFSET bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][6]" title="MAIN[1][0][6]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_OFFSET[0]">GT:  CHAN_BOND_OFFSET bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][5]" title="MAIN[1][0][5]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_MODE[1]">GT:  CHAN_BOND_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][4]" title="MAIN[1][0][4]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_MODE[0]">GT:  CHAN_BOND_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][1]" title="MAIN[1][0][1]">
<a href="#virtex2-GIGABIT_N-GT-RX_DATA_WIDTH[1]">GT:  RX_DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[1][0][0]" title="MAIN[1][0][0]">
<a href="#virtex2-GIGABIT_N-GT-RX_DATA_WIDTH[0]">GT:  RX_DATA_WIDTH bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][79]" title="MAIN[2][0][79]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[10]">GT:  CHAN_BOND_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][78]" title="MAIN[2][0][78]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[9]">GT:  CHAN_BOND_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][77]" title="MAIN[2][0][77]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[8]">GT:  CHAN_BOND_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][76]" title="MAIN[2][0][76]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[7]">GT:  CHAN_BOND_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][75]" title="MAIN[2][0][75]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[6]">GT:  CHAN_BOND_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][74]" title="MAIN[2][0][74]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[5]">GT:  CHAN_BOND_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][73]" title="MAIN[2][0][73]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[4]">GT:  CHAN_BOND_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][72]" title="MAIN[2][0][72]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[3]">GT:  CHAN_BOND_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][71]" title="MAIN[2][0][71]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[2]">GT:  CHAN_BOND_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][70]" title="MAIN[2][0][70]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[1]">GT:  CHAN_BOND_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][69]" title="MAIN[2][0][69]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_1[0]">GT:  CHAN_BOND_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][68]" title="MAIN[2][0][68]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[10]">GT:  CHAN_BOND_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][67]" title="MAIN[2][0][67]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[9]">GT:  CHAN_BOND_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][66]" title="MAIN[2][0][66]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[8]">GT:  CHAN_BOND_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][65]" title="MAIN[2][0][65]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[7]">GT:  CHAN_BOND_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][64]" title="MAIN[2][0][64]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[6]">GT:  CHAN_BOND_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][63]" title="MAIN[2][0][63]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[5]">GT:  CHAN_BOND_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][62]" title="MAIN[2][0][62]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[4]">GT:  CHAN_BOND_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][61]" title="MAIN[2][0][61]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[3]">GT:  CHAN_BOND_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][60]" title="MAIN[2][0][60]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[2]">GT:  CHAN_BOND_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][59]" title="MAIN[2][0][59]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[1]">GT:  CHAN_BOND_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][58]" title="MAIN[2][0][58]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_2[0]">GT:  CHAN_BOND_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][57]" title="MAIN[2][0][57]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[10]">GT:  CHAN_BOND_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][56]" title="MAIN[2][0][56]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[9]">GT:  CHAN_BOND_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][55]" title="MAIN[2][0][55]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[8]">GT:  CHAN_BOND_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][54]" title="MAIN[2][0][54]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[7]">GT:  CHAN_BOND_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][53]" title="MAIN[2][0][53]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[6]">GT:  CHAN_BOND_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][52]" title="MAIN[2][0][52]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[5]">GT:  CHAN_BOND_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][51]" title="MAIN[2][0][51]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[4]">GT:  CHAN_BOND_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][50]" title="MAIN[2][0][50]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[3]">GT:  CHAN_BOND_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][49]" title="MAIN[2][0][49]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[2]">GT:  CHAN_BOND_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][48]" title="MAIN[2][0][48]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[1]">GT:  CHAN_BOND_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][47]" title="MAIN[2][0][47]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_3[0]">GT:  CHAN_BOND_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][46]" title="MAIN[2][0][46]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[10]">GT:  CHAN_BOND_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][45]" title="MAIN[2][0][45]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[9]">GT:  CHAN_BOND_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][44]" title="MAIN[2][0][44]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[8]">GT:  CHAN_BOND_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][43]" title="MAIN[2][0][43]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[7]">GT:  CHAN_BOND_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][42]" title="MAIN[2][0][42]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[6]">GT:  CHAN_BOND_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][41]" title="MAIN[2][0][41]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[5]">GT:  CHAN_BOND_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][40]" title="MAIN[2][0][40]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[4]">GT:  CHAN_BOND_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][39]" title="MAIN[2][0][39]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[3]">GT:  CHAN_BOND_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][38]" title="MAIN[2][0][38]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[2]">GT:  CHAN_BOND_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][37]" title="MAIN[2][0][37]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[1]">GT:  CHAN_BOND_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][36]" title="MAIN[2][0][36]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_1_4[0]">GT:  CHAN_BOND_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][35]" title="MAIN[2][0][35]">
<a href="#virtex2-GIGABIT_N-GT-RX_CRC_USE">GT:  RX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][34]" title="MAIN[2][0][34]">
<a href="#virtex2-GIGABIT_N-GT-TEST_MODE_6">GT:  TEST_MODE_6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][33]" title="MAIN[2][0][33]">
<a href="#virtex2-GIGABIT_N-GT-TEST_MODE_5">GT:  TEST_MODE_5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][32]" title="MAIN[2][0][32]">
<a href="#virtex2-GIGABIT_N-GT-TEST_MODE_4">GT:  TEST_MODE_4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][31]" title="MAIN[2][0][31]">
<a href="#virtex2-GIGABIT_N-GT-TEST_MODE_3">GT:  TEST_MODE_3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][30]" title="MAIN[2][0][30]">
<a href="#virtex2-GIGABIT_N-GT-TEST_MODE_2">GT:  TEST_MODE_2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[2][0][29]" title="MAIN[2][0][29]">
<a href="#virtex2-GIGABIT_N-GT-TEST_MODE_1">GT:  TEST_MODE_1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT_N rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][79]" title="MAIN[3][0][79]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[10]">GT:  CHAN_BOND_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][78]" title="MAIN[3][0][78]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[9]">GT:  CHAN_BOND_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][77]" title="MAIN[3][0][77]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[8]">GT:  CHAN_BOND_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][76]" title="MAIN[3][0][76]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[7]">GT:  CHAN_BOND_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][75]" title="MAIN[3][0][75]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[6]">GT:  CHAN_BOND_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][74]" title="MAIN[3][0][74]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[5]">GT:  CHAN_BOND_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][73]" title="MAIN[3][0][73]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[4]">GT:  CHAN_BOND_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][72]" title="MAIN[3][0][72]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[3]">GT:  CHAN_BOND_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][71]" title="MAIN[3][0][71]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[2]">GT:  CHAN_BOND_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][70]" title="MAIN[3][0][70]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[1]">GT:  CHAN_BOND_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][69]" title="MAIN[3][0][69]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_1[0]">GT:  CHAN_BOND_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][68]" title="MAIN[3][0][68]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[10]">GT:  CHAN_BOND_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][67]" title="MAIN[3][0][67]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[9]">GT:  CHAN_BOND_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][66]" title="MAIN[3][0][66]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[8]">GT:  CHAN_BOND_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][65]" title="MAIN[3][0][65]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[7]">GT:  CHAN_BOND_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][64]" title="MAIN[3][0][64]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[6]">GT:  CHAN_BOND_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][63]" title="MAIN[3][0][63]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[5]">GT:  CHAN_BOND_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][62]" title="MAIN[3][0][62]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[4]">GT:  CHAN_BOND_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][61]" title="MAIN[3][0][61]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[3]">GT:  CHAN_BOND_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][60]" title="MAIN[3][0][60]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[2]">GT:  CHAN_BOND_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][59]" title="MAIN[3][0][59]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[1]">GT:  CHAN_BOND_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][58]" title="MAIN[3][0][58]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_2[0]">GT:  CHAN_BOND_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][57]" title="MAIN[3][0][57]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[10]">GT:  CHAN_BOND_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][56]" title="MAIN[3][0][56]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[9]">GT:  CHAN_BOND_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][55]" title="MAIN[3][0][55]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[8]">GT:  CHAN_BOND_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][54]" title="MAIN[3][0][54]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[7]">GT:  CHAN_BOND_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][53]" title="MAIN[3][0][53]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[6]">GT:  CHAN_BOND_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][52]" title="MAIN[3][0][52]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[5]">GT:  CHAN_BOND_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][51]" title="MAIN[3][0][51]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[4]">GT:  CHAN_BOND_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][50]" title="MAIN[3][0][50]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[3]">GT:  CHAN_BOND_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][49]" title="MAIN[3][0][49]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[2]">GT:  CHAN_BOND_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][48]" title="MAIN[3][0][48]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[1]">GT:  CHAN_BOND_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][47]" title="MAIN[3][0][47]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_3[0]">GT:  CHAN_BOND_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][46]" title="MAIN[3][0][46]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[10]">GT:  CHAN_BOND_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][45]" title="MAIN[3][0][45]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[9]">GT:  CHAN_BOND_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][44]" title="MAIN[3][0][44]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[8]">GT:  CHAN_BOND_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][43]" title="MAIN[3][0][43]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[7]">GT:  CHAN_BOND_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][42]" title="MAIN[3][0][42]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[6]">GT:  CHAN_BOND_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][41]" title="MAIN[3][0][41]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[5]">GT:  CHAN_BOND_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][40]" title="MAIN[3][0][40]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[4]">GT:  CHAN_BOND_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][39]" title="MAIN[3][0][39]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[3]">GT:  CHAN_BOND_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][38]" title="MAIN[3][0][38]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[2]">GT:  CHAN_BOND_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][37]" title="MAIN[3][0][37]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[1]">GT:  CHAN_BOND_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][36]" title="MAIN[3][0][36]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_4[0]">GT:  CHAN_BOND_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][35]" title="MAIN[3][0][35]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_2_USE">GT:  CHAN_BOND_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][34]" title="MAIN[3][0][34]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_LEN[1]">GT:  CHAN_BOND_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][33]" title="MAIN[3][0][33]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_SEQ_LEN[0]">GT:  CHAN_BOND_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][32]" title="MAIN[3][0][32]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[3]">GT:  CHAN_BOND_WAIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][31]" title="MAIN[3][0][31]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[2]">GT:  CHAN_BOND_WAIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][30]" title="MAIN[3][0][30]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[1]">GT:  CHAN_BOND_WAIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][29]" title="MAIN[3][0][29]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_WAIT[0]">GT:  CHAN_BOND_WAIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][28]" title="MAIN[3][0][28]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[4]">GT:  CHAN_BOND_LIMIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][27]" title="MAIN[3][0][27]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[3]">GT:  CHAN_BOND_LIMIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][26]" title="MAIN[3][0][26]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[2]">GT:  CHAN_BOND_LIMIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][25]" title="MAIN[3][0][25]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[1]">GT:  CHAN_BOND_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][24]" title="MAIN[3][0][24]">
<a href="#virtex2-GIGABIT_N-GT-CHAN_BOND_LIMIT[0]">GT:  CHAN_BOND_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][23]" title="MAIN[3][0][23]">
<a href="#virtex2-GIGABIT_N-GT-RX_LOSS_OF_SYNC_FSM">GT:  RX_LOSS_OF_SYNC_FSM</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][22]" title="MAIN[3][0][22]">
<a href="#virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR[2]">GT:  RX_LOS_INVALID_INCR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][21]" title="MAIN[3][0][21]">
<a href="#virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR[1]">GT:  RX_LOS_INVALID_INCR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][20]" title="MAIN[3][0][20]">
<a href="#virtex2-GIGABIT_N-GT-RX_LOS_INVALID_INCR[0]">GT:  RX_LOS_INVALID_INCR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][19]" title="MAIN[3][0][19]">
<a href="#virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD[2]">GT:  RX_LOS_THRESHOLD bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][18]" title="MAIN[3][0][18]">
<a href="#virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD[1]">GT:  RX_LOS_THRESHOLD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT_N-bit-MAIN[3][0][17]" title="MAIN[3][0][17]">
<a href="#virtex2-GIGABIT_N-GT-RX_LOS_THRESHOLD[0]">GT:  RX_LOS_THRESHOLD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/ppc.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex2/gt10.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/ppc.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex2/gt10.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
