INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/new/carry_select_adder_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_select_adder_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/new/carry_select_adder_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_select_adder_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/imports/cdd/lab1/lab1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/imports/lab3/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/imports/lab2/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/imports/lab2/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sim_1/new/top_module_sub_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sub_TB
