
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
Nitro-SoC> # config_timing -cpus $MGC_cpus
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 5393 movable and 138 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 166   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Sun Jan 1 15:54:23 2023)

Congestion ratio stats: min = 0.04, max = 0.54, mean = 0.33 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '6226' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sun Jan 1 15:54:23 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
info Found 5393 movable and 138 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
RRT info: Set routing priority of '11' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Jan 1 15:54:23 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 315M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 11
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (11) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Sun Jan 1 15:54:23 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   26 with    104 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 11   | 149  | 
|-------------------+------+------|
| To be routed :    | 11   | 149  | 
|-------------------+------+------|
|   - signal        | 11   | 149  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 11   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 6    | 
|-----------------------+------|
|   - clock + NDR       | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
RRT info: Set routing priority of '11' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Sun Jan 1 15:54:24 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | integrationMult            | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '139' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition integrationMult (started at Sun Jan 1 15:54:24 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4872 of 4872 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1189404 xStep 57000 colHi 21
 yOrig 0 yHi 1190004 yStep 42000 rowHi 29

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  1  CPUs 

info GR11: Skipping net 'mult/i_0/result[23]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[22]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[21]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[20]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[16]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[15]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[14]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[13]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[12]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[11]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[10]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[8]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[7]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[6]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[4]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[3]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[63]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[62]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[60]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[58]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[56]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[54]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[53]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[51]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[49]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[48]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[46]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[45]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[44]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[43]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[42]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[38]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[37]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[36]' status: 'gr_small'
info GR11: Skipping net 'outA/n_25' status: 'gr_small'
info GR11: Skipping net 'outA/n_24' status: 'gr_small'
info GR11: Skipping net 'outA/n_23' status: 'gr_small'
info GR11: Skipping net 'outA/n_22' status: 'gr_small'
info GR11: Skipping net 'outA/n_21' status: 'gr_small'
info GR11: Skipping net 'outA/n_20' status: 'gr_small'
info GR11: Skipping net 'outA/n_11' status: 'gr_small'
info GR11: Skipping net 'outA/n_10' status: 'gr_small'
info GR11: Skipping net 'outA/n_9' status: 'gr_small'
info GR11: Skipping net 'outA/n_8' status: 'gr_small'
info GR11: Skipping net 'outA/n_7' status: 'gr_small'
info GR11: Skipping net 'outB/n_1' status: 'gr_small'
info GR11: Skipping net 'outB/n_31' status: 'gr_small'
info GR11: Skipping net 'outB/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_27' status: 'gr_small'
info GR11: Skipping net 'outB/n_26' status: 'gr_small'
info GR11: Skipping net 'outB/n_25' status: 'gr_small'
info GR11: Skipping net 'outB/n_24' status: 'gr_small'
info GR11: Skipping net 'outB/n_23' status: 'gr_small'
info GR11: Skipping net 'outB/n_22' status: 'gr_small'
info GR11: Skipping net 'outB/n_20' status: 'gr_small'
info GR11: Skipping net 'outB/n_19' status: 'gr_small'
info GR11: Skipping net 'outB/n_17' status: 'gr_small'
info GR11: Skipping net 'outB/n_16' status: 'gr_small'
info GR11: Skipping net 'outB/n_15' status: 'gr_small'
info GR11: Skipping net 'outB/n_14' status: 'gr_small'
info GR11: Skipping net 'outB/n_13' status: 'gr_small'
info GR11: Skipping net 'outB/n_12' status: 'gr_small'
info GR11: Skipping net 'outB/n_11' status: 'gr_small'
info GR11: Skipping net 'outB/n_10' status: 'gr_small'
info GR11: Skipping net 'outB/n_9' status: 'gr_small'
info GR11: Skipping net 'outB/n_8' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n192' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n186' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n184' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n180' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n178' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n176' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n174' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n172' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n170' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n168' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n166' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n164' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n162' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n156' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n154' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n148' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n146' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n144' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n140' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n136' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n134' status: 'gr_small'
info GR11: Skipping net 'regB/drc_ipo_n132' status: 'gr_small'
info GR11: Skipping net 'regB/n_1' status: 'gr_small'
info GR11: Skipping net 'regB/n_32' status: 'gr_small'
info GR11: Skipping net 'regB/n_31' status: 'gr_small'
info GR11: Skipping net 'regB/n_25' status: 'gr_small'
info GR11: Skipping net 'regB/n_23' status: 'gr_small'
info GR11: Skipping net 'regB/n_16' status: 'gr_small'
info GR11: Skipping net 'regB/n_14' status: 'gr_small'
info GR11: Skipping net 'regB/n_13' status: 'gr_small'
info GR11: Skipping net 'regB/n_12' status: 'gr_small'
info GR11: Skipping net 'regB/n_11' status: 'gr_small'
info GR11: Skipping net 'regB/n_9' status: 'gr_small'
info GR11: Skipping net 'regB/n_5' status: 'gr_small'
Built 3433 nets   (0 seconds elapsed)

Will perform 'repair' routing on 74 nets: 
         74 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 74 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Sun Jan 1 15:54:24 2023
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+------------+----------+-------------|
|                | X           | Y          | Via      | Total       | 
|----------------+-------------+------------+----------+-------------|
| Edge Count     | 2320        | 2352       | 4263     | 8935        | 
|----------------+-------------+------------+----------+-------------|
| Overflow Edges | 0           | 0          | 0        | 0           | 
|----------------+-------------+------------+----------+-------------|
| Overflow as %  | 0           | 0          | 0        | 0           | 
|----------------+-------------+------------+----------+-------------|
| Worst          | 0.666667    | 1          | 0.513514 | 1           | 
|----------------+-------------+------------+----------+-------------|
| Average        | 0.145747    | 0.323137   | 0.084496 | 0.11666     | 
|----------------+-------------+------------+----------+-------------|
| Overflow Nodes | 0           | 0          | -1       | 0           | 
|----------------+-------------+------------+----------+-------------|
| Wire Length    | 2.10467e+08 | 2.2666e+08 | 16829    | 4.37127e+08 | 
----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Sun Jan 1 15:54:24 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 43.71  | 0.46   | 15.14  | 18.68  | 7.52   | 1.91   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.05   | 34.64  | 42.73  | 17.21  | 4.37   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 7.01   | 0.08   | 2.79   | 2.48   | 1.47   | 0.19   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 16.83  | 8.78   | 5.60   | 2.08   | 0.37   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 52.14  | 33.26  | 12.38  | 2.22   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Sun Jan 1 15:54:24 2023)

Congestion ratio stats: min = 0.04, max = 0.54, mean = 0.33 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 2793) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 18659 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 1 sec (CPU time: 1 sec; MEM: RSS - 317M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:54:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:54:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 320M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7020 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:54:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:54:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7020 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
------------------------------------------------------------------
| Property Name                | Property Value  | Property Type | 
|------------------------------+-----------------+---------------|
| name                         | sda root        | string        | 
|------------------------------+-----------------+---------------|
| top_hier                     | integrationMult | string        | 
|------------------------------+-----------------+---------------|
| auto_ideal_fanout_threshold* | 1024            | int           | 
|------------------------------+-----------------+---------------|
| mv_is_enabled*               | false           | bool          | 
|------------------------------+-----------------+---------------|
| mxdb.design_state.netlist*   | false           | bool          | 
------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
RRT info: Retrieving global routing info...
---------------------------------------------------------------
|                        | tr_opt_init                        | 
|------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                            | 
|------------------------+------------------------------------|
| cpu_time  (min)        | 0.000673611111111111d 00.0h 00.0m  | 
|------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 
|------------------------+------------------------------------|
| logic_utilization  (%) | 52.99                              | 
|------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| setup_viols            | 0                                  | 
|------------------------+------------------------------------|
| hold_viols             | 0                                  | 
|------------------------+------------------------------------|
| slew_viols             | 0                                  | 
|------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| overflow_edges         | 0                                  | 
|------------------------+------------------------------------|
| overflow_nodes         | 0                                  | 
|------------------------+------------------------------------|
| wire_len_total  (mm)   | 43.7                               | 
|------------------------+------------------------------------|
| via_count_total        | 16829                              | 
---------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1189400 1190000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.336029 min: 0.000000 avg: 0.185345
info metal2 layer density max: 0.063068 min: 0.000000 avg: 0.007436
info metal3 layer density max: 0.051965 min: 0.000000 avg: 0.007282
info metal4 layer density max: 0.020800 min: 0.000000 avg: 0.009764
info metal5 layer density max: 0.015600 min: 0.000000 avg: 0.009680
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.199598
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 18659 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 326M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Sun Jan 1 15:54:27 2023)
Starting route_track for technology class A
Settings initialization ...
----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 6239 | 17985 | 
|-----------------------+------+-------|
| To be routed :        | 6226 | 17832 | 
|-----------------------+------+-------|
|   - signal            | 6226 | 17832 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 153   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 149   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 3359 | 
|-----------------------+------|
|   - no any wires      | 2867 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   26 with     87 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 93 core library pins:
 Ideal   :    93 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 29 rows x 21 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 6226 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 626X x 850Y
M2:   vertical grid 626X x 850Y
M3: horizontal grid 1027X x 850Y
M4:   vertical grid 424X x 850Y
M5: horizontal grid 424X x 425Y
M6:   vertical grid 424X x 552Y
M7: horizontal grid 551X x 149Y
M8:   vertical grid 149X x 149Y
M9: horizontal grid 149X x 74Y
M10:   vertical grid 74X x 74Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 640
Fixed net vias 44105
Core cells 5531
Core cells with unique orientation 84: pin objects 1112, obstructions 523
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 3359 nets with global routing
Detected 2867 nets without any routing
Detected 7011 wires, 16829 vias
Detected 17832 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed     9807 of    28823 tested segments in   155 channels. Unresolved    11236 violations and      215 notes
1.001 Changed     7573 of    23376 tested segments in   230 channels. Unresolved     8679 violations and      466 notes
1.002 Changed     7003 of    19901 tested segments in   264 channels. Unresolved     7525 violations and      447 notes
1.003 Changed     6520 of    18264 tested segments in   271 channels. Unresolved     6842 violations and      434 notes
1.004 Changed     6189 of    17114 tested segments in   264 channels. Unresolved     6515 violations and      423 notes
1.005 Changed     5718 of    15955 tested segments in   269 channels. Unresolved     5926 violations and      389 notes
1.006 Changed     5647 of    15337 tested segments in   263 channels. Unresolved     5573 violations and      385 notes
1.007 Changed     5230 of    14633 tested segments in   265 channels. Unresolved     5269 violations and      352 notes
1.008 Changed     5197 of    14282 tested segments in   262 channels. Unresolved     5115 violations and      364 notes
1.009 Changed     4860 of    13586 tested segments in   248 channels. Unresolved     4787 violations and      399 notes
1.010 Changed     4552 of    12793 tested segments in   242 channels. Unresolved     4322 violations and      465 notes
1.011 Changed     4033 of    11967 tested segments in   256 channels. Unresolved     3781 violations and      613 notes
1.012 Changed     3405 of    10832 tested segments in   256 channels. Unresolved     3188 violations and      777 notes
1.013 Changed     2912 of     9458 tested segments in   245 channels. Unresolved     2591 violations and      943 notes
1.014 Changed     2400 of     8033 tested segments in   228 channels. Unresolved     2212 violations and     1094 notes
1.015 Changed     1951 of     6684 tested segments in   229 channels. Unresolved     1732 violations and     1289 notes
1.016 Changed     1497 of     5424 tested segments in   216 channels. Unresolved     1307 violations and     1435 notes
1.017 Changed     1226 of     4320 tested segments in   215 channels. Unresolved     1083 violations and     1529 notes
1.018 Changed     1048 of     3584 tested segments in   214 channels. Unresolved      861 violations and     1609 notes
1.019 Changed      840 of     2946 tested segments in   204 channels. Unresolved      687 violations and     1687 notes
1.020 Changed      705 of     2438 tested segments in   195 channels. Unresolved      530 violations and     1753 notes
1.021 Changed      569 of     1953 tested segments in   174 channels. Unresolved      447 violations and     1767 notes
1.022 Changed      506 of     1637 tested segments in   173 channels. Unresolved      385 violations and     1789 notes
1.023 Changed      444 of     1430 tested segments in   182 channels. Unresolved      331 violations and     1808 notes
1.024 Changed      366 of     1255 tested segments in   172 channels. Unresolved      265 violations and     1837 notes
1.025 Changed      327 of     1104 tested segments in   155 channels. Unresolved      234 violations and     1848 notes
1.026 Changed      286 of      920 tested segments in   145 channels. Unresolved      195 violations and     1863 notes
1.027 Changed      237 of      775 tested segments in   131 channels. Unresolved      179 violations and     1876 notes
1.028 Changed      218 of      705 tested segments in   133 channels. Unresolved      161 violations and     1877 notes
1.029 Changed      176 of      595 tested segments in   120 channels. Unresolved      148 violations and     1879 notes
1.030 Changed      163 of      512 tested segments in   114 channels. Unresolved      134 violations and     1889 notes
1.031 Changed      141 of      470 tested segments in   108 channels. Unresolved      132 violations and     1892 notes
1.032 Changed      111 of      392 tested segments in   106 channels. Unresolved      119 violations and     1899 notes
1.033 Changed       81 of      304 tested segments in    93 channels. Unresolved      123 violations and     1908 notes
1.034 Changed       69 of      252 tested segments in    88 channels. Unresolved      126 violations and     1909 notes
1.035 Changed       56 of      179 tested segments in    58 channels. Unresolved      114 violations and     1922 notes
1.036 Changed       37 of      118 tested segments in    54 channels. Unresolved      108 violations and     1927 notes
1.037 Changed       35 of      102 tested segments in    48 channels. Unresolved      104 violations and     1929 notes
1.038 Changed       22 of       88 tested segments in    43 channels. Unresolved       96 violations and     1935 notes
1.039 Changed       11 of       53 tested segments in    34 channels. Unresolved       95 violations and     1940 notes
1.040 Changed       11 of       35 tested segments in    23 channels. Unresolved       95 violations and     1940 notes
1.041 Changed       10 of       38 tested segments in    23 channels. Unresolved       93 violations and     1942 notes
1.042 Changed        7 of       35 tested segments in    23 channels. Unresolved       97 violations and     1942 notes
1.043 Changed        8 of       28 tested segments in    15 channels. Unresolved       92 violations and     1943 notes
1.044 Changed        6 of       27 tested segments in    16 channels. Unresolved       91 violations and     1942 notes
1.045 Changed        5 of       18 tested segments in    13 channels. Unresolved       90 violations and     1943 notes
1.046 Changed        5 of       17 tested segments in    13 channels. Unresolved       90 violations and     1942 notes
1.047 Changed        4 of       17 tested segments in    12 channels. Unresolved       90 violations and     1943 notes
1.048 Changed        3 of       13 tested segments in     9 channels. Unresolved       90 violations and     1944 notes
1.049 Changed        2 of       11 tested segments in     8 channels. Unresolved       90 violations and     1943 notes
1.050 Changed        3 of       12 tested segments in     8 channels. Unresolved       90 violations and     1943 notes
1.051 Changed        1 of        6 tested segments in     5 channels. Unresolved       90 violations and     1943 notes
1.052 Changed        0 of        5 tested segments in     4 channels. Unresolved       90 violations and     1943 notes
1.053 Changed        0 of        4 tested segments in     3 channels. Unresolved       90 violations and     1943 notes
1.054 Changed        0 of        4 tested segments in     3 channels. Unresolved       90 violations and     1943 notes
1.055 Changed        0 of        4 tested segments in     3 channels. Unresolved       90 violations and     1943 notes
1.056 Changed        0 of        4 tested segments in     3 channels. Unresolved       90 violations and     1943 notes
1.057 Changed        0 of        3 tested segments in     2 channels. Unresolved       90 violations and     1943 notes
1.058 Changed        0 of        0 tested segments in     0 channels. Unresolved       90 violations and     1943 notes
Result=end(begin): viols=90(11236), notes=1943(215)
Cpu time: 00:02:31, Elapsed time: 00:02:38, Memory: 1.7G

Run(2) ...
2.000 Changed      740 of    31366 tested segments in   314 channels. Unresolved       93 violations and     1869 notes
2.001 Changed      492 of     2930 tested segments in   273 channels. Unresolved      102 violations and     1751 notes
2.002 Changed      540 of     2350 tested segments in   243 channels. Unresolved      101 violations and     1678 notes
2.003 Changed      415 of     1149 tested segments in   222 channels. Unresolved      103 violations and     1670 notes
2.004 Changed      225 of      872 tested segments in   210 channels. Unresolved       96 violations and     1653 notes
2.005 Changed      222 of      683 tested segments in   196 channels. Unresolved       94 violations and     1651 notes
2.006 Changed      159 of      542 tested segments in   170 channels. Unresolved       80 violations and     1638 notes
2.007 Changed      125 of      404 tested segments in   156 channels. Unresolved       72 violations and     1628 notes
2.008 Changed       99 of      346 tested segments in   148 channels. Unresolved       71 violations and     1619 notes
2.009 Changed       87 of      304 tested segments in   129 channels. Unresolved       67 violations and     1609 notes
2.010 Changed       60 of      275 tested segments in   127 channels. Unresolved       66 violations and     1602 notes
2.011 Changed       79 of      254 tested segments in   113 channels. Unresolved       64 violations and     1605 notes
2.012 Changed       62 of      272 tested segments in   122 channels. Unresolved       62 violations and     1605 notes
2.013 Changed       86 of      264 tested segments in   115 channels. Unresolved       64 violations and     1604 notes
2.014 Changed       66 of      282 tested segments in   121 channels. Unresolved       63 violations and     1595 notes
2.015 Changed       65 of      247 tested segments in   107 channels. Unresolved       63 violations and     1594 notes
2.016 Changed       52 of      230 tested segments in   110 channels. Unresolved       63 violations and     1591 notes
2.017 Changed       51 of      199 tested segments in    91 channels. Unresolved       61 violations and     1589 notes
2.018 Changed       52 of      221 tested segments in    96 channels. Unresolved       66 violations and     1590 notes
2.019 Changed       59 of      222 tested segments in    97 channels. Unresolved       66 violations and     1594 notes
2.020 Changed       45 of      215 tested segments in    95 channels. Unresolved       58 violations and     1598 notes
2.021 Changed       50 of      202 tested segments in    93 channels. Unresolved       57 violations and     1600 notes
2.022 Changed       36 of      185 tested segments in    92 channels. Unresolved       55 violations and     1600 notes
2.023 Changed       44 of      184 tested segments in    89 channels. Unresolved       54 violations and     1598 notes
2.024 Changed       35 of      168 tested segments in    84 channels. Unresolved       54 violations and     1597 notes
2.025 Changed       37 of      164 tested segments in    84 channels. Unresolved       54 violations and     1596 notes
2.026 Changed       25 of      158 tested segments in    79 channels. Unresolved       55 violations and     1598 notes
2.027 Changed       41 of      150 tested segments in    77 channels. Unresolved       55 violations and     1599 notes
2.028 Changed       45 of      168 tested segments in    78 channels. Unresolved       50 violations and     1603 notes
2.029 Changed       38 of      168 tested segments in    77 channels. Unresolved       50 violations and     1603 notes
2.030 Changed       21 of      148 tested segments in    80 channels. Unresolved       48 violations and     1600 notes
2.031 Changed       22 of      113 tested segments in    59 channels. Unresolved       50 violations and     1601 notes
2.032 Changed       15 of      108 tested segments in    57 channels. Unresolved       51 violations and     1601 notes
2.033 Changed       26 of      102 tested segments in    54 channels. Unresolved       51 violations and     1601 notes
2.034 Changed        6 of      110 tested segments in    58 channels. Unresolved       49 violations and     1602 notes
2.035 Changed        2 of       36 tested segments in    20 channels. Unresolved       50 violations and     1601 notes
2.036 Changed        2 of       27 tested segments in    15 channels. Unresolved       49 violations and     1601 notes
2.037 Changed        3 of       26 tested segments in    13 channels. Unresolved       50 violations and     1601 notes
2.038 Changed        0 of       14 tested segments in     9 channels. Unresolved       50 violations and     1602 notes
2.039 Changed        2 of       10 tested segments in     6 channels. Unresolved       50 violations and     1602 notes
2.040 Changed        2 of       15 tested segments in     9 channels. Unresolved       52 violations and     1602 notes
2.041 Changed        0 of        8 tested segments in     5 channels. Unresolved       52 violations and     1602 notes
2.042 Changed        1 of        4 tested segments in     3 channels. Unresolved       52 violations and     1602 notes
2.043 Changed        0 of        5 tested segments in     4 channels. Unresolved       52 violations and     1602 notes
2.044 Changed        0 of        1 tested segments in     1 channels. Unresolved       52 violations and     1602 notes
2.045 Changed        0 of        0 tested segments in     0 channels. Unresolved       52 violations and     1602 notes
Result=end(begin): viols=52(93), notes=1602(1869)
Cpu time: 00:00:23, Elapsed time: 00:00:25, Memory: 1.7G

Write routing ...
M1: 17794 vias and 1504 wires with length 0.838 (0.017 in non-prefer direction)
M2: 23397 vias and 19359 wires with length 23.786 (0.194 in non-prefer direction)
M3: 4799 vias and 15333 wires with length 22.557 (0.174 in non-prefer direction)
M4: 2215 vias and 2969 wires with length 3.406 (0.091 in non-prefer direction)
M5: 701 vias and 1305 wires with length 6.902 (0.036 in non-prefer direction)
M6: 577 vias and 208 wires with length 0.436 (0.000 in non-prefer direction)
M7: 438 vias and 602 wires with length 0.609 (0.232 in non-prefer direction)
M8: 0 vias and 258 wires with length 1.593 (0.018 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 49921 vias and 41538 wires with length 60.127 (0.763 in non-prefer direction)

Total 52 violated segments:
Viol: Stat short - 18
Viol: Stat spacing - 11
Viol: Twist short - 4
Viol: Diffnet short - 8
Viol: Diffnet spacing - 1
Viol: Samenet spacing - 10

Total 1602 notes:
Note: Wire in port - 1
Note: Offgrid - 1001
Note: Fork - 8
Note: Split - 109
Note: Fat merge - 2
Note: Segment orientation - 481

Info: Via overhang - 42
info UI33: performed track routing for 3 min 3 sec (CPU time: 2 min 55 sec; MEM: RSS - 342M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 342M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 7 sec (CPU time: 7 sec; MEM: RSS - 354M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:39 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:39 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7480 | 0.0000 | 0       | 0.0660 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   26 with     87 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 6239 | 17985 | 
|-----------------------+------+-------|
| To be routed :        | 6226 | 17832 | 
|-----------------------+------+-------|
|   - signal            | 6226 | 17832 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 153   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 149   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6226 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1189400 1190000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.338543 min: 0.000000 avg: 0.188904
info metal2 layer density max: 0.226945 min: 0.000000 avg: 0.108747
info metal3 layer density max: 0.257567 min: 0.000000 avg: 0.104745
info metal4 layer density max: 0.146271 min: 0.000000 avg: 0.037208
info metal5 layer density max: 0.239324 min: 0.000000 avg: 0.064335
info metal6 layer density max: 0.323714 min: 0.000000 avg: 0.203520
info metal7 layer density max: 0.054305 min: 0.000000 avg: 0.011602
info metal8 layer density max: 0.147670 min: 0.000000 avg: 0.032089
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:40 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:40 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 355M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7480 | 0.0000 | 0       | 0.0660 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | 
|------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                            | 00h 03m                            | 
|------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.000673611111111111d 00.0h 00.0m  | 0.001972222222222222d 00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                               | 
|------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 52.99                              | 52.99                              | 
|------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                    | 
|------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                    | 
|------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 43.7                               | 61.3                               | 
|------------------------+------------------------------------+------------------------------------|
| via_count_total        | 16829                              | 50346                              | 
----------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 23
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 144 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |================================= 23
3.07216 | 0
6.14433 | 0
9.21649 | 0
12.2887 | 0
15.3608 | 0
18.433  | 0
21.5052 | 0
24.5773 | 0
27.6495 | 0
30.7216 | 0
33.7938 | 0
36.866  | 0
39.9381 | 0
43.0103 |= 1
46.0825 |============== 10
49.1546 |================================================= 34
52.2268 |==================================================================== 47
55.299  |================================= 23
58.3711 |======== 6
61.4433 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Jan 1 15:57:41 2023)
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:41 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.57                | 52.99           | 
| Buffers, Inverters | 674.044                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Jan 1 15:57:41 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

WNS:0 TNS:0 TNDD:-2345.0 WHS:0 THS:0 THDD:-741.0 SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-2345.0 WHS:0 THS:0 THDD:-741.0 SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:41 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.57                | 52.99           | 
| Buffers, Inverters | 674.044                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0 | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 05m                           | 00h 03m                           | 00h 00m      | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.000673611111111111d 00.0h00.0m  | 0.001972222222222222d 00.0h00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1184                              | 1184                              | 1184         | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 52.99                             | 52.99                             | 52.99        | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| setup_viols            | 0                                 | 0                                 | 0            | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                 | 0                                 | 0            | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| slew_viols             | 0                                 | 0                                 | 0            | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| overflow_edges         | 0                                 |                                   |              | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 0                                 |                                   |              | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 43.7                              | 61.3                              | 61.3         | 
|------------------------+-----------------------------------+-----------------------------------+--------------|
| via_count_total        | 16829                             | 50346                             | 50346        | 
-----------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Jan 1 15:57:41 2023)
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:41 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.57                | 52.99           | 
| Buffers, Inverters | 674.044                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Jan 1 15:57:41 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

WNS:0 TNS:0 TNDD:-2345.0 WHS:0 THS:0 THDD:-741.0 SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-2345.0 WHS:0 THS:0 THDD:-741.0 SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:41 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.57                | 52.99           | 
| Buffers, Inverters | 674.044                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0                       | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                           | 00h 03m                           | 00h 00m      | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.000673611111111111d00.0h 00.0m  | 0.001972222222222222d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1184                              | 1184                              | 1184         | 1184                               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 52.99                             | 52.99                             | 52.99        | 52.99                              | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                 | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                 | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| slew_viols             | 0                                 | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                 |                                   |              |                                    | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                 |                                   |              |                                    | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 43.7                              | 61.3                              | 61.3         | 61.3                               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| via_count_total        | 16829                             | 50346                             | 50346        | 50346                              | 
------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 2087456
info LP: The total power for corner_0_0 corner: 2087456
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sun Jan 1 15:57:42 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   972903 |    946351 |  | 1919253 |  168203 |  | 2087456 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   972903 |    736968 |  | 1709870 |  168203 |  | 1878073 |   89.97 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    26355 |      5213 |  |   31568 |     702 |  |   32269 |    1.55 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   946547 |    731755 |  | 1678302 |  167501 |  | 1845804 |   88.42 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   756944 |    709147 |  | 1466091 |  157506 |  | 1623598 |   77.78 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   189447 |     22608 |  |  212055 |    9995 |  |  222050 |   10.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    209383 |  |  209383 |         |  |  209383 |   10.03 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     15177 |  |   15177 |         |  |   15177 |    0.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     12084 |  |   12084 |         |  |   12084 |    0.58 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    194206 |  |  194206 |         |  |  194206 |    9.30 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Jan 1 15:57:42 2023)
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:42 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.57                | 52.99           | 
| Buffers, Inverters | 674.044                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Jan 1 15:57:42 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

WNS:0 TNS:0 TNDD:-2345.0 WHS:0 THS:0 THDD:-741.0 SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

info OPT10: optimized 32 targets
SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

info OPT9: total 32 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info OPT6: cpu [0h:0m:0s] memory [1g:667m:88k]
SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

info OPT10: optimized 32 targets
SLEW:0 CAP:0.0 LEAKAGE:0.168203 DYNAMIC:1.919253 AREA:7195.57

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.919583 AREA:7195.03

info OPT9: total 34 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info OPT6: cpu [0h:0m:0s] memory [1g:667m:88k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M)
WNS:0 TNS:0 TNDD:-2557.0 WHS:0 THS:0 THDD:-907.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.919583 AREA:7195.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:43 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sun Jan 1 15:57:43 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   973326 |    946257 |  | 1919583 |  168174 |  | 2087757 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   973326 |    736874 |  | 1710200 |  168174 |  | 1878374 |   89.97 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    26355 |      5213 |  |   31568 |     702 |  |   32269 |    1.55 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   946971 |    731661 |  | 1678632 |  167473 |  | 1846104 |   88.43 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   757379 |    709053 |  | 1466432 |  157478 |  | 1623910 |   77.78 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   189438 |     22608 |  |  212046 |    9995 |  |  222041 |   10.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    209383 |  |  209383 |         |  |  209383 |   10.03 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     15177 |  |   15177 |         |  |   15177 |    0.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     12084 |  |   12084 |         |  |   12084 |    0.58 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    194206 |  |  194206 |         |  |  194206 |    9.30 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:43 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                           | 00h 03m                           | 00h 00m      | 00h 00m                            | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.000673611111111111d00.0h 00.0m  | 0.001972222222222222d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                              | 1184                              | 1184         | 1184                               | 1184                               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 52.99                             | 52.99                             | 52.99        | 52.99                              | 52.99                              | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                 |                                   |              |                                    |                                    | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                 |                                   |              |                                    |                                    | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 43.7                              | 61.3                              | 61.3         | 61.3                               | 61.3                               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| via_count_total        | 16829                             | 50346                             | 50346        | 50346                              | 50346                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Jan 1 15:57:43 2023)
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:43 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Jan 1 15:57:43 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

WNS:0 TNS:0 TNDD:-2557.0 WHS:0 THS:0 THDD:-907.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.919583 AREA:7195.03

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-2557.0 WHS:0 THS:0 THDD:-907.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.919583 AREA:7195.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:43 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0 | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 05m                           | 00h 03m                           | 00h 00m      | 00h 00m                            | 00h 00m                            | 00h 00m      | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.000673611111111111d00.0h 00.0m  | 0.001972222222222222d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1184                              | 1184                              | 1184         | 1184                               | 1184                               | 1184         | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 52.99                             | 52.99                             | 52.99        | 52.99                              | 52.99                              | 52.99        | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 0            | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 0            | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| slew_viols             | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 0            | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| overflow_edges         | 0                                 |                                   |              |                                    |                                    |              | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                                 |                                   |              |                                    |                                    |              | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 43.7                              | 61.3                              | 61.3         | 61.3                               | 61.3                               | 61.3         | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| via_count_total        | 16829                             | 50346                             | 50346        | 50346                              | 50346                              | 50346        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Jan 1 15:57:44 2023)
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:44 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Jan 1 15:57:44 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

WNS:0 TNS:0 TNDD:-2557.0 WHS:0 THS:0 THDD:-907.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.919583 AREA:7195.03

WNS:0 TNS:0 TNDD:-2557.0 WHS:0 THS:0 THDD:-907.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.919583 AREA:7195.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:57:44 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0 | tr_opt_hold_0 | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| elapsed_time  (min)    | 00h 05m                           | 00h 03m                           | 00h 00m      | 00h 00m                            | 00h 00m                            | 00h 00m      | 00h 00m       | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| cpu_time  (min)        | 0.000673611111111111d00.0h 00.0m  | 0.001972222222222222d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| heap_memory  (Mb)      | 1184                              | 1184                              | 1184         | 1184                               | 1184                               | 1184         | 1184          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| logic_utilization  (%) | 52.99                             | 52.99                             | 52.99        | 52.99                              | 52.99                              | 52.99        | 52.99         | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| setup_viols            | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 0            | 0             | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| hold_viols             | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 0            | 0             | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| slew_viols             | 0                                 | 0                                 | 0            | 0                                  | 0                                  | 0            | 0             | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| worst_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| total_slew  (ps)       | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| overflow_edges         | 0                                 |                                   |              |                                    |                                    |              |               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| overflow_nodes         | 0                                 |                                   |              |                                    |                                    |              |               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| wire_len_total  (mm)   | 43.7                              | 61.3                              | 61.3         | 61.3                               | 61.3                               | 61.3         | 61.3          | 
|------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+--------------+---------------|
| via_count_total        | 16829                             | 50346                             | 50346        | 50346                              | 50346                              | 50346        | 50346         | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:45 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:45 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7480 | 0.0000 | 0       | 0.0660 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Sun Jan 1 15:57:45 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 5393 movable and 138 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 164 cut rows, with average utilization 50.7835%, utilization with cell bloats 50.7835%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 5393, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 5393                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Jan 1 15:57:45 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 6226       | 2         | 2    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 11         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------
| LVS open distance distribution (nanometers) |
|--------+---------------+-------+------------|
|        | Total: 100.00 | 39.00 | 65.00      | 
|--------+---------------+-------+------------|
| % open | 100           | 50.00 | 50.00      | 
|--------+---------------+-------+------------|
| # open | 2             | 1     | 1          | 
-----------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1189400 1190000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.338543 min: 0.000000 avg: 0.188902
info metal2 layer density max: 0.226945 min: 0.000000 avg: 0.108747
info metal3 layer density max: 0.257567 min: 0.000000 avg: 0.104745
info metal4 layer density max: 0.146271 min: 0.000000 avg: 0.037208
info metal5 layer density max: 0.239324 min: 0.000000 avg: 0.064335
info metal6 layer density max: 0.323714 min: 0.000000 avg: 0.203520
info metal7 layer density max: 0.054305 min: 0.000000 avg: 0.011602
info metal8 layer density max: 0.147670 min: 0.000000 avg: 0.032089
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:46 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:57:46 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7480 | 0.0000 | 0       | 0.0660 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 18659 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 359M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Sun Jan 1 15:57:46 2023)
Starting route_track for technology class A
Settings initialization ...
----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 6239 | 17985 | 
|-----------------------+------+-------|
| To be routed :        | 6226 | 17832 | 
|-----------------------+------+-------|
|   - signal            | 6226 | 17832 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 153   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 149   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6226 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 6226 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   25 with    100 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 91 core library pins:
 Ideal   :    91 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 29 rows x 21 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 6226 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 626X x 850Y
M2:   vertical grid 626X x 850Y
M3: horizontal grid 1027X x 850Y
M4:   vertical grid 424X x 850Y
M5: horizontal grid 424X x 425Y
M6:   vertical grid 424X x 552Y
M7: horizontal grid 551X x 149Y
M8:   vertical grid 149X x 149Y
M9: horizontal grid 149X x 74Y
M10:   vertical grid 74X x 74Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 640
Fixed net vias 44105
Core cells 5531
Core cells with unique orientation 82: pin objects 1096, obstructions 523
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 2867 nets with detail routing
Detected 3359 nets with mixed global and detail routing
Detected 48549 wires, 66750 vias
Detected 17832 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed        0 of    43261 tested segments in   344 channels. Unresolved       53 violations and     1592 notes
1.001 Changed        1 of     1684 tested segments in   222 channels. Unresolved       52 violations and     1592 notes
1.002 Changed        1 of       95 tested segments in    46 channels. Unresolved       52 violations and     1585 notes
1.003 Changed       21 of       98 tested segments in    46 channels. Unresolved       45 violations and     1585 notes
1.004 Changed       18 of       85 tested segments in    45 channels. Unresolved       44 violations and     1585 notes
1.005 Changed       23 of       90 tested segments in    43 channels. Unresolved       51 violations and     1586 notes
1.006 Changed       39 of      123 tested segments in    51 channels. Unresolved       66 violations and     1586 notes
1.007 Changed       36 of      150 tested segments in    54 channels. Unresolved       71 violations and     1585 notes
1.008 Changed       40 of      135 tested segments in    50 channels. Unresolved       61 violations and     1587 notes
1.009 Changed       36 of      135 tested segments in    54 channels. Unresolved       74 violations and     1583 notes
1.010 Changed       46 of      156 tested segments in    56 channels. Unresolved       68 violations and     1585 notes
1.011 Changed       37 of      147 tested segments in    57 channels. Unresolved       65 violations and     1587 notes
1.012 Changed       37 of      145 tested segments in    55 channels. Unresolved       79 violations and     1582 notes
1.013 Changed       33 of      149 tested segments in    52 channels. Unresolved       72 violations and     1583 notes
1.014 Changed       39 of      152 tested segments in    52 channels. Unresolved       68 violations and     1586 notes
1.015 Changed       33 of      126 tested segments in    46 channels. Unresolved       58 violations and     1587 notes
1.016 Changed       43 of      121 tested segments in    48 channels. Unresolved       58 violations and     1588 notes
1.017 Changed       31 of      137 tested segments in    55 channels. Unresolved       62 violations and     1587 notes
1.018 Changed       33 of      126 tested segments in    49 channels. Unresolved       57 violations and     1588 notes
1.019 Changed       30 of      127 tested segments in    50 channels. Unresolved       62 violations and     1585 notes
1.020 Changed       35 of      123 tested segments in    48 channels. Unresolved       65 violations and     1582 notes
1.021 Changed       28 of      137 tested segments in    55 channels. Unresolved       63 violations and     1586 notes
1.022 Changed       35 of      127 tested segments in    51 channels. Unresolved       60 violations and     1585 notes
1.023 Changed       24 of      128 tested segments in    54 channels. Unresolved       59 violations and     1583 notes
1.024 Changed       34 of      137 tested segments in    51 channels. Unresolved       63 violations and     1582 notes
1.025 Changed       23 of      150 tested segments in    56 channels. Unresolved       70 violations and     1582 notes
1.026 Changed       38 of      164 tested segments in    59 channels. Unresolved       68 violations and     1588 notes
1.027 Changed       22 of      150 tested segments in    55 channels. Unresolved       59 violations and     1588 notes
1.028 Changed       30 of      120 tested segments in    48 channels. Unresolved       56 violations and     1588 notes
1.029 Changed       15 of      114 tested segments in    46 channels. Unresolved       58 violations and     1588 notes
1.030 Changed       29 of      123 tested segments in    50 channels. Unresolved       53 violations and     1590 notes
1.031 Changed       18 of      117 tested segments in    45 channels. Unresolved       56 violations and     1591 notes
1.032 Changed       24 of      115 tested segments in    49 channels. Unresolved       61 violations and     1592 notes
1.033 Changed       14 of      113 tested segments in    48 channels. Unresolved       58 violations and     1591 notes
1.034 Changed       10 of       86 tested segments in    47 channels. Unresolved       51 violations and     1593 notes
1.035 Changed        7 of       51 tested segments in    33 channels. Unresolved       48 violations and     1596 notes
1.036 Changed        7 of       24 tested segments in    18 channels. Unresolved       46 violations and     1599 notes
1.037 Changed        4 of       20 tested segments in    13 channels. Unresolved       46 violations and     1599 notes
1.038 Changed        2 of       13 tested segments in    11 channels. Unresolved       46 violations and     1599 notes
1.039 Changed        2 of       10 tested segments in     8 channels. Unresolved       46 violations and     1599 notes
1.040 Changed        0 of       10 tested segments in     7 channels. Unresolved       46 violations and     1599 notes
1.041 Changed        0 of        4 tested segments in     3 channels. Unresolved       46 violations and     1599 notes
1.042 Changed        1 of        3 tested segments in     3 channels. Unresolved       46 violations and     1599 notes
1.043 Changed        1 of        3 tested segments in     3 channels. Unresolved       46 violations and     1599 notes
1.044 Changed        0 of        1 tested segments in     1 channels. Unresolved       46 violations and     1599 notes
1.045 Changed        0 of        0 tested segments in     0 channels. Unresolved       46 violations and     1599 notes
Result=end(begin): viols=46(53), notes=1599(1592)
Cpu time: 00:00:08, Elapsed time: 00:00:08, Memory: 1.7G

Run(2) ...
2.000 Changed       18 of     2612 tested segments in   236 channels. Unresolved       45 violations and     1601 notes
2.001 Changed       28 of     1679 tested segments in   222 channels. Unresolved       44 violations and     1603 notes
2.002 Changed       16 of     1687 tested segments in   224 channels. Unresolved       44 violations and     1598 notes
2.003 Changed       24 of       87 tested segments in    41 channels. Unresolved       45 violations and     1596 notes
2.004 Changed       23 of       90 tested segments in    42 channels. Unresolved       40 violations and     1596 notes
2.005 Changed       37 of      104 tested segments in    48 channels. Unresolved       47 violations and     1596 notes
2.006 Changed       28 of       92 tested segments in    44 channels. Unresolved       44 violations and     1597 notes
2.007 Changed       32 of       90 tested segments in    45 channels. Unresolved       44 violations and     1596 notes
2.008 Changed       27 of       89 tested segments in    44 channels. Unresolved       46 violations and     1596 notes
2.009 Changed       25 of       80 tested segments in    42 channels. Unresolved       42 violations and     1595 notes
2.010 Changed       17 of       75 tested segments in    40 channels. Unresolved       42 violations and     1593 notes
2.011 Changed       19 of       78 tested segments in    41 channels. Unresolved       43 violations and     1592 notes
2.012 Changed       18 of       73 tested segments in    39 channels. Unresolved       42 violations and     1592 notes
2.013 Changed       28 of       92 tested segments in    44 channels. Unresolved       43 violations and     1592 notes
2.014 Changed       21 of       86 tested segments in    40 channels. Unresolved       42 violations and     1592 notes
2.015 Changed       32 of       86 tested segments in    42 channels. Unresolved       42 violations and     1592 notes
2.016 Changed       22 of       94 tested segments in    40 channels. Unresolved       45 violations and     1591 notes
2.017 Changed       24 of       83 tested segments in    38 channels. Unresolved       43 violations and     1591 notes
2.018 Changed       21 of       85 tested segments in    40 channels. Unresolved       43 violations and     1591 notes
2.019 Changed       23 of       91 tested segments in    41 channels. Unresolved       47 violations and     1591 notes
2.020 Changed       16 of       86 tested segments in    40 channels. Unresolved       47 violations and     1591 notes
2.021 Changed       21 of       92 tested segments in    43 channels. Unresolved       47 violations and     1591 notes
2.022 Changed       14 of       90 tested segments in    41 channels. Unresolved       46 violations and     1591 notes
2.023 Changed       17 of       88 tested segments in    42 channels. Unresolved       46 violations and     1591 notes
2.024 Changed       14 of       84 tested segments in    41 channels. Unresolved       46 violations and     1591 notes
2.025 Changed       15 of       89 tested segments in    42 channels. Unresolved       46 violations and     1591 notes
2.026 Changed       16 of       78 tested segments in    39 channels. Unresolved       45 violations and     1591 notes
2.027 Changed       12 of       90 tested segments in    42 channels. Unresolved       46 violations and     1591 notes
2.028 Changed       18 of       79 tested segments in    39 channels. Unresolved       46 violations and     1591 notes
2.029 Changed       21 of       86 tested segments in    40 channels. Unresolved       46 violations and     1592 notes
2.030 Changed       14 of       83 tested segments in    39 channels. Unresolved       47 violations and     1592 notes
2.031 Changed       13 of       85 tested segments in    43 channels. Unresolved       48 violations and     1592 notes
2.032 Changed       11 of       81 tested segments in    42 channels. Unresolved       44 violations and     1596 notes
2.033 Changed        9 of       70 tested segments in    40 channels. Unresolved       44 violations and     1596 notes
2.034 Changed        3 of       65 tested segments in    38 channels. Unresolved       46 violations and     1596 notes
2.035 Changed        2 of       15 tested segments in     9 channels. Unresolved       46 violations and     1597 notes
2.036 Changed        1 of        8 tested segments in     6 channels. Unresolved       46 violations and     1597 notes
2.037 Changed        2 of        6 tested segments in     4 channels. Unresolved       46 violations and     1597 notes
2.038 Changed        1 of        7 tested segments in     5 channels. Unresolved       46 violations and     1597 notes
2.039 Changed        0 of        4 tested segments in     3 channels. Unresolved       46 violations and     1597 notes
2.040 Changed        0 of        0 tested segments in     0 channels. Unresolved       46 violations and     1597 notes
Result=end(begin): viols=46(45), notes=1597(1601)
Cpu time: 00:00:06, Elapsed time: 00:00:07, Memory: 1.7G

Run(3) ...
3.000 Changed       35 of     2104 tested segments in   235 channels. Unresolved       53 violations and     1591 notes
3.001 Changed       20 of     1675 tested segments in   223 channels. Unresolved       47 violations and     1588 notes
3.002 Changed       22 of     1673 tested segments in   223 channels. Unresolved       41 violations and     1589 notes
3.003 Changed       18 of     1663 tested segments in   223 channels. Unresolved       41 violations and     1587 notes
3.004 Changed       23 of       78 tested segments in    42 channels. Unresolved       41 violations and     1586 notes
3.005 Changed       14 of       71 tested segments in    40 channels. Unresolved       41 violations and     1586 notes
3.006 Changed       19 of       72 tested segments in    38 channels. Unresolved       41 violations and     1586 notes
3.007 Changed       16 of       71 tested segments in    37 channels. Unresolved       41 violations and     1586 notes
3.008 Changed       18 of       70 tested segments in    37 channels. Unresolved       41 violations and     1586 notes
3.009 Changed       14 of       72 tested segments in    39 channels. Unresolved       41 violations and     1587 notes
3.010 Changed       17 of       79 tested segments in    40 channels. Unresolved       41 violations and     1587 notes
3.011 Changed       14 of       81 tested segments in    38 channels. Unresolved       40 violations and     1586 notes
3.012 Changed       18 of       82 tested segments in    42 channels. Unresolved       39 violations and     1586 notes
3.013 Changed       11 of       73 tested segments in    37 channels. Unresolved       39 violations and     1586 notes
3.014 Changed       17 of       75 tested segments in    34 channels. Unresolved       43 violations and     1586 notes
3.015 Changed       20 of       91 tested segments in    41 channels. Unresolved       42 violations and     1586 notes
3.016 Changed       27 of       83 tested segments in    37 channels. Unresolved       45 violations and     1586 notes
3.017 Changed       19 of       93 tested segments in    41 channels. Unresolved       37 violations and     1589 notes
3.018 Changed       25 of       73 tested segments in    36 channels. Unresolved       37 violations and     1590 notes
3.019 Changed       20 of       86 tested segments in    40 channels. Unresolved       35 violations and     1592 notes
3.020 Changed       18 of       69 tested segments in    34 channels. Unresolved       37 violations and     1592 notes
3.021 Changed       20 of       67 tested segments in    34 channels. Unresolved       33 violations and     1592 notes
3.022 Changed       18 of       67 tested segments in    34 channels. Unresolved       33 violations and     1592 notes
3.023 Changed       19 of       69 tested segments in    35 channels. Unresolved       33 violations and     1592 notes
3.024 Changed       20 of       78 tested segments in    37 channels. Unresolved       35 violations and     1594 notes
3.025 Changed       16 of       73 tested segments in    37 channels. Unresolved       34 violations and     1595 notes
3.026 Changed       16 of       70 tested segments in    35 channels. Unresolved       35 violations and     1595 notes
3.027 Changed       15 of       69 tested segments in    35 channels. Unresolved       35 violations and     1595 notes
3.028 Changed       14 of       63 tested segments in    32 channels. Unresolved       35 violations and     1595 notes
3.029 Changed       15 of       67 tested segments in    33 channels. Unresolved       36 violations and     1595 notes
3.030 Changed        9 of       63 tested segments in    34 channels. Unresolved       36 violations and     1595 notes
3.031 Changed       13 of       59 tested segments in    32 channels. Unresolved       36 violations and     1595 notes
3.032 Changed       11 of       56 tested segments in    31 channels. Unresolved       35 violations and     1595 notes
3.033 Changed       11 of       56 tested segments in    30 channels. Unresolved       35 violations and     1595 notes
3.034 Changed        0 of       51 tested segments in    30 channels. Unresolved       36 violations and     1596 notes
3.035 Changed        0 of        1 tested segments in     1 channels. Unresolved       36 violations and     1596 notes
3.036 Changed        0 of        0 tested segments in     0 channels. Unresolved       36 violations and     1596 notes
Result=end(begin): viols=36(53), notes=1596(1591)
Drc convergence rate is 22%
Not enough improvement on this run. Stop.
Cpu time: 00:00:06, Elapsed time: 00:00:06, Memory: 1.7G

Write routing ...
M1: 17797 vias and 1486 wires with length 0.831 (0.019 in non-prefer direction)
M2: 23399 vias and 19368 wires with length 23.784 (0.196 in non-prefer direction)
M3: 4799 vias and 15327 wires with length 22.545 (0.173 in non-prefer direction)
M4: 2221 vias and 2954 wires with length 3.371 (0.091 in non-prefer direction)
M5: 708 vias and 1305 wires with length 6.891 (0.036 in non-prefer direction)
M6: 585 vias and 213 wires with length 0.445 (0.000 in non-prefer direction)
M7: 446 vias and 612 wires with length 0.619 (0.234 in non-prefer direction)
M8: 0 vias and 262 wires with length 1.616 (0.018 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 49955 vias and 41527 wires with length 60.103 (0.766 in non-prefer direction)

Total 36 violated segments:
Viol: Stat short - 17
Viol: Stat spacing - 7
Viol: Diffnet short - 3
Viol: Samenet spacing - 9

Total 1596 notes:
Note: Wire in port - 1
Note: Offgrid - 996
Note: Fork - 9
Note: Split - 111
Note: Segment orientation - 479

Info: Via overhang - 52
info UI33: performed track routing for 21 sec (CPU time: 20 sec; MEM: RSS - 362M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 6 sec (CPU time: 6 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7430 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   25 with    100 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 6239 | 17985 | 
|-----------------------+------+-------|
| To be routed :        | 6226 | 17832 | 
|-----------------------+------+-------|
|   - signal            | 6226 | 17832 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 153   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 149   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6226 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1189400 1190000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.338543 min: 0.000000 avg: 0.188883
info metal2 layer density max: 0.227023 min: 0.000000 avg: 0.108737
info metal3 layer density max: 0.257567 min: 0.000000 avg: 0.104695
info metal4 layer density max: 0.147071 min: 0.000000 avg: 0.036957
info metal5 layer density max: 0.239324 min: 0.000000 avg: 0.064253
info metal6 layer density max: 0.316286 min: 0.000000 avg: 0.203591
info metal7 layer density max: 0.058740 min: 0.000000 avg: 0.011802
info metal8 layer density max: 0.147670 min: 0.000000 avg: 0.032562
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:16 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:16 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7430 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 362M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                      | tr_opt_tr_0                      | tr_opt_drc_0 | tr_opt_tns_0                      | tr_opt_power_0                    | tr_opt_wns_0 | tr_opt_hold_0 | tr_opt_tr_1                        | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                          | 00h 03m                          | 00h 00m      | 00h 00m                           | 00h 00m                           | 00h 00m      | 00h 00m       | 00h 00m                            | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| cpu_time  (min)        | 0.000673611111111111d00.0h 00.0m | 0.001972222222222222d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m    | 0.00031944444444444446d00.0h 00.0m | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| heap_memory  (Mb)      | 1184                             | 1184                             | 1184         | 1184                              | 1184                              | 1184         | 1184          | 1184                               | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| logic_utilization  (%) | 52.99                            | 52.99                            | 52.99        | 52.99                             | 52.99                             | 52.99        | 52.99         | 52.99                              | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| WNS  (ps)              | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0           | 0.0                                | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| TNS  (ns)              | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0           | 0.0                                | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| WHS  (ps)              | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0           | 0.0                                | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| THS  (ns)              | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0           | 0.0                                | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| setup_viols            | 0                                | 0                                | 0            | 0                                 | 0                                 | 0            | 0             | 0                                  | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| hold_viols             | 0                                | 0                                | 0            | 0                                 | 0                                 | 0            | 0             | 0                                  | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| slew_viols             | 0                                | 0                                | 0            | 0                                 | 0                                 | 0            | 0             | 0                                  | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| worst_slew  (ps)       | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0           | 0.0                                | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| total_slew  (ps)       | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0           | 0.0                                | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| overflow_edges         | 0                                |                                  |              |                                   |                                   |              |               |                                    | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| overflow_nodes         | 0                                |                                  |              |                                   |                                   |              |               |                                    | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| wire_len_total  (mm)   | 43.7                             | 61.3                             | 61.3         | 61.3                              | 61.3                              | 61.3         | 61.3          | 61.2                               | 
|------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+---------------+------------------------------------|
| via_count_total        | 16829                            | 50346                            | 50346        | 50346                             | 50346                             | 50346        | 50346         | 50380                              | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition integrationMult (started at Sun Jan 1 15:58:16 2023)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   25 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 6239 | 17985 | 
|-------------------+------+-------|
| To be routed :    | 6238 | 17985 | 
|-------------------+------+-------|
|   - signal        | 6237 | 17981 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6237 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 11   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=5200
Total opens=4 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=12
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (3/3): opens (4->0), viols (12->14)
Result=end(begin): opens=0(4), viols=14(12)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (8/8): viols (14->0)
Result=end(begin): opens=0(0), viols=0(14)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Routing windows accepted: 11 rejected: 0
Finish Final Routing ...

Changed nets: 15 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 15
Number of changed nets: 15

0 nets (0 clocks) have got their timing invalidated
7 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7440 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7440 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   25 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 6239 | 17985 | 
|-----------------------+------+-------|
| To be routed :        | 6226 | 17832 | 
|-----------------------+------+-------|
|   - signal            | 6226 | 17832 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 153   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 149   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6226 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1189400 1190000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.338543 min: 0.000000 avg: 0.188847
info metal2 layer density max: 0.227023 min: 0.000000 avg: 0.108738
info metal3 layer density max: 0.257567 min: 0.000000 avg: 0.104706
info metal4 layer density max: 0.147071 min: 0.000000 avg: 0.036994
info metal5 layer density max: 0.239324 min: 0.000000 avg: 0.064253
info metal6 layer density max: 0.316286 min: 0.000000 avg: 0.203591
info metal7 layer density max: 0.058740 min: 0.000000 avg: 0.011802
info metal8 layer density max: 0.147670 min: 0.000000 avg: 0.032562
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 364M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7440 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Sun Jan 1 15:58:19 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   25 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 6239 | 17985 | 
|-------------------+------+-------|
| To be routed :    | 6238 | 17985 | 
|-------------------+------+-------|
|   - signal        | 6237 | 17981 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6237 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 11   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=7
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (3/3): viols (7->0)
Result=end(begin): opens=0(0), viols=0(7)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Check routing ...

Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 2 rejected: 1
Finish Final Routing ...

Changed nets: 5 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 5
Number of changed nets: 5

0 nets (0 clocks) have got their timing invalidated
4 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 375M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 375M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sun Jan 1 15:58:21 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 375M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sun Jan 1 15:58:31 2023
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 50381 | 17960 | 23642 | 4824  | 2220  | 706   | 583   | 446   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 44257 | 15059 | 20884 | 4690  | 2106  | 507   | 577   | 434   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 87.84 | 83.85 | 88.33 | 97.22 | 94.86 | 71.81 | 98.97 | 97.31 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 50.40  | 17.96 | 23.66 | 4.82  | 2.22  | 0.71  | 0.58  | 0.45  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.63 | 46.95 | 9.57  | 4.40  | 1.40  | 1.16  | 0.88  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 12.20  | 16.15 | 11.75 | 2.78  | 5.14  | 28.19 | 1.03  | 2.69  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 87.80  | 83.85 | 88.25 | 97.22 | 94.86 | 71.81 | 98.97 | 97.31 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 10 sec (CPU time: 9 sec; MEM: RSS - 376M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sun Jan 1 15:58:31 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 8 sec (CPU time: 7 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:40 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:40 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1692.0 | 0.0 | 0       | 65.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 16 clock nets
Clearing dont_route property from 16 clock nets

All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Jan 1 15:58:40 2023)
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:58:40 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Jan 1 15:58:40 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

WNS:0 TNS:0 TNDD:-2101.0 WHS:0 THS:0 THDD:-826.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.947534 AREA:7195.03

WNS:0 TNS:0 TNDD:-2101.0 WHS:0 THS:0 THDD:-826.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.947534 AREA:7195.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:58:40 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Jan 1 15:58:40 2023)
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:58:40 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Jan 1 15:58:40 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

WNS:0 TNS:0 TNDD:-2101.0 WHS:0 THS:0 THDD:-826.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.947534 AREA:7195.03

WNS:0 TNS:0 TNDD:-2101.0 WHS:0 THS:0 THDD:-826.0 SLEW:0 CAP:0.0 LEAKAGE:0.168174 DYNAMIC:1.947534 AREA:7195.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=61.4433%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Sun Jan 1 15:58:40 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 6     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 5531  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 70    | 1.26       | 
| Inverters      | 1032  | 18.65      | 
| Registers      | 132   | 2.38       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 2087  | 37.73      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 5531  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 7195.03                | 52.99           | 
| Buffers, Inverters | 673.512                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 13578                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 6228  | 100        | 
| Orphaned        | 2     | 0.03       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3565  | 57.24      | 
| 2 Fanouts       | 2352  | 37.76      | 
| 3-30 Fanouts    | 241   | 3.86       | 
| 30-127 Fanouts  | 68    | 1.09       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |=================== 19
50  |======================================================================== 69
55  |=============================== 30
60  |=== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Sun Jan 1 15:58:40 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 5521 movable and 10 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 93 cut rows, with average utilization 52.8862%, utilization with cell bloats 52.8862%.
info Preplacing cells: able to preplace all 128 fixed_origin cells.
info Displacement: num_cells=128 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 128 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 5521, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 5521                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info Found 5393 movable and 138 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Jan 1 15:58:41 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 6237       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Jan 1 15:58:41 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 6237       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Jan 1 15:58:41 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 6237       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:41 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:41 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1692.0 | 0.0 | 0       | 65.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   25 with    100 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 6239 | 17985 | 
|-------------------+------+-------|
| To be routed :    | 6237 | 17981 | 
|-------------------+------+-------|
|   - signal        | 6237 | 17981 | 
|-------------------+------+-------|
| To be skipped :   | 2    | 4     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6237 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 11   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1189400 1190000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.360071 min: 0.000000 avg: 0.196011
info metal2 layer density max: 0.250181 min: 0.000000 avg: 0.126827
info metal3 layer density max: 0.270122 min: 0.000000 avg: 0.115825
info metal4 layer density max: 0.166502 min: 0.000000 avg: 0.044650
info metal5 layer density max: 0.242567 min: 0.000000 avg: 0.067301
info metal6 layer density max: 0.322271 min: 0.000000 avg: 0.205165
info metal7 layer density max: 0.089666 min: 0.000000 avg: 0.020208
info metal8 layer density max: 0.158069 min: 0.000000 avg: 0.034397
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 372M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 376M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Sun Jan 1 15:58:42 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   25 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 6239 | 17985 | 
|-------------------+------+-------|
| To be routed :    | 6238 | 17985 | 
|-------------------+------+-------|
|   - signal        | 6237 | 17981 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6237 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 11   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 381M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sun Jan 1 15:58:44 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 381M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:44 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Sun Jan 1 15:58:44 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 381M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 381M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1692.0 | 0.0 | 0       | 65.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Incremental timing update of 53 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sun Jan 1 15:58:47 2023
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 50381 | 17960 | 23642 | 4824 | 2220 | 706  | 583  | 446  | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 54    | 12    | 42    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.11  | 0.07  | 0.18  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 50.40  | 17.96 | 23.66 | 4.82  | 2.22  | 0.71  | 0.58  | 0.45  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.63 | 46.95 | 9.57  | 4.40  | 1.40  | 1.16  | 0.88  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 12.09  | 16.09 | 11.57 | 2.78  | 5.14  | 28.19 | 1.03  | 2.69  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 87.91  | 83.91 | 88.43 | 97.22 | 94.86 | 71.81 | 98.97 | 97.31 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 2 sec (CPU time: 2 sec; MEM: RSS - 380M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 381M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition integrationMult (started at Sun Jan 1 15:58:47 2023)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   25 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 6239 | 17985 | 
|-------------------+------+-------|
| To be routed :    | 6238 | 17985 | 
|-------------------+------+-------|
|   - signal        | 6237 | 17981 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6237 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 11   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 382M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 382M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sun Jan 1 15:58:49 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 382M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Multiplier1/Lab3_2022/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Sun Jan 01 15:58:49 EET 2023
Report 'application': Application Report
Generated on Sun Jan 1 15:58:49 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1691                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 381                                                          | 
| CPU time (minutes)       | 5.2                                                          | 
| Elapsed time (minutes)   | 10.33                                                        | 
| Load Averages            | 3.87 2.71 1.83                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | 192.168.44.138                                               | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 30232                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Multiplier1/Lab3_2022/work/.nitro_tmp_192 | 
|                          .168.44.138_30232                                            | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Sun Jan 01 15:58:49 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Sun Jan 01 15:58:50 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Sun Jan 01 15:58:50 EET 2023
NRF info: Writing Timing Drc Reports Sun Jan 01 15:58:50 EET 2023
NRF info: Writing Physical Reports Sun Jan 01 15:58:50 EET 2023
NRF info: Writing Power Reports Sun Jan 01 15:58:51 EET 2023
NRF info: Reports completed Sun Jan 01 15:58:51 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 4 min 28 sec (CPU time: 4 min 14 sec; MEM: RSS - 381M, CVMEM - 1691M, PVMEM - 1843M)
