/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2020 Nuvoton Technology Corporation.
 */

#ifndef __DT_BINDINGS_CLOCK_MA35D1_H
#define __DT_BINDINGS_CLOCK_MA35D1_H

#define	capll		0
#define	syspll		1
#define	ddrpll		2
#define	apll		3
#define	epll		4
#define	vpll		5
#define	hxt_gate	6
#define	lxt_gate	7
#define	hirc_gate	8
#define	lirc_gate	9
#define	ddr0_gate	10
#define	ddr6_gate	11
#define	sdh0_gate	12
#define	sdh1_gate	13
#define	nand_gate	14
#define	usbh_gate	15
#define	husbh0_gate	16
#define	husbh1_gate	17
#define	dcu_gate	18
#define	emac0_gate	19
#define	emac1_gate	20
#define	rtc_gate	21
#define	ddr_gate	22
#define	i2c0_gate	23
#define	i2c1_gate	24
#define	i2c2_gate	25
#define	i2c3_gate	26
#define	i2c4_gate	27
#define	i2c5_gate	28
#define	qspi0_gate	29
#define	qspi1_gate	30
#define	spi0_gate	31
#define	spi1_gate	32
#define	spi2_gate	33
#define	spi3_gate	34
#define	gpa_gate	35
#define	gpb_gate	36
#define	gpc_gate	37
#define	gpd_gate	38
#define	gpe_gate	39
#define	gpf_gate	40
#define	gpg_gate	41
#define	gph_gate	42
#define	gpi_gate	43
#define	gpj_gate	44
#define	gpk_gate	45
#define	gpl_gate	46
#define	gpm_gate	47
#define	gpn_gate	48
#define	ca35clk_mux	49
#define	sysclk0_mux	50
#define	sysclk1_mux	51
#define	sdh0_mux	52
#define	sdh1_mux	53
#define	dcu_mux		54
#define	dcup_mux	55
#define	spi0_mux	56
#define	spi1_mux	57
#define	spi2_mux	58
#define	spi3_mux	59
#define	qspi0_mux	60
#define	qspi1_mux	61
#define	dcup_div	62
#define	emac0_div	63
#define	emac1_div	64
#define	aclk0_div	65
#define	wdt1_gate	66
#define	clk_max		67

#endif
