-wto "59736fad288442a9886e9d1b89c803bf" --debug "typical" --relax --mt "2" --include "../../../pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog" --include "../../../pcie_turbo.srcs/sources_1/imports/riffa_hdl" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_1/ila_v5_1/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_1/ltlib_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_1/xsdbs_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_dist_D/ila_v5_1/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_dist_D/ltlib_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_dist_D/xsdbs_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_parallel_decoder/ila_v5_1/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_parallel_decoder/ltlib_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_parallel_decoder/xsdbs_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_turbo_wrapper/ila_v5_1/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_turbo_wrapper/ltlib_v1_0/hdl/verilog" --include "../../../pcie_turbo.srcs/sources_1/ip/ila_turbo_wrapper/xsdbs_v1_0/hdl/verilog" -L "xil_defaultlib" -L "blk_mem_gen_v8_2" -L "dist_mem_gen_v8_0" -L "unisims_ver" -L "unimacro_ver" -L "secureip" --snapshot "test_chnl_turbo_decoder_behav" "xil_defaultlib.test_chnl_turbo_decoder" "xil_defaultlib.glbl" -log "elaborate.log" 
