#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Nov 17 14:35:08 2024
# Process ID: 20428
# Current directory: C:/Users/nicol/Documents/GitHub/tx-16-QAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1236 C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.xpr
# Log file: C:/Users/nicol/Documents/GitHub/tx-16-QAM/vivado.log
# Journal file: C:/Users/nicol/Documents/GitHub/tx-16-QAM\vivado.jou
# Running On: workstation, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 16, Host memory: 34307 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_26.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_52.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/DDS_splitter.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FSM_FIFO_Entregable.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/QAM_mapper.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Reset.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/locked_checker.vhd}]
update_module_reference DDS_MULT_ADDER_DDS_splitter_0_0
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type container -reference CLOCKS CLOCKS_0
create_bd_cell -type container -reference DDS_MULT_ADDER DDS_MULT_ADDER_0
set_property location {2 459 453} [get_bd_cells DDS_MULT_ADDER_0]
create_bd_cell -type container -reference XADC_FIFO XADC_FIFO_0
set_property location {2 386 134} [get_bd_cells XADC_FIFO_0]
set_property location {2.5 928 123} [get_bd_cells DDS_MULT_ADDER_0]
set_property location {1 120 431} [get_bd_cells CLOCKS_0]
connect_bd_net [get_bd_pins CLOCKS_0/clk_192MHz] [get_bd_pins DDS_MULT_ADDER_0/clk_192MHz] -boundary_type upper
connect_bd_net [get_bd_pins CLOCKS_0/clk_52MHz] [get_bd_pins XADC_FIFO_0/clk_52MHz] -boundary_type upper
connect_bd_net [get_bd_pins CLOCKS_0/clk_576MHz] [get_bd_pins DDS_MULT_ADDER_0/clk_576MHz] -boundary_type upper
connect_bd_net [get_bd_pins CLOCKS_0/locked] [get_bd_pins XADC_FIFO_0/locked_clk] -boundary_type upper
connect_bd_net [get_bd_pins DDS_MULT_ADDER_0/rst] [get_bd_pins CLOCKS_0/locked] -boundary_type upper
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
delete_bd_objs [get_bd_nets aresetn_0_1]
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/arst_sync.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/arst_sync.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference arst_sinc arst_sinc_0
connect_bd_net [get_bd_ports aresetn] [get_bd_pins arst_sinc_0/input_signal]
connect_bd_net [get_bd_pins arst_sinc_0/output_signal] [get_bd_pins dds_compiler_0/aresetn]
save_bd_design
update_compile_order -fileset sources_1
set_property location {1 120 236} [get_bd_cells arst_sinc_0]
set_property location {1 120 229} [get_bd_cells arst_sinc_0]
upgrade_bd_cells [get_bd_cells /DDS_MULT_ADDER_0]
delete_bd_objs [get_bd_nets CLOCKS_0_clk_192MHz] [get_bd_nets CLOCKS_0_clk_576MHz] [get_bd_cells DDS_MULT_ADDER_0]
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
delete_bd_objs [get_bd_nets aresetn_1] [get_bd_ports aresetn]
connect_bd_net [get_bd_ports rst] [get_bd_pins arst_sinc_0/input_signal]
save_bd_design
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/CLOCKS_inst_0/CLOCKS_inst_0.bd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/XADC_FIFO_inst_0/XADC_FIFO_inst_0.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd
