

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Tue Nov  5 17:43:25 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_3
* Solution:       solution3
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.169|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   10|    9|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |    9|    9|         1|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    86|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    54|    -|
|Register         |        -|      -|    103|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|    103|   140|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln5_1_fu_164_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln5_fu_158_p2    |     +    |      0|  0|  32|          32|          32|
    |i_fu_177_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln4_fu_183_p2   |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  86|          72|          69|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |ap_phi_mux_in12_phi_phi_fu_132_p4  |  15|          3|   32|         96|
    |ap_phi_mux_in23_phi_phi_fu_145_p4  |  15|          3|   32|         96|
    |i_01_reg_114                       |   9|          2|    4|          8|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         11|   69|        203|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |accum                |  32|   0|   32|          0|
    |ap_CS_fsm            |   2|   0|    2|          0|
    |do_init_reg_71       |   1|   0|    1|          0|
    |i_01_reg_114         |   4|   0|    4|          0|
    |in12_rewind_reg_86   |  32|   0|   32|          0|
    |in23_rewind_reg_100  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 103|   0|  103|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      foo     | return value |
|in1              |  in |   32|   ap_none  |      in1     |    scalar    |
|in2              |  in |   32|   ap_none  |      in2     |    scalar    |
|out_data         | out |   32|   ap_vld   |   out_data   |    pointer   |
|out_data_ap_vld  | out |    1|   ap_vld   |   out_data   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 3 [1/1] (1.66ns)   --->   "br label %rewind_header" [source/lab7_z3.c:4]   --->   Operation 3 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 6.16>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %L1 ], [ true, %1 ]"   --->   Operation 4 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%in12_rewind = phi i32 [ undef, %0 ], [ %in12_phi, %L1 ], [ undef, %1 ]" [source/lab7_z3.c:1]   --->   Operation 5 'phi' 'in12_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%in23_rewind = phi i32 [ undef, %0 ], [ %in23_phi, %L1 ], [ undef, %1 ]" [source/lab7_z3.c:1]   --->   Operation 6 'phi' 'in23_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_01 = phi i4 [ 0, %0 ], [ %i, %L1 ], [ 0, %1 ]"   --->   Operation 7 'phi' 'i_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.66ns)   --->   "br i1 %do_init, label %rewind_init, label %L1"   --->   Operation 8 'br' <Predicate = true> <Delay = 1.66>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in1) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in2) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data) nounwind, !map !17"   --->   Operation 11 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%in2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in2) nounwind" [source/lab7_z3.c:1]   --->   Operation 13 'read' 'in2_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%in1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in1) nounwind" [source/lab7_z3.c:1]   --->   Operation 14 'read' 'in1_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.66ns)   --->   "br label %L1" [source/lab7_z3.c:4]   --->   Operation 15 'br' <Predicate = (do_init)> <Delay = 1.66>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in12_phi = phi i32 [ %in1_read, %rewind_init ], [ %in12_rewind, %rewind_header ]" [source/lab7_z3.c:1]   --->   Operation 16 'phi' 'in12_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in23_phi = phi i32 [ %in2_read, %rewind_init ], [ %in23_rewind, %rewind_header ]" [source/lab7_z3.c:1]   --->   Operation 17 'phi' 'in23_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind" [source/lab7_z3.c:4]   --->   Operation 18 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind" [source/lab7_z3.c:4]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [source/lab7_z3.c:5]   --->   Operation 20 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%accum_load = load i32* @accum, align 4" [source/lab7_z3.c:5]   --->   Operation 21 'load' 'accum_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5 = add i32 %in23_phi, %in12_phi" [source/lab7_z3.c:5]   --->   Operation 22 'add' 'add_ln5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln5_1 = add i32 %add_ln5, %accum_load" [source/lab7_z3.c:5]   --->   Operation 23 'add' 'add_ln5_1' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %add_ln5_1, i32* @accum, align 4" [source/lab7_z3.c:5]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp) nounwind" [source/lab7_z3.c:6]   --->   Operation 25 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%i = add i4 %i_01, 1" [source/lab7_z3.c:4]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.44ns)   --->   "%icmp_ln4 = icmp eq i4 %i_01, -7" [source/lab7_z3.c:4]   --->   Operation 27 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4, label %1, label %rewind_header" [source/lab7_z3.c:4]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_data, i32 %add_ln5_1) nounwind" [source/lab7_z3.c:7]   --->   Operation 30 'write' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [source/lab7_z3.c:8]   --->   Operation 31 'return' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %rewind_header" [source/lab7_z3.c:8]   --->   Operation 32 'br' <Predicate = (icmp_ln4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln4            (br               ) [ 011]
do_init           (phi              ) [ 001]
in12_rewind       (phi              ) [ 001]
in23_rewind       (phi              ) [ 001]
i_01              (phi              ) [ 001]
br_ln0            (br               ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
spectopmodule_ln0 (spectopmodule    ) [ 000]
in2_read          (read             ) [ 000]
in1_read          (read             ) [ 000]
br_ln4            (br               ) [ 000]
in12_phi          (phi              ) [ 011]
in23_phi          (phi              ) [ 011]
specloopname_ln4  (specloopname     ) [ 000]
tmp               (specregionbegin  ) [ 000]
specpipeline_ln5  (specpipeline     ) [ 000]
accum_load        (load             ) [ 000]
add_ln5           (add              ) [ 000]
add_ln5_1         (add              ) [ 000]
store_ln5         (store            ) [ 000]
empty             (specregionend    ) [ 000]
i                 (add              ) [ 011]
icmp_ln4          (icmp             ) [ 001]
empty_2           (speclooptripcount) [ 000]
br_ln4            (br               ) [ 011]
write_ln7         (write            ) [ 000]
return_ln8        (return           ) [ 000]
br_ln8            (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="accum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="in2_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="in1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln7_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln7/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="do_init_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="do_init_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="4" bw="1" slack="0"/>
<pin id="81" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="in12_rewind_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in12_rewind (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="in12_rewind_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in12_rewind/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="in23_rewind_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in23_rewind (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="in23_rewind_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in23_rewind/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_01_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_01 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_01_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_01/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="in12_phi_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in12_phi (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="in12_phi_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in12_phi/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="in23_phi_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in23_phi (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="in23_phi_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in23_phi/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="accum_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln5_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln5_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="return_ln8_fu_189">
<pin_list>
<pin id="190" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln8/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="75" pin=4"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="138"><net_src comp="58" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="90" pin="6"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="151"><net_src comp="52" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="104" pin="6"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="145" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="132" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="154" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="118" pin="6"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="118" pin="6"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="177" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {2 }
	Port: accum | {2 }
 - Input state : 
	Port: foo : in1 | {2 }
	Port: foo : in2 | {2 }
	Port: foo : accum | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		in12_phi : 2
		in23_phi : 2
		add_ln5 : 3
		add_ln5_1 : 4
		store_ln5 : 5
		empty : 1
		i : 1
		icmp_ln4 : 1
		br_ln4 : 2
		write_ln7 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     add_ln5_fu_158    |    0    |    32   |
|    add   |    add_ln5_1_fu_164   |    0    |    32   |
|          |        i_fu_177       |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln4_fu_183    |    0    |    9    |
|----------|-----------------------|---------|---------|
|   read   |  in2_read_read_fu_52  |    0    |    0    |
|          |  in1_read_read_fu_58  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln7_write_fu_64 |    0    |    0    |
|----------|-----------------------|---------|---------|
|  return  |   return_ln8_fu_189   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    86   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   do_init_reg_71  |    1   |
|    i_01_reg_114   |    4   |
|     i_reg_191     |    4   |
|  in12_phi_reg_128 |   32   |
| in12_rewind_reg_86|   32   |
|  in23_phi_reg_141 |   32   |
|in23_rewind_reg_100|   32   |
+-------------------+--------+
|       Total       |   137  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   86   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   137  |    -   |
+-----------+--------+--------+
|   Total   |   137  |   86   |
+-----------+--------+--------+
