Working testbench for the mod 100 counter.
Takes 4 clock cycles to output the input.
Pipelined implementation so input stream gets mod 100 and then output four clock cycles later.
