INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:31:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 load0/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.980ns period=5.960ns})
  Destination:            buffer11/dataReg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.980ns period=5.960ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.960ns  (clk rise@5.960ns - clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.184ns (21.351%)  route 4.361ns (78.649%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.443 - 5.960 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1378, unset)         0.508     0.508    load0/data_tehb/control/clk
    SLICE_X11Y133        FDRE                                         r  load0/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load0/data_tehb/control/fullReg_reg/Q
                         net (fo=53, routed)          0.574     1.298    mem_controller4/read_arbiter/data/fullReg
    SLICE_X11Y134        LUT6 (Prop_lut6_I1_O)        0.043     1.341 r  mem_controller4/read_arbiter/data/Memory[0][31]_i_5/O
                         net (fo=14, routed)          0.260     1.600    buffer65/fifo/init11_outs_valid
    SLICE_X12Y134        LUT6 (Prop_lut6_I2_O)        0.043     1.643 r  buffer65/fifo/transmitValue_i_10__0/O
                         net (fo=3, routed)           0.103     1.746    buffer67/fifo/transmitValue_i_7__1
    SLICE_X12Y134        LUT5 (Prop_lut5_I3_O)        0.043     1.789 r  buffer67/fifo/fullReg_i_5__3/O
                         net (fo=2, routed)           0.171     1.960    init0/control/init14_outs_valid
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.043     2.003 r  init0/control/fullReg_i_3__10/O
                         net (fo=34, routed)          0.682     2.685    init14/control/p_2_in
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.043     2.728 r  init14/control/Memory[0][0]_i_38/O
                         net (fo=1, routed)           0.477     3.205    cmpi5/Memory_reg[0][0]_i_7_8
    SLICE_X6Y138         LUT6 (Prop_lut6_I4_O)        0.043     3.248 r  cmpi5/Memory[0][0]_i_20/O
                         net (fo=1, routed)           0.000     3.248    cmpi5/Memory[0][0]_i_20_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.421 r  cmpi5/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.421    cmpi5/Memory_reg[0][0]_i_7_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.471 r  cmpi5/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.471    cmpi5/Memory_reg[0][0]_i_3_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.578 r  cmpi5/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.248     3.826    init14/control/result[0]
    SLICE_X6Y142         LUT2 (Prop_lut2_I0_O)        0.122     3.948 f  init14/control/transmitValue_i_10/O
                         net (fo=1, routed)           0.471     4.419    buffer56/fifo/transmitValue_i_2__19
    SLICE_X12Y143        LUT6 (Prop_lut6_I2_O)        0.043     4.462 r  buffer56/fifo/transmitValue_i_4__5/O
                         net (fo=3, routed)           0.179     4.641    buffer37/fifo/transmitValue_reg_2
    SLICE_X13Y141        LUT6 (Prop_lut6_I1_O)        0.043     4.684 f  buffer37/fifo/transmitValue_i_2__19/O
                         net (fo=3, routed)           0.222     4.906    buffer37/fifo/buffer37_outs_ready
    SLICE_X12Y140        LUT3 (Prop_lut3_I2_O)        0.043     4.949 r  buffer37/fifo/fullReg_i_14/O
                         net (fo=1, routed)           0.095     5.045    fork6/control/generateBlocks[14].regblock/fullReg_i_3__9_3
    SLICE_X12Y140        LUT6 (Prop_lut6_I4_O)        0.043     5.088 r  fork6/control/generateBlocks[14].regblock/fullReg_i_5/O
                         net (fo=1, routed)           0.335     5.422    fork6/control/generateBlocks[14].regblock/fullReg_i_5_n_0
    SLICE_X13Y140        LUT6 (Prop_lut6_I0_O)        0.043     5.465 f  fork6/control/generateBlocks[14].regblock/fullReg_i_3__9/O
                         net (fo=25, routed)          0.199     5.665    control_merge0/tehb/control/cmpi0_result_ready
    SLICE_X14Y141        LUT6 (Prop_lut6_I2_O)        0.043     5.708 r  control_merge0/tehb/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.346     6.053    buffer11/E[0]
    SLICE_X15Y144        FDRE                                         r  buffer11/dataReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.960     5.960 r  
                                                      0.000     5.960 r  clk (IN)
                         net (fo=1378, unset)         0.483     6.443    buffer11/clk
    SLICE_X15Y144        FDRE                                         r  buffer11/dataReg_reg[24]/C
                         clock pessimism              0.000     6.443    
                         clock uncertainty           -0.035     6.407    
    SLICE_X15Y144        FDRE (Setup_fdre_C_CE)      -0.194     6.213    buffer11/dataReg_reg[24]
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  0.160    




