ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"clock.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/clock.c"
  20              		.section	.text.Clock_Init,"ax",%progbits
  21              		.align	1
  22              		.global	Clock_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	Clock_Init:
  28              	.LFB130:
   1:Core/Src/clock.c **** #include "clock.h"
   2:Core/Src/clock.c **** 
   3:Core/Src/clock.c **** void Clock_Init(void)
   4:Core/Src/clock.c **** {
  29              		.loc 1 4 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
   5:Core/Src/clock.c ****     SET_BIT(RCC->CR, RCC_CR_HSION); // Ð’ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ Ð²Ð½ÑƒÑ‚Ñ€ÐµÐ½Ð½Ð¸Ð¹ Ð³ÐµÐ½ÐµÑ€Ð°Ñ‚Ð¾Ñ€ HSI
  34              		.loc 1 5 5 view .LVU1
  35 0000 574A     		ldr	r2, .L8
  36 0002 1368     		ldr	r3, [r2]
  37 0004 43F00103 		orr	r3, r3, #1
  38 0008 1360     		str	r3, [r2]
   6:Core/Src/clock.c **** 
   7:Core/Src/clock.c ****     while ((READ_BIT(RCC->CR, RCC_CR_HSIRDY)) == 0U)
  39              		.loc 1 7 5 view .LVU2
  40              	.L2:
   8:Core/Src/clock.c ****     {
   9:Core/Src/clock.c ****     } // Ð–Ð´Ñ‘Ð¼
  41              		.loc 1 9 5 view .LVU3
   7:Core/Src/clock.c ****     {
  42              		.loc 1 7 47 discriminator 1 view .LVU4
   7:Core/Src/clock.c ****     {
  43              		.loc 1 7 13 is_stmt 0 discriminator 1 view .LVU5
  44 000a 554B     		ldr	r3, .L8
  45 000c 1B68     		ldr	r3, [r3]
   7:Core/Src/clock.c ****     {
  46              		.loc 1 7 47 discriminator 1 view .LVU6
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 2


  47 000e 13F0020F 		tst	r3, #2
  48 0012 FAD0     		beq	.L2
  10:Core/Src/clock.c **** 
  11:Core/Src/clock.c ****     // ÐŸÐµÑ€ÐµÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ ÑÐ¸ÑÑ‚ÐµÐ¼Ð½Ð¾Ðµ Ñ‚Ð°ÐºÑ‚Ð¸Ñ€Ð¾Ð²Ð°Ð½Ð¸Ðµ Ð½Ð° HSI (SW = 00)
  12:Core/Src/clock.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, 0U);
  49              		.loc 1 12 5 is_stmt 1 view .LVU7
  50 0014 524A     		ldr	r2, .L8
  51 0016 9368     		ldr	r3, [r2, #8]
  52 0018 23F00303 		bic	r3, r3, #3
  53 001c 9360     		str	r3, [r2, #8]
  13:Core/Src/clock.c **** 
  14:Core/Src/clock.c ****     // Ð–Ð´Ñ‘Ð¼, Ð¿Ð¾ÐºÐ° ÑÑ‚Ð°Ñ‚ÑƒÑ (SWS) Ð¿Ð¾ÐºÐ°Ð¶ÐµÑ‚, Ñ‡Ñ‚Ð¾ Ð¸ÑÑ‚Ð¾Ñ‡Ð½Ð¸Ðº SYSCLK = HSI (
  15:Core/Src/clock.c ****     while ((READ_BIT(RCC->CFGR, RCC_CFGR_SWS)) != 0)
  54              		.loc 1 15 5 view .LVU8
  55              	.L3:
  16:Core/Src/clock.c ****     {
  17:Core/Src/clock.c ****     } // Ð¶Ð´Ñ‘Ð¼
  56              		.loc 1 17 5 view .LVU9
  15:Core/Src/clock.c ****     {
  57              		.loc 1 15 48 discriminator 1 view .LVU10
  15:Core/Src/clock.c ****     {
  58              		.loc 1 15 13 is_stmt 0 discriminator 1 view .LVU11
  59 001e 504B     		ldr	r3, .L8
  60 0020 9B68     		ldr	r3, [r3, #8]
  15:Core/Src/clock.c ****     {
  61              		.loc 1 15 48 discriminator 1 view .LVU12
  62 0022 13F00C0F 		tst	r3, #12
  63 0026 FAD1     		bne	.L3
  18:Core/Src/clock.c **** 
  19:Core/Src/clock.c ****     //* 1. Ð’Ñ‹ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ PLL Ð¸ HSE, Ñ‡Ñ‚Ð¾Ð±Ñ‹ Ð¼Ð¾Ð¶Ð½Ð¾ Ð±Ñ‹Ð»Ð¾ Ð±ÐµÐ·Ð¾Ð¿Ð°ÑÐ½Ð¾ Ð¿ÐµÑ€Ð
  20:Core/Src/clock.c **** 
  21:Core/Src/clock.c ****     // Ð’Ñ‹ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ PLL
  22:Core/Src/clock.c ****     CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
  64              		.loc 1 22 5 is_stmt 1 view .LVU13
  65 0028 4D4A     		ldr	r2, .L8
  66 002a 1368     		ldr	r3, [r2]
  67 002c 23F08073 		bic	r3, r3, #16777216
  68 0030 1360     		str	r3, [r2]
  23:Core/Src/clock.c **** 
  24:Core/Src/clock.c ****     // Ð–Ð´ÐµÐ¼, Ð¿Ð¾ÐºÐ° Ñ„Ð»Ð°Ð³ Ð³Ð¾Ñ‚Ð¾Ð²Ð½Ð¾ÑÑ‚Ð¸ PLLRDY ÑÐ±Ñ€Ð¾ÑÐ¸Ñ‚ÑÑ (0 = PLL Ð¾ÑÑ‚Ð°
  25:Core/Src/clock.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
  69              		.loc 1 25 5 view .LVU14
  70              	.L4:
  26:Core/Src/clock.c ****     {
  27:Core/Src/clock.c ****     } // Ð–Ð´Ñ‘Ð¼
  71              		.loc 1 27 5 view .LVU15
  25:Core/Src/clock.c ****     {
  72              		.loc 1 25 45 discriminator 1 view .LVU16
  25:Core/Src/clock.c ****     {
  73              		.loc 1 25 12 is_stmt 0 discriminator 1 view .LVU17
  74 0032 4B4B     		ldr	r3, .L8
  75 0034 1B68     		ldr	r3, [r3]
  25:Core/Src/clock.c ****     {
  76              		.loc 1 25 45 discriminator 1 view .LVU18
  77 0036 13F0007F 		tst	r3, #33554432
  78 003a FAD1     		bne	.L4
  28:Core/Src/clock.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 3


  29:Core/Src/clock.c ****     // Ð’Ñ‹ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ Ð²Ð½ÐµÑˆÐ½Ð¸Ð¹ Ð³ÐµÐ½ÐµÑ€Ð°Ñ‚Ð¾Ñ€ HSE Ð¸ Ð·Ð°Ñ‰Ð¸Ñ‚Ñƒ CSS (ÐµÑÐ»Ð¸ Ð²Ð´Ñ
  30:Core/Src/clock.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
  79              		.loc 1 30 5 is_stmt 1 view .LVU19
  80 003c 484A     		ldr	r2, .L8
  81 003e 1368     		ldr	r3, [r2]
  82 0040 23F41023 		bic	r3, r3, #589824
  83 0044 1360     		str	r3, [r2]
  31:Core/Src/clock.c **** 
  32:Core/Src/clock.c ****     // Ð–Ð´ÐµÐ¼, Ð¿Ð¾ÐºÐ° HSE Ð¿Ð¾Ð»Ð½Ð¾ÑÑ‚ÑŒÑŽ Ð²Ñ‹ÐºÐ»ÑŽÑ‡Ð¸Ñ‚ÑÑ (HSERDY = 0)
  33:Core/Src/clock.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
  84              		.loc 1 33 5 view .LVU20
  85              	.L5:
  34:Core/Src/clock.c ****     {
  35:Core/Src/clock.c ****         // Ð–Ð´Ñ‘Ð¼
  36:Core/Src/clock.c ****     }
  86              		.loc 1 36 5 view .LVU21
  33:Core/Src/clock.c ****     {
  87              		.loc 1 33 45 discriminator 1 view .LVU22
  33:Core/Src/clock.c ****     {
  88              		.loc 1 33 12 is_stmt 0 discriminator 1 view .LVU23
  89 0046 464B     		ldr	r3, .L8
  90 0048 1B68     		ldr	r3, [r3]
  33:Core/Src/clock.c ****     {
  91              		.loc 1 33 45 discriminator 1 view .LVU24
  92 004a 13F4003F 		tst	r3, #131072
  93 004e FAD1     		bne	.L5
  37:Core/Src/clock.c **** 
  38:Core/Src/clock.c ****     // Ð¡Ð½Ð¸Ð¼Ð°ÐµÐ¼ bypass HSE (Ð½Ð° Ð²ÑÑÐºÐ¸Ð¹ ÑÐ»ÑƒÑ‡Ð°Ð¹)
  39:Core/Src/clock.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
  94              		.loc 1 39 5 is_stmt 1 view .LVU25
  95 0050 434B     		ldr	r3, .L8
  96 0052 1A68     		ldr	r2, [r3]
  97 0054 22F48022 		bic	r2, r2, #262144
  98 0058 1A60     		str	r2, [r3]
  40:Core/Src/clock.c **** 
  41:Core/Src/clock.c ****     // Ð”Ð»Ñ F429 Ð¾Ð±Ñ‹Ñ‡Ð½Ð¾ VOS[1:0] = 0b11 (Ð¼Ð°ÐºÑ€ PWR_CR_VOS Ð¼Ð¾Ð¶ÐµÑ‚ ÑÑ€Ð°Ð·Ñƒ Ð¿Ð¾ÑÑ‚
  42:Core/Src/clock.c ****     // ÐÐ° Ñ‡Ð°ÑÑ‚Ð¾Ñ‚Ð°Ñ… Ð´Ð¾ 168 ÐœÐ“Ñ† ÑÐ´Ñ€Ñƒ Ð½ÑƒÐ¶Ð½Ð¾ Ñ€Ð°Ð±Ð¾Ñ‚Ð°Ñ‚ÑŒ Ð² Scale 1 Ð¿Ð¾ Ð
  43:Core/Src/clock.c ****     // Ð’ Ñ€ÐµÑ„ÐµÑ€ÐµÐ½Ñ-Ð¼Ð°Ð½ÑƒÐ°Ð»Ðµ Ð´Ð»Ñ F42x/F43x Ð½Ð°Ð¿Ð¸ÑÐ°Ð½Ð¾: Ñ‡Ñ‚Ð¾Ð±Ñ‹ Ð¸ÑÐ¿Ð¾Ð»Ñ
  44:Core/Src/clock.c **** 
  45:Core/Src/clock.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
  99              		.loc 1 45 5 view .LVU26
 100 005a 1A6C     		ldr	r2, [r3, #64]
 101 005c 42F08052 		orr	r2, r2, #268435456
 102 0060 1A64     		str	r2, [r3, #64]
  46:Core/Src/clock.c ****     // Ð”Ð»Ñ F429 Ð¾Ð±Ñ‹Ñ‡Ð½Ð¾ VOS[1:0] = 0b11 (Ð¼Ð°ÐºÑ€ PWR_CR_VOS Ð¼Ð¾Ð¶ÐµÑ‚ ÑÑ€Ð°Ð·Ñƒ Ð¿Ð¾ÑÑ‚
  47:Core/Src/clock.c ****     SET_BIT(PWR->CR, PWR_CR_VOS);
 103              		.loc 1 47 5 view .LVU27
 104 0062 4049     		ldr	r1, .L8+4
 105 0064 0A68     		ldr	r2, [r1]
 106 0066 42F44042 		orr	r2, r2, #49152
 107 006a 0A60     		str	r2, [r1]
  48:Core/Src/clock.c **** 
  49:Core/Src/clock.c ****     //* 2. ÐÐ°ÑÑ‚Ñ€Ð°Ð¸Ð²Ð°ÐµÐ¼ FLASH Ð¿Ð¾Ð´ 168 ÐœÐ“Ñ†. * ÐÑƒÐ¶Ð½Ð¾ Ð²ÐºÐ»ÑŽÑ‡Ð¸Ñ‚ÑŒ ÐºÑÑˆÐ¸ Ð
  50:Core/Src/clock.c **** 
  51:Core/Src/clock.c ****     // Ð¡Ð½Ð°Ñ‡Ð°Ð»Ð° Ð¾Ñ‡Ð¸Ñ‰Ð°ÐµÐ¼ Ñ€ÐµÐ³Ð¸ÑÑ‚Ñ€ ACR (Ñ‡Ñ‚Ð¾Ð±Ñ‹ Ð½Ðµ Ð½Ð°ÑÐ»Ð°Ð¸Ð²Ð°Ñ‚ÑŒ Ð¼ÑƒÑ
  52:Core/Src/clock.c ****     WRITE_REG(FLASH->ACR, 0U);
 108              		.loc 1 52 5 view .LVU28
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 4


 109 006c 3E4A     		ldr	r2, .L8+8
 110 006e 0020     		movs	r0, #0
 111 0070 1060     		str	r0, [r2]
  53:Core/Src/clock.c ****     // Ð’ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ instruction cache
  54:Core/Src/clock.c ****     SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
 112              		.loc 1 54 5 view .LVU29
 113 0072 1168     		ldr	r1, [r2]
 114 0074 41F40071 		orr	r1, r1, #512
 115 0078 1160     		str	r1, [r2]
  55:Core/Src/clock.c ****     // Ð’ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ data cache
  56:Core/Src/clock.c ****     SET_BIT(FLASH->ACR, FLASH_ACR_DCEN);
 116              		.loc 1 56 5 view .LVU30
 117 007a 1168     		ldr	r1, [r2]
 118 007c 41F48061 		orr	r1, r1, #1024
 119 0080 1160     		str	r1, [r2]
  57:Core/Src/clock.c ****     // Ð’ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ prefetch
  58:Core/Src/clock.c ****     SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
 120              		.loc 1 58 5 view .LVU31
 121 0082 1168     		ldr	r1, [r2]
 122 0084 41F48071 		orr	r1, r1, #256
 123 0088 1160     		str	r1, [r2]
  59:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ 5 Ñ‚Ð°ÐºÑ‚Ð¾Ð² Ð¾Ð¶Ð¸Ð´Ð°Ð½Ð¸Ñ Ð´Ð»Ñ FLASH Ð¿Ñ€Ð¸ 168 ÐœÐ“Ñ†
  60:Core/Src/clock.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_5WS);
 124              		.loc 1 60 5 view .LVU32
 125 008a 1168     		ldr	r1, [r2]
 126 008c 21F00F01 		bic	r1, r1, #15
 127 0090 41F00501 		orr	r1, r1, #5
 128 0094 1160     		str	r1, [r2]
  61:Core/Src/clock.c **** 
  62:Core/Src/clock.c ****     /* =========================
  63:Core/Src/clock.c ****      * 3. ÐÐ°ÑÑ‚Ñ€Ð°Ð¸Ð²Ð°ÐµÐ¼ Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»Ð¸ ÑˆÐ¸Ð½ AHB, APB1, APB2
  64:Core/Src/clock.c ****      * =========================
  65:Core/Src/clock.c ****      * AHB  = SYSCLK / 1  = 168 ÐœÐ“Ñ†
  66:Core/Src/clock.c ****      * APB1 = HCLK   / 4  = 42 ÐœÐ“Ñ†
  67:Core/Src/clock.c ****      * APB2 = HCLK   / 2  = 84 ÐœÐ“Ñ†
  68:Core/Src/clock.c ****      */
  69:Core/Src/clock.c **** 
  70:Core/Src/clock.c ****     // ÐžÑ‡Ð¸Ñ‰Ð°ÐµÐ¼ Ð¿Ð¾Ð»Ñ Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»ÐµÐ¹ (HPRE, PPRE1, PPRE2) Ð² CFGR
  71:Core/Src/clock.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2, 0U);
 129              		.loc 1 71 5 view .LVU33
 130 0096 9A68     		ldr	r2, [r3, #8]
 131 0098 22F47C42 		bic	r2, r2, #64512
 132 009c 22F0F002 		bic	r2, r2, #240
 133 00a0 9A60     		str	r2, [r3, #8]
  72:Core/Src/clock.c **** 
  73:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»ÑŒ AHB = 1 (HPRE = 0000)
  74:Core/Src/clock.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1);
 134              		.loc 1 74 5 view .LVU34
 135 00a2 9A68     		ldr	r2, [r3, #8]
 136 00a4 22F0F002 		bic	r2, r2, #240
 137 00a8 9A60     		str	r2, [r3, #8]
  75:Core/Src/clock.c **** 
  76:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»ÑŒ APB1 = 4 (PPRE1 = 101)
  77:Core/Src/clock.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV4);
 138              		.loc 1 77 5 view .LVU35
 139 00aa 9A68     		ldr	r2, [r3, #8]
 140 00ac 22F4E052 		bic	r2, r2, #7168
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 5


 141 00b0 42F4A052 		orr	r2, r2, #5120
 142 00b4 9A60     		str	r2, [r3, #8]
  78:Core/Src/clock.c **** 
  79:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»ÑŒ APB2 = 2 (PPRE2 = 100)
  80:Core/Src/clock.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV2);
 143              		.loc 1 80 5 view .LVU36
 144 00b6 9A68     		ldr	r2, [r3, #8]
 145 00b8 22F46042 		bic	r2, r2, #57344
 146 00bc 42F40042 		orr	r2, r2, #32768
 147 00c0 9A60     		str	r2, [r3, #8]
  81:Core/Src/clock.c **** 
  82:Core/Src/clock.c ****     /* =========================
  83:Core/Src/clock.c ****      * 4. ÐÐ°ÑÑ‚Ñ€Ð°Ð¸Ð²Ð°ÐµÐ¼ PLL Ð¾Ñ‚ HSI
  84:Core/Src/clock.c ****      * =========================
  85:Core/Src/clock.c ****      * Ð¤Ð¾Ñ€Ð¼ÑƒÐ»Ð°:
  86:Core/Src/clock.c ****      *   f_in  = HSI / PLLM   = 16 / 16 = 1 ÐœÐ“Ñ†
  87:Core/Src/clock.c ****      *   f_VCO = f_in * PLLN  = 1 * 336 = 336 ÐœÐ“Ñ†
  88:Core/Src/clock.c ****      *   f_PLL = f_VCO / PLLP = 336 / 2 = 168 ÐœÐ“Ñ† (SYSCLK)
  89:Core/Src/clock.c ****      *   f_48  = f_VCO / PLLQ = 336 / 7 â‰ˆ 48 ÐœÐ“Ñ†
  90:Core/Src/clock.c ****      */
  91:Core/Src/clock.c **** 
  92:Core/Src/clock.c ****     WRITE_REG(RCC->PLLCFGR, 0U);
 148              		.loc 1 92 5 view .LVU37
 149 00c2 5860     		str	r0, [r3, #4]
  93:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ PLLM = 16 (Ð±Ð¸Ñ‚Ñ‹ [5:0])
  94:Core/Src/clock.c ****     MODIFY_REG(RCC->PLLCFGR,
 150              		.loc 1 94 5 view .LVU38
 151 00c4 5A68     		ldr	r2, [r3, #4]
 152 00c6 22F03F02 		bic	r2, r2, #63
 153 00ca 42F01002 		orr	r2, r2, #16
 154 00ce 5A60     		str	r2, [r3, #4]
  95:Core/Src/clock.c ****                RCC_PLLCFGR_PLLM,
  96:Core/Src/clock.c ****                16U << RCC_PLLCFGR_PLLM_Pos);
  97:Core/Src/clock.c **** 
  98:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ PLLN = 336 (Ð±Ð¸Ñ‚Ñ‹ [14:6])
  99:Core/Src/clock.c ****     MODIFY_REG(RCC->PLLCFGR,
 155              		.loc 1 99 5 view .LVU39
 156 00d0 5A68     		ldr	r2, [r3, #4]
 157 00d2 6FF38E12 		bfc	r2, #6, #9
 158 00d6 42F4A842 		orr	r2, r2, #21504
 159 00da 5A60     		str	r2, [r3, #4]
 100:Core/Src/clock.c ****                RCC_PLLCFGR_PLLN,
 101:Core/Src/clock.c ****                336U << RCC_PLLCFGR_PLLN_Pos);
 102:Core/Src/clock.c **** 
 103:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ PLLP = 2 (ÐºÐ¾Ð´ 00 Ð² Ð±Ð¸Ñ‚Ð°Ñ… [17:16])
 104:Core/Src/clock.c ****     // Ð¢Ð¾ ÐµÑÑ‚ÑŒ Ð¿Ñ€Ð¾ÑÑ‚Ð¾ Ð³Ð°Ñ€Ð°Ð½Ñ‚Ð¸Ñ€ÑƒÐµÐ¼, Ñ‡Ñ‚Ð¾ PLLP-Ð±Ð¸Ñ‚Ñ‹ = 00
 105:Core/Src/clock.c ****     MODIFY_REG(RCC->PLLCFGR,
 160              		.loc 1 105 5 view .LVU40
 161 00dc 5A68     		ldr	r2, [r3, #4]
 162 00de 22F44032 		bic	r2, r2, #196608
 163 00e2 5A60     		str	r2, [r3, #4]
 106:Core/Src/clock.c ****                RCC_PLLCFGR_PLLP,
 107:Core/Src/clock.c ****                0U << RCC_PLLCFGR_PLLP_Pos);
 108:Core/Src/clock.c **** 
 109:Core/Src/clock.c ****     // Ð˜ÑÑ‚Ð¾Ñ‡Ð½Ð¸Ðº PLL = HSI (Ð±Ð¸Ñ‚ PLLSRC = 0, Ð·Ð½Ð°Ñ‡Ð¸Ñ‚ Ñ‚ÑƒÑ‚ Ð½Ð¸Ñ‡ÐµÐ³Ð¾ Ð½Ðµ ÑÑ‚Ð°Ð
 110:Core/Src/clock.c ****     CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 164              		.loc 1 110 5 view .LVU41
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 6


 165 00e4 5A68     		ldr	r2, [r3, #4]
 166 00e6 22F48002 		bic	r2, r2, #4194304
 167 00ea 5A60     		str	r2, [r3, #4]
 111:Core/Src/clock.c **** 
 112:Core/Src/clock.c ****     // Ð£ÑÑ‚Ð°Ð½Ð°Ð²Ð»Ð¸Ð²Ð°ÐµÐ¼ PLLQ = 7 (Ð±Ð¸Ñ‚Ñ‹ [27:24])
 113:Core/Src/clock.c ****     MODIFY_REG(RCC->PLLCFGR,
 168              		.loc 1 113 5 view .LVU42
 169 00ec 5A68     		ldr	r2, [r3, #4]
 170 00ee 22F07062 		bic	r2, r2, #251658240
 171 00f2 42F0E062 		orr	r2, r2, #117440512
 172 00f6 5A60     		str	r2, [r3, #4]
 114:Core/Src/clock.c ****                RCC_PLLCFGR_PLLQ,
 115:Core/Src/clock.c ****                7U << RCC_PLLCFGR_PLLQ_Pos);
 116:Core/Src/clock.c ****     //* 5. Ð’ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ PLL Ð¸ Ð¶Ð´Ñ‘Ð¼ Ð³Ð¾Ñ‚Ð¾Ð²Ð½Ð¾ÑÑ‚Ð¸
 117:Core/Src/clock.c **** 
 118:Core/Src/clock.c ****     // Ð’ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ PLL
 119:Core/Src/clock.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON);
 173              		.loc 1 119 5 view .LVU43
 174 00f8 1A68     		ldr	r2, [r3]
 175 00fa 42F08072 		orr	r2, r2, #16777216
 176 00fe 1A60     		str	r2, [r3]
 120:Core/Src/clock.c ****     // Ð–Ð´ÐµÐ¼, Ð¿Ð¾ÐºÐ° PLLRDY = 1 (PLL ÑÑ‚Ð°Ð±Ð¸Ð»Ð¸Ð·Ð¸Ñ€Ð¾Ð²Ð°Ð»ÑÑ)
 121:Core/Src/clock.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 177              		.loc 1 121 5 view .LVU44
 178              	.L6:
 122:Core/Src/clock.c ****     {
 123:Core/Src/clock.c ****         // Ð–Ð´Ñ‘Ð¼
 124:Core/Src/clock.c ****     }
 179              		.loc 1 124 5 view .LVU45
 121:Core/Src/clock.c ****     {
 180              		.loc 1 121 45 discriminator 1 view .LVU46
 121:Core/Src/clock.c ****     {
 181              		.loc 1 121 12 is_stmt 0 discriminator 1 view .LVU47
 182 0100 174B     		ldr	r3, .L8
 183 0102 1B68     		ldr	r3, [r3]
 121:Core/Src/clock.c ****     {
 184              		.loc 1 121 45 discriminator 1 view .LVU48
 185 0104 13F0007F 		tst	r3, #33554432
 186 0108 FAD0     		beq	.L6
 125:Core/Src/clock.c **** 
 126:Core/Src/clock.c ****     /* =========================
 127:Core/Src/clock.c ****      * 6. ÐŸÐµÑ€ÐµÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ SYSCLK Ð½Ð° PLL
 128:Core/Src/clock.c ****      * ========================= */
 129:Core/Src/clock.c **** 
 130:Core/Src/clock.c ****     // Ð’Ñ‹Ð±Ð¸Ñ€Ð°ÐµÐ¼ PLL ÐºÐ°Ðº Ð¸ÑÑ‚Ð¾Ñ‡Ð½Ð¸Ðº SYSCLK (SW = 10)
 131:Core/Src/clock.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
 187              		.loc 1 131 5 is_stmt 1 view .LVU49
 188 010a 154A     		ldr	r2, .L8
 189 010c 9368     		ldr	r3, [r2, #8]
 190 010e 23F00303 		bic	r3, r3, #3
 191 0112 43F00203 		orr	r3, r3, #2
 192 0116 9360     		str	r3, [r2, #8]
 132:Core/Src/clock.c ****     // Ð–Ð´ÐµÐ¼, Ð¿Ð¾ÐºÐ° ÑÑ‚Ð°Ñ‚ÑƒÑ (SWS) Ð¿Ð¾ÐºÐ°Ð¶ÐµÑ‚, Ñ‡Ñ‚Ð¾ SYSCLK = PLL (10)
 133:Core/Src/clock.c ****     while ((READ_BIT(RCC->CFGR, RCC_CFGR_SWS)) != RCC_CFGR_SWS_PLL)
 193              		.loc 1 133 5 view .LVU50
 194              	.L7:
 134:Core/Src/clock.c ****     {
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 7


 135:Core/Src/clock.c ****         // Ð–Ð´Ñ‘Ð¼
 136:Core/Src/clock.c ****     }
 195              		.loc 1 136 5 view .LVU51
 133:Core/Src/clock.c ****     {
 196              		.loc 1 133 48 discriminator 1 view .LVU52
 133:Core/Src/clock.c ****     {
 197              		.loc 1 133 13 is_stmt 0 discriminator 1 view .LVU53
 198 0118 114B     		ldr	r3, .L8
 199 011a 9B68     		ldr	r3, [r3, #8]
 200 011c 03F00C03 		and	r3, r3, #12
 133:Core/Src/clock.c ****     {
 201              		.loc 1 133 48 discriminator 1 view .LVU54
 202 0120 082B     		cmp	r3, #8
 203 0122 F9D1     		bne	.L7
 137:Core/Src/clock.c **** 
 138:Core/Src/clock.c ****     /* =========================
 139:Core/Src/clock.c ****      * 7. (ÐžÐ¿Ñ†Ð¸Ð¾Ð½Ð°Ð»ÑŒÐ½Ð¾) Ð’Ñ‹Ð²Ð¾Ð´Ð¸Ð¼ SYSCLK Ð½Ð° MCO2 (PC9) Ð´Ð»Ñ Ð¿Ñ€Ð¾Ð²ÐµÑ€ÐºÐ¸
 140:Core/Src/clock.c ****      * =========================
 141:Core/Src/clock.c ****      * MCO2 source = SYSCLK
 142:Core/Src/clock.c ****      * MCO2 prescaler = /5 (Ñ‡Ñ‚Ð¾Ð±Ñ‹ Ñ‡Ð°ÑÑ‚Ð¾Ñ‚Ð° Ð½Ðµ Ð±Ñ‹Ð»Ð° ÑÐ»Ð¸ÑˆÐºÐ¾Ð¼ Ð±Ð¾Ð»ÑŒÑˆÐ¾Ð¹)
 143:Core/Src/clock.c ****      * ÐÐ° PC9 Ð¿Ð¾Ð»ÑƒÑ‡Ð¸Ð¼ 168 / 5 â‰ˆ 33.6 ÐœÐ“Ñ†
 144:Core/Src/clock.c ****      */
 145:Core/Src/clock.c **** 
 146:Core/Src/clock.c ****     // Ð’ÐºÐ»ÑŽÑ‡Ð°ÐµÐ¼ Ñ‚Ð°ÐºÑ‚Ð¸Ñ€Ð¾Ð²Ð°Ð½Ð¸Ðµ Ð¿Ð¾Ñ€Ñ‚Ð° GPIOC (ÐµÑÐ»Ð¸ Ð²Ð´Ñ€ÑƒÐ³ Ð²Ñ‹ÑˆÐµ Ð½Ð
 147:Core/Src/clock.c ****     SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);
 204              		.loc 1 147 5 is_stmt 1 view .LVU55
 205 0124 0E49     		ldr	r1, .L8
 206 0126 0B6B     		ldr	r3, [r1, #48]
 207 0128 43F00403 		orr	r3, r3, #4
 208 012c 0B63     		str	r3, [r1, #48]
 148:Core/Src/clock.c **** 
 149:Core/Src/clock.c ****     // ÐÐ°ÑÑ‚Ñ€Ð°Ð¸Ð²Ð°ÐµÐ¼ PC9 Ð² Ñ€ÐµÐ¶Ð¸Ð¼ Ð°Ð»ÑŒÑ‚ÐµÑ€Ð½Ð°Ñ‚Ð¸Ð²Ð½Ð¾Ð¹ Ñ„ÑƒÐ½ÐºÑ†Ð¸Ð¸ (MODER9
 150:Core/Src/clock.c ****     MODIFY_REG(GPIOC->MODER,
 209              		.loc 1 150 5 view .LVU56
 210 012e 0F4B     		ldr	r3, .L8+12
 211 0130 1A68     		ldr	r2, [r3]
 212 0132 22F44022 		bic	r2, r2, #786432
 213 0136 42F40022 		orr	r2, r2, #524288
 214 013a 1A60     		str	r2, [r3]
 151:Core/Src/clock.c ****                GPIO_MODER_MODER9,
 152:Core/Src/clock.c ****                GPIO_MODER_MODER9_1); // 10b = AF
 153:Core/Src/clock.c **** 
 154:Core/Src/clock.c ****     // ÐœÐ°ÐºÑÐ¸Ð¼Ð°Ð»ÑŒÐ½Ð°Ñ ÑÐºÐ¾Ñ€Ð¾ÑÑ‚ÑŒ Ð´Ð»Ñ PC9
 155:Core/Src/clock.c ****     SET_BIT(GPIOC->OSPEEDR, GPIO_OSPEEDR_OSPEED9);
 215              		.loc 1 155 5 view .LVU57
 216 013c 9A68     		ldr	r2, [r3, #8]
 217 013e 42F44022 		orr	r2, r2, #786432
 218 0142 9A60     		str	r2, [r3, #8]
 156:Core/Src/clock.c **** 
 157:Core/Src/clock.c ****     // ÐÐ»ÑŒÑ‚ÐµÑ€Ð½Ð°Ñ‚Ð¸Ð²Ð½Ð°Ñ Ñ„ÑƒÐ½ÐºÑ†Ð¸Ñ AF0 Ð´Ð»Ñ MCO2: AFRH9 = 0000 (AF0)
 158:Core/Src/clock.c ****     MODIFY_REG(GPIOC->AFR[1],
 219              		.loc 1 158 5 view .LVU58
 220 0144 5A6A     		ldr	r2, [r3, #36]
 221 0146 22F0F002 		bic	r2, r2, #240
 222 014a 5A62     		str	r2, [r3, #36]
 159:Core/Src/clock.c ****                GPIO_AFRH_AFSEL9,
 160:Core/Src/clock.c ****                0U << GPIO_AFRH_AFSEL9_Pos);
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 8


 161:Core/Src/clock.c **** 
 162:Core/Src/clock.c ****     // ÐÐ°ÑÑ‚Ñ€Ð°Ð¸Ð²Ð°ÐµÐ¼ MCO2: Ð¸ÑÑ‚Ð¾Ñ‡Ð½Ð¸Ðº SYSCLK, Ð¿Ñ€ÐµÐ´Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»ÑŒ /5
 163:Core/Src/clock.c ****     MODIFY_REG(RCC->CFGR,
 223              		.loc 1 163 5 view .LVU59
 224 014c 8B68     		ldr	r3, [r1, #8]
 225 014e 23F07843 		bic	r3, r3, #-134217728
 226 0152 43F00053 		orr	r3, r3, #536870912
 227 0156 8B60     		str	r3, [r1, #8]
 164:Core/Src/clock.c ****                RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE,
 165:Core/Src/clock.c ****                (0b00 << RCC_CFGR_MCO2_Pos) |         // MCO2 source: SYSCLK
 166:Core/Src/clock.c ****                    (0b100 << RCC_CFGR_MCO2PRE_Pos)); // /5
 167:Core/Src/clock.c **** 
 168:Core/Src/clock.c ****     /* =========================
 169:Core/Src/clock.c ****      * 8. ÐžÐ±Ð½Ð¾Ð²Ð»ÑÐµÐ¼ SystemCoreClock (ÐµÑÐ»Ð¸ Ð¸ÑÐ¿Ð¾Ð»ÑŒÐ·ÑƒÐµÑˆÑŒ CMSIS)
 170:Core/Src/clock.c ****      * ========================= */
 171:Core/Src/clock.c **** 
 172:Core/Src/clock.c ****     SystemCoreClock = 168000000U;
 228              		.loc 1 172 5 view .LVU60
 229              		.loc 1 172 21 is_stmt 0 view .LVU61
 230 0158 054B     		ldr	r3, .L8+16
 231 015a 064A     		ldr	r2, .L8+20
 232 015c 1A60     		str	r2, [r3]
 173:Core/Src/clock.c **** }...
 233              		.loc 1 173 1 view .LVU62
 234 015e 7047     		bx	lr
 235              	.L9:
 236              		.align	2
 237              	.L8:
 238 0160 00380240 		.word	1073887232
 239 0164 00700040 		.word	1073770496
 240 0168 003C0240 		.word	1073888256
 241 016c 00080240 		.word	1073874944
 242 0170 00000000 		.word	SystemCoreClock
 243 0174 007A030A 		.word	168000000
 244              		.cfi_endproc
 245              	.LFE130:
 247              		.text
 248              	.Letext0:
 249              		.file 2 "C:/Users/user/Desktop/Tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/mach
 250              		.file 3 "C:/Users/user/Desktop/Tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/sys/
 251              		.file 4 "Core/Inc/../../CMSIS/Devices/STM32F4xx/Inc/STM32F429ZI/stm32f429xx.h"
 252              		.file 5 "CMSIS/Devices/STM32F4xx/Inc/system_stm32f4xx.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccB8q22h.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 clock.c
C:\Users\user\AppData\Local\Temp\ccB8q22h.s:21     .text.Clock_Init:00000000 $t
C:\Users\user\AppData\Local\Temp\ccB8q22h.s:27     .text.Clock_Init:00000000 Clock_Init
C:\Users\user\AppData\Local\Temp\ccB8q22h.s:238    .text.Clock_Init:00000160 $d

UNDEFINED SYMBOLS
SystemCoreClock
