IMEM.v,verilog,xil_defaultlib,../../../../my_static_pipeline_CPU.srcs/sources_1/ip/IMEM/sim/IMEM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
