#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Aug 30 18:54:18 2022
# Process ID: 93148
# Current directory: C:/ece4743/Lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent72320 C:\ece4743\Lab2\lab2\try_again.xpr
# Log file: C:/ece4743/Lab2/lab2/vivado.log
# Journal file: C:/ece4743/Lab2/lab2\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/Lab2/lab2/try_again.xpr
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/ece4743/Lab2/lab2/lab1 - Copy.v}}] -no_script -reset -force -quiet
remove_files  {{C:/ece4743/Lab2/lab2/lab1 - Copy.v}}
remove_files  {{C:/ece4743/Lab2/lab2/lab1 - Copy.v}}
export_ip_user_files -of_objects  [get_files {{C:/ece4743/Lab2/lab2/tb_lab1 - Copy.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/ece4743/Lab2/lab2/tb_lab1 - Copy.v}}
delete_fileset [ get_filesets utils_1 ]
import_files -norecurse C:/ece4743/Lab2/lab2/max3sint16b.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/Lab2/lab2/tb_max3sint16b.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source tb_max3sint16b.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_max3sint16b/uut}} 
run 10 us
save_wave_config {C:/ece4743/Lab2/lab2/tb_max3sint16b_time_impl.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/Lab2/lab2/tb_max3sint16b_time_impl.wcfg
set_property xsim.view C:/ece4743/Lab2/lab2/tb_max3sint16b_time_impl.wcfg [get_filesets sim_1]
close_sim
