
Code_ATSAM3X8E.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a80  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000084c  20000000  00082a80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004d8  20000850  000832d0  0002084c  2**3
                  ALLOC
  3 .stack        00000400  20000d28  000837a8  0002084c  2**0
                  ALLOC
  4 .heap         00000200  20001128  00083ba8  0002084c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020875  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000bff1  00000000  00000000  000208ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001c8c  00000000  00000000  0002c8bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001256  00000000  00000000  0002e54b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000003a0  00000000  00000000  0002f7a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002c8  00000000  00000000  0002fb41  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00014c97  00000000  00000000  0002fe09  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00007c39  00000000  00000000  00044aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00056567  00000000  00000000  0004c6d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000010cc  00000000  00000000  000a2c40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	28 11 00 20 65 01 08 00 61 01 08 00 61 01 08 00     (.. e...a...a...
   80010:	61 01 08 00 61 01 08 00 61 01 08 00 00 00 00 00     a...a...a.......
	...
   8002c:	61 01 08 00 61 01 08 00 00 00 00 00 61 01 08 00     a...a.......a...
   8003c:	2d 0b 08 00 61 01 08 00 61 01 08 00 61 01 08 00     -...a...a...a...
   8004c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   8005c:	61 01 08 00 b1 0c 08 00 61 01 08 00 00 00 00 00     a.......a.......
   8006c:	41 06 08 00 61 01 08 00 ed 05 08 00 61 01 08 00     A...a.......a...
	...
   80084:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   80094:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800a4:	00 00 00 00 61 01 08 00 61 01 08 00 61 01 08 00     ....a...a...a...
   800b4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800c4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800d4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800e4:	61 01 08 00 61 01 08 00 ad 04 08 00 61 01 08 00     a...a.......a...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000850 	.word	0x20000850
   80110:	00000000 	.word	0x00000000
   80114:	00082a80 	.word	0x00082a80

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00082a80 	.word	0x00082a80
   80154:	20000854 	.word	0x20000854
   80158:	00082a80 	.word	0x00082a80
   8015c:	00000000 	.word	0x00000000

00080160 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80160:	e7fe      	b.n	80160 <Dummy_Handler>
	...

00080164 <Reset_Handler>:
{
   80164:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80166:	4b11      	ldr	r3, [pc, #68]	; (801ac <Reset_Handler+0x48>)
   80168:	4a11      	ldr	r2, [pc, #68]	; (801b0 <Reset_Handler+0x4c>)
   8016a:	429a      	cmp	r2, r3
   8016c:	d009      	beq.n	80182 <Reset_Handler+0x1e>
   8016e:	4b0f      	ldr	r3, [pc, #60]	; (801ac <Reset_Handler+0x48>)
   80170:	4a0f      	ldr	r2, [pc, #60]	; (801b0 <Reset_Handler+0x4c>)
   80172:	e003      	b.n	8017c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80174:	6811      	ldr	r1, [r2, #0]
   80176:	6019      	str	r1, [r3, #0]
   80178:	3304      	adds	r3, #4
   8017a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   8017c:	490d      	ldr	r1, [pc, #52]	; (801b4 <Reset_Handler+0x50>)
   8017e:	428b      	cmp	r3, r1
   80180:	d3f8      	bcc.n	80174 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80182:	4b0d      	ldr	r3, [pc, #52]	; (801b8 <Reset_Handler+0x54>)
   80184:	e002      	b.n	8018c <Reset_Handler+0x28>
                *pDest++ = 0;
   80186:	2200      	movs	r2, #0
   80188:	601a      	str	r2, [r3, #0]
   8018a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8018c:	4a0b      	ldr	r2, [pc, #44]	; (801bc <Reset_Handler+0x58>)
   8018e:	4293      	cmp	r3, r2
   80190:	d3f9      	bcc.n	80186 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80192:	4b0b      	ldr	r3, [pc, #44]	; (801c0 <Reset_Handler+0x5c>)
   80194:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80198:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8019c:	4a09      	ldr	r2, [pc, #36]	; (801c4 <Reset_Handler+0x60>)
   8019e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   801a0:	4b09      	ldr	r3, [pc, #36]	; (801c8 <Reset_Handler+0x64>)
   801a2:	4798      	blx	r3
        main();
   801a4:	4b09      	ldr	r3, [pc, #36]	; (801cc <Reset_Handler+0x68>)
   801a6:	4798      	blx	r3
   801a8:	e7fe      	b.n	801a8 <Reset_Handler+0x44>
   801aa:	bf00      	nop
   801ac:	20000000 	.word	0x20000000
   801b0:	00082a80 	.word	0x00082a80
   801b4:	2000084c 	.word	0x2000084c
   801b8:	20000850 	.word	0x20000850
   801bc:	20000d28 	.word	0x20000d28
   801c0:	00080000 	.word	0x00080000
   801c4:	e000ed00 	.word	0xe000ed00
   801c8:	00080fe1 	.word	0x00080fe1
   801cc:	00080d91 	.word	0x00080d91

000801d0 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   801d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   801d4:	4a20      	ldr	r2, [pc, #128]	; (80258 <SystemInit+0x88>)
   801d6:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   801d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   801dc:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   801de:	4b1f      	ldr	r3, [pc, #124]	; (8025c <SystemInit+0x8c>)
   801e0:	6a1b      	ldr	r3, [r3, #32]
   801e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   801e6:	d107      	bne.n	801f8 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   801e8:	4a1d      	ldr	r2, [pc, #116]	; (80260 <SystemInit+0x90>)
   801ea:	4b1c      	ldr	r3, [pc, #112]	; (8025c <SystemInit+0x8c>)
   801ec:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   801ee:	4b1b      	ldr	r3, [pc, #108]	; (8025c <SystemInit+0x8c>)
   801f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   801f2:	f013 0f01 	tst.w	r3, #1
   801f6:	d0fa      	beq.n	801ee <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   801f8:	4a1a      	ldr	r2, [pc, #104]	; (80264 <SystemInit+0x94>)
   801fa:	4b18      	ldr	r3, [pc, #96]	; (8025c <SystemInit+0x8c>)
   801fc:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   801fe:	4b17      	ldr	r3, [pc, #92]	; (8025c <SystemInit+0x8c>)
   80200:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80202:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80206:	d0fa      	beq.n	801fe <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80208:	4a14      	ldr	r2, [pc, #80]	; (8025c <SystemInit+0x8c>)
   8020a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8020c:	f023 0303 	bic.w	r3, r3, #3
   80210:	f043 0301 	orr.w	r3, r3, #1
   80214:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80216:	4b11      	ldr	r3, [pc, #68]	; (8025c <SystemInit+0x8c>)
   80218:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8021a:	f013 0f08 	tst.w	r3, #8
   8021e:	d0fa      	beq.n	80216 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80220:	4a11      	ldr	r2, [pc, #68]	; (80268 <SystemInit+0x98>)
   80222:	4b0e      	ldr	r3, [pc, #56]	; (8025c <SystemInit+0x8c>)
   80224:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80226:	4b0d      	ldr	r3, [pc, #52]	; (8025c <SystemInit+0x8c>)
   80228:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8022a:	f013 0f02 	tst.w	r3, #2
   8022e:	d0fa      	beq.n	80226 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80230:	2211      	movs	r2, #17
   80232:	4b0a      	ldr	r3, [pc, #40]	; (8025c <SystemInit+0x8c>)
   80234:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80236:	4b09      	ldr	r3, [pc, #36]	; (8025c <SystemInit+0x8c>)
   80238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8023a:	f013 0f08 	tst.w	r3, #8
   8023e:	d0fa      	beq.n	80236 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80240:	2212      	movs	r2, #18
   80242:	4b06      	ldr	r3, [pc, #24]	; (8025c <SystemInit+0x8c>)
   80244:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80246:	4b05      	ldr	r3, [pc, #20]	; (8025c <SystemInit+0x8c>)
   80248:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8024a:	f013 0f08 	tst.w	r3, #8
   8024e:	d0fa      	beq.n	80246 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80250:	4a06      	ldr	r2, [pc, #24]	; (8026c <SystemInit+0x9c>)
   80252:	4b07      	ldr	r3, [pc, #28]	; (80270 <SystemInit+0xa0>)
   80254:	601a      	str	r2, [r3, #0]
   80256:	4770      	bx	lr
   80258:	400e0a00 	.word	0x400e0a00
   8025c:	400e0600 	.word	0x400e0600
   80260:	00370809 	.word	0x00370809
   80264:	01370809 	.word	0x01370809
   80268:	200d3f01 	.word	0x200d3f01
   8026c:	0501bd00 	.word	0x0501bd00
   80270:	20000000 	.word	0x20000000

00080274 <adc_driver_init>:
	// For more information about write protection registers, read ATSAM3X8E Data Sheet:
	// Page 574 - 674: 30. Synchronous Serial Controller (SSC)
	// Page 616: 30.9.17 SSC Write Protect Mode Register
	// Page 617: 30.9.18 SSC Write Protect Status Register
	uint8_t WPEN = 0;
	SSC->SSC_WPMR = (_SSC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80274:	4a29      	ldr	r2, [pc, #164]	; (8031c <adc_driver_init+0xa8>)
   80276:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   8027a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	| WPEN;                       // Set WPEN to disable pin write protect
	
	while (SSC->SSC_WPSR != 0) {
   8027e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   80282:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   80286:	2b00      	cmp	r3, #0
   80288:	d1f9      	bne.n	8027e <adc_driver_init+0xa>
	// Page 622: 31.5.3 Peripheral A or B Selection
	// Page 623: 31.5.4 Output Control
	// Page 634: 31.7.2 PIO Controller PIO Disable Register
	// Page 635: 31.7.3 PIO Controller PIO Status Register
	// Page 656: 31.7.24 PIO Peripheral AB Select Register
	PIOA->PIO_PDR = PIO_PDR_P16;  // Disable PIO control for PA16 (A0)
   8028a:	4b25      	ldr	r3, [pc, #148]	; (80320 <adc_driver_init+0xac>)
   8028c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   80290:	605a      	str	r2, [r3, #4]
	PIOA->PIO_ODR = PIO_ODR_P16;  // Ensure the pin is set as input (A0)
   80292:	615a      	str	r2, [r3, #20]
	
	while ((PIOA->PIO_PSR & PIO_PSR_P16) != 0) {
   80294:	4b22      	ldr	r3, [pc, #136]	; (80320 <adc_driver_init+0xac>)
   80296:	689b      	ldr	r3, [r3, #8]
   80298:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8029c:	d1fa      	bne.n	80294 <adc_driver_init+0x20>
	//
	// For more information about write protection registers, read ATSAM3X8E Data Sheet:
	// Page 1317 - 1354: 43. Analog-to-Digital Converter (ADC)
	// Page 1353: 43.7.20 ADC Write Protect Mode Register
	// Page 1354: 43.7.21 ADC Write Protect Status Register
	ADC->ADC_WPMR = (_ADC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   8029e:	4a21      	ldr	r2, [pc, #132]	; (80324 <adc_driver_init+0xb0>)
   802a0:	4b21      	ldr	r3, [pc, #132]	; (80328 <adc_driver_init+0xb4>)
   802a2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;                       // Set WPEN to disable pin write protect
	
	while (ADC->ADC_WPSR != 0) {
   802a6:	4b20      	ldr	r3, [pc, #128]	; (80328 <adc_driver_init+0xb4>)
   802a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   802ac:	2b00      	cmp	r3, #0
   802ae:	d1fa      	bne.n	802a6 <adc_driver_init+0x32>
	// Reset ADC to ensure it is in the known state
	//
	// For more information about ADC RESET register, read ATSAM3X8E Data Sheet:
	// Page 1317 - 1354: 43. Analog-to-Digital Converter (ADC)
	// Page 1332: 43.7.1 ADC Control Register
	ADC->ADC_CR = ADC_CR_SWRST;  // Reset ADC
   802b0:	4b1d      	ldr	r3, [pc, #116]	; (80328 <adc_driver_init+0xb4>)
   802b2:	2201      	movs	r2, #1
   802b4:	601a      	str	r2, [r3, #0]
	// Page 1322: 43.6.3 Conversion Resolution
	// Page 1325: 43.6.5 Conversion Triggers
	// Page 1329: 43.6.10 ADC Timings
	// Page 1333 - 1335: 43.7.2 ADC Mode Register
	uint8_t ADC_MR_LOWRES_BITS_12 = (0 << 4); // Bit 4: LOWRES = 0 (12-bit resolution)
	ADC->ADC_MR = ADC_MR_TRGEN_EN                 // Enable hardware triggers (TRGEN = 1)
   802b6:	4a1d      	ldr	r2, [pc, #116]	; (8032c <adc_driver_init+0xb8>)
   802b8:	605a      	str	r2, [r3, #4]
	// Pin PA16 is Analogue PIN 0 on Arduino DUE (A0)
	//  
	// For more information about ADC, read ATSAM3X8E Data Sheet:
	// Page 1317 - 1320: 43.5.5 I/O Lines
	// Page 1338: 43.7.5 ADC Channel Enable Register 
	ADC->ADC_CHER = ADC_CHER_CH7;
   802ba:	2280      	movs	r2, #128	; 0x80
   802bc:	611a      	str	r2, [r3, #16]
	//
	// For more information about PMC Write Protection, read ATSAM3X8E Data Sheet:
	// Page 526 - 566: 28. Power Management Controller (PMC)
	// Page 561: 28.15.21  PMC Write Protect Mode Register
	// Page 562: 28.15.22  PMC Write Protect Status Register
	PMC->PMC_WPMR = (_PMC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   802be:	4a1c      	ldr	r2, [pc, #112]	; (80330 <adc_driver_init+0xbc>)
   802c0:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
   802c4:	f503 7300 	add.w	r3, r3, #512	; 0x200
   802c8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;						  // Set WPEN to disable pin write protect
	
	while (PMC->PMC_WPSR != 0) {
   802cc:	4b19      	ldr	r3, [pc, #100]	; (80334 <adc_driver_init+0xc0>)
   802ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   802d2:	2b00      	cmp	r3, #0
   802d4:	d1fa      	bne.n	802cc <adc_driver_init+0x58>
	// Page 526: 28.2 Embedded Characteristics
	// Page 528 - 529: 28.7 Peripheral Clock Controller
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 563: 28.15.23  PMC Peripheral Clock Enable Register 1
	// Page 566: 28.15.26 PMC Peripheral Control Register
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_ADC << PMC_PCR_PID_Pos);
   802d6:	4a17      	ldr	r2, [pc, #92]	; (80334 <adc_driver_init+0xc0>)
   802d8:	4b17      	ldr	r3, [pc, #92]	; (80338 <adc_driver_init+0xc4>)
   802da:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_ADC - 32);
   802de:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   802e2:	f043 0320 	orr.w	r3, r3, #32
   802e6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	// WPEN = 0 (Disables the write protection if WPKEY corresponds to 0x54494D (“TIM” in ASCII))
	// _TC0_WRITE_PROTECT_KEY = 0x54494D (Idiot security to ensure the person who is writing to PWM signals has read the data sheet and understands the consequences of fucking up PWM registers, withouth this key no further PWM action can be made)
	//
	// For more information about Timer Write Protection, read ATSAM3X8E Data Sheet:
	// Page 5908: 36.7.20 TC Write Protection Mode Register
	TC0->TC_WPMR = (_TC0_WRITE_PROTECT_KEY << 8) // Set WPKEY
   802ea:	4b14      	ldr	r3, [pc, #80]	; (8033c <adc_driver_init+0xc8>)
   802ec:	4914      	ldr	r1, [pc, #80]	; (80340 <adc_driver_init+0xcc>)
   802ee:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 542: 8.15.4  PMC Peripheral Clock Enable Register 0
	// Page 566: 28.15.26 PMC Peripheral Control Register
	// Page 858 - 859: 36.5 Product Dependencies
	// Page 858 - 859: 36.5.1 I/O Lines
	PMC->PMC_PCER0 |= (1 << ID_TC0); // Enable TC0 clock
   802f2:	6911      	ldr	r1, [r2, #16]
   802f4:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
   802f8:	6111      	str	r1, [r2, #16]
	// 
	// For more information about Timers, read ATSAM3X8E Data Sheet:
	// Page 877: 36.6.14.5 Speed Measurement
	// Page 879: 36.7 Timer Counter (TC) User Interface
	// Page 883 - 886: 36.7.3 TC Channel Mode Register: Waveform Mode
	TC0->TC_CHANNEL[0].TC_CMR =   TC_CMR_WAVE                 // Waveform mode for TIOA trigger
   802fa:	f44f 221c 	mov.w	r2, #638976	; 0x9c000
   802fe:	605a      	str	r2, [r3, #4]
	// RA = RC * (1 - Duty Cycle (%) / 100)
	// RA = 840 * (1 - 60 / 100) = 84,000 * 0.4 = 336
	//
	// For more information about TC_RC, read ATSAM3X8E Data Sheet:
	// Page 889: 36.7.6 TC Register A
	TC0->TC_CHANNEL[0].TC_RA = 336;   // RA value for 60% duty cycle
   80300:	f44f 72a8 	mov.w	r2, #336	; 0x150
   80304:	615a      	str	r2, [r3, #20]
	// RC = f_TC / f_desired
	// RC = 42,000,000 Hz / 50,000 Hz = 840
	//
	// For more information about TC_RC, read ATSAM3X8E Data Sheet:
	// Page 891: 36.7.8 TC Register C
	TC0->TC_CHANNEL[0].TC_RC = 840;   // RC value for desired frequency (50 kHz)
   80306:	f44f 7252 	mov.w	r2, #840	; 0x348
   8030a:	61da      	str	r2, [r3, #28]

	// Start the Timer Counter for triggering
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   8030c:	2205      	movs	r2, #5
   8030e:	601a      	str	r2, [r3, #0]
	
	
	
	// Enable ADC (START) --------------------------------------------------
	// Begin ADC conversion (will wait for the first trigger from TIOA0)
	ADC->ADC_CR = ADC_CR_START;
   80310:	2202      	movs	r2, #2
   80312:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   80316:	601a      	str	r2, [r3, #0]
   80318:	4770      	bx	lr
   8031a:	bf00      	nop
   8031c:	53534300 	.word	0x53534300
   80320:	400e0e00 	.word	0x400e0e00
   80324:	41444300 	.word	0x41444300
   80328:	400c0000 	.word	0x400c0000
   8032c:	3f042903 	.word	0x3f042903
   80330:	504d4300 	.word	0x504d4300
   80334:	400e0600 	.word	0x400e0600
   80338:	10000025 	.word	0x10000025
   8033c:	40080000 	.word	0x40080000
   80340:	54494d00 	.word	0x54494d00

00080344 <adc_driver_read>:



uint16_t adc_driver_read() {
	// Wait until conversion is complete on channel 7
	while (!(ADC->ADC_ISR & ADC_ISR_EOC7));
   80344:	4b04      	ldr	r3, [pc, #16]	; (80358 <adc_driver_read+0x14>)
   80346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80348:	f013 0f80 	tst.w	r3, #128	; 0x80
   8034c:	d0fa      	beq.n	80344 <adc_driver_read>

	// Read conversion result from Channel 7
	return ADC->ADC_CDR[7];
   8034e:	4b02      	ldr	r3, [pc, #8]	; (80358 <adc_driver_read+0x14>)
   80350:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
   80352:	b280      	uxth	r0, r0
   80354:	4770      	bx	lr
   80356:	bf00      	nop
   80358:	400c0000 	.word	0x400c0000

0008035c <can_init>:
}



// Initialize the CAN controller
void can_init(CanInit init, uint8_t rxInterrupt) {
   8035c:	b430      	push	{r4, r5}
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1199: 40.8.1 CAN Controller Initialization
	
    // Disable CAN to configure
    CAN0->CAN_MR &= ~CAN_MR_CANEN;
   8035e:	4b27      	ldr	r3, [pc, #156]	; (803fc <can_init+0xa0>)
   80360:	681a      	ldr	r2, [r3, #0]
   80362:	f022 0201 	bic.w	r2, r2, #1
   80366:	601a      	str	r2, [r3, #0]

    // Configure GPIO for CAN
    PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80368:	4a25      	ldr	r2, [pc, #148]	; (80400 <can_init+0xa4>)
   8036a:	f44f 7440 	mov.w	r4, #768	; 0x300
   8036e:	6454      	str	r4, [r2, #68]	; 0x44
    PIOA->PIO_ABSR &= ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80370:	6f14      	ldr	r4, [r2, #112]	; 0x70
   80372:	f024 0403 	bic.w	r4, r4, #3
   80376:	6714      	str	r4, [r2, #112]	; 0x70
    PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80378:	2403      	movs	r4, #3
   8037a:	6054      	str	r4, [r2, #4]
    PIOA->PIO_PUER = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   8037c:	6654      	str	r4, [r2, #100]	; 0x64
	// Page 526 - 566: 28. Power Management Controller (PMC)
	// Page 526: 28.2 Embedded Characteristics
	// Page 528 - 529: 28.7 Peripheral Clock Controller
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 566: 28.15.26 PMC Peripheral Control Register
    PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos);
   8037e:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
   80382:	4c20      	ldr	r4, [pc, #128]	; (80404 <can_init+0xa8>)
   80384:	f8c2 410c 	str.w	r4, [r2, #268]	; 0x10c
    PMC->PMC_PCER1 |= (1 << (ID_CAN0 - 32));
   80388:	f8d2 4100 	ldr.w	r4, [r2, #256]	; 0x100
   8038c:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   80390:	f8c2 4100 	str.w	r4, [r2, #256]	; 0x100

    // Set CAN baud rate and timing
    CAN0->CAN_BR = init.reg;
   80394:	6158      	str	r0, [r3, #20]
	//
	// For more information CAN TX Setup and ID setup, read ATSAM3X8E Data Sheet:
	// Page 1188: 40.7.2 Mailbox Organization
	// Page 1188: 40.7.2.1 Message Acceptance Procedure
	// Page 1231: 40.9.14 CAN Message Mode Register
    CAN0->CAN_MB[TX_MAILBOX].CAN_MMR = CAN_MMR_MOT_MB_TX | (0 << CAN_MMR_PRIOR_Pos);
   80396:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
   8039a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	// Page 1201 - 1207: 40.8.3 CAN Controller Message Handling
	// Page 1202: Receive with Overwrite Mailbox
	// Page 1202 - 1203: Chaining Mailboxes
	
    // RX_MAILBOX_0: First mailbox in chain (Receive Mode) + Overwrite Mode
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MAM = 0; // Accept all messages
   8039e:	2500      	movs	r5, #0
   803a0:	f8c3 5224 	str.w	r5, [r3, #548]	; 0x224
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MID = CAN_MID_MIDE;
   803a4:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
   803a8:	f8c3 4228 	str.w	r4, [r3, #552]	; 0x228
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MMR = CAN_MMR_MOT_MB_RX_OVERWRITE; // Overwrite Mode
   803ac:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
   803b0:	f8c3 0220 	str.w	r0, [r3, #544]	; 0x220
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MCR |= CAN_MCR_MTCR; // Mark as ready to receive
   803b4:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
   803b8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   803bc:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c

    // RX_MAILBOX_1: Second mailbox in chain (Receive with Overwrite Mode)
	// NOTE: SInce RX_MAILBOX_0 is in overwrite mode, this mailbox is disabled
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MAM = 0; // Accept all messages
   803c0:	f8c3 5244 	str.w	r5, [r3, #580]	; 0x244
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MID = CAN_MID_MIDE;
   803c4:	f8c3 4248 	str.w	r4, [r3, #584]	; 0x248
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MMR = CAN_MMR_MOT_MB_RX_OVERWRITE;
   803c8:	f8c3 0240 	str.w	r0, [r3, #576]	; 0x240
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MCR |= CAN_MCR_MTCR; // Mark as ready to receive
   803cc:	f8d3 225c 	ldr.w	r2, [r3, #604]	; 0x25c
   803d0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   803d4:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	//
	// For information about CAN Buss, read ATSAM3X8E Data Sheet:
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1200 - 1201: 40.8.2 CAN Controller Interrupt Handling
    if (rxInterrupt) {
   803d8:	b141      	cbz	r1, 803ec <can_init+0x90>
        CAN0->CAN_IER |= (1 << RX_MAILBOX_0) | (1 << RX_MAILBOX_1);
   803da:	461a      	mov	r2, r3
   803dc:	685b      	ldr	r3, [r3, #4]
   803de:	f043 0306 	orr.w	r3, r3, #6
   803e2:	6053      	str	r3, [r2, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   803e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
   803e8:	4b07      	ldr	r3, [pc, #28]	; (80408 <can_init+0xac>)
   803ea:	605a      	str	r2, [r3, #4]
        NVIC_EnableIRQ(ID_CAN0);
    }

    // Enable CAN controller
    CAN0->CAN_MR |= CAN_MR_CANEN;
   803ec:	4a03      	ldr	r2, [pc, #12]	; (803fc <can_init+0xa0>)
   803ee:	6813      	ldr	r3, [r2, #0]
   803f0:	f043 0301 	orr.w	r3, r3, #1
   803f4:	6013      	str	r3, [r2, #0]
}
   803f6:	bc30      	pop	{r4, r5}
   803f8:	4770      	bx	lr
   803fa:	bf00      	nop
   803fc:	400b4000 	.word	0x400b4000
   80400:	400e0e00 	.word	0x400e0e00
   80404:	1000102b 	.word	0x1000102b
   80408:	e000e100 	.word	0xe000e100

0008040c <can_tx>:



// Send a CAN message using TX mailbox
void can_tx(CanMsg m) {
   8040c:	b084      	sub	sp, #16
   8040e:	ab04      	add	r3, sp, #16
   80410:	e903 0007 	stmdb	r3, {r0, r1, r2}
	
    // Wait until TX mailbox is ready
	//
	// For information about CAN Buss, read ATSAM3X8E Data Sheet:
	// Page 1235 - 1237: 40.9.18 CAN Message Status Register
    while (!(CAN0->CAN_MB[TX_MAILBOX].CAN_MSR & CAN_MSR_MRDY)) {};
   80414:	4b0f      	ldr	r3, [pc, #60]	; (80454 <can_tx+0x48>)
   80416:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8041a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8041e:	d0f9      	beq.n	80414 <can_tx+0x8>
	//
	// For more information CAN ID setup, read ATSAM3X8E Data Sheet:
	// Page 1188: 40.7.2 Mailbox Organization
	// Page 1188: 40.7.2.1 Message Acceptance Procedure
	// Page 1233: 40.9.16 CAN Message ID Register
	CAN0->CAN_MB[TX_MAILBOX].CAN_MID = CAN_MID_MIDvA(m.id) | CAN_MID_MIDE; // Set CAN ID and enable extended frame format
   80420:	f89d 3004 	ldrb.w	r3, [sp, #4]
   80424:	049b      	lsls	r3, r3, #18
   80426:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   8042a:	4a0a      	ldr	r2, [pc, #40]	; (80454 <can_tx+0x48>)
   8042c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
    // Load message data into mailbox
	//
	// For more information CAN Data Registers, read ATSAM3X8E Data Sheet:
	// Page 1238: 40.9.19 CAN Message Data Low Register
	// Page 1239: 40.9.20 CAN Message Data High Register
    CAN0->CAN_MB[TX_MAILBOX].CAN_MDL = m.dword[0];
   80430:	9b02      	ldr	r3, [sp, #8]
   80432:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    CAN0->CAN_MB[TX_MAILBOX].CAN_MDH = m.dword[1];
   80436:	9b03      	ldr	r3, [sp, #12]
   80438:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218
	// Most of the time it should be 8 bytes long, but in case to much we mask the length
	//
	// For information about CAN Buss, read ATSAM3X8E Data Sheet:
	// Page 1235 - 1237: 40.9.18 CAN Message Status Register
	// Page 1240 - 1241: 40.9.21 CAN Message Control Register
	uint8_t length_modified = m.length > 8 ? 8 : m.length;  // Limit message length to a maximum of 8 bytes
   8043c:	f89d 3005 	ldrb.w	r3, [sp, #5]
   80440:	2b08      	cmp	r3, #8
   80442:	bf28      	it	cs
   80444:	2308      	movcs	r3, #8
    CAN0->CAN_MB[TX_MAILBOX].CAN_MCR = (length_modified << CAN_MCR_MDLC_Pos) | CAN_MCR_MTCR;
   80446:	041b      	lsls	r3, r3, #16
   80448:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8044c:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
}
   80450:	b004      	add	sp, #16
   80452:	4770      	bx	lr
   80454:	400b4000 	.word	0x400b4000

00080458 <can_rx>:
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1201 - 1207: 40.8.3 CAN Controller Message Handling
	
    // Check if RX mailbox has a new message
    if (!(CAN0->CAN_MB[mailbox].CAN_MSR & CAN_MSR_MRDY)) {
   80458:	014b      	lsls	r3, r1, #5
   8045a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8045e:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80462:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80466:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8046a:	d01c      	beq.n	804a6 <can_rx+0x4e>
        return 0;
    }

    // Retrieve message ID and data length
    m->id = (uint8_t)((CAN0->CAN_MB[mailbox].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   8046c:	0149      	lsls	r1, r1, #5
   8046e:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   80472:	f501 2130 	add.w	r1, r1, #720896	; 0xb0000
   80476:	f8d1 3208 	ldr.w	r3, [r1, #520]	; 0x208
   8047a:	f3c3 4387 	ubfx	r3, r3, #18, #8
   8047e:	7003      	strb	r3, [r0, #0]
    m->length = (uint8_t)((CAN0->CAN_MB[mailbox].CAN_MCR & CAN_MCR_MDLC_Msk) >> CAN_MCR_MDLC_Pos);
   80480:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   80484:	f3c3 4303 	ubfx	r3, r3, #16, #4
   80488:	7043      	strb	r3, [r0, #1]

    // Retrieve message data
    m->dword[0] = CAN0->CAN_MB[mailbox].CAN_MDL;
   8048a:	f8d1 3214 	ldr.w	r3, [r1, #532]	; 0x214
   8048e:	6043      	str	r3, [r0, #4]
    m->dword[1] = CAN0->CAN_MB[mailbox].CAN_MDH;
   80490:	f8d1 3218 	ldr.w	r3, [r1, #536]	; 0x218
   80494:	6083      	str	r3, [r0, #8]

    // Reset mailbox for new reception
    CAN0->CAN_MB[mailbox].CAN_MCR |= CAN_MCR_MTCR;
   80496:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   8049a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8049e:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
    return 1;
   804a2:	2001      	movs	r0, #1
   804a4:	4770      	bx	lr
        return 0;
   804a6:	2000      	movs	r0, #0
}
   804a8:	4770      	bx	lr
	...

000804ac <CAN0_Handler>:



// CAN interrupt handler
void CAN0_Handler(void) {
   804ac:	b510      	push	{r4, lr}
   804ae:	b084      	sub	sp, #16
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1200 - 1201: 40.8.2 CAN Controller Interrupt Handling
	
	CanMsg received_msg;
	uint32_t can_sr = CAN0->CAN_SR;
   804b0:	4b1c      	ldr	r3, [pc, #112]	; (80524 <CAN0_Handler+0x78>)
   804b2:	691c      	ldr	r4, [r3, #16]

	// Check if RX_MAILBOX_0 received a message
	if (can_sr & (1 << RX_MAILBOX_0)) {
   804b4:	f014 0f02 	tst.w	r4, #2
   804b8:	d109      	bne.n	804ce <CAN0_Handler+0x22>
			//printf("%d", (int8_t)(can_rx_message_buffer.byte[7]));printf("\n\r");
		}
	}

	// Check if RX_MAILBOX_1 received a message
	if (can_sr & (1 << RX_MAILBOX_1)) {
   804ba:	f014 0f04 	tst.w	r4, #4
   804be:	d12c      	bne.n	8051a <CAN0_Handler+0x6e>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   804c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
   804c4:	4b18      	ldr	r3, [pc, #96]	; (80528 <CAN0_Handler+0x7c>)
   804c6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
			//can_printmsg(received_msg);
		}
	}

	NVIC_ClearPendingIRQ(ID_CAN0);
}
   804ca:	b004      	add	sp, #16
   804cc:	bd10      	pop	{r4, pc}
		if (can_rx(&received_msg, RX_MAILBOX_0)) {
   804ce:	2101      	movs	r1, #1
   804d0:	a801      	add	r0, sp, #4
   804d2:	4b16      	ldr	r3, [pc, #88]	; (8052c <CAN0_Handler+0x80>)
   804d4:	4798      	blx	r3
   804d6:	2800      	cmp	r0, #0
   804d8:	d0ef      	beq.n	804ba <CAN0_Handler+0xe>
			can_rx_message_buffer.id = received_msg.id;
   804da:	f89d 2004 	ldrb.w	r2, [sp, #4]
   804de:	4b14      	ldr	r3, [pc, #80]	; (80530 <CAN0_Handler+0x84>)
   804e0:	701a      	strb	r2, [r3, #0]
			can_rx_message_buffer.length = received_msg.length;
   804e2:	f89d 2005 	ldrb.w	r2, [sp, #5]
   804e6:	705a      	strb	r2, [r3, #1]
			can_rx_message_buffer.byte[0] = received_msg.byte[0];
   804e8:	f89d 2008 	ldrb.w	r2, [sp, #8]
   804ec:	711a      	strb	r2, [r3, #4]
			can_rx_message_buffer.byte[1] = received_msg.byte[1];
   804ee:	f89d 2009 	ldrb.w	r2, [sp, #9]
   804f2:	715a      	strb	r2, [r3, #5]
			can_rx_message_buffer.byte[2] = received_msg.byte[2];
   804f4:	f89d 200a 	ldrb.w	r2, [sp, #10]
   804f8:	719a      	strb	r2, [r3, #6]
			can_rx_message_buffer.byte[3] = received_msg.byte[3];
   804fa:	f89d 200b 	ldrb.w	r2, [sp, #11]
   804fe:	71da      	strb	r2, [r3, #7]
			can_rx_message_buffer.byte[4] = received_msg.byte[4];
   80500:	f89d 200c 	ldrb.w	r2, [sp, #12]
   80504:	721a      	strb	r2, [r3, #8]
			can_rx_message_buffer.byte[5] = received_msg.byte[5];
   80506:	f89d 200d 	ldrb.w	r2, [sp, #13]
   8050a:	725a      	strb	r2, [r3, #9]
			can_rx_message_buffer.byte[6] = received_msg.byte[6];
   8050c:	f89d 200e 	ldrb.w	r2, [sp, #14]
   80510:	729a      	strb	r2, [r3, #10]
			can_rx_message_buffer.byte[7] = received_msg.byte[7];
   80512:	f89d 200f 	ldrb.w	r2, [sp, #15]
   80516:	72da      	strb	r2, [r3, #11]
   80518:	e7cf      	b.n	804ba <CAN0_Handler+0xe>
		if (can_rx(&received_msg, RX_MAILBOX_1)) {
   8051a:	2102      	movs	r1, #2
   8051c:	a801      	add	r0, sp, #4
   8051e:	4b03      	ldr	r3, [pc, #12]	; (8052c <CAN0_Handler+0x80>)
   80520:	4798      	blx	r3
   80522:	e7cd      	b.n	804c0 <CAN0_Handler+0x14>
   80524:	400b4000 	.word	0x400b4000
   80528:	e000e100 	.word	0xe000e100
   8052c:	00080459 	.word	0x00080459
   80530:	20000ce4 	.word	0x20000ce4

00080534 <can_get_latest_message>:



CanMsg can_get_latest_message() {
   80534:	4603      	mov	r3, r0
	return can_rx_message_buffer;
   80536:	4a03      	ldr	r2, [pc, #12]	; (80544 <can_get_latest_message+0x10>)
   80538:	ca07      	ldmia	r2, {r0, r1, r2}
   8053a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   8053e:	4618      	mov	r0, r3
   80540:	4770      	bx	lr
   80542:	bf00      	nop
   80544:	20000ce4 	.word	0x20000ce4

00080548 <debug_led_blink>:
#define _SSC_WRITE_PROTECT_KEY 0x535343
#define _PMC_WRITE_PROTECT_KEY 0x504D43



void debug_led_blink(void) {
   80548:	b570      	push	{r4, r5, r6, lr}
	// Set pin 49 HIGH
	PIOC->PIO_SODR |= PIO_PC14;
   8054a:	4c0a      	ldr	r4, [pc, #40]	; (80574 <debug_led_blink+0x2c>)
   8054c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8054e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   80552:	6323      	str	r3, [r4, #48]	; 0x30
	time_spinFor(msecs(100));  // Delay for 100 ms
   80554:	2064      	movs	r0, #100	; 0x64
   80556:	2100      	movs	r1, #0
   80558:	4e07      	ldr	r6, [pc, #28]	; (80578 <debug_led_blink+0x30>)
   8055a:	47b0      	blx	r6
   8055c:	4d07      	ldr	r5, [pc, #28]	; (8057c <debug_led_blink+0x34>)
   8055e:	47a8      	blx	r5

	// Set pin 49 LOW
	PIOC->PIO_CODR |= PIO_PC14;
   80560:	6b63      	ldr	r3, [r4, #52]	; 0x34
   80562:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   80566:	6363      	str	r3, [r4, #52]	; 0x34
	time_spinFor(msecs(200));  // Delay for 200 ms
   80568:	20c8      	movs	r0, #200	; 0xc8
   8056a:	2100      	movs	r1, #0
   8056c:	47b0      	blx	r6
   8056e:	47a8      	blx	r5
   80570:	bd70      	pop	{r4, r5, r6, pc}
   80572:	bf00      	nop
   80574:	400e1200 	.word	0x400e1200
   80578:	00080b89 	.word	0x00080b89
   8057c:	00080bbd 	.word	0x00080bbd

00080580 <debug_led_init>:
}

void debug_led_init(void) {
   80580:	b510      	push	{r4, lr}
	// For more information about write protection registers, read ATSAM3X8E Data Sheet:
	// Page 574 - 674: 30. Synchronous Serial Controller (SSC)
	// Page 616: 30.9.17 SSC Write Protect Mode Register
	// Page 617: 30.9.18 SSC Write Protect Status Register
	uint8_t WPEN = 0;
	SSC->SSC_WPMR = (_SSC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80582:	4a15      	ldr	r2, [pc, #84]	; (805d8 <debug_led_init+0x58>)
   80584:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   80588:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	| WPEN;                       // Set WPEN to disable pin write protect
	
	while (SSC->SSC_WPSR != 0) {
   8058c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   80590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   80594:	2b00      	cmp	r3, #0
   80596:	d1f9      	bne.n	8058c <debug_led_init+0xc>
	//
	// For more information about PMC Write Protection, read ATSAM3X8E Data Sheet:
	// Page 526 - 566: 28. Power Management Controller (PMC)
	// Page 561: 28.15.21  PMC Write Protect Mode Register
	// Page 562: 28.15.22  PMC Write Protect Status Register
	PMC->PMC_WPMR = (_PMC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80598:	4a10      	ldr	r2, [pc, #64]	; (805dc <debug_led_init+0x5c>)
   8059a:	4b11      	ldr	r3, [pc, #68]	; (805e0 <debug_led_init+0x60>)
   8059c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	| WPEN;						  // Set WPEN to disable pin write protect
	
	while (PMC->PMC_WPSR != 0) {
   805a0:	4b0f      	ldr	r3, [pc, #60]	; (805e0 <debug_led_init+0x60>)
   805a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   805a6:	2b00      	cmp	r3, #0
   805a8:	d1fa      	bne.n	805a0 <debug_led_init+0x20>
	// PMC_PCER0 is the PMC Peripheral Clock Enable Register 0.
	// Setting a bit in PMC_PCER0 enables the clock for the corresponding peripheral,
	// specified by a Peripheral ID (PID) defined in the datasheet.
	// Here, we use Peripheral ID 13 (PID13) to enable PIOC.
	
	PMC->PMC_PCER0 |= PMC_PCER0_PID13; // Enable power to PIO Port C via PMC
   805aa:	4a0d      	ldr	r2, [pc, #52]	; (805e0 <debug_led_init+0x60>)
   805ac:	6913      	ldr	r3, [r2, #16]
   805ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   805b2:	6113      	str	r3, [r2, #16]
	
	// Enable the PIO controller for PORT C
	// PIO_PC14 => PIN49
	PIOC->PIO_PER |= PIO_PC14;  // Enable PIO control
   805b4:	4b0b      	ldr	r3, [pc, #44]	; (805e4 <debug_led_init+0x64>)
   805b6:	681a      	ldr	r2, [r3, #0]
   805b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   805bc:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER |= PIO_PC14;  // Set PIO to Output Enabled Mode
   805be:	691a      	ldr	r2, [r3, #16]
   805c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   805c4:	611a      	str	r2, [r3, #16]
	
	// Blink for a few times to showcase that the debugging LED works
	for (uint8_t i = 0; i < 5; i++) {
   805c6:	2400      	movs	r4, #0
   805c8:	e003      	b.n	805d2 <debug_led_init+0x52>
		debug_led_blink();
   805ca:	4b07      	ldr	r3, [pc, #28]	; (805e8 <debug_led_init+0x68>)
   805cc:	4798      	blx	r3
	for (uint8_t i = 0; i < 5; i++) {
   805ce:	3401      	adds	r4, #1
   805d0:	b2e4      	uxtb	r4, r4
   805d2:	2c04      	cmp	r4, #4
   805d4:	d9f9      	bls.n	805ca <debug_led_init+0x4a>
	}
}
   805d6:	bd10      	pop	{r4, pc}
   805d8:	53534300 	.word	0x53534300
   805dc:	504d4300 	.word	0x504d4300
   805e0:	400e0600 	.word	0x400e0600
   805e4:	400e1200 	.word	0x400e1200
   805e8:	00080549 	.word	0x00080549

000805ec <PIOC_Handler>:


// Encoder Channel A: Interrupt service routine
void PIOC_Handler(void) {
	// Check if interrupt is from Encoder Channel A
	if ((PIOC->PIO_ISR & _ENCODER_A_PIN) == _ENCODER_A_PIN) {
   805ec:	4b10      	ldr	r3, [pc, #64]	; (80630 <PIOC_Handler+0x44>)
   805ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   805f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   805f4:	d012      	beq.n	8061c <PIOC_Handler+0x30>
		// Read the states of encoder channels A and B
		uint8_t encoder_a_state = (PIOC->PIO_PDSR & _ENCODER_A_PIN) ? 1 : 0; // Read current state of Channel A
   805f6:	4b0e      	ldr	r3, [pc, #56]	; (80630 <PIOC_Handler+0x44>)
   805f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		uint8_t encoder_b_state = (PIOA->PIO_PDSR & _ENCODER_B_PIN) ? 1 : 0; // Read current state of Channel B
   805fa:	4a0e      	ldr	r2, [pc, #56]	; (80634 <PIOC_Handler+0x48>)
   805fc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
   805fe:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000

		// Compare the states of A and B
		// If neither condition is met, it will ignore
		if (encoder_a_state == 1 &&  encoder_b_state == 0) {
   80602:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
   80606:	d00a      	beq.n	8061e <PIOC_Handler+0x32>
   80608:	b94a      	cbnz	r2, 8061e <PIOC_Handler+0x32>
			encoder_steps++;
   8060a:	4a0b      	ldr	r2, [pc, #44]	; (80638 <PIOC_Handler+0x4c>)
   8060c:	6813      	ldr	r3, [r2, #0]
   8060e:	3301      	adds	r3, #1
   80610:	6013      	str	r3, [r2, #0]
   80612:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80616:	4b09      	ldr	r3, [pc, #36]	; (8063c <PIOC_Handler+0x50>)
   80618:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   8061c:	4770      	bx	lr
		}
		else if (encoder_a_state == 1 &&  encoder_b_state == 1) {
   8061e:	2b00      	cmp	r3, #0
   80620:	d0f7      	beq.n	80612 <PIOC_Handler+0x26>
   80622:	2a00      	cmp	r2, #0
   80624:	d0f5      	beq.n	80612 <PIOC_Handler+0x26>
			encoder_steps--;
   80626:	4a04      	ldr	r2, [pc, #16]	; (80638 <PIOC_Handler+0x4c>)
   80628:	6813      	ldr	r3, [r2, #0]
   8062a:	3b01      	subs	r3, #1
   8062c:	6013      	str	r3, [r2, #0]
   8062e:	e7f0      	b.n	80612 <PIOC_Handler+0x26>
   80630:	400e1200 	.word	0x400e1200
   80634:	400e0e00 	.word	0x400e0e00
   80638:	2000086c 	.word	0x2000086c
   8063c:	e000e100 	.word	0xe000e100

00080640 <PIOA_Handler>:
}

// Encoder Channel B: Interrupt service routine
void PIOA_Handler(void) {
	// Check if interrupt is from Encoder Channel B
	if ((PIOA->PIO_ISR & _ENCODER_B_PIN) == _ENCODER_B_PIN) {
   80640:	4b05      	ldr	r3, [pc, #20]	; (80658 <PIOA_Handler+0x18>)
   80642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   80644:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
   80648:	d004      	beq.n	80654 <PIOA_Handler+0x14>
   8064a:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8064e:	4b03      	ldr	r3, [pc, #12]	; (8065c <PIOA_Handler+0x1c>)
   80650:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   80654:	4770      	bx	lr
   80656:	bf00      	nop
   80658:	400e0e00 	.word	0x400e0e00
   8065c:	e000e100 	.word	0xe000e100

00080660 <encoder_driver_init>:
	// For more information about PMC, read ATSAM3X8E Data Sheet:
	// Page 38 - 46: 9. Peripherals
	// Page 38 - 39: 9.1 Peripheral Identifiers
	// Page 526 - 573: 28. Power Management Controller (PMC)
	// Page 542: 28.15.4  PMC Peripheral Clock Enable Register 0
	PMC->PMC_PCER0 |= PMC_PCER0_PID13 | PMC_PCER0_PID11;
   80660:	4a1e      	ldr	r2, [pc, #120]	; (806dc <encoder_driver_init+0x7c>)
   80662:	6913      	ldr	r3, [r2, #16]
   80664:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
   80668:	6113      	str	r3, [r2, #16]
	
	// Configure Encoder Pins
	// PA29 (ENC_A_PIN) as input
	// PC25 (ENC_B_PIN) as input
	PIOA->PIO_PER |= _ENCODER_A_PIN;    // Enable control of PIO
   8066a:	4b1d      	ldr	r3, [pc, #116]	; (806e0 <encoder_driver_init+0x80>)
   8066c:	681a      	ldr	r2, [r3, #0]
   8066e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
   80672:	601a      	str	r2, [r3, #0]
	PIOA->PIO_ODR |= _ENCODER_A_PIN;    // Configure as input
   80674:	695a      	ldr	r2, [r3, #20]
   80676:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
   8067a:	615a      	str	r2, [r3, #20]
	
	PIOC->PIO_PER |= _ENCODER_B_PIN;    // Enable control of PIO
   8067c:	4a19      	ldr	r2, [pc, #100]	; (806e4 <encoder_driver_init+0x84>)
   8067e:	6811      	ldr	r1, [r2, #0]
   80680:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
   80684:	6011      	str	r1, [r2, #0]
	PIOC->PIO_ODR |= _ENCODER_B_PIN;    // Configure as input
   80686:	6951      	ldr	r1, [r2, #20]
   80688:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
   8068c:	6151      	str	r1, [r2, #20]
	// Page 625 - 626: 31.5.10 Input Edge/Level Interrupt
	// Page 627: 31.5.10.4 Falling/Rising Edge or Low/High Level Detection Configuration.
	// Page 631 - 632: 31.7 Parallel Input/Output Controller (PIO) User Interface
	// Page 664: 31.7.32 Additional Interrupt Modes Enable Register
	// Page 671: 31.7.39 Rising Edge/High Level Select Register
	PIOC->PIO_AIMER |= _ENCODER_A_PIN;     // Additional mode for Channel A
   8068e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
   80692:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
   80696:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
	PIOC->PIO_REHLSR |= _ENCODER_A_PIN;    // Rising edge detection for Channel A
   8069a:	f8d2 10d4 	ldr.w	r1, [r2, #212]	; 0xd4
   8069e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
   806a2:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
	
	PIOA->PIO_AIMER |= _ENCODER_B_PIN;     // Additional mode for Channel B
   806a6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
   806aa:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
   806ae:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
	PIOA->PIO_REHLSR |= _ENCODER_B_PIN;    // Rising edge detection for Channel B
   806b2:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
   806b6:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
   806ba:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
	// Enable Interrupts
	//
	// For more information about Interrupts, read ATSAM3X8E Data Sheet:
	// Page 618 - 675: 31. Parallel Input/Output Controller (PIO)
	// Page 646: 31.7.14 PIO Controller Interrupt Enable Register
	PIOC->PIO_IER = _ENCODER_A_PIN;    // Enable interrupt on Encoder Pin A
   806be:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   806c2:	6411      	str	r1, [r2, #64]	; 0x40
	PIOA->PIO_IER = _ENCODER_B_PIN;    // Enable interrupt on Encoder Pin B
   806c4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806c8:	641a      	str	r2, [r3, #64]	; 0x40
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   806ca:	4b07      	ldr	r3, [pc, #28]	; (806e8 <encoder_driver_init+0x88>)
   806cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   806d0:	601a      	str	r2, [r3, #0]
   806d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
   806d6:	601a      	str	r2, [r3, #0]
   806d8:	4770      	bx	lr
   806da:	bf00      	nop
   806dc:	400e0600 	.word	0x400e0600
   806e0:	400e0e00 	.word	0x400e0e00
   806e4:	400e1200 	.word	0x400e1200
   806e8:	e000e100 	.word	0xe000e100

000806ec <encoder_driver_get_position>:



int8_t encoder_driver_get_position() {
	// Calculate the position as a percentage of _ENCODER_STEP_MAX
	int8_t encoder_position_percent = (int8_t)((encoder_steps * 100) / _ENCODER_STEP_MAX);
   806ec:	4b06      	ldr	r3, [pc, #24]	; (80708 <encoder_driver_get_position+0x1c>)
   806ee:	6818      	ldr	r0, [r3, #0]
   806f0:	2364      	movs	r3, #100	; 0x64
   806f2:	fb03 f300 	mul.w	r3, r3, r0
   806f6:	4805      	ldr	r0, [pc, #20]	; (8070c <encoder_driver_get_position+0x20>)
   806f8:	fb80 2003 	smull	r2, r0, r0, r3
   806fc:	17db      	asrs	r3, r3, #31
   806fe:	ebc3 2060 	rsb	r0, r3, r0, asr #9

	return encoder_position_percent;
   80702:	b240      	sxtb	r0, r0
   80704:	4770      	bx	lr
   80706:	bf00      	nop
   80708:	2000086c 	.word	0x2000086c
   8070c:	5ea306d7 	.word	0x5ea306d7

00080710 <ir_led_driver_init>:

#include "ir_led_driver.h"



void ir_led_driver_init() {
   80710:	b508      	push	{r3, lr}
	// Initialize A0 Pin to sample IR LED
	adc_driver_init();
   80712:	4b01      	ldr	r3, [pc, #4]	; (80718 <ir_led_driver_init+0x8>)
   80714:	4798      	blx	r3
   80716:	bd08      	pop	{r3, pc}
   80718:	00080275 	.word	0x00080275

0008071c <ir_led_driver_get_status>:
}



uint8_t ir_led_driver_get_status() {
   8071c:	b538      	push	{r3, r4, r5, lr}

	// Get samples
	uint16_t samples_raw[_IR_LED_SAMPLE_NUM];
	uint32_t sum = 0;
	
	for (uint16_t i = 0; i < _IR_LED_SAMPLE_NUM; i++) {
   8071e:	2400      	movs	r4, #0
	uint32_t sum = 0;
   80720:	4625      	mov	r5, r4
	for (uint16_t i = 0; i < _IR_LED_SAMPLE_NUM; i++) {
   80722:	e004      	b.n	8072e <ir_led_driver_get_status+0x12>
		samples_raw[i] = adc_driver_read();
   80724:	4b0b      	ldr	r3, [pc, #44]	; (80754 <ir_led_driver_get_status+0x38>)
   80726:	4798      	blx	r3
		sum += samples_raw[i];
   80728:	4405      	add	r5, r0
	for (uint16_t i = 0; i < _IR_LED_SAMPLE_NUM; i++) {
   8072a:	3401      	adds	r4, #1
   8072c:	b2a4      	uxth	r4, r4
   8072e:	2c3f      	cmp	r4, #63	; 0x3f
   80730:	d9f8      	bls.n	80724 <ir_led_driver_get_status+0x8>
	}
	
	// Apply a simple moving average filter
	uint16_t average = sum / _IR_LED_SAMPLE_NUM;
   80732:	f3c5 158f 	ubfx	r5, r5, #6, #16

	// Compare the average to the threshold
	if (average < _IR_LED_THRESHOLD) {
   80736:	f240 33dd 	movw	r3, #989	; 0x3dd
   8073a:	429d      	cmp	r5, r3
   8073c:	d905      	bls.n	8074a <ir_led_driver_get_status+0x2e>
		last_status = 1; // Blocked
	}
	else {
		last_status = 0; // NOT Blocked
   8073e:	2200      	movs	r2, #0
   80740:	4b05      	ldr	r3, [pc, #20]	; (80758 <ir_led_driver_get_status+0x3c>)
   80742:	701a      	strb	r2, [r3, #0]
	}
	
	return last_status;
   80744:	4b04      	ldr	r3, [pc, #16]	; (80758 <ir_led_driver_get_status+0x3c>)
   80746:	7818      	ldrb	r0, [r3, #0]
   80748:	bd38      	pop	{r3, r4, r5, pc}
		last_status = 1; // Blocked
   8074a:	2201      	movs	r2, #1
   8074c:	4b02      	ldr	r3, [pc, #8]	; (80758 <ir_led_driver_get_status+0x3c>)
   8074e:	701a      	strb	r2, [r3, #0]
   80750:	e7f8      	b.n	80744 <ir_led_driver_get_status+0x28>
   80752:	bf00      	nop
   80754:	00080345 	.word	0x00080345
   80758:	20000870 	.word	0x20000870

0008075c <motor_driver_set_speed>:
	motor_driver_set_speed(0); // Stop Motor
}



void motor_driver_set_speed(int8_t speed) {
   8075c:	b570      	push	{r4, r5, r6, lr}
   8075e:	4606      	mov	r6, r0
	// "+" or "-" decides witch direction the motor speed will be at
	
	// Timer -----
	// Because Motor Driver can be updated to fast, and it takes MINIMUM 20 ms for Motor Driver to activate
	// Before we do anything, we must ensure proper amount of time from previous servo time
	if ((time_now() - last_update_time_motor) < _MOTOR_UPDATE_INTERVAL) {
   80760:	4b1e      	ldr	r3, [pc, #120]	; (807dc <motor_driver_set_speed+0x80>)
   80762:	4798      	blx	r3
   80764:	4b1e      	ldr	r3, [pc, #120]	; (807e0 <motor_driver_set_speed+0x84>)
   80766:	e9d3 4500 	ldrd	r4, r5, [r3]
   8076a:	1b04      	subs	r4, r0, r4
   8076c:	eb61 0505 	sbc.w	r5, r1, r5
   80770:	2032      	movs	r0, #50	; 0x32
   80772:	2100      	movs	r1, #0
   80774:	4b1b      	ldr	r3, [pc, #108]	; (807e4 <motor_driver_set_speed+0x88>)
   80776:	4798      	blx	r3
   80778:	428d      	cmp	r5, r1
   8077a:	bf08      	it	eq
   8077c:	4284      	cmpeq	r4, r0
   8077e:	d200      	bcs.n	80782 <motor_driver_set_speed+0x26>
   80780:	bd70      	pop	{r4, r5, r6, pc}
		return;  // Exit if the interval hasn't passed yet
	}
	last_update_time_motor = time_now(); // Update timer
   80782:	4b16      	ldr	r3, [pc, #88]	; (807dc <motor_driver_set_speed+0x80>)
   80784:	4798      	blx	r3
   80786:	4b16      	ldr	r3, [pc, #88]	; (807e0 <motor_driver_set_speed+0x84>)
   80788:	e9c3 0100 	strd	r0, r1, [r3]
	
	// Conversion -----
	// Ensure speed is within the valid range
	if (speed < _MOTOR_SPEED_MIN) speed = _MOTOR_SPEED_MIN;
   8078c:	f116 0f64 	cmn.w	r6, #100	; 0x64
   80790:	da01      	bge.n	80796 <motor_driver_set_speed+0x3a>
   80792:	f06f 0663 	mvn.w	r6, #99	; 0x63
	if (speed > _MOTOR_SPEED_MAX) speed = _MOTOR_SPEED_MAX;
   80796:	2e64      	cmp	r6, #100	; 0x64
   80798:	dd00      	ble.n	8079c <motor_driver_set_speed+0x40>
   8079a:	2664      	movs	r6, #100	; 0x64
	
	// If value in dead zone set Servo to middle
	if ((_MOTOR_SPEED_DEADZONE_MIN < speed) && (speed < _MOTOR_SPEED_DEADZONE_MAX)) speed = 0;
	
	// Map speed from percent % to pulses in micro seconds us
	uint32_t duty_cycle = _MOTOR_PULSE_MIN + (abs(speed) * (_MOTOR_PULSE_MAX - _MOTOR_PULSE_MIN))/(_MOTOR_SPEED_MAX - _MOTOR_SPEED_MIN);
   8079c:	ea86 73e6 	eor.w	r3, r6, r6, asr #31
   807a0:	eba3 73e6 	sub.w	r3, r3, r6, asr #31
   807a4:	f644 6120 	movw	r1, #20000	; 0x4e20
   807a8:	fb01 f303 	mul.w	r3, r1, r3
   807ac:	4a0e      	ldr	r2, [pc, #56]	; (807e8 <motor_driver_set_speed+0x8c>)
   807ae:	fb82 0203 	smull	r0, r2, r2, r3
   807b2:	17db      	asrs	r3, r3, #31
   807b4:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
	
	// Now since PWM Signal from Motor pin on Motor Shield is Normally HIGH this is a problem
	// Because the Motor itself takes in signals that are Normally LOW
	// To correct for this we invert the signal by subtracting duty-cycle itself from max duty-cycle
	// max duty-cycle = 20 000 us
	duty_cycle = 20000 - duty_cycle;
   807b8:	1ac9      	subs	r1, r1, r3
	
	// Generate Motor Signal -----
	// Generate correct direction signal
	if (speed < 0) {
   807ba:	2e00      	cmp	r6, #0
   807bc:	db08      	blt.n	807d0 <motor_driver_set_speed+0x74>
		PIOC->PIO_SODR |= _MOTOR_DIRECTION_PIN; // DIRECTION = 1
	}
	else {
		PIOC->PIO_CODR |= _MOTOR_DIRECTION_PIN; // DIRECTION = 0
   807be:	4a0b      	ldr	r2, [pc, #44]	; (807ec <motor_driver_set_speed+0x90>)
   807c0:	6b53      	ldr	r3, [r2, #52]	; 0x34
   807c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   807c6:	6353      	str	r3, [r2, #52]	; 0x34
	}
	
	// Generate corresponding speed signal
	pwm_driver_set_duty_cycle(PWM_DRIVER_MOTOR, duty_cycle);
   807c8:	2000      	movs	r0, #0
   807ca:	4b09      	ldr	r3, [pc, #36]	; (807f0 <motor_driver_set_speed+0x94>)
   807cc:	4798      	blx	r3
   807ce:	e7d7      	b.n	80780 <motor_driver_set_speed+0x24>
		PIOC->PIO_SODR |= _MOTOR_DIRECTION_PIN; // DIRECTION = 1
   807d0:	4a06      	ldr	r2, [pc, #24]	; (807ec <motor_driver_set_speed+0x90>)
   807d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
   807d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   807d8:	6313      	str	r3, [r2, #48]	; 0x30
   807da:	e7f5      	b.n	807c8 <motor_driver_set_speed+0x6c>
   807dc:	00080b51 	.word	0x00080b51
   807e0:	20000878 	.word	0x20000878
   807e4:	00080b89 	.word	0x00080b89
   807e8:	51eb851f 	.word	0x51eb851f
   807ec:	400e1200 	.word	0x400e1200
   807f0:	000809d9 	.word	0x000809d9

000807f4 <motor_driver_init>:
void motor_driver_init() {
   807f4:	b510      	push	{r4, lr}
	PMC->PMC_PCER0 |= PMC_PCER0_PID13; // Enable power to PIO Port C via PMC
   807f6:	4a0e      	ldr	r2, [pc, #56]	; (80830 <motor_driver_init+0x3c>)
   807f8:	6913      	ldr	r3, [r2, #16]
   807fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   807fe:	6113      	str	r3, [r2, #16]
	PIOC->PIO_PER |= _MOTOR_DIRECTION_PIN;  // Enable PIO control
   80800:	4b0c      	ldr	r3, [pc, #48]	; (80834 <motor_driver_init+0x40>)
   80802:	681a      	ldr	r2, [r3, #0]
   80804:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80808:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER |= _MOTOR_DIRECTION_PIN;  // Set PIO to Output Enabled Mode
   8080a:	691a      	ldr	r2, [r3, #16]
   8080c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80810:	611a      	str	r2, [r3, #16]
	pwm_driver_init();
   80812:	4b09      	ldr	r3, [pc, #36]	; (80838 <motor_driver_init+0x44>)
   80814:	4798      	blx	r3
	motor_driver_set_speed(-2); // Give a bit of speed to go back to the left side
   80816:	f06f 0001 	mvn.w	r0, #1
   8081a:	4c08      	ldr	r4, [pc, #32]	; (8083c <motor_driver_init+0x48>)
   8081c:	47a0      	blx	r4
	time_spinFor(msecs(10));  // A delay until we know for sure racket is at the left side
   8081e:	200a      	movs	r0, #10
   80820:	2100      	movs	r1, #0
   80822:	4b07      	ldr	r3, [pc, #28]	; (80840 <motor_driver_init+0x4c>)
   80824:	4798      	blx	r3
   80826:	4b07      	ldr	r3, [pc, #28]	; (80844 <motor_driver_init+0x50>)
   80828:	4798      	blx	r3
	motor_driver_set_speed(0); // Stop Motor
   8082a:	2000      	movs	r0, #0
   8082c:	47a0      	blx	r4
   8082e:	bd10      	pop	{r4, pc}
   80830:	400e0600 	.word	0x400e0600
   80834:	400e1200 	.word	0x400e1200
   80838:	00080905 	.word	0x00080905
   8083c:	0008075d 	.word	0x0008075d
   80840:	00080b89 	.word	0x00080b89
   80844:	00080bbd 	.word	0x00080bbd

00080848 <pid_controller_init>:



// Initialize PID controller with gains
void pid_controller_init(int8_t kp, int8_t ki, int8_t kd) {
	pid.kp = kp;
   80848:	4b03      	ldr	r3, [pc, #12]	; (80858 <pid_controller_init+0x10>)
   8084a:	7018      	strb	r0, [r3, #0]
	pid.ki = ki;
   8084c:	7059      	strb	r1, [r3, #1]
	pid.kd = kd;
   8084e:	709a      	strb	r2, [r3, #2]
	pid.integral = 0;
   80850:	2200      	movs	r2, #0
   80852:	809a      	strh	r2, [r3, #4]
	pid.prev_error = 0;
   80854:	719a      	strb	r2, [r3, #6]
   80856:	4770      	bx	lr
   80858:	20000cf0 	.word	0x20000cf0

0008085c <pid_controller_get_u>:
}



// Calculate control output (u) in the range of int8_t
int8_t pid_controller_get_u(int8_t reference, int8_t measured_value) {
   8085c:	b410      	push	{r4}
	// 1. Calculate the error between desired and actual values
	//    (How far off we are from the target)
	int8_t error = reference - measured_value;
   8085e:	1a41      	subs	r1, r0, r1
   80860:	b2c9      	uxtb	r1, r1
   80862:	b24b      	sxtb	r3, r1
	
	// 2. Update integral term by adding the current error
	//    (Keeps track of the total error over time, helping correct any consistent offset)
	pid.integral += error;
   80864:	481d      	ldr	r0, [pc, #116]	; (808dc <pid_controller_get_u+0x80>)
   80866:	8882      	ldrh	r2, [r0, #4]
   80868:	441a      	add	r2, r3
   8086a:	b212      	sxth	r2, r2
   8086c:	8082      	strh	r2, [r0, #4]
	
	// 3. Clamp integral to prevent it from becoming too large or too small
	//    (Limits how much effect the accumulated error has to avoid overreaction/hysteresis)
	if (pid.integral > _PID_INTEGRAL_CLAMP_MAX) pid.integral = _PID_INTEGRAL_CLAMP_MAX;
   8086e:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
   80872:	dd03      	ble.n	8087c <pid_controller_get_u+0x20>
   80874:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80878:	4a18      	ldr	r2, [pc, #96]	; (808dc <pid_controller_get_u+0x80>)
   8087a:	8090      	strh	r0, [r2, #4]
	if (pid.integral < _PID_INTEGRAL_CLAMP_MIN) pid.integral = _PID_INTEGRAL_CLAMP_MIN;
   8087c:	4a17      	ldr	r2, [pc, #92]	; (808dc <pid_controller_get_u+0x80>)
   8087e:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
   80882:	f512 7f7a 	cmn.w	r2, #1000	; 0x3e8
   80886:	da03      	bge.n	80890 <pid_controller_get_u+0x34>
   80888:	f64f 4018 	movw	r0, #64536	; 0xfc18
   8088c:	4a13      	ldr	r2, [pc, #76]	; (808dc <pid_controller_get_u+0x80>)
   8088e:	8090      	strh	r0, [r2, #4]
	
	// 4. Calculate the derivative term as the difference between current and previous error
	//    (Measures how fast the error is changing, helping to prevent overshoot)
	int8_t derivative = error - pid.prev_error;
   80890:	4a12      	ldr	r2, [pc, #72]	; (808dc <pid_controller_get_u+0x80>)
   80892:	7990      	ldrb	r0, [r2, #6]
   80894:	1a09      	subs	r1, r1, r0
   80896:	b249      	sxtb	r1, r1

	// 5. Save the current error as the previous error for the next cycle
	//    (Allows us to track the change in error over time)
	pid.prev_error = error;
   80898:	7193      	strb	r3, [r2, #6]

	// 6. Calculate the control signal (u)
	//    (Combines the effects of current error, total error, and error change rate)
	int16_t u = (pid.kp * error)               // Proportional part: current error correction
   8089a:	f992 0000 	ldrsb.w	r0, [r2]
   8089e:	fb03 f000 	mul.w	r0, r3, r0
   808a2:	b280      	uxth	r0, r0
			  + (pid.ki * pid.integral)        // Integral part: accumulated error correction
   808a4:	f992 3001 	ldrsb.w	r3, [r2, #1]
   808a8:	b29c      	uxth	r4, r3
   808aa:	8893      	ldrh	r3, [r2, #4]
   808ac:	fb03 f304 	mul.w	r3, r3, r4
   808b0:	b29b      	uxth	r3, r3
   808b2:	4418      	add	r0, r3
   808b4:	b280      	uxth	r0, r0
			  + (pid.kd * derivative);         // Derivative part: rate of error change adjustment
   808b6:	f992 3002 	ldrsb.w	r3, [r2, #2]
   808ba:	fb01 f103 	mul.w	r1, r1, r3
   808be:	b289      	uxth	r1, r1
   808c0:	4408      	add	r0, r1
	int16_t u = (pid.kp * error)               // Proportional part: current error correction
   808c2:	b200      	sxth	r0, r0

	// 7. Limit the control signal (u) to a set range (e.g., -100 to 100)
	//    (Ensures the output signal stays within safe bounds for the system)
	if (u > _PID_U_MAX) u = _PID_U_MAX;
   808c4:	2864      	cmp	r0, #100	; 0x64
   808c6:	dd00      	ble.n	808ca <pid_controller_get_u+0x6e>
   808c8:	2064      	movs	r0, #100	; 0x64
	if (u < _PID_U_MIN) u = _PID_U_MIN;
   808ca:	f110 0f64 	cmn.w	r0, #100	; 0x64
   808ce:	da01      	bge.n	808d4 <pid_controller_get_u+0x78>
   808d0:	f06f 0063 	mvn.w	r0, #99	; 0x63
	// 8. Return the final control signal to be applied
	//    (This is the signal that adjusts the motor speed in our system)
	//	  (This will in turn regulate our position)
	//	  (Then we feed new position data and so on and on the closed loop control system)
	return (int8_t)u;
}
   808d4:	b240      	sxtb	r0, r0
   808d6:	bc10      	pop	{r4}
   808d8:	4770      	bx	lr
   808da:	bf00      	nop
   808dc:	20000cf0 	.word	0x20000cf0

000808e0 <_pwm_driver_disable>:
	// For more information about PWM registers, read ATSAM3X8E Data Sheet:
	// Page 970 - 1052: 38. Pulse Width Modulation (PWM)
	// Page 976 - 1002: 38.6 Functional Description
	// Page 1008: 38.7.3 PWM Disable Register
	// Page 1009: 38.7.4 PWM Status Register
	PWM->PWM_DIS =   PWM_DIS_CHID0
   808e0:	22ff      	movs	r2, #255	; 0xff
   808e2:	4b04      	ldr	r3, [pc, #16]	; (808f4 <_pwm_driver_disable+0x14>)
   808e4:	609a      	str	r2, [r3, #8]
				   | PWM_DIS_CHID4
			       | PWM_DIS_CHID5
				   | PWM_DIS_CHID6
				   | PWM_DIS_CHID7;
	
	while (PWM->PWM_SR & ( PWM_SR_CHID0
   808e6:	4b03      	ldr	r3, [pc, #12]	; (808f4 <_pwm_driver_disable+0x14>)
   808e8:	68db      	ldr	r3, [r3, #12]
   808ea:	f013 0fff 	tst.w	r3, #255	; 0xff
   808ee:	d1fa      	bne.n	808e6 <_pwm_driver_disable+0x6>
						 | PWM_SR_CHID5
						 | PWM_SR_CHID6
						 | PWM_SR_CHID7)) {
		// Poll until CHID0-7 in PWM_SR are all 0 (indicating all channels are disabled)
	}
}
   808f0:	4770      	bx	lr
   808f2:	bf00      	nop
   808f4:	40094000 	.word	0x40094000

000808f8 <_pwm_driver_enable>:
	// Because Pin PB12 and PB13 are connected to PWMH0 and PWMH1 (PWM Controller Channel 0 and 1)
	//
	// For more information about PWM_CPRDx and PWM_CDTYx, read ATSAM3X8E Data Sheet:
	// Page 977 - 992: 38.6.2 PWM Channel
	// Page 1007: 38.7.2 PWM Enable Register
	PWM->PWM_ENA =   PWM_ENA_CHID0
   808f8:	2203      	movs	r2, #3
   808fa:	4b01      	ldr	r3, [pc, #4]	; (80900 <_pwm_driver_enable+0x8>)
   808fc:	605a      	str	r2, [r3, #4]
   808fe:	4770      	bx	lr
   80900:	40094000 	.word	0x40094000

00080904 <pwm_driver_init>:
// DB12 (D20/SDA) (PWMH0) (Motor Control)
// PB13 (D21/SCL) (PWMH1) (Servo Control)
//
// For more information on Servo and Motor Controllers:
// Read: "TTK4155_Motor_Shield"
void pwm_driver_init() {
   80904:	b508      	push	{r3, lr}
	// For more information about write protection registers, read ATSAM3X8E Data Sheet:
	// Page 574 - 674: 30. Synchronous Serial Controller (SSC)
	// Page 616: 30.9.17 SSC Write Protect Mode Register
	// Page 617: 30.9.18 SSC Write Protect Status Register 
	uint8_t WPEN = 0;
	SSC->SSC_WPMR = (_SSC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80906:	4a2b      	ldr	r2, [pc, #172]	; (809b4 <pwm_driver_init+0xb0>)
   80908:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   8090c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;                       // Set WPEN to disable pin write protect
	
	while (SSC->SSC_WPSR != 0) {
   80910:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   80914:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   80918:	2b00      	cmp	r3, #0
   8091a:	d1f9      	bne.n	80910 <pwm_driver_init+0xc>
	// Page 623: 31.5.4 Output Control
	// Page 634: 31.7.2 PIO Controller PIO Disable Register
	// Page 635: 31.7.3 PIO Controller PIO Status Register
	// Page 656: 31.7.24 PIO Peripheral AB Select Register
	// Page 970 - 1052: 38. Pulse Width Modulation (PWM)
	PIOB->PIO_ABSR |= PIO_ABSR_P12; // Multiplex to peripheral function B for PIN12 (D20/SDA)
   8091c:	4b26      	ldr	r3, [pc, #152]	; (809b8 <pwm_driver_init+0xb4>)
   8091e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80920:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   80924:	671a      	str	r2, [r3, #112]	; 0x70
	PIOB->PIO_ABSR |= PIO_ABSR_P13; // Multiplex to peripheral function B for PIN13 (D21/SCL)
   80926:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80928:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8092c:	671a      	str	r2, [r3, #112]	; 0x70
	PIOB->PIO_PDR |= PIO_PDR_P12; // Disable PIO from controlling PIN12 (D20/SDA)
   8092e:	685a      	ldr	r2, [r3, #4]
   80930:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   80934:	605a      	str	r2, [r3, #4]
	PIOB->PIO_PDR |= PIO_PDR_P13; // Disable PIO from controlling PIN13 (21/SCL)
   80936:	685a      	ldr	r2, [r3, #4]
   80938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8093c:	605a      	str	r2, [r3, #4]
	
	while ((PIOB->PIO_PSR & (PIO_PSR_P12 | PIO_PSR_P13)) != 0) {
   8093e:	4b1e      	ldr	r3, [pc, #120]	; (809b8 <pwm_driver_init+0xb4>)
   80940:	689b      	ldr	r3, [r3, #8]
   80942:	f413 5f40 	tst.w	r3, #12288	; 0x3000
   80946:	d1fa      	bne.n	8093e <pwm_driver_init+0x3a>
	// Page 976 - 1002: 38.6 Functional Description
	// Page 996 - 1002: 38.6.5 PWM Controller Operations
	// Page 1001 - 1002: 38.6.5.7 Write Protect Registers
	// Page 1037 - 1038: 38.7.31 PWM Write Protect Control Register
	// Page 1039: 38.7.31 PWM Write Protect Status Register
	PWM->PWM_WPCR = (_PWM_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80948:	4a1c      	ldr	r2, [pc, #112]	; (809bc <pwm_driver_init+0xb8>)
   8094a:	4b1d      	ldr	r3, [pc, #116]	; (809c0 <pwm_driver_init+0xbc>)
   8094c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| PWM_WPCR_WPRG2              // Enable for group 2
					| PWM_WPCR_WPRG3              // Enable for group 3
					| PWM_WPCR_WPRG4              // Enable for group 4
					| PWM_WPCR_WPRG5;             // Enable for group 5
					
	while ((PWM->PWM_WPSR & 0xFF) != 0) {
   80950:	4b1b      	ldr	r3, [pc, #108]	; (809c0 <pwm_driver_init+0xbc>)
   80952:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   80956:	f013 0fff 	tst.w	r3, #255	; 0xff
   8095a:	d1f9      	bne.n	80950 <pwm_driver_init+0x4c>
		// Poll until WPSWS0-5 and WPHWS0-5 are cleared
		// WPSR bits 0-5 (WPSWSx) and bits 8-13 (WPHWSx) should all be 0
	}
	
	_pwm_driver_disable();
   8095c:	4b19      	ldr	r3, [pc, #100]	; (809c4 <pwm_driver_init+0xc0>)
   8095e:	4798      	blx	r3
	//
	// For more information about PMC Write Protection, read ATSAM3X8E Data Sheet:
	// Page 526 - 566: 28. Power Management Controller (PMC)
	// Page 561: 28.15.21  PMC Write Protect Mode Register
	// Page 562: 28.15.22  PMC Write Protect Status Register
	PMC->PMC_WPMR = (_PMC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80960:	4a19      	ldr	r2, [pc, #100]	; (809c8 <pwm_driver_init+0xc4>)
   80962:	4b1a      	ldr	r3, [pc, #104]	; (809cc <pwm_driver_init+0xc8>)
   80964:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;						  // Set WPEN to disable pin write protect
					
	while (PMC->PMC_WPSR != 0) {
   80968:	4b18      	ldr	r3, [pc, #96]	; (809cc <pwm_driver_init+0xc8>)
   8096a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   8096e:	2b00      	cmp	r3, #0
   80970:	d1fa      	bne.n	80968 <pwm_driver_init+0x64>
	// Page 526: 28.2 Embedded Characteristics
	// Page 528 - 529: 28.7 Peripheral Clock Controller
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 563: 28.15.23  PMC Peripheral Clock Enable Register 1
	// Page 566: 28.15.26 PMC Peripheral Control Register
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_PWM << PMC_PCR_PID_Pos);
   80972:	4b16      	ldr	r3, [pc, #88]	; (809cc <pwm_driver_init+0xc8>)
   80974:	4a16      	ldr	r2, [pc, #88]	; (809d0 <pwm_driver_init+0xcc>)
   80976:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_PWM - 32);
   8097a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   8097e:	f042 0210 	orr.w	r2, r2, #16
   80982:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	// Divide Factor = 84
	// PWM_CLK = 84 MHz/84 = 1 MHz
	//
	// For more information about PWM_CLK, read ATSAM3X8E Data Sheet:
	// Page 1006: 38.7.1 PWM Clock Register
	PWM->PWM_CLK = PWM_CLK_PREA(0) | PWM_CLK_DIVA(_PWM_CLK_DIVA_FACTOR);
   80986:	4b0e      	ldr	r3, [pc, #56]	; (809c0 <pwm_driver_init+0xbc>)
   80988:	2254      	movs	r2, #84	; 0x54
   8098a:	601a      	str	r2, [r3, #0]
	uint8_t CPRE7 = 0x0B; // 0x0B => 0b1011 (Use PWM Clock A)
	uint8_t CALG6 = 0x00;
	uint8_t CALG7 = 0x00;
	uint8_t CPOL6 = 0x00;
	uint8_t CPOL7 = 0x00;
	PWM->PWM_CH_NUM[_PWM_CHANNEL_MOTOR].PWM_CMR = (CPRE6 & 0x0F)  // Set bits 0-3 for CPRE (PWM Clock A)
   8098c:	220b      	movs	r2, #11
   8098e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
												  | (CALG6 << 8)  // Set bit 8 for CALG (left-aligned)
												  | (CPOL6 << 9); // Set bit 9 for CPOL (start low)
	PWM->PWM_CH_NUM[_PWM_CHANNEL_SERVO].PWM_CMR = (CPRE7 & 0x0F)  // Set bits 0-3 for CPRE (PWM Clock A)
   80992:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	uint32_t CDTY7 = 0;
	CPRD6 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	CPRD7 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	CDTY6 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	CDTY7 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	PWM->PWM_CH_NUM[_PWM_CHANNEL_MOTOR].PWM_CPRD = PWM_CPRD_CPRD(CPRD6);
   80996:	f644 6220 	movw	r2, #20000	; 0x4e20
   8099a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	PWM->PWM_CH_NUM[_PWM_CHANNEL_SERVO].PWM_CPRD = PWM_CPRD_CPRD(CPRD7);
   8099e:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	PWM->PWM_CH_NUM[_PWM_CHANNEL_MOTOR].PWM_CDTY = PWM_CPRD_CPRD(CDTY6);
   809a2:	2200      	movs	r2, #0
   809a4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	PWM->PWM_CH_NUM[_PWM_CHANNEL_SERVO].PWM_CDTY = PWM_CPRD_CPRD(CDTY7);
   809a8:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	// PWM Clock Setup (STOP) --------------------------------------------------
	
	
	
	// PWM Enable (START) --------------------------------------------------
	_pwm_driver_enable();
   809ac:	4b09      	ldr	r3, [pc, #36]	; (809d4 <pwm_driver_init+0xd0>)
   809ae:	4798      	blx	r3
   809b0:	bd08      	pop	{r3, pc}
   809b2:	bf00      	nop
   809b4:	53534300 	.word	0x53534300
   809b8:	400e1000 	.word	0x400e1000
   809bc:	50574dfc 	.word	0x50574dfc
   809c0:	40094000 	.word	0x40094000
   809c4:	000808e1 	.word	0x000808e1
   809c8:	504d4300 	.word	0x504d4300
   809cc:	400e0600 	.word	0x400e0600
   809d0:	10000024 	.word	0x10000024
   809d4:	000808f9 	.word	0x000808f9

000809d8 <pwm_driver_set_duty_cycle>:
	// Explanation:
	// You will find all what this code does in pwm_driver_init();
	// Basically because of how we set up our PWM Clocks and PWM Mode
	// We don't have to do a lot of math as a lot of things just cancel out
	// This means that we can directly manipulate registers without first recalculating and reconverting the values
	if ((pwm_channel == _PWM_CHANNEL_MOTOR) || (pwm_channel == _PWM_CHANNEL_SERVO)) {
   809d8:	2801      	cmp	r0, #1
   809da:	d900      	bls.n	809de <pwm_driver_set_duty_cycle+0x6>
   809dc:	4770      	bx	lr
void pwm_driver_set_duty_cycle(uint8_t pwm_channel, uint32_t duty_cycle) {
   809de:	b538      	push	{r3, r4, r5, lr}
   809e0:	460d      	mov	r5, r1
   809e2:	4604      	mov	r4, r0
		_pwm_driver_disable();
   809e4:	4b07      	ldr	r3, [pc, #28]	; (80a04 <pwm_driver_set_duty_cycle+0x2c>)
   809e6:	4798      	blx	r3
		
		uint32_t CDTYx = duty_cycle;
		PWM->PWM_CH_NUM[pwm_channel].PWM_CDTY = PWM_CDTY_CDTY(CDTYx);
   809e8:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   809ec:	f104 0310 	add.w	r3, r4, #16
   809f0:	015b      	lsls	r3, r3, #5
   809f2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   809f6:	f503 2310 	add.w	r3, r3, #589824	; 0x90000
   809fa:	605d      	str	r5, [r3, #4]
		
		_pwm_driver_enable();
   809fc:	4b02      	ldr	r3, [pc, #8]	; (80a08 <pwm_driver_set_duty_cycle+0x30>)
   809fe:	4798      	blx	r3
   80a00:	bd38      	pop	{r3, r4, r5, pc}
   80a02:	bf00      	nop
   80a04:	000808e1 	.word	0x000808e1
   80a08:	000808f9 	.word	0x000808f9

00080a0c <servo_driver_set_position>:
	servo_driver_set_position(0);
}



void servo_driver_set_position(int8_t position) {
   80a0c:	b570      	push	{r4, r5, r6, lr}
   80a0e:	4606      	mov	r6, r0
	// You can have values -100 to 100 %, witch will then translate to 900 to 2100 us (where 0 is 1500 us)
	// These us are our duty-rate for PWM to drive the servo that we just put right in
	
	// Because servo can be updated to fast, and it takes 20 ms for servo to activate
	// Before we do anything, we must ensure proper amount of time from previous servo time	
	if ((time_now() - last_update_time_servo) < _SERVO_UPDATE_INTERVAL) {
   80a10:	4b1c      	ldr	r3, [pc, #112]	; (80a84 <servo_driver_set_position+0x78>)
   80a12:	4798      	blx	r3
   80a14:	4b1c      	ldr	r3, [pc, #112]	; (80a88 <servo_driver_set_position+0x7c>)
   80a16:	e9d3 4500 	ldrd	r4, r5, [r3]
   80a1a:	1b04      	subs	r4, r0, r4
   80a1c:	eb61 0505 	sbc.w	r5, r1, r5
   80a20:	2032      	movs	r0, #50	; 0x32
   80a22:	2100      	movs	r1, #0
   80a24:	4b19      	ldr	r3, [pc, #100]	; (80a8c <servo_driver_set_position+0x80>)
   80a26:	4798      	blx	r3
   80a28:	428d      	cmp	r5, r1
   80a2a:	bf08      	it	eq
   80a2c:	4284      	cmpeq	r4, r0
   80a2e:	d200      	bcs.n	80a32 <servo_driver_set_position+0x26>
   80a30:	bd70      	pop	{r4, r5, r6, pc}
		return;  // Exit if the interval hasn't passed yet
	}
	last_update_time_servo = time_now(); // Update timer
   80a32:	4b14      	ldr	r3, [pc, #80]	; (80a84 <servo_driver_set_position+0x78>)
   80a34:	4798      	blx	r3
   80a36:	4b14      	ldr	r3, [pc, #80]	; (80a88 <servo_driver_set_position+0x7c>)
   80a38:	e9c3 0100 	strd	r0, r1, [r3]
	
	// Ensure position is within the valid range
	if (position < _SERVO_POSITION_MIN) position = _SERVO_POSITION_MIN;
   80a3c:	f116 0f64 	cmn.w	r6, #100	; 0x64
   80a40:	da01      	bge.n	80a46 <servo_driver_set_position+0x3a>
   80a42:	f06f 0663 	mvn.w	r6, #99	; 0x63
	if (position > _SERVO_POSITION_MAX) position = _SERVO_POSITION_MAX;
   80a46:	2e64      	cmp	r6, #100	; 0x64
   80a48:	dd00      	ble.n	80a4c <servo_driver_set_position+0x40>
   80a4a:	2664      	movs	r6, #100	; 0x64
	
	// If value in dead zone set Servo to middle
	if ((_SERVO_POSITION_DEADZONE_MIN < position) && (position < _SERVO_POSITION_DEADZONE_MAX)) position = 0;
   80a4c:	f106 0309 	add.w	r3, r6, #9
   80a50:	b2db      	uxtb	r3, r3
   80a52:	2b12      	cmp	r3, #18
   80a54:	d800      	bhi.n	80a58 <servo_driver_set_position+0x4c>
   80a56:	2600      	movs	r6, #0
	
	// Map position from percent % to pulses in micro seconds us
	uint32_t duty_cycle = _SERVO_PULSE_MIN + ((position - _SERVO_POSITION_MIN) * (_SERVO_PULSE_MAX - _SERVO_PULSE_MIN))/(_SERVO_POSITION_MAX - _SERVO_POSITION_MIN);
   80a58:	f106 0164 	add.w	r1, r6, #100	; 0x64
   80a5c:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
   80a60:	fb03 f301 	mul.w	r3, r3, r1
   80a64:	4a0a      	ldr	r2, [pc, #40]	; (80a90 <servo_driver_set_position+0x84>)
   80a66:	fb82 1203 	smull	r1, r2, r2, r3
   80a6a:	17d9      	asrs	r1, r3, #31
   80a6c:	ebc1 11a2 	rsb	r1, r1, r2, asr #6
	
	// Now since PWM Signal from Servo pin on Motor Shield is Normally HIGH this is a problem
	// Because the Servo itself takes in signals that are Normally LOW
	// To correct for this we invert the signal by subtracting duty-cycle itself from max duty-cycle
	// max duty-cycle = 20 000 us
	duty_cycle = 20000 - duty_cycle;
   80a70:	f5c1 4195 	rsb	r1, r1, #19072	; 0x4a80
   80a74:	311c      	adds	r1, #28
	
	// Sometimes when calculating duty_cycle with position = 0, it still doesen't give duty cycle 1500 
	if (position == 0) duty_cycle = 20000 - 1500;
   80a76:	b90e      	cbnz	r6, 80a7c <servo_driver_set_position+0x70>
   80a78:	f644 0144 	movw	r1, #18500	; 0x4844
	
	// Generate Servo Signal
	pwm_driver_set_duty_cycle(PWM_DRIVER_SERVO, duty_cycle);
   80a7c:	2001      	movs	r0, #1
   80a7e:	4b05      	ldr	r3, [pc, #20]	; (80a94 <servo_driver_set_position+0x88>)
   80a80:	4798      	blx	r3
   80a82:	e7d5      	b.n	80a30 <servo_driver_set_position+0x24>
   80a84:	00080b51 	.word	0x00080b51
   80a88:	20000880 	.word	0x20000880
   80a8c:	00080b89 	.word	0x00080b89
   80a90:	51eb851f 	.word	0x51eb851f
   80a94:	000809d9 	.word	0x000809d9

00080a98 <servo_driver_init>:
void servo_driver_init() {
   80a98:	b508      	push	{r3, lr}
	pwm_driver_init();
   80a9a:	4b03      	ldr	r3, [pc, #12]	; (80aa8 <servo_driver_init+0x10>)
   80a9c:	4798      	blx	r3
	servo_driver_set_position(0);
   80a9e:	2000      	movs	r0, #0
   80aa0:	4b02      	ldr	r3, [pc, #8]	; (80aac <servo_driver_init+0x14>)
   80aa2:	4798      	blx	r3
   80aa4:	bd08      	pop	{r3, pc}
   80aa6:	bf00      	nop
   80aa8:	00080905 	.word	0x00080905
   80aac:	00080a0d 	.word	0x00080a0d

00080ab0 <solenoid_driver_init>:
	// PMC_PCER0 is the PMC Peripheral Clock Enable Register 0.
	// Setting a bit in PMC_PCER0 enables the clock for the corresponding peripheral,
	// specified by a Peripheral ID (PID) defined in the datasheet.
	// Here, we use Peripheral ID 13 (PID13) to enable PIOC.
	
	PMC->PMC_PCER0 |= PMC_PCER0_PID13; // Enable power to PIO Port C via PMC
   80ab0:	4a07      	ldr	r2, [pc, #28]	; (80ad0 <solenoid_driver_init+0x20>)
   80ab2:	6913      	ldr	r3, [r2, #16]
   80ab4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   80ab8:	6113      	str	r3, [r2, #16]
	
	// Enable the PIO controller for PORT C
	// PIO_PC18 => PIN45 (Solenoid Pin)
	PIOC->PIO_PER |= PIO_PC18;  // Enable PIO control
   80aba:	4b06      	ldr	r3, [pc, #24]	; (80ad4 <solenoid_driver_init+0x24>)
   80abc:	681a      	ldr	r2, [r3, #0]
   80abe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   80ac2:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER |= PIO_PC18;  // Set PIO to Output Enabled Mode
   80ac4:	691a      	ldr	r2, [r3, #16]
   80ac6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   80aca:	611a      	str	r2, [r3, #16]
   80acc:	4770      	bx	lr
   80ace:	bf00      	nop
   80ad0:	400e0600 	.word	0x400e0600
   80ad4:	400e1200 	.word	0x400e1200

00080ad8 <solenoid_driver_on>:



void solenoid_driver_on() {
	// Set pin 45 HIGH
	PIOC->PIO_SODR |= PIO_PC18;
   80ad8:	4a02      	ldr	r2, [pc, #8]	; (80ae4 <solenoid_driver_on+0xc>)
   80ada:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   80ae0:	6313      	str	r3, [r2, #48]	; 0x30
   80ae2:	4770      	bx	lr
   80ae4:	400e1200 	.word	0x400e1200

00080ae8 <solenoid_driver_off>:
}

void solenoid_driver_off() {
	// Set pin 45 LOW
	PIOC->PIO_CODR |= PIO_PC18;
   80ae8:	4a02      	ldr	r2, [pc, #8]	; (80af4 <solenoid_driver_off+0xc>)
   80aea:	6b53      	ldr	r3, [r2, #52]	; 0x34
   80aec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   80af0:	6353      	str	r3, [r2, #52]	; 0x34
   80af2:	4770      	bx	lr
   80af4:	400e1200 	.word	0x400e1200

00080af8 <time_init>:
// Automatically run this comand before main() function
// Basically Auto init this function as soon as the driver is imported into main.c
__attribute__((constructor)) void time_init(void){
	// Clock calibration is set to '(num cycles for 1ms) / 8'
	// (SysTick is by default set to use 8x clock divisor)
	calib = SysTick->CALIB * 8;
   80af8:	4a09      	ldr	r2, [pc, #36]	; (80b20 <time_init+0x28>)
   80afa:	68d3      	ldr	r3, [r2, #12]
   80afc:	00db      	lsls	r3, r3, #3
   80afe:	2100      	movs	r1, #0
   80b00:	4808      	ldr	r0, [pc, #32]	; (80b24 <time_init+0x2c>)
   80b02:	6003      	str	r3, [r0, #0]
   80b04:	6041      	str	r1, [r0, #4]
	// Set reload at calib-1 ticks
	SysTick->LOAD = (calib & SysTick_LOAD_RELOAD_Msk)-1;
   80b06:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   80b0a:	3b01      	subs	r3, #1
   80b0c:	6053      	str	r3, [r2, #4]
	// Reset counter
	SysTick->VAL = 0;
   80b0e:	6091      	str	r1, [r2, #8]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80b10:	2120      	movs	r1, #32
   80b12:	4b05      	ldr	r3, [pc, #20]	; (80b28 <time_init+0x30>)
   80b14:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
	// Set interrupt priority
	NVIC_SetPriority(SysTick_IRQn, 2);
	SysTick->CTRL =
   80b18:	2307      	movs	r3, #7
   80b1a:	6013      	str	r3, [r2, #0]
   80b1c:	4770      	bx	lr
   80b1e:	bf00      	nop
   80b20:	e000e010 	.word	0xe000e010
   80b24:	20000cf8 	.word	0x20000cf8
   80b28:	e000ed00 	.word	0xe000ed00

00080b2c <SysTick_Handler>:
	((1 << SysTick_CTRL_ENABLE_Pos)    & SysTick_CTRL_ENABLE_Msk);	        // Enable SysTick
}



void SysTick_Handler(void){
   80b2c:	b430      	push	{r4, r5}
	now += calib;
   80b2e:	4906      	ldr	r1, [pc, #24]	; (80b48 <SysTick_Handler+0x1c>)
   80b30:	e9d1 2300 	ldrd	r2, r3, [r1]
   80b34:	4805      	ldr	r0, [pc, #20]	; (80b4c <SysTick_Handler+0x20>)
   80b36:	e9d0 4500 	ldrd	r4, r5, [r0]
   80b3a:	1912      	adds	r2, r2, r4
   80b3c:	416b      	adcs	r3, r5
   80b3e:	e9c1 2300 	strd	r2, r3, [r1]
}
   80b42:	bc30      	pop	{r4, r5}
   80b44:	4770      	bx	lr
   80b46:	bf00      	nop
   80b48:	20000888 	.word	0x20000888
   80b4c:	20000cf8 	.word	0x20000cf8

00080b50 <time_now>:



uint64_t time_now(void){
   80b50:	f84d bd04 	str.w	fp, [sp, #-4]!
	return now + calib - SysTick->VAL;
   80b54:	4b09      	ldr	r3, [pc, #36]	; (80b7c <time_now+0x2c>)
   80b56:	e9d3 2300 	ldrd	r2, r3, [r3]
   80b5a:	4909      	ldr	r1, [pc, #36]	; (80b80 <time_now+0x30>)
   80b5c:	e9d1 0100 	ldrd	r0, r1, [r1]
   80b60:	1812      	adds	r2, r2, r0
   80b62:	414b      	adcs	r3, r1
   80b64:	4907      	ldr	r1, [pc, #28]	; (80b84 <time_now+0x34>)
   80b66:	6888      	ldr	r0, [r1, #8]
}
   80b68:	ebb2 0b00 	subs.w	fp, r2, r0
   80b6c:	f163 0c00 	sbc.w	ip, r3, #0
   80b70:	4658      	mov	r0, fp
   80b72:	4661      	mov	r1, ip
   80b74:	f85d bb04 	ldr.w	fp, [sp], #4
   80b78:	4770      	bx	lr
   80b7a:	bf00      	nop
   80b7c:	20000888 	.word	0x20000888
   80b80:	20000cf8 	.word	0x20000cf8
   80b84:	e000e010 	.word	0xe000e010

00080b88 <msecs>:

uint64_t usecs(uint64_t s){
	return s*calib/1000;
}
uint64_t msecs(uint64_t s){
	return s*calib;
   80b88:	4a05      	ldr	r2, [pc, #20]	; (80ba0 <msecs+0x18>)
   80b8a:	6813      	ldr	r3, [r2, #0]
   80b8c:	6852      	ldr	r2, [r2, #4]
   80b8e:	fb00 f202 	mul.w	r2, r0, r2
   80b92:	fb01 2203 	mla	r2, r1, r3, r2
   80b96:	fba3 0100 	umull	r0, r1, r3, r0
   80b9a:	4411      	add	r1, r2
}
   80b9c:	4770      	bx	lr
   80b9e:	bf00      	nop
   80ba0:	20000cf8 	.word	0x20000cf8

00080ba4 <time_spinUntil>:

void time_spinFor(uint64_t duration){
	time_spinUntil(time_now() + duration);
}

void time_spinUntil(uint64_t then){
   80ba4:	b538      	push	{r3, r4, r5, lr}
   80ba6:	4604      	mov	r4, r0
   80ba8:	460d      	mov	r5, r1
	while(then > time_now()){}
   80baa:	4b03      	ldr	r3, [pc, #12]	; (80bb8 <time_spinUntil+0x14>)
   80bac:	4798      	blx	r3
   80bae:	42a9      	cmp	r1, r5
   80bb0:	bf08      	it	eq
   80bb2:	42a0      	cmpeq	r0, r4
   80bb4:	d3f9      	bcc.n	80baa <time_spinUntil+0x6>
}
   80bb6:	bd38      	pop	{r3, r4, r5, pc}
   80bb8:	00080b51 	.word	0x00080b51

00080bbc <time_spinFor>:
void time_spinFor(uint64_t duration){
   80bbc:	b538      	push	{r3, r4, r5, lr}
   80bbe:	4604      	mov	r4, r0
   80bc0:	460d      	mov	r5, r1
	time_spinUntil(time_now() + duration);
   80bc2:	4b03      	ldr	r3, [pc, #12]	; (80bd0 <time_spinFor+0x14>)
   80bc4:	4798      	blx	r3
   80bc6:	1900      	adds	r0, r0, r4
   80bc8:	4169      	adcs	r1, r5
   80bca:	4b02      	ldr	r3, [pc, #8]	; (80bd4 <time_spinFor+0x18>)
   80bcc:	4798      	blx	r3
   80bce:	bd38      	pop	{r3, r4, r5, pc}
   80bd0:	00080b51 	.word	0x00080b51
   80bd4:	00080ba5 	.word	0x00080ba5

00080bd8 <push>:
RingBuf ringBuf = {0};



int push(RingBuf* rb, uint8_t val){
	if(rb->length >= (sizeof(rb->buffer)/sizeof(rb->buffer[0]))){
   80bd8:	f8d0 240c 	ldr.w	r2, [r0, #1036]	; 0x40c
   80bdc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   80be0:	d20c      	bcs.n	80bfc <push+0x24>
		return 0;
	}
	rb->buffer[rb->insertIdx] = val;
   80be2:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
   80be6:	54c1      	strb	r1, [r0, r3]
	rb->insertIdx = (rb->insertIdx + 1) % (sizeof(rb->buffer)/sizeof(rb->buffer[0]));
   80be8:	3301      	adds	r3, #1
   80bea:	f3c3 0309 	ubfx	r3, r3, #0, #10
   80bee:	f8c0 3404 	str.w	r3, [r0, #1028]	; 0x404
	rb->length++;
   80bf2:	3201      	adds	r2, #1
   80bf4:	f8c0 240c 	str.w	r2, [r0, #1036]	; 0x40c
	return 1;
   80bf8:	2001      	movs	r0, #1
   80bfa:	4770      	bx	lr
		return 0;
   80bfc:	2000      	movs	r0, #0
}
   80bfe:	4770      	bx	lr

00080c00 <pop>:

int pop(RingBuf* rb, uint8_t* val){
   80c00:	4603      	mov	r3, r0
	if(!rb->length){
   80c02:	f8d0 040c 	ldr.w	r0, [r0, #1036]	; 0x40c
   80c06:	b180      	cbz	r0, 80c2a <pop+0x2a>
		return 0;
	}
	*val = rb->buffer[rb->removeIdx];
   80c08:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
   80c0c:	5c9a      	ldrb	r2, [r3, r2]
   80c0e:	700a      	strb	r2, [r1, #0]
	rb->removeIdx = (rb->removeIdx + 1) % (sizeof(rb->buffer)/sizeof(rb->buffer[0]));
   80c10:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
   80c14:	3201      	adds	r2, #1
   80c16:	f3c2 0209 	ubfx	r2, r2, #0, #10
   80c1a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	rb->length--;
   80c1e:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
   80c22:	3a01      	subs	r2, #1
   80c24:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
	return 1;
   80c28:	2001      	movs	r0, #1
}
   80c2a:	4770      	bx	lr

00080c2c <uart_init>:



void uart_init(uint32_t cpufreq, uint32_t baudrate){
	PMC->PMC_PCER0 |= (1 << ID_UART);
   80c2c:	4a12      	ldr	r2, [pc, #72]	; (80c78 <uart_init+0x4c>)
   80c2e:	6913      	ldr	r3, [r2, #16]
   80c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   80c34:	6113      	str	r3, [r2, #16]
	
	// Set UART pins (A8, A9) to use alternate function (this disables regular IO)
	PIOA->PIO_PDR   |=   PIO_PA8 | PIO_PA9;
   80c36:	4b11      	ldr	r3, [pc, #68]	; (80c7c <uart_init+0x50>)
   80c38:	685a      	ldr	r2, [r3, #4]
   80c3a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
   80c3e:	605a      	str	r2, [r3, #4]
	// Set alternate function A (see tables 9-2, 34-2)
	PIOA->PIO_ABSR  &= ~(PIO_PA8 | PIO_PA9);
   80c40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80c42:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80c46:	671a      	str	r2, [r3, #112]	; 0x70
	
	// Configure UART settings
	UART->UART_CR   |= UART_CR_TXEN | UART_CR_RXEN;
   80c48:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
   80c4c:	681a      	ldr	r2, [r3, #0]
   80c4e:	f042 0250 	orr.w	r2, r2, #80	; 0x50
   80c52:	601a      	str	r2, [r3, #0]
	UART->UART_MR   |= UART_MR_PAR_NO;
   80c54:	685a      	ldr	r2, [r3, #4]
   80c56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   80c5a:	605a      	str	r2, [r3, #4]
	UART->UART_BRGR = cpufreq / 16 / baudrate;
   80c5c:	0900      	lsrs	r0, r0, #4
   80c5e:	fbb0 f1f1 	udiv	r1, r0, r1
   80c62:	6219      	str	r1, [r3, #32]
	
	
	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80c64:	f04f 32ff 	mov.w	r2, #4294967295
   80c68:	60da      	str	r2, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80c6a:	22e1      	movs	r2, #225	; 0xe1
   80c6c:	609a      	str	r2, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80c6e:	f44f 7280 	mov.w	r2, #256	; 0x100
   80c72:	4b03      	ldr	r3, [pc, #12]	; (80c80 <uart_init+0x54>)
   80c74:	601a      	str	r2, [r3, #0]
   80c76:	4770      	bx	lr
   80c78:	400e0600 	.word	0x400e0600
   80c7c:	400e0e00 	.word	0x400e0e00
   80c80:	e000e100 	.word	0xe000e100

00080c84 <uart_tx>:
}



void uart_tx(uint8_t val){
	while(!(UART->UART_SR & UART_SR_TXEMPTY)){}
   80c84:	4b03      	ldr	r3, [pc, #12]	; (80c94 <uart_tx+0x10>)
   80c86:	695b      	ldr	r3, [r3, #20]
   80c88:	f413 7f00 	tst.w	r3, #512	; 0x200
   80c8c:	d0fa      	beq.n	80c84 <uart_tx>
	UART->UART_THR = val;
   80c8e:	4b01      	ldr	r3, [pc, #4]	; (80c94 <uart_tx+0x10>)
   80c90:	61d8      	str	r0, [r3, #28]
   80c92:	4770      	bx	lr
   80c94:	400e0800 	.word	0x400e0800

00080c98 <uart_rx>:
}

uint8_t uart_rx(uint8_t* val){
   80c98:	b508      	push	{r3, lr}
	return pop(&ringBuf, val);
   80c9a:	4601      	mov	r1, r0
   80c9c:	4802      	ldr	r0, [pc, #8]	; (80ca8 <uart_rx+0x10>)
   80c9e:	4b03      	ldr	r3, [pc, #12]	; (80cac <uart_rx+0x14>)
   80ca0:	4798      	blx	r3
}
   80ca2:	b2c0      	uxtb	r0, r0
   80ca4:	bd08      	pop	{r3, pc}
   80ca6:	bf00      	nop
   80ca8:	20000890 	.word	0x20000890
   80cac:	00080c01 	.word	0x00080c01

00080cb0 <UART_Handler>:
	return r;
}



void UART_Handler(){
   80cb0:	b508      	push	{r3, lr}
	
	uint32_t status = UART->UART_SR;
   80cb2:	4b0c      	ldr	r3, [pc, #48]	; (80ce4 <UART_Handler+0x34>)
   80cb4:	695b      	ldr	r3, [r3, #20]
	
	// Errors: Reset UART
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE)){
   80cb6:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80cba:	d003      	beq.n	80cc4 <UART_Handler+0x14>
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80cbc:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80cc0:	4a08      	ldr	r2, [pc, #32]	; (80ce4 <UART_Handler+0x34>)
   80cc2:	6011      	str	r1, [r2, #0]
	}
	
	// Receive ready: push to ring buffer
	if(status & UART_SR_RXRDY){
   80cc4:	f013 0f01 	tst.w	r3, #1
   80cc8:	d100      	bne.n	80ccc <UART_Handler+0x1c>
   80cca:	bd08      	pop	{r3, pc}
		if(!push(&ringBuf, UART->UART_RHR & 0xff)){
   80ccc:	4b05      	ldr	r3, [pc, #20]	; (80ce4 <UART_Handler+0x34>)
   80cce:	6999      	ldr	r1, [r3, #24]
   80cd0:	b2c9      	uxtb	r1, r1
   80cd2:	4805      	ldr	r0, [pc, #20]	; (80ce8 <UART_Handler+0x38>)
   80cd4:	4b05      	ldr	r3, [pc, #20]	; (80cec <UART_Handler+0x3c>)
   80cd6:	4798      	blx	r3
   80cd8:	2800      	cmp	r0, #0
   80cda:	d1f6      	bne.n	80cca <UART_Handler+0x1a>
			printf("UART receive buffer full\n");
   80cdc:	4804      	ldr	r0, [pc, #16]	; (80cf0 <UART_Handler+0x40>)
   80cde:	4b05      	ldr	r3, [pc, #20]	; (80cf4 <UART_Handler+0x44>)
   80ce0:	4798      	blx	r3
		}
	}
	
}
   80ce2:	e7f2      	b.n	80cca <UART_Handler+0x1a>
   80ce4:	400e0800 	.word	0x400e0800
   80ce8:	20000890 	.word	0x20000890
   80cec:	00080bd9 	.word	0x00080bd9
   80cf0:	00082a30 	.word	0x00082a30
   80cf4:	00081169 	.word	0x00081169

00080cf8 <_sbrk>:
// See https://interrupt.memfault.com/blog/boostrapping-libc-with-newlib

extern int _end;
#include <sys/stat.h>

void *_sbrk(int incr){
   80cf8:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if(heap == NULL){
   80cfa:	4a08      	ldr	r2, [pc, #32]	; (80d1c <_sbrk+0x24>)
   80cfc:	f8d2 2410 	ldr.w	r2, [r2, #1040]	; 0x410
   80d00:	b132      	cbz	r2, 80d10 <_sbrk+0x18>
		heap = (unsigned char*)&_end;
	}
	prev_heap = heap;
   80d02:	4a06      	ldr	r2, [pc, #24]	; (80d1c <_sbrk+0x24>)
   80d04:	f8d2 0410 	ldr.w	r0, [r2, #1040]	; 0x410

	heap += incr;
   80d08:	4403      	add	r3, r0
   80d0a:	f8c2 3410 	str.w	r3, [r2, #1040]	; 0x410

	return prev_heap;
}
   80d0e:	4770      	bx	lr
		heap = (unsigned char*)&_end;
   80d10:	4903      	ldr	r1, [pc, #12]	; (80d20 <_sbrk+0x28>)
   80d12:	4a02      	ldr	r2, [pc, #8]	; (80d1c <_sbrk+0x24>)
   80d14:	f8c2 1410 	str.w	r1, [r2, #1040]	; 0x410
   80d18:	e7f3      	b.n	80d02 <_sbrk+0xa>
   80d1a:	bf00      	nop
   80d1c:	20000890 	.word	0x20000890
   80d20:	20001328 	.word	0x20001328

00080d24 <_close>:

int _close(int file){
	return -1;
}
   80d24:	f04f 30ff 	mov.w	r0, #4294967295
   80d28:	4770      	bx	lr

00080d2a <_fstat>:

int _fstat(int file, struct stat* st){
	st->st_mode = S_IFCHR;
   80d2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80d2e:	604b      	str	r3, [r1, #4]
	return 0;
}
   80d30:	2000      	movs	r0, #0
   80d32:	4770      	bx	lr

00080d34 <_isatty>:

int _isatty(int file){
	return 1;
}
   80d34:	2001      	movs	r0, #1
   80d36:	4770      	bx	lr

00080d38 <_lseek>:

int _lseek(int file, int ptr, int dir){
	return 0;
}
   80d38:	2000      	movs	r0, #0
   80d3a:	4770      	bx	lr

00080d3c <_write>:

int _getpid(void){
	return -1;
}

int _write(int file, char* ptr, int len){
   80d3c:	b570      	push	{r4, r5, r6, lr}
	if(file > 1){
   80d3e:	2801      	cmp	r0, #1
   80d40:	dc0b      	bgt.n	80d5a <_write+0x1e>
   80d42:	460e      	mov	r6, r1
   80d44:	4615      	mov	r5, r2
   80d46:	2400      	movs	r4, #0
   80d48:	e003      	b.n	80d52 <_write+0x16>
		return -1;
	}

	for(int idx = 0; idx < len; idx++){
		uart_tx((uint8_t)ptr[idx]);
   80d4a:	5d30      	ldrb	r0, [r6, r4]
   80d4c:	4b04      	ldr	r3, [pc, #16]	; (80d60 <_write+0x24>)
   80d4e:	4798      	blx	r3
	for(int idx = 0; idx < len; idx++){
   80d50:	3401      	adds	r4, #1
   80d52:	42ac      	cmp	r4, r5
   80d54:	dbf9      	blt.n	80d4a <_write+0xe>
	}
	return len;
}
   80d56:	4628      	mov	r0, r5
   80d58:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
   80d5a:	f04f 35ff 	mov.w	r5, #4294967295
   80d5e:	e7fa      	b.n	80d56 <_write+0x1a>
   80d60:	00080c85 	.word	0x00080c85

00080d64 <_read>:

int _read(int file, char* ptr, int len){
   80d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(file > 1){
   80d66:	2801      	cmp	r0, #1
   80d68:	dc0c      	bgt.n	80d84 <_read+0x20>
   80d6a:	4616      	mov	r6, r2
   80d6c:	460f      	mov	r7, r1
   80d6e:	2400      	movs	r4, #0
   80d70:	4625      	mov	r5, r4
		return -1;
	}
	
	int nread = 0;
	for(int idx = 0; idx < len; idx++){
   80d72:	42b4      	cmp	r4, r6
   80d74:	da08      	bge.n	80d88 <_read+0x24>
		int b = uart_rx((uint8_t*)&ptr[idx]);
   80d76:	1938      	adds	r0, r7, r4
   80d78:	4b04      	ldr	r3, [pc, #16]	; (80d8c <_read+0x28>)
   80d7a:	4798      	blx	r3
		nread += b;
   80d7c:	4405      	add	r5, r0
		if(!b){
   80d7e:	b118      	cbz	r0, 80d88 <_read+0x24>
	for(int idx = 0; idx < len; idx++){
   80d80:	3401      	adds	r4, #1
   80d82:	e7f6      	b.n	80d72 <_read+0xe>
		return -1;
   80d84:	f04f 35ff 	mov.w	r5, #4294967295
			return nread;
		}
	}
	return nread;
}
   80d88:	4628      	mov	r0, r5
   80d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d8c:	00080c99 	.word	0x00080c99

00080d90 <main>:

int8_t racket_speed = 0;



int main(void) {
   80d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d94:	b089      	sub	sp, #36	; 0x24
	// Disable Watchdog Timer ----------
	WDT->WDT_MR = WDT_MR_WDDIS; // Set WDDIS bit to disable the watchdog timer
   80d96:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80d9a:	4b77      	ldr	r3, [pc, #476]	; (80f78 <main+0x1e8>)
   80d9c:	605a      	str	r2, [r3, #4]
	
    // Initialize SAM system ----------
    SystemInit();
   80d9e:	4b77      	ldr	r3, [pc, #476]	; (80f7c <main+0x1ec>)
   80da0:	4798      	blx	r3
	
	// Initialize Debugging ----------
	debug_led_init();
   80da2:	4b77      	ldr	r3, [pc, #476]	; (80f80 <main+0x1f0>)
   80da4:	4798      	blx	r3
	uart_init(84000000, 9600); // Initialize UART with CPU frequency (84 MHz) and desired baud rate (9600)
   80da6:	f44f 5116 	mov.w	r1, #9600	; 0x2580
   80daa:	4876      	ldr	r0, [pc, #472]	; (80f84 <main+0x1f4>)
   80dac:	4b76      	ldr	r3, [pc, #472]	; (80f88 <main+0x1f8>)
   80dae:	4798      	blx	r3
		.phase2 = 6,
		.propag = 3,
		.sjw = 1,
		.smp = 1
	}; // CAN initialization parameters
	can_init(can_config, 1); // Initialize CAN with the configuration and enable receive interrupts
   80db0:	2101      	movs	r1, #1
   80db2:	4b76      	ldr	r3, [pc, #472]	; (80f8c <main+0x1fc>)
   80db4:	6818      	ldr	r0, [r3, #0]
   80db6:	4b76      	ldr	r3, [pc, #472]	; (80f90 <main+0x200>)
   80db8:	4798      	blx	r3
	
	// Initialize Servo ----------
	servo_driver_init();
   80dba:	4b76      	ldr	r3, [pc, #472]	; (80f94 <main+0x204>)
   80dbc:	4798      	blx	r3
	
	// Initialize IR LED ----------
	ir_led_driver_init();
   80dbe:	4b76      	ldr	r3, [pc, #472]	; (80f98 <main+0x208>)
   80dc0:	4798      	blx	r3
	
	// Initialize Solenoid ----------
	solenoid_driver_init();
   80dc2:	4b76      	ldr	r3, [pc, #472]	; (80f9c <main+0x20c>)
   80dc4:	4798      	blx	r3
	
	// Initialize Motor Control ----------
	int8_t kp = 10; // Proportional gain: reacts to current error (Recomended: 10)
	int8_t ki = 0; // Integral gain: reacts to accumulated error (Recomended: 0)
	int8_t kd = 0; // Derivative gain: reacts to error rate change (Recomended: 0)
	pid_controller_init(kp, ki, kd); // Initialize PID with gain values
   80dc6:	2200      	movs	r2, #0
   80dc8:	4611      	mov	r1, r2
   80dca:	200a      	movs	r0, #10
   80dcc:	4b74      	ldr	r3, [pc, #464]	; (80fa0 <main+0x210>)
   80dce:	4798      	blx	r3
	
	motor_driver_init(); // Motor Driver MUST ALWAYS be before Encoder Init!!! (Because Motor Driver resets the 0 point for the system by going to the edge of the box before encoder starts setting 0 point. Ensuring 0 point always stays on the left side of the box for optimal control)
   80dd0:	4b74      	ldr	r3, [pc, #464]	; (80fa4 <main+0x214>)
   80dd2:	4798      	blx	r3
	encoder_driver_init(); // ENcoder MUST come AFTER Motor Driver Init!!! (Because Motor Driver resets the 0 point for the system by going to the edge of the box before encoder starts setting 0 point. Ensuring 0 point always stays on the left side of the box for optimal control)
   80dd4:	4b74      	ldr	r3, [pc, #464]	; (80fa8 <main+0x218>)
   80dd6:	4798      	blx	r3
	uint64_t start_time_can = 0;
   80dd8:	2400      	movs	r4, #0
   80dda:	2500      	movs	r5, #0
	uint64_t start_time_ball = 0;
   80ddc:	46a2      	mov	sl, r4
   80dde:	46ab      	mov	fp, r5
	uint64_t start_time_pid = 0;
   80de0:	4626      	mov	r6, r4
   80de2:	462f      	mov	r7, r5
	uint64_t start_time_solenoid = 0;
   80de4:	e9cd 4500 	strd	r4, r5, [sp]
   80de8:	e034      	b.n	80e54 <main+0xc4>
		// Solenoid Control ----------
		// 1. If button is not pressed, turn solenoid off and reset bounce_state.
		// 2. If button is pressed and bounce_state is 0, turn solenoid on, lock bounce_state, and start timer.
		// 3. If bounce duration has passed while holding the button on, turn solenoid off.
		if (controls_pad_right_button == 0) {
			solenoid_driver_off(); // OFF
   80dea:	4b70      	ldr	r3, [pc, #448]	; (80fac <main+0x21c>)
   80dec:	4798      	blx	r3
			bounce_state = 0; // Reset
   80dee:	2200      	movs	r2, #0
   80df0:	4b6f      	ldr	r3, [pc, #444]	; (80fb0 <main+0x220>)
   80df2:	721a      	strb	r2, [r3, #8]
   80df4:	e003      	b.n	80dfe <main+0x6e>
		else if ((controls_pad_right_button == 1) && (bounce_state == 0)) {
			solenoid_driver_on(); // ON
			bounce_state = 1; // Lock
			start_time_solenoid = time_now(); // Start timer
		}
		else if ((bounce_state == 1) && ((time_now() - start_time_solenoid) > SOLENOID_BOUNCE_DURATION)) {
   80df6:	4b6e      	ldr	r3, [pc, #440]	; (80fb0 <main+0x220>)
   80df8:	7a1b      	ldrb	r3, [r3, #8]
   80dfa:	2b01      	cmp	r3, #1
   80dfc:	d058      	beq.n	80eb0 <main+0x120>
			solenoid_driver_off(); // OFF
		}
		
		// Angle Control ----------
		servo_driver_set_position(controls_joystick_x);
   80dfe:	4b6c      	ldr	r3, [pc, #432]	; (80fb0 <main+0x220>)
   80e00:	f993 0001 	ldrsb.w	r0, [r3, #1]
   80e04:	4b6b      	ldr	r3, [pc, #428]	; (80fb4 <main+0x224>)
   80e06:	4798      	blx	r3
		
		// Position Control ----------
		// Calculate the optimal speed to get to our wanted position
		// Because PID takes time to calculate, updating it to many times has no physical benefits, therefore use time for something more productive until PID has a reason to be recalculated
		// Only update speed once PID timer has run out
		if ((time_now() - start_time_pid) > PID_UPDATE_INTERVAL) {
   80e08:	4b6b      	ldr	r3, [pc, #428]	; (80fb8 <main+0x228>)
   80e0a:	4798      	blx	r3
   80e0c:	ebb0 0806 	subs.w	r8, r0, r6
   80e10:	eb61 0907 	sbc.w	r9, r1, r7
   80e14:	2032      	movs	r0, #50	; 0x32
   80e16:	2100      	movs	r1, #0
   80e18:	4b68      	ldr	r3, [pc, #416]	; (80fbc <main+0x22c>)
   80e1a:	4798      	blx	r3
   80e1c:	4549      	cmp	r1, r9
   80e1e:	bf08      	it	eq
   80e20:	4540      	cmpeq	r0, r8
   80e22:	d358      	bcc.n	80ed6 <main+0x146>
			motor_driver_set_speed(racket_speed);
		}
		
		// Ball Detection ----------
		// Subtract hearts by 1 if the ball was detected AND if cool down period has passed
		if (ir_led_driver_get_status() != 0) {
   80e24:	4b66      	ldr	r3, [pc, #408]	; (80fc0 <main+0x230>)
   80e26:	4798      	blx	r3
   80e28:	2800      	cmp	r0, #0
   80e2a:	d167      	bne.n	80efc <main+0x16c>
			}
		}
		
		// Hearts Logic ----------
		// Check if enough time has passed since the last CAN message was sent
		if ((time_now() - start_time_can) >= CAN_SEND_INTERVAL) {
   80e2c:	4b62      	ldr	r3, [pc, #392]	; (80fb8 <main+0x228>)
   80e2e:	4798      	blx	r3
   80e30:	ebb0 0804 	subs.w	r8, r0, r4
   80e34:	eb61 0905 	sbc.w	r9, r1, r5
   80e38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80e3c:	2100      	movs	r1, #0
   80e3e:	4b5f      	ldr	r3, [pc, #380]	; (80fbc <main+0x22c>)
   80e40:	4798      	blx	r3
   80e42:	4589      	cmp	r9, r1
   80e44:	bf08      	it	eq
   80e46:	4580      	cmpeq	r8, r0
   80e48:	d270      	bcs.n	80f2c <main+0x19c>
			can_tx(can_message_tx);
		}
		
		// Check if the reset hearts key was activated
		// If so reset the hearts
		if (hearts_key == HEARTS_RESET_KEY) hearts = HEARTS_START_AMOUNT;
   80e4a:	4b59      	ldr	r3, [pc, #356]	; (80fb0 <main+0x220>)
   80e4c:	79db      	ldrb	r3, [r3, #7]
   80e4e:	2b52      	cmp	r3, #82	; 0x52
   80e50:	f000 808e 	beq.w	80f70 <main+0x1e0>
		CanMsg can_message_rx = can_get_latest_message();
   80e54:	a802      	add	r0, sp, #8
   80e56:	4b5b      	ldr	r3, [pc, #364]	; (80fc4 <main+0x234>)
   80e58:	4798      	blx	r3
		controls_joystick_y       = (int8_t)can_message_rx.byte[0];
   80e5a:	f99d 200c 	ldrsb.w	r2, [sp, #12]
   80e5e:	4b54      	ldr	r3, [pc, #336]	; (80fb0 <main+0x220>)
   80e60:	701a      	strb	r2, [r3, #0]
		controls_joystick_x       = (int8_t)can_message_rx.byte[1];
   80e62:	f99d 200d 	ldrsb.w	r2, [sp, #13]
   80e66:	705a      	strb	r2, [r3, #1]
		controls_pad_left         = (int8_t)can_message_rx.byte[2];
   80e68:	f99d 200e 	ldrsb.w	r2, [sp, #14]
   80e6c:	709a      	strb	r2, [r3, #2]
		controls_pad_right        = (int8_t)can_message_rx.byte[3];
   80e6e:	f99d 200f 	ldrsb.w	r2, [sp, #15]
   80e72:	70da      	strb	r2, [r3, #3]
		controls_joystick_button  = (int8_t)can_message_rx.byte[4];
   80e74:	f99d 2010 	ldrsb.w	r2, [sp, #16]
   80e78:	711a      	strb	r2, [r3, #4]
		controls_pad_left_button  = (int8_t)can_message_rx.byte[5];
   80e7a:	f99d 2011 	ldrsb.w	r2, [sp, #17]
   80e7e:	715a      	strb	r2, [r3, #5]
		controls_pad_right_button = (int8_t)can_message_rx.byte[6];
   80e80:	f99d 2012 	ldrsb.w	r2, [sp, #18]
   80e84:	719a      	strb	r2, [r3, #6]
		hearts_key                =   (char)can_message_rx.byte[7];
   80e86:	f89d 1013 	ldrb.w	r1, [sp, #19]
   80e8a:	71d9      	strb	r1, [r3, #7]
		if (controls_pad_right_button == 0) {
   80e8c:	2a00      	cmp	r2, #0
   80e8e:	d0ac      	beq.n	80dea <main+0x5a>
		else if ((controls_pad_right_button == 1) && (bounce_state == 0)) {
   80e90:	2a01      	cmp	r2, #1
   80e92:	d1b0      	bne.n	80df6 <main+0x66>
   80e94:	4b46      	ldr	r3, [pc, #280]	; (80fb0 <main+0x220>)
   80e96:	7a1b      	ldrb	r3, [r3, #8]
   80e98:	2b00      	cmp	r3, #0
   80e9a:	d1ac      	bne.n	80df6 <main+0x66>
			solenoid_driver_on(); // ON
   80e9c:	4b4a      	ldr	r3, [pc, #296]	; (80fc8 <main+0x238>)
   80e9e:	4798      	blx	r3
			bounce_state = 1; // Lock
   80ea0:	2201      	movs	r2, #1
   80ea2:	4b43      	ldr	r3, [pc, #268]	; (80fb0 <main+0x220>)
   80ea4:	721a      	strb	r2, [r3, #8]
			start_time_solenoid = time_now(); // Start timer
   80ea6:	4b44      	ldr	r3, [pc, #272]	; (80fb8 <main+0x228>)
   80ea8:	4798      	blx	r3
   80eaa:	e9cd 0100 	strd	r0, r1, [sp]
   80eae:	e7a6      	b.n	80dfe <main+0x6e>
		else if ((bounce_state == 1) && ((time_now() - start_time_solenoid) > SOLENOID_BOUNCE_DURATION)) {
   80eb0:	4b41      	ldr	r3, [pc, #260]	; (80fb8 <main+0x228>)
   80eb2:	4798      	blx	r3
   80eb4:	e9dd 8900 	ldrd	r8, r9, [sp]
   80eb8:	ebb0 0808 	subs.w	r8, r0, r8
   80ebc:	eb61 0909 	sbc.w	r9, r1, r9
   80ec0:	2064      	movs	r0, #100	; 0x64
   80ec2:	2100      	movs	r1, #0
   80ec4:	4b3d      	ldr	r3, [pc, #244]	; (80fbc <main+0x22c>)
   80ec6:	4798      	blx	r3
   80ec8:	4549      	cmp	r1, r9
   80eca:	bf08      	it	eq
   80ecc:	4540      	cmpeq	r0, r8
   80ece:	d296      	bcs.n	80dfe <main+0x6e>
			solenoid_driver_off(); // OFF
   80ed0:	4b36      	ldr	r3, [pc, #216]	; (80fac <main+0x21c>)
   80ed2:	4798      	blx	r3
   80ed4:	e793      	b.n	80dfe <main+0x6e>
			start_time_pid = time_now();
   80ed6:	4b38      	ldr	r3, [pc, #224]	; (80fb8 <main+0x228>)
   80ed8:	4798      	blx	r3
   80eda:	4606      	mov	r6, r0
   80edc:	460f      	mov	r7, r1
			int8_t racket_position_desired = controls_pad_right;
   80ede:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80fb0 <main+0x220>
   80ee2:	f998 9003 	ldrsb.w	r9, [r8, #3]
			int8_t racket_position = encoder_driver_get_position();
   80ee6:	4b39      	ldr	r3, [pc, #228]	; (80fcc <main+0x23c>)
   80ee8:	4798      	blx	r3
			racket_speed = pid_controller_get_u(racket_position_desired, racket_position);
   80eea:	4601      	mov	r1, r0
   80eec:	4648      	mov	r0, r9
   80eee:	4b38      	ldr	r3, [pc, #224]	; (80fd0 <main+0x240>)
   80ef0:	4798      	blx	r3
   80ef2:	f888 0009 	strb.w	r0, [r8, #9]
			motor_driver_set_speed(racket_speed);
   80ef6:	4b37      	ldr	r3, [pc, #220]	; (80fd4 <main+0x244>)
   80ef8:	4798      	blx	r3
   80efa:	e793      	b.n	80e24 <main+0x94>
			if ((time_now() - start_time_ball) >= BALL_INTERVAL) {
   80efc:	4b2e      	ldr	r3, [pc, #184]	; (80fb8 <main+0x228>)
   80efe:	4798      	blx	r3
   80f00:	ebb0 080a 	subs.w	r8, r0, sl
   80f04:	eb61 090b 	sbc.w	r9, r1, fp
   80f08:	f241 3088 	movw	r0, #5000	; 0x1388
   80f0c:	2100      	movs	r1, #0
   80f0e:	4b2b      	ldr	r3, [pc, #172]	; (80fbc <main+0x22c>)
   80f10:	4798      	blx	r3
   80f12:	4589      	cmp	r9, r1
   80f14:	bf08      	it	eq
   80f16:	4580      	cmpeq	r8, r0
   80f18:	d388      	bcc.n	80e2c <main+0x9c>
				hearts -= 1;
   80f1a:	4a2f      	ldr	r2, [pc, #188]	; (80fd8 <main+0x248>)
   80f1c:	7813      	ldrb	r3, [r2, #0]
   80f1e:	3b01      	subs	r3, #1
   80f20:	7013      	strb	r3, [r2, #0]
				start_time_ball = time_now();
   80f22:	4b25      	ldr	r3, [pc, #148]	; (80fb8 <main+0x228>)
   80f24:	4798      	blx	r3
   80f26:	4682      	mov	sl, r0
   80f28:	468b      	mov	fp, r1
   80f2a:	e77f      	b.n	80e2c <main+0x9c>
			start_time_can = time_now();
   80f2c:	4b22      	ldr	r3, [pc, #136]	; (80fb8 <main+0x228>)
   80f2e:	4798      	blx	r3
   80f30:	4604      	mov	r4, r0
   80f32:	460d      	mov	r5, r1
			can_message_tx.id = CAN_ID_NODE2; // CAN ID
   80f34:	2302      	movs	r3, #2
   80f36:	f88d 3014 	strb.w	r3, [sp, #20]
			can_message_tx.length = 8; // Message length
   80f3a:	2308      	movs	r3, #8
   80f3c:	f88d 3015 	strb.w	r3, [sp, #21]
			can_message_tx.byte[0] = hearts; // Data bytes to send
   80f40:	4b25      	ldr	r3, [pc, #148]	; (80fd8 <main+0x248>)
   80f42:	781b      	ldrb	r3, [r3, #0]
   80f44:	f88d 3018 	strb.w	r3, [sp, #24]
			can_message_tx.byte[1] = hearts;
   80f48:	f88d 3019 	strb.w	r3, [sp, #25]
			can_message_tx.byte[2] = hearts;
   80f4c:	f88d 301a 	strb.w	r3, [sp, #26]
			can_message_tx.byte[3] = hearts;
   80f50:	f88d 301b 	strb.w	r3, [sp, #27]
			can_message_tx.byte[4] = hearts;
   80f54:	f88d 301c 	strb.w	r3, [sp, #28]
			can_message_tx.byte[5] = hearts;
   80f58:	f88d 301d 	strb.w	r3, [sp, #29]
			can_message_tx.byte[6] = hearts;
   80f5c:	f88d 301e 	strb.w	r3, [sp, #30]
			can_message_tx.byte[7] = hearts;
   80f60:	f88d 301f 	strb.w	r3, [sp, #31]
			can_tx(can_message_tx);
   80f64:	ab08      	add	r3, sp, #32
   80f66:	e913 0007 	ldmdb	r3, {r0, r1, r2}
   80f6a:	4b1c      	ldr	r3, [pc, #112]	; (80fdc <main+0x24c>)
   80f6c:	4798      	blx	r3
   80f6e:	e76c      	b.n	80e4a <main+0xba>
		if (hearts_key == HEARTS_RESET_KEY) hearts = HEARTS_START_AMOUNT;
   80f70:	2205      	movs	r2, #5
   80f72:	4b19      	ldr	r3, [pc, #100]	; (80fd8 <main+0x248>)
   80f74:	701a      	strb	r2, [r3, #0]
    while (1) {
   80f76:	e76d      	b.n	80e54 <main+0xc4>
   80f78:	400e1a50 	.word	0x400e1a50
   80f7c:	000801d1 	.word	0x000801d1
   80f80:	00080581 	.word	0x00080581
   80f84:	0501bd00 	.word	0x0501bd00
   80f88:	00080c2d 	.word	0x00080c2d
   80f8c:	00082a4c 	.word	0x00082a4c
   80f90:	0008035d 	.word	0x0008035d
   80f94:	00080a99 	.word	0x00080a99
   80f98:	00080711 	.word	0x00080711
   80f9c:	00080ab1 	.word	0x00080ab1
   80fa0:	00080849 	.word	0x00080849
   80fa4:	000807f5 	.word	0x000807f5
   80fa8:	00080661 	.word	0x00080661
   80fac:	00080ae9 	.word	0x00080ae9
   80fb0:	20000ca4 	.word	0x20000ca4
   80fb4:	00080a0d 	.word	0x00080a0d
   80fb8:	00080b51 	.word	0x00080b51
   80fbc:	00080b89 	.word	0x00080b89
   80fc0:	0008071d 	.word	0x0008071d
   80fc4:	00080535 	.word	0x00080535
   80fc8:	00080ad9 	.word	0x00080ad9
   80fcc:	000806ed 	.word	0x000806ed
   80fd0:	0008085d 	.word	0x0008085d
   80fd4:	0008075d 	.word	0x0008075d
   80fd8:	20000004 	.word	0x20000004
   80fdc:	0008040d 	.word	0x0008040d

00080fe0 <__libc_init_array>:
   80fe0:	b570      	push	{r4, r5, r6, lr}
   80fe2:	4e0f      	ldr	r6, [pc, #60]	; (81020 <__libc_init_array+0x40>)
   80fe4:	4d0f      	ldr	r5, [pc, #60]	; (81024 <__libc_init_array+0x44>)
   80fe6:	1b76      	subs	r6, r6, r5
   80fe8:	10b6      	asrs	r6, r6, #2
   80fea:	bf18      	it	ne
   80fec:	2400      	movne	r4, #0
   80fee:	d005      	beq.n	80ffc <__libc_init_array+0x1c>
   80ff0:	3401      	adds	r4, #1
   80ff2:	f855 3b04 	ldr.w	r3, [r5], #4
   80ff6:	4798      	blx	r3
   80ff8:	42a6      	cmp	r6, r4
   80ffa:	d1f9      	bne.n	80ff0 <__libc_init_array+0x10>
   80ffc:	4e0a      	ldr	r6, [pc, #40]	; (81028 <__libc_init_array+0x48>)
   80ffe:	4d0b      	ldr	r5, [pc, #44]	; (8102c <__libc_init_array+0x4c>)
   81000:	f001 fd2a 	bl	82a58 <_init>
   81004:	1b76      	subs	r6, r6, r5
   81006:	10b6      	asrs	r6, r6, #2
   81008:	bf18      	it	ne
   8100a:	2400      	movne	r4, #0
   8100c:	d006      	beq.n	8101c <__libc_init_array+0x3c>
   8100e:	3401      	adds	r4, #1
   81010:	f855 3b04 	ldr.w	r3, [r5], #4
   81014:	4798      	blx	r3
   81016:	42a6      	cmp	r6, r4
   81018:	d1f9      	bne.n	8100e <__libc_init_array+0x2e>
   8101a:	bd70      	pop	{r4, r5, r6, pc}
   8101c:	bd70      	pop	{r4, r5, r6, pc}
   8101e:	bf00      	nop
   81020:	00082a64 	.word	0x00082a64
   81024:	00082a64 	.word	0x00082a64
   81028:	00082a70 	.word	0x00082a70
   8102c:	00082a64 	.word	0x00082a64

00081030 <memset>:
   81030:	b470      	push	{r4, r5, r6}
   81032:	0786      	lsls	r6, r0, #30
   81034:	d046      	beq.n	810c4 <memset+0x94>
   81036:	1e54      	subs	r4, r2, #1
   81038:	2a00      	cmp	r2, #0
   8103a:	d041      	beq.n	810c0 <memset+0x90>
   8103c:	b2ca      	uxtb	r2, r1
   8103e:	4603      	mov	r3, r0
   81040:	e002      	b.n	81048 <memset+0x18>
   81042:	f114 34ff 	adds.w	r4, r4, #4294967295
   81046:	d33b      	bcc.n	810c0 <memset+0x90>
   81048:	f803 2b01 	strb.w	r2, [r3], #1
   8104c:	079d      	lsls	r5, r3, #30
   8104e:	d1f8      	bne.n	81042 <memset+0x12>
   81050:	2c03      	cmp	r4, #3
   81052:	d92e      	bls.n	810b2 <memset+0x82>
   81054:	b2cd      	uxtb	r5, r1
   81056:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8105a:	2c0f      	cmp	r4, #15
   8105c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81060:	d919      	bls.n	81096 <memset+0x66>
   81062:	4626      	mov	r6, r4
   81064:	f103 0210 	add.w	r2, r3, #16
   81068:	3e10      	subs	r6, #16
   8106a:	2e0f      	cmp	r6, #15
   8106c:	f842 5c10 	str.w	r5, [r2, #-16]
   81070:	f842 5c0c 	str.w	r5, [r2, #-12]
   81074:	f842 5c08 	str.w	r5, [r2, #-8]
   81078:	f842 5c04 	str.w	r5, [r2, #-4]
   8107c:	f102 0210 	add.w	r2, r2, #16
   81080:	d8f2      	bhi.n	81068 <memset+0x38>
   81082:	f1a4 0210 	sub.w	r2, r4, #16
   81086:	f022 020f 	bic.w	r2, r2, #15
   8108a:	f004 040f 	and.w	r4, r4, #15
   8108e:	3210      	adds	r2, #16
   81090:	2c03      	cmp	r4, #3
   81092:	4413      	add	r3, r2
   81094:	d90d      	bls.n	810b2 <memset+0x82>
   81096:	461e      	mov	r6, r3
   81098:	4622      	mov	r2, r4
   8109a:	3a04      	subs	r2, #4
   8109c:	2a03      	cmp	r2, #3
   8109e:	f846 5b04 	str.w	r5, [r6], #4
   810a2:	d8fa      	bhi.n	8109a <memset+0x6a>
   810a4:	1f22      	subs	r2, r4, #4
   810a6:	f022 0203 	bic.w	r2, r2, #3
   810aa:	3204      	adds	r2, #4
   810ac:	4413      	add	r3, r2
   810ae:	f004 0403 	and.w	r4, r4, #3
   810b2:	b12c      	cbz	r4, 810c0 <memset+0x90>
   810b4:	b2c9      	uxtb	r1, r1
   810b6:	441c      	add	r4, r3
   810b8:	f803 1b01 	strb.w	r1, [r3], #1
   810bc:	429c      	cmp	r4, r3
   810be:	d1fb      	bne.n	810b8 <memset+0x88>
   810c0:	bc70      	pop	{r4, r5, r6}
   810c2:	4770      	bx	lr
   810c4:	4614      	mov	r4, r2
   810c6:	4603      	mov	r3, r0
   810c8:	e7c2      	b.n	81050 <memset+0x20>
   810ca:	bf00      	nop

000810cc <_puts_r>:
   810cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   810ce:	4605      	mov	r5, r0
   810d0:	b089      	sub	sp, #36	; 0x24
   810d2:	4608      	mov	r0, r1
   810d4:	460c      	mov	r4, r1
   810d6:	2701      	movs	r7, #1
   810d8:	f000 f84e 	bl	81178 <strlen>
   810dc:	2602      	movs	r6, #2
   810de:	19c3      	adds	r3, r0, r7
   810e0:	4920      	ldr	r1, [pc, #128]	; (81164 <_puts_r+0x98>)
   810e2:	9303      	str	r3, [sp, #12]
   810e4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   810e6:	aa04      	add	r2, sp, #16
   810e8:	9404      	str	r4, [sp, #16]
   810ea:	9005      	str	r0, [sp, #20]
   810ec:	68ac      	ldr	r4, [r5, #8]
   810ee:	9707      	str	r7, [sp, #28]
   810f0:	9602      	str	r6, [sp, #8]
   810f2:	9106      	str	r1, [sp, #24]
   810f4:	9201      	str	r2, [sp, #4]
   810f6:	b353      	cbz	r3, 8114e <_puts_r+0x82>
   810f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   810fa:	f013 0f01 	tst.w	r3, #1
   810fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81102:	b29a      	uxth	r2, r3
   81104:	d101      	bne.n	8110a <_puts_r+0x3e>
   81106:	0590      	lsls	r0, r2, #22
   81108:	d525      	bpl.n	81156 <_puts_r+0x8a>
   8110a:	0491      	lsls	r1, r2, #18
   8110c:	d406      	bmi.n	8111c <_puts_r+0x50>
   8110e:	6e62      	ldr	r2, [r4, #100]	; 0x64
   81110:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81114:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   81118:	81a3      	strh	r3, [r4, #12]
   8111a:	6662      	str	r2, [r4, #100]	; 0x64
   8111c:	4628      	mov	r0, r5
   8111e:	aa01      	add	r2, sp, #4
   81120:	4621      	mov	r1, r4
   81122:	f000 fb4b 	bl	817bc <__sfvwrite_r>
   81126:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81128:	2800      	cmp	r0, #0
   8112a:	bf0c      	ite	eq
   8112c:	250a      	moveq	r5, #10
   8112e:	f04f 35ff 	movne.w	r5, #4294967295
   81132:	07da      	lsls	r2, r3, #31
   81134:	d402      	bmi.n	8113c <_puts_r+0x70>
   81136:	89a3      	ldrh	r3, [r4, #12]
   81138:	059b      	lsls	r3, r3, #22
   8113a:	d502      	bpl.n	81142 <_puts_r+0x76>
   8113c:	4628      	mov	r0, r5
   8113e:	b009      	add	sp, #36	; 0x24
   81140:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81142:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81144:	f000 fce2 	bl	81b0c <__retarget_lock_release_recursive>
   81148:	4628      	mov	r0, r5
   8114a:	b009      	add	sp, #36	; 0x24
   8114c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8114e:	4628      	mov	r0, r5
   81150:	f000 f9a8 	bl	814a4 <__sinit>
   81154:	e7d0      	b.n	810f8 <_puts_r+0x2c>
   81156:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81158:	f000 fcd6 	bl	81b08 <__retarget_lock_acquire_recursive>
   8115c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81160:	b29a      	uxth	r2, r3
   81162:	e7d2      	b.n	8110a <_puts_r+0x3e>
   81164:	00082a54 	.word	0x00082a54

00081168 <puts>:
   81168:	4b02      	ldr	r3, [pc, #8]	; (81174 <puts+0xc>)
   8116a:	4601      	mov	r1, r0
   8116c:	6818      	ldr	r0, [r3, #0]
   8116e:	f7ff bfad 	b.w	810cc <_puts_r>
   81172:	bf00      	nop
   81174:	20000008 	.word	0x20000008

00081178 <strlen>:
   81178:	f020 0103 	bic.w	r1, r0, #3
   8117c:	f010 0003 	ands.w	r0, r0, #3
   81180:	f1c0 0000 	rsb	r0, r0, #0
   81184:	f851 3b04 	ldr.w	r3, [r1], #4
   81188:	f100 0c04 	add.w	ip, r0, #4
   8118c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81190:	f06f 0200 	mvn.w	r2, #0
   81194:	bf1c      	itt	ne
   81196:	fa22 f20c 	lsrne.w	r2, r2, ip
   8119a:	4313      	orrne	r3, r2
   8119c:	f04f 0c01 	mov.w	ip, #1
   811a0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   811a4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   811a8:	eba3 020c 	sub.w	r2, r3, ip
   811ac:	ea22 0203 	bic.w	r2, r2, r3
   811b0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   811b4:	bf04      	itt	eq
   811b6:	f851 3b04 	ldreq.w	r3, [r1], #4
   811ba:	3004      	addeq	r0, #4
   811bc:	d0f4      	beq.n	811a8 <strlen+0x30>
   811be:	f1c2 0100 	rsb	r1, r2, #0
   811c2:	ea02 0201 	and.w	r2, r2, r1
   811c6:	fab2 f282 	clz	r2, r2
   811ca:	f1c2 021f 	rsb	r2, r2, #31
   811ce:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   811d2:	4770      	bx	lr

000811d4 <__swsetup_r>:
   811d4:	b538      	push	{r3, r4, r5, lr}
   811d6:	4b30      	ldr	r3, [pc, #192]	; (81298 <__swsetup_r+0xc4>)
   811d8:	4605      	mov	r5, r0
   811da:	6818      	ldr	r0, [r3, #0]
   811dc:	460c      	mov	r4, r1
   811de:	b110      	cbz	r0, 811e6 <__swsetup_r+0x12>
   811e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   811e2:	2b00      	cmp	r3, #0
   811e4:	d038      	beq.n	81258 <__swsetup_r+0x84>
   811e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   811ea:	b293      	uxth	r3, r2
   811ec:	0718      	lsls	r0, r3, #28
   811ee:	d50c      	bpl.n	8120a <__swsetup_r+0x36>
   811f0:	6920      	ldr	r0, [r4, #16]
   811f2:	b1a8      	cbz	r0, 81220 <__swsetup_r+0x4c>
   811f4:	f013 0201 	ands.w	r2, r3, #1
   811f8:	d01e      	beq.n	81238 <__swsetup_r+0x64>
   811fa:	2200      	movs	r2, #0
   811fc:	6963      	ldr	r3, [r4, #20]
   811fe:	60a2      	str	r2, [r4, #8]
   81200:	425b      	negs	r3, r3
   81202:	61a3      	str	r3, [r4, #24]
   81204:	b1f0      	cbz	r0, 81244 <__swsetup_r+0x70>
   81206:	2000      	movs	r0, #0
   81208:	bd38      	pop	{r3, r4, r5, pc}
   8120a:	06d9      	lsls	r1, r3, #27
   8120c:	d53b      	bpl.n	81286 <__swsetup_r+0xb2>
   8120e:	0758      	lsls	r0, r3, #29
   81210:	d425      	bmi.n	8125e <__swsetup_r+0x8a>
   81212:	6920      	ldr	r0, [r4, #16]
   81214:	f042 0308 	orr.w	r3, r2, #8
   81218:	81a3      	strh	r3, [r4, #12]
   8121a:	b29b      	uxth	r3, r3
   8121c:	2800      	cmp	r0, #0
   8121e:	d1e9      	bne.n	811f4 <__swsetup_r+0x20>
   81220:	f403 7220 	and.w	r2, r3, #640	; 0x280
   81224:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   81228:	d0e4      	beq.n	811f4 <__swsetup_r+0x20>
   8122a:	4628      	mov	r0, r5
   8122c:	4621      	mov	r1, r4
   8122e:	f000 fc9d 	bl	81b6c <__smakebuf_r>
   81232:	89a3      	ldrh	r3, [r4, #12]
   81234:	6920      	ldr	r0, [r4, #16]
   81236:	e7dd      	b.n	811f4 <__swsetup_r+0x20>
   81238:	0799      	lsls	r1, r3, #30
   8123a:	bf58      	it	pl
   8123c:	6962      	ldrpl	r2, [r4, #20]
   8123e:	60a2      	str	r2, [r4, #8]
   81240:	2800      	cmp	r0, #0
   81242:	d1e0      	bne.n	81206 <__swsetup_r+0x32>
   81244:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81248:	061a      	lsls	r2, r3, #24
   8124a:	d5dd      	bpl.n	81208 <__swsetup_r+0x34>
   8124c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81250:	81a3      	strh	r3, [r4, #12]
   81252:	f04f 30ff 	mov.w	r0, #4294967295
   81256:	bd38      	pop	{r3, r4, r5, pc}
   81258:	f000 f924 	bl	814a4 <__sinit>
   8125c:	e7c3      	b.n	811e6 <__swsetup_r+0x12>
   8125e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81260:	b151      	cbz	r1, 81278 <__swsetup_r+0xa4>
   81262:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81266:	4299      	cmp	r1, r3
   81268:	d004      	beq.n	81274 <__swsetup_r+0xa0>
   8126a:	4628      	mov	r0, r5
   8126c:	f000 f9c0 	bl	815f0 <_free_r>
   81270:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   81274:	2300      	movs	r3, #0
   81276:	6323      	str	r3, [r4, #48]	; 0x30
   81278:	2300      	movs	r3, #0
   8127a:	6920      	ldr	r0, [r4, #16]
   8127c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   81280:	e884 0009 	stmia.w	r4, {r0, r3}
   81284:	e7c6      	b.n	81214 <__swsetup_r+0x40>
   81286:	2309      	movs	r3, #9
   81288:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8128c:	602b      	str	r3, [r5, #0]
   8128e:	f04f 30ff 	mov.w	r0, #4294967295
   81292:	81a2      	strh	r2, [r4, #12]
   81294:	bd38      	pop	{r3, r4, r5, pc}
   81296:	bf00      	nop
   81298:	20000008 	.word	0x20000008

0008129c <register_fini>:
   8129c:	4b02      	ldr	r3, [pc, #8]	; (812a8 <register_fini+0xc>)
   8129e:	b113      	cbz	r3, 812a6 <register_fini+0xa>
   812a0:	4802      	ldr	r0, [pc, #8]	; (812ac <register_fini+0x10>)
   812a2:	f000 b805 	b.w	812b0 <atexit>
   812a6:	4770      	bx	lr
   812a8:	00000000 	.word	0x00000000
   812ac:	0008151d 	.word	0x0008151d

000812b0 <atexit>:
   812b0:	2300      	movs	r3, #0
   812b2:	4601      	mov	r1, r0
   812b4:	461a      	mov	r2, r3
   812b6:	4618      	mov	r0, r3
   812b8:	f001 ba92 	b.w	827e0 <__register_exitproc>

000812bc <__sflush_r>:
   812bc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   812c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   812c4:	b29a      	uxth	r2, r3
   812c6:	460d      	mov	r5, r1
   812c8:	0711      	lsls	r1, r2, #28
   812ca:	4680      	mov	r8, r0
   812cc:	d43a      	bmi.n	81344 <__sflush_r+0x88>
   812ce:	686a      	ldr	r2, [r5, #4]
   812d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   812d4:	2a00      	cmp	r2, #0
   812d6:	81ab      	strh	r3, [r5, #12]
   812d8:	dd70      	ble.n	813bc <__sflush_r+0x100>
   812da:	6aac      	ldr	r4, [r5, #40]	; 0x28
   812dc:	2c00      	cmp	r4, #0
   812de:	d04a      	beq.n	81376 <__sflush_r+0xba>
   812e0:	2200      	movs	r2, #0
   812e2:	b29b      	uxth	r3, r3
   812e4:	f8d8 6000 	ldr.w	r6, [r8]
   812e8:	f8c8 2000 	str.w	r2, [r8]
   812ec:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   812f0:	d068      	beq.n	813c4 <__sflush_r+0x108>
   812f2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   812f4:	075f      	lsls	r7, r3, #29
   812f6:	d505      	bpl.n	81304 <__sflush_r+0x48>
   812f8:	6869      	ldr	r1, [r5, #4]
   812fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   812fc:	1a52      	subs	r2, r2, r1
   812fe:	b10b      	cbz	r3, 81304 <__sflush_r+0x48>
   81300:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   81302:	1ad2      	subs	r2, r2, r3
   81304:	2300      	movs	r3, #0
   81306:	69e9      	ldr	r1, [r5, #28]
   81308:	4640      	mov	r0, r8
   8130a:	47a0      	blx	r4
   8130c:	1c44      	adds	r4, r0, #1
   8130e:	d03d      	beq.n	8138c <__sflush_r+0xd0>
   81310:	2100      	movs	r1, #0
   81312:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   81316:	692a      	ldr	r2, [r5, #16]
   81318:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8131c:	81ab      	strh	r3, [r5, #12]
   8131e:	04db      	lsls	r3, r3, #19
   81320:	6069      	str	r1, [r5, #4]
   81322:	602a      	str	r2, [r5, #0]
   81324:	d448      	bmi.n	813b8 <__sflush_r+0xfc>
   81326:	6b29      	ldr	r1, [r5, #48]	; 0x30
   81328:	f8c8 6000 	str.w	r6, [r8]
   8132c:	b319      	cbz	r1, 81376 <__sflush_r+0xba>
   8132e:	f105 0340 	add.w	r3, r5, #64	; 0x40
   81332:	4299      	cmp	r1, r3
   81334:	d002      	beq.n	8133c <__sflush_r+0x80>
   81336:	4640      	mov	r0, r8
   81338:	f000 f95a 	bl	815f0 <_free_r>
   8133c:	2000      	movs	r0, #0
   8133e:	6328      	str	r0, [r5, #48]	; 0x30
   81340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81344:	692e      	ldr	r6, [r5, #16]
   81346:	b1b6      	cbz	r6, 81376 <__sflush_r+0xba>
   81348:	0791      	lsls	r1, r2, #30
   8134a:	bf18      	it	ne
   8134c:	2300      	movne	r3, #0
   8134e:	682c      	ldr	r4, [r5, #0]
   81350:	bf08      	it	eq
   81352:	696b      	ldreq	r3, [r5, #20]
   81354:	602e      	str	r6, [r5, #0]
   81356:	1ba4      	subs	r4, r4, r6
   81358:	60ab      	str	r3, [r5, #8]
   8135a:	e00a      	b.n	81372 <__sflush_r+0xb6>
   8135c:	4623      	mov	r3, r4
   8135e:	4632      	mov	r2, r6
   81360:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   81362:	69e9      	ldr	r1, [r5, #28]
   81364:	4640      	mov	r0, r8
   81366:	47b8      	blx	r7
   81368:	2800      	cmp	r0, #0
   8136a:	eba4 0400 	sub.w	r4, r4, r0
   8136e:	4406      	add	r6, r0
   81370:	dd04      	ble.n	8137c <__sflush_r+0xc0>
   81372:	2c00      	cmp	r4, #0
   81374:	dcf2      	bgt.n	8135c <__sflush_r+0xa0>
   81376:	2000      	movs	r0, #0
   81378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8137c:	89ab      	ldrh	r3, [r5, #12]
   8137e:	f04f 30ff 	mov.w	r0, #4294967295
   81382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81386:	81ab      	strh	r3, [r5, #12]
   81388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8138c:	f8d8 4000 	ldr.w	r4, [r8]
   81390:	2c1d      	cmp	r4, #29
   81392:	d8f3      	bhi.n	8137c <__sflush_r+0xc0>
   81394:	4b16      	ldr	r3, [pc, #88]	; (813f0 <__sflush_r+0x134>)
   81396:	40e3      	lsrs	r3, r4
   81398:	43db      	mvns	r3, r3
   8139a:	f013 0301 	ands.w	r3, r3, #1
   8139e:	d1ed      	bne.n	8137c <__sflush_r+0xc0>
   813a0:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   813a4:	6929      	ldr	r1, [r5, #16]
   813a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   813aa:	81aa      	strh	r2, [r5, #12]
   813ac:	04d2      	lsls	r2, r2, #19
   813ae:	606b      	str	r3, [r5, #4]
   813b0:	6029      	str	r1, [r5, #0]
   813b2:	d5b8      	bpl.n	81326 <__sflush_r+0x6a>
   813b4:	2c00      	cmp	r4, #0
   813b6:	d1b6      	bne.n	81326 <__sflush_r+0x6a>
   813b8:	6528      	str	r0, [r5, #80]	; 0x50
   813ba:	e7b4      	b.n	81326 <__sflush_r+0x6a>
   813bc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   813be:	2a00      	cmp	r2, #0
   813c0:	dc8b      	bgt.n	812da <__sflush_r+0x1e>
   813c2:	e7d8      	b.n	81376 <__sflush_r+0xba>
   813c4:	2301      	movs	r3, #1
   813c6:	69e9      	ldr	r1, [r5, #28]
   813c8:	4640      	mov	r0, r8
   813ca:	47a0      	blx	r4
   813cc:	1c43      	adds	r3, r0, #1
   813ce:	4602      	mov	r2, r0
   813d0:	d002      	beq.n	813d8 <__sflush_r+0x11c>
   813d2:	89ab      	ldrh	r3, [r5, #12]
   813d4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   813d6:	e78d      	b.n	812f4 <__sflush_r+0x38>
   813d8:	f8d8 3000 	ldr.w	r3, [r8]
   813dc:	2b00      	cmp	r3, #0
   813de:	d0f8      	beq.n	813d2 <__sflush_r+0x116>
   813e0:	2b1d      	cmp	r3, #29
   813e2:	d001      	beq.n	813e8 <__sflush_r+0x12c>
   813e4:	2b16      	cmp	r3, #22
   813e6:	d1c9      	bne.n	8137c <__sflush_r+0xc0>
   813e8:	f8c8 6000 	str.w	r6, [r8]
   813ec:	e7c3      	b.n	81376 <__sflush_r+0xba>
   813ee:	bf00      	nop
   813f0:	20400001 	.word	0x20400001

000813f4 <_fflush_r>:
   813f4:	b538      	push	{r3, r4, r5, lr}
   813f6:	460d      	mov	r5, r1
   813f8:	4604      	mov	r4, r0
   813fa:	b108      	cbz	r0, 81400 <_fflush_r+0xc>
   813fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   813fe:	b1bb      	cbz	r3, 81430 <_fflush_r+0x3c>
   81400:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   81404:	b188      	cbz	r0, 8142a <_fflush_r+0x36>
   81406:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   81408:	07db      	lsls	r3, r3, #31
   8140a:	d401      	bmi.n	81410 <_fflush_r+0x1c>
   8140c:	0581      	lsls	r1, r0, #22
   8140e:	d517      	bpl.n	81440 <_fflush_r+0x4c>
   81410:	4620      	mov	r0, r4
   81412:	4629      	mov	r1, r5
   81414:	f7ff ff52 	bl	812bc <__sflush_r>
   81418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8141a:	4604      	mov	r4, r0
   8141c:	07da      	lsls	r2, r3, #31
   8141e:	d402      	bmi.n	81426 <_fflush_r+0x32>
   81420:	89ab      	ldrh	r3, [r5, #12]
   81422:	059b      	lsls	r3, r3, #22
   81424:	d507      	bpl.n	81436 <_fflush_r+0x42>
   81426:	4620      	mov	r0, r4
   81428:	bd38      	pop	{r3, r4, r5, pc}
   8142a:	4604      	mov	r4, r0
   8142c:	4620      	mov	r0, r4
   8142e:	bd38      	pop	{r3, r4, r5, pc}
   81430:	f000 f838 	bl	814a4 <__sinit>
   81434:	e7e4      	b.n	81400 <_fflush_r+0xc>
   81436:	6da8      	ldr	r0, [r5, #88]	; 0x58
   81438:	f000 fb68 	bl	81b0c <__retarget_lock_release_recursive>
   8143c:	4620      	mov	r0, r4
   8143e:	bd38      	pop	{r3, r4, r5, pc}
   81440:	6da8      	ldr	r0, [r5, #88]	; 0x58
   81442:	f000 fb61 	bl	81b08 <__retarget_lock_acquire_recursive>
   81446:	e7e3      	b.n	81410 <_fflush_r+0x1c>

00081448 <_cleanup_r>:
   81448:	4901      	ldr	r1, [pc, #4]	; (81450 <_cleanup_r+0x8>)
   8144a:	f000 bb31 	b.w	81ab0 <_fwalk_reent>
   8144e:	bf00      	nop
   81450:	000828c9 	.word	0x000828c9

00081454 <std.isra.0>:
   81454:	2300      	movs	r3, #0
   81456:	b510      	push	{r4, lr}
   81458:	4604      	mov	r4, r0
   8145a:	8181      	strh	r1, [r0, #12]
   8145c:	81c2      	strh	r2, [r0, #14]
   8145e:	6003      	str	r3, [r0, #0]
   81460:	6043      	str	r3, [r0, #4]
   81462:	6083      	str	r3, [r0, #8]
   81464:	6643      	str	r3, [r0, #100]	; 0x64
   81466:	6103      	str	r3, [r0, #16]
   81468:	6143      	str	r3, [r0, #20]
   8146a:	6183      	str	r3, [r0, #24]
   8146c:	4619      	mov	r1, r3
   8146e:	2208      	movs	r2, #8
   81470:	305c      	adds	r0, #92	; 0x5c
   81472:	f7ff fddd 	bl	81030 <memset>
   81476:	4807      	ldr	r0, [pc, #28]	; (81494 <std.isra.0+0x40>)
   81478:	4907      	ldr	r1, [pc, #28]	; (81498 <std.isra.0+0x44>)
   8147a:	4a08      	ldr	r2, [pc, #32]	; (8149c <std.isra.0+0x48>)
   8147c:	4b08      	ldr	r3, [pc, #32]	; (814a0 <std.isra.0+0x4c>)
   8147e:	6220      	str	r0, [r4, #32]
   81480:	61e4      	str	r4, [r4, #28]
   81482:	6261      	str	r1, [r4, #36]	; 0x24
   81484:	62a2      	str	r2, [r4, #40]	; 0x28
   81486:	62e3      	str	r3, [r4, #44]	; 0x2c
   81488:	f104 0058 	add.w	r0, r4, #88	; 0x58
   8148c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81490:	f000 bb36 	b.w	81b00 <__retarget_lock_init_recursive>
   81494:	0008272d 	.word	0x0008272d
   81498:	00082751 	.word	0x00082751
   8149c:	0008278d 	.word	0x0008278d
   814a0:	000827ad 	.word	0x000827ad

000814a4 <__sinit>:
   814a4:	b510      	push	{r4, lr}
   814a6:	4604      	mov	r4, r0
   814a8:	4814      	ldr	r0, [pc, #80]	; (814fc <__sinit+0x58>)
   814aa:	f000 fb2d 	bl	81b08 <__retarget_lock_acquire_recursive>
   814ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   814b0:	b9fa      	cbnz	r2, 814f2 <__sinit+0x4e>
   814b2:	2003      	movs	r0, #3
   814b4:	4912      	ldr	r1, [pc, #72]	; (81500 <__sinit+0x5c>)
   814b6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   814ba:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   814be:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   814c2:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   814c6:	63e1      	str	r1, [r4, #60]	; 0x3c
   814c8:	6860      	ldr	r0, [r4, #4]
   814ca:	2104      	movs	r1, #4
   814cc:	f7ff ffc2 	bl	81454 <std.isra.0>
   814d0:	68a0      	ldr	r0, [r4, #8]
   814d2:	2201      	movs	r2, #1
   814d4:	2109      	movs	r1, #9
   814d6:	f7ff ffbd 	bl	81454 <std.isra.0>
   814da:	68e0      	ldr	r0, [r4, #12]
   814dc:	2202      	movs	r2, #2
   814de:	2112      	movs	r1, #18
   814e0:	f7ff ffb8 	bl	81454 <std.isra.0>
   814e4:	2301      	movs	r3, #1
   814e6:	4805      	ldr	r0, [pc, #20]	; (814fc <__sinit+0x58>)
   814e8:	63a3      	str	r3, [r4, #56]	; 0x38
   814ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   814ee:	f000 bb0d 	b.w	81b0c <__retarget_lock_release_recursive>
   814f2:	4802      	ldr	r0, [pc, #8]	; (814fc <__sinit+0x58>)
   814f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   814f8:	f000 bb08 	b.w	81b0c <__retarget_lock_release_recursive>
   814fc:	20000d0c 	.word	0x20000d0c
   81500:	00081449 	.word	0x00081449

00081504 <__sfp_lock_acquire>:
   81504:	4801      	ldr	r0, [pc, #4]	; (8150c <__sfp_lock_acquire+0x8>)
   81506:	f000 baff 	b.w	81b08 <__retarget_lock_acquire_recursive>
   8150a:	bf00      	nop
   8150c:	20000d20 	.word	0x20000d20

00081510 <__sfp_lock_release>:
   81510:	4801      	ldr	r0, [pc, #4]	; (81518 <__sfp_lock_release+0x8>)
   81512:	f000 bafb 	b.w	81b0c <__retarget_lock_release_recursive>
   81516:	bf00      	nop
   81518:	20000d20 	.word	0x20000d20

0008151c <__libc_fini_array>:
   8151c:	b538      	push	{r3, r4, r5, lr}
   8151e:	4c0a      	ldr	r4, [pc, #40]	; (81548 <__libc_fini_array+0x2c>)
   81520:	4d0a      	ldr	r5, [pc, #40]	; (8154c <__libc_fini_array+0x30>)
   81522:	1b64      	subs	r4, r4, r5
   81524:	10a4      	asrs	r4, r4, #2
   81526:	d00a      	beq.n	8153e <__libc_fini_array+0x22>
   81528:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   8152c:	3b01      	subs	r3, #1
   8152e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81532:	3c01      	subs	r4, #1
   81534:	f855 3904 	ldr.w	r3, [r5], #-4
   81538:	4798      	blx	r3
   8153a:	2c00      	cmp	r4, #0
   8153c:	d1f9      	bne.n	81532 <__libc_fini_array+0x16>
   8153e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81542:	f001 ba95 	b.w	82a70 <_fini>
   81546:	bf00      	nop
   81548:	00082a80 	.word	0x00082a80
   8154c:	00082a7c 	.word	0x00082a7c

00081550 <_malloc_trim_r>:
   81550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81552:	460c      	mov	r4, r1
   81554:	4f23      	ldr	r7, [pc, #140]	; (815e4 <_malloc_trim_r+0x94>)
   81556:	4606      	mov	r6, r0
   81558:	f000 ff14 	bl	82384 <__malloc_lock>
   8155c:	68bb      	ldr	r3, [r7, #8]
   8155e:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   81562:	685d      	ldr	r5, [r3, #4]
   81564:	310f      	adds	r1, #15
   81566:	f025 0503 	bic.w	r5, r5, #3
   8156a:	4429      	add	r1, r5
   8156c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   81570:	f021 010f 	bic.w	r1, r1, #15
   81574:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   81578:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   8157c:	db07      	blt.n	8158e <_malloc_trim_r+0x3e>
   8157e:	2100      	movs	r1, #0
   81580:	4630      	mov	r0, r6
   81582:	f001 f8c1 	bl	82708 <_sbrk_r>
   81586:	68bb      	ldr	r3, [r7, #8]
   81588:	442b      	add	r3, r5
   8158a:	4298      	cmp	r0, r3
   8158c:	d004      	beq.n	81598 <_malloc_trim_r+0x48>
   8158e:	4630      	mov	r0, r6
   81590:	f000 fefe 	bl	82390 <__malloc_unlock>
   81594:	2000      	movs	r0, #0
   81596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81598:	4261      	negs	r1, r4
   8159a:	4630      	mov	r0, r6
   8159c:	f001 f8b4 	bl	82708 <_sbrk_r>
   815a0:	3001      	adds	r0, #1
   815a2:	d00d      	beq.n	815c0 <_malloc_trim_r+0x70>
   815a4:	4b10      	ldr	r3, [pc, #64]	; (815e8 <_malloc_trim_r+0x98>)
   815a6:	68ba      	ldr	r2, [r7, #8]
   815a8:	6819      	ldr	r1, [r3, #0]
   815aa:	1b2d      	subs	r5, r5, r4
   815ac:	f045 0501 	orr.w	r5, r5, #1
   815b0:	4630      	mov	r0, r6
   815b2:	1b09      	subs	r1, r1, r4
   815b4:	6055      	str	r5, [r2, #4]
   815b6:	6019      	str	r1, [r3, #0]
   815b8:	f000 feea 	bl	82390 <__malloc_unlock>
   815bc:	2001      	movs	r0, #1
   815be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   815c0:	2100      	movs	r1, #0
   815c2:	4630      	mov	r0, r6
   815c4:	f001 f8a0 	bl	82708 <_sbrk_r>
   815c8:	68ba      	ldr	r2, [r7, #8]
   815ca:	1a83      	subs	r3, r0, r2
   815cc:	2b0f      	cmp	r3, #15
   815ce:	ddde      	ble.n	8158e <_malloc_trim_r+0x3e>
   815d0:	4c06      	ldr	r4, [pc, #24]	; (815ec <_malloc_trim_r+0x9c>)
   815d2:	4905      	ldr	r1, [pc, #20]	; (815e8 <_malloc_trim_r+0x98>)
   815d4:	6824      	ldr	r4, [r4, #0]
   815d6:	f043 0301 	orr.w	r3, r3, #1
   815da:	1b00      	subs	r0, r0, r4
   815dc:	6053      	str	r3, [r2, #4]
   815de:	6008      	str	r0, [r1, #0]
   815e0:	e7d5      	b.n	8158e <_malloc_trim_r+0x3e>
   815e2:	bf00      	nop
   815e4:	2000043c 	.word	0x2000043c
   815e8:	20000cb0 	.word	0x20000cb0
   815ec:	20000844 	.word	0x20000844

000815f0 <_free_r>:
   815f0:	2900      	cmp	r1, #0
   815f2:	d044      	beq.n	8167e <_free_r+0x8e>
   815f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   815f8:	460d      	mov	r5, r1
   815fa:	4680      	mov	r8, r0
   815fc:	f000 fec2 	bl	82384 <__malloc_lock>
   81600:	f855 7c04 	ldr.w	r7, [r5, #-4]
   81604:	4969      	ldr	r1, [pc, #420]	; (817ac <_free_r+0x1bc>)
   81606:	f1a5 0408 	sub.w	r4, r5, #8
   8160a:	f027 0301 	bic.w	r3, r7, #1
   8160e:	18e2      	adds	r2, r4, r3
   81610:	688e      	ldr	r6, [r1, #8]
   81612:	6850      	ldr	r0, [r2, #4]
   81614:	42b2      	cmp	r2, r6
   81616:	f020 0003 	bic.w	r0, r0, #3
   8161a:	d05e      	beq.n	816da <_free_r+0xea>
   8161c:	07fe      	lsls	r6, r7, #31
   8161e:	6050      	str	r0, [r2, #4]
   81620:	d40b      	bmi.n	8163a <_free_r+0x4a>
   81622:	f855 7c08 	ldr.w	r7, [r5, #-8]
   81626:	f101 0e08 	add.w	lr, r1, #8
   8162a:	1be4      	subs	r4, r4, r7
   8162c:	68a5      	ldr	r5, [r4, #8]
   8162e:	443b      	add	r3, r7
   81630:	4575      	cmp	r5, lr
   81632:	d06d      	beq.n	81710 <_free_r+0x120>
   81634:	68e7      	ldr	r7, [r4, #12]
   81636:	60ef      	str	r7, [r5, #12]
   81638:	60bd      	str	r5, [r7, #8]
   8163a:	1815      	adds	r5, r2, r0
   8163c:	686d      	ldr	r5, [r5, #4]
   8163e:	07ed      	lsls	r5, r5, #31
   81640:	d53e      	bpl.n	816c0 <_free_r+0xd0>
   81642:	f043 0201 	orr.w	r2, r3, #1
   81646:	6062      	str	r2, [r4, #4]
   81648:	50e3      	str	r3, [r4, r3]
   8164a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8164e:	d217      	bcs.n	81680 <_free_r+0x90>
   81650:	2201      	movs	r2, #1
   81652:	08db      	lsrs	r3, r3, #3
   81654:	1098      	asrs	r0, r3, #2
   81656:	684d      	ldr	r5, [r1, #4]
   81658:	4413      	add	r3, r2
   8165a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   8165e:	4082      	lsls	r2, r0
   81660:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   81664:	432a      	orrs	r2, r5
   81666:	3808      	subs	r0, #8
   81668:	60e0      	str	r0, [r4, #12]
   8166a:	60a7      	str	r7, [r4, #8]
   8166c:	604a      	str	r2, [r1, #4]
   8166e:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   81672:	60fc      	str	r4, [r7, #12]
   81674:	4640      	mov	r0, r8
   81676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8167a:	f000 be89 	b.w	82390 <__malloc_unlock>
   8167e:	4770      	bx	lr
   81680:	0a5a      	lsrs	r2, r3, #9
   81682:	2a04      	cmp	r2, #4
   81684:	d852      	bhi.n	8172c <_free_r+0x13c>
   81686:	099a      	lsrs	r2, r3, #6
   81688:	f102 0739 	add.w	r7, r2, #57	; 0x39
   8168c:	00ff      	lsls	r7, r7, #3
   8168e:	f102 0538 	add.w	r5, r2, #56	; 0x38
   81692:	19c8      	adds	r0, r1, r7
   81694:	59ca      	ldr	r2, [r1, r7]
   81696:	3808      	subs	r0, #8
   81698:	4290      	cmp	r0, r2
   8169a:	d04f      	beq.n	8173c <_free_r+0x14c>
   8169c:	6851      	ldr	r1, [r2, #4]
   8169e:	f021 0103 	bic.w	r1, r1, #3
   816a2:	428b      	cmp	r3, r1
   816a4:	d232      	bcs.n	8170c <_free_r+0x11c>
   816a6:	6892      	ldr	r2, [r2, #8]
   816a8:	4290      	cmp	r0, r2
   816aa:	d1f7      	bne.n	8169c <_free_r+0xac>
   816ac:	68c3      	ldr	r3, [r0, #12]
   816ae:	60a0      	str	r0, [r4, #8]
   816b0:	60e3      	str	r3, [r4, #12]
   816b2:	609c      	str	r4, [r3, #8]
   816b4:	60c4      	str	r4, [r0, #12]
   816b6:	4640      	mov	r0, r8
   816b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   816bc:	f000 be68 	b.w	82390 <__malloc_unlock>
   816c0:	6895      	ldr	r5, [r2, #8]
   816c2:	4f3b      	ldr	r7, [pc, #236]	; (817b0 <_free_r+0x1c0>)
   816c4:	4403      	add	r3, r0
   816c6:	42bd      	cmp	r5, r7
   816c8:	d040      	beq.n	8174c <_free_r+0x15c>
   816ca:	68d0      	ldr	r0, [r2, #12]
   816cc:	f043 0201 	orr.w	r2, r3, #1
   816d0:	60e8      	str	r0, [r5, #12]
   816d2:	6085      	str	r5, [r0, #8]
   816d4:	6062      	str	r2, [r4, #4]
   816d6:	50e3      	str	r3, [r4, r3]
   816d8:	e7b7      	b.n	8164a <_free_r+0x5a>
   816da:	07ff      	lsls	r7, r7, #31
   816dc:	4403      	add	r3, r0
   816de:	d407      	bmi.n	816f0 <_free_r+0x100>
   816e0:	f855 5c08 	ldr.w	r5, [r5, #-8]
   816e4:	1b64      	subs	r4, r4, r5
   816e6:	68e2      	ldr	r2, [r4, #12]
   816e8:	68a0      	ldr	r0, [r4, #8]
   816ea:	442b      	add	r3, r5
   816ec:	60c2      	str	r2, [r0, #12]
   816ee:	6090      	str	r0, [r2, #8]
   816f0:	4a30      	ldr	r2, [pc, #192]	; (817b4 <_free_r+0x1c4>)
   816f2:	f043 0001 	orr.w	r0, r3, #1
   816f6:	6812      	ldr	r2, [r2, #0]
   816f8:	6060      	str	r0, [r4, #4]
   816fa:	4293      	cmp	r3, r2
   816fc:	608c      	str	r4, [r1, #8]
   816fe:	d3b9      	bcc.n	81674 <_free_r+0x84>
   81700:	4b2d      	ldr	r3, [pc, #180]	; (817b8 <_free_r+0x1c8>)
   81702:	4640      	mov	r0, r8
   81704:	6819      	ldr	r1, [r3, #0]
   81706:	f7ff ff23 	bl	81550 <_malloc_trim_r>
   8170a:	e7b3      	b.n	81674 <_free_r+0x84>
   8170c:	4610      	mov	r0, r2
   8170e:	e7cd      	b.n	816ac <_free_r+0xbc>
   81710:	1811      	adds	r1, r2, r0
   81712:	6849      	ldr	r1, [r1, #4]
   81714:	07c9      	lsls	r1, r1, #31
   81716:	d444      	bmi.n	817a2 <_free_r+0x1b2>
   81718:	6891      	ldr	r1, [r2, #8]
   8171a:	4403      	add	r3, r0
   8171c:	68d2      	ldr	r2, [r2, #12]
   8171e:	f043 0001 	orr.w	r0, r3, #1
   81722:	60ca      	str	r2, [r1, #12]
   81724:	6091      	str	r1, [r2, #8]
   81726:	6060      	str	r0, [r4, #4]
   81728:	50e3      	str	r3, [r4, r3]
   8172a:	e7a3      	b.n	81674 <_free_r+0x84>
   8172c:	2a14      	cmp	r2, #20
   8172e:	d816      	bhi.n	8175e <_free_r+0x16e>
   81730:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   81734:	00ff      	lsls	r7, r7, #3
   81736:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8173a:	e7aa      	b.n	81692 <_free_r+0xa2>
   8173c:	2301      	movs	r3, #1
   8173e:	10aa      	asrs	r2, r5, #2
   81740:	684d      	ldr	r5, [r1, #4]
   81742:	4093      	lsls	r3, r2
   81744:	432b      	orrs	r3, r5
   81746:	604b      	str	r3, [r1, #4]
   81748:	4603      	mov	r3, r0
   8174a:	e7b0      	b.n	816ae <_free_r+0xbe>
   8174c:	f043 0201 	orr.w	r2, r3, #1
   81750:	614c      	str	r4, [r1, #20]
   81752:	610c      	str	r4, [r1, #16]
   81754:	60e5      	str	r5, [r4, #12]
   81756:	60a5      	str	r5, [r4, #8]
   81758:	6062      	str	r2, [r4, #4]
   8175a:	50e3      	str	r3, [r4, r3]
   8175c:	e78a      	b.n	81674 <_free_r+0x84>
   8175e:	2a54      	cmp	r2, #84	; 0x54
   81760:	d806      	bhi.n	81770 <_free_r+0x180>
   81762:	0b1a      	lsrs	r2, r3, #12
   81764:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   81768:	00ff      	lsls	r7, r7, #3
   8176a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   8176e:	e790      	b.n	81692 <_free_r+0xa2>
   81770:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   81774:	d806      	bhi.n	81784 <_free_r+0x194>
   81776:	0bda      	lsrs	r2, r3, #15
   81778:	f102 0778 	add.w	r7, r2, #120	; 0x78
   8177c:	00ff      	lsls	r7, r7, #3
   8177e:	f102 0577 	add.w	r5, r2, #119	; 0x77
   81782:	e786      	b.n	81692 <_free_r+0xa2>
   81784:	f240 5054 	movw	r0, #1364	; 0x554
   81788:	4282      	cmp	r2, r0
   8178a:	d806      	bhi.n	8179a <_free_r+0x1aa>
   8178c:	0c9a      	lsrs	r2, r3, #18
   8178e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   81792:	00ff      	lsls	r7, r7, #3
   81794:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   81798:	e77b      	b.n	81692 <_free_r+0xa2>
   8179a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   8179e:	257e      	movs	r5, #126	; 0x7e
   817a0:	e777      	b.n	81692 <_free_r+0xa2>
   817a2:	f043 0101 	orr.w	r1, r3, #1
   817a6:	6061      	str	r1, [r4, #4]
   817a8:	6013      	str	r3, [r2, #0]
   817aa:	e763      	b.n	81674 <_free_r+0x84>
   817ac:	2000043c 	.word	0x2000043c
   817b0:	20000444 	.word	0x20000444
   817b4:	20000848 	.word	0x20000848
   817b8:	20000ce0 	.word	0x20000ce0

000817bc <__sfvwrite_r>:
   817bc:	6893      	ldr	r3, [r2, #8]
   817be:	2b00      	cmp	r3, #0
   817c0:	d071      	beq.n	818a6 <__sfvwrite_r+0xea>
   817c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   817c6:	898b      	ldrh	r3, [r1, #12]
   817c8:	b083      	sub	sp, #12
   817ca:	460c      	mov	r4, r1
   817cc:	0719      	lsls	r1, r3, #28
   817ce:	9000      	str	r0, [sp, #0]
   817d0:	4616      	mov	r6, r2
   817d2:	d525      	bpl.n	81820 <__sfvwrite_r+0x64>
   817d4:	6922      	ldr	r2, [r4, #16]
   817d6:	b31a      	cbz	r2, 81820 <__sfvwrite_r+0x64>
   817d8:	f013 0002 	ands.w	r0, r3, #2
   817dc:	6835      	ldr	r5, [r6, #0]
   817de:	d02b      	beq.n	81838 <__sfvwrite_r+0x7c>
   817e0:	f04f 0900 	mov.w	r9, #0
   817e4:	46b0      	mov	r8, r6
   817e6:	464f      	mov	r7, r9
   817e8:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 81aac <__sfvwrite_r+0x2f0>
   817ec:	2f00      	cmp	r7, #0
   817ee:	d055      	beq.n	8189c <__sfvwrite_r+0xe0>
   817f0:	4557      	cmp	r7, sl
   817f2:	463b      	mov	r3, r7
   817f4:	464a      	mov	r2, r9
   817f6:	bf28      	it	cs
   817f8:	4653      	movcs	r3, sl
   817fa:	69e1      	ldr	r1, [r4, #28]
   817fc:	9800      	ldr	r0, [sp, #0]
   817fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
   81800:	47b0      	blx	r6
   81802:	2800      	cmp	r0, #0
   81804:	dd56      	ble.n	818b4 <__sfvwrite_r+0xf8>
   81806:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8180a:	4481      	add	r9, r0
   8180c:	1a1b      	subs	r3, r3, r0
   8180e:	1a3f      	subs	r7, r7, r0
   81810:	f8c8 3008 	str.w	r3, [r8, #8]
   81814:	2b00      	cmp	r3, #0
   81816:	d1e9      	bne.n	817ec <__sfvwrite_r+0x30>
   81818:	2000      	movs	r0, #0
   8181a:	b003      	add	sp, #12
   8181c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81820:	4621      	mov	r1, r4
   81822:	9800      	ldr	r0, [sp, #0]
   81824:	f7ff fcd6 	bl	811d4 <__swsetup_r>
   81828:	2800      	cmp	r0, #0
   8182a:	f040 8135 	bne.w	81a98 <__sfvwrite_r+0x2dc>
   8182e:	89a3      	ldrh	r3, [r4, #12]
   81830:	6835      	ldr	r5, [r6, #0]
   81832:	f013 0002 	ands.w	r0, r3, #2
   81836:	d1d3      	bne.n	817e0 <__sfvwrite_r+0x24>
   81838:	f013 0901 	ands.w	r9, r3, #1
   8183c:	d144      	bne.n	818c8 <__sfvwrite_r+0x10c>
   8183e:	464f      	mov	r7, r9
   81840:	9601      	str	r6, [sp, #4]
   81842:	b337      	cbz	r7, 81892 <__sfvwrite_r+0xd6>
   81844:	059a      	lsls	r2, r3, #22
   81846:	f8d4 8008 	ldr.w	r8, [r4, #8]
   8184a:	f140 8085 	bpl.w	81958 <__sfvwrite_r+0x19c>
   8184e:	4547      	cmp	r7, r8
   81850:	46c3      	mov	fp, r8
   81852:	f0c0 80ad 	bcc.w	819b0 <__sfvwrite_r+0x1f4>
   81856:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8185a:	f040 80ae 	bne.w	819ba <__sfvwrite_r+0x1fe>
   8185e:	46ba      	mov	sl, r7
   81860:	6820      	ldr	r0, [r4, #0]
   81862:	465a      	mov	r2, fp
   81864:	4649      	mov	r1, r9
   81866:	f000 fd29 	bl	822bc <memmove>
   8186a:	68a2      	ldr	r2, [r4, #8]
   8186c:	6823      	ldr	r3, [r4, #0]
   8186e:	eba2 0208 	sub.w	r2, r2, r8
   81872:	445b      	add	r3, fp
   81874:	60a2      	str	r2, [r4, #8]
   81876:	6023      	str	r3, [r4, #0]
   81878:	9a01      	ldr	r2, [sp, #4]
   8187a:	44d1      	add	r9, sl
   8187c:	6893      	ldr	r3, [r2, #8]
   8187e:	eba7 070a 	sub.w	r7, r7, sl
   81882:	eba3 030a 	sub.w	r3, r3, sl
   81886:	6093      	str	r3, [r2, #8]
   81888:	2b00      	cmp	r3, #0
   8188a:	d0c5      	beq.n	81818 <__sfvwrite_r+0x5c>
   8188c:	89a3      	ldrh	r3, [r4, #12]
   8188e:	2f00      	cmp	r7, #0
   81890:	d1d8      	bne.n	81844 <__sfvwrite_r+0x88>
   81892:	f8d5 9000 	ldr.w	r9, [r5]
   81896:	686f      	ldr	r7, [r5, #4]
   81898:	3508      	adds	r5, #8
   8189a:	e7d2      	b.n	81842 <__sfvwrite_r+0x86>
   8189c:	f8d5 9000 	ldr.w	r9, [r5]
   818a0:	686f      	ldr	r7, [r5, #4]
   818a2:	3508      	adds	r5, #8
   818a4:	e7a2      	b.n	817ec <__sfvwrite_r+0x30>
   818a6:	2000      	movs	r0, #0
   818a8:	4770      	bx	lr
   818aa:	4621      	mov	r1, r4
   818ac:	9800      	ldr	r0, [sp, #0]
   818ae:	f7ff fda1 	bl	813f4 <_fflush_r>
   818b2:	b378      	cbz	r0, 81914 <__sfvwrite_r+0x158>
   818b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   818b8:	f04f 30ff 	mov.w	r0, #4294967295
   818bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   818c0:	81a3      	strh	r3, [r4, #12]
   818c2:	b003      	add	sp, #12
   818c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   818c8:	4681      	mov	r9, r0
   818ca:	4633      	mov	r3, r6
   818cc:	464e      	mov	r6, r9
   818ce:	46a8      	mov	r8, r5
   818d0:	469a      	mov	sl, r3
   818d2:	464d      	mov	r5, r9
   818d4:	b356      	cbz	r6, 8192c <__sfvwrite_r+0x170>
   818d6:	2800      	cmp	r0, #0
   818d8:	d032      	beq.n	81940 <__sfvwrite_r+0x184>
   818da:	45b1      	cmp	r9, r6
   818dc:	46cb      	mov	fp, r9
   818de:	bf28      	it	cs
   818e0:	46b3      	movcs	fp, r6
   818e2:	6820      	ldr	r0, [r4, #0]
   818e4:	6923      	ldr	r3, [r4, #16]
   818e6:	465f      	mov	r7, fp
   818e8:	4298      	cmp	r0, r3
   818ea:	6962      	ldr	r2, [r4, #20]
   818ec:	d904      	bls.n	818f8 <__sfvwrite_r+0x13c>
   818ee:	68a3      	ldr	r3, [r4, #8]
   818f0:	4413      	add	r3, r2
   818f2:	459b      	cmp	fp, r3
   818f4:	f300 80a8 	bgt.w	81a48 <__sfvwrite_r+0x28c>
   818f8:	4593      	cmp	fp, r2
   818fa:	db4d      	blt.n	81998 <__sfvwrite_r+0x1dc>
   818fc:	4613      	mov	r3, r2
   818fe:	6a67      	ldr	r7, [r4, #36]	; 0x24
   81900:	462a      	mov	r2, r5
   81902:	69e1      	ldr	r1, [r4, #28]
   81904:	9800      	ldr	r0, [sp, #0]
   81906:	47b8      	blx	r7
   81908:	1e07      	subs	r7, r0, #0
   8190a:	ddd3      	ble.n	818b4 <__sfvwrite_r+0xf8>
   8190c:	ebb9 0907 	subs.w	r9, r9, r7
   81910:	d0cb      	beq.n	818aa <__sfvwrite_r+0xee>
   81912:	2001      	movs	r0, #1
   81914:	f8da 3008 	ldr.w	r3, [sl, #8]
   81918:	443d      	add	r5, r7
   8191a:	1bdb      	subs	r3, r3, r7
   8191c:	1bf6      	subs	r6, r6, r7
   8191e:	f8ca 3008 	str.w	r3, [sl, #8]
   81922:	2b00      	cmp	r3, #0
   81924:	f43f af78 	beq.w	81818 <__sfvwrite_r+0x5c>
   81928:	2e00      	cmp	r6, #0
   8192a:	d1d4      	bne.n	818d6 <__sfvwrite_r+0x11a>
   8192c:	f108 0308 	add.w	r3, r8, #8
   81930:	f853 6c04 	ldr.w	r6, [r3, #-4]
   81934:	4698      	mov	r8, r3
   81936:	f853 5c08 	ldr.w	r5, [r3, #-8]
   8193a:	3308      	adds	r3, #8
   8193c:	2e00      	cmp	r6, #0
   8193e:	d0f7      	beq.n	81930 <__sfvwrite_r+0x174>
   81940:	4632      	mov	r2, r6
   81942:	210a      	movs	r1, #10
   81944:	4628      	mov	r0, r5
   81946:	f000 fbfd 	bl	82144 <memchr>
   8194a:	2800      	cmp	r0, #0
   8194c:	f000 80a1 	beq.w	81a92 <__sfvwrite_r+0x2d6>
   81950:	3001      	adds	r0, #1
   81952:	eba0 0905 	sub.w	r9, r0, r5
   81956:	e7c0      	b.n	818da <__sfvwrite_r+0x11e>
   81958:	6820      	ldr	r0, [r4, #0]
   8195a:	6923      	ldr	r3, [r4, #16]
   8195c:	4298      	cmp	r0, r3
   8195e:	d802      	bhi.n	81966 <__sfvwrite_r+0x1aa>
   81960:	6963      	ldr	r3, [r4, #20]
   81962:	429f      	cmp	r7, r3
   81964:	d25d      	bcs.n	81a22 <__sfvwrite_r+0x266>
   81966:	45b8      	cmp	r8, r7
   81968:	bf28      	it	cs
   8196a:	46b8      	movcs	r8, r7
   8196c:	4649      	mov	r1, r9
   8196e:	4642      	mov	r2, r8
   81970:	f000 fca4 	bl	822bc <memmove>
   81974:	68a3      	ldr	r3, [r4, #8]
   81976:	6822      	ldr	r2, [r4, #0]
   81978:	eba3 0308 	sub.w	r3, r3, r8
   8197c:	4442      	add	r2, r8
   8197e:	60a3      	str	r3, [r4, #8]
   81980:	6022      	str	r2, [r4, #0]
   81982:	b10b      	cbz	r3, 81988 <__sfvwrite_r+0x1cc>
   81984:	46c2      	mov	sl, r8
   81986:	e777      	b.n	81878 <__sfvwrite_r+0xbc>
   81988:	4621      	mov	r1, r4
   8198a:	9800      	ldr	r0, [sp, #0]
   8198c:	f7ff fd32 	bl	813f4 <_fflush_r>
   81990:	2800      	cmp	r0, #0
   81992:	d18f      	bne.n	818b4 <__sfvwrite_r+0xf8>
   81994:	46c2      	mov	sl, r8
   81996:	e76f      	b.n	81878 <__sfvwrite_r+0xbc>
   81998:	465a      	mov	r2, fp
   8199a:	4629      	mov	r1, r5
   8199c:	f000 fc8e 	bl	822bc <memmove>
   819a0:	68a2      	ldr	r2, [r4, #8]
   819a2:	6823      	ldr	r3, [r4, #0]
   819a4:	eba2 020b 	sub.w	r2, r2, fp
   819a8:	445b      	add	r3, fp
   819aa:	60a2      	str	r2, [r4, #8]
   819ac:	6023      	str	r3, [r4, #0]
   819ae:	e7ad      	b.n	8190c <__sfvwrite_r+0x150>
   819b0:	46b8      	mov	r8, r7
   819b2:	46ba      	mov	sl, r7
   819b4:	46bb      	mov	fp, r7
   819b6:	6820      	ldr	r0, [r4, #0]
   819b8:	e753      	b.n	81862 <__sfvwrite_r+0xa6>
   819ba:	6962      	ldr	r2, [r4, #20]
   819bc:	6820      	ldr	r0, [r4, #0]
   819be:	6921      	ldr	r1, [r4, #16]
   819c0:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   819c4:	eba0 0a01 	sub.w	sl, r0, r1
   819c8:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   819cc:	f10a 0001 	add.w	r0, sl, #1
   819d0:	ea4f 0868 	mov.w	r8, r8, asr #1
   819d4:	4438      	add	r0, r7
   819d6:	4540      	cmp	r0, r8
   819d8:	4642      	mov	r2, r8
   819da:	bf84      	itt	hi
   819dc:	4680      	movhi	r8, r0
   819de:	4642      	movhi	r2, r8
   819e0:	055b      	lsls	r3, r3, #21
   819e2:	d544      	bpl.n	81a6e <__sfvwrite_r+0x2b2>
   819e4:	4611      	mov	r1, r2
   819e6:	9800      	ldr	r0, [sp, #0]
   819e8:	f000 f90a 	bl	81c00 <_malloc_r>
   819ec:	4683      	mov	fp, r0
   819ee:	2800      	cmp	r0, #0
   819f0:	d055      	beq.n	81a9e <__sfvwrite_r+0x2e2>
   819f2:	4652      	mov	r2, sl
   819f4:	6921      	ldr	r1, [r4, #16]
   819f6:	f000 fbeb 	bl	821d0 <memcpy>
   819fa:	89a3      	ldrh	r3, [r4, #12]
   819fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   81a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81a04:	81a3      	strh	r3, [r4, #12]
   81a06:	eb0b 000a 	add.w	r0, fp, sl
   81a0a:	eba8 030a 	sub.w	r3, r8, sl
   81a0e:	f8c4 b010 	str.w	fp, [r4, #16]
   81a12:	f8c4 8014 	str.w	r8, [r4, #20]
   81a16:	6020      	str	r0, [r4, #0]
   81a18:	60a3      	str	r3, [r4, #8]
   81a1a:	46b8      	mov	r8, r7
   81a1c:	46ba      	mov	sl, r7
   81a1e:	46bb      	mov	fp, r7
   81a20:	e71f      	b.n	81862 <__sfvwrite_r+0xa6>
   81a22:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   81a26:	42ba      	cmp	r2, r7
   81a28:	bf28      	it	cs
   81a2a:	463a      	movcs	r2, r7
   81a2c:	fb92 f2f3 	sdiv	r2, r2, r3
   81a30:	69e1      	ldr	r1, [r4, #28]
   81a32:	fb03 f302 	mul.w	r3, r3, r2
   81a36:	9800      	ldr	r0, [sp, #0]
   81a38:	464a      	mov	r2, r9
   81a3a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   81a3c:	47b0      	blx	r6
   81a3e:	f1b0 0a00 	subs.w	sl, r0, #0
   81a42:	f73f af19 	bgt.w	81878 <__sfvwrite_r+0xbc>
   81a46:	e735      	b.n	818b4 <__sfvwrite_r+0xf8>
   81a48:	461a      	mov	r2, r3
   81a4a:	4629      	mov	r1, r5
   81a4c:	9301      	str	r3, [sp, #4]
   81a4e:	f000 fc35 	bl	822bc <memmove>
   81a52:	6822      	ldr	r2, [r4, #0]
   81a54:	9b01      	ldr	r3, [sp, #4]
   81a56:	4621      	mov	r1, r4
   81a58:	441a      	add	r2, r3
   81a5a:	6022      	str	r2, [r4, #0]
   81a5c:	9800      	ldr	r0, [sp, #0]
   81a5e:	f7ff fcc9 	bl	813f4 <_fflush_r>
   81a62:	9b01      	ldr	r3, [sp, #4]
   81a64:	2800      	cmp	r0, #0
   81a66:	f47f af25 	bne.w	818b4 <__sfvwrite_r+0xf8>
   81a6a:	461f      	mov	r7, r3
   81a6c:	e74e      	b.n	8190c <__sfvwrite_r+0x150>
   81a6e:	9800      	ldr	r0, [sp, #0]
   81a70:	f000 fc94 	bl	8239c <_realloc_r>
   81a74:	4683      	mov	fp, r0
   81a76:	2800      	cmp	r0, #0
   81a78:	d1c5      	bne.n	81a06 <__sfvwrite_r+0x24a>
   81a7a:	9d00      	ldr	r5, [sp, #0]
   81a7c:	6921      	ldr	r1, [r4, #16]
   81a7e:	4628      	mov	r0, r5
   81a80:	f7ff fdb6 	bl	815f0 <_free_r>
   81a84:	220c      	movs	r2, #12
   81a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81a8a:	602a      	str	r2, [r5, #0]
   81a8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   81a90:	e712      	b.n	818b8 <__sfvwrite_r+0xfc>
   81a92:	f106 0901 	add.w	r9, r6, #1
   81a96:	e720      	b.n	818da <__sfvwrite_r+0x11e>
   81a98:	f04f 30ff 	mov.w	r0, #4294967295
   81a9c:	e6bd      	b.n	8181a <__sfvwrite_r+0x5e>
   81a9e:	220c      	movs	r2, #12
   81aa0:	9900      	ldr	r1, [sp, #0]
   81aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81aa6:	600a      	str	r2, [r1, #0]
   81aa8:	e706      	b.n	818b8 <__sfvwrite_r+0xfc>
   81aaa:	bf00      	nop
   81aac:	7ffffc00 	.word	0x7ffffc00

00081ab0 <_fwalk_reent>:
   81ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81ab4:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   81ab8:	d01e      	beq.n	81af8 <_fwalk_reent+0x48>
   81aba:	4688      	mov	r8, r1
   81abc:	4607      	mov	r7, r0
   81abe:	f04f 0900 	mov.w	r9, #0
   81ac2:	6875      	ldr	r5, [r6, #4]
   81ac4:	68b4      	ldr	r4, [r6, #8]
   81ac6:	3d01      	subs	r5, #1
   81ac8:	d410      	bmi.n	81aec <_fwalk_reent+0x3c>
   81aca:	89a3      	ldrh	r3, [r4, #12]
   81acc:	3d01      	subs	r5, #1
   81ace:	2b01      	cmp	r3, #1
   81ad0:	d908      	bls.n	81ae4 <_fwalk_reent+0x34>
   81ad2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   81ad6:	3301      	adds	r3, #1
   81ad8:	d004      	beq.n	81ae4 <_fwalk_reent+0x34>
   81ada:	4621      	mov	r1, r4
   81adc:	4638      	mov	r0, r7
   81ade:	47c0      	blx	r8
   81ae0:	ea49 0900 	orr.w	r9, r9, r0
   81ae4:	1c6b      	adds	r3, r5, #1
   81ae6:	f104 0468 	add.w	r4, r4, #104	; 0x68
   81aea:	d1ee      	bne.n	81aca <_fwalk_reent+0x1a>
   81aec:	6836      	ldr	r6, [r6, #0]
   81aee:	2e00      	cmp	r6, #0
   81af0:	d1e7      	bne.n	81ac2 <_fwalk_reent+0x12>
   81af2:	4648      	mov	r0, r9
   81af4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81af8:	46b1      	mov	r9, r6
   81afa:	4648      	mov	r0, r9
   81afc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00081b00 <__retarget_lock_init_recursive>:
   81b00:	4770      	bx	lr
   81b02:	bf00      	nop

00081b04 <__retarget_lock_close_recursive>:
   81b04:	4770      	bx	lr
   81b06:	bf00      	nop

00081b08 <__retarget_lock_acquire_recursive>:
   81b08:	4770      	bx	lr
   81b0a:	bf00      	nop

00081b0c <__retarget_lock_release_recursive>:
   81b0c:	4770      	bx	lr
   81b0e:	bf00      	nop

00081b10 <__swhatbuf_r>:
   81b10:	b570      	push	{r4, r5, r6, lr}
   81b12:	460c      	mov	r4, r1
   81b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   81b18:	b090      	sub	sp, #64	; 0x40
   81b1a:	2900      	cmp	r1, #0
   81b1c:	4615      	mov	r5, r2
   81b1e:	461e      	mov	r6, r3
   81b20:	db14      	blt.n	81b4c <__swhatbuf_r+0x3c>
   81b22:	aa01      	add	r2, sp, #4
   81b24:	f000 ff32 	bl	8298c <_fstat_r>
   81b28:	2800      	cmp	r0, #0
   81b2a:	db0f      	blt.n	81b4c <__swhatbuf_r+0x3c>
   81b2c:	9a02      	ldr	r2, [sp, #8]
   81b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81b32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   81b36:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   81b3a:	fab2 f282 	clz	r2, r2
   81b3e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   81b42:	0952      	lsrs	r2, r2, #5
   81b44:	6032      	str	r2, [r6, #0]
   81b46:	602b      	str	r3, [r5, #0]
   81b48:	b010      	add	sp, #64	; 0x40
   81b4a:	bd70      	pop	{r4, r5, r6, pc}
   81b4c:	2300      	movs	r3, #0
   81b4e:	89a2      	ldrh	r2, [r4, #12]
   81b50:	6033      	str	r3, [r6, #0]
   81b52:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   81b56:	d004      	beq.n	81b62 <__swhatbuf_r+0x52>
   81b58:	2240      	movs	r2, #64	; 0x40
   81b5a:	4618      	mov	r0, r3
   81b5c:	602a      	str	r2, [r5, #0]
   81b5e:	b010      	add	sp, #64	; 0x40
   81b60:	bd70      	pop	{r4, r5, r6, pc}
   81b62:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81b66:	602b      	str	r3, [r5, #0]
   81b68:	b010      	add	sp, #64	; 0x40
   81b6a:	bd70      	pop	{r4, r5, r6, pc}

00081b6c <__smakebuf_r>:
   81b6c:	898a      	ldrh	r2, [r1, #12]
   81b6e:	460b      	mov	r3, r1
   81b70:	0792      	lsls	r2, r2, #30
   81b72:	d506      	bpl.n	81b82 <__smakebuf_r+0x16>
   81b74:	2101      	movs	r1, #1
   81b76:	f103 0243 	add.w	r2, r3, #67	; 0x43
   81b7a:	6159      	str	r1, [r3, #20]
   81b7c:	601a      	str	r2, [r3, #0]
   81b7e:	611a      	str	r2, [r3, #16]
   81b80:	4770      	bx	lr
   81b82:	b5f0      	push	{r4, r5, r6, r7, lr}
   81b84:	b083      	sub	sp, #12
   81b86:	ab01      	add	r3, sp, #4
   81b88:	466a      	mov	r2, sp
   81b8a:	460c      	mov	r4, r1
   81b8c:	4606      	mov	r6, r0
   81b8e:	f7ff ffbf 	bl	81b10 <__swhatbuf_r>
   81b92:	9900      	ldr	r1, [sp, #0]
   81b94:	4605      	mov	r5, r0
   81b96:	4630      	mov	r0, r6
   81b98:	f000 f832 	bl	81c00 <_malloc_r>
   81b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81ba0:	b1d8      	cbz	r0, 81bda <__smakebuf_r+0x6e>
   81ba2:	e89d 0006 	ldmia.w	sp, {r1, r2}
   81ba6:	4f15      	ldr	r7, [pc, #84]	; (81bfc <__smakebuf_r+0x90>)
   81ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81bac:	63f7      	str	r7, [r6, #60]	; 0x3c
   81bae:	81a3      	strh	r3, [r4, #12]
   81bb0:	6020      	str	r0, [r4, #0]
   81bb2:	6120      	str	r0, [r4, #16]
   81bb4:	6161      	str	r1, [r4, #20]
   81bb6:	b91a      	cbnz	r2, 81bc0 <__smakebuf_r+0x54>
   81bb8:	432b      	orrs	r3, r5
   81bba:	81a3      	strh	r3, [r4, #12]
   81bbc:	b003      	add	sp, #12
   81bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81bc0:	4630      	mov	r0, r6
   81bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   81bc6:	f000 fef5 	bl	829b4 <_isatty_r>
   81bca:	b1a0      	cbz	r0, 81bf6 <__smakebuf_r+0x8a>
   81bcc:	89a3      	ldrh	r3, [r4, #12]
   81bce:	f023 0303 	bic.w	r3, r3, #3
   81bd2:	f043 0301 	orr.w	r3, r3, #1
   81bd6:	b21b      	sxth	r3, r3
   81bd8:	e7ee      	b.n	81bb8 <__smakebuf_r+0x4c>
   81bda:	059a      	lsls	r2, r3, #22
   81bdc:	d4ee      	bmi.n	81bbc <__smakebuf_r+0x50>
   81bde:	2101      	movs	r1, #1
   81be0:	f023 0303 	bic.w	r3, r3, #3
   81be4:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81be8:	f043 0302 	orr.w	r3, r3, #2
   81bec:	81a3      	strh	r3, [r4, #12]
   81bee:	6161      	str	r1, [r4, #20]
   81bf0:	6022      	str	r2, [r4, #0]
   81bf2:	6122      	str	r2, [r4, #16]
   81bf4:	e7e2      	b.n	81bbc <__smakebuf_r+0x50>
   81bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81bfa:	e7dd      	b.n	81bb8 <__smakebuf_r+0x4c>
   81bfc:	00081449 	.word	0x00081449

00081c00 <_malloc_r>:
   81c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c04:	f101 060b 	add.w	r6, r1, #11
   81c08:	2e16      	cmp	r6, #22
   81c0a:	b083      	sub	sp, #12
   81c0c:	4605      	mov	r5, r0
   81c0e:	f240 809e 	bls.w	81d4e <_malloc_r+0x14e>
   81c12:	f036 0607 	bics.w	r6, r6, #7
   81c16:	f100 80bd 	bmi.w	81d94 <_malloc_r+0x194>
   81c1a:	42b1      	cmp	r1, r6
   81c1c:	f200 80ba 	bhi.w	81d94 <_malloc_r+0x194>
   81c20:	f000 fbb0 	bl	82384 <__malloc_lock>
   81c24:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   81c28:	f0c0 8285 	bcc.w	82136 <_malloc_r+0x536>
   81c2c:	0a73      	lsrs	r3, r6, #9
   81c2e:	f000 80b8 	beq.w	81da2 <_malloc_r+0x1a2>
   81c32:	2b04      	cmp	r3, #4
   81c34:	f200 816c 	bhi.w	81f10 <_malloc_r+0x310>
   81c38:	09b3      	lsrs	r3, r6, #6
   81c3a:	f103 0039 	add.w	r0, r3, #57	; 0x39
   81c3e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   81c42:	00c1      	lsls	r1, r0, #3
   81c44:	4fb8      	ldr	r7, [pc, #736]	; (81f28 <_malloc_r+0x328>)
   81c46:	4439      	add	r1, r7
   81c48:	684c      	ldr	r4, [r1, #4]
   81c4a:	3908      	subs	r1, #8
   81c4c:	42a1      	cmp	r1, r4
   81c4e:	d106      	bne.n	81c5e <_malloc_r+0x5e>
   81c50:	e00c      	b.n	81c6c <_malloc_r+0x6c>
   81c52:	2a00      	cmp	r2, #0
   81c54:	f280 80ab 	bge.w	81dae <_malloc_r+0x1ae>
   81c58:	68e4      	ldr	r4, [r4, #12]
   81c5a:	42a1      	cmp	r1, r4
   81c5c:	d006      	beq.n	81c6c <_malloc_r+0x6c>
   81c5e:	6863      	ldr	r3, [r4, #4]
   81c60:	f023 0303 	bic.w	r3, r3, #3
   81c64:	1b9a      	subs	r2, r3, r6
   81c66:	2a0f      	cmp	r2, #15
   81c68:	ddf3      	ble.n	81c52 <_malloc_r+0x52>
   81c6a:	4670      	mov	r0, lr
   81c6c:	693c      	ldr	r4, [r7, #16]
   81c6e:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 81f3c <_malloc_r+0x33c>
   81c72:	4574      	cmp	r4, lr
   81c74:	f000 819e 	beq.w	81fb4 <_malloc_r+0x3b4>
   81c78:	6863      	ldr	r3, [r4, #4]
   81c7a:	f023 0303 	bic.w	r3, r3, #3
   81c7e:	1b9a      	subs	r2, r3, r6
   81c80:	2a0f      	cmp	r2, #15
   81c82:	f300 8183 	bgt.w	81f8c <_malloc_r+0x38c>
   81c86:	2a00      	cmp	r2, #0
   81c88:	f8c7 e014 	str.w	lr, [r7, #20]
   81c8c:	f8c7 e010 	str.w	lr, [r7, #16]
   81c90:	f280 8091 	bge.w	81db6 <_malloc_r+0x1b6>
   81c94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   81c98:	f080 8154 	bcs.w	81f44 <_malloc_r+0x344>
   81c9c:	2201      	movs	r2, #1
   81c9e:	08db      	lsrs	r3, r3, #3
   81ca0:	6879      	ldr	r1, [r7, #4]
   81ca2:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   81ca6:	4413      	add	r3, r2
   81ca8:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   81cac:	fa02 f20c 	lsl.w	r2, r2, ip
   81cb0:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   81cb4:	430a      	orrs	r2, r1
   81cb6:	f1ac 0108 	sub.w	r1, ip, #8
   81cba:	60e1      	str	r1, [r4, #12]
   81cbc:	f8c4 8008 	str.w	r8, [r4, #8]
   81cc0:	607a      	str	r2, [r7, #4]
   81cc2:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   81cc6:	f8c8 400c 	str.w	r4, [r8, #12]
   81cca:	2401      	movs	r4, #1
   81ccc:	1083      	asrs	r3, r0, #2
   81cce:	409c      	lsls	r4, r3
   81cd0:	4294      	cmp	r4, r2
   81cd2:	d87d      	bhi.n	81dd0 <_malloc_r+0x1d0>
   81cd4:	4214      	tst	r4, r2
   81cd6:	d106      	bne.n	81ce6 <_malloc_r+0xe6>
   81cd8:	f020 0003 	bic.w	r0, r0, #3
   81cdc:	0064      	lsls	r4, r4, #1
   81cde:	4214      	tst	r4, r2
   81ce0:	f100 0004 	add.w	r0, r0, #4
   81ce4:	d0fa      	beq.n	81cdc <_malloc_r+0xdc>
   81ce6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   81cea:	46cc      	mov	ip, r9
   81cec:	4680      	mov	r8, r0
   81cee:	f8dc 300c 	ldr.w	r3, [ip, #12]
   81cf2:	459c      	cmp	ip, r3
   81cf4:	d107      	bne.n	81d06 <_malloc_r+0x106>
   81cf6:	e15f      	b.n	81fb8 <_malloc_r+0x3b8>
   81cf8:	2a00      	cmp	r2, #0
   81cfa:	f280 816d 	bge.w	81fd8 <_malloc_r+0x3d8>
   81cfe:	68db      	ldr	r3, [r3, #12]
   81d00:	459c      	cmp	ip, r3
   81d02:	f000 8159 	beq.w	81fb8 <_malloc_r+0x3b8>
   81d06:	6859      	ldr	r1, [r3, #4]
   81d08:	f021 0103 	bic.w	r1, r1, #3
   81d0c:	1b8a      	subs	r2, r1, r6
   81d0e:	2a0f      	cmp	r2, #15
   81d10:	ddf2      	ble.n	81cf8 <_malloc_r+0xf8>
   81d12:	68dc      	ldr	r4, [r3, #12]
   81d14:	f8d3 c008 	ldr.w	ip, [r3, #8]
   81d18:	f046 0801 	orr.w	r8, r6, #1
   81d1c:	4628      	mov	r0, r5
   81d1e:	441e      	add	r6, r3
   81d20:	f042 0501 	orr.w	r5, r2, #1
   81d24:	f8c3 8004 	str.w	r8, [r3, #4]
   81d28:	f8cc 400c 	str.w	r4, [ip, #12]
   81d2c:	f8c4 c008 	str.w	ip, [r4, #8]
   81d30:	617e      	str	r6, [r7, #20]
   81d32:	613e      	str	r6, [r7, #16]
   81d34:	f8c6 e00c 	str.w	lr, [r6, #12]
   81d38:	f8c6 e008 	str.w	lr, [r6, #8]
   81d3c:	6075      	str	r5, [r6, #4]
   81d3e:	505a      	str	r2, [r3, r1]
   81d40:	9300      	str	r3, [sp, #0]
   81d42:	f000 fb25 	bl	82390 <__malloc_unlock>
   81d46:	9b00      	ldr	r3, [sp, #0]
   81d48:	f103 0408 	add.w	r4, r3, #8
   81d4c:	e01e      	b.n	81d8c <_malloc_r+0x18c>
   81d4e:	2910      	cmp	r1, #16
   81d50:	d820      	bhi.n	81d94 <_malloc_r+0x194>
   81d52:	f000 fb17 	bl	82384 <__malloc_lock>
   81d56:	2610      	movs	r6, #16
   81d58:	2318      	movs	r3, #24
   81d5a:	2002      	movs	r0, #2
   81d5c:	4f72      	ldr	r7, [pc, #456]	; (81f28 <_malloc_r+0x328>)
   81d5e:	443b      	add	r3, r7
   81d60:	685c      	ldr	r4, [r3, #4]
   81d62:	f1a3 0208 	sub.w	r2, r3, #8
   81d66:	4294      	cmp	r4, r2
   81d68:	f000 812f 	beq.w	81fca <_malloc_r+0x3ca>
   81d6c:	6863      	ldr	r3, [r4, #4]
   81d6e:	68e1      	ldr	r1, [r4, #12]
   81d70:	f023 0303 	bic.w	r3, r3, #3
   81d74:	4423      	add	r3, r4
   81d76:	685a      	ldr	r2, [r3, #4]
   81d78:	68a6      	ldr	r6, [r4, #8]
   81d7a:	f042 0201 	orr.w	r2, r2, #1
   81d7e:	60f1      	str	r1, [r6, #12]
   81d80:	4628      	mov	r0, r5
   81d82:	608e      	str	r6, [r1, #8]
   81d84:	605a      	str	r2, [r3, #4]
   81d86:	f000 fb03 	bl	82390 <__malloc_unlock>
   81d8a:	3408      	adds	r4, #8
   81d8c:	4620      	mov	r0, r4
   81d8e:	b003      	add	sp, #12
   81d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d94:	2400      	movs	r4, #0
   81d96:	230c      	movs	r3, #12
   81d98:	4620      	mov	r0, r4
   81d9a:	602b      	str	r3, [r5, #0]
   81d9c:	b003      	add	sp, #12
   81d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81da2:	2040      	movs	r0, #64	; 0x40
   81da4:	f44f 7100 	mov.w	r1, #512	; 0x200
   81da8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   81dac:	e74a      	b.n	81c44 <_malloc_r+0x44>
   81dae:	4423      	add	r3, r4
   81db0:	685a      	ldr	r2, [r3, #4]
   81db2:	68e1      	ldr	r1, [r4, #12]
   81db4:	e7e0      	b.n	81d78 <_malloc_r+0x178>
   81db6:	4423      	add	r3, r4
   81db8:	685a      	ldr	r2, [r3, #4]
   81dba:	4628      	mov	r0, r5
   81dbc:	f042 0201 	orr.w	r2, r2, #1
   81dc0:	605a      	str	r2, [r3, #4]
   81dc2:	3408      	adds	r4, #8
   81dc4:	f000 fae4 	bl	82390 <__malloc_unlock>
   81dc8:	4620      	mov	r0, r4
   81dca:	b003      	add	sp, #12
   81dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81dd0:	68bc      	ldr	r4, [r7, #8]
   81dd2:	6863      	ldr	r3, [r4, #4]
   81dd4:	f023 0803 	bic.w	r8, r3, #3
   81dd8:	45b0      	cmp	r8, r6
   81dda:	d304      	bcc.n	81de6 <_malloc_r+0x1e6>
   81ddc:	eba8 0306 	sub.w	r3, r8, r6
   81de0:	2b0f      	cmp	r3, #15
   81de2:	f300 8085 	bgt.w	81ef0 <_malloc_r+0x2f0>
   81de6:	f8df 9158 	ldr.w	r9, [pc, #344]	; 81f40 <_malloc_r+0x340>
   81dea:	4b50      	ldr	r3, [pc, #320]	; (81f2c <_malloc_r+0x32c>)
   81dec:	f8d9 2000 	ldr.w	r2, [r9]
   81df0:	681b      	ldr	r3, [r3, #0]
   81df2:	3201      	adds	r2, #1
   81df4:	4433      	add	r3, r6
   81df6:	eb04 0a08 	add.w	sl, r4, r8
   81dfa:	f000 8154 	beq.w	820a6 <_malloc_r+0x4a6>
   81dfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   81e02:	330f      	adds	r3, #15
   81e04:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   81e08:	f02b 0b0f 	bic.w	fp, fp, #15
   81e0c:	4659      	mov	r1, fp
   81e0e:	4628      	mov	r0, r5
   81e10:	f000 fc7a 	bl	82708 <_sbrk_r>
   81e14:	1c41      	adds	r1, r0, #1
   81e16:	4602      	mov	r2, r0
   81e18:	f000 80fb 	beq.w	82012 <_malloc_r+0x412>
   81e1c:	4582      	cmp	sl, r0
   81e1e:	f200 80f6 	bhi.w	8200e <_malloc_r+0x40e>
   81e22:	4b43      	ldr	r3, [pc, #268]	; (81f30 <_malloc_r+0x330>)
   81e24:	6819      	ldr	r1, [r3, #0]
   81e26:	4459      	add	r1, fp
   81e28:	6019      	str	r1, [r3, #0]
   81e2a:	f000 814c 	beq.w	820c6 <_malloc_r+0x4c6>
   81e2e:	f8d9 0000 	ldr.w	r0, [r9]
   81e32:	3001      	adds	r0, #1
   81e34:	bf1b      	ittet	ne
   81e36:	eba2 0a0a 	subne.w	sl, r2, sl
   81e3a:	4451      	addne	r1, sl
   81e3c:	f8c9 2000 	streq.w	r2, [r9]
   81e40:	6019      	strne	r1, [r3, #0]
   81e42:	f012 0107 	ands.w	r1, r2, #7
   81e46:	f000 8114 	beq.w	82072 <_malloc_r+0x472>
   81e4a:	f1c1 0008 	rsb	r0, r1, #8
   81e4e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   81e52:	4402      	add	r2, r0
   81e54:	3108      	adds	r1, #8
   81e56:	eb02 090b 	add.w	r9, r2, fp
   81e5a:	f3c9 090b 	ubfx	r9, r9, #0, #12
   81e5e:	eba1 0909 	sub.w	r9, r1, r9
   81e62:	4649      	mov	r1, r9
   81e64:	4628      	mov	r0, r5
   81e66:	9301      	str	r3, [sp, #4]
   81e68:	9200      	str	r2, [sp, #0]
   81e6a:	f000 fc4d 	bl	82708 <_sbrk_r>
   81e6e:	1c43      	adds	r3, r0, #1
   81e70:	e89d 000c 	ldmia.w	sp, {r2, r3}
   81e74:	f000 8142 	beq.w	820fc <_malloc_r+0x4fc>
   81e78:	1a80      	subs	r0, r0, r2
   81e7a:	4448      	add	r0, r9
   81e7c:	f040 0001 	orr.w	r0, r0, #1
   81e80:	6819      	ldr	r1, [r3, #0]
   81e82:	42bc      	cmp	r4, r7
   81e84:	4449      	add	r1, r9
   81e86:	60ba      	str	r2, [r7, #8]
   81e88:	6019      	str	r1, [r3, #0]
   81e8a:	6050      	str	r0, [r2, #4]
   81e8c:	d017      	beq.n	81ebe <_malloc_r+0x2be>
   81e8e:	f1b8 0f0f 	cmp.w	r8, #15
   81e92:	f240 80fa 	bls.w	8208a <_malloc_r+0x48a>
   81e96:	f04f 0c05 	mov.w	ip, #5
   81e9a:	6862      	ldr	r2, [r4, #4]
   81e9c:	f1a8 000c 	sub.w	r0, r8, #12
   81ea0:	f020 0007 	bic.w	r0, r0, #7
   81ea4:	f002 0201 	and.w	r2, r2, #1
   81ea8:	eb04 0e00 	add.w	lr, r4, r0
   81eac:	4302      	orrs	r2, r0
   81eae:	280f      	cmp	r0, #15
   81eb0:	6062      	str	r2, [r4, #4]
   81eb2:	f8ce c004 	str.w	ip, [lr, #4]
   81eb6:	f8ce c008 	str.w	ip, [lr, #8]
   81eba:	f200 8116 	bhi.w	820ea <_malloc_r+0x4ea>
   81ebe:	4b1d      	ldr	r3, [pc, #116]	; (81f34 <_malloc_r+0x334>)
   81ec0:	68bc      	ldr	r4, [r7, #8]
   81ec2:	681a      	ldr	r2, [r3, #0]
   81ec4:	4291      	cmp	r1, r2
   81ec6:	bf88      	it	hi
   81ec8:	6019      	strhi	r1, [r3, #0]
   81eca:	4b1b      	ldr	r3, [pc, #108]	; (81f38 <_malloc_r+0x338>)
   81ecc:	681a      	ldr	r2, [r3, #0]
   81ece:	4291      	cmp	r1, r2
   81ed0:	6862      	ldr	r2, [r4, #4]
   81ed2:	bf88      	it	hi
   81ed4:	6019      	strhi	r1, [r3, #0]
   81ed6:	f022 0203 	bic.w	r2, r2, #3
   81eda:	4296      	cmp	r6, r2
   81edc:	eba2 0306 	sub.w	r3, r2, r6
   81ee0:	d801      	bhi.n	81ee6 <_malloc_r+0x2e6>
   81ee2:	2b0f      	cmp	r3, #15
   81ee4:	dc04      	bgt.n	81ef0 <_malloc_r+0x2f0>
   81ee6:	4628      	mov	r0, r5
   81ee8:	f000 fa52 	bl	82390 <__malloc_unlock>
   81eec:	2400      	movs	r4, #0
   81eee:	e74d      	b.n	81d8c <_malloc_r+0x18c>
   81ef0:	f046 0201 	orr.w	r2, r6, #1
   81ef4:	f043 0301 	orr.w	r3, r3, #1
   81ef8:	4426      	add	r6, r4
   81efa:	6062      	str	r2, [r4, #4]
   81efc:	4628      	mov	r0, r5
   81efe:	60be      	str	r6, [r7, #8]
   81f00:	3408      	adds	r4, #8
   81f02:	6073      	str	r3, [r6, #4]
   81f04:	f000 fa44 	bl	82390 <__malloc_unlock>
   81f08:	4620      	mov	r0, r4
   81f0a:	b003      	add	sp, #12
   81f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81f10:	2b14      	cmp	r3, #20
   81f12:	d970      	bls.n	81ff6 <_malloc_r+0x3f6>
   81f14:	2b54      	cmp	r3, #84	; 0x54
   81f16:	f200 80a2 	bhi.w	8205e <_malloc_r+0x45e>
   81f1a:	0b33      	lsrs	r3, r6, #12
   81f1c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   81f20:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   81f24:	00c1      	lsls	r1, r0, #3
   81f26:	e68d      	b.n	81c44 <_malloc_r+0x44>
   81f28:	2000043c 	.word	0x2000043c
   81f2c:	20000ce0 	.word	0x20000ce0
   81f30:	20000cb0 	.word	0x20000cb0
   81f34:	20000cd8 	.word	0x20000cd8
   81f38:	20000cdc 	.word	0x20000cdc
   81f3c:	20000444 	.word	0x20000444
   81f40:	20000844 	.word	0x20000844
   81f44:	0a5a      	lsrs	r2, r3, #9
   81f46:	2a04      	cmp	r2, #4
   81f48:	d95b      	bls.n	82002 <_malloc_r+0x402>
   81f4a:	2a14      	cmp	r2, #20
   81f4c:	f200 80ae 	bhi.w	820ac <_malloc_r+0x4ac>
   81f50:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   81f54:	00c9      	lsls	r1, r1, #3
   81f56:	325b      	adds	r2, #91	; 0x5b
   81f58:	eb07 0c01 	add.w	ip, r7, r1
   81f5c:	5879      	ldr	r1, [r7, r1]
   81f5e:	f1ac 0c08 	sub.w	ip, ip, #8
   81f62:	458c      	cmp	ip, r1
   81f64:	f000 8088 	beq.w	82078 <_malloc_r+0x478>
   81f68:	684a      	ldr	r2, [r1, #4]
   81f6a:	f022 0203 	bic.w	r2, r2, #3
   81f6e:	4293      	cmp	r3, r2
   81f70:	d273      	bcs.n	8205a <_malloc_r+0x45a>
   81f72:	6889      	ldr	r1, [r1, #8]
   81f74:	458c      	cmp	ip, r1
   81f76:	d1f7      	bne.n	81f68 <_malloc_r+0x368>
   81f78:	f8dc 300c 	ldr.w	r3, [ip, #12]
   81f7c:	687a      	ldr	r2, [r7, #4]
   81f7e:	60e3      	str	r3, [r4, #12]
   81f80:	f8c4 c008 	str.w	ip, [r4, #8]
   81f84:	609c      	str	r4, [r3, #8]
   81f86:	f8cc 400c 	str.w	r4, [ip, #12]
   81f8a:	e69e      	b.n	81cca <_malloc_r+0xca>
   81f8c:	f046 0c01 	orr.w	ip, r6, #1
   81f90:	f042 0101 	orr.w	r1, r2, #1
   81f94:	4426      	add	r6, r4
   81f96:	f8c4 c004 	str.w	ip, [r4, #4]
   81f9a:	4628      	mov	r0, r5
   81f9c:	617e      	str	r6, [r7, #20]
   81f9e:	613e      	str	r6, [r7, #16]
   81fa0:	f8c6 e00c 	str.w	lr, [r6, #12]
   81fa4:	f8c6 e008 	str.w	lr, [r6, #8]
   81fa8:	6071      	str	r1, [r6, #4]
   81faa:	50e2      	str	r2, [r4, r3]
   81fac:	f000 f9f0 	bl	82390 <__malloc_unlock>
   81fb0:	3408      	adds	r4, #8
   81fb2:	e6eb      	b.n	81d8c <_malloc_r+0x18c>
   81fb4:	687a      	ldr	r2, [r7, #4]
   81fb6:	e688      	b.n	81cca <_malloc_r+0xca>
   81fb8:	f108 0801 	add.w	r8, r8, #1
   81fbc:	f018 0f03 	tst.w	r8, #3
   81fc0:	f10c 0c08 	add.w	ip, ip, #8
   81fc4:	f47f ae93 	bne.w	81cee <_malloc_r+0xee>
   81fc8:	e02d      	b.n	82026 <_malloc_r+0x426>
   81fca:	68dc      	ldr	r4, [r3, #12]
   81fcc:	42a3      	cmp	r3, r4
   81fce:	bf08      	it	eq
   81fd0:	3002      	addeq	r0, #2
   81fd2:	f43f ae4b 	beq.w	81c6c <_malloc_r+0x6c>
   81fd6:	e6c9      	b.n	81d6c <_malloc_r+0x16c>
   81fd8:	461c      	mov	r4, r3
   81fda:	4419      	add	r1, r3
   81fdc:	684a      	ldr	r2, [r1, #4]
   81fde:	68db      	ldr	r3, [r3, #12]
   81fe0:	f854 6f08 	ldr.w	r6, [r4, #8]!
   81fe4:	f042 0201 	orr.w	r2, r2, #1
   81fe8:	604a      	str	r2, [r1, #4]
   81fea:	4628      	mov	r0, r5
   81fec:	60f3      	str	r3, [r6, #12]
   81fee:	609e      	str	r6, [r3, #8]
   81ff0:	f000 f9ce 	bl	82390 <__malloc_unlock>
   81ff4:	e6ca      	b.n	81d8c <_malloc_r+0x18c>
   81ff6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   81ffa:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   81ffe:	00c1      	lsls	r1, r0, #3
   82000:	e620      	b.n	81c44 <_malloc_r+0x44>
   82002:	099a      	lsrs	r2, r3, #6
   82004:	f102 0139 	add.w	r1, r2, #57	; 0x39
   82008:	00c9      	lsls	r1, r1, #3
   8200a:	3238      	adds	r2, #56	; 0x38
   8200c:	e7a4      	b.n	81f58 <_malloc_r+0x358>
   8200e:	42bc      	cmp	r4, r7
   82010:	d054      	beq.n	820bc <_malloc_r+0x4bc>
   82012:	68bc      	ldr	r4, [r7, #8]
   82014:	6862      	ldr	r2, [r4, #4]
   82016:	f022 0203 	bic.w	r2, r2, #3
   8201a:	e75e      	b.n	81eda <_malloc_r+0x2da>
   8201c:	f859 3908 	ldr.w	r3, [r9], #-8
   82020:	4599      	cmp	r9, r3
   82022:	f040 8086 	bne.w	82132 <_malloc_r+0x532>
   82026:	f010 0f03 	tst.w	r0, #3
   8202a:	f100 30ff 	add.w	r0, r0, #4294967295
   8202e:	d1f5      	bne.n	8201c <_malloc_r+0x41c>
   82030:	687b      	ldr	r3, [r7, #4]
   82032:	ea23 0304 	bic.w	r3, r3, r4
   82036:	607b      	str	r3, [r7, #4]
   82038:	0064      	lsls	r4, r4, #1
   8203a:	429c      	cmp	r4, r3
   8203c:	f63f aec8 	bhi.w	81dd0 <_malloc_r+0x1d0>
   82040:	2c00      	cmp	r4, #0
   82042:	f43f aec5 	beq.w	81dd0 <_malloc_r+0x1d0>
   82046:	421c      	tst	r4, r3
   82048:	4640      	mov	r0, r8
   8204a:	f47f ae4c 	bne.w	81ce6 <_malloc_r+0xe6>
   8204e:	0064      	lsls	r4, r4, #1
   82050:	421c      	tst	r4, r3
   82052:	f100 0004 	add.w	r0, r0, #4
   82056:	d0fa      	beq.n	8204e <_malloc_r+0x44e>
   82058:	e645      	b.n	81ce6 <_malloc_r+0xe6>
   8205a:	468c      	mov	ip, r1
   8205c:	e78c      	b.n	81f78 <_malloc_r+0x378>
   8205e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82062:	d815      	bhi.n	82090 <_malloc_r+0x490>
   82064:	0bf3      	lsrs	r3, r6, #15
   82066:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8206a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8206e:	00c1      	lsls	r1, r0, #3
   82070:	e5e8      	b.n	81c44 <_malloc_r+0x44>
   82072:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   82076:	e6ee      	b.n	81e56 <_malloc_r+0x256>
   82078:	2101      	movs	r1, #1
   8207a:	687b      	ldr	r3, [r7, #4]
   8207c:	1092      	asrs	r2, r2, #2
   8207e:	fa01 f202 	lsl.w	r2, r1, r2
   82082:	431a      	orrs	r2, r3
   82084:	607a      	str	r2, [r7, #4]
   82086:	4663      	mov	r3, ip
   82088:	e779      	b.n	81f7e <_malloc_r+0x37e>
   8208a:	2301      	movs	r3, #1
   8208c:	6053      	str	r3, [r2, #4]
   8208e:	e72a      	b.n	81ee6 <_malloc_r+0x2e6>
   82090:	f240 5254 	movw	r2, #1364	; 0x554
   82094:	4293      	cmp	r3, r2
   82096:	d822      	bhi.n	820de <_malloc_r+0x4de>
   82098:	0cb3      	lsrs	r3, r6, #18
   8209a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8209e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   820a2:	00c1      	lsls	r1, r0, #3
   820a4:	e5ce      	b.n	81c44 <_malloc_r+0x44>
   820a6:	f103 0b10 	add.w	fp, r3, #16
   820aa:	e6af      	b.n	81e0c <_malloc_r+0x20c>
   820ac:	2a54      	cmp	r2, #84	; 0x54
   820ae:	d829      	bhi.n	82104 <_malloc_r+0x504>
   820b0:	0b1a      	lsrs	r2, r3, #12
   820b2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   820b6:	00c9      	lsls	r1, r1, #3
   820b8:	326e      	adds	r2, #110	; 0x6e
   820ba:	e74d      	b.n	81f58 <_malloc_r+0x358>
   820bc:	4b20      	ldr	r3, [pc, #128]	; (82140 <_malloc_r+0x540>)
   820be:	6819      	ldr	r1, [r3, #0]
   820c0:	4459      	add	r1, fp
   820c2:	6019      	str	r1, [r3, #0]
   820c4:	e6b3      	b.n	81e2e <_malloc_r+0x22e>
   820c6:	f3ca 000b 	ubfx	r0, sl, #0, #12
   820ca:	2800      	cmp	r0, #0
   820cc:	f47f aeaf 	bne.w	81e2e <_malloc_r+0x22e>
   820d0:	eb08 030b 	add.w	r3, r8, fp
   820d4:	68ba      	ldr	r2, [r7, #8]
   820d6:	f043 0301 	orr.w	r3, r3, #1
   820da:	6053      	str	r3, [r2, #4]
   820dc:	e6ef      	b.n	81ebe <_malloc_r+0x2be>
   820de:	207f      	movs	r0, #127	; 0x7f
   820e0:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   820e4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   820e8:	e5ac      	b.n	81c44 <_malloc_r+0x44>
   820ea:	f104 0108 	add.w	r1, r4, #8
   820ee:	4628      	mov	r0, r5
   820f0:	9300      	str	r3, [sp, #0]
   820f2:	f7ff fa7d 	bl	815f0 <_free_r>
   820f6:	9b00      	ldr	r3, [sp, #0]
   820f8:	6819      	ldr	r1, [r3, #0]
   820fa:	e6e0      	b.n	81ebe <_malloc_r+0x2be>
   820fc:	2001      	movs	r0, #1
   820fe:	f04f 0900 	mov.w	r9, #0
   82102:	e6bd      	b.n	81e80 <_malloc_r+0x280>
   82104:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82108:	d805      	bhi.n	82116 <_malloc_r+0x516>
   8210a:	0bda      	lsrs	r2, r3, #15
   8210c:	f102 0178 	add.w	r1, r2, #120	; 0x78
   82110:	00c9      	lsls	r1, r1, #3
   82112:	3277      	adds	r2, #119	; 0x77
   82114:	e720      	b.n	81f58 <_malloc_r+0x358>
   82116:	f240 5154 	movw	r1, #1364	; 0x554
   8211a:	428a      	cmp	r2, r1
   8211c:	d805      	bhi.n	8212a <_malloc_r+0x52a>
   8211e:	0c9a      	lsrs	r2, r3, #18
   82120:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   82124:	00c9      	lsls	r1, r1, #3
   82126:	327c      	adds	r2, #124	; 0x7c
   82128:	e716      	b.n	81f58 <_malloc_r+0x358>
   8212a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8212e:	227e      	movs	r2, #126	; 0x7e
   82130:	e712      	b.n	81f58 <_malloc_r+0x358>
   82132:	687b      	ldr	r3, [r7, #4]
   82134:	e780      	b.n	82038 <_malloc_r+0x438>
   82136:	08f0      	lsrs	r0, r6, #3
   82138:	f106 0308 	add.w	r3, r6, #8
   8213c:	e60e      	b.n	81d5c <_malloc_r+0x15c>
   8213e:	bf00      	nop
   82140:	20000cb0 	.word	0x20000cb0

00082144 <memchr>:
   82144:	0783      	lsls	r3, r0, #30
   82146:	b470      	push	{r4, r5, r6}
   82148:	b2cd      	uxtb	r5, r1
   8214a:	d03d      	beq.n	821c8 <memchr+0x84>
   8214c:	1e54      	subs	r4, r2, #1
   8214e:	b30a      	cbz	r2, 82194 <memchr+0x50>
   82150:	7803      	ldrb	r3, [r0, #0]
   82152:	42ab      	cmp	r3, r5
   82154:	d01f      	beq.n	82196 <memchr+0x52>
   82156:	1c43      	adds	r3, r0, #1
   82158:	e005      	b.n	82166 <memchr+0x22>
   8215a:	f114 34ff 	adds.w	r4, r4, #4294967295
   8215e:	d319      	bcc.n	82194 <memchr+0x50>
   82160:	7802      	ldrb	r2, [r0, #0]
   82162:	42aa      	cmp	r2, r5
   82164:	d017      	beq.n	82196 <memchr+0x52>
   82166:	f013 0f03 	tst.w	r3, #3
   8216a:	4618      	mov	r0, r3
   8216c:	f103 0301 	add.w	r3, r3, #1
   82170:	d1f3      	bne.n	8215a <memchr+0x16>
   82172:	2c03      	cmp	r4, #3
   82174:	d811      	bhi.n	8219a <memchr+0x56>
   82176:	b34c      	cbz	r4, 821cc <memchr+0x88>
   82178:	7803      	ldrb	r3, [r0, #0]
   8217a:	42ab      	cmp	r3, r5
   8217c:	d00b      	beq.n	82196 <memchr+0x52>
   8217e:	4404      	add	r4, r0
   82180:	1c43      	adds	r3, r0, #1
   82182:	e002      	b.n	8218a <memchr+0x46>
   82184:	7802      	ldrb	r2, [r0, #0]
   82186:	42aa      	cmp	r2, r5
   82188:	d005      	beq.n	82196 <memchr+0x52>
   8218a:	429c      	cmp	r4, r3
   8218c:	4618      	mov	r0, r3
   8218e:	f103 0301 	add.w	r3, r3, #1
   82192:	d1f7      	bne.n	82184 <memchr+0x40>
   82194:	2000      	movs	r0, #0
   82196:	bc70      	pop	{r4, r5, r6}
   82198:	4770      	bx	lr
   8219a:	0209      	lsls	r1, r1, #8
   8219c:	b289      	uxth	r1, r1
   8219e:	4329      	orrs	r1, r5
   821a0:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   821a4:	6803      	ldr	r3, [r0, #0]
   821a6:	4606      	mov	r6, r0
   821a8:	404b      	eors	r3, r1
   821aa:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   821ae:	ea22 0303 	bic.w	r3, r2, r3
   821b2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   821b6:	f100 0004 	add.w	r0, r0, #4
   821ba:	d103      	bne.n	821c4 <memchr+0x80>
   821bc:	3c04      	subs	r4, #4
   821be:	2c03      	cmp	r4, #3
   821c0:	d8f0      	bhi.n	821a4 <memchr+0x60>
   821c2:	e7d8      	b.n	82176 <memchr+0x32>
   821c4:	4630      	mov	r0, r6
   821c6:	e7d7      	b.n	82178 <memchr+0x34>
   821c8:	4614      	mov	r4, r2
   821ca:	e7d2      	b.n	82172 <memchr+0x2e>
   821cc:	4620      	mov	r0, r4
   821ce:	e7e2      	b.n	82196 <memchr+0x52>

000821d0 <memcpy>:
   821d0:	4684      	mov	ip, r0
   821d2:	ea41 0300 	orr.w	r3, r1, r0
   821d6:	f013 0303 	ands.w	r3, r3, #3
   821da:	d149      	bne.n	82270 <memcpy+0xa0>
   821dc:	3a40      	subs	r2, #64	; 0x40
   821de:	d323      	bcc.n	82228 <memcpy+0x58>
   821e0:	680b      	ldr	r3, [r1, #0]
   821e2:	6003      	str	r3, [r0, #0]
   821e4:	684b      	ldr	r3, [r1, #4]
   821e6:	6043      	str	r3, [r0, #4]
   821e8:	688b      	ldr	r3, [r1, #8]
   821ea:	6083      	str	r3, [r0, #8]
   821ec:	68cb      	ldr	r3, [r1, #12]
   821ee:	60c3      	str	r3, [r0, #12]
   821f0:	690b      	ldr	r3, [r1, #16]
   821f2:	6103      	str	r3, [r0, #16]
   821f4:	694b      	ldr	r3, [r1, #20]
   821f6:	6143      	str	r3, [r0, #20]
   821f8:	698b      	ldr	r3, [r1, #24]
   821fa:	6183      	str	r3, [r0, #24]
   821fc:	69cb      	ldr	r3, [r1, #28]
   821fe:	61c3      	str	r3, [r0, #28]
   82200:	6a0b      	ldr	r3, [r1, #32]
   82202:	6203      	str	r3, [r0, #32]
   82204:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82206:	6243      	str	r3, [r0, #36]	; 0x24
   82208:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8220a:	6283      	str	r3, [r0, #40]	; 0x28
   8220c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8220e:	62c3      	str	r3, [r0, #44]	; 0x2c
   82210:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82212:	6303      	str	r3, [r0, #48]	; 0x30
   82214:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82216:	6343      	str	r3, [r0, #52]	; 0x34
   82218:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8221a:	6383      	str	r3, [r0, #56]	; 0x38
   8221c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8221e:	63c3      	str	r3, [r0, #60]	; 0x3c
   82220:	3040      	adds	r0, #64	; 0x40
   82222:	3140      	adds	r1, #64	; 0x40
   82224:	3a40      	subs	r2, #64	; 0x40
   82226:	d2db      	bcs.n	821e0 <memcpy+0x10>
   82228:	3230      	adds	r2, #48	; 0x30
   8222a:	d30b      	bcc.n	82244 <memcpy+0x74>
   8222c:	680b      	ldr	r3, [r1, #0]
   8222e:	6003      	str	r3, [r0, #0]
   82230:	684b      	ldr	r3, [r1, #4]
   82232:	6043      	str	r3, [r0, #4]
   82234:	688b      	ldr	r3, [r1, #8]
   82236:	6083      	str	r3, [r0, #8]
   82238:	68cb      	ldr	r3, [r1, #12]
   8223a:	60c3      	str	r3, [r0, #12]
   8223c:	3010      	adds	r0, #16
   8223e:	3110      	adds	r1, #16
   82240:	3a10      	subs	r2, #16
   82242:	d2f3      	bcs.n	8222c <memcpy+0x5c>
   82244:	320c      	adds	r2, #12
   82246:	d305      	bcc.n	82254 <memcpy+0x84>
   82248:	f851 3b04 	ldr.w	r3, [r1], #4
   8224c:	f840 3b04 	str.w	r3, [r0], #4
   82250:	3a04      	subs	r2, #4
   82252:	d2f9      	bcs.n	82248 <memcpy+0x78>
   82254:	3204      	adds	r2, #4
   82256:	d008      	beq.n	8226a <memcpy+0x9a>
   82258:	07d2      	lsls	r2, r2, #31
   8225a:	bf1c      	itt	ne
   8225c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82260:	f800 3b01 	strbne.w	r3, [r0], #1
   82264:	d301      	bcc.n	8226a <memcpy+0x9a>
   82266:	880b      	ldrh	r3, [r1, #0]
   82268:	8003      	strh	r3, [r0, #0]
   8226a:	4660      	mov	r0, ip
   8226c:	4770      	bx	lr
   8226e:	bf00      	nop
   82270:	2a08      	cmp	r2, #8
   82272:	d313      	bcc.n	8229c <memcpy+0xcc>
   82274:	078b      	lsls	r3, r1, #30
   82276:	d0b1      	beq.n	821dc <memcpy+0xc>
   82278:	f010 0303 	ands.w	r3, r0, #3
   8227c:	d0ae      	beq.n	821dc <memcpy+0xc>
   8227e:	f1c3 0304 	rsb	r3, r3, #4
   82282:	1ad2      	subs	r2, r2, r3
   82284:	07db      	lsls	r3, r3, #31
   82286:	bf1c      	itt	ne
   82288:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8228c:	f800 3b01 	strbne.w	r3, [r0], #1
   82290:	d3a4      	bcc.n	821dc <memcpy+0xc>
   82292:	f831 3b02 	ldrh.w	r3, [r1], #2
   82296:	f820 3b02 	strh.w	r3, [r0], #2
   8229a:	e79f      	b.n	821dc <memcpy+0xc>
   8229c:	3a04      	subs	r2, #4
   8229e:	d3d9      	bcc.n	82254 <memcpy+0x84>
   822a0:	3a01      	subs	r2, #1
   822a2:	f811 3b01 	ldrb.w	r3, [r1], #1
   822a6:	f800 3b01 	strb.w	r3, [r0], #1
   822aa:	d2f9      	bcs.n	822a0 <memcpy+0xd0>
   822ac:	780b      	ldrb	r3, [r1, #0]
   822ae:	7003      	strb	r3, [r0, #0]
   822b0:	784b      	ldrb	r3, [r1, #1]
   822b2:	7043      	strb	r3, [r0, #1]
   822b4:	788b      	ldrb	r3, [r1, #2]
   822b6:	7083      	strb	r3, [r0, #2]
   822b8:	4660      	mov	r0, ip
   822ba:	4770      	bx	lr

000822bc <memmove>:
   822bc:	4288      	cmp	r0, r1
   822be:	b5f0      	push	{r4, r5, r6, r7, lr}
   822c0:	d90d      	bls.n	822de <memmove+0x22>
   822c2:	188b      	adds	r3, r1, r2
   822c4:	4298      	cmp	r0, r3
   822c6:	d20a      	bcs.n	822de <memmove+0x22>
   822c8:	1884      	adds	r4, r0, r2
   822ca:	2a00      	cmp	r2, #0
   822cc:	d051      	beq.n	82372 <memmove+0xb6>
   822ce:	4622      	mov	r2, r4
   822d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   822d4:	4299      	cmp	r1, r3
   822d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
   822da:	d1f9      	bne.n	822d0 <memmove+0x14>
   822dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   822de:	2a0f      	cmp	r2, #15
   822e0:	d948      	bls.n	82374 <memmove+0xb8>
   822e2:	ea41 0300 	orr.w	r3, r1, r0
   822e6:	079b      	lsls	r3, r3, #30
   822e8:	d146      	bne.n	82378 <memmove+0xbc>
   822ea:	4615      	mov	r5, r2
   822ec:	f100 0410 	add.w	r4, r0, #16
   822f0:	f101 0310 	add.w	r3, r1, #16
   822f4:	f853 6c10 	ldr.w	r6, [r3, #-16]
   822f8:	3d10      	subs	r5, #16
   822fa:	f844 6c10 	str.w	r6, [r4, #-16]
   822fe:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   82302:	2d0f      	cmp	r5, #15
   82304:	f844 6c0c 	str.w	r6, [r4, #-12]
   82308:	f853 6c08 	ldr.w	r6, [r3, #-8]
   8230c:	f104 0410 	add.w	r4, r4, #16
   82310:	f844 6c18 	str.w	r6, [r4, #-24]
   82314:	f853 6c04 	ldr.w	r6, [r3, #-4]
   82318:	f103 0310 	add.w	r3, r3, #16
   8231c:	f844 6c14 	str.w	r6, [r4, #-20]
   82320:	d8e8      	bhi.n	822f4 <memmove+0x38>
   82322:	f1a2 0310 	sub.w	r3, r2, #16
   82326:	f023 030f 	bic.w	r3, r3, #15
   8232a:	f002 0e0f 	and.w	lr, r2, #15
   8232e:	3310      	adds	r3, #16
   82330:	f1be 0f03 	cmp.w	lr, #3
   82334:	4419      	add	r1, r3
   82336:	4403      	add	r3, r0
   82338:	d921      	bls.n	8237e <memmove+0xc2>
   8233a:	460e      	mov	r6, r1
   8233c:	4674      	mov	r4, lr
   8233e:	1f1d      	subs	r5, r3, #4
   82340:	f856 7b04 	ldr.w	r7, [r6], #4
   82344:	3c04      	subs	r4, #4
   82346:	2c03      	cmp	r4, #3
   82348:	f845 7f04 	str.w	r7, [r5, #4]!
   8234c:	d8f8      	bhi.n	82340 <memmove+0x84>
   8234e:	f1ae 0404 	sub.w	r4, lr, #4
   82352:	f024 0403 	bic.w	r4, r4, #3
   82356:	3404      	adds	r4, #4
   82358:	4421      	add	r1, r4
   8235a:	4423      	add	r3, r4
   8235c:	f002 0203 	and.w	r2, r2, #3
   82360:	b162      	cbz	r2, 8237c <memmove+0xc0>
   82362:	3b01      	subs	r3, #1
   82364:	440a      	add	r2, r1
   82366:	f811 4b01 	ldrb.w	r4, [r1], #1
   8236a:	428a      	cmp	r2, r1
   8236c:	f803 4f01 	strb.w	r4, [r3, #1]!
   82370:	d1f9      	bne.n	82366 <memmove+0xaa>
   82372:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82374:	4603      	mov	r3, r0
   82376:	e7f3      	b.n	82360 <memmove+0xa4>
   82378:	4603      	mov	r3, r0
   8237a:	e7f2      	b.n	82362 <memmove+0xa6>
   8237c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8237e:	4672      	mov	r2, lr
   82380:	e7ee      	b.n	82360 <memmove+0xa4>
   82382:	bf00      	nop

00082384 <__malloc_lock>:
   82384:	4801      	ldr	r0, [pc, #4]	; (8238c <__malloc_lock+0x8>)
   82386:	f7ff bbbf 	b.w	81b08 <__retarget_lock_acquire_recursive>
   8238a:	bf00      	nop
   8238c:	20000d10 	.word	0x20000d10

00082390 <__malloc_unlock>:
   82390:	4801      	ldr	r0, [pc, #4]	; (82398 <__malloc_unlock+0x8>)
   82392:	f7ff bbbb 	b.w	81b0c <__retarget_lock_release_recursive>
   82396:	bf00      	nop
   82398:	20000d10 	.word	0x20000d10

0008239c <_realloc_r>:
   8239c:	2900      	cmp	r1, #0
   8239e:	f000 8094 	beq.w	824ca <_realloc_r+0x12e>
   823a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   823a6:	460c      	mov	r4, r1
   823a8:	4615      	mov	r5, r2
   823aa:	b083      	sub	sp, #12
   823ac:	4680      	mov	r8, r0
   823ae:	f105 060b 	add.w	r6, r5, #11
   823b2:	f7ff ffe7 	bl	82384 <__malloc_lock>
   823b6:	f854 ec04 	ldr.w	lr, [r4, #-4]
   823ba:	2e16      	cmp	r6, #22
   823bc:	f02e 0703 	bic.w	r7, lr, #3
   823c0:	f1a4 0908 	sub.w	r9, r4, #8
   823c4:	d83c      	bhi.n	82440 <_realloc_r+0xa4>
   823c6:	2210      	movs	r2, #16
   823c8:	4616      	mov	r6, r2
   823ca:	42b5      	cmp	r5, r6
   823cc:	d83d      	bhi.n	8244a <_realloc_r+0xae>
   823ce:	4297      	cmp	r7, r2
   823d0:	da43      	bge.n	8245a <_realloc_r+0xbe>
   823d2:	4bc6      	ldr	r3, [pc, #792]	; (826ec <_realloc_r+0x350>)
   823d4:	eb09 0007 	add.w	r0, r9, r7
   823d8:	6899      	ldr	r1, [r3, #8]
   823da:	4288      	cmp	r0, r1
   823dc:	f000 80c3 	beq.w	82566 <_realloc_r+0x1ca>
   823e0:	6843      	ldr	r3, [r0, #4]
   823e2:	f023 0101 	bic.w	r1, r3, #1
   823e6:	4401      	add	r1, r0
   823e8:	6849      	ldr	r1, [r1, #4]
   823ea:	07c9      	lsls	r1, r1, #31
   823ec:	d54d      	bpl.n	8248a <_realloc_r+0xee>
   823ee:	f01e 0f01 	tst.w	lr, #1
   823f2:	f000 809b 	beq.w	8252c <_realloc_r+0x190>
   823f6:	4629      	mov	r1, r5
   823f8:	4640      	mov	r0, r8
   823fa:	f7ff fc01 	bl	81c00 <_malloc_r>
   823fe:	4605      	mov	r5, r0
   82400:	2800      	cmp	r0, #0
   82402:	d03b      	beq.n	8247c <_realloc_r+0xe0>
   82404:	f854 3c04 	ldr.w	r3, [r4, #-4]
   82408:	f1a0 0208 	sub.w	r2, r0, #8
   8240c:	f023 0301 	bic.w	r3, r3, #1
   82410:	444b      	add	r3, r9
   82412:	429a      	cmp	r2, r3
   82414:	f000 812b 	beq.w	8266e <_realloc_r+0x2d2>
   82418:	1f3a      	subs	r2, r7, #4
   8241a:	2a24      	cmp	r2, #36	; 0x24
   8241c:	f200 8118 	bhi.w	82650 <_realloc_r+0x2b4>
   82420:	2a13      	cmp	r2, #19
   82422:	f200 80eb 	bhi.w	825fc <_realloc_r+0x260>
   82426:	4603      	mov	r3, r0
   82428:	4622      	mov	r2, r4
   8242a:	6811      	ldr	r1, [r2, #0]
   8242c:	6019      	str	r1, [r3, #0]
   8242e:	6851      	ldr	r1, [r2, #4]
   82430:	6059      	str	r1, [r3, #4]
   82432:	6892      	ldr	r2, [r2, #8]
   82434:	609a      	str	r2, [r3, #8]
   82436:	4621      	mov	r1, r4
   82438:	4640      	mov	r0, r8
   8243a:	f7ff f8d9 	bl	815f0 <_free_r>
   8243e:	e01d      	b.n	8247c <_realloc_r+0xe0>
   82440:	f026 0607 	bic.w	r6, r6, #7
   82444:	2e00      	cmp	r6, #0
   82446:	4632      	mov	r2, r6
   82448:	dabf      	bge.n	823ca <_realloc_r+0x2e>
   8244a:	2500      	movs	r5, #0
   8244c:	230c      	movs	r3, #12
   8244e:	4628      	mov	r0, r5
   82450:	f8c8 3000 	str.w	r3, [r8]
   82454:	b003      	add	sp, #12
   82456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8245a:	4625      	mov	r5, r4
   8245c:	1bbb      	subs	r3, r7, r6
   8245e:	2b0f      	cmp	r3, #15
   82460:	f8d9 2004 	ldr.w	r2, [r9, #4]
   82464:	d81d      	bhi.n	824a2 <_realloc_r+0x106>
   82466:	f002 0201 	and.w	r2, r2, #1
   8246a:	433a      	orrs	r2, r7
   8246c:	eb09 0107 	add.w	r1, r9, r7
   82470:	f8c9 2004 	str.w	r2, [r9, #4]
   82474:	684b      	ldr	r3, [r1, #4]
   82476:	f043 0301 	orr.w	r3, r3, #1
   8247a:	604b      	str	r3, [r1, #4]
   8247c:	4640      	mov	r0, r8
   8247e:	f7ff ff87 	bl	82390 <__malloc_unlock>
   82482:	4628      	mov	r0, r5
   82484:	b003      	add	sp, #12
   82486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8248a:	f023 0303 	bic.w	r3, r3, #3
   8248e:	18f9      	adds	r1, r7, r3
   82490:	4291      	cmp	r1, r2
   82492:	db1d      	blt.n	824d0 <_realloc_r+0x134>
   82494:	68c3      	ldr	r3, [r0, #12]
   82496:	6882      	ldr	r2, [r0, #8]
   82498:	4625      	mov	r5, r4
   8249a:	60d3      	str	r3, [r2, #12]
   8249c:	460f      	mov	r7, r1
   8249e:	609a      	str	r2, [r3, #8]
   824a0:	e7dc      	b.n	8245c <_realloc_r+0xc0>
   824a2:	f002 0201 	and.w	r2, r2, #1
   824a6:	eb09 0106 	add.w	r1, r9, r6
   824aa:	f043 0301 	orr.w	r3, r3, #1
   824ae:	4332      	orrs	r2, r6
   824b0:	f8c9 2004 	str.w	r2, [r9, #4]
   824b4:	444f      	add	r7, r9
   824b6:	604b      	str	r3, [r1, #4]
   824b8:	687b      	ldr	r3, [r7, #4]
   824ba:	3108      	adds	r1, #8
   824bc:	f043 0301 	orr.w	r3, r3, #1
   824c0:	607b      	str	r3, [r7, #4]
   824c2:	4640      	mov	r0, r8
   824c4:	f7ff f894 	bl	815f0 <_free_r>
   824c8:	e7d8      	b.n	8247c <_realloc_r+0xe0>
   824ca:	4611      	mov	r1, r2
   824cc:	f7ff bb98 	b.w	81c00 <_malloc_r>
   824d0:	f01e 0f01 	tst.w	lr, #1
   824d4:	d18f      	bne.n	823f6 <_realloc_r+0x5a>
   824d6:	f854 1c08 	ldr.w	r1, [r4, #-8]
   824da:	eba9 0a01 	sub.w	sl, r9, r1
   824de:	f8da 1004 	ldr.w	r1, [sl, #4]
   824e2:	f021 0103 	bic.w	r1, r1, #3
   824e6:	440b      	add	r3, r1
   824e8:	443b      	add	r3, r7
   824ea:	4293      	cmp	r3, r2
   824ec:	db26      	blt.n	8253c <_realloc_r+0x1a0>
   824ee:	4655      	mov	r5, sl
   824f0:	68c1      	ldr	r1, [r0, #12]
   824f2:	6880      	ldr	r0, [r0, #8]
   824f4:	1f3a      	subs	r2, r7, #4
   824f6:	60c1      	str	r1, [r0, #12]
   824f8:	6088      	str	r0, [r1, #8]
   824fa:	f855 0f08 	ldr.w	r0, [r5, #8]!
   824fe:	f8da 100c 	ldr.w	r1, [sl, #12]
   82502:	2a24      	cmp	r2, #36	; 0x24
   82504:	60c1      	str	r1, [r0, #12]
   82506:	6088      	str	r0, [r1, #8]
   82508:	d826      	bhi.n	82558 <_realloc_r+0x1bc>
   8250a:	2a13      	cmp	r2, #19
   8250c:	f240 8081 	bls.w	82612 <_realloc_r+0x276>
   82510:	6821      	ldr	r1, [r4, #0]
   82512:	2a1b      	cmp	r2, #27
   82514:	f8ca 1008 	str.w	r1, [sl, #8]
   82518:	6861      	ldr	r1, [r4, #4]
   8251a:	f8ca 100c 	str.w	r1, [sl, #12]
   8251e:	f200 80ad 	bhi.w	8267c <_realloc_r+0x2e0>
   82522:	f104 0008 	add.w	r0, r4, #8
   82526:	f10a 0210 	add.w	r2, sl, #16
   8252a:	e074      	b.n	82616 <_realloc_r+0x27a>
   8252c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   82530:	eba9 0a03 	sub.w	sl, r9, r3
   82534:	f8da 1004 	ldr.w	r1, [sl, #4]
   82538:	f021 0103 	bic.w	r1, r1, #3
   8253c:	187b      	adds	r3, r7, r1
   8253e:	4293      	cmp	r3, r2
   82540:	f6ff af59 	blt.w	823f6 <_realloc_r+0x5a>
   82544:	4655      	mov	r5, sl
   82546:	f8da 100c 	ldr.w	r1, [sl, #12]
   8254a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8254e:	1f3a      	subs	r2, r7, #4
   82550:	2a24      	cmp	r2, #36	; 0x24
   82552:	60c1      	str	r1, [r0, #12]
   82554:	6088      	str	r0, [r1, #8]
   82556:	d9d8      	bls.n	8250a <_realloc_r+0x16e>
   82558:	4621      	mov	r1, r4
   8255a:	4628      	mov	r0, r5
   8255c:	461f      	mov	r7, r3
   8255e:	46d1      	mov	r9, sl
   82560:	f7ff feac 	bl	822bc <memmove>
   82564:	e77a      	b.n	8245c <_realloc_r+0xc0>
   82566:	6841      	ldr	r1, [r0, #4]
   82568:	f106 0010 	add.w	r0, r6, #16
   8256c:	f021 0b03 	bic.w	fp, r1, #3
   82570:	44bb      	add	fp, r7
   82572:	4583      	cmp	fp, r0
   82574:	da58      	bge.n	82628 <_realloc_r+0x28c>
   82576:	f01e 0f01 	tst.w	lr, #1
   8257a:	f47f af3c 	bne.w	823f6 <_realloc_r+0x5a>
   8257e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   82582:	eba9 0a01 	sub.w	sl, r9, r1
   82586:	f8da 1004 	ldr.w	r1, [sl, #4]
   8258a:	f021 0103 	bic.w	r1, r1, #3
   8258e:	448b      	add	fp, r1
   82590:	4558      	cmp	r0, fp
   82592:	dcd3      	bgt.n	8253c <_realloc_r+0x1a0>
   82594:	4655      	mov	r5, sl
   82596:	f8da 100c 	ldr.w	r1, [sl, #12]
   8259a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8259e:	1f3a      	subs	r2, r7, #4
   825a0:	2a24      	cmp	r2, #36	; 0x24
   825a2:	60c1      	str	r1, [r0, #12]
   825a4:	6088      	str	r0, [r1, #8]
   825a6:	f200 808d 	bhi.w	826c4 <_realloc_r+0x328>
   825aa:	2a13      	cmp	r2, #19
   825ac:	f240 8087 	bls.w	826be <_realloc_r+0x322>
   825b0:	6821      	ldr	r1, [r4, #0]
   825b2:	2a1b      	cmp	r2, #27
   825b4:	f8ca 1008 	str.w	r1, [sl, #8]
   825b8:	6861      	ldr	r1, [r4, #4]
   825ba:	f8ca 100c 	str.w	r1, [sl, #12]
   825be:	f200 8088 	bhi.w	826d2 <_realloc_r+0x336>
   825c2:	f104 0108 	add.w	r1, r4, #8
   825c6:	f10a 0210 	add.w	r2, sl, #16
   825ca:	6808      	ldr	r0, [r1, #0]
   825cc:	6010      	str	r0, [r2, #0]
   825ce:	6848      	ldr	r0, [r1, #4]
   825d0:	6050      	str	r0, [r2, #4]
   825d2:	6889      	ldr	r1, [r1, #8]
   825d4:	6091      	str	r1, [r2, #8]
   825d6:	ebab 0206 	sub.w	r2, fp, r6
   825da:	eb0a 0106 	add.w	r1, sl, r6
   825de:	f042 0201 	orr.w	r2, r2, #1
   825e2:	6099      	str	r1, [r3, #8]
   825e4:	604a      	str	r2, [r1, #4]
   825e6:	f8da 3004 	ldr.w	r3, [sl, #4]
   825ea:	4640      	mov	r0, r8
   825ec:	f003 0301 	and.w	r3, r3, #1
   825f0:	431e      	orrs	r6, r3
   825f2:	f8ca 6004 	str.w	r6, [sl, #4]
   825f6:	f7ff fecb 	bl	82390 <__malloc_unlock>
   825fa:	e742      	b.n	82482 <_realloc_r+0xe6>
   825fc:	6823      	ldr	r3, [r4, #0]
   825fe:	2a1b      	cmp	r2, #27
   82600:	6003      	str	r3, [r0, #0]
   82602:	6863      	ldr	r3, [r4, #4]
   82604:	6043      	str	r3, [r0, #4]
   82606:	d827      	bhi.n	82658 <_realloc_r+0x2bc>
   82608:	f100 0308 	add.w	r3, r0, #8
   8260c:	f104 0208 	add.w	r2, r4, #8
   82610:	e70b      	b.n	8242a <_realloc_r+0x8e>
   82612:	4620      	mov	r0, r4
   82614:	462a      	mov	r2, r5
   82616:	6801      	ldr	r1, [r0, #0]
   82618:	461f      	mov	r7, r3
   8261a:	6011      	str	r1, [r2, #0]
   8261c:	6841      	ldr	r1, [r0, #4]
   8261e:	46d1      	mov	r9, sl
   82620:	6051      	str	r1, [r2, #4]
   82622:	6883      	ldr	r3, [r0, #8]
   82624:	6093      	str	r3, [r2, #8]
   82626:	e719      	b.n	8245c <_realloc_r+0xc0>
   82628:	ebab 0b06 	sub.w	fp, fp, r6
   8262c:	eb09 0106 	add.w	r1, r9, r6
   82630:	f04b 0201 	orr.w	r2, fp, #1
   82634:	6099      	str	r1, [r3, #8]
   82636:	604a      	str	r2, [r1, #4]
   82638:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8263c:	4640      	mov	r0, r8
   8263e:	f003 0301 	and.w	r3, r3, #1
   82642:	431e      	orrs	r6, r3
   82644:	f844 6c04 	str.w	r6, [r4, #-4]
   82648:	f7ff fea2 	bl	82390 <__malloc_unlock>
   8264c:	4625      	mov	r5, r4
   8264e:	e718      	b.n	82482 <_realloc_r+0xe6>
   82650:	4621      	mov	r1, r4
   82652:	f7ff fe33 	bl	822bc <memmove>
   82656:	e6ee      	b.n	82436 <_realloc_r+0x9a>
   82658:	68a3      	ldr	r3, [r4, #8]
   8265a:	2a24      	cmp	r2, #36	; 0x24
   8265c:	6083      	str	r3, [r0, #8]
   8265e:	68e3      	ldr	r3, [r4, #12]
   82660:	60c3      	str	r3, [r0, #12]
   82662:	d018      	beq.n	82696 <_realloc_r+0x2fa>
   82664:	f100 0310 	add.w	r3, r0, #16
   82668:	f104 0210 	add.w	r2, r4, #16
   8266c:	e6dd      	b.n	8242a <_realloc_r+0x8e>
   8266e:	f850 3c04 	ldr.w	r3, [r0, #-4]
   82672:	4625      	mov	r5, r4
   82674:	f023 0303 	bic.w	r3, r3, #3
   82678:	441f      	add	r7, r3
   8267a:	e6ef      	b.n	8245c <_realloc_r+0xc0>
   8267c:	68a1      	ldr	r1, [r4, #8]
   8267e:	2a24      	cmp	r2, #36	; 0x24
   82680:	f8ca 1010 	str.w	r1, [sl, #16]
   82684:	68e1      	ldr	r1, [r4, #12]
   82686:	f8ca 1014 	str.w	r1, [sl, #20]
   8268a:	d00d      	beq.n	826a8 <_realloc_r+0x30c>
   8268c:	f104 0010 	add.w	r0, r4, #16
   82690:	f10a 0218 	add.w	r2, sl, #24
   82694:	e7bf      	b.n	82616 <_realloc_r+0x27a>
   82696:	6922      	ldr	r2, [r4, #16]
   82698:	f100 0318 	add.w	r3, r0, #24
   8269c:	6102      	str	r2, [r0, #16]
   8269e:	6961      	ldr	r1, [r4, #20]
   826a0:	f104 0218 	add.w	r2, r4, #24
   826a4:	6141      	str	r1, [r0, #20]
   826a6:	e6c0      	b.n	8242a <_realloc_r+0x8e>
   826a8:	6922      	ldr	r2, [r4, #16]
   826aa:	f104 0018 	add.w	r0, r4, #24
   826ae:	f8ca 2018 	str.w	r2, [sl, #24]
   826b2:	6961      	ldr	r1, [r4, #20]
   826b4:	f10a 0220 	add.w	r2, sl, #32
   826b8:	f8ca 101c 	str.w	r1, [sl, #28]
   826bc:	e7ab      	b.n	82616 <_realloc_r+0x27a>
   826be:	4621      	mov	r1, r4
   826c0:	462a      	mov	r2, r5
   826c2:	e782      	b.n	825ca <_realloc_r+0x22e>
   826c4:	4621      	mov	r1, r4
   826c6:	4628      	mov	r0, r5
   826c8:	9301      	str	r3, [sp, #4]
   826ca:	f7ff fdf7 	bl	822bc <memmove>
   826ce:	9b01      	ldr	r3, [sp, #4]
   826d0:	e781      	b.n	825d6 <_realloc_r+0x23a>
   826d2:	68a1      	ldr	r1, [r4, #8]
   826d4:	2a24      	cmp	r2, #36	; 0x24
   826d6:	f8ca 1010 	str.w	r1, [sl, #16]
   826da:	68e1      	ldr	r1, [r4, #12]
   826dc:	f8ca 1014 	str.w	r1, [sl, #20]
   826e0:	d006      	beq.n	826f0 <_realloc_r+0x354>
   826e2:	f104 0110 	add.w	r1, r4, #16
   826e6:	f10a 0218 	add.w	r2, sl, #24
   826ea:	e76e      	b.n	825ca <_realloc_r+0x22e>
   826ec:	2000043c 	.word	0x2000043c
   826f0:	6922      	ldr	r2, [r4, #16]
   826f2:	f104 0118 	add.w	r1, r4, #24
   826f6:	f8ca 2018 	str.w	r2, [sl, #24]
   826fa:	6960      	ldr	r0, [r4, #20]
   826fc:	f10a 0220 	add.w	r2, sl, #32
   82700:	f8ca 001c 	str.w	r0, [sl, #28]
   82704:	e761      	b.n	825ca <_realloc_r+0x22e>
   82706:	bf00      	nop

00082708 <_sbrk_r>:
   82708:	b538      	push	{r3, r4, r5, lr}
   8270a:	2300      	movs	r3, #0
   8270c:	4c06      	ldr	r4, [pc, #24]	; (82728 <_sbrk_r+0x20>)
   8270e:	4605      	mov	r5, r0
   82710:	4608      	mov	r0, r1
   82712:	6023      	str	r3, [r4, #0]
   82714:	f7fe faf0 	bl	80cf8 <_sbrk>
   82718:	1c43      	adds	r3, r0, #1
   8271a:	d000      	beq.n	8271e <_sbrk_r+0x16>
   8271c:	bd38      	pop	{r3, r4, r5, pc}
   8271e:	6823      	ldr	r3, [r4, #0]
   82720:	2b00      	cmp	r3, #0
   82722:	d0fb      	beq.n	8271c <_sbrk_r+0x14>
   82724:	602b      	str	r3, [r5, #0]
   82726:	bd38      	pop	{r3, r4, r5, pc}
   82728:	20000d24 	.word	0x20000d24

0008272c <__sread>:
   8272c:	b510      	push	{r4, lr}
   8272e:	460c      	mov	r4, r1
   82730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82734:	f000 f966 	bl	82a04 <_read_r>
   82738:	2800      	cmp	r0, #0
   8273a:	db03      	blt.n	82744 <__sread+0x18>
   8273c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8273e:	4403      	add	r3, r0
   82740:	6523      	str	r3, [r4, #80]	; 0x50
   82742:	bd10      	pop	{r4, pc}
   82744:	89a3      	ldrh	r3, [r4, #12]
   82746:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8274a:	81a3      	strh	r3, [r4, #12]
   8274c:	bd10      	pop	{r4, pc}
   8274e:	bf00      	nop

00082750 <__swrite>:
   82750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82754:	460c      	mov	r4, r1
   82756:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   8275a:	461f      	mov	r7, r3
   8275c:	05cb      	lsls	r3, r1, #23
   8275e:	4616      	mov	r6, r2
   82760:	4605      	mov	r5, r0
   82762:	d507      	bpl.n	82774 <__swrite+0x24>
   82764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82768:	2302      	movs	r3, #2
   8276a:	2200      	movs	r2, #0
   8276c:	f000 f934 	bl	829d8 <_lseek_r>
   82770:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   82774:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   82778:	81a1      	strh	r1, [r4, #12]
   8277a:	463b      	mov	r3, r7
   8277c:	4632      	mov	r2, r6
   8277e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82782:	4628      	mov	r0, r5
   82784:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82788:	f000 b814 	b.w	827b4 <_write_r>

0008278c <__sseek>:
   8278c:	b510      	push	{r4, lr}
   8278e:	460c      	mov	r4, r1
   82790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82794:	f000 f920 	bl	829d8 <_lseek_r>
   82798:	89a3      	ldrh	r3, [r4, #12]
   8279a:	1c42      	adds	r2, r0, #1
   8279c:	bf0e      	itee	eq
   8279e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   827a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   827a6:	6520      	strne	r0, [r4, #80]	; 0x50
   827a8:	81a3      	strh	r3, [r4, #12]
   827aa:	bd10      	pop	{r4, pc}

000827ac <__sclose>:
   827ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   827b0:	f000 b878 	b.w	828a4 <_close_r>

000827b4 <_write_r>:
   827b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   827b6:	460e      	mov	r6, r1
   827b8:	2500      	movs	r5, #0
   827ba:	4c08      	ldr	r4, [pc, #32]	; (827dc <_write_r+0x28>)
   827bc:	4611      	mov	r1, r2
   827be:	4607      	mov	r7, r0
   827c0:	461a      	mov	r2, r3
   827c2:	4630      	mov	r0, r6
   827c4:	6025      	str	r5, [r4, #0]
   827c6:	f7fe fab9 	bl	80d3c <_write>
   827ca:	1c43      	adds	r3, r0, #1
   827cc:	d000      	beq.n	827d0 <_write_r+0x1c>
   827ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   827d0:	6823      	ldr	r3, [r4, #0]
   827d2:	2b00      	cmp	r3, #0
   827d4:	d0fb      	beq.n	827ce <_write_r+0x1a>
   827d6:	603b      	str	r3, [r7, #0]
   827d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   827da:	bf00      	nop
   827dc:	20000d24 	.word	0x20000d24

000827e0 <__register_exitproc>:
   827e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   827e4:	4d2c      	ldr	r5, [pc, #176]	; (82898 <__register_exitproc+0xb8>)
   827e6:	4606      	mov	r6, r0
   827e8:	6828      	ldr	r0, [r5, #0]
   827ea:	4698      	mov	r8, r3
   827ec:	460f      	mov	r7, r1
   827ee:	4691      	mov	r9, r2
   827f0:	f7ff f98a 	bl	81b08 <__retarget_lock_acquire_recursive>
   827f4:	4b29      	ldr	r3, [pc, #164]	; (8289c <__register_exitproc+0xbc>)
   827f6:	681c      	ldr	r4, [r3, #0]
   827f8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   827fc:	2b00      	cmp	r3, #0
   827fe:	d03e      	beq.n	8287e <__register_exitproc+0x9e>
   82800:	685a      	ldr	r2, [r3, #4]
   82802:	2a1f      	cmp	r2, #31
   82804:	dc1c      	bgt.n	82840 <__register_exitproc+0x60>
   82806:	f102 0e01 	add.w	lr, r2, #1
   8280a:	b176      	cbz	r6, 8282a <__register_exitproc+0x4a>
   8280c:	2101      	movs	r1, #1
   8280e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   82812:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   82816:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8281a:	4091      	lsls	r1, r2
   8281c:	4308      	orrs	r0, r1
   8281e:	2e02      	cmp	r6, #2
   82820:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82824:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   82828:	d023      	beq.n	82872 <__register_exitproc+0x92>
   8282a:	3202      	adds	r2, #2
   8282c:	f8c3 e004 	str.w	lr, [r3, #4]
   82830:	6828      	ldr	r0, [r5, #0]
   82832:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   82836:	f7ff f969 	bl	81b0c <__retarget_lock_release_recursive>
   8283a:	2000      	movs	r0, #0
   8283c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82840:	4b17      	ldr	r3, [pc, #92]	; (828a0 <__register_exitproc+0xc0>)
   82842:	b30b      	cbz	r3, 82888 <__register_exitproc+0xa8>
   82844:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82848:	f3af 8000 	nop.w
   8284c:	4603      	mov	r3, r0
   8284e:	b1d8      	cbz	r0, 82888 <__register_exitproc+0xa8>
   82850:	2000      	movs	r0, #0
   82852:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   82856:	f04f 0e01 	mov.w	lr, #1
   8285a:	6058      	str	r0, [r3, #4]
   8285c:	6019      	str	r1, [r3, #0]
   8285e:	4602      	mov	r2, r0
   82860:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82864:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82868:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8286c:	2e00      	cmp	r6, #0
   8286e:	d0dc      	beq.n	8282a <__register_exitproc+0x4a>
   82870:	e7cc      	b.n	8280c <__register_exitproc+0x2c>
   82872:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   82876:	4301      	orrs	r1, r0
   82878:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   8287c:	e7d5      	b.n	8282a <__register_exitproc+0x4a>
   8287e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   82882:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82886:	e7bb      	b.n	82800 <__register_exitproc+0x20>
   82888:	6828      	ldr	r0, [r5, #0]
   8288a:	f7ff f93f 	bl	81b0c <__retarget_lock_release_recursive>
   8288e:	f04f 30ff 	mov.w	r0, #4294967295
   82892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82896:	bf00      	nop
   82898:	20000438 	.word	0x20000438
   8289c:	00082a50 	.word	0x00082a50
   828a0:	00000000 	.word	0x00000000

000828a4 <_close_r>:
   828a4:	b538      	push	{r3, r4, r5, lr}
   828a6:	2300      	movs	r3, #0
   828a8:	4c06      	ldr	r4, [pc, #24]	; (828c4 <_close_r+0x20>)
   828aa:	4605      	mov	r5, r0
   828ac:	4608      	mov	r0, r1
   828ae:	6023      	str	r3, [r4, #0]
   828b0:	f7fe fa38 	bl	80d24 <_close>
   828b4:	1c43      	adds	r3, r0, #1
   828b6:	d000      	beq.n	828ba <_close_r+0x16>
   828b8:	bd38      	pop	{r3, r4, r5, pc}
   828ba:	6823      	ldr	r3, [r4, #0]
   828bc:	2b00      	cmp	r3, #0
   828be:	d0fb      	beq.n	828b8 <_close_r+0x14>
   828c0:	602b      	str	r3, [r5, #0]
   828c2:	bd38      	pop	{r3, r4, r5, pc}
   828c4:	20000d24 	.word	0x20000d24

000828c8 <_fclose_r>:
   828c8:	b570      	push	{r4, r5, r6, lr}
   828ca:	b159      	cbz	r1, 828e4 <_fclose_r+0x1c>
   828cc:	4605      	mov	r5, r0
   828ce:	460c      	mov	r4, r1
   828d0:	b110      	cbz	r0, 828d8 <_fclose_r+0x10>
   828d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   828d4:	2b00      	cmp	r3, #0
   828d6:	d03c      	beq.n	82952 <_fclose_r+0x8a>
   828d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   828da:	07d8      	lsls	r0, r3, #31
   828dc:	d505      	bpl.n	828ea <_fclose_r+0x22>
   828de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   828e2:	b92b      	cbnz	r3, 828f0 <_fclose_r+0x28>
   828e4:	2600      	movs	r6, #0
   828e6:	4630      	mov	r0, r6
   828e8:	bd70      	pop	{r4, r5, r6, pc}
   828ea:	89a3      	ldrh	r3, [r4, #12]
   828ec:	0599      	lsls	r1, r3, #22
   828ee:	d53c      	bpl.n	8296a <_fclose_r+0xa2>
   828f0:	4621      	mov	r1, r4
   828f2:	4628      	mov	r0, r5
   828f4:	f7fe fce2 	bl	812bc <__sflush_r>
   828f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   828fa:	4606      	mov	r6, r0
   828fc:	b133      	cbz	r3, 8290c <_fclose_r+0x44>
   828fe:	69e1      	ldr	r1, [r4, #28]
   82900:	4628      	mov	r0, r5
   82902:	4798      	blx	r3
   82904:	2800      	cmp	r0, #0
   82906:	bfb8      	it	lt
   82908:	f04f 36ff 	movlt.w	r6, #4294967295
   8290c:	89a3      	ldrh	r3, [r4, #12]
   8290e:	061a      	lsls	r2, r3, #24
   82910:	d422      	bmi.n	82958 <_fclose_r+0x90>
   82912:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82914:	b141      	cbz	r1, 82928 <_fclose_r+0x60>
   82916:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8291a:	4299      	cmp	r1, r3
   8291c:	d002      	beq.n	82924 <_fclose_r+0x5c>
   8291e:	4628      	mov	r0, r5
   82920:	f7fe fe66 	bl	815f0 <_free_r>
   82924:	2300      	movs	r3, #0
   82926:	6323      	str	r3, [r4, #48]	; 0x30
   82928:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8292a:	b121      	cbz	r1, 82936 <_fclose_r+0x6e>
   8292c:	4628      	mov	r0, r5
   8292e:	f7fe fe5f 	bl	815f0 <_free_r>
   82932:	2300      	movs	r3, #0
   82934:	6463      	str	r3, [r4, #68]	; 0x44
   82936:	f7fe fde5 	bl	81504 <__sfp_lock_acquire>
   8293a:	2200      	movs	r2, #0
   8293c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8293e:	81a2      	strh	r2, [r4, #12]
   82940:	07db      	lsls	r3, r3, #31
   82942:	d50e      	bpl.n	82962 <_fclose_r+0x9a>
   82944:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82946:	f7ff f8dd 	bl	81b04 <__retarget_lock_close_recursive>
   8294a:	f7fe fde1 	bl	81510 <__sfp_lock_release>
   8294e:	4630      	mov	r0, r6
   82950:	bd70      	pop	{r4, r5, r6, pc}
   82952:	f7fe fda7 	bl	814a4 <__sinit>
   82956:	e7bf      	b.n	828d8 <_fclose_r+0x10>
   82958:	6921      	ldr	r1, [r4, #16]
   8295a:	4628      	mov	r0, r5
   8295c:	f7fe fe48 	bl	815f0 <_free_r>
   82960:	e7d7      	b.n	82912 <_fclose_r+0x4a>
   82962:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82964:	f7ff f8d2 	bl	81b0c <__retarget_lock_release_recursive>
   82968:	e7ec      	b.n	82944 <_fclose_r+0x7c>
   8296a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8296c:	f7ff f8cc 	bl	81b08 <__retarget_lock_acquire_recursive>
   82970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82974:	2b00      	cmp	r3, #0
   82976:	d1bb      	bne.n	828f0 <_fclose_r+0x28>
   82978:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8297a:	f016 0601 	ands.w	r6, r6, #1
   8297e:	d1b1      	bne.n	828e4 <_fclose_r+0x1c>
   82980:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82982:	f7ff f8c3 	bl	81b0c <__retarget_lock_release_recursive>
   82986:	4630      	mov	r0, r6
   82988:	bd70      	pop	{r4, r5, r6, pc}
   8298a:	bf00      	nop

0008298c <_fstat_r>:
   8298c:	b570      	push	{r4, r5, r6, lr}
   8298e:	460d      	mov	r5, r1
   82990:	2300      	movs	r3, #0
   82992:	4c07      	ldr	r4, [pc, #28]	; (829b0 <_fstat_r+0x24>)
   82994:	4606      	mov	r6, r0
   82996:	4611      	mov	r1, r2
   82998:	4628      	mov	r0, r5
   8299a:	6023      	str	r3, [r4, #0]
   8299c:	f7fe f9c5 	bl	80d2a <_fstat>
   829a0:	1c43      	adds	r3, r0, #1
   829a2:	d000      	beq.n	829a6 <_fstat_r+0x1a>
   829a4:	bd70      	pop	{r4, r5, r6, pc}
   829a6:	6823      	ldr	r3, [r4, #0]
   829a8:	2b00      	cmp	r3, #0
   829aa:	d0fb      	beq.n	829a4 <_fstat_r+0x18>
   829ac:	6033      	str	r3, [r6, #0]
   829ae:	bd70      	pop	{r4, r5, r6, pc}
   829b0:	20000d24 	.word	0x20000d24

000829b4 <_isatty_r>:
   829b4:	b538      	push	{r3, r4, r5, lr}
   829b6:	2300      	movs	r3, #0
   829b8:	4c06      	ldr	r4, [pc, #24]	; (829d4 <_isatty_r+0x20>)
   829ba:	4605      	mov	r5, r0
   829bc:	4608      	mov	r0, r1
   829be:	6023      	str	r3, [r4, #0]
   829c0:	f7fe f9b8 	bl	80d34 <_isatty>
   829c4:	1c43      	adds	r3, r0, #1
   829c6:	d000      	beq.n	829ca <_isatty_r+0x16>
   829c8:	bd38      	pop	{r3, r4, r5, pc}
   829ca:	6823      	ldr	r3, [r4, #0]
   829cc:	2b00      	cmp	r3, #0
   829ce:	d0fb      	beq.n	829c8 <_isatty_r+0x14>
   829d0:	602b      	str	r3, [r5, #0]
   829d2:	bd38      	pop	{r3, r4, r5, pc}
   829d4:	20000d24 	.word	0x20000d24

000829d8 <_lseek_r>:
   829d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   829da:	460e      	mov	r6, r1
   829dc:	2500      	movs	r5, #0
   829de:	4c08      	ldr	r4, [pc, #32]	; (82a00 <_lseek_r+0x28>)
   829e0:	4611      	mov	r1, r2
   829e2:	4607      	mov	r7, r0
   829e4:	461a      	mov	r2, r3
   829e6:	4630      	mov	r0, r6
   829e8:	6025      	str	r5, [r4, #0]
   829ea:	f7fe f9a5 	bl	80d38 <_lseek>
   829ee:	1c43      	adds	r3, r0, #1
   829f0:	d000      	beq.n	829f4 <_lseek_r+0x1c>
   829f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   829f4:	6823      	ldr	r3, [r4, #0]
   829f6:	2b00      	cmp	r3, #0
   829f8:	d0fb      	beq.n	829f2 <_lseek_r+0x1a>
   829fa:	603b      	str	r3, [r7, #0]
   829fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   829fe:	bf00      	nop
   82a00:	20000d24 	.word	0x20000d24

00082a04 <_read_r>:
   82a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82a06:	460e      	mov	r6, r1
   82a08:	2500      	movs	r5, #0
   82a0a:	4c08      	ldr	r4, [pc, #32]	; (82a2c <_read_r+0x28>)
   82a0c:	4611      	mov	r1, r2
   82a0e:	4607      	mov	r7, r0
   82a10:	461a      	mov	r2, r3
   82a12:	4630      	mov	r0, r6
   82a14:	6025      	str	r5, [r4, #0]
   82a16:	f7fe f9a5 	bl	80d64 <_read>
   82a1a:	1c43      	adds	r3, r0, #1
   82a1c:	d000      	beq.n	82a20 <_read_r+0x1c>
   82a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82a20:	6823      	ldr	r3, [r4, #0]
   82a22:	2b00      	cmp	r3, #0
   82a24:	d0fb      	beq.n	82a1e <_read_r+0x1a>
   82a26:	603b      	str	r3, [r7, #0]
   82a28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82a2a:	bf00      	nop
   82a2c:	20000d24 	.word	0x20000d24
   82a30:	54524155 	.word	0x54524155
   82a34:	63657220 	.word	0x63657220
   82a38:	65766965 	.word	0x65766965
   82a3c:	66756220 	.word	0x66756220
   82a40:	20726566 	.word	0x20726566
   82a44:	6c6c7566 	.word	0x6c6c7566
   82a48:	00000000 	.word	0x00000000
   82a4c:	01541636 	.word	0x01541636

00082a50 <_global_impure_ptr>:
   82a50:	20000010 0000000a                       ... ....

00082a58 <_init>:
   82a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82a5a:	bf00      	nop
   82a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82a5e:	bc08      	pop	{r3}
   82a60:	469e      	mov	lr, r3
   82a62:	4770      	bx	lr

00082a64 <__init_array_start>:
   82a64:	0008129d 	.word	0x0008129d

00082a68 <__frame_dummy_init_array_entry>:
   82a68:	00080119 00080af9                       ........

00082a70 <_fini>:
   82a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82a72:	bf00      	nop
   82a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82a76:	bc08      	pop	{r3}
   82a78:	469e      	mov	lr, r3
   82a7a:	4770      	bx	lr

00082a7c <__fini_array_start>:
   82a7c:	000800f5 	.word	0x000800f5
