<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/os_cpu/bsd_x86/orderAccess_bsd_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="bsd_x86_32.s.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_bsd_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/os_cpu/bsd_x86/orderAccess_bsd_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 42 // Implementation of class OrderAccess.
 43 
 44 inline void OrderAccess::loadload()   { compiler_barrier(); }
 45 inline void OrderAccess::storestore() { compiler_barrier(); }
 46 inline void OrderAccess::loadstore()  { compiler_barrier(); }
 47 inline void OrderAccess::storeload()  { fence();            }
 48 
 49 inline void OrderAccess::acquire()    { compiler_barrier(); }
 50 inline void OrderAccess::release()    { compiler_barrier(); }
 51 
 52 inline void OrderAccess::fence() {
 53   // always use locked addl since mfence is sometimes expensive
 54 #ifdef AMD64
 55   __asm__ volatile (&quot;lock; addl $0,0(%%rsp)&quot; : : : &quot;cc&quot;, &quot;memory&quot;);
 56 #else
 57   __asm__ volatile (&quot;lock; addl $0,0(%%esp)&quot; : : : &quot;cc&quot;, &quot;memory&quot;);
 58 #endif
 59   compiler_barrier();
 60 }
 61 
<span class="line-modified"> 62 template&lt;&gt;</span>
<span class="line-modified"> 63 struct OrderAccess::PlatformOrderedStore&lt;1, RELEASE_X_FENCE&gt;</span>
<span class="line-modified"> 64 {</span>
<span class="line-modified"> 65   template &lt;typename T&gt;</span>
<span class="line-removed"> 66   void operator()(T v, volatile T* p) const {</span>
<span class="line-removed"> 67     __asm__ volatile (  &quot;xchgb (%2),%0&quot;</span>
<span class="line-removed"> 68                       : &quot;=q&quot; (v)</span>
<span class="line-removed"> 69                       : &quot;0&quot; (v), &quot;r&quot; (p)</span>
<span class="line-removed"> 70                       : &quot;memory&quot;);</span>
<span class="line-removed"> 71   }</span>
<span class="line-removed"> 72 };</span>
<span class="line-removed"> 73 </span>
<span class="line-removed"> 74 template&lt;&gt;</span>
<span class="line-removed"> 75 struct OrderAccess::PlatformOrderedStore&lt;2, RELEASE_X_FENCE&gt;</span>
<span class="line-removed"> 76 {</span>
<span class="line-removed"> 77   template &lt;typename T&gt;</span>
<span class="line-removed"> 78   void operator()(T v, volatile T* p) const {</span>
<span class="line-removed"> 79     __asm__ volatile (  &quot;xchgw (%2),%0&quot;</span>
<span class="line-removed"> 80                       : &quot;=r&quot; (v)</span>
<span class="line-removed"> 81                       : &quot;0&quot; (v), &quot;r&quot; (p)</span>
<span class="line-removed"> 82                       : &quot;memory&quot;);</span>
<span class="line-removed"> 83   }</span>
<span class="line-removed"> 84 };</span>
<span class="line-removed"> 85 </span>
<span class="line-removed"> 86 template&lt;&gt;</span>
<span class="line-removed"> 87 struct OrderAccess::PlatformOrderedStore&lt;4, RELEASE_X_FENCE&gt;</span>
<span class="line-removed"> 88 {</span>
<span class="line-removed"> 89   template &lt;typename T&gt;</span>
<span class="line-removed"> 90   void operator()(T v, volatile T* p) const {</span>
<span class="line-removed"> 91     __asm__ volatile (  &quot;xchgl (%2),%0&quot;</span>
<span class="line-removed"> 92                       : &quot;=r&quot; (v)</span>
<span class="line-removed"> 93                       : &quot;0&quot; (v), &quot;r&quot; (p)</span>
<span class="line-removed"> 94                       : &quot;memory&quot;);</span>
<span class="line-removed"> 95   }</span>
<span class="line-removed"> 96 };</span>
<span class="line-removed"> 97 </span>
<span class="line-removed"> 98 #ifdef AMD64</span>
<span class="line-removed"> 99 template&lt;&gt;</span>
<span class="line-removed">100 struct OrderAccess::PlatformOrderedStore&lt;8, RELEASE_X_FENCE&gt;</span>
<span class="line-removed">101 {</span>
<span class="line-removed">102   template &lt;typename T&gt;</span>
<span class="line-removed">103   void operator()(T v, volatile T* p) const {</span>
<span class="line-removed">104     __asm__ volatile (  &quot;xchgq (%2), %0&quot;</span>
<span class="line-removed">105                       : &quot;=r&quot; (v)</span>
<span class="line-removed">106                       : &quot;0&quot; (v), &quot;r&quot; (p)</span>
<span class="line-removed">107                       : &quot;memory&quot;);</span>
<span class="line-removed">108   }</span>
<span class="line-removed">109 };</span>
<span class="line-removed">110 #endif // AMD64</span>
111 
112 #endif // OS_CPU_BSD_X86_ORDERACCESS_BSD_X86_HPP
</pre>
</td>
<td>
<hr />
<pre>
 42 // Implementation of class OrderAccess.
 43 
 44 inline void OrderAccess::loadload()   { compiler_barrier(); }
 45 inline void OrderAccess::storestore() { compiler_barrier(); }
 46 inline void OrderAccess::loadstore()  { compiler_barrier(); }
 47 inline void OrderAccess::storeload()  { fence();            }
 48 
 49 inline void OrderAccess::acquire()    { compiler_barrier(); }
 50 inline void OrderAccess::release()    { compiler_barrier(); }
 51 
 52 inline void OrderAccess::fence() {
 53   // always use locked addl since mfence is sometimes expensive
 54 #ifdef AMD64
 55   __asm__ volatile (&quot;lock; addl $0,0(%%rsp)&quot; : : : &quot;cc&quot;, &quot;memory&quot;);
 56 #else
 57   __asm__ volatile (&quot;lock; addl $0,0(%%esp)&quot; : : : &quot;cc&quot;, &quot;memory&quot;);
 58 #endif
 59   compiler_barrier();
 60 }
 61 
<span class="line-modified"> 62 inline void OrderAccess::cross_modify_fence() {</span>
<span class="line-modified"> 63   int idx = 0;</span>
<span class="line-modified"> 64   __asm__ volatile (&quot;cpuid &quot; : &quot;+a&quot; (idx) : : &quot;ebx&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;memory&quot;);</span>
<span class="line-modified"> 65 }</span>













































 66 
 67 #endif // OS_CPU_BSD_X86_ORDERACCESS_BSD_X86_HPP
</pre>
</td>
</tr>
</table>
<center><a href="bsd_x86_32.s.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_bsd_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>