{"vcs1":{"timestamp_begin":1766152373.878016199, "rt":3.94, "ut":2.41, "st":0.22}}
{"vcselab":{"timestamp_begin":1766152377.901463322, "rt":1.58, "ut":0.29, "st":0.05}}
{"link":{"timestamp_begin":1766152379.507050841, "rt":0.20, "ut":0.12, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1766152373.578347267}
{"VCS_COMP_START_TIME": 1766152373.578347267}
{"VCS_COMP_END_TIME": 1766152379.774923563}
{"VCS_USER_OPTIONS": "-sverilog +v2k -full64 -debug_all -lca -timescale=1ns/1ps +define+FUNCTIONAL +define+SIM +define+EF_STYLE +incdir+../ +incdir+../..//rtl +incdir+../..//rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero mprj_ctrl_tb.v -l compile.log -o simv"}
{"vcs1": {"peak_mem": 389944}}
{"vcselab": {"peak_mem": 241032}}
