# traffic-light-control-system
A modular Traffic Light Control System implemented in Verilog HDL using a clean separation of **Datapath** and **Controller (FSM)**. This project simulates a real-world four-state traffic intersection using finite state machines, counters, and synchronized light control.

---

## ğŸ“ Project Structure
traffic_control_system/
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ controller.v # FSM controller (Moore Machine)
â”‚ â”œâ”€â”€ datapath.v # Light register logic
â”‚ â”œâ”€â”€ timer_counter.v # Counter + comparator logic
â”‚ â””â”€â”€ top_traffic_controller.v # Top module to instantiate all components
â”œâ”€â”€ testbench/
â”‚ â””â”€â”€ traffic_tb.v # Simulation testbench
â”œâ”€â”€ README.md
â””â”€â”€ waveform.vcd # Generated during simulation (optional)

---

## âš™ï¸ System Description

This traffic control system operates in a 4-phase cycle:

| State | Main st Light | Cross st Light |
|-------|----------|----------|
| S0    | Green    | Red      |
| S1    | Yellow   | Red      |
| S2    | Red      | Green    |
| S3    | Red      | Yellow   |

- The **controller** is a Moore FSM that changes states based on a timing signal.
- The **counter** and **comparator** work together to time each state.
- The **datapath** uses light registers and decodes the FSM state into light control outputs.

---

## ğŸ§  Functional Units

- `State Register` â€“ Stores current traffic light state
- `Counter` â€“ Increments each clock cycle until threshold
- `Comparator` â€“ Checks if time is expired for a state
- `Light Registers` â€“ Hold 3-bit RGB signals for NS and EW
- `Multiplexer` â€“ Maps FSM state to corresponding light pattern

---

## ğŸ“¦ Features

- Modular Verilog design (datapath/controller separation)
- Parameterized timing (green/yellow durations)
- FSM-driven logic (Moore machine)
- Easily extensible for pedestrian or sensor-based control
- Simulatable with any Verilog-compatible tool (Icarus Verilog, etc.)

---


