#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
<<<<<<< Updated upstream
# Start of session at: Sun Oct 26 15:02:28 2025
# Process ID: 8500
=======
# Start of session at: Wed Oct 22 22:10:09 2025
# Process ID: 10420
>>>>>>> Stashed changes
# Current directory: C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1
# Command line: vivado.exe -log IIR.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source IIR.tcl -notrace
# Log file: C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR.vdi
# Journal file: C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source IIR.tcl -notrace
Command: link_design -top IIR -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
<<<<<<< Updated upstream
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
=======
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
>>>>>>> Stashed changes
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< Updated upstream
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 634.848 ; gain = 303.219
=======
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 635.043 ; gain = 302.559
>>>>>>> Stashed changes
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< Updated upstream
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.779 . Memory (MB): peak = 653.305 ; gain = 18.441

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12bee2da7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1201.109 ; gain = 547.805
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.772 . Memory (MB): peak = 653.957 ; gain = 18.914

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5b76cf3b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1200.664 ; gain = 546.707
>>>>>>> Stashed changes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< Updated upstream
Phase 1 Retarget | Checksum: 148efac1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1201.109 ; gain = 0.000
=======
Phase 1 Retarget | Checksum: b8ba841c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1200.664 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< Updated upstream
Phase 2 Constant propagation | Checksum: 17169a156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1201.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1832994bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1201.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1832994bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1201.109 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a1c3e83f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1201.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a1c3e83f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1201.109 ; gain = 0.000
=======
Phase 2 Constant propagation | Checksum: 3367f5db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1200.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 743cd191

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1200.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 743cd191

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1200.664 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a4ea853a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1200.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a4ea853a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1200.664 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

<<<<<<< Updated upstream
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.109 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a1c3e83f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1201.109 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1c3e83f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1201.109 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1c3e83f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1201.109 ; gain = 566.262
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.664 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a4ea853a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1200.664 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a4ea853a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1200.664 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a4ea853a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1200.664 ; gain = 565.621
>>>>>>> Stashed changes
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IIR_drc_opted.rpt -pb IIR_drc_opted.pb -rpx IIR_drc_opted.rpx
Command: report_drc -file IIR_drc_opted.rpt -pb IIR_drc_opted.pb -rpx IIR_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.109 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< Updated upstream
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.109 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f7b21c62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1201.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.109 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8edd5f43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.973 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 110a2b050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 110a2b050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1215.230 ; gain = 14.121
Phase 1 Placer Initialization | Checksum: 110a2b050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1215.230 ; gain = 14.121
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1200.664 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca07281f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1200.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1200.664 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb092faf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3b3f63b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3b3f63b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.878 . Memory (MB): peak = 1213.867 ; gain = 13.203
Phase 1 Placer Initialization | Checksum: 1c3b3f63b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1213.867 ; gain = 13.203
>>>>>>> Stashed changes

Phase 2 Global Placement

Phase 2.1 Floorplanning
<<<<<<< Updated upstream
Phase 2.1 Floorplanning | Checksum: 110a2b050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1215.230 ; gain = 14.121
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: e0c4a29c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121
=======
Phase 2.1 Floorplanning | Checksum: 1c3b3f63b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1213.867 ; gain = 13.203
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1dc762d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203
>>>>>>> Stashed changes

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< Updated upstream
Phase 3.1 Commit Multi Column Macros | Checksum: e0c4a29c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f298c198

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: df330dfe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: df330dfe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1524d6701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1524d6701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1524d6701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121
Phase 3 Detail Placement | Checksum: 1524d6701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121
=======
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc762d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bdde31b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9b0d7ede

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9b0d7ede

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 142570cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 142570cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 142570cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203
Phase 3 Detail Placement | Checksum: 142570cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203
>>>>>>> Stashed changes

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
<<<<<<< Updated upstream
Phase 4.1 Post Commit Optimization | Checksum: 1524d6701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1524d6701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1524d6701

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.230 ; gain = 14.121

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2392081b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.230 ; gain = 14.121
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2392081b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.230 ; gain = 14.121
Ending Placer Task | Checksum: 1e37eb9ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.230 ; gain = 14.121
=======
Phase 4.1 Post Commit Optimization | Checksum: 142570cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142570cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 142570cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f32e3c93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f32e3c93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203
Ending Placer Task | Checksum: 9985d9e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.867 ; gain = 13.203
>>>>>>> Stashed changes
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< Updated upstream
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1215.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file IIR_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1215.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file IIR_utilization_placed.rpt -pb IIR_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1215.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file IIR_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1215.230 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1213.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file IIR_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1213.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file IIR_utilization_placed.rpt -pb IIR_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1213.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file IIR_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1213.867 ; gain = 0.000
>>>>>>> Stashed changes
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
<<<<<<< Updated upstream
Checksum: PlaceDB: fb6bd6e7 ConstDB: 0 ShapeSum: e812e305 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 170318245

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1288.680 ; gain = 73.449
Post Restoration Checksum: NetGraph: bc0715ef NumContArr: b42a6c56 Constraints: 0 Timing: 0
=======
Checksum: PlaceDB: 7b431147 ConstDB: 0 ShapeSum: 1e42c89f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 90e459f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.789 ; gain = 73.922
Post Restoration Checksum: NetGraph: c01ba9d NumContArr: 84e29f53 Constraints: 0 Timing: 0
>>>>>>> Stashed changes

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
<<<<<<< Updated upstream
Phase 2.1 Fix Topology Constraints | Checksum: 170318245

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.723 ; gain = 79.492

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 170318245

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.723 ; gain = 79.492
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d670cf57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d1a960ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102
=======
Phase 2.1 Fix Topology Constraints | Checksum: 90e459f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.793 ; gain = 79.926

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 90e459f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.793 ; gain = 79.926
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 144203b8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11190c3f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508
>>>>>>> Stashed changes

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< Updated upstream
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 6033da67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102
Phase 4 Rip-up And Reroute | Checksum: 6033da67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 6033da67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102
=======
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f59f1380

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508
Phase 4 Rip-up And Reroute | Checksum: f59f1380

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f59f1380

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508
>>>>>>> Stashed changes

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
<<<<<<< Updated upstream
Phase 6.1 Hold Fix Iter | Checksum: 6033da67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102
Phase 6 Post Hold Fix | Checksum: 6033da67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102
=======
Phase 6.1 Hold Fix Iter | Checksum: f59f1380

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508
Phase 6 Post Hold Fix | Checksum: f59f1380

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508
>>>>>>> Stashed changes

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< Updated upstream
  Global Vertical Routing Utilization    = 0.123452 %
  Global Horizontal Routing Utilization  = 0.128676 %
=======
  Global Vertical Routing Utilization    = 0.115146 %
  Global Horizontal Routing Utilization  = 0.131434 %
>>>>>>> Stashed changes
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
<<<<<<< Updated upstream
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 14.4144%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
=======
North Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
>>>>>>> Stashed changes

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

<<<<<<< Updated upstream
Phase 7 Route finalize | Checksum: 6033da67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.332 ; gain = 82.102
=======
Phase 7 Route finalize | Checksum: f59f1380

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.375 ; gain = 82.508
>>>>>>> Stashed changes

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< Updated upstream
Phase 8 Verifying routed nets | Checksum: 6033da67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.363 ; gain = 82.133

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8f73df91

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.363 ; gain = 82.133
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.363 ; gain = 82.133
=======
Phase 8 Verifying routed nets | Checksum: f59f1380

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.996 ; gain = 83.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12ae28dee

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.996 ; gain = 83.129
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.996 ; gain = 83.129
>>>>>>> Stashed changes

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
<<<<<<< Updated upstream
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1297.363 ; gain = 82.133
=======
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1296.996 ; gain = 83.129
>>>>>>> Stashed changes
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< Updated upstream
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1297.363 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1296.996 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IIR_drc_routed.rpt -pb IIR_drc_routed.pb -rpx IIR_drc_routed.rpx
Command: report_drc -file IIR_drc_routed.rpt -pb IIR_drc_routed.pb -rpx IIR_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file IIR_methodology_drc_routed.rpt -pb IIR_methodology_drc_routed.pb -rpx IIR_methodology_drc_routed.rpx
Command: report_methodology -file IIR_methodology_drc_routed.rpt -pb IIR_methodology_drc_routed.pb -rpx IIR_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Public/Documents/PVSDRA/pvsdra_lab_2/pvsdra_lab_2.runs/impl_1/IIR_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file IIR_power_routed.rpt -pb IIR_power_summary_routed.pb -rpx IIR_power_routed.rpx
Command: report_power -file IIR_power_routed.rpt -pb IIR_power_summary_routed.pb -rpx IIR_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file IIR_route_status.rpt -pb IIR_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file IIR_timing_summary_routed.rpt -pb IIR_timing_summary_routed.pb -rpx IIR_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file IIR_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file IIR_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file IIR_bus_skew_routed.rpt -pb IIR_bus_skew_routed.pb -rpx IIR_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
<<<<<<< Updated upstream
INFO: [Common 17-206] Exiting Vivado at Sun Oct 26 15:03:18 2025...
=======
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 22:10:55 2025...
>>>>>>> Stashed changes
