{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 09:13:03 2011 " "Info: Processing started: Tue Apr 05 09:13:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlarmWatch -c AlarmWatch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlarmWatch -c AlarmWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch-watching " "Info: Found design unit 1: watch-watching" {  } { { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 watch " "Info: Found entity 1: watch" {  } { { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/salizer/documents/iha/2 semester/e2vdla/projects/exercise 6 - 1/multicounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/salizer/documents/iha/2 semester/e2vdla/projects/exercise 6 - 1/multicounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiCounter-counting " "Info: Found design unit 1: multiCounter-counting" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiCounter " "Info: Found entity 1: multiCounter" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/salizer/documents/iha/2 semester/e2vdla/projects/exercise 6 - 2/clockgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/salizer/documents/iha/2 semester/e2vdla/projects/exercise 6 - 2/clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockGen-clocking " "Info: Found design unit 1: clockGen-clocking" {  } { { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clockGen " "Info: Found entity 1: clockGen" {  } { { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmwatch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarmwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmWatch-Alarmering " "Info: Found design unit 1: AlarmWatch-Alarmering" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AlarmWatch " "Info: Found entity 1: AlarmWatch" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/salizer/documents/iha/2 semester/e2vdla/projects/usefullentities/binarydecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/salizer/documents/iha/2 semester/e2vdla/projects/usefullentities/binarydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDecoder-selection " "Info: Found design unit 1: BinaryDecoder-selection" {  } { { "../UsefullEntities/BinaryDecoder.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/UsefullEntities/BinaryDecoder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDecoder " "Info: Found entity 1: BinaryDecoder" {  } { { "../UsefullEntities/BinaryDecoder.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/UsefullEntities/BinaryDecoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlarmWatch " "Info: Elaborating entity \"AlarmWatch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0a AlarmWatch.vhd(47) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(47): signal \"s0a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0a AlarmWatch.vhd(48) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(48): signal \"s0a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1a AlarmWatch.vhd(49) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(49): signal \"m1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m10a AlarmWatch.vhd(50) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(50): signal \"m10a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1a AlarmWatch.vhd(51) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(51): signal \"h1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h10a AlarmWatch.vhd(52) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(52): signal \"h10a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 AlarmWatch.vhd(54) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(54): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s10 AlarmWatch.vhd(55) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(55): signal \"s10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 AlarmWatch.vhd(56) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(56): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m10 AlarmWatch.vhd(57) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(57): signal \"m10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 AlarmWatch.vhd(58) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(58): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h10 AlarmWatch.vhd(59) " "Warning (10492): VHDL Process Statement warning at AlarmWatch.vhd(59): signal \"h10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDecoder BinaryDecoder:a0 " "Info: Elaborating entity \"BinaryDecoder\" for hierarchy \"BinaryDecoder:a0\"" {  } { { "AlarmWatch.vhd" "a0" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:w " "Info: Elaborating entity \"watch\" for hierarchy \"watch:w\"" {  } { { "AlarmWatch.vhd" "w" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COUT watch.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at watch.vhd(9): used implicit default value for signal \"COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET watch.vhd(27) " "Warning (10492): VHDL Process Statement warning at watch.vhd(27): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "logicBinVal1 watch.vhd(29) " "Warning (10492): VHDL Process Statement warning at watch.vhd(29): signal \"logicBinVal1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "logicBinVal2 watch.vhd(29) " "Warning (10492): VHDL Process Statement warning at watch.vhd(29): signal \"logicBinVal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGen watch:w\|clockGen:clocker " "Info: Elaborating entity \"clockGen\" for hierarchy \"watch:w\|clockGen:clocker\"" {  } { { "watch.vhd" "clocker" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET clockGen.vhd(16) " "Warning (10492): VHDL Process Statement warning at clockGen.vhd(16): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiCounter watch:w\|multiCounter:counterS1 " "Info: Elaborating entity \"multiCounter\" for hierarchy \"watch:w\|multiCounter:counterS1\"" {  } { { "watch.vhd" "counterS1" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MODE multiCounter.vhd(25) " "Warning (10492): VHDL Process Statement warning at multiCounter.vhd(25): signal \"MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET multiCounter.vhd(31) " "Warning (10492): VHDL Process Statement warning at multiCounter.vhd(31): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEG100000\[1\] GND " "Warning (13410): Pin \"SEG100000\[1\]\" is stuck at GND" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "watch:w\|clockGen:clocker\|cycles\[31\] Low " "Critical Warning (18010): Register watch:w\|clockGen:clocker\|cycles\[31\] will power up to Low" {  } { { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "watch:w\|clockGen:clocker\|cycles\[0\] Low " "Critical Warning (18010): Register watch:w\|clockGen:clocker\|cycles\[0\] will power up to Low" {  } { { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Info: Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Info: Implemented 216 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 09:13:05 2011 " "Info: Processing ended: Tue Apr 05 09:13:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
