// Seed: 2467422669
module module_0 #(
    parameter id_6 = 32'd62
) (
    output reg id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    output _id_6
);
  reg   id_7;
  logic id_8;
  assign id_7[1] = 1;
  always @(posedge 1, posedge id_5) begin
    id_7 <= id_1[id_6];
    id_4 <= id_7;
    id_3 <= 1'b0;
  end
endmodule
