#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 17:35:06 2026
# Process ID: 4139330
# Current directory: /u/halle/dwe/home_at/Desktop/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3750.015 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_addr_segs rv_pl_0/m_inst_axi/SEG_axi_bram_ctrl_1_Mem0]
delete_bd_objs [get_bd_addr_segs rv_pl_0/m_data_axi/SEG_axi_bram_ctrl_0_Mem0]
validate_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:rv_pl:1.0 [get_ips  design_1_rv_pl_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_rv_pl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
catch { config_ip_cache -export [get_ips -all design_1_rv_pl_0_1] }
export_ip_user_files -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1 design_1_rv_pl_0_1_synth_1 -jobs 64
wait_on_run design_1_axi_smc_2_synth_1
wait_on_run design_1_rv_pl_0_1_synth_1
export_simulation -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files -ipstatic_source_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/modelsim} {questa=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/questa} {xcelium=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/xcelium} {vcs=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/vcs} {riviera=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 64
wait_on_run impl_1
report_utilization -name utilization_1
close_design
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait /u/halle/dwe/home_at/Desktop/Test/design_1.pdf
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
write_schematic -format pdf -orientation portrait /u/halle/dwe/home_at/Desktop/Test/schematic.pdf
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
validate_bd_design -force
save_bd_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
