Analysis & Synthesis report for M6800_MIKBUG
Thu Jun 25 09:26:23 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |M6800_MIKBUG|bufferedUART:acia|txState
 11. State Machine - |M6800_MIKBUG|bufferedUART:acia|rxState
 12. State Machine - |M6800_MIKBUG|cpu68:cpu1|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|altsyncram_3a33:altsyncram1
 19. Source assignments for InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated
 20. Source assignments for InternalRam512B:sram2|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated
 21. Source assignments for InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated
 22. Parameter Settings for User Entity Instance: MIKBUG:rom1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: InternalRam8K:sram1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: InternalRam512B:sram2|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: InternalRam512B:scatchPadRam|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "bufferedUART:acia"
 28. Port Connectivity Checks: "cpu68:cpu1"
 29. In-System Memory Content Editor Settings
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 25 09:26:23 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; M6800_MIKBUG                                    ;
; Top-level Entity Name              ; M6800_MIKBUG                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,716                                           ;
;     Total combinational functions  ; 1,545                                           ;
;     Dedicated logic registers      ; 528                                             ;
; Total registers                    ; 528                                             ;
; Total pins                         ; 42                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 106,496                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; M6800_MIKBUG       ; M6800_MIKBUG       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                    ; Library ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd                                                  ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd   ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd                                                     ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd      ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd            ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd                                                             ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd              ;         ;
; ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd            ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd                                                ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd ;         ;
; m6800_mikbug.vhd                                                                                                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_Serial/m6800_mikbug.vhd               ;         ;
; altsyncram.tdf                                                                                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;         ;
; stratix_ram_block.inc                                                                                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;         ;
; lpm_mux.inc                                                                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;         ;
; lpm_decode.inc                                                                                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;         ;
; aglobal130.inc                                                                                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                ;         ;
; a_rdenreg.inc                                                                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;         ;
; altrom.inc                                                                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                    ;         ;
; altram.inc                                                                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                    ;         ;
; altdpram.inc                                                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;         ;
; db/altsyncram_0p24.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_Serial/db/altsyncram_0p24.tdf         ;         ;
; db/altsyncram_3a33.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_Serial/db/altsyncram_3a33.tdf         ;         ;
; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/mikbug_6800/smithbug.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/mikbug_6800/smithbug.hex      ;         ;
; sld_mod_ram_rom.vhd                                                                                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                           ;         ;
; sld_rom_sr.vhd                                                                                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;         ;
; db/altsyncram_o3g1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_Serial/db/altsyncram_o3g1.tdf         ;         ;
; db/decode_1oa.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_Serial/db/decode_1oa.tdf              ;         ;
; db/mux_hib.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_Serial/db/mux_hib.tdf                 ;         ;
; db/altsyncram_cra1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_Serial/db/altsyncram_cra1.tdf         ;         ;
; sld_hub.vhd                                                                                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ;         ;
; sld_jtag_hub.vhd                                                                                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,716      ;
;                                             ;            ;
; Total combinational functions               ; 1545       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 968        ;
;     -- 3 input functions                    ; 318        ;
;     -- <=2 input functions                  ; 259        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1375       ;
;     -- arithmetic mode                      ; 170        ;
;                                             ;            ;
; Total registers                             ; 528        ;
;     -- Dedicated logic registers            ; 528        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 42         ;
; Total memory bits                           ; 106496     ;
; Embedded Multiplier 9-bit elements          ; 0          ;
; Maximum fan-out node                        ; i_CLOCK_50 ;
; Maximum fan-out                             ; 255        ;
; Total fan-out                               ; 7572       ;
; Average fan-out                             ; 3.51       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |M6800_MIKBUG                                                       ; 1545 (75)         ; 528 (20)     ; 106496      ; 0            ; 0       ; 0         ; 42   ; 0            ; |M6800_MIKBUG                                                                                                                                                         ; work         ;
;    |Debouncer:DebounceResetSwitch|                                  ; 3 (3)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|Debouncer:DebounceResetSwitch                                                                                                                           ; work         ;
;    |InternalRam512B:scatchPadRam|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:scatchPadRam                                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:scatchPadRam|altsyncram:altsyncram_component                                                                                            ; work         ;
;          |altsyncram_cra1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated                                                             ; work         ;
;    |InternalRam512B:sram2|                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:sram2                                                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:sram2|altsyncram:altsyncram_component                                                                                                   ; work         ;
;          |altsyncram_cra1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:sram2|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated                                                                    ; work         ;
;    |InternalRam8K:sram1|                                            ; 2 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam8K:sram1                                                                                                                                     ; work         ;
;       |altsyncram:altsyncram_component|                             ; 2 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam8K:sram1|altsyncram:altsyncram_component                                                                                                     ; work         ;
;          |altsyncram_o3g1:auto_generated|                           ; 2 (0)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated                                                                      ; work         ;
;             |decode_1oa:decode3|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated|decode_1oa:decode3                                                   ; work         ;
;    |MIKBUG:rom1|                                                    ; 65 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|MIKBUG:rom1                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 65 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_0p24:auto_generated|                           ; 65 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated                                                                              ; work         ;
;             |altsyncram_3a33:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|altsyncram_3a33:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 65 (41)           ; 38 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |bufferedUART:acia|                                              ; 250 (250)         ; 213 (213)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|bufferedUART:acia                                                                                                                                       ; work         ;
;    |cpu68:cpu1|                                                     ; 1035 (1035)       ; 169 (169)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|cpu68:cpu1                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                               ; 115 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|sld_hub:auto_hub                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 114 (77)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                 ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+
; Name                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+
; InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port    ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                        ;
; InternalRam512B:sram2|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated|ALTSYNCRAM                   ; AUTO ; Single Port    ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                        ;
; InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated|ALTSYNCRAM                     ; AUTO ; Single Port    ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                                                        ;
; MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|altsyncram_3a33:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |M6800_MIKBUG|MIKBUG:rom1                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd      ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |M6800_MIKBUG|InternalRam512B:scatchPadRam ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |M6800_MIKBUG|InternalRam8K:sram1          ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam8K.vhd   ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |M6800_MIKBUG|InternalRam512B:sram2        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|bufferedUART:acia|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|bufferedUART:acia|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|cpu68:cpu1|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; Name                    ; state.vect_hi_state ; state.vect_lo_state ; state.pshx_hi_state ; state.pshx_lo_state ; state.pulx_hi_state ; state.pulx_lo_state ; state.pshb_state ; state.pulb_state ; state.psha_state ; state.pula_state ; state.rti_pch_state ; state.rti_pcl_state ; state.rti_ixh_state ; state.rti_ixl_state ; state.rti_accb_state ; state.rti_acca_state ; state.rti_cc_state ; state.rti_state ; state.int_mask_state ; state.int_wai_state ; state.int_accb_state ; state.int_acca_state ; state.int_cc_state ; state.int_ixh_state ; state.int_ixl_state ; state.int_pch_state ; state.int_pcl_state ; state.rts_lo_state ; state.rts_hi_state ; state.bsr1_state ; state.bsr_state ; state.branch_state ; state.jsr1_state ; state.jsr_state ; state.jmp_state ; state.mul7_state ; state.mul6_state ; state.mul5_state ; state.mul4_state ; state.mul3_state ; state.mul2_state ; state.mul1_state ; state.mul0_state ; state.muld_state ; state.mulea_state ; state.mul_state ; state.error_state ; state.halt_state ; state.execute_state ; state.write16_state ; state.write8_state ; state.immediate16_state ; state.read16_state ; state.read8_state ; state.indexed_state ; state.extended_state ; state.decode_state ; state.fetch_state ; state.reset_state ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; state.reset_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 0                 ;
; state.fetch_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 1                 ; 1                 ;
; state.decode_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 1                  ; 0                 ; 1                 ;
; state.extended_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 1                    ; 0                  ; 0                 ; 1                 ;
; state.indexed_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 1                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read8_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 1                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read16_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 1                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.immediate16_state ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 1                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write8_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 1                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write16_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 1                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.execute_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 1                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.halt_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 1                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.error_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 1                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mulea_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.muld_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul0_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul2_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul3_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul4_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul5_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul6_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul7_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jmp_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 1               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 1                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.branch_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 1                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 1               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_hi_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_lo_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_wai_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 1                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_mask_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 1                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 1               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pula_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.psha_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_lo_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_hi_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_lo_state     ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_hi_state     ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_lo_state     ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_hi_state     ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; cpu68:cpu1|nmi_req                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; cpu68:cpu1|iv[0]                                                                                                                    ; Stuck at VCC due to stuck port data_in ;
; cpu68:cpu1|nmi_ack                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; cpu68:cpu1|state.halt_state                                                                                                         ; Lost fanout                            ;
; cpu68:cpu1|state.int_mask_state                                                                                                     ; Lost fanout                            ;
; cpu68:cpu1|state.error_state                                                                                                        ; Stuck at GND due to stuck port data_in ;
; MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 7                                                                                               ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+--------------------+---------------------------+----------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------+---------------------------+----------------------------------------+
; cpu68:cpu1|nmi_req ; Stuck at GND              ; cpu68:cpu1|iv[0], cpu68:cpu1|nmi_ack   ;
;                    ; due to stuck port data_in ;                                        ;
+--------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 528   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 344   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; Debouncer:DebounceResetSwitch|o_PinOut                                       ; 58      ;
; bufferedUART:acia|rxdFiltered                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 5                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|rxFilter[4]                                                                                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|rxClockCount[3]                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|accb[4]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|xreg[3]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|xreg[8]                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|rxBitCount[3]                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|md[13]                                                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|md[7]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|acca[2]                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|txBitCount[0]                                                                                                                                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|txBuffer[2]                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|txClockCount[2]                                                                                                                                       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |M6800_MIKBUG|MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|state                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|alu_ctrl.alu_ora                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |M6800_MIKBUG|cpu68:cpu1|alu_ctrl.alu_clv                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|state                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector1                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector44                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector25                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector35                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector147                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector150                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector51                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|w_cpuDataIn[0]                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |M6800_MIKBUG|bufferedUART:acia|txState.idle                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |M6800_MIKBUG|bufferedUART:acia|rxState.stopBit                                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector21                                                                                                                                                   ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector175                                                                                                                                                  ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector167                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |M6800_MIKBUG|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|altsyncram_3a33:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam512B:sram2|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIKBUG:rom1|altsyncram:altsyncram_component                                          ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                       ; Type           ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                         ; Untyped        ;
; WIDTH_A                            ; 8                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 12                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 4096                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                           ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                           ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                           ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                           ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                        ; Untyped        ;
; INIT_FILE                          ; ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                           ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                           ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone II                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0p24                                                             ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam8K:sram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_o3g1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam512B:sram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_cra1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam512B:scatchPadRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_cra1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 4                                                            ;
; Entity Instance                           ; MIKBUG:rom1|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 0                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; InternalRam8K:sram1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; InternalRam512B:sram2|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 512                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; InternalRam512B:scatchPadRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 512                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:acia"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu68:cpu1"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; hold     ; Input  ; Info     ; Stuck at GND                                                                        ;
; halt     ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq      ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmi      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_alu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_cc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; 0              ; MIKB        ; 8     ; 4096  ; Read/Write ; MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 25 09:26:00 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram8k.vhd
    Info (12022): Found design unit 1: internalram8k-SYN
    Info (12023): Found entity 1: InternalRam8K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram4k.vhd
    Info (12022): Found design unit 1: internalram4k-SYN
    Info (12023): Found entity 1: InternalRam4K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram2k.vhd
    Info (12022): Found design unit 1: internalram2k-SYN
    Info (12023): Found entity 1: InternalRam2K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram1k.vhd
    Info (12022): Found design unit 1: internalram1k-SYN
    Info (12023): Found entity 1: InternalRam1K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/mikbug_6800/mikbug.vhd
    Info (12022): Found design unit 1: mikbug-SYN
    Info (12023): Found entity 1: MIKBUG
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN
    Info (12023): Found entity 1: SansBoldRomReduced
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN
    Info (12023): Found entity 1: SansBoldRom
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN
    Info (12023): Found entity 1: DisplayRam2K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN
    Info (12023): Found entity 1: DisplayRam1K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN
    Info (12023): Found entity 1: CGABoldRomReduced
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN
    Info (12023): Found entity 1: CGABoldRom
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl
    Info (12023): Found entity 1: bufferedUART
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl
    Info (12023): Found entity 1: SBCTextDisplayRGB
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6800/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH
    Info (12023): Found entity 1: cpu68
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram512b.vhd
    Info (12022): Found design unit 1: internalram512b-SYN
    Info (12023): Found entity 1: InternalRam512B
Warning (12125): Using design file m6800_mikbug.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: M6800_MIKBUG-struct
    Info (12023): Found entity 1: M6800_MIKBUG
Info (12127): Elaborating entity "M6800_MIKBUG" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at m6800_mikbug.vhd(42): used implicit default value for signal "Pin43" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at m6800_mikbug.vhd(43): used implicit default value for signal "Pin42" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at m6800_mikbug.vhd(44): used implicit default value for signal "Pin45" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at m6800_mikbug.vhd(45): used implicit default value for signal "Pin44" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at m6800_mikbug.vhd(49): used implicit default value for signal "io_extSRamAddress" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(50): used explicit default value for signal "io_n_extSRamWE" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(51): used explicit default value for signal "io_n_extSRamCS" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(52): used explicit default value for signal "io_n_extSRamOE" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at m6800_mikbug.vhd(66): object "w_memRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m6800_mikbug.vhd(79): object "n_ACIA_int2" assigned a value but never read
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:DebounceResetSwitch"
Info (12128): Elaborating entity "cpu68" for hierarchy "cpu68:cpu1"
Info (12128): Elaborating entity "MIKBUG" for hierarchy "MIKBUG:rom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIKBUG:rom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MIKBUG:rom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MIKBUG:rom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MIKB"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[0]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[1]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[2]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[3]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[4]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[5]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[6]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[7]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbug.hex
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0p24.tdf
    Info (12023): Found entity 1: altsyncram_0p24
Info (12128): Elaborating entity "altsyncram_0p24" for hierarchy "MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3a33.tdf
    Info (12023): Found entity 1: altsyncram_3a33
Info (12128): Elaborating entity "altsyncram_3a33" for hierarchy "MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|altsyncram_3a33:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1296649026"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIKBUG:rom1|altsyncram:altsyncram_component|altsyncram_0p24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "InternalRam8K" for hierarchy "InternalRam8K:sram1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam8K:sram1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "InternalRam8K:sram1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "InternalRam8K:sram1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o3g1.tdf
    Info (12023): Found entity 1: altsyncram_o3g1
Info (12128): Elaborating entity "altsyncram_o3g1" for hierarchy "InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated|decode_1oa:decode3"
Info (12128): Elaborating entity "decode_1oa" for hierarchy "InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated|decode_1oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "InternalRam8K:sram1|altsyncram:altsyncram_component|altsyncram_o3g1:auto_generated|mux_hib:mux2"
Info (12128): Elaborating entity "InternalRam512B" for hierarchy "InternalRam512B:sram2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam512B:sram2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "InternalRam512B:sram2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "InternalRam512B:sram2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cra1.tdf
    Info (12023): Found entity 1: altsyncram_cra1
Info (12128): Elaborating entity "altsyncram_cra1" for hierarchy "InternalRam512B:sram2|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated"
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:acia"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "bufferedUART:acia|rxBuffer" is uninferred due to asynchronous read logic
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector10~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector10~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector9~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector9~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector8~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector8~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector7~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector7~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector12~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector12~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector11~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector11~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector4~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector4~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector5~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector5~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector6~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector6~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector3~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector3~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector2~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector2~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector0~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector0~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector1~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector1~synth
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "io_extSRamData[0]" has no driver
    Warning (13040): Bidir "io_extSRamData[1]" has no driver
    Warning (13040): Bidir "io_extSRamData[2]" has no driver
    Warning (13040): Bidir "io_extSRamData[3]" has no driver
    Warning (13040): Bidir "io_extSRamData[4]" has no driver
    Warning (13040): Bidir "io_extSRamData[5]" has no driver
    Warning (13040): Bidir "io_extSRamData[6]" has no driver
    Warning (13040): Bidir "io_extSRamData[7]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Pin43" is stuck at GND
    Warning (13410): Pin "Pin42" is stuck at GND
    Warning (13410): Pin "Pin45" is stuck at GND
    Warning (13410): Pin "Pin44" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[0]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[1]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[2]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[3]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[4]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[5]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[6]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[7]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[8]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[9]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[10]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[11]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[12]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[13]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[14]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[15]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[16]" is stuck at GND
    Warning (13410): Pin "io_n_extSRamWE" is stuck at VCC
    Warning (13410): Pin "io_n_extSRamCS" is stuck at VCC
    Warning (13410): Pin "io_n_extSRamOE" is stuck at VCC
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1729 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4660 megabytes
    Info: Processing ended: Thu Jun 25 09:26:23 2020
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:22


