
../repos/inetutils/ifconfig/ifconfig:     file format elf32-littlearm


Disassembly of section .init:

000114c4 <.init>:
   114c4:	push	{r3, lr}
   114c8:	bl	11898 <ftello64@plt+0x48>
   114cc:	pop	{r3, pc}

Disassembly of section .plt:

000114d0 <calloc@plt-0x14>:
   114d0:	push	{lr}		; (str lr, [sp, #-4]!)
   114d4:	ldr	lr, [pc, #4]	; 114e0 <calloc@plt-0x4>
   114d8:	add	lr, pc, lr
   114dc:	ldr	pc, [lr, #8]!
   114e0:	andeq	r1, r2, r0, lsr #22

000114e4 <calloc@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #135168	; 0x21000
   114ec:	ldr	pc, [ip, #2848]!	; 0xb20

000114f0 <fputs_unlocked@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #135168	; 0x21000
   114f8:	ldr	pc, [ip, #2840]!	; 0xb18

000114fc <strstr@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #135168	; 0x21000
   11504:	ldr	pc, [ip, #2832]!	; 0xb10

00011508 <ether_hostton@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #135168	; 0x21000
   11510:	ldr	pc, [ip, #2824]!	; 0xb08

00011514 <__getdelim@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #135168	; 0x21000
   1151c:	ldr	pc, [ip, #2816]!	; 0xb00

00011520 <inet_aton@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #135168	; 0x21000
   11528:	ldr	pc, [ip, #2808]!	; 0xaf8

0001152c <strcmp@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #135168	; 0x21000
   11534:	ldr	pc, [ip, #2800]!	; 0xaf0

00011538 <strtol@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #135168	; 0x21000
   11540:	ldr	pc, [ip, #2792]!	; 0xae8

00011544 <printf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #135168	; 0x21000
   1154c:	ldr	pc, [ip, #2784]!	; 0xae0

00011550 <memmove@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #135168	; 0x21000
   11558:	ldr	pc, [ip, #2776]!	; 0xad8

0001155c <strchrnul@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #135168	; 0x21000
   11564:	ldr	pc, [ip, #2768]!	; 0xad0

00011568 <free@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #135168	; 0x21000
   11570:	ldr	pc, [ip, #2760]!	; 0xac8

00011574 <gai_strerror@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #135168	; 0x21000
   1157c:	ldr	pc, [ip, #2752]!	; 0xac0

00011580 <ferror@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #135168	; 0x21000
   11588:	ldr	pc, [ip, #2744]!	; 0xab8

0001158c <strndup@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #135168	; 0x21000
   11594:	ldr	pc, [ip, #2736]!	; 0xab0

00011598 <memcpy@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #135168	; 0x21000
   115a0:	ldr	pc, [ip, #2728]!	; 0xaa8

000115a4 <fwrite_unlocked@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #135168	; 0x21000
   115ac:	ldr	pc, [ip, #2720]!	; 0xaa0

000115b0 <inet_ntoa@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #135168	; 0x21000
   115b8:	ldr	pc, [ip, #2712]!	; 0xa98

000115bc <sleep@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #135168	; 0x21000
   115c4:	ldr	pc, [ip, #2704]!	; 0xa90

000115c8 <strdup@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #135168	; 0x21000
   115d0:	ldr	pc, [ip, #2696]!	; 0xa88

000115d4 <realloc@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #135168	; 0x21000
   115dc:	ldr	pc, [ip, #2688]!	; 0xa80

000115e0 <strcasecmp@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #135168	; 0x21000
   115e8:	ldr	pc, [ip, #2680]!	; 0xa78

000115ec <funlockfile@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #135168	; 0x21000
   115f4:	ldr	pc, [ip, #2672]!	; 0xa70

000115f8 <__fxstat64@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #135168	; 0x21000
   11600:	ldr	pc, [ip, #2664]!	; 0xa68

00011604 <fwrite@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #135168	; 0x21000
   1160c:	ldr	pc, [ip, #2656]!	; 0xa60

00011610 <ioctl@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #135168	; 0x21000
   11618:	ldr	pc, [ip, #2648]!	; 0xa58

0001161c <strcpy@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #135168	; 0x21000
   11624:	ldr	pc, [ip, #2640]!	; 0xa50

00011628 <fread@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #135168	; 0x21000
   11630:	ldr	pc, [ip, #2632]!	; 0xa48

00011634 <error@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #135168	; 0x21000
   1163c:	ldr	pc, [ip, #2624]!	; 0xa40

00011640 <getenv@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #135168	; 0x21000
   11648:	ldr	pc, [ip, #2616]!	; 0xa38

0001164c <puts@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #135168	; 0x21000
   11654:	ldr	pc, [ip, #2608]!	; 0xa30

00011658 <malloc@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #135168	; 0x21000
   11660:	ldr	pc, [ip, #2600]!	; 0xa28

00011664 <__libc_start_main@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #135168	; 0x21000
   1166c:	ldr	pc, [ip, #2592]!	; 0xa20

00011670 <strerror@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #135168	; 0x21000
   11678:	ldr	pc, [ip, #2584]!	; 0xa18

0001167c <__ctype_tolower_loc@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #135168	; 0x21000
   11684:	ldr	pc, [ip, #2576]!	; 0xa10

00011688 <ether_aton@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #135168	; 0x21000
   11690:	ldr	pc, [ip, #2568]!	; 0xa08

00011694 <__gmon_start__@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #135168	; 0x21000
   1169c:	ldr	pc, [ip, #2560]!	; 0xa00

000116a0 <__ctype_b_loc@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #135168	; 0x21000
   116a8:	ldr	pc, [ip, #2552]!	; 0x9f8

000116ac <exit@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #135168	; 0x21000
   116b4:	ldr	pc, [ip, #2544]!	; 0x9f0

000116b8 <strtoul@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #135168	; 0x21000
   116c0:	ldr	pc, [ip, #2536]!	; 0x9e8

000116c4 <strlen@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #135168	; 0x21000
   116cc:	ldr	pc, [ip, #2528]!	; 0x9e0

000116d0 <strchr@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #135168	; 0x21000
   116d8:	ldr	pc, [ip, #2520]!	; 0x9d8

000116dc <fprintf@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #135168	; 0x21000
   116e4:	ldr	pc, [ip, #2512]!	; 0x9d0

000116e8 <__errno_location@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #135168	; 0x21000
   116f0:	ldr	pc, [ip, #2504]!	; 0x9c8

000116f4 <strncasecmp@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #135168	; 0x21000
   116fc:	ldr	pc, [ip, #2496]!	; 0x9c0

00011700 <strerror_r@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #135168	; 0x21000
   11708:	ldr	pc, [ip, #2488]!	; 0x9b8

0001170c <setvbuf@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #135168	; 0x21000
   11714:	ldr	pc, [ip, #2480]!	; 0x9b0

00011718 <memset@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #135168	; 0x21000
   11720:	ldr	pc, [ip, #2472]!	; 0x9a8

00011724 <strncpy@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #135168	; 0x21000
   1172c:	ldr	pc, [ip, #2464]!	; 0x9a0

00011730 <fileno@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #135168	; 0x21000
   11738:	ldr	pc, [ip, #2456]!	; 0x998

0001173c <memchr@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #135168	; 0x21000
   11744:	ldr	pc, [ip, #2448]!	; 0x990

00011748 <fclose@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #135168	; 0x21000
   11750:	ldr	pc, [ip, #2440]!	; 0x988

00011754 <ether_ntoa@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #135168	; 0x21000
   1175c:	ldr	pc, [ip, #2432]!	; 0x980

00011760 <__overflow@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #135168	; 0x21000
   11768:	ldr	pc, [ip, #2424]!	; 0x978

0001176c <getnameinfo@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #135168	; 0x21000
   11774:	ldr	pc, [ip, #2416]!	; 0x970

00011778 <strrchr@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #135168	; 0x21000
   11780:	ldr	pc, [ip, #2408]!	; 0x968

00011784 <vfprintf@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #135168	; 0x21000
   1178c:	ldr	pc, [ip, #2400]!	; 0x960

00011790 <fputc@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #135168	; 0x21000
   11798:	ldr	pc, [ip, #2392]!	; 0x958

0001179c <sscanf@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #135168	; 0x21000
   117a4:	ldr	pc, [ip, #2384]!	; 0x950

000117a8 <putc@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #135168	; 0x21000
   117b0:	ldr	pc, [ip, #2376]!	; 0x948

000117b4 <flockfile@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #135168	; 0x21000
   117bc:	ldr	pc, [ip, #2368]!	; 0x940

000117c0 <vsnprintf@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #135168	; 0x21000
   117c8:	ldr	pc, [ip, #2360]!	; 0x938

000117cc <fopen64@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #135168	; 0x21000
   117d4:	ldr	pc, [ip, #2352]!	; 0x930

000117d8 <qsort@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #135168	; 0x21000
   117e0:	ldr	pc, [ip, #2344]!	; 0x928

000117e4 <explicit_bzero@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #135168	; 0x21000
   117ec:	ldr	pc, [ip, #2336]!	; 0x920

000117f0 <freeaddrinfo@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #135168	; 0x21000
   117f8:	ldr	pc, [ip, #2328]!	; 0x918

000117fc <getaddrinfo@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #135168	; 0x21000
   11804:	ldr	pc, [ip, #2320]!	; 0x910

00011808 <socket@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #135168	; 0x21000
   11810:	ldr	pc, [ip, #2312]!	; 0x908

00011814 <if_nametoindex@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #135168	; 0x21000
   1181c:	ldr	pc, [ip, #2304]!	; 0x900

00011820 <strncmp@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #135168	; 0x21000
   11828:	ldr	pc, [ip, #2296]!	; 0x8f8

0001182c <abort@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #135168	; 0x21000
   11834:	ldr	pc, [ip, #2288]!	; 0x8f0

00011838 <close@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #135168	; 0x21000
   11840:	ldr	pc, [ip, #2280]!	; 0x8e8

00011844 <__assert_fail@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #135168	; 0x21000
   1184c:	ldr	pc, [ip, #2272]!	; 0x8e0

00011850 <ftello64@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #135168	; 0x21000
   11858:	ldr	pc, [ip, #2264]!	; 0x8d8

Disassembly of section .text:

0001185c <argp_parse@@Base-0x6ac0>:
   1185c:	mov	fp, #0
   11860:	mov	lr, #0
   11864:	pop	{r1}		; (ldr r1, [sp], #4)
   11868:	mov	r2, sp
   1186c:	push	{r2}		; (str r2, [sp, #-4]!)
   11870:	push	{r0}		; (str r0, [sp, #-4]!)
   11874:	ldr	ip, [pc, #16]	; 1188c <ftello64@plt+0x3c>
   11878:	push	{ip}		; (str ip, [sp, #-4]!)
   1187c:	ldr	r0, [pc, #12]	; 11890 <ftello64@plt+0x40>
   11880:	ldr	r3, [pc, #12]	; 11894 <ftello64@plt+0x44>
   11884:	bl	11664 <__libc_start_main@plt>
   11888:	bl	1182c <abort@plt>
   1188c:			; <UNDEFINED> instruction: 0x0001fcbc
   11890:	andeq	r1, r1, ip, asr #18
   11894:	andeq	pc, r1, ip, asr ip	; <UNPREDICTABLE>
   11898:	ldr	r3, [pc, #20]	; 118b4 <ftello64@plt+0x64>
   1189c:	ldr	r2, [pc, #20]	; 118b8 <ftello64@plt+0x68>
   118a0:	add	r3, pc, r3
   118a4:	ldr	r2, [r3, r2]
   118a8:	cmp	r2, #0
   118ac:	bxeq	lr
   118b0:	b	11694 <__gmon_start__@plt>
   118b4:	andeq	r1, r2, r8, asr r7
   118b8:	andeq	r0, r0, r4, lsr r1
   118bc:	ldr	r0, [pc, #24]	; 118dc <ftello64@plt+0x8c>
   118c0:	ldr	r3, [pc, #24]	; 118e0 <ftello64@plt+0x90>
   118c4:	cmp	r3, r0
   118c8:	bxeq	lr
   118cc:	ldr	r3, [pc, #16]	; 118e4 <ftello64@plt+0x94>
   118d0:	cmp	r3, #0
   118d4:	bxeq	lr
   118d8:	bx	r3
   118dc:	andeq	r3, r3, r4, asr #21
   118e0:	andeq	r3, r3, r4, asr #21
   118e4:	andeq	r0, r0, r0
   118e8:	ldr	r0, [pc, #36]	; 11914 <ftello64@plt+0xc4>
   118ec:	ldr	r1, [pc, #36]	; 11918 <ftello64@plt+0xc8>
   118f0:	sub	r1, r1, r0
   118f4:	asr	r1, r1, #2
   118f8:	add	r1, r1, r1, lsr #31
   118fc:	asrs	r1, r1, #1
   11900:	bxeq	lr
   11904:	ldr	r3, [pc, #16]	; 1191c <ftello64@plt+0xcc>
   11908:	cmp	r3, #0
   1190c:	bxeq	lr
   11910:	bx	r3
   11914:	andeq	r3, r3, r4, asr #21
   11918:	andeq	r3, r3, r4, asr #21
   1191c:	andeq	r0, r0, r0
   11920:	push	{r4, lr}
   11924:	ldr	r4, [pc, #24]	; 11944 <ftello64@plt+0xf4>
   11928:	ldrb	r3, [r4]
   1192c:	cmp	r3, #0
   11930:	popne	{r4, pc}
   11934:	bl	118bc <ftello64@plt+0x6c>
   11938:	mov	r3, #1
   1193c:	strb	r3, [r4]
   11940:	pop	{r4, pc}
   11944:	ldrdeq	r3, [r3], -r8
   11948:	b	118e8 <ftello64@plt+0x98>
   1194c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11950:	add	fp, sp, #28
   11954:	sub	sp, sp, #4
   11958:	mov	r5, r0
   1195c:	ldr	r0, [r1]
   11960:	mov	r4, r1
   11964:	bl	19b04 <_obstack_memory_used@@Base+0x60>
   11968:	mov	r0, r5
   1196c:	mov	r1, r4
   11970:	bl	13764 <ftello64@plt+0x1f14>
   11974:	mov	r0, #2
   11978:	mov	r1, #1
   1197c:	mov	r2, #0
   11980:	mov	r5, #0
   11984:	bl	11808 <socket@plt>
   11988:	cmn	r0, #1
   1198c:	ble	11a88 <ftello64@plt+0x238>
   11990:	movw	r7, #15228	; 0x3b7c
   11994:	mov	sl, r0
   11998:	movt	r7, #3
   1199c:	ldr	r0, [r7]
   119a0:	cmp	r0, #1
   119a4:	blt	11a74 <ftello64@plt+0x224>
   119a8:	movw	r8, #15224	; 0x3b78
   119ac:	movw	r4, #15248	; 0x3b90
   119b0:	movw	r9, #65041	; 0xfe11
   119b4:	mov	r5, #0
   119b8:	movt	r8, #3
   119bc:	movt	r4, #3
   119c0:	movt	r9, #1
   119c4:	ldr	r6, [r8]
   119c8:	b	11a00 <ftello64@plt+0x1b0>
   119cc:	mov	r0, sl
   119d0:	mov	r1, r6
   119d4:	bl	129e4 <ftello64@plt+0x1194>
   119d8:	mov	r5, #0
   119dc:	cmp	r0, #0
   119e0:	bne	11a4c <ftello64@plt+0x1fc>
   119e4:	ldr	r1, [r7]
   119e8:	ldr	r0, [r8]
   119ec:	add	r6, r6, #56	; 0x38
   119f0:	rsb	r1, r1, r1, lsl #3
   119f4:	add	r0, r0, r1, lsl #3
   119f8:	cmp	r6, r0
   119fc:	bcs	11a50 <ftello64@plt+0x200>
   11a00:	ldr	r0, [r4]
   11a04:	cmp	r0, #0
   11a08:	beq	119cc <ftello64@plt+0x17c>
   11a0c:	ldr	r0, [r6]
   11a10:	bl	11814 <if_nametoindex@plt>
   11a14:	cmp	r0, #0
   11a18:	beq	119e4 <ftello64@plt+0x194>
   11a1c:	cmp	r5, #0
   11a20:	beq	11a38 <ftello64@plt+0x1e8>
   11a24:	movw	r0, #15060	; 0x3ad4
   11a28:	movt	r0, #3
   11a2c:	ldr	r1, [r0]
   11a30:	mov	r0, #32
   11a34:	bl	117a8 <putc@plt>
   11a38:	ldr	r1, [r6]
   11a3c:	mov	r0, r9
   11a40:	add	r5, r5, #1
   11a44:	bl	11544 <printf@plt>
   11a48:	b	119e4 <ftello64@plt+0x194>
   11a4c:	mov	r5, r0
   11a50:	cmp	r5, #0
   11a54:	ldrne	r0, [r4]
   11a58:	cmpne	r0, #0
   11a5c:	beq	11a74 <ftello64@plt+0x224>
   11a60:	movw	r0, #15060	; 0x3ad4
   11a64:	movt	r0, #3
   11a68:	ldr	r1, [r0]
   11a6c:	mov	r0, #10
   11a70:	bl	117a8 <putc@plt>
   11a74:	mov	r0, sl
   11a78:	bl	11838 <close@plt>
   11a7c:	mov	r0, r5
   11a80:	sub	sp, fp, #28
   11a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a88:	bl	116e8 <__errno_location@plt>
   11a8c:	ldr	r1, [r0]
   11a90:	movw	r2, #64716	; 0xfccc
   11a94:	mov	r0, #0
   11a98:	movt	r2, #1
   11a9c:	bl	11634 <error@plt>
   11aa0:	mov	r0, #1
   11aa4:	bl	116ac <exit@plt>
   11aa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11aac:	add	fp, sp, #28
   11ab0:	push	{r0}		; (str r0, [sp, #-4]!)
   11ab4:	movw	r6, #12608	; 0x3140
   11ab8:	mov	sl, #0
   11abc:	mov	r5, #0
   11ac0:	movt	r6, #3
   11ac4:	ldr	r0, [r6]
   11ac8:	cmp	r0, #0
   11acc:	beq	11b0c <ftello64@plt+0x2bc>
   11ad0:	add	r7, r6, #8
   11ad4:	mov	r5, #0
   11ad8:	b	11af0 <ftello64@plt+0x2a0>
   11adc:	ldr	r0, [r7, #4]
   11ae0:	add	r1, r7, #12
   11ae4:	mov	r7, r1
   11ae8:	cmp	r0, #0
   11aec:	beq	11b0c <ftello64@plt+0x2bc>
   11af0:	ldr	r1, [r7]
   11af4:	cmp	r1, #0
   11af8:	bne	11adc <ftello64@plt+0x28c>
   11afc:	bl	116c4 <strlen@plt>
   11b00:	add	r0, r5, r0
   11b04:	add	r5, r0, #1
   11b08:	b	11adc <ftello64@plt+0x28c>
   11b0c:	add	r0, r5, #80	; 0x50
   11b10:	bl	1a4cc <_obstack_memory_used@@Base+0xa28>
   11b14:	mov	r9, r0
   11b18:	ldr	r0, [r6]
   11b1c:	cmp	r0, #0
   11b20:	beq	11bb8 <ftello64@plt+0x368>
   11b24:	add	r8, r9, #80	; 0x50
   11b28:	mov	sl, #0
   11b2c:	b	11b48 <ftello64@plt+0x2f8>
   11b30:	mov	r0, #0
   11b34:	add	sl, sl, #1
   11b38:	strb	r0, [r8], #1
   11b3c:	ldr	r0, [r6, #12]!
   11b40:	cmp	r0, #0
   11b44:	beq	11bb8 <ftello64@plt+0x368>
   11b48:	ldr	r0, [r6, #8]
   11b4c:	cmp	r0, #0
   11b50:	bne	11b3c <ftello64@plt+0x2ec>
   11b54:	ldrb	r0, [r6, #4]
   11b58:	tst	r0, #72	; 0x48
   11b5c:	bne	11b3c <ftello64@plt+0x2ec>
   11b60:	ldr	r7, [r6]
   11b64:	movw	r1, #64860	; 0xfd5c
   11b68:	mov	r2, #2
   11b6c:	str	r8, [r9, sl, lsl #2]
   11b70:	movt	r1, #1
   11b74:	mov	r0, r7
   11b78:	bl	11820 <strncmp@plt>
   11b7c:	cmp	r0, #0
   11b80:	addeq	r7, r7, #2
   11b84:	ldrb	r4, [r7]
   11b88:	cmp	r4, #0
   11b8c:	beq	11b30 <ftello64@plt+0x2e0>
   11b90:	add	r7, r7, #1
   11b94:	bl	1167c <__ctype_tolower_loc@plt>
   11b98:	ldr	r1, [r0]
   11b9c:	uxtb	r2, r4
   11ba0:	ldr	r1, [r1, r2, lsl #2]
   11ba4:	strb	r1, [r8], #1
   11ba8:	ldrb	r4, [r7], #1
   11bac:	cmp	r4, #0
   11bb0:	bne	11b98 <ftello64@plt+0x348>
   11bb4:	b	11b30 <ftello64@plt+0x2e0>
   11bb8:	movw	r3, #7420	; 0x1cfc
   11bbc:	mov	r0, r9
   11bc0:	mov	r1, sl
   11bc4:	mov	r2, #4
   11bc8:	movt	r3, #1
   11bcc:	bl	117d8 <qsort@plt>
   11bd0:	add	r4, r5, sl, lsl #1
   11bd4:	ldr	r5, [sp]
   11bd8:	cmp	r5, #0
   11bdc:	beq	11c1c <ftello64@plt+0x3cc>
   11be0:	mov	r0, r5
   11be4:	bl	116c4 <strlen@plt>
   11be8:	add	r0, r4, r0
   11bec:	add	r0, r0, #36	; 0x24
   11bf0:	bl	1a4cc <_obstack_memory_used@@Base+0xa28>
   11bf4:	mov	r1, r5
   11bf8:	mov	r4, r0
   11bfc:	bl	1161c <strcpy@plt>
   11c00:	mov	r0, r5
   11c04:	bl	116c4 <strlen@plt>
   11c08:	add	r6, r4, r0
   11c0c:	str	r4, [sp]
   11c10:	cmp	sl, #0
   11c14:	bne	11c34 <ftello64@plt+0x3e4>
   11c18:	b	11cb4 <ftello64@plt+0x464>
   11c1c:	add	r0, r4, #36	; 0x24
   11c20:	bl	1a4cc <_obstack_memory_used@@Base+0xa28>
   11c24:	mov	r6, r0
   11c28:	str	r0, [sp]
   11c2c:	cmp	sl, #0
   11c30:	beq	11cb4 <ftello64@plt+0x464>
   11c34:	mov	r4, #0
   11c38:	movw	r8, #8236	; 0x202c
   11c3c:	cmp	r4, #0
   11c40:	bne	11c7c <ftello64@plt+0x42c>
   11c44:	ldr	r7, [r9]
   11c48:	mov	r0, r6
   11c4c:	mov	r1, r7
   11c50:	bl	1161c <strcpy@plt>
   11c54:	ldr	r0, [r9, r4, lsl #2]
   11c58:	bl	116c4 <strlen@plt>
   11c5c:	add	r4, r4, #1
   11c60:	add	r6, r6, r0
   11c64:	cmp	r4, sl
   11c68:	strhcc	r8, [r6], #2
   11c6c:	cmp	r4, sl
   11c70:	beq	11cb4 <ftello64@plt+0x464>
   11c74:	cmp	r4, #0
   11c78:	beq	11c44 <ftello64@plt+0x3f4>
   11c7c:	mov	r0, r9
   11c80:	ldr	r7, [r0, r4, lsl #2]!
   11c84:	ldr	r5, [r0, #-4]
   11c88:	mov	r0, r5
   11c8c:	bl	116c4 <strlen@plt>
   11c90:	mov	r2, r0
   11c94:	mov	r0, r5
   11c98:	mov	r1, r7
   11c9c:	bl	11820 <strncmp@plt>
   11ca0:	cmp	r0, #0
   11ca4:	bne	11c48 <ftello64@plt+0x3f8>
   11ca8:	add	r4, r4, #1
   11cac:	cmp	r4, sl
   11cb0:	bne	11c74 <ftello64@plt+0x424>
   11cb4:	movw	r0, #64872	; 0xfd68
   11cb8:	movw	r1, #25445	; 0x6365
   11cbc:	movt	r0, #1
   11cc0:	movt	r1, #11892	; 0x2e74
   11cc4:	vld1.8	{d16-d17}, [r0]!
   11cc8:	str	r1, [r6, #31]
   11ccc:	add	r1, r6, #16
   11cd0:	vld1.64	{d18-d19}, [r0]
   11cd4:	mov	r0, #35	; 0x23
   11cd8:	vst1.8	{d16-d17}, [r6], r0
   11cdc:	mov	r0, #0
   11ce0:	strb	r0, [r6]
   11ce4:	mov	r0, r9
   11ce8:	vst1.8	{d18-d19}, [r1]
   11cec:	bl	195f8 <argp_parse@@Base+0x12dc>
   11cf0:	ldr	r0, [sp]
   11cf4:	sub	sp, fp, #28
   11cf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11cfc:	ldr	r1, [r1]
   11d00:	ldr	r0, [r0]
   11d04:	b	1152c <strcmp@plt>
   11d08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11d0c:	add	fp, sp, #24
   11d10:	movw	r5, #12608	; 0x3140
   11d14:	movt	r5, #3
   11d18:	ldr	r4, [r5]
   11d1c:	cmp	r4, #0
   11d20:	beq	11dc0 <ftello64@plt+0x570>
   11d24:	mov	r8, r1
   11d28:	b	11d38 <ftello64@plt+0x4e8>
   11d2c:	ldr	r4, [r5, #12]!
   11d30:	cmp	r4, #0
   11d34:	beq	11dc0 <ftello64@plt+0x570>
   11d38:	ldr	r1, [r5, #4]
   11d3c:	cmp	r1, r0
   11d40:	bne	11d2c <ftello64@plt+0x4dc>
   11d44:	ldr	r1, [r5, #8]
   11d48:	cmp	r1, #0
   11d4c:	bne	11d2c <ftello64@plt+0x4dc>
   11d50:	cmp	r8, #0
   11d54:	mov	r9, r4
   11d58:	beq	11db0 <ftello64@plt+0x560>
   11d5c:	mov	r6, #12
   11d60:	mov	r9, r4
   11d64:	mov	r0, r8
   11d68:	mov	r1, r9
   11d6c:	bl	114fc <strstr@plt>
   11d70:	cmp	r0, #0
   11d74:	beq	11db0 <ftello64@plt+0x560>
   11d78:	mov	r7, r0
   11d7c:	ldrb	r0, [r0, #-1]
   11d80:	cmp	r0, #58	; 0x3a
   11d84:	bne	11db0 <ftello64@plt+0x560>
   11d88:	mov	r0, r9
   11d8c:	bl	116c4 <strlen@plt>
   11d90:	ldrb	r0, [r7, r0]
   11d94:	cmp	r0, #58	; 0x3a
   11d98:	bne	11db0 <ftello64@plt+0x560>
   11d9c:	ldr	r9, [r5, r6]
   11da0:	add	r6, r6, #12
   11da4:	cmp	r9, #0
   11da8:	bne	11d64 <ftello64@plt+0x514>
   11dac:	mov	r9, #0
   11db0:	cmp	r9, #0
   11db4:	movne	r4, r9
   11db8:	mov	r0, r4
   11dbc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11dc0:	mov	r4, #0
   11dc4:	mov	r0, r4
   11dc8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11dcc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11dd0:	add	fp, sp, #24
   11dd4:	mov	r8, r2
   11dd8:	mov	r7, r1
   11ddc:	mov	r6, r0
   11de0:	mov	r4, #0
   11de4:	cmp	r1, #2
   11de8:	bcc	11e3c <ftello64@plt+0x5ec>
   11dec:	ldrb	r0, [r6]
   11df0:	cmp	r0, #45	; 0x2d
   11df4:	bne	11e08 <ftello64@plt+0x5b8>
   11df8:	sub	r7, r7, #1
   11dfc:	add	r6, r6, #1
   11e00:	mov	r9, #1
   11e04:	b	11e40 <ftello64@plt+0x5f0>
   11e08:	cmp	r7, #3
   11e0c:	bcc	11e38 <ftello64@plt+0x5e8>
   11e10:	movw	r1, #64860	; 0xfd5c
   11e14:	mov	r0, r6
   11e18:	mov	r2, #2
   11e1c:	movt	r1, #1
   11e20:	bl	116f4 <strncasecmp@plt>
   11e24:	cmp	r0, #0
   11e28:	bne	11e3c <ftello64@plt+0x5ec>
   11e2c:	sub	r7, r7, #2
   11e30:	add	r6, r6, #2
   11e34:	b	11e00 <ftello64@plt+0x5b0>
   11e38:	mov	r7, #2
   11e3c:	mov	r9, #0
   11e40:	movw	r1, #12608	; 0x3140
   11e44:	movt	r1, #3
   11e48:	ldr	r0, [r1]
   11e4c:	cmp	r0, #0
   11e50:	beq	11e80 <ftello64@plt+0x630>
   11e54:	add	r5, r1, #8
   11e58:	mov	r1, r6
   11e5c:	mov	r2, r7
   11e60:	bl	116f4 <strncasecmp@plt>
   11e64:	cmp	r0, #0
   11e68:	beq	11e88 <ftello64@plt+0x638>
   11e6c:	ldr	r0, [r5, #4]
   11e70:	add	r1, r5, #12
   11e74:	mov	r5, r1
   11e78:	cmp	r0, #0
   11e7c:	bne	11e58 <ftello64@plt+0x608>
   11e80:	mov	r0, r4
   11e84:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11e88:	ldr	r0, [r5]
   11e8c:	eor	r0, r0, r9
   11e90:	str	r0, [r8]
   11e94:	ldr	r4, [r5, #-4]
   11e98:	mov	r0, r4
   11e9c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11ea0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11ea4:	add	fp, sp, #24
   11ea8:	mov	r8, r1
   11eac:	mov	r6, r0
   11eb0:	bl	116c4 <strlen@plt>
   11eb4:	mov	r7, r0
   11eb8:	mov	r5, #0
   11ebc:	cmp	r0, #2
   11ec0:	bcc	11f14 <ftello64@plt+0x6c4>
   11ec4:	ldrb	r0, [r6]
   11ec8:	cmp	r0, #45	; 0x2d
   11ecc:	bne	11ee0 <ftello64@plt+0x690>
   11ed0:	sub	r7, r7, #1
   11ed4:	add	r6, r6, #1
   11ed8:	mov	r9, #1
   11edc:	b	11f18 <ftello64@plt+0x6c8>
   11ee0:	cmp	r7, #3
   11ee4:	bcc	11f10 <ftello64@plt+0x6c0>
   11ee8:	movw	r1, #64860	; 0xfd5c
   11eec:	mov	r0, r6
   11ef0:	mov	r2, #2
   11ef4:	movt	r1, #1
   11ef8:	bl	116f4 <strncasecmp@plt>
   11efc:	cmp	r0, #0
   11f00:	bne	11f14 <ftello64@plt+0x6c4>
   11f04:	sub	r7, r7, #2
   11f08:	add	r6, r6, #2
   11f0c:	b	11ed8 <ftello64@plt+0x688>
   11f10:	mov	r7, #2
   11f14:	mov	r9, #0
   11f18:	movw	r1, #12608	; 0x3140
   11f1c:	movt	r1, #3
   11f20:	ldr	r0, [r1]
   11f24:	cmp	r0, #0
   11f28:	beq	11f58 <ftello64@plt+0x708>
   11f2c:	add	r4, r1, #8
   11f30:	mov	r1, r6
   11f34:	mov	r2, r7
   11f38:	bl	116f4 <strncasecmp@plt>
   11f3c:	cmp	r0, #0
   11f40:	beq	11f60 <ftello64@plt+0x710>
   11f44:	ldr	r0, [r4, #4]
   11f48:	add	r1, r4, #12
   11f4c:	mov	r4, r1
   11f50:	cmp	r0, #0
   11f54:	bne	11f30 <ftello64@plt+0x6e0>
   11f58:	mov	r0, r5
   11f5c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f60:	ldr	r0, [r4]
   11f64:	eor	r0, r0, r9
   11f68:	str	r0, [r8]
   11f6c:	ldr	r5, [r4, #-4]
   11f70:	mov	r0, r5
   11f74:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f78:	subs	ip, r2, #1
   11f7c:	beq	11fb4 <ftello64@plt+0x764>
   11f80:	movw	r2, #64908	; 0xfd8c
   11f84:	movt	r2, #1
   11f88:	add	r3, r2, #4
   11f8c:	ldr	r2, [r3, #-4]
   11f90:	cmp	r2, #0
   11f94:	beq	11fb4 <ftello64@plt+0x764>
   11f98:	tst	r2, r0
   11f9c:	ldrne	r2, [r3]
   11fa0:	subne	ip, ip, #1
   11fa4:	add	r3, r3, #8
   11fa8:	strbne	r2, [r1], #1
   11fac:	cmp	ip, #0
   11fb0:	bne	11f8c <ftello64@plt+0x73c>
   11fb4:	mov	r0, #0
   11fb8:	strb	r0, [r1]
   11fbc:	bx	lr
   11fc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11fc4:	add	fp, sp, #28
   11fc8:	sub	sp, sp, #20
   11fcc:	cmp	r0, #0
   11fd0:	str	r2, [sp, #4]
   11fd4:	str	r1, [sp, #16]
   11fd8:	beq	12180 <ftello64@plt+0x930>
   11fdc:	movw	sl, #12608	; 0x3140
   11fe0:	mov	r5, r0
   11fe4:	mov	r0, #1
   11fe8:	mov	r7, #0
   11fec:	mov	r4, #0
   11ff0:	mov	r9, #1
   11ff4:	movt	sl, #3
   11ff8:	str	r0, [sp, #8]
   11ffc:	tst	r5, r9
   12000:	bne	12030 <ftello64@plt+0x7e0>
   12004:	b	12018 <ftello64@plt+0x7c8>
   12008:	ldr	r4, [sp, #12]
   1200c:	mov	r7, #0
   12010:	movw	sl, #12608	; 0x3140
   12014:	movt	sl, #3
   12018:	cmp	r7, r9, lsl #1
   1201c:	lslne	r9, r9, #1
   12020:	cmpne	r5, #0
   12024:	beq	1213c <ftello64@plt+0x8ec>
   12028:	tst	r5, r9
   1202c:	beq	12018 <ftello64@plt+0x7c8>
   12030:	ldr	r6, [sl]
   12034:	cmp	r6, #0
   12038:	bne	1204c <ftello64@plt+0x7fc>
   1203c:	b	12018 <ftello64@plt+0x7c8>
   12040:	ldr	r6, [sl, #12]!
   12044:	cmp	r6, #0
   12048:	beq	12010 <ftello64@plt+0x7c0>
   1204c:	ldr	r0, [sl, #4]
   12050:	cmp	r0, r9
   12054:	bne	12040 <ftello64@plt+0x7f0>
   12058:	ldr	r0, [sl, #8]
   1205c:	cmp	r0, #0
   12060:	bne	12040 <ftello64@plt+0x7f0>
   12064:	ldr	r0, [sp, #16]
   12068:	str	r4, [sp, #12]
   1206c:	mov	r4, r6
   12070:	cmp	r0, #0
   12074:	beq	120cc <ftello64@plt+0x87c>
   12078:	mov	r7, #12
   1207c:	mov	r4, r6
   12080:	ldr	r0, [sp, #16]
   12084:	mov	r1, r4
   12088:	bl	114fc <strstr@plt>
   1208c:	cmp	r0, #0
   12090:	beq	120cc <ftello64@plt+0x87c>
   12094:	mov	r8, r0
   12098:	ldrb	r0, [r0, #-1]
   1209c:	cmp	r0, #58	; 0x3a
   120a0:	bne	120cc <ftello64@plt+0x87c>
   120a4:	mov	r0, r4
   120a8:	bl	116c4 <strlen@plt>
   120ac:	ldrb	r0, [r8, r0]
   120b0:	cmp	r0, #58	; 0x3a
   120b4:	bne	120cc <ftello64@plt+0x87c>
   120b8:	ldr	r4, [sl, r7]
   120bc:	add	r7, r7, #12
   120c0:	cmp	r4, #0
   120c4:	bne	12080 <ftello64@plt+0x830>
   120c8:	mov	r4, #0
   120cc:	cmp	r4, #0
   120d0:	movne	r6, r4
   120d4:	cmp	r6, #0
   120d8:	beq	12008 <ftello64@plt+0x7b8>
   120dc:	ldr	r0, [sp, #8]
   120e0:	cmp	r0, #0
   120e4:	bne	12108 <ftello64@plt+0x8b8>
   120e8:	movw	r0, #15060	; 0x3ad4
   120ec:	movt	r0, #3
   120f0:	ldr	r1, [r0]
   120f4:	ldr	r0, [sp, #4]
   120f8:	bl	117a8 <putc@plt>
   120fc:	ldr	r4, [sp, #12]
   12100:	add	r4, r4, #1
   12104:	b	1210c <ftello64@plt+0x8bc>
   12108:	ldr	r4, [sp, #12]
   1210c:	movw	r0, #65041	; 0xfe11
   12110:	movw	sl, #12608	; 0x3140
   12114:	mov	r1, r6
   12118:	mov	r7, #0
   1211c:	movt	r0, #1
   12120:	movt	sl, #3
   12124:	bl	11544 <printf@plt>
   12128:	add	r4, r0, r4
   1212c:	bic	r5, r5, r9
   12130:	mov	r0, #0
   12134:	str	r0, [sp, #8]
   12138:	b	12018 <ftello64@plt+0x7c8>
   1213c:	cmp	r5, #0
   12140:	beq	12184 <ftello64@plt+0x934>
   12144:	ldr	r0, [sp, #8]
   12148:	cmp	r0, #0
   1214c:	bne	12168 <ftello64@plt+0x918>
   12150:	movw	r0, #15060	; 0x3ad4
   12154:	movt	r0, #3
   12158:	ldr	r1, [r0]
   1215c:	ldr	r0, [sp, #4]
   12160:	bl	117a8 <putc@plt>
   12164:	add	r4, r4, #1
   12168:	movw	r0, #64863	; 0xfd5f
   1216c:	mov	r1, r5
   12170:	movt	r0, #1
   12174:	bl	11544 <printf@plt>
   12178:	add	r4, r0, r4
   1217c:	b	12184 <ftello64@plt+0x934>
   12180:	mov	r4, #0
   12184:	mov	r0, r4
   12188:	sub	sp, fp, #28
   1218c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12190:	push	{r4, r5, r6, r7, fp, lr}
   12194:	add	fp, sp, #16
   12198:	sub	sp, sp, #64	; 0x40
   1219c:	vmov.i32	q8, #0	; 0x00000000
   121a0:	mov	r5, r2
   121a4:	add	r2, sp, #16
   121a8:	mov	r6, r0
   121ac:	mov	r4, r1
   121b0:	add	r3, sp, #12
   121b4:	mov	r1, #0
   121b8:	mov	r0, r2
   121bc:	vst1.64	{d16-d17}, [r0]!
   121c0:	vst1.64	{d16-d17}, [r0]
   121c4:	mov	r0, #2
   121c8:	str	r0, [sp, #20]
   121cc:	mov	r0, r5
   121d0:	bl	117fc <getaddrinfo@plt>
   121d4:	cmp	r0, #0
   121d8:	beq	12200 <ftello64@plt+0x9b0>
   121dc:	bl	11574 <gai_strerror@plt>
   121e0:	movw	r2, #65020	; 0xfdfc
   121e4:	str	r0, [sp]
   121e8:	mov	r0, #0
   121ec:	mov	r1, #0
   121f0:	mov	r3, r5
   121f4:	movt	r2, #1
   121f8:	bl	11634 <error@plt>
   121fc:	b	12244 <ftello64@plt+0x9f4>
   12200:	ldr	r0, [sp, #12]
   12204:	cmp	r0, #0
   12208:	beq	12224 <ftello64@plt+0x9d4>
   1220c:	ldr	r1, [r0, #4]
   12210:	cmp	r1, #2
   12214:	beq	12254 <ftello64@plt+0xa04>
   12218:	ldr	r0, [r0, #28]
   1221c:	cmp	r0, #0
   12220:	bne	1220c <ftello64@plt+0x9bc>
   12224:	movw	r2, #65044	; 0xfe14
   12228:	mov	r0, #0
   1222c:	mov	r1, #0
   12230:	mov	r3, r5
   12234:	movt	r2, #1
   12238:	bl	11634 <error@plt>
   1223c:	ldr	r0, [sp, #12]
   12240:	bl	117f0 <freeaddrinfo@plt>
   12244:	mvn	r5, #0
   12248:	mov	r0, r5
   1224c:	sub	sp, fp, #16
   12250:	pop	{r4, r5, r6, r7, fp, pc}
   12254:	ldr	r1, [r0, #16]
   12258:	ldr	r0, [r0, #20]
   1225c:	mov	r3, #0
   12260:	mov	r2, #1
   12264:	str	r2, [sp, #8]
   12268:	str	r3, [sp]
   1226c:	str	r3, [sp, #4]
   12270:	sub	r2, fp, #32
   12274:	mov	r3, #16
   12278:	bl	1176c <getnameinfo@plt>
   1227c:	mov	r7, r0
   12280:	ldr	r0, [sp, #12]
   12284:	bl	117f0 <freeaddrinfo@plt>
   12288:	cmp	r7, #0
   1228c:	beq	12298 <ftello64@plt+0xa48>
   12290:	mov	r0, r7
   12294:	b	121dc <ftello64@plt+0x98c>
   12298:	mov	r0, #2
   1229c:	add	r1, r4, #20
   122a0:	strh	r0, [r4, #16]
   122a4:	sub	r0, fp, #32
   122a8:	bl	11520 <inet_aton@plt>
   122ac:	cmp	r0, #0
   122b0:	beq	12304 <ftello64@plt+0xab4>
   122b4:	mov	r0, r6
   122b8:	movw	r1, #35094	; 0x8916
   122bc:	mov	r2, r4
   122c0:	bl	196e8 <argp_parse@@Base+0x13cc>
   122c4:	cmn	r0, #1
   122c8:	ble	1231c <ftello64@plt+0xacc>
   122cc:	movw	r0, #15244	; 0x3b8c
   122d0:	mov	r5, #0
   122d4:	movt	r0, #3
   122d8:	ldr	r0, [r0]
   122dc:	cmp	r0, #0
   122e0:	beq	12248 <ftello64@plt+0x9f8>
   122e4:	ldr	r0, [r4, #20]
   122e8:	bl	115b0 <inet_ntoa@plt>
   122ec:	mov	r2, r0
   122f0:	movw	r0, #65133	; 0xfe6d
   122f4:	mov	r1, r4
   122f8:	movt	r0, #1
   122fc:	bl	11544 <printf@plt>
   12300:	b	12248 <ftello64@plt+0x9f8>
   12304:	movw	r2, #65083	; 0xfe3b
   12308:	sub	r3, fp, #32
   1230c:	mov	r0, #0
   12310:	mov	r1, #0
   12314:	movt	r2, #1
   12318:	b	121f8 <ftello64@plt+0x9a8>
   1231c:	bl	116e8 <__errno_location@plt>
   12320:	ldr	r1, [r0]
   12324:	movw	r2, #65111	; 0xfe57
   12328:	movw	r3, #65121	; 0xfe61
   1232c:	mov	r0, #0
   12330:	movt	r2, #1
   12334:	movt	r3, #1
   12338:	b	121f8 <ftello64@plt+0x9a8>
   1233c:	push	{r4, r5, r6, sl, fp, lr}
   12340:	add	fp, sp, #16
   12344:	mov	r6, r0
   12348:	mov	r0, #2
   1234c:	mov	r4, r1
   12350:	mov	r5, r2
   12354:	strh	r0, [r1, #16]
   12358:	add	r1, r1, #20
   1235c:	mov	r0, r2
   12360:	bl	11520 <inet_aton@plt>
   12364:	cmp	r0, #0
   12368:	beq	123c0 <ftello64@plt+0xb70>
   1236c:	mov	r0, r6
   12370:	movw	r1, #35100	; 0x891c
   12374:	mov	r2, r4
   12378:	bl	196e8 <argp_parse@@Base+0x13cc>
   1237c:	cmn	r0, #1
   12380:	ble	123d8 <ftello64@plt+0xb88>
   12384:	movw	r0, #15244	; 0x3b8c
   12388:	mov	r5, #0
   1238c:	movt	r0, #3
   12390:	ldr	r0, [r0]
   12394:	cmp	r0, #0
   12398:	beq	123b8 <ftello64@plt+0xb68>
   1239c:	ldr	r0, [r4, #20]
   123a0:	bl	115b0 <inet_ntoa@plt>
   123a4:	mov	r2, r0
   123a8:	movw	r0, #65186	; 0xfea2
   123ac:	mov	r1, r4
   123b0:	movt	r0, #1
   123b4:	bl	11544 <printf@plt>
   123b8:	mov	r0, r5
   123bc:	pop	{r4, r5, r6, sl, fp, pc}
   123c0:	movw	r2, #65083	; 0xfe3b
   123c4:	mov	r0, #0
   123c8:	mov	r1, #0
   123cc:	mov	r3, r5
   123d0:	movt	r2, #1
   123d4:	b	123f4 <ftello64@plt+0xba4>
   123d8:	bl	116e8 <__errno_location@plt>
   123dc:	ldr	r1, [r0]
   123e0:	movw	r2, #65111	; 0xfe57
   123e4:	movw	r3, #65171	; 0xfe93
   123e8:	mov	r0, #0
   123ec:	movt	r2, #1
   123f0:	movt	r3, #1
   123f4:	bl	11634 <error@plt>
   123f8:	mvn	r5, #0
   123fc:	mov	r0, r5
   12400:	pop	{r4, r5, r6, sl, fp, pc}
   12404:	push	{r4, r5, r6, r7, fp, lr}
   12408:	add	fp, sp, #16
   1240c:	sub	sp, sp, #64	; 0x40
   12410:	vmov.i32	q8, #0	; 0x00000000
   12414:	mov	r5, r2
   12418:	add	r2, sp, #16
   1241c:	mov	r6, r0
   12420:	mov	r4, r1
   12424:	add	r3, sp, #12
   12428:	mov	r1, #0
   1242c:	mov	r0, r2
   12430:	vst1.64	{d16-d17}, [r0]!
   12434:	vst1.64	{d16-d17}, [r0]
   12438:	mov	r0, #2
   1243c:	str	r0, [sp, #20]
   12440:	mov	r0, r5
   12444:	bl	117fc <getaddrinfo@plt>
   12448:	cmp	r0, #0
   1244c:	beq	12474 <ftello64@plt+0xc24>
   12450:	bl	11574 <gai_strerror@plt>
   12454:	movw	r2, #65020	; 0xfdfc
   12458:	str	r0, [sp]
   1245c:	mov	r0, #0
   12460:	mov	r1, #0
   12464:	mov	r3, r5
   12468:	movt	r2, #1
   1246c:	bl	11634 <error@plt>
   12470:	b	124b8 <ftello64@plt+0xc68>
   12474:	ldr	r0, [sp, #12]
   12478:	cmp	r0, #0
   1247c:	beq	12498 <ftello64@plt+0xc48>
   12480:	ldr	r1, [r0, #4]
   12484:	cmp	r1, #2
   12488:	beq	124c8 <ftello64@plt+0xc78>
   1248c:	ldr	r0, [r0, #28]
   12490:	cmp	r0, #0
   12494:	bne	12480 <ftello64@plt+0xc30>
   12498:	movw	r2, #65044	; 0xfe14
   1249c:	mov	r0, #0
   124a0:	mov	r1, #0
   124a4:	mov	r3, r5
   124a8:	movt	r2, #1
   124ac:	bl	11634 <error@plt>
   124b0:	ldr	r0, [sp, #12]
   124b4:	bl	117f0 <freeaddrinfo@plt>
   124b8:	mvn	r5, #0
   124bc:	mov	r0, r5
   124c0:	sub	sp, fp, #16
   124c4:	pop	{r4, r5, r6, r7, fp, pc}
   124c8:	ldr	r1, [r0, #16]
   124cc:	ldr	r0, [r0, #20]
   124d0:	mov	r3, #0
   124d4:	mov	r2, #1
   124d8:	str	r2, [sp, #8]
   124dc:	str	r3, [sp]
   124e0:	str	r3, [sp, #4]
   124e4:	sub	r2, fp, #32
   124e8:	mov	r3, #16
   124ec:	bl	1176c <getnameinfo@plt>
   124f0:	mov	r7, r0
   124f4:	ldr	r0, [sp, #12]
   124f8:	bl	117f0 <freeaddrinfo@plt>
   124fc:	cmp	r7, #0
   12500:	beq	1250c <ftello64@plt+0xcbc>
   12504:	mov	r0, r7
   12508:	b	12450 <ftello64@plt+0xc00>
   1250c:	mov	r0, #2
   12510:	add	r1, r4, #20
   12514:	strh	r0, [r4, #16]
   12518:	sub	r0, fp, #32
   1251c:	bl	11520 <inet_aton@plt>
   12520:	cmp	r0, #0
   12524:	beq	12578 <ftello64@plt+0xd28>
   12528:	mov	r0, r6
   1252c:	movw	r1, #35096	; 0x8918
   12530:	mov	r2, r4
   12534:	bl	196e8 <argp_parse@@Base+0x13cc>
   12538:	cmn	r0, #1
   1253c:	ble	12590 <ftello64@plt+0xd40>
   12540:	movw	r0, #15244	; 0x3b8c
   12544:	mov	r5, #0
   12548:	movt	r0, #3
   1254c:	ldr	r0, [r0]
   12550:	cmp	r0, #0
   12554:	beq	124bc <ftello64@plt+0xc6c>
   12558:	ldr	r0, [r4, #20]
   1255c:	bl	115b0 <inet_ntoa@plt>
   12560:	mov	r2, r0
   12564:	movw	r0, #65239	; 0xfed7
   12568:	mov	r1, r4
   1256c:	movt	r0, #1
   12570:	bl	11544 <printf@plt>
   12574:	b	124bc <ftello64@plt+0xc6c>
   12578:	movw	r2, #65083	; 0xfe3b
   1257c:	sub	r3, fp, #32
   12580:	mov	r0, #0
   12584:	mov	r1, #0
   12588:	movt	r2, #1
   1258c:	b	1246c <ftello64@plt+0xc1c>
   12590:	bl	116e8 <__errno_location@plt>
   12594:	ldr	r1, [r0]
   12598:	movw	r2, #65111	; 0xfe57
   1259c:	movw	r3, #65224	; 0xfec8
   125a0:	mov	r0, #0
   125a4:	movt	r2, #1
   125a8:	movt	r3, #1
   125ac:	b	1246c <ftello64@plt+0xc1c>
   125b0:	push	{r4, r5, r6, sl, fp, lr}
   125b4:	add	fp, sp, #16
   125b8:	mov	r6, r0
   125bc:	mov	r0, #2
   125c0:	mov	r4, r1
   125c4:	mov	r5, r2
   125c8:	strh	r0, [r1, #16]
   125cc:	add	r1, r1, #20
   125d0:	mov	r0, r2
   125d4:	bl	11520 <inet_aton@plt>
   125d8:	cmp	r0, #0
   125dc:	beq	12634 <ftello64@plt+0xde4>
   125e0:	mov	r0, r6
   125e4:	movw	r1, #35098	; 0x891a
   125e8:	mov	r2, r4
   125ec:	bl	196e8 <argp_parse@@Base+0x13cc>
   125f0:	cmn	r0, #1
   125f4:	ble	1264c <ftello64@plt+0xdfc>
   125f8:	movw	r0, #15244	; 0x3b8c
   125fc:	mov	r5, #0
   12600:	movt	r0, #3
   12604:	ldr	r0, [r0]
   12608:	cmp	r0, #0
   1260c:	beq	1262c <ftello64@plt+0xddc>
   12610:	ldr	r0, [r4, #20]
   12614:	bl	115b0 <inet_ntoa@plt>
   12618:	mov	r2, r0
   1261c:	movw	r0, #65297	; 0xff11
   12620:	mov	r1, r4
   12624:	movt	r0, #1
   12628:	bl	11544 <printf@plt>
   1262c:	mov	r0, r5
   12630:	pop	{r4, r5, r6, sl, fp, pc}
   12634:	movw	r2, #65083	; 0xfe3b
   12638:	mov	r0, #0
   1263c:	mov	r1, #0
   12640:	mov	r3, r5
   12644:	movt	r2, #1
   12648:	b	12668 <ftello64@plt+0xe18>
   1264c:	bl	116e8 <__errno_location@plt>
   12650:	ldr	r1, [r0]
   12654:	movw	r2, #65111	; 0xfe57
   12658:	movw	r3, #65282	; 0xff02
   1265c:	mov	r0, #0
   12660:	movt	r2, #1
   12664:	movt	r3, #1
   12668:	bl	11634 <error@plt>
   1266c:	mvn	r5, #0
   12670:	mov	r0, r5
   12674:	pop	{r4, r5, r6, sl, fp, pc}
   12678:	push	{r4, r5, r6, r7, fp, lr}
   1267c:	add	fp, sp, #16
   12680:	sub	sp, sp, #8
   12684:	mov	r6, r0
   12688:	mov	r0, r2
   1268c:	mov	r7, r2
   12690:	mov	r4, r1
   12694:	bl	11688 <ether_aton@plt>
   12698:	mov	r5, r0
   1269c:	cmp	r0, #0
   126a0:	beq	12718 <ftello64@plt+0xec8>
   126a4:	mov	r0, r6
   126a8:	movw	r1, #35111	; 0x8927
   126ac:	mov	r2, r4
   126b0:	add	r7, r4, #16
   126b4:	bl	196e8 <argp_parse@@Base+0x13cc>
   126b8:	ldr	r0, [r5]
   126bc:	movw	r1, #35108	; 0x8924
   126c0:	mov	r2, r4
   126c4:	str	r0, [r7, #2]
   126c8:	ldrh	r0, [r5, #4]
   126cc:	strh	r0, [r7, #6]
   126d0:	mov	r0, r6
   126d4:	bl	196e8 <argp_parse@@Base+0x13cc>
   126d8:	cmn	r0, #1
   126dc:	ble	12748 <ftello64@plt+0xef8>
   126e0:	movw	r0, #15244	; 0x3b8c
   126e4:	mov	r6, #0
   126e8:	movt	r0, #3
   126ec:	ldr	r0, [r0]
   126f0:	cmp	r0, #0
   126f4:	beq	1276c <ftello64@plt+0xf1c>
   126f8:	mov	r0, r5
   126fc:	bl	11754 <ether_ntoa@plt>
   12700:	mov	r2, r0
   12704:	movw	r0, #65396	; 0xff74
   12708:	mov	r1, r4
   1270c:	movt	r0, #1
   12710:	bl	11544 <printf@plt>
   12714:	b	1276c <ftello64@plt+0xf1c>
   12718:	mov	r5, sp
   1271c:	mov	r0, r7
   12720:	mov	r1, r5
   12724:	bl	11508 <ether_hostton@plt>
   12728:	cmp	r0, #0
   1272c:	beq	126a4 <ftello64@plt+0xe54>
   12730:	movw	r2, #65345	; 0xff41
   12734:	mov	r0, #0
   12738:	mov	r1, #0
   1273c:	mov	r3, r7
   12740:	movt	r2, #1
   12744:	b	12764 <ftello64@plt+0xf14>
   12748:	bl	116e8 <__errno_location@plt>
   1274c:	ldr	r1, [r0]
   12750:	movw	r2, #65111	; 0xfe57
   12754:	movw	r3, #65382	; 0xff66
   12758:	mov	r0, #0
   1275c:	movt	r2, #1
   12760:	movt	r3, #1
   12764:	bl	11634 <error@plt>
   12768:	mvn	r6, #0
   1276c:	mov	r0, r6
   12770:	sub	sp, fp, #16
   12774:	pop	{r4, r5, r6, r7, fp, pc}
   12778:	push	{r4, r5, fp, lr}
   1277c:	add	fp, sp, #8
   12780:	mov	r4, r1
   12784:	str	r2, [r1, #16]
   12788:	movw	r1, #35106	; 0x8922
   1278c:	mov	r2, r4
   12790:	bl	196e8 <argp_parse@@Base+0x13cc>
   12794:	cmn	r0, #1
   12798:	ble	127d0 <ftello64@plt+0xf80>
   1279c:	movw	r0, #15244	; 0x3b8c
   127a0:	mov	r5, #0
   127a4:	movt	r0, #3
   127a8:	ldr	r0, [r0]
   127ac:	cmp	r0, #0
   127b0:	beq	127c8 <ftello64@plt+0xf78>
   127b4:	ldr	r2, [r4, #16]
   127b8:	movw	r0, #65461	; 0xffb5
   127bc:	mov	r1, r4
   127c0:	movt	r0, #1
   127c4:	bl	11544 <printf@plt>
   127c8:	mov	r0, r5
   127cc:	pop	{r4, r5, fp, pc}
   127d0:	bl	116e8 <__errno_location@plt>
   127d4:	ldr	r1, [r0]
   127d8:	movw	r2, #65443	; 0xffa3
   127dc:	mov	r0, #0
   127e0:	movt	r2, #1
   127e4:	bl	11634 <error@plt>
   127e8:	mvn	r5, #0
   127ec:	mov	r0, r5
   127f0:	pop	{r4, r5, fp, pc}
   127f4:	push	{r4, r5, fp, lr}
   127f8:	add	fp, sp, #8
   127fc:	mov	r4, r1
   12800:	str	r2, [r1, #16]
   12804:	movw	r1, #35102	; 0x891e
   12808:	mov	r2, r4
   1280c:	bl	196e8 <argp_parse@@Base+0x13cc>
   12810:	cmn	r0, #1
   12814:	ble	1284c <ftello64@plt+0xffc>
   12818:	movw	r0, #15244	; 0x3b8c
   1281c:	mov	r5, #0
   12820:	movt	r0, #3
   12824:	ldr	r0, [r0]
   12828:	cmp	r0, #0
   1282c:	beq	12844 <ftello64@plt+0xff4>
   12830:	ldr	r2, [r4, #16]
   12834:	movw	r0, #65514	; 0xffea
   12838:	mov	r1, r4
   1283c:	movt	r0, #1
   12840:	bl	11544 <printf@plt>
   12844:	mov	r0, r5
   12848:	pop	{r4, r5, fp, pc}
   1284c:	bl	116e8 <__errno_location@plt>
   12850:	ldr	r1, [r0]
   12854:	movw	r2, #65493	; 0xffd5
   12858:	mov	r0, #0
   1285c:	movt	r2, #1
   12860:	bl	11634 <error@plt>
   12864:	mvn	r5, #0
   12868:	mov	r0, r5
   1286c:	pop	{r4, r5, fp, pc}
   12870:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12874:	add	fp, sp, #24
   12878:	sub	sp, sp, #32
   1287c:	mov	r5, r0
   12880:	mov	r0, r1
   12884:	mov	r7, r2
   12888:	mov	r2, sp
   1288c:	mov	r6, r1
   12890:	movw	r1, #35091	; 0x8913
   12894:	mov	r4, r3
   12898:	vld1.32	{d16-d17}, [r0]!
   1289c:	vld1.32	{d18-d19}, [r0]
   128a0:	mov	r0, r2
   128a4:	vst1.64	{d16-d17}, [r0]!
   128a8:	vst1.64	{d18-d19}, [r0]
   128ac:	mov	r0, r5
   128b0:	bl	196e8 <argp_parse@@Base+0x13cc>
   128b4:	cmn	r0, #1
   128b8:	ble	129a8 <ftello64@plt+0x1158>
   128bc:	ldrh	r0, [sp, #16]
   128c0:	movw	r1, #35092	; 0x8914
   128c4:	mov	r2, r6
   128c8:	orr	r0, r0, r7
   128cc:	bic	r0, r0, r4
   128d0:	strh	r0, [r6, #16]
   128d4:	mov	r0, r5
   128d8:	bl	196e8 <argp_parse@@Base+0x13cc>
   128dc:	cmn	r0, #1
   128e0:	ble	129bc <ftello64@plt+0x116c>
   128e4:	movw	r0, #15244	; 0x3b8c
   128e8:	mov	r5, #0
   128ec:	movt	r0, #3
   128f0:	ldr	r0, [r0]
   128f4:	cmp	r0, #0
   128f8:	beq	129d8 <ftello64@plt+0x1188>
   128fc:	movw	r0, #11563	; 0x2d2b
   12900:	movw	r1, #69	; 0x45
   12904:	cmp	r7, #0
   12908:	movt	r0, #2
   1290c:	movt	r1, #2
   12910:	movne	r1, r0
   12914:	movw	r0, #53	; 0x35
   12918:	movt	r0, #2
   1291c:	bl	11544 <printf@plt>
   12920:	movw	r8, #15060	; 0x3ad4
   12924:	cmp	r7, #0
   12928:	movt	r8, #3
   1292c:	beq	12958 <ftello64@plt+0x1108>
   12930:	movw	r0, #92	; 0x5c
   12934:	movt	r0, #2
   12938:	bl	11544 <printf@plt>
   1293c:	mov	r0, r7
   12940:	mov	r1, #0
   12944:	mov	r2, #44	; 0x2c
   12948:	bl	11fc0 <ftello64@plt+0x770>
   1294c:	ldr	r1, [r8]
   12950:	mov	r0, #39	; 0x27
   12954:	bl	117a8 <putc@plt>
   12958:	movw	r0, #73	; 0x49
   1295c:	mov	r1, r6
   12960:	movt	r0, #2
   12964:	bl	11544 <printf@plt>
   12968:	cmp	r4, #0
   1296c:	beq	12998 <ftello64@plt+0x1148>
   12970:	movw	r0, #82	; 0x52
   12974:	movt	r0, #2
   12978:	bl	11544 <printf@plt>
   1297c:	mov	r0, r4
   12980:	mov	r1, #0
   12984:	mov	r2, #44	; 0x2c
   12988:	bl	11fc0 <ftello64@plt+0x770>
   1298c:	ldr	r1, [r8]
   12990:	mov	r0, #39	; 0x27
   12994:	bl	117a8 <putc@plt>
   12998:	movw	r0, #2445	; 0x98d
   1299c:	movt	r0, #2
   129a0:	bl	1164c <puts@plt>
   129a4:	b	129d8 <ftello64@plt+0x1188>
   129a8:	bl	116e8 <__errno_location@plt>
   129ac:	ldr	r1, [r0]
   129b0:	movw	r2, #13
   129b4:	movt	r2, #2
   129b8:	b	129cc <ftello64@plt+0x117c>
   129bc:	bl	116e8 <__errno_location@plt>
   129c0:	ldr	r1, [r0]
   129c4:	movw	r2, #33	; 0x21
   129c8:	movt	r2, #2
   129cc:	mov	r0, #0
   129d0:	bl	11634 <error@plt>
   129d4:	mvn	r5, #0
   129d8:	mov	r0, r5
   129dc:	sub	sp, fp, #24
   129e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   129e4:	push	{r4, r5, r6, sl, fp, lr}
   129e8:	add	fp, sp, #16
   129ec:	sub	sp, sp, #32
   129f0:	vmov.i32	q8, #0	; 0x00000000
   129f4:	mov	r4, r0
   129f8:	mov	r0, sp
   129fc:	mov	r5, r1
   12a00:	mov	r2, #16
   12a04:	add	r1, r0, #16
   12a08:	mov	r6, r0
   12a0c:	vst1.64	{d16-d17}, [r1]
   12a10:	mov	r1, #15
   12a14:	vst1.64	{d16-d17}, [r6], r1
   12a18:	ldr	r1, [r5]
   12a1c:	bl	11724 <strncpy@plt>
   12a20:	mov	r0, #0
   12a24:	strb	r0, [r6]
   12a28:	ldr	r0, [r5, #4]
   12a2c:	tst	r0, #8
   12a30:	beq	12a54 <ftello64@plt+0x1204>
   12a34:	ldr	r2, [r5, #20]
   12a38:	mov	r1, sp
   12a3c:	mov	r0, r4
   12a40:	bl	12190 <ftello64@plt+0x940>
   12a44:	mov	r6, r0
   12a48:	cmp	r0, #0
   12a4c:	bne	12c40 <ftello64@plt+0x13f0>
   12a50:	ldr	r0, [r5, #4]
   12a54:	tst	r0, #16
   12a58:	beq	12a7c <ftello64@plt+0x122c>
   12a5c:	ldr	r2, [r5, #24]
   12a60:	mov	r1, sp
   12a64:	mov	r0, r4
   12a68:	bl	1233c <ftello64@plt+0xaec>
   12a6c:	mov	r6, r0
   12a70:	cmp	r0, #0
   12a74:	bne	12c40 <ftello64@plt+0x13f0>
   12a78:	ldr	r0, [r5, #4]
   12a7c:	tst	r0, #32
   12a80:	beq	12aa4 <ftello64@plt+0x1254>
   12a84:	ldr	r2, [r5, #28]
   12a88:	mov	r1, sp
   12a8c:	mov	r0, r4
   12a90:	bl	12404 <ftello64@plt+0xbb4>
   12a94:	mov	r6, r0
   12a98:	cmp	r0, #0
   12a9c:	bne	12c40 <ftello64@plt+0x13f0>
   12aa0:	ldr	r0, [r5, #4]
   12aa4:	tst	r0, #64	; 0x40
   12aa8:	beq	12acc <ftello64@plt+0x127c>
   12aac:	ldr	r2, [r5, #32]
   12ab0:	mov	r1, sp
   12ab4:	mov	r0, r4
   12ab8:	bl	125b0 <ftello64@plt+0xd60>
   12abc:	mov	r6, r0
   12ac0:	cmp	r0, #0
   12ac4:	bne	12c40 <ftello64@plt+0x13f0>
   12ac8:	ldr	r0, [r5, #4]
   12acc:	tst	r0, #1024	; 0x400
   12ad0:	beq	12af4 <ftello64@plt+0x12a4>
   12ad4:	ldr	r2, [r5, #52]	; 0x34
   12ad8:	mov	r1, sp
   12adc:	mov	r0, r4
   12ae0:	bl	12678 <ftello64@plt+0xe28>
   12ae4:	mov	r6, r0
   12ae8:	cmp	r0, #0
   12aec:	bne	12c40 <ftello64@plt+0x13f0>
   12af0:	ldr	r0, [r5, #4]
   12af4:	tst	r0, #128	; 0x80
   12af8:	beq	12b44 <ftello64@plt+0x12f4>
   12afc:	ldr	r0, [r5, #36]	; 0x24
   12b00:	mov	r2, sp
   12b04:	movw	r1, #35106	; 0x8922
   12b08:	str	r0, [sp, #16]
   12b0c:	mov	r0, r4
   12b10:	bl	196e8 <argp_parse@@Base+0x13cc>
   12b14:	cmn	r0, #1
   12b18:	ble	12c10 <ftello64@plt+0x13c0>
   12b1c:	movw	r0, #15244	; 0x3b8c
   12b20:	movt	r0, #3
   12b24:	ldr	r0, [r0]
   12b28:	cmp	r0, #0
   12b2c:	beq	12b44 <ftello64@plt+0x12f4>
   12b30:	ldr	r2, [sp, #16]
   12b34:	movw	r0, #65461	; 0xffb5
   12b38:	mov	r1, sp
   12b3c:	movt	r0, #1
   12b40:	bl	11544 <printf@plt>
   12b44:	ldrb	r0, [r5, #5]
   12b48:	tst	r0, #1
   12b4c:	beq	12b98 <ftello64@plt+0x1348>
   12b50:	ldr	r0, [r5, #40]	; 0x28
   12b54:	mov	r2, sp
   12b58:	movw	r1, #35102	; 0x891e
   12b5c:	str	r0, [sp, #16]
   12b60:	mov	r0, r4
   12b64:	bl	196e8 <argp_parse@@Base+0x13cc>
   12b68:	cmn	r0, #1
   12b6c:	ble	12c24 <ftello64@plt+0x13d4>
   12b70:	movw	r0, #15244	; 0x3b8c
   12b74:	movt	r0, #3
   12b78:	ldr	r0, [r0]
   12b7c:	cmp	r0, #0
   12b80:	beq	12b98 <ftello64@plt+0x1348>
   12b84:	ldr	r2, [sp, #16]
   12b88:	movw	r0, #65514	; 0xffea
   12b8c:	mov	r1, sp
   12b90:	movt	r0, #1
   12b94:	bl	11544 <printf@plt>
   12b98:	ldrb	r0, [r5, #4]
   12b9c:	tst	r0, #1
   12ba0:	beq	12bc0 <ftello64@plt+0x1370>
   12ba4:	ldr	r2, [r5, #8]
   12ba8:	mov	r1, sp
   12bac:	mov	r0, r4
   12bb0:	bl	17f0c <ftello64@plt+0x66bc>
   12bb4:	mov	r6, r0
   12bb8:	cmp	r0, #0
   12bbc:	bne	12c40 <ftello64@plt+0x13f0>
   12bc0:	ldr	r2, [r5, #44]	; 0x2c
   12bc4:	ldr	r3, [r5, #48]	; 0x30
   12bc8:	orrs	r0, r2, r3
   12bcc:	beq	12be8 <ftello64@plt+0x1398>
   12bd0:	mov	r1, sp
   12bd4:	mov	r0, r4
   12bd8:	bl	12870 <ftello64@plt+0x1020>
   12bdc:	mov	r6, r0
   12be0:	cmp	r0, #0
   12be4:	bne	12c40 <ftello64@plt+0x13f0>
   12be8:	ldrb	r0, [r5, #4]
   12bec:	mov	r6, #0
   12bf0:	tst	r0, #2
   12bf4:	beq	12c40 <ftello64@plt+0x13f0>
   12bf8:	ldr	r1, [r5]
   12bfc:	ldr	r3, [r5, #12]
   12c00:	mov	r2, sp
   12c04:	mov	r0, r4
   12c08:	bl	1689c <ftello64@plt+0x504c>
   12c0c:	b	12c40 <ftello64@plt+0x13f0>
   12c10:	bl	116e8 <__errno_location@plt>
   12c14:	ldr	r1, [r0]
   12c18:	movw	r2, #65443	; 0xffa3
   12c1c:	movt	r2, #1
   12c20:	b	12c34 <ftello64@plt+0x13e4>
   12c24:	bl	116e8 <__errno_location@plt>
   12c28:	ldr	r1, [r0]
   12c2c:	movw	r2, #65493	; 0xffd5
   12c30:	movt	r2, #1
   12c34:	mov	r0, #0
   12c38:	bl	11634 <error@plt>
   12c3c:	mvn	r6, #0
   12c40:	mov	r0, r6
   12c44:	sub	sp, fp, #16
   12c48:	pop	{r4, r5, r6, sl, fp, pc}
   12c4c:	push	{r4, r5, r6, sl, fp, lr}
   12c50:	add	fp, sp, #16
   12c54:	movw	r6, #12860	; 0x323c
   12c58:	mov	r5, r0
   12c5c:	mov	r4, #0
   12c60:	movt	r6, #3
   12c64:	ldr	r0, [r6]
   12c68:	cmp	r0, #0
   12c6c:	beq	12c8c <ftello64@plt+0x143c>
   12c70:	mov	r1, r5
   12c74:	bl	1152c <strcmp@plt>
   12c78:	cmp	r0, #0
   12c7c:	beq	12c94 <ftello64@plt+0x1444>
   12c80:	ldr	r0, [r6, #12]!
   12c84:	cmp	r0, #0
   12c88:	bne	12c70 <ftello64@plt+0x1420>
   12c8c:	mov	r0, r4
   12c90:	pop	{r4, r5, r6, sl, fp, pc}
   12c94:	mov	r4, r6
   12c98:	mov	r0, r4
   12c9c:	pop	{r4, r5, r6, sl, fp, pc}
   12ca0:	push	{r4, r5, r6, sl, fp, lr}
   12ca4:	add	fp, sp, #16
   12ca8:	movw	r5, #15228	; 0x3b7c
   12cac:	mov	r4, r0
   12cb0:	movw	r0, #15240	; 0x3b88
   12cb4:	mov	r1, #1
   12cb8:	movw	r6, #15224	; 0x3b78
   12cbc:	movt	r0, #3
   12cc0:	movt	r5, #3
   12cc4:	movt	r6, #3
   12cc8:	str	r1, [r0]
   12ccc:	ldr	r0, [r5]
   12cd0:	add	r1, r0, #1
   12cd4:	ldr	r0, [r6]
   12cd8:	str	r1, [r5]
   12cdc:	rsb	r1, r1, r1, lsl #3
   12ce0:	lsl	r1, r1, #3
   12ce4:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   12ce8:	cmp	r0, #0
   12cec:	str	r0, [r6]
   12cf0:	bne	12d10 <ftello64@plt+0x14c0>
   12cf4:	bl	116e8 <__errno_location@plt>
   12cf8:	ldr	r1, [r0]
   12cfc:	movw	r2, #4505	; 0x1199
   12d00:	mov	r0, #1
   12d04:	movt	r2, #2
   12d08:	bl	11634 <error@plt>
   12d0c:	ldr	r0, [r6]
   12d10:	ldr	r1, [r5]
   12d14:	vmov.i32	q8, #0	; 0x00000000
   12d18:	rsb	r1, r1, r1, lsl #3
   12d1c:	add	r0, r0, r1, lsl #3
   12d20:	mov	r1, #0
   12d24:	str	r4, [r0, #-56]!	; 0xffffffc8
   12d28:	str	r1, [r0, #52]	; 0x34
   12d2c:	add	r1, r0, #36	; 0x24
   12d30:	vst1.32	{d16-d17}, [r1]
   12d34:	add	r1, r0, #20
   12d38:	vst1.32	{d16-d17}, [r1]
   12d3c:	add	r1, r0, #4
   12d40:	vst1.32	{d16-d17}, [r1]
   12d44:	pop	{r4, r5, r6, sl, fp, pc}
   12d48:	push	{r4, r5, fp, lr}
   12d4c:	add	fp, sp, #8
   12d50:	sub	sp, sp, #8
   12d54:	mov	r5, r1
   12d58:	mov	r4, r0
   12d5c:	cmp	r0, #0
   12d60:	bne	12d84 <ftello64@plt+0x1534>
   12d64:	movw	r2, #4550	; 0x11c6
   12d68:	movw	r3, #65103	; 0xfe4f
   12d6c:	mov	r0, #1
   12d70:	mov	r1, #0
   12d74:	str	r5, [sp]
   12d78:	movt	r2, #2
   12d7c:	movt	r3, #1
   12d80:	bl	11634 <error@plt>
   12d84:	ldr	r0, [r4, #4]
   12d88:	tst	r0, #8
   12d8c:	beq	12db8 <ftello64@plt+0x1568>
   12d90:	ldr	r0, [r4]
   12d94:	movw	r2, #4585	; 0x11e9
   12d98:	movw	r3, #65103	; 0xfe4f
   12d9c:	mov	r1, #0
   12da0:	movt	r2, #2
   12da4:	movt	r3, #1
   12da8:	str	r0, [sp]
   12dac:	mov	r0, #1
   12db0:	bl	11634 <error@plt>
   12db4:	ldr	r0, [r4, #4]
   12db8:	orr	r0, r0, #8
   12dbc:	str	r5, [r4, #20]
   12dc0:	str	r0, [r4, #4]
   12dc4:	sub	sp, fp, #8
   12dc8:	pop	{r4, r5, fp, pc}
   12dcc:	push	{r4, r5, fp, lr}
   12dd0:	add	fp, sp, #8
   12dd4:	sub	sp, sp, #8
   12dd8:	mov	r5, r1
   12ddc:	mov	r4, r0
   12de0:	cmp	r0, #0
   12de4:	bne	12e08 <ftello64@plt+0x15b8>
   12de8:	movw	r2, #4550	; 0x11c6
   12dec:	movw	r3, #4624	; 0x1210
   12df0:	mov	r0, #1
   12df4:	mov	r1, #0
   12df8:	str	r5, [sp]
   12dfc:	movt	r2, #2
   12e00:	movt	r3, #2
   12e04:	bl	11634 <error@plt>
   12e08:	ldr	r0, [r4, #4]
   12e0c:	tst	r0, #16
   12e10:	beq	12e3c <ftello64@plt+0x15ec>
   12e14:	ldr	r0, [r4]
   12e18:	movw	r2, #4585	; 0x11e9
   12e1c:	movw	r3, #4624	; 0x1210
   12e20:	mov	r1, #0
   12e24:	movt	r2, #2
   12e28:	movt	r3, #2
   12e2c:	str	r0, [sp]
   12e30:	mov	r0, #1
   12e34:	bl	11634 <error@plt>
   12e38:	ldr	r0, [r4, #4]
   12e3c:	orr	r0, r0, #16
   12e40:	str	r5, [r4, #24]
   12e44:	str	r0, [r4, #4]
   12e48:	sub	sp, fp, #8
   12e4c:	pop	{r4, r5, fp, pc}
   12e50:	push	{r4, r5, fp, lr}
   12e54:	add	fp, sp, #8
   12e58:	sub	sp, sp, #8
   12e5c:	mov	r5, r1
   12e60:	mov	r4, r0
   12e64:	cmp	r0, #0
   12e68:	bne	12e8c <ftello64@plt+0x163c>
   12e6c:	movw	r2, #4550	; 0x11c6
   12e70:	movw	r3, #4632	; 0x1218
   12e74:	mov	r0, #1
   12e78:	mov	r1, #0
   12e7c:	str	r5, [sp]
   12e80:	movt	r2, #2
   12e84:	movt	r3, #2
   12e88:	bl	11634 <error@plt>
   12e8c:	ldr	r0, [r4, #4]
   12e90:	tst	r0, #32
   12e94:	beq	12ec0 <ftello64@plt+0x1670>
   12e98:	ldr	r0, [r4]
   12e9c:	movw	r2, #4585	; 0x11e9
   12ea0:	movw	r3, #4632	; 0x1218
   12ea4:	mov	r1, #0
   12ea8:	movt	r2, #2
   12eac:	movt	r3, #2
   12eb0:	str	r0, [sp]
   12eb4:	mov	r0, #1
   12eb8:	bl	11634 <error@plt>
   12ebc:	ldr	r0, [r4, #4]
   12ec0:	orr	r0, r0, #32
   12ec4:	str	r5, [r4, #28]
   12ec8:	str	r0, [r4, #4]
   12ecc:	sub	sp, fp, #8
   12ed0:	pop	{r4, r5, fp, pc}
   12ed4:	push	{r4, r5, fp, lr}
   12ed8:	add	fp, sp, #8
   12edc:	sub	sp, sp, #8
   12ee0:	mov	r5, r1
   12ee4:	mov	r4, r0
   12ee8:	cmp	r0, #0
   12eec:	bne	12f10 <ftello64@plt+0x16c0>
   12ef0:	movw	r2, #4550	; 0x11c6
   12ef4:	movw	r3, #4659	; 0x1233
   12ef8:	mov	r0, #1
   12efc:	mov	r1, #0
   12f00:	str	r5, [sp]
   12f04:	movt	r2, #2
   12f08:	movt	r3, #2
   12f0c:	bl	11634 <error@plt>
   12f10:	ldr	r0, [r4, #4]
   12f14:	tst	r0, #64	; 0x40
   12f18:	beq	12f44 <ftello64@plt+0x16f4>
   12f1c:	ldr	r0, [r4]
   12f20:	movw	r2, #4585	; 0x11e9
   12f24:	movw	r3, #4659	; 0x1233
   12f28:	mov	r1, #0
   12f2c:	movt	r2, #2
   12f30:	movt	r3, #2
   12f34:	str	r0, [sp]
   12f38:	mov	r0, #1
   12f3c:	bl	11634 <error@plt>
   12f40:	ldr	r0, [r4, #4]
   12f44:	orr	r0, r0, #64	; 0x40
   12f48:	str	r5, [r4, #32]
   12f4c:	str	r0, [r4, #4]
   12f50:	sub	sp, fp, #8
   12f54:	pop	{r4, r5, fp, pc}
   12f58:	push	{r4, r5, fp, lr}
   12f5c:	add	fp, sp, #8
   12f60:	sub	sp, sp, #8
   12f64:	mov	r5, r1
   12f68:	mov	r4, r0
   12f6c:	cmp	r0, #0
   12f70:	bne	12f94 <ftello64@plt+0x1744>
   12f74:	movw	r2, #4550	; 0x11c6
   12f78:	movw	r3, #65365	; 0xff55
   12f7c:	mov	r0, #1
   12f80:	mov	r1, #0
   12f84:	str	r5, [sp]
   12f88:	movt	r2, #2
   12f8c:	movt	r3, #1
   12f90:	bl	11634 <error@plt>
   12f94:	ldr	r0, [r4, #4]
   12f98:	tst	r0, #1024	; 0x400
   12f9c:	beq	12fc8 <ftello64@plt+0x1778>
   12fa0:	ldr	r0, [r4]
   12fa4:	movw	r2, #4585	; 0x11e9
   12fa8:	movw	r3, #65365	; 0xff55
   12fac:	mov	r1, #0
   12fb0:	movt	r2, #2
   12fb4:	movt	r3, #1
   12fb8:	str	r0, [sp]
   12fbc:	mov	r0, #1
   12fc0:	bl	11634 <error@plt>
   12fc4:	ldr	r0, [r4, #4]
   12fc8:	orr	r0, r0, #1024	; 0x400
   12fcc:	str	r5, [r4, #52]	; 0x34
   12fd0:	str	r0, [r4, #4]
   12fd4:	sub	sp, fp, #8
   12fd8:	pop	{r4, r5, fp, pc}
   12fdc:	push	{r4, r5, fp, lr}
   12fe0:	add	fp, sp, #8
   12fe4:	sub	sp, sp, #8
   12fe8:	mov	r5, r1
   12fec:	mov	r4, r0
   12ff0:	cmp	r0, #0
   12ff4:	bne	13018 <ftello64@plt+0x17c8>
   12ff8:	movw	r2, #4677	; 0x1245
   12ffc:	movw	r3, #4713	; 0x1269
   13000:	mov	r0, #1
   13004:	mov	r1, #0
   13008:	str	r5, [sp]
   1300c:	movt	r2, #2
   13010:	movt	r3, #2
   13014:	bl	11634 <error@plt>
   13018:	ldrb	r0, [r4, #4]
   1301c:	tst	r0, #128	; 0x80
   13020:	beq	13048 <ftello64@plt+0x17f8>
   13024:	ldr	r0, [r4]
   13028:	movw	r2, #4585	; 0x11e9
   1302c:	movw	r3, #4713	; 0x1269
   13030:	mov	r1, #0
   13034:	movt	r2, #2
   13038:	movt	r3, #2
   1303c:	str	r0, [sp]
   13040:	mov	r0, #1
   13044:	bl	11634 <error@plt>
   13048:	add	r1, sp, #4
   1304c:	mov	r0, r5
   13050:	mov	r2, #0
   13054:	bl	11538 <strtol@plt>
   13058:	str	r0, [r4, #36]	; 0x24
   1305c:	ldrb	r0, [r5]
   13060:	cmp	r0, #0
   13064:	beq	13078 <ftello64@plt+0x1828>
   13068:	ldr	r0, [sp, #4]
   1306c:	ldrb	r0, [r0]
   13070:	cmp	r0, #0
   13074:	beq	13098 <ftello64@plt+0x1848>
   13078:	ldr	r0, [r4]
   1307c:	movw	r2, #4723	; 0x1273
   13080:	mov	r1, #0
   13084:	mov	r3, r5
   13088:	movt	r2, #2
   1308c:	str	r0, [sp]
   13090:	mov	r0, #1
   13094:	bl	11634 <error@plt>
   13098:	ldr	r0, [r4, #4]
   1309c:	orr	r0, r0, #128	; 0x80
   130a0:	str	r0, [r4, #4]
   130a4:	sub	sp, fp, #8
   130a8:	pop	{r4, r5, fp, pc}
   130ac:	push	{r4, r5, fp, lr}
   130b0:	add	fp, sp, #8
   130b4:	sub	sp, sp, #8
   130b8:	mov	r5, r1
   130bc:	mov	r4, r0
   130c0:	cmp	r0, #0
   130c4:	bne	130e8 <ftello64@plt+0x1898>
   130c8:	movw	r2, #4677	; 0x1245
   130cc:	movw	r3, #4773	; 0x12a5
   130d0:	mov	r0, #1
   130d4:	mov	r1, #0
   130d8:	str	r5, [sp]
   130dc:	movt	r2, #2
   130e0:	movt	r3, #2
   130e4:	bl	11634 <error@plt>
   130e8:	ldrb	r0, [r4, #5]
   130ec:	tst	r0, #1
   130f0:	beq	13118 <ftello64@plt+0x18c8>
   130f4:	ldr	r0, [r4]
   130f8:	movw	r2, #4585	; 0x11e9
   130fc:	movw	r3, #4773	; 0x12a5
   13100:	mov	r1, #0
   13104:	movt	r2, #2
   13108:	movt	r3, #2
   1310c:	str	r0, [sp]
   13110:	mov	r0, #1
   13114:	bl	11634 <error@plt>
   13118:	add	r1, sp, #4
   1311c:	mov	r0, r5
   13120:	mov	r2, #0
   13124:	bl	11538 <strtol@plt>
   13128:	str	r0, [r4, #40]	; 0x28
   1312c:	ldrb	r0, [r5]
   13130:	cmp	r0, #0
   13134:	beq	13148 <ftello64@plt+0x18f8>
   13138:	ldr	r0, [sp, #4]
   1313c:	ldrb	r0, [r0]
   13140:	cmp	r0, #0
   13144:	beq	13168 <ftello64@plt+0x1918>
   13148:	ldr	r0, [r4]
   1314c:	movw	r2, #4723	; 0x1273
   13150:	mov	r1, #0
   13154:	mov	r3, r5
   13158:	movt	r2, #2
   1315c:	str	r0, [sp]
   13160:	mov	r0, #1
   13164:	bl	11634 <error@plt>
   13168:	ldr	r0, [r4, #4]
   1316c:	orr	r0, r0, #256	; 0x100
   13170:	str	r0, [r4, #4]
   13174:	sub	sp, fp, #8
   13178:	pop	{r4, r5, fp, pc}
   1317c:	push	{r4, r5, fp, lr}
   13180:	add	fp, sp, #8
   13184:	sub	sp, sp, #8
   13188:	mov	r5, r1
   1318c:	mov	r4, r0
   13190:	cmp	r0, #0
   13194:	bne	131b0 <ftello64@plt+0x1960>
   13198:	movw	r2, #4786	; 0x12b2
   1319c:	mov	r0, #1
   131a0:	mov	r1, #0
   131a4:	mov	r3, r5
   131a8:	movt	r2, #2
   131ac:	bl	11634 <error@plt>
   131b0:	movw	r1, #4833	; 0x12e1
   131b4:	mov	r0, r5
   131b8:	movt	r1, #2
   131bc:	bl	115e0 <strcasecmp@plt>
   131c0:	cmp	r0, #0
   131c4:	beq	131ec <ftello64@plt+0x199c>
   131c8:	ldr	r0, [r4]
   131cc:	movw	r2, #4838	; 0x12e6
   131d0:	mov	r1, #0
   131d4:	mov	r3, r5
   131d8:	movt	r2, #2
   131dc:	str	r0, [sp]
   131e0:	mov	r0, #1
   131e4:	bl	11634 <error@plt>
   131e8:	b	131f4 <ftello64@plt+0x19a4>
   131ec:	mov	r0, #2
   131f0:	strh	r0, [r4, #16]
   131f4:	ldr	r0, [r4, #4]
   131f8:	orr	r0, r0, #4
   131fc:	str	r0, [r4, #4]
   13200:	sub	sp, fp, #8
   13204:	pop	{r4, r5, fp, pc}
   13208:	movw	r3, #15072	; 0x3ae0
   1320c:	cmp	r0, #0
   13210:	movw	ip, #15076	; 0x3ae4
   13214:	movt	r3, #3
   13218:	addne	r3, r0, #4
   1321c:	movt	ip, #3
   13220:	cmp	r2, #0
   13224:	ldr	r0, [r3]
   13228:	mov	r2, ip
   1322c:	orr	r0, r0, #512	; 0x200
   13230:	str	r0, [r3]
   13234:	movw	r0, #15080	; 0x3ae8
   13238:	movt	r0, #3
   1323c:	moveq	r2, r0
   13240:	moveq	r0, ip
   13244:	ldr	r3, [r2]
   13248:	orr	r3, r3, r1
   1324c:	str	r3, [r2]
   13250:	ldr	r2, [r0]
   13254:	bic	r1, r2, r1
   13258:	str	r1, [r0]
   1325c:	bx	lr
   13260:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13264:	add	fp, sp, #28
   13268:	sub	sp, sp, #12
   1326c:	mov	r4, r1
   13270:	ldrb	r1, [r1]
   13274:	cmp	r1, #0
   13278:	beq	13360 <ftello64@plt+0x1b10>
   1327c:	movw	r8, #15080	; 0x3ae8
   13280:	movw	r9, #15076	; 0x3ae4
   13284:	movw	sl, #15072	; 0x3ae0
   13288:	cmp	r0, #0
   1328c:	movt	r8, #3
   13290:	movt	r9, #3
   13294:	movt	sl, #3
   13298:	addne	sl, r0, #4
   1329c:	b	132f4 <ftello64@plt+0x1aa4>
   132a0:	ldr	r0, [sl]
   132a4:	ldr	r1, [sp, #8]
   132a8:	add	r4, r4, r6
   132ac:	orr	r0, r0, #512	; 0x200
   132b0:	cmp	r1, #0
   132b4:	str	r0, [sl]
   132b8:	mov	r0, r9
   132bc:	moveq	r0, r8
   132c0:	ldr	r1, [r0]
   132c4:	orr	r1, r1, r5
   132c8:	str	r1, [r0]
   132cc:	mov	r0, r8
   132d0:	moveq	r0, r9
   132d4:	cmp	r7, #0
   132d8:	ldr	r1, [r0]
   132dc:	addne	r4, r4, #1
   132e0:	bic	r1, r1, r5
   132e4:	str	r1, [r0]
   132e8:	ldrb	r0, [r4]
   132ec:	cmp	r0, #0
   132f0:	beq	13360 <ftello64@plt+0x1b10>
   132f4:	mov	r0, r4
   132f8:	mov	r1, #44	; 0x2c
   132fc:	bl	116d0 <strchr@plt>
   13300:	mov	r7, r0
   13304:	cmp	r0, #0
   13308:	beq	13314 <ftello64@plt+0x1ac4>
   1330c:	sub	r6, r7, r4
   13310:	b	13320 <ftello64@plt+0x1ad0>
   13314:	mov	r0, r4
   13318:	bl	116c4 <strlen@plt>
   1331c:	mov	r6, r0
   13320:	mov	r0, r4
   13324:	mov	r1, r6
   13328:	add	r2, sp, #8
   1332c:	bl	11dcc <ftello64@plt+0x57c>
   13330:	mov	r5, r0
   13334:	cmp	r0, #0
   13338:	bne	132a0 <ftello64@plt+0x1a50>
   1333c:	movw	r2, #4902	; 0x1326
   13340:	mov	r0, #1
   13344:	mov	r1, #0
   13348:	mov	r3, r6
   1334c:	str	r6, [sp]
   13350:	str	r4, [sp, #4]
   13354:	movt	r2, #2
   13358:	bl	11634 <error@plt>
   1335c:	b	132a0 <ftello64@plt+0x1a50>
   13360:	sub	sp, fp, #28
   13364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13368:	push	{r4, r5, fp, lr}
   1336c:	add	fp, sp, #8
   13370:	sub	sp, sp, #8
   13374:	mov	r5, r1
   13378:	mov	r4, r0
   1337c:	cmp	r0, #0
   13380:	bne	133a4 <ftello64@plt+0x1b54>
   13384:	movw	r2, #4550	; 0x11c6
   13388:	movw	r3, #4632	; 0x1218
   1338c:	mov	r0, #1
   13390:	mov	r1, #0
   13394:	str	r5, [sp]
   13398:	movt	r2, #2
   1339c:	movt	r3, #2
   133a0:	bl	11634 <error@plt>
   133a4:	ldr	r0, [r4, #4]
   133a8:	tst	r0, #32
   133ac:	beq	133d8 <ftello64@plt+0x1b88>
   133b0:	ldr	r0, [r4]
   133b4:	movw	r2, #4585	; 0x11e9
   133b8:	movw	r3, #4632	; 0x1218
   133bc:	mov	r1, #0
   133c0:	movt	r2, #2
   133c4:	movt	r3, #2
   133c8:	str	r0, [sp]
   133cc:	mov	r0, #1
   133d0:	bl	11634 <error@plt>
   133d4:	ldr	r0, [r4, #4]
   133d8:	orr	r0, r0, #544	; 0x220
   133dc:	str	r5, [r4, #28]
   133e0:	str	r0, [r4, #4]
   133e4:	movw	r0, #15080	; 0x3ae8
   133e8:	movt	r0, #3
   133ec:	ldr	r1, [r0]
   133f0:	orr	r1, r1, #16
   133f4:	str	r1, [r0]
   133f8:	movw	r0, #15076	; 0x3ae4
   133fc:	movt	r0, #3
   13400:	ldr	r1, [r0]
   13404:	bic	r1, r1, #16
   13408:	str	r1, [r0]
   1340c:	sub	sp, fp, #8
   13410:	pop	{r4, r5, fp, pc}
   13414:	push	{r4, r5, fp, lr}
   13418:	add	fp, sp, #8
   1341c:	mov	r4, r0
   13420:	cmp	r0, #0
   13424:	bne	13444 <ftello64@plt+0x1bf4>
   13428:	movw	r0, #14876	; 0x3a1c
   1342c:	movw	r4, #95	; 0x5f
   13430:	movt	r0, #3
   13434:	movt	r4, #2
   13438:	ldr	r0, [r0]
   1343c:	cmp	r0, #0
   13440:	movne	r4, r0
   13444:	movw	r5, #12860	; 0x323c
   13448:	movt	r5, #3
   1344c:	ldr	r1, [r5]
   13450:	cmp	r1, #0
   13454:	beq	13478 <ftello64@plt+0x1c28>
   13458:	movw	r5, #12860	; 0x323c
   1345c:	movt	r5, #3
   13460:	mov	r0, r4
   13464:	bl	1152c <strcmp@plt>
   13468:	cmp	r0, #0
   1346c:	ldrne	r1, [r5, #12]!
   13470:	cmpne	r1, #0
   13474:	bne	13460 <ftello64@plt+0x1c10>
   13478:	ldr	r0, [r5, #8]
   1347c:	cmp	r0, #0
   13480:	bne	134a0 <ftello64@plt+0x1c50>
   13484:	movw	r2, #4921	; 0x1339
   13488:	mov	r0, #1
   1348c:	mov	r1, #0
   13490:	mov	r3, r4
   13494:	movt	r2, #2
   13498:	bl	11634 <error@plt>
   1349c:	ldr	r0, [r5, #8]
   134a0:	movw	r1, #15232	; 0x3b80
   134a4:	movt	r1, #3
   134a8:	str	r0, [r1]
   134ac:	pop	{r4, r5, fp, pc}
   134b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   134b4:	add	fp, sp, #24
   134b8:	sub	sp, sp, #16
   134bc:	movw	r1, #5332	; 0x14d4
   134c0:	mov	r4, r0
   134c4:	mov	r0, #0
   134c8:	movt	r1, #2
   134cc:	str	r0, [sp, #12]
   134d0:	str	r0, [sp, #8]
   134d4:	mov	r0, r4
   134d8:	bl	117cc <fopen64@plt>
   134dc:	mov	r5, r0
   134e0:	cmp	r0, #0
   134e4:	bne	13504 <ftello64@plt+0x1cb4>
   134e8:	bl	116e8 <__errno_location@plt>
   134ec:	ldr	r1, [r0]
   134f0:	movw	r2, #4947	; 0x1353
   134f4:	mov	r0, #1
   134f8:	mov	r3, r4
   134fc:	movt	r2, #2
   13500:	bl	11634 <error@plt>
   13504:	movw	r0, #38392	; 0x95f8
   13508:	movw	r4, #15084	; 0x3aec
   1350c:	movw	r3, #43660	; 0xaa8c
   13510:	mov	r1, #0
   13514:	mov	r2, #0
   13518:	movt	r0, #1
   1351c:	movt	r4, #3
   13520:	movt	r3, #1
   13524:	str	r0, [sp]
   13528:	mov	r0, r4
   1352c:	bl	19720 <_obstack_begin@@Base>
   13530:	add	r0, sp, #12
   13534:	add	r1, sp, #8
   13538:	mov	r2, #10
   1353c:	mov	r3, r5
   13540:	bl	11514 <__getdelim@plt>
   13544:	ldr	r6, [sp, #12]
   13548:	cmp	r0, #1
   1354c:	blt	1361c <ftello64@plt+0x1dcc>
   13550:	add	r8, sp, #12
   13554:	add	r9, sp, #8
   13558:	b	13594 <ftello64@plt+0x1d44>
   1355c:	mov	r1, r6
   13560:	mov	r2, r7
   13564:	bl	11598 <memcpy@plt>
   13568:	ldr	r0, [r4, #12]
   1356c:	add	r0, r0, r7
   13570:	str	r0, [r4, #12]
   13574:	mov	r0, r8
   13578:	mov	r1, r9
   1357c:	mov	r2, #10
   13580:	mov	r3, r5
   13584:	bl	11514 <__getdelim@plt>
   13588:	ldr	r6, [sp, #12]
   1358c:	cmp	r0, #0
   13590:	ble	1361c <ftello64@plt+0x1dcc>
   13594:	mov	r0, r6
   13598:	bl	116c4 <strlen@plt>
   1359c:	cmp	r0, #0
   135a0:	beq	13574 <ftello64@plt+0x1d24>
   135a4:	mov	r7, r0
   135a8:	sub	r0, r0, #1
   135ac:	ldrb	r1, [r6, r0]
   135b0:	cmp	r1, #10
   135b4:	bne	135c4 <ftello64@plt+0x1d74>
   135b8:	cmp	r0, #0
   135bc:	mov	r7, r0
   135c0:	beq	13574 <ftello64@plt+0x1d24>
   135c4:	mov	r0, #0
   135c8:	ldrb	r1, [r6, r0]
   135cc:	cmp	r1, #9
   135d0:	cmpne	r1, #32
   135d4:	bne	135e8 <ftello64@plt+0x1d98>
   135d8:	add	r0, r0, #1
   135dc:	cmp	r7, r0
   135e0:	bne	135c8 <ftello64@plt+0x1d78>
   135e4:	b	135f0 <ftello64@plt+0x1da0>
   135e8:	cmp	r1, #35	; 0x23
   135ec:	beq	13574 <ftello64@plt+0x1d24>
   135f0:	ldr	r0, [r4, #12]
   135f4:	ldr	r1, [r4, #16]
   135f8:	sub	r1, r1, r0
   135fc:	cmp	r1, r7
   13600:	bcs	1355c <ftello64@plt+0x1d0c>
   13604:	mov	r0, r4
   13608:	mov	r1, r7
   1360c:	bl	19874 <_obstack_newchunk@@Base>
   13610:	ldr	r0, [r4, #12]
   13614:	ldr	r6, [sp, #12]
   13618:	b	1355c <ftello64@plt+0x1d0c>
   1361c:	mov	r0, r6
   13620:	bl	195f8 <argp_parse@@Base+0x12dc>
   13624:	mov	r0, r5
   13628:	bl	11748 <fclose@plt>
   1362c:	ldr	r0, [r4, #12]
   13630:	ldr	r1, [r4, #16]
   13634:	cmp	r1, r0
   13638:	bne	1364c <ftello64@plt+0x1dfc>
   1363c:	mov	r0, r4
   13640:	mov	r1, #1
   13644:	bl	19874 <_obstack_newchunk@@Base>
   13648:	ldr	r0, [r4, #12]
   1364c:	add	r1, r0, #1
   13650:	str	r1, [r4, #12]
   13654:	mov	r1, #0
   13658:	strb	r1, [r0]
   1365c:	ldr	r1, [r4, #8]
   13660:	ldr	r0, [r4, #12]
   13664:	cmp	r0, r1
   13668:	bne	13678 <ftello64@plt+0x1e28>
   1366c:	ldrb	r2, [r4, #40]	; 0x28
   13670:	orr	r2, r2, #2
   13674:	strb	r2, [r4, #40]	; 0x28
   13678:	movw	r2, #15232	; 0x3b80
   1367c:	ldr	r3, [r4, #24]
   13680:	movt	r2, #3
   13684:	str	r1, [r2]
   13688:	ldr	r1, [r4, #4]
   1368c:	ldr	r2, [r4, #16]
   13690:	add	r0, r3, r0
   13694:	bic	r0, r0, r3
   13698:	sub	r3, r0, r1
   1369c:	sub	r1, r2, r1
   136a0:	cmp	r3, r1
   136a4:	movhi	r0, r2
   136a8:	str	r0, [r4, #8]
   136ac:	str	r0, [r4, #12]
   136b0:	sub	sp, fp, #24
   136b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   136b8:	push	{r4, sl, fp, lr}
   136bc:	add	fp, sp, #8
   136c0:	cmp	r0, #0
   136c4:	beq	136f0 <ftello64@plt+0x1ea0>
   136c8:	movw	r1, #15072	; 0x3ae0
   136cc:	movt	r1, #3
   136d0:	ldr	r2, [r1]
   136d4:	cmp	r2, #0
   136d8:	beq	136f0 <ftello64@plt+0x1ea0>
   136dc:	ldr	r3, [r0, #4]
   136e0:	orr	r2, r3, r2
   136e4:	str	r2, [r0, #4]
   136e8:	mov	r2, #0
   136ec:	str	r2, [r1]
   136f0:	cmp	r0, #0
   136f4:	beq	13760 <ftello64@plt+0x1f10>
   136f8:	ldr	r1, [r0, #4]
   136fc:	cmp	r1, #0
   13700:	bne	1371c <ftello64@plt+0x1ecc>
   13704:	mov	r1, #2
   13708:	str	r1, [r0, #4]
   1370c:	movw	r1, #15232	; 0x3b80
   13710:	movt	r1, #3
   13714:	ldr	r1, [r1]
   13718:	str	r1, [r0, #12]
   1371c:	movw	ip, #15080	; 0x3ae8
   13720:	movw	lr, #15076	; 0x3ae4
   13724:	movt	ip, #3
   13728:	movt	lr, #3
   1372c:	ldr	r3, [ip]
   13730:	ldr	r1, [lr]
   13734:	orrs	r2, r1, r3
   13738:	popeq	{r4, sl, fp, pc}
   1373c:	ldr	r2, [r0, #44]	; 0x2c
   13740:	ldr	r4, [r0, #48]	; 0x30
   13744:	orr	r2, r2, r3
   13748:	orr	r1, r4, r1
   1374c:	str	r2, [r0, #44]	; 0x2c
   13750:	str	r1, [r0, #48]	; 0x30
   13754:	mov	r0, #0
   13758:	str	r0, [ip]
   1375c:	str	r0, [lr]
   13760:	pop	{r4, sl, fp, pc}
   13764:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13768:	add	fp, sp, #28
   1376c:	sub	sp, sp, #4
   13770:	vpush	{d8-d9}
   13774:	sub	sp, sp, #16
   13778:	movw	sl, #15224	; 0x3b78
   1377c:	mov	r5, r0
   13780:	movw	r7, #12860	; 0x323c
   13784:	mov	r8, r1
   13788:	movw	r6, #95	; 0x5f
   1378c:	movt	sl, #3
   13790:	movt	r7, #3
   13794:	movt	r6, #2
   13798:	ldr	r0, [sl]
   1379c:	ldr	r1, [r7]
   137a0:	str	r0, [sp, #8]
   137a4:	movw	r0, #14876	; 0x3a1c
   137a8:	movt	r0, #3
   137ac:	ldr	r0, [r0]
   137b0:	cmp	r0, #0
   137b4:	movne	r6, r0
   137b8:	cmp	r1, #0
   137bc:	beq	137e0 <ftello64@plt+0x1f90>
   137c0:	movw	r7, #12860	; 0x323c
   137c4:	movt	r7, #3
   137c8:	mov	r0, r6
   137cc:	bl	1152c <strcmp@plt>
   137d0:	cmp	r0, #0
   137d4:	ldrne	r1, [r7, #12]!
   137d8:	cmpne	r1, #0
   137dc:	bne	137c8 <ftello64@plt+0x1f78>
   137e0:	ldr	r0, [r7, #8]
   137e4:	cmp	r0, #0
   137e8:	bne	13808 <ftello64@plt+0x1fb8>
   137ec:	movw	r2, #4921	; 0x1339
   137f0:	mov	r0, #1
   137f4:	mov	r1, #0
   137f8:	mov	r3, r6
   137fc:	movt	r2, #2
   13800:	bl	11634 <error@plt>
   13804:	ldr	r0, [r7, #8]
   13808:	movw	r1, #15276	; 0x3bac
   1380c:	movw	r2, #4974	; 0x136e
   13810:	movw	r9, #15232	; 0x3b80
   13814:	movt	r9, #3
   13818:	movt	r1, #3
   1381c:	movt	r2, #2
   13820:	str	r2, [r1]
   13824:	movw	r1, #13004	; 0x32cc
   13828:	str	r0, [r9]
   1382c:	movw	r0, #4998	; 0x1386
   13830:	movt	r0, #2
   13834:	movt	r1, #3
   13838:	bl	19500 <argp_parse@@Base+0x11e4>
   1383c:	movw	r0, #14912	; 0x3a40
   13840:	movw	r1, #15128	; 0x3b18
   13844:	add	r2, sp, #12
   13848:	mov	r3, #8
   1384c:	movt	r0, #3
   13850:	movt	r1, #3
   13854:	str	r2, [sp]
   13858:	mov	r2, r8
   1385c:	vld1.32	{d16-d17}, [r0]
   13860:	movw	r0, #13012	; 0x32d4
   13864:	movt	r0, #3
   13868:	str	r1, [r0, #16]
   1386c:	vst1.64	{d16-d17}, [r1]
   13870:	movw	r1, #14880	; 0x3a20
   13874:	movt	r1, #3
   13878:	ldr	r1, [r1]
   1387c:	str	r1, [r0, #8]
   13880:	add	r1, sp, #8
   13884:	str	r1, [sp, #4]
   13888:	mov	r1, r5
   1388c:	bl	1831c <argp_parse@@Base>
   13890:	ldr	r0, [sp, #8]
   13894:	movw	r4, #15072	; 0x3ae0
   13898:	movt	r4, #3
   1389c:	cmp	r0, #0
   138a0:	ldrne	r1, [r4]
   138a4:	cmpne	r1, #0
   138a8:	bne	138b8 <ftello64@plt+0x2068>
   138ac:	cmp	r0, #0
   138b0:	bne	138d4 <ftello64@plt+0x2084>
   138b4:	b	1393c <ftello64@plt+0x20ec>
   138b8:	ldr	r2, [r0, #4]
   138bc:	orr	r1, r2, r1
   138c0:	str	r1, [r0, #4]
   138c4:	mov	r1, #0
   138c8:	str	r1, [r4]
   138cc:	cmp	r0, #0
   138d0:	beq	1393c <ftello64@plt+0x20ec>
   138d4:	ldr	r1, [r0, #4]
   138d8:	cmp	r1, #0
   138dc:	bne	138f0 <ftello64@plt+0x20a0>
   138e0:	mov	r1, #2
   138e4:	str	r1, [r0, #4]
   138e8:	ldr	r1, [r9]
   138ec:	str	r1, [r0, #12]
   138f0:	movw	r1, #15080	; 0x3ae8
   138f4:	movw	r2, #15076	; 0x3ae4
   138f8:	movt	r1, #3
   138fc:	movt	r2, #3
   13900:	ldr	r3, [r1]
   13904:	ldr	r7, [r2]
   13908:	orrs	r6, r7, r3
   1390c:	beq	1393c <ftello64@plt+0x20ec>
   13910:	ldr	r6, [r0, #44]	; 0x2c
   13914:	mov	ip, r4
   13918:	ldr	r4, [r0, #48]	; 0x30
   1391c:	orr	r3, r6, r3
   13920:	orr	r7, r4, r7
   13924:	mov	r4, ip
   13928:	str	r3, [r0, #44]	; 0x2c
   1392c:	str	r7, [r0, #48]	; 0x30
   13930:	mov	r0, #0
   13934:	str	r0, [r1]
   13938:	str	r0, [r2]
   1393c:	ldr	r0, [sp, #12]
   13940:	cmp	r0, r5
   13944:	bge	13a10 <ftello64@plt+0x21c0>
   13948:	add	r2, r8, r0, lsl #2
   1394c:	sub	r1, r5, r0
   13950:	add	r0, sp, #8
   13954:	bl	17b60 <ftello64@plt+0x6310>
   13958:	cmp	r0, #0
   1395c:	bne	13974 <ftello64@plt+0x2124>
   13960:	movw	r2, #5007	; 0x138f
   13964:	mov	r0, #1
   13968:	mov	r1, #0
   1396c:	movt	r2, #2
   13970:	bl	11634 <error@plt>
   13974:	ldr	r0, [sp, #8]
   13978:	cmp	r0, #0
   1397c:	ldrne	r1, [r4]
   13980:	cmpne	r1, #0
   13984:	bne	13994 <ftello64@plt+0x2144>
   13988:	cmp	r0, #0
   1398c:	bne	139b0 <ftello64@plt+0x2160>
   13990:	b	13a10 <ftello64@plt+0x21c0>
   13994:	ldr	r2, [r0, #4]
   13998:	orr	r1, r2, r1
   1399c:	str	r1, [r0, #4]
   139a0:	mov	r1, #0
   139a4:	str	r1, [r4]
   139a8:	cmp	r0, #0
   139ac:	beq	13a10 <ftello64@plt+0x21c0>
   139b0:	ldr	r1, [r0, #4]
   139b4:	cmp	r1, #0
   139b8:	bne	139cc <ftello64@plt+0x217c>
   139bc:	mov	r1, #2
   139c0:	str	r1, [r0, #4]
   139c4:	ldr	r1, [r9]
   139c8:	str	r1, [r0, #12]
   139cc:	movw	r1, #15080	; 0x3ae8
   139d0:	movw	r2, #15076	; 0x3ae4
   139d4:	movt	r1, #3
   139d8:	movt	r2, #3
   139dc:	ldr	r3, [r1]
   139e0:	ldr	r7, [r2]
   139e4:	orrs	r6, r7, r3
   139e8:	beq	13a10 <ftello64@plt+0x21c0>
   139ec:	ldr	r6, [r0, #44]	; 0x2c
   139f0:	ldr	r5, [r0, #48]	; 0x30
   139f4:	orr	r3, r6, r3
   139f8:	orr	r7, r5, r7
   139fc:	str	r3, [r0, #44]	; 0x2c
   13a00:	str	r7, [r0, #48]	; 0x30
   13a04:	mov	r0, #0
   13a08:	str	r0, [r1]
   13a0c:	str	r0, [r2]
   13a10:	ldr	r0, [sl]
   13a14:	cmp	r0, #0
   13a18:	bne	13b20 <ftello64@plt+0x22d0>
   13a1c:	movw	r0, #14928	; 0x3a50
   13a20:	movt	r0, #3
   13a24:	ldr	r0, [r0]
   13a28:	blx	r0
   13a2c:	mov	r4, r0
   13a30:	cmp	r0, #0
   13a34:	bne	13a4c <ftello64@plt+0x21fc>
   13a38:	movw	r2, #5025	; 0x13a1
   13a3c:	mov	r0, #1
   13a40:	mov	r1, #0
   13a44:	movt	r2, #2
   13a48:	bl	11634 <error@plt>
   13a4c:	movw	r5, #15228	; 0x3b7c
   13a50:	movw	r8, #4505	; 0x1199
   13a54:	vmov.i32	q4, #0	; 0x00000000
   13a58:	add	r6, r4, #4
   13a5c:	mov	r4, #0
   13a60:	mov	r7, #2
   13a64:	movt	r5, #3
   13a68:	movt	r8, #2
   13a6c:	b	13aac <ftello64@plt+0x225c>
   13a70:	ldr	r1, [r5]
   13a74:	rsb	r1, r1, r1, lsl #3
   13a78:	add	r0, r0, r1, lsl #3
   13a7c:	sub	r1, r0, #20
   13a80:	str	r4, [r0, #-4]
   13a84:	vst1.32	{d8-d9}, [r1]
   13a88:	sub	r1, r0, #36	; 0x24
   13a8c:	vst1.32	{d8-d9}, [r1]
   13a90:	sub	r1, r0, #52	; 0x34
   13a94:	vst1.32	{d8-d9}, [r1]
   13a98:	ldr	r1, [r6], #8
   13a9c:	str	r1, [r0, #-56]	; 0xffffffc8
   13aa0:	str	r7, [r0, #-52]	; 0xffffffcc
   13aa4:	ldr	r1, [r9]
   13aa8:	str	r1, [r0, #-44]	; 0xffffffd4
   13aac:	ldr	r0, [r6, #-4]
   13ab0:	cmp	r0, #0
   13ab4:	bne	13ac4 <ftello64@plt+0x2274>
   13ab8:	ldr	r0, [r6]
   13abc:	cmp	r0, #0
   13ac0:	beq	13b08 <ftello64@plt+0x22b8>
   13ac4:	ldr	r0, [r5]
   13ac8:	add	r1, r0, #1
   13acc:	ldr	r0, [sl]
   13ad0:	str	r1, [r5]
   13ad4:	rsb	r1, r1, r1, lsl #3
   13ad8:	lsl	r1, r1, #3
   13adc:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   13ae0:	cmp	r0, #0
   13ae4:	str	r0, [sl]
   13ae8:	bne	13a70 <ftello64@plt+0x2220>
   13aec:	bl	116e8 <__errno_location@plt>
   13af0:	ldr	r1, [r0]
   13af4:	mov	r0, #1
   13af8:	mov	r2, r8
   13afc:	bl	11634 <error@plt>
   13b00:	ldr	r0, [sl]
   13b04:	b	13a70 <ftello64@plt+0x2220>
   13b08:	ldr	r1, [r5]
   13b0c:	ldr	r0, [sl]
   13b10:	movw	r3, #15152	; 0x3b30
   13b14:	mov	r2, #56	; 0x38
   13b18:	movt	r3, #1
   13b1c:	bl	117d8 <qsort@plt>
   13b20:	sub	sp, fp, #48	; 0x30
   13b24:	vpop	{d8-d9}
   13b28:	add	sp, sp, #4
   13b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b30:	ldr	r1, [r1]
   13b34:	ldr	r0, [r0]
   13b38:	b	1152c <strcmp@plt>
   13b3c:	push	{r4, r5, r6, r7, fp, lr}
   13b40:	add	fp, sp, #16
   13b44:	sub	sp, sp, #8
   13b48:	mov	r6, r2
   13b4c:	ldr	r2, [r2, #28]
   13b50:	sub	r3, r0, #65	; 0x41
   13b54:	mov	r4, r1
   13b58:	mov	r1, r0
   13b5c:	mov	r0, #7
   13b60:	cmp	r3, #53	; 0x35
   13b64:	ldr	r5, [r2]
   13b68:	bhi	13cb8 <ftello64@plt+0x2468>
   13b6c:	add	r1, pc, #0
   13b70:	ldr	pc, [r1, r3, lsl #2]
   13b74:	muleq	r1, r8, sp
   13b78:	andeq	r3, r1, ip, asr #24
   13b7c:	andeq	r4, r1, r8, lsl r1
   13b80:	andeq	r4, r1, r8, lsl r1
   13b84:	andeq	r4, r1, r8, lsl r1
   13b88:	andeq	r3, r1, r4, lsl #28
   13b8c:	andeq	r4, r1, r8, lsl r1
   13b90:	andeq	r4, r1, r8, lsl r1
   13b94:	andeq	r4, r1, r8, lsl r1
   13b98:	andeq	r4, r1, r8, lsl r1
   13b9c:	andeq	r4, r1, r8, lsl r1
   13ba0:	andeq	r4, r1, r8, lsl r1
   13ba4:	andeq	r3, r1, r4, lsl lr
   13ba8:	andeq	r4, r1, r8, lsl r1
   13bac:	andeq	r4, r1, r8, lsl r1
   13bb0:	andeq	r4, r1, r8, lsl r1
   13bb4:	andeq	r4, r1, r8, lsl r1
   13bb8:	andeq	r4, r1, r8, lsl r1
   13bbc:	andeq	r4, r1, r8, lsl r1
   13bc0:	andeq	r4, r1, r8, lsl r1
   13bc4:	andeq	r4, r1, r8, lsl r1
   13bc8:	andeq	r4, r1, r8, lsl r1
   13bcc:	andeq	r4, r1, r8, lsl r1
   13bd0:	andeq	r4, r1, r8, lsl r1
   13bd4:	andeq	r4, r1, r8, lsl r1
   13bd8:	andeq	r4, r1, r8, lsl r1
   13bdc:	andeq	r4, r1, r8, lsl r1
   13be0:	andeq	r4, r1, r8, lsl r1
   13be4:	andeq	r4, r1, r8, lsl r1
   13be8:	andeq	r4, r1, r8, lsl r1
   13bec:	andeq	r4, r1, r8, lsl r1
   13bf0:	andeq	r4, r1, r8, lsl r1
   13bf4:	andeq	r3, r1, r4, lsr #28
   13bf8:	andeq	r3, r1, ip, asr #24
   13bfc:	andeq	r4, r1, r8, lsl r1
   13c00:	andeq	r3, r1, ip, ror #25
   13c04:	andeq	r4, r1, r8, lsl r1
   13c08:	andeq	r4, r1, r8, lsl r1
   13c0c:	andeq	r4, r1, r8, lsl r1
   13c10:	andeq	r4, r1, r8, lsl r1
   13c14:	andeq	r3, r1, r4, lsr lr
   13c18:	andeq	r4, r1, r8, lsl r1
   13c1c:	andeq	r4, r1, r8, lsl r1
   13c20:	andeq	r3, r1, ip, ror pc
   13c24:	andeq	r3, r1, r8, lsl #31
   13c28:	andeq	r4, r1, r8, lsl r1
   13c2c:	andeq	r4, r1, r8, lsl r1
   13c30:	andeq	r3, r1, ip, ror #25
   13c34:	andeq	r4, r1, r8, lsl r1
   13c38:	andeq	r4, r1, r8, lsl r1
   13c3c:	strdeq	r3, [r1], -r4
   13c40:	andeq	r4, r1, r8, lsl r1
   13c44:	andeq	r4, r1, r8, lsl r1
   13c48:	andeq	r4, r1, r8, asr r0
   13c4c:	cmp	r5, #0
   13c50:	bne	13c74 <ftello64@plt+0x2424>
   13c54:	movw	r2, #4550	; 0x11c6
   13c58:	movw	r3, #4659	; 0x1233
   13c5c:	mov	r0, #1
   13c60:	mov	r1, #0
   13c64:	str	r4, [sp]
   13c68:	movt	r2, #2
   13c6c:	movt	r3, #2
   13c70:	bl	11634 <error@plt>
   13c74:	ldr	r0, [r5, #4]
   13c78:	tst	r0, #64	; 0x40
   13c7c:	beq	13ca8 <ftello64@plt+0x2458>
   13c80:	ldr	r0, [r5]
   13c84:	movw	r2, #4585	; 0x11e9
   13c88:	movw	r3, #4659	; 0x1233
   13c8c:	mov	r1, #0
   13c90:	movt	r2, #2
   13c94:	movt	r3, #2
   13c98:	str	r0, [sp]
   13c9c:	mov	r0, #1
   13ca0:	bl	11634 <error@plt>
   13ca4:	ldr	r0, [r5, #4]
   13ca8:	orr	r0, r0, #64	; 0x40
   13cac:	str	r4, [r5, #32]
   13cb0:	str	r0, [r5, #4]
   13cb4:	b	14114 <ftello64@plt+0x28c4>
   13cb8:	sub	r3, r1, #256	; 0x100
   13cbc:	cmp	r3, #3
   13cc0:	bhi	13d7c <ftello64@plt+0x252c>
   13cc4:	add	r0, pc, #0
   13cc8:	ldr	pc, [r0, r3, lsl #2]
   13ccc:	ldrdeq	r3, [r1], -ip
   13cd0:	andeq	r4, r1, ip, rrx
   13cd4:	andeq	r4, r1, ip, lsl #1
   13cd8:	ldrdeq	r4, [r1], -r0
   13cdc:	mov	r0, r5
   13ce0:	mov	r1, r4
   13ce4:	bl	130ac <ftello64@plt+0x185c>
   13ce8:	b	14114 <ftello64@plt+0x28c4>
   13cec:	cmp	r5, #0
   13cf0:	bne	13d14 <ftello64@plt+0x24c4>
   13cf4:	movw	r2, #4550	; 0x11c6
   13cf8:	movw	r3, #4632	; 0x1218
   13cfc:	mov	r0, #1
   13d00:	mov	r1, #0
   13d04:	str	r4, [sp]
   13d08:	movt	r2, #2
   13d0c:	movt	r3, #2
   13d10:	bl	11634 <error@plt>
   13d14:	ldr	r0, [r5, #4]
   13d18:	tst	r0, #32
   13d1c:	beq	13d48 <ftello64@plt+0x24f8>
   13d20:	ldr	r0, [r5]
   13d24:	movw	r2, #4585	; 0x11e9
   13d28:	movw	r3, #4632	; 0x1218
   13d2c:	mov	r1, #0
   13d30:	movt	r2, #2
   13d34:	movt	r3, #2
   13d38:	str	r0, [sp]
   13d3c:	mov	r0, #1
   13d40:	bl	11634 <error@plt>
   13d44:	ldr	r0, [r5, #4]
   13d48:	orr	r0, r0, #544	; 0x220
   13d4c:	str	r4, [r5, #28]
   13d50:	str	r0, [r5, #4]
   13d54:	movw	r0, #15080	; 0x3ae8
   13d58:	movt	r0, #3
   13d5c:	ldr	r1, [r0]
   13d60:	orr	r1, r1, #16
   13d64:	str	r1, [r0]
   13d68:	movw	r0, #15076	; 0x3ae4
   13d6c:	movt	r0, #3
   13d70:	ldr	r1, [r0]
   13d74:	bic	r1, r1, #16
   13d78:	b	14110 <ftello64@plt+0x28c0>
   13d7c:	movw	r3, #3
   13d80:	movt	r3, #256	; 0x100
   13d84:	cmp	r1, r3
   13d88:	bne	14118 <ftello64@plt+0x28c8>
   13d8c:	ldr	r0, [r6, #32]
   13d90:	str	r2, [r0]
   13d94:	b	14114 <ftello64@plt+0x28c4>
   13d98:	cmp	r5, #0
   13d9c:	bne	13dc0 <ftello64@plt+0x2570>
   13da0:	movw	r2, #4550	; 0x11c6
   13da4:	movw	r3, #65103	; 0xfe4f
   13da8:	mov	r0, #1
   13dac:	mov	r1, #0
   13db0:	str	r4, [sp]
   13db4:	movt	r2, #2
   13db8:	movt	r3, #1
   13dbc:	bl	11634 <error@plt>
   13dc0:	ldr	r0, [r5, #4]
   13dc4:	tst	r0, #8
   13dc8:	beq	13df4 <ftello64@plt+0x25a4>
   13dcc:	ldr	r0, [r5]
   13dd0:	movw	r2, #4585	; 0x11e9
   13dd4:	movw	r3, #65103	; 0xfe4f
   13dd8:	mov	r1, #0
   13ddc:	movt	r2, #2
   13de0:	movt	r3, #1
   13de4:	str	r0, [sp]
   13de8:	mov	r0, #1
   13dec:	bl	11634 <error@plt>
   13df0:	ldr	r0, [r5, #4]
   13df4:	orr	r0, r0, #8
   13df8:	str	r4, [r5, #20]
   13dfc:	str	r0, [r5, #4]
   13e00:	b	14114 <ftello64@plt+0x28c4>
   13e04:	mov	r0, r5
   13e08:	mov	r1, r4
   13e0c:	bl	13260 <ftello64@plt+0x1a10>
   13e10:	b	14114 <ftello64@plt+0x28c4>
   13e14:	mov	r0, r5
   13e18:	mov	r1, r4
   13e1c:	bl	12fdc <ftello64@plt+0x178c>
   13e20:	b	14114 <ftello64@plt+0x28c4>
   13e24:	movw	r0, #15236	; 0x3b84
   13e28:	mov	r1, #1
   13e2c:	movt	r0, #3
   13e30:	b	14110 <ftello64@plt+0x28c0>
   13e34:	cmp	r5, #0
   13e38:	beq	13e64 <ftello64@plt+0x2614>
   13e3c:	movw	r0, #15072	; 0x3ae0
   13e40:	movt	r0, #3
   13e44:	ldr	r1, [r0]
   13e48:	cmp	r1, #0
   13e4c:	beq	13e64 <ftello64@plt+0x2614>
   13e50:	ldr	r2, [r5, #4]
   13e54:	orr	r1, r2, r1
   13e58:	str	r1, [r5, #4]
   13e5c:	mov	r1, #0
   13e60:	str	r1, [r0]
   13e64:	cmp	r5, #0
   13e68:	beq	13ed4 <ftello64@plt+0x2684>
   13e6c:	ldr	r0, [r5, #4]
   13e70:	cmp	r0, #0
   13e74:	bne	13e90 <ftello64@plt+0x2640>
   13e78:	mov	r0, #2
   13e7c:	str	r0, [r5, #4]
   13e80:	movw	r0, #15232	; 0x3b80
   13e84:	movt	r0, #3
   13e88:	ldr	r0, [r0]
   13e8c:	str	r0, [r5, #12]
   13e90:	movw	ip, #15080	; 0x3ae8
   13e94:	movw	r1, #15076	; 0x3ae4
   13e98:	movt	ip, #3
   13e9c:	movt	r1, #3
   13ea0:	ldr	r2, [ip]
   13ea4:	ldr	r3, [r1]
   13ea8:	orrs	r7, r3, r2
   13eac:	beq	13ed4 <ftello64@plt+0x2684>
   13eb0:	ldr	r0, [r5, #48]	; 0x30
   13eb4:	ldr	r7, [r5, #44]	; 0x2c
   13eb8:	orr	r2, r7, r2
   13ebc:	orr	r0, r0, r3
   13ec0:	str	r2, [r5, #44]	; 0x2c
   13ec4:	str	r0, [r5, #48]	; 0x30
   13ec8:	mov	r0, #0
   13ecc:	str	r0, [ip]
   13ed0:	str	r0, [r1]
   13ed4:	movw	r0, #15240	; 0x3b88
   13ed8:	movw	r5, #15228	; 0x3b7c
   13edc:	mov	r1, #1
   13ee0:	movw	r7, #15224	; 0x3b78
   13ee4:	movt	r0, #3
   13ee8:	movt	r5, #3
   13eec:	movt	r7, #3
   13ef0:	str	r1, [r0]
   13ef4:	ldr	r0, [r5]
   13ef8:	add	r1, r0, #1
   13efc:	ldr	r0, [r7]
   13f00:	str	r1, [r5]
   13f04:	rsb	r1, r1, r1, lsl #3
   13f08:	lsl	r1, r1, #3
   13f0c:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   13f10:	cmp	r0, #0
   13f14:	str	r0, [r7]
   13f18:	bne	13f38 <ftello64@plt+0x26e8>
   13f1c:	bl	116e8 <__errno_location@plt>
   13f20:	ldr	r1, [r0]
   13f24:	movw	r2, #4505	; 0x1199
   13f28:	mov	r0, #1
   13f2c:	movt	r2, #2
   13f30:	bl	11634 <error@plt>
   13f34:	ldr	r0, [r7]
   13f38:	ldr	r1, [r5]
   13f3c:	vmov.i32	q8, #0	; 0x00000000
   13f40:	rsb	r1, r1, r1, lsl #3
   13f44:	add	r1, r0, r1, lsl #3
   13f48:	mov	r0, #0
   13f4c:	str	r4, [r1, #-56]!	; 0xffffffc8
   13f50:	add	r2, r1, #36	; 0x24
   13f54:	str	r0, [r1, #52]	; 0x34
   13f58:	vst1.32	{d16-d17}, [r2]
   13f5c:	add	r2, r1, #20
   13f60:	vst1.32	{d16-d17}, [r2]
   13f64:	add	r2, r1, #4
   13f68:	vst1.32	{d16-d17}, [r2]
   13f6c:	ldr	r2, [r6, #28]
   13f70:	str	r1, [r2]
   13f74:	sub	sp, fp, #16
   13f78:	pop	{r4, r5, r6, r7, fp, pc}
   13f7c:	movw	r0, #15248	; 0x3b90
   13f80:	movt	r0, #3
   13f84:	b	14060 <ftello64@plt+0x2810>
   13f88:	cmp	r5, #0
   13f8c:	bne	13fb0 <ftello64@plt+0x2760>
   13f90:	movw	r2, #4550	; 0x11c6
   13f94:	movw	r3, #4624	; 0x1210
   13f98:	mov	r0, #1
   13f9c:	mov	r1, #0
   13fa0:	str	r4, [sp]
   13fa4:	movt	r2, #2
   13fa8:	movt	r3, #2
   13fac:	bl	11634 <error@plt>
   13fb0:	ldr	r0, [r5, #4]
   13fb4:	tst	r0, #16
   13fb8:	beq	13fe4 <ftello64@plt+0x2794>
   13fbc:	ldr	r0, [r5]
   13fc0:	movw	r2, #4585	; 0x11e9
   13fc4:	movw	r3, #4624	; 0x1210
   13fc8:	mov	r1, #0
   13fcc:	movt	r2, #2
   13fd0:	movt	r3, #2
   13fd4:	str	r0, [sp]
   13fd8:	mov	r0, #1
   13fdc:	bl	11634 <error@plt>
   13fe0:	ldr	r0, [r5, #4]
   13fe4:	orr	r0, r0, #16
   13fe8:	str	r4, [r5, #24]
   13fec:	str	r0, [r5, #4]
   13ff0:	b	14114 <ftello64@plt+0x28c4>
   13ff4:	movw	r5, #12860	; 0x323c
   13ff8:	movt	r5, #3
   13ffc:	ldr	r1, [r5]
   14000:	cmp	r1, #0
   14004:	beq	14030 <ftello64@plt+0x27e0>
   14008:	movw	r5, #12860	; 0x323c
   1400c:	movw	r4, #2392	; 0x958
   14010:	movt	r5, #3
   14014:	movt	r4, #2
   14018:	mov	r0, r4
   1401c:	bl	1152c <strcmp@plt>
   14020:	cmp	r0, #0
   14024:	ldrne	r1, [r5, #12]!
   14028:	cmpne	r1, #0
   1402c:	bne	14018 <ftello64@plt+0x27c8>
   14030:	ldr	r0, [r5, #8]
   14034:	cmp	r0, #0
   14038:	bne	14198 <ftello64@plt+0x2948>
   1403c:	movw	r2, #4921	; 0x1339
   14040:	movw	r3, #2392	; 0x958
   14044:	mov	r0, #1
   14048:	mov	r1, #0
   1404c:	movt	r2, #2
   14050:	movt	r3, #2
   14054:	b	14190 <ftello64@plt+0x2940>
   14058:	movw	r0, #15244	; 0x3b8c
   1405c:	movt	r0, #3
   14060:	ldr	r1, [r0]
   14064:	add	r1, r1, #1
   14068:	b	14110 <ftello64@plt+0x28c0>
   1406c:	cmp	r4, #0
   14070:	beq	14120 <ftello64@plt+0x28d0>
   14074:	ldrb	r0, [r4]
   14078:	cmp	r0, #64	; 0x40
   1407c:	bne	1413c <ftello64@plt+0x28ec>
   14080:	add	r0, r4, #1
   14084:	bl	134b0 <ftello64@plt+0x1c60>
   14088:	b	14114 <ftello64@plt+0x28c4>
   1408c:	movw	r0, #15072	; 0x3ae0
   14090:	cmp	r5, #0
   14094:	movt	r0, #3
   14098:	addne	r0, r5, #4
   1409c:	ldr	r1, [r0]
   140a0:	orr	r1, r1, #512	; 0x200
   140a4:	str	r1, [r0]
   140a8:	movw	r0, #15080	; 0x3ae8
   140ac:	movt	r0, #3
   140b0:	ldr	r1, [r0]
   140b4:	orr	r1, r1, #65	; 0x41
   140b8:	str	r1, [r0]
   140bc:	movw	r0, #15076	; 0x3ae4
   140c0:	movt	r0, #3
   140c4:	ldr	r1, [r0]
   140c8:	bic	r1, r1, #65	; 0x41
   140cc:	b	14110 <ftello64@plt+0x28c0>
   140d0:	movw	r0, #15072	; 0x3ae0
   140d4:	cmp	r5, #0
   140d8:	movt	r0, #3
   140dc:	addne	r0, r5, #4
   140e0:	ldr	r1, [r0]
   140e4:	orr	r1, r1, #512	; 0x200
   140e8:	str	r1, [r0]
   140ec:	movw	r0, #15076	; 0x3ae4
   140f0:	movt	r0, #3
   140f4:	ldr	r1, [r0]
   140f8:	orr	r1, r1, #1
   140fc:	str	r1, [r0]
   14100:	movw	r0, #15080	; 0x3ae8
   14104:	movt	r0, #3
   14108:	ldr	r1, [r0]
   1410c:	bic	r1, r1, #1
   14110:	str	r1, [r0]
   14114:	mov	r0, #0
   14118:	sub	sp, fp, #16
   1411c:	pop	{r4, r5, r6, r7, fp, pc}
   14120:	movw	r0, #14876	; 0x3a1c
   14124:	movw	r4, #95	; 0x5f
   14128:	movt	r0, #3
   1412c:	movt	r4, #2
   14130:	ldr	r0, [r0]
   14134:	cmp	r0, #0
   14138:	movne	r4, r0
   1413c:	movw	r5, #12860	; 0x323c
   14140:	movt	r5, #3
   14144:	ldr	r1, [r5]
   14148:	cmp	r1, #0
   1414c:	beq	14170 <ftello64@plt+0x2920>
   14150:	movw	r5, #12860	; 0x323c
   14154:	movt	r5, #3
   14158:	mov	r0, r4
   1415c:	bl	1152c <strcmp@plt>
   14160:	cmp	r0, #0
   14164:	ldrne	r1, [r5, #12]!
   14168:	cmpne	r1, #0
   1416c:	bne	14158 <ftello64@plt+0x2908>
   14170:	ldr	r0, [r5, #8]
   14174:	cmp	r0, #0
   14178:	bne	14198 <ftello64@plt+0x2948>
   1417c:	movw	r2, #4921	; 0x1339
   14180:	mov	r0, #1
   14184:	mov	r1, #0
   14188:	mov	r3, r4
   1418c:	movt	r2, #2
   14190:	bl	11634 <error@plt>
   14194:	ldr	r0, [r5, #8]
   14198:	movw	r1, #15232	; 0x3b80
   1419c:	movt	r1, #3
   141a0:	str	r0, [r1]
   141a4:	b	14114 <ftello64@plt+0x28c4>
   141a8:	movw	r2, #4
   141ac:	movt	r2, #512	; 0x200
   141b0:	cmp	r0, r2
   141b4:	movne	r0, r1
   141b8:	bxne	lr
   141bc:	movw	r0, #5623	; 0x15f7
   141c0:	movt	r0, #2
   141c4:	b	11aa8 <ftello64@plt+0x258>
   141c8:	bx	lr
   141cc:	push	{r4, r5, r6, sl, fp, lr}
   141d0:	add	fp, sp, #16
   141d4:	cmp	r1, #1
   141d8:	blt	1421c <ftello64@plt+0x29cc>
   141dc:	mov	r4, r0
   141e0:	ldr	r0, [r2]
   141e4:	mov	r5, r2
   141e8:	mov	r6, r1
   141ec:	bl	12c4c <ftello64@plt+0x13fc>
   141f0:	cmp	r0, #0
   141f4:	mov	r1, #1
   141f8:	movweq	r1, #2
   141fc:	cmp	r1, r6
   14200:	popge	{r4, r5, r6, sl, fp, pc}
   14204:	ldr	r0, [r5, r1, lsl #2]
   14208:	mov	r1, #0
   1420c:	str	r0, [r4, #16]
   14210:	mov	r0, r4
   14214:	pop	{r4, r5, r6, sl, fp, lr}
   14218:	b	15dec <ftello64@plt+0x459c>
   1421c:	pop	{r4, r5, r6, sl, fp, pc}
   14220:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14224:	add	fp, sp, #24
   14228:	cmp	r1, #0
   1422c:	movne	r0, r2
   14230:	ldr	r4, [r0]
   14234:	mov	r0, r4
   14238:	bl	12c4c <ftello64@plt+0x13fc>
   1423c:	mov	r5, r0
   14240:	cmp	r0, #0
   14244:	bne	14264 <ftello64@plt+0x2a14>
   14248:	bl	116e8 <__errno_location@plt>
   1424c:	ldr	r1, [r0]
   14250:	movw	r2, #6235	; 0x185b
   14254:	mov	r0, #1
   14258:	mov	r3, r4
   1425c:	movt	r2, #2
   14260:	bl	11634 <error@plt>
   14264:	ldr	r1, [r5, #4]
   14268:	ldrb	r0, [r1]
   1426c:	cmp	r0, #0
   14270:	beq	14300 <ftello64@plt+0x2ab0>
   14274:	movw	r8, #13472	; 0x34a0
   14278:	movw	r6, #15264	; 0x3ba0
   1427c:	movw	r7, #15252	; 0x3b94
   14280:	add	r4, r1, #1
   14284:	mov	r5, #1
   14288:	mov	r9, #0
   1428c:	movt	r8, #3
   14290:	movt	r6, #3
   14294:	movt	r7, #3
   14298:	b	142c4 <ftello64@plt+0x2a74>
   1429c:	ldr	r1, [r8]
   142a0:	ldr	r2, [r1]
   142a4:	add	r2, r2, #1
   142a8:	str	r2, [r1]
   142ac:	ldr	r1, [r6]
   142b0:	bl	117a8 <putc@plt>
   142b4:	str	r5, [r7]
   142b8:	ldrb	r0, [r4], #1
   142bc:	cmp	r0, #0
   142c0:	beq	14300 <ftello64@plt+0x2ab0>
   142c4:	uxtb	r0, r0
   142c8:	cmp	r0, #9
   142cc:	beq	142e4 <ftello64@plt+0x2a94>
   142d0:	cmp	r0, #10
   142d4:	bne	1429c <ftello64@plt+0x2a4c>
   142d8:	ldr	r1, [r8]
   142dc:	str	r9, [r1]
   142e0:	b	142ac <ftello64@plt+0x2a5c>
   142e4:	ldr	r1, [r8]
   142e8:	ldr	r2, [r1]
   142ec:	asr	r3, r2, #31
   142f0:	add	r2, r2, r3, lsr #29
   142f4:	bic	r2, r2, #7
   142f8:	add	r2, r2, #8
   142fc:	b	142a8 <ftello64@plt+0x2a58>
   14300:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14304:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14308:	add	fp, sp, #24
   1430c:	cmp	r1, #0
   14310:	movne	r0, r2
   14314:	ldr	r4, [r0]
   14318:	mov	r0, r4
   1431c:	bl	12c4c <ftello64@plt+0x13fc>
   14320:	mov	r5, r0
   14324:	cmp	r0, #0
   14328:	bne	14348 <ftello64@plt+0x2af8>
   1432c:	bl	116e8 <__errno_location@plt>
   14330:	ldr	r1, [r0]
   14334:	movw	r2, #6235	; 0x185b
   14338:	mov	r0, #1
   1433c:	mov	r3, r4
   14340:	movt	r2, #2
   14344:	bl	11634 <error@plt>
   14348:	ldr	r1, [r5, #8]
   1434c:	ldrb	r0, [r1]
   14350:	cmp	r0, #0
   14354:	beq	143e4 <ftello64@plt+0x2b94>
   14358:	movw	r8, #13472	; 0x34a0
   1435c:	movw	r6, #15264	; 0x3ba0
   14360:	movw	r7, #15252	; 0x3b94
   14364:	add	r4, r1, #1
   14368:	mov	r5, #1
   1436c:	mov	r9, #0
   14370:	movt	r8, #3
   14374:	movt	r6, #3
   14378:	movt	r7, #3
   1437c:	b	143a8 <ftello64@plt+0x2b58>
   14380:	ldr	r1, [r8]
   14384:	ldr	r2, [r1]
   14388:	add	r2, r2, #1
   1438c:	str	r2, [r1]
   14390:	ldr	r1, [r6]
   14394:	bl	117a8 <putc@plt>
   14398:	str	r5, [r7]
   1439c:	ldrb	r0, [r4], #1
   143a0:	cmp	r0, #0
   143a4:	beq	143e4 <ftello64@plt+0x2b94>
   143a8:	uxtb	r0, r0
   143ac:	cmp	r0, #9
   143b0:	beq	143c8 <ftello64@plt+0x2b78>
   143b4:	cmp	r0, #10
   143b8:	bne	14380 <ftello64@plt+0x2b30>
   143bc:	ldr	r1, [r8]
   143c0:	str	r9, [r1]
   143c4:	b	14390 <ftello64@plt+0x2b40>
   143c8:	ldr	r1, [r8]
   143cc:	ldr	r2, [r1]
   143d0:	asr	r3, r2, #31
   143d4:	add	r2, r2, r3, lsr #29
   143d8:	bic	r2, r2, #7
   143dc:	add	r2, r2, #8
   143e0:	b	1438c <ftello64@plt+0x2b3c>
   143e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   143e8:	cmp	r1, #0
   143ec:	bxeq	lr
   143f0:	push	{r4, r5, r6, r7, fp, lr}
   143f4:	add	fp, sp, #16
   143f8:	movw	r1, #12860	; 0x323c
   143fc:	mov	r5, r0
   14400:	movt	r1, #3
   14404:	ldr	r6, [r5]
   14408:	ldr	r0, [r1]
   1440c:	cmp	r0, #0
   14410:	beq	14440 <ftello64@plt+0x2bf0>
   14414:	mov	r4, r2
   14418:	add	r7, r1, #12
   1441c:	str	r0, [r5]
   14420:	mov	r1, #0
   14424:	ldr	r0, [r4]
   14428:	str	r0, [r5, #16]
   1442c:	mov	r0, r5
   14430:	bl	15dec <ftello64@plt+0x459c>
   14434:	ldr	r0, [r7], #12
   14438:	cmp	r0, #0
   1443c:	bne	1441c <ftello64@plt+0x2bcc>
   14440:	str	r6, [r5]
   14444:	pop	{r4, r5, r6, r7, fp, lr}
   14448:	bx	lr
   1444c:	movw	r3, #15244	; 0x3b8c
   14450:	movt	r3, #3
   14454:	ldr	r3, [r3]
   14458:	clz	r3, r3
   1445c:	lsr	r3, r3, #5
   14460:	cmp	r3, r1
   14464:	bxge	lr
   14468:	ldr	r1, [r2, r3, lsl #2]
   1446c:	str	r1, [r0, #16]
   14470:	mov	r1, #0
   14474:	b	15dec <ftello64@plt+0x459c>
   14478:	push	{fp, lr}
   1447c:	mov	fp, sp
   14480:	movw	r0, #13472	; 0x34a0
   14484:	mov	r1, #0
   14488:	movt	r0, #3
   1448c:	ldr	r0, [r0]
   14490:	str	r1, [r0]
   14494:	movw	r0, #15264	; 0x3ba0
   14498:	movt	r0, #3
   1449c:	ldr	r1, [r0]
   144a0:	mov	r0, #10
   144a4:	bl	117a8 <putc@plt>
   144a8:	movw	r0, #15252	; 0x3b94
   144ac:	mov	r1, #1
   144b0:	movt	r0, #3
   144b4:	str	r1, [r0]
   144b8:	pop	{fp, pc}
   144bc:	push	{fp, lr}
   144c0:	mov	fp, sp
   144c4:	movw	r0, #13472	; 0x34a0
   144c8:	movt	r0, #3
   144cc:	ldr	r0, [r0]
   144d0:	ldr	r1, [r0]
   144d4:	asr	r2, r1, #31
   144d8:	add	r1, r1, r2, lsr #29
   144dc:	bic	r1, r1, #7
   144e0:	add	r1, r1, #8
   144e4:	str	r1, [r0]
   144e8:	movw	r0, #15264	; 0x3ba0
   144ec:	movt	r0, #3
   144f0:	ldr	r1, [r0]
   144f4:	mov	r0, #9
   144f8:	bl	117a8 <putc@plt>
   144fc:	movw	r0, #15252	; 0x3b94
   14500:	mov	r1, #1
   14504:	movt	r0, #3
   14508:	str	r1, [r0]
   1450c:	pop	{fp, pc}
   14510:	push	{r4, r5, r6, sl, fp, lr}
   14514:	add	fp, sp, #16
   14518:	sub	sp, sp, #8
   1451c:	cmp	r1, #2
   14520:	blt	14588 <ftello64@plt+0x2d38>
   14524:	mov	r5, r0
   14528:	ldr	r0, [r2]
   1452c:	mov	r4, r2
   14530:	add	r1, sp, #4
   14534:	mov	r2, #10
   14538:	bl	116b8 <strtoul@plt>
   1453c:	mov	r6, r0
   14540:	ldr	r0, [sp, #4]
   14544:	ldrb	r0, [r0]
   14548:	cmp	r0, #0
   1454c:	beq	14564 <ftello64@plt+0x2d14>
   14550:	movw	r2, #6256	; 0x1870
   14554:	mov	r0, #1
   14558:	mov	r1, #0
   1455c:	movt	r2, #2
   14560:	bl	11634 <error@plt>
   14564:	cmp	r6, #0
   14568:	beq	14588 <ftello64@plt+0x2d38>
   1456c:	ldr	r0, [r4, #4]
   14570:	mov	r1, #0
   14574:	str	r0, [r5, #16]
   14578:	mov	r0, r5
   1457c:	bl	15dec <ftello64@plt+0x459c>
   14580:	subs	r6, r6, #1
   14584:	bne	1456c <ftello64@plt+0x2d1c>
   14588:	sub	sp, fp, #16
   1458c:	pop	{r4, r5, r6, sl, fp, pc}
   14590:	ldr	r3, [r0, #12]
   14594:	clz	r3, r3
   14598:	lsr	r3, r3, #5
   1459c:	cmp	r3, r1
   145a0:	bxge	lr
   145a4:	ldr	r1, [r2, r3, lsl #2]
   145a8:	str	r1, [r0, #16]
   145ac:	mov	r1, #0
   145b0:	b	15dec <ftello64@plt+0x459c>
   145b4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   145b8:	add	fp, sp, #24
   145bc:	sub	sp, sp, #8
   145c0:	mov	r6, r1
   145c4:	movw	r1, #15240	; 0x3b88
   145c8:	mov	r4, r0
   145cc:	movw	r0, #15236	; 0x3b84
   145d0:	mov	r8, r2
   145d4:	mov	r5, #1
   145d8:	movt	r0, #3
   145dc:	movt	r1, #3
   145e0:	ldr	r0, [r0]
   145e4:	ldr	r1, [r1]
   145e8:	orrs	r0, r1, r0
   145ec:	beq	14618 <ftello64@plt+0x2dc8>
   145f0:	eor	r0, r5, #1
   145f4:	cmp	r0, r6
   145f8:	bge	14610 <ftello64@plt+0x2dc0>
   145fc:	ldr	r0, [r8, r0, lsl #2]
   14600:	mov	r1, #0
   14604:	str	r0, [r4, #16]
   14608:	mov	r0, r4
   1460c:	bl	15dec <ftello64@plt+0x459c>
   14610:	sub	sp, fp, #24
   14614:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14618:	movw	r0, #64729	; 0xfcd9
   1461c:	mov	r5, #0
   14620:	add	r1, sp, #4
   14624:	movt	r0, #1
   14628:	str	r5, [sp, #4]
   1462c:	bl	11ea0 <ftello64@plt+0x650>
   14630:	cmp	r0, #0
   14634:	beq	145f0 <ftello64@plt+0x2da0>
   14638:	mov	r7, r0
   1463c:	ldr	r2, [r4, #4]
   14640:	ldr	r0, [r4, #8]
   14644:	movw	r1, #35091	; 0x8913
   14648:	bl	196e8 <argp_parse@@Base+0x13cc>
   1464c:	cmp	r0, #0
   14650:	bne	145f0 <ftello64@plt+0x2da0>
   14654:	ldr	r0, [r4, #4]
   14658:	ldrh	r0, [r0, #16]
   1465c:	ands	r5, r7, r0
   14660:	movwne	r5, #1
   14664:	b	145f0 <ftello64@plt+0x2da0>
   14668:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1466c:	add	fp, sp, #24
   14670:	mov	r4, r2
   14674:	mov	r5, r1
   14678:	bl	116e8 <__errno_location@plt>
   1467c:	movw	r8, #13472	; 0x34a0
   14680:	mov	r1, #0
   14684:	cmp	r5, #1
   14688:	movt	r8, #3
   1468c:	str	r1, [r0]
   14690:	blt	146c4 <ftello64@plt+0x2e74>
   14694:	ldr	r0, [r4]
   14698:	mov	r1, #0
   1469c:	mov	r2, #0
   146a0:	bl	11538 <strtol@plt>
   146a4:	cmp	r0, #1
   146a8:	blt	146c4 <ftello64@plt+0x2e74>
   146ac:	mov	r4, r0
   146b0:	ldr	r0, [r8]
   146b4:	ldr	r1, [r0]
   146b8:	cmp	r1, r4
   146bc:	blt	146e4 <ftello64@plt+0x2e94>
   146c0:	b	14720 <ftello64@plt+0x2ed0>
   146c4:	ldr	r0, [r8]
   146c8:	ldr	r1, [r0]
   146cc:	asr	r2, r1, #31
   146d0:	add	r2, r1, r2, lsr #29
   146d4:	bic	r2, r2, #7
   146d8:	add	r4, r2, #8
   146dc:	cmp	r1, r4
   146e0:	bge	14720 <ftello64@plt+0x2ed0>
   146e4:	movw	r6, #15264	; 0x3ba0
   146e8:	movw	r7, #15252	; 0x3b94
   146ec:	mov	r5, #1
   146f0:	movt	r6, #3
   146f4:	movt	r7, #3
   146f8:	add	r1, r1, #1
   146fc:	str	r1, [r0]
   14700:	mov	r0, #32
   14704:	ldr	r1, [r6]
   14708:	bl	117a8 <putc@plt>
   1470c:	ldr	r0, [r8]
   14710:	str	r5, [r7]
   14714:	ldr	r1, [r0]
   14718:	cmp	r1, r4
   1471c:	blt	146f8 <ftello64@plt+0x2ea8>
   14720:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14728:	add	fp, sp, #28
   1472c:	push	{r0, r1, r2}
   14730:	cmp	r1, #2
   14734:	blt	14834 <ftello64@plt+0x2fe4>
   14738:	movw	r7, #15252	; 0x3b94
   1473c:	movw	r6, #13472	; 0x34a0
   14740:	movw	r8, #15264	; 0x3ba0
   14744:	mov	r5, #0
   14748:	mov	r4, #1
   1474c:	mov	r0, #0
   14750:	mov	r9, #1
   14754:	movt	r7, #3
   14758:	movt	r6, #3
   1475c:	movt	r8, #3
   14760:	ldr	sl, [r7]
   14764:	str	r5, [r7]
   14768:	cmp	r0, #0
   1476c:	beq	147f8 <ftello64@plt+0x2fa8>
   14770:	ldr	r0, [sp, #8]
   14774:	ldr	r1, [r0]
   14778:	ldrb	r0, [r1]
   1477c:	cmp	r0, #0
   14780:	beq	147f0 <ftello64@plt+0x2fa0>
   14784:	add	sl, r1, #1
   14788:	b	147b4 <ftello64@plt+0x2f64>
   1478c:	ldr	r1, [r6]
   14790:	ldr	r2, [r1]
   14794:	add	r2, r2, #1
   14798:	str	r2, [r1]
   1479c:	ldr	r1, [r8]
   147a0:	bl	117a8 <putc@plt>
   147a4:	str	r4, [r7]
   147a8:	ldrb	r0, [sl], #1
   147ac:	cmp	r0, #0
   147b0:	beq	147f0 <ftello64@plt+0x2fa0>
   147b4:	uxtb	r0, r0
   147b8:	cmp	r0, #9
   147bc:	beq	147d4 <ftello64@plt+0x2f84>
   147c0:	cmp	r0, #10
   147c4:	bne	1478c <ftello64@plt+0x2f3c>
   147c8:	ldr	r1, [r6]
   147cc:	str	r5, [r1]
   147d0:	b	1479c <ftello64@plt+0x2f4c>
   147d4:	ldr	r1, [r6]
   147d8:	ldr	r2, [r1]
   147dc:	asr	r3, r2, #31
   147e0:	add	r2, r2, r3, lsr #29
   147e4:	bic	r2, r2, #7
   147e8:	add	r2, r2, #8
   147ec:	b	14798 <ftello64@plt+0x2f48>
   147f0:	mov	sl, #1
   147f4:	str	r5, [r7]
   147f8:	ldr	r0, [sp, #8]
   147fc:	ldr	r1, [r0, r9, lsl #2]
   14800:	ldr	r0, [sp]
   14804:	str	r1, [r0, #16]
   14808:	mov	r1, #0
   1480c:	bl	15dec <ftello64@plt+0x459c>
   14810:	ldr	r0, [sp, #4]
   14814:	add	r9, r9, #1
   14818:	cmp	r9, r0
   1481c:	beq	14830 <ftello64@plt+0x2fe0>
   14820:	ldr	r0, [r7]
   14824:	cmp	r0, #0
   14828:	bne	14770 <ftello64@plt+0x2f20>
   1482c:	b	147f8 <ftello64@plt+0x2fa8>
   14830:	str	sl, [r7]
   14834:	sub	sp, fp, #28
   14838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1483c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14840:	add	fp, sp, #24
   14844:	cmp	r1, #1
   14848:	blt	148c0 <ftello64@plt+0x3070>
   1484c:	mov	r6, r1
   14850:	movw	r1, #13476	; 0x34a4
   14854:	mov	r8, r0
   14858:	mov	r9, r2
   1485c:	mov	r4, #2
   14860:	movt	r1, #3
   14864:	ldr	r0, [r1]
   14868:	cmp	r0, #0
   1486c:	beq	14894 <ftello64@plt+0x3044>
   14870:	ldr	r7, [r9]
   14874:	add	r5, r1, #8
   14878:	mov	r1, r7
   1487c:	bl	1152c <strcmp@plt>
   14880:	cmp	r0, #0
   14884:	beq	148b4 <ftello64@plt+0x3064>
   14888:	ldr	r0, [r5], #8
   1488c:	cmp	r0, #0
   14890:	bne	14878 <ftello64@plt+0x3028>
   14894:	cmp	r4, r6
   14898:	bge	148c0 <ftello64@plt+0x3070>
   1489c:	ldr	r0, [r9, r4, lsl #2]
   148a0:	mov	r1, #0
   148a4:	str	r0, [r8, #16]
   148a8:	mov	r0, r8
   148ac:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   148b0:	b	15dec <ftello64@plt+0x459c>
   148b4:	mov	r4, #1
   148b8:	cmp	r4, r6
   148bc:	blt	1489c <ftello64@plt+0x304c>
   148c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   148c4:	push	{r4, r5, r6, sl, fp, lr}
   148c8:	add	fp, sp, #16
   148cc:	cmp	r1, #1
   148d0:	blt	148fc <ftello64@plt+0x30ac>
   148d4:	mov	r5, r2
   148d8:	mov	r6, r1
   148dc:	mov	r4, r0
   148e0:	ldr	r0, [r5]
   148e4:	bl	12c4c <ftello64@plt+0x13fc>
   148e8:	cmp	r0, #0
   148ec:	bne	14900 <ftello64@plt+0x30b0>
   148f0:	add	r5, r5, #4
   148f4:	subs	r6, r6, #1
   148f8:	bne	148e0 <ftello64@plt+0x3090>
   148fc:	pop	{r4, r5, r6, sl, fp, pc}
   14900:	ldr	r0, [r0, #8]
   14904:	mov	r1, #0
   14908:	str	r0, [r4, #16]
   1490c:	mov	r0, r4
   14910:	pop	{r4, r5, r6, sl, fp, lr}
   14914:	b	15dec <ftello64@plt+0x459c>
   14918:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1491c:	add	fp, sp, #28
   14920:	sub	sp, sp, #4
   14924:	movw	r8, #13472	; 0x34a0
   14928:	mov	r6, r0
   1492c:	movw	r0, #15256	; 0x3b98
   14930:	movw	sl, #15264	; 0x3ba0
   14934:	cmp	r1, #1
   14938:	movt	r8, #3
   1493c:	movt	r0, #3
   14940:	movt	sl, #3
   14944:	ldr	r9, [r8]
   14948:	str	r0, [r8]
   1494c:	movw	r0, #15056	; 0x3ad0
   14950:	ldr	r7, [sl]
   14954:	movt	r0, #3
   14958:	ldr	r0, [r0]
   1495c:	str	r0, [sl]
   14960:	blt	14988 <ftello64@plt+0x3138>
   14964:	mov	r4, r2
   14968:	mov	r5, r1
   1496c:	ldr	r0, [r4], #4
   14970:	mov	r1, #0
   14974:	str	r0, [r6, #16]
   14978:	mov	r0, r6
   1497c:	bl	15dec <ftello64@plt+0x459c>
   14980:	subs	r5, r5, #1
   14984:	bne	1496c <ftello64@plt+0x311c>
   14988:	str	r9, [r8]
   1498c:	str	r7, [sl]
   14990:	sub	sp, fp, #28
   14994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14998:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1499c:	add	fp, sp, #24
   149a0:	movw	r0, #15184	; 0x3b50
   149a4:	movt	r0, #3
   149a8:	ldr	r1, [r0]
   149ac:	ldrb	r0, [r1]
   149b0:	cmp	r0, #0
   149b4:	beq	14a44 <ftello64@plt+0x31f4>
   149b8:	movw	r8, #13472	; 0x34a0
   149bc:	movw	r6, #15264	; 0x3ba0
   149c0:	movw	r7, #15252	; 0x3b94
   149c4:	add	r4, r1, #1
   149c8:	mov	r5, #1
   149cc:	mov	r9, #0
   149d0:	movt	r8, #3
   149d4:	movt	r6, #3
   149d8:	movt	r7, #3
   149dc:	b	14a08 <ftello64@plt+0x31b8>
   149e0:	ldr	r1, [r8]
   149e4:	ldr	r2, [r1]
   149e8:	add	r2, r2, #1
   149ec:	str	r2, [r1]
   149f0:	ldr	r1, [r6]
   149f4:	bl	117a8 <putc@plt>
   149f8:	str	r5, [r7]
   149fc:	ldrb	r0, [r4], #1
   14a00:	cmp	r0, #0
   14a04:	beq	14a44 <ftello64@plt+0x31f4>
   14a08:	uxtb	r0, r0
   14a0c:	cmp	r0, #9
   14a10:	beq	14a28 <ftello64@plt+0x31d8>
   14a14:	cmp	r0, #10
   14a18:	bne	149e0 <ftello64@plt+0x3190>
   14a1c:	ldr	r1, [r8]
   14a20:	str	r9, [r1]
   14a24:	b	149f0 <ftello64@plt+0x31a0>
   14a28:	ldr	r1, [r8]
   14a2c:	ldr	r2, [r1]
   14a30:	asr	r3, r2, #31
   14a34:	add	r2, r2, r3, lsr #29
   14a38:	bic	r2, r2, #7
   14a3c:	add	r2, r2, #8
   14a40:	b	149ec <ftello64@plt+0x319c>
   14a44:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14a48:	push	{fp, lr}
   14a4c:	mov	fp, sp
   14a50:	mov	r0, #0
   14a54:	cmp	r1, #1
   14a58:	blt	14a6c <ftello64@plt+0x321c>
   14a5c:	ldr	r0, [r2]
   14a60:	mov	r1, #0
   14a64:	mov	r2, #0
   14a68:	bl	116b8 <strtoul@plt>
   14a6c:	bl	116ac <exit@plt>
   14a70:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14a74:	add	fp, sp, #24
   14a78:	ldr	r1, [r0]
   14a7c:	ldrb	r0, [r1]
   14a80:	cmp	r0, #0
   14a84:	beq	14b14 <ftello64@plt+0x32c4>
   14a88:	movw	r8, #13472	; 0x34a0
   14a8c:	movw	r6, #15264	; 0x3ba0
   14a90:	movw	r7, #15252	; 0x3b94
   14a94:	add	r4, r1, #1
   14a98:	mov	r5, #1
   14a9c:	mov	r9, #0
   14aa0:	movt	r8, #3
   14aa4:	movt	r6, #3
   14aa8:	movt	r7, #3
   14aac:	b	14ad8 <ftello64@plt+0x3288>
   14ab0:	ldr	r1, [r8]
   14ab4:	ldr	r2, [r1]
   14ab8:	add	r2, r2, #1
   14abc:	str	r2, [r1]
   14ac0:	ldr	r1, [r6]
   14ac4:	bl	117a8 <putc@plt>
   14ac8:	str	r5, [r7]
   14acc:	ldrb	r0, [r4], #1
   14ad0:	cmp	r0, #0
   14ad4:	beq	14b14 <ftello64@plt+0x32c4>
   14ad8:	uxtb	r0, r0
   14adc:	cmp	r0, #9
   14ae0:	beq	14af8 <ftello64@plt+0x32a8>
   14ae4:	cmp	r0, #10
   14ae8:	bne	14ab0 <ftello64@plt+0x3260>
   14aec:	ldr	r1, [r8]
   14af0:	str	r9, [r1]
   14af4:	b	14ac0 <ftello64@plt+0x3270>
   14af8:	ldr	r1, [r8]
   14afc:	ldr	r2, [r1]
   14b00:	asr	r3, r2, #31
   14b04:	add	r2, r2, r3, lsr #29
   14b08:	bic	r2, r2, #7
   14b0c:	add	r2, r2, #8
   14b10:	b	14abc <ftello64@plt+0x326c>
   14b14:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14b18:	push	{r4, r5, r6, sl, fp, lr}
   14b1c:	add	fp, sp, #16
   14b20:	mov	r4, r0
   14b24:	ldr	r0, [r0]
   14b28:	mov	r5, r2
   14b2c:	mov	r6, r1
   14b30:	bl	11814 <if_nametoindex@plt>
   14b34:	clz	r0, r0
   14b38:	lsr	r0, r0, #5
   14b3c:	cmp	r0, r6
   14b40:	popge	{r4, r5, r6, sl, fp, pc}
   14b44:	ldr	r0, [r5, r0, lsl #2]
   14b48:	mov	r1, #0
   14b4c:	str	r0, [r4, #16]
   14b50:	mov	r0, r4
   14b54:	pop	{r4, r5, r6, sl, fp, lr}
   14b58:	b	15dec <ftello64@plt+0x459c>
   14b5c:	push	{r4, r5, fp, lr}
   14b60:	add	fp, sp, #8
   14b64:	mov	r5, r0
   14b68:	ldr	r0, [r0]
   14b6c:	bl	11814 <if_nametoindex@plt>
   14b70:	mov	r4, r0
   14b74:	cmp	r0, #0
   14b78:	bne	14b98 <ftello64@plt+0x3348>
   14b7c:	bl	116e8 <__errno_location@plt>
   14b80:	ldr	r1, [r0]
   14b84:	ldr	r3, [r5]
   14b88:	movw	r2, #6277	; 0x1885
   14b8c:	mov	r0, #1
   14b90:	movt	r2, #2
   14b94:	bl	11634 <error@plt>
   14b98:	movw	r0, #8839	; 0x2287
   14b9c:	mov	r1, r4
   14ba0:	movt	r0, #2
   14ba4:	bl	11544 <printf@plt>
   14ba8:	movw	r1, #13472	; 0x34a0
   14bac:	movt	r1, #3
   14bb0:	ldr	r1, [r1]
   14bb4:	ldr	r2, [r1]
   14bb8:	add	r0, r2, r0
   14bbc:	str	r0, [r1]
   14bc0:	movw	r0, #15252	; 0x3b94
   14bc4:	mov	r1, #1
   14bc8:	movt	r0, #3
   14bcc:	str	r1, [r0]
   14bd0:	pop	{r4, r5, fp, pc}
   14bd4:	push	{r4, r5, r6, sl, fp, lr}
   14bd8:	add	fp, sp, #16
   14bdc:	mov	r5, r2
   14be0:	mov	r4, r0
   14be4:	ldr	r2, [r0, #4]
   14be8:	ldr	r0, [r0, #8]
   14bec:	mov	r6, r1
   14bf0:	movw	r1, #35093	; 0x8915
   14bf4:	bl	196e8 <argp_parse@@Base+0x13cc>
   14bf8:	cmp	r0, #0
   14bfc:	bmi	14c10 <ftello64@plt+0x33c0>
   14c00:	cmp	r6, #1
   14c04:	blt	14c30 <ftello64@plt+0x33e0>
   14c08:	ldr	r0, [r5]
   14c0c:	b	14c1c <ftello64@plt+0x33cc>
   14c10:	cmp	r6, #2
   14c14:	poplt	{r4, r5, r6, sl, fp, pc}
   14c18:	ldr	r0, [r5, #4]
   14c1c:	str	r0, [r4, #16]
   14c20:	mov	r0, r4
   14c24:	mov	r1, #0
   14c28:	pop	{r4, r5, r6, sl, fp, lr}
   14c2c:	b	15dec <ftello64@plt+0x459c>
   14c30:	pop	{r4, r5, r6, sl, fp, pc}
   14c34:	push	{r4, r5, r6, sl, fp, lr}
   14c38:	add	fp, sp, #16
   14c3c:	mov	r5, r2
   14c40:	mov	r4, r0
   14c44:	ldr	r2, [r0, #4]
   14c48:	ldr	r0, [r0, #8]
   14c4c:	mov	r6, r1
   14c50:	movw	r1, #35093	; 0x8915
   14c54:	bl	196e8 <argp_parse@@Base+0x13cc>
   14c58:	cmn	r0, #1
   14c5c:	ble	14c78 <ftello64@plt+0x3428>
   14c60:	ldr	r0, [r4, #4]
   14c64:	mov	r1, r6
   14c68:	mov	r2, r5
   14c6c:	add	r3, r0, #16
   14c70:	pop	{r4, r5, r6, sl, fp, lr}
   14c74:	b	16228 <ftello64@plt+0x49d8>
   14c78:	bl	116e8 <__errno_location@plt>
   14c7c:	ldr	r1, [r0]
   14c80:	ldr	r3, [r4, #4]
   14c84:	movw	r2, #6318	; 0x18ae
   14c88:	mov	r0, #1
   14c8c:	movt	r2, #2
   14c90:	pop	{r4, r5, r6, sl, fp, lr}
   14c94:	b	11634 <error@plt>
   14c98:	push	{r4, r5, r6, sl, fp, lr}
   14c9c:	add	fp, sp, #16
   14ca0:	mov	r5, r2
   14ca4:	mov	r4, r0
   14ca8:	ldr	r2, [r0, #4]
   14cac:	ldr	r0, [r0, #8]
   14cb0:	mov	r6, r1
   14cb4:	movw	r1, #35099	; 0x891b
   14cb8:	bl	196e8 <argp_parse@@Base+0x13cc>
   14cbc:	cmp	r0, #0
   14cc0:	bmi	14cd4 <ftello64@plt+0x3484>
   14cc4:	cmp	r6, #1
   14cc8:	blt	14cf4 <ftello64@plt+0x34a4>
   14ccc:	ldr	r0, [r5]
   14cd0:	b	14ce0 <ftello64@plt+0x3490>
   14cd4:	cmp	r6, #2
   14cd8:	poplt	{r4, r5, r6, sl, fp, pc}
   14cdc:	ldr	r0, [r5, #4]
   14ce0:	str	r0, [r4, #16]
   14ce4:	mov	r0, r4
   14ce8:	mov	r1, #0
   14cec:	pop	{r4, r5, r6, sl, fp, lr}
   14cf0:	b	15dec <ftello64@plt+0x459c>
   14cf4:	pop	{r4, r5, r6, sl, fp, pc}
   14cf8:	push	{r4, r5, r6, sl, fp, lr}
   14cfc:	add	fp, sp, #16
   14d00:	mov	r5, r2
   14d04:	mov	r4, r0
   14d08:	ldr	r2, [r0, #4]
   14d0c:	ldr	r0, [r0, #8]
   14d10:	mov	r6, r1
   14d14:	movw	r1, #35099	; 0x891b
   14d18:	bl	196e8 <argp_parse@@Base+0x13cc>
   14d1c:	cmn	r0, #1
   14d20:	ble	14d3c <ftello64@plt+0x34ec>
   14d24:	ldr	r0, [r4, #4]
   14d28:	mov	r1, r6
   14d2c:	mov	r2, r5
   14d30:	add	r3, r0, #16
   14d34:	pop	{r4, r5, r6, sl, fp, lr}
   14d38:	b	16228 <ftello64@plt+0x49d8>
   14d3c:	bl	116e8 <__errno_location@plt>
   14d40:	ldr	r1, [r0]
   14d44:	ldr	r3, [r4, #4]
   14d48:	movw	r2, #6356	; 0x18d4
   14d4c:	mov	r0, #1
   14d50:	movt	r2, #2
   14d54:	pop	{r4, r5, r6, sl, fp, lr}
   14d58:	b	11634 <error@plt>
   14d5c:	push	{r4, r5, r6, r7, fp, lr}
   14d60:	add	fp, sp, #16
   14d64:	sub	sp, sp, #8
   14d68:	mov	r4, r0
   14d6c:	movw	r0, #64732	; 0xfcdc
   14d70:	mov	r6, r1
   14d74:	add	r1, sp, #4
   14d78:	mov	r5, r2
   14d7c:	movt	r0, #1
   14d80:	bl	11ea0 <ftello64@plt+0x650>
   14d84:	cmp	r0, #0
   14d88:	beq	14ddc <ftello64@plt+0x358c>
   14d8c:	mov	r7, r0
   14d90:	ldr	r2, [r4, #4]
   14d94:	ldr	r0, [r4, #8]
   14d98:	movw	r1, #35091	; 0x8913
   14d9c:	bl	196e8 <argp_parse@@Base+0x13cc>
   14da0:	cmn	r0, #1
   14da4:	ble	14ddc <ftello64@plt+0x358c>
   14da8:	ldr	r2, [r4, #4]
   14dac:	ldrh	r0, [r2, #16]
   14db0:	tst	r7, r0
   14db4:	beq	14ddc <ftello64@plt+0x358c>
   14db8:	ldr	r0, [r4, #8]
   14dbc:	movw	r1, #35097	; 0x8919
   14dc0:	bl	196e8 <argp_parse@@Base+0x13cc>
   14dc4:	cmp	r0, #0
   14dc8:	bmi	14ddc <ftello64@plt+0x358c>
   14dcc:	cmp	r6, #1
   14dd0:	blt	14df8 <ftello64@plt+0x35a8>
   14dd4:	ldr	r0, [r5]
   14dd8:	b	14de8 <ftello64@plt+0x3598>
   14ddc:	cmp	r6, #2
   14de0:	blt	14df8 <ftello64@plt+0x35a8>
   14de4:	ldr	r0, [r5, #4]
   14de8:	str	r0, [r4, #16]
   14dec:	mov	r0, r4
   14df0:	mov	r1, #0
   14df4:	bl	15dec <ftello64@plt+0x459c>
   14df8:	sub	sp, fp, #16
   14dfc:	pop	{r4, r5, r6, r7, fp, pc}
   14e00:	push	{r4, r5, r6, sl, fp, lr}
   14e04:	add	fp, sp, #16
   14e08:	mov	r5, r2
   14e0c:	mov	r4, r0
   14e10:	ldr	r2, [r0, #4]
   14e14:	ldr	r0, [r0, #8]
   14e18:	mov	r6, r1
   14e1c:	movw	r1, #35097	; 0x8919
   14e20:	bl	196e8 <argp_parse@@Base+0x13cc>
   14e24:	cmn	r0, #1
   14e28:	ble	14e44 <ftello64@plt+0x35f4>
   14e2c:	ldr	r0, [r4, #4]
   14e30:	mov	r1, r6
   14e34:	mov	r2, r5
   14e38:	add	r3, r0, #16
   14e3c:	pop	{r4, r5, r6, sl, fp, lr}
   14e40:	b	16228 <ftello64@plt+0x49d8>
   14e44:	bl	116e8 <__errno_location@plt>
   14e48:	ldr	r1, [r0]
   14e4c:	ldr	r3, [r4, #4]
   14e50:	movw	r2, #6397	; 0x18fd
   14e54:	mov	r0, #1
   14e58:	movt	r2, #2
   14e5c:	pop	{r4, r5, r6, sl, fp, lr}
   14e60:	b	11634 <error@plt>
   14e64:	push	{r4, r5, r6, r7, fp, lr}
   14e68:	add	fp, sp, #16
   14e6c:	sub	sp, sp, #8
   14e70:	mov	r4, r0
   14e74:	movw	r0, #64757	; 0xfcf5
   14e78:	mov	r6, r1
   14e7c:	add	r1, sp, #4
   14e80:	mov	r5, r2
   14e84:	movt	r0, #1
   14e88:	bl	11ea0 <ftello64@plt+0x650>
   14e8c:	cmp	r0, #0
   14e90:	beq	14ee4 <ftello64@plt+0x3694>
   14e94:	mov	r7, r0
   14e98:	ldr	r2, [r4, #4]
   14e9c:	ldr	r0, [r4, #8]
   14ea0:	movw	r1, #35091	; 0x8913
   14ea4:	bl	196e8 <argp_parse@@Base+0x13cc>
   14ea8:	cmn	r0, #1
   14eac:	ble	14ee4 <ftello64@plt+0x3694>
   14eb0:	ldr	r2, [r4, #4]
   14eb4:	ldrh	r0, [r2, #16]
   14eb8:	tst	r7, r0
   14ebc:	beq	14ee4 <ftello64@plt+0x3694>
   14ec0:	ldr	r0, [r4, #8]
   14ec4:	movw	r1, #35095	; 0x8917
   14ec8:	bl	196e8 <argp_parse@@Base+0x13cc>
   14ecc:	cmp	r0, #0
   14ed0:	bmi	14ee4 <ftello64@plt+0x3694>
   14ed4:	cmp	r6, #1
   14ed8:	blt	14f00 <ftello64@plt+0x36b0>
   14edc:	ldr	r0, [r5]
   14ee0:	b	14ef0 <ftello64@plt+0x36a0>
   14ee4:	cmp	r6, #2
   14ee8:	blt	14f00 <ftello64@plt+0x36b0>
   14eec:	ldr	r0, [r5, #4]
   14ef0:	str	r0, [r4, #16]
   14ef4:	mov	r0, r4
   14ef8:	mov	r1, #0
   14efc:	bl	15dec <ftello64@plt+0x459c>
   14f00:	sub	sp, fp, #16
   14f04:	pop	{r4, r5, r6, r7, fp, pc}
   14f08:	push	{r4, r5, r6, sl, fp, lr}
   14f0c:	add	fp, sp, #16
   14f10:	mov	r5, r2
   14f14:	mov	r4, r0
   14f18:	ldr	r2, [r0, #4]
   14f1c:	ldr	r0, [r0, #8]
   14f20:	mov	r6, r1
   14f24:	movw	r1, #35095	; 0x8917
   14f28:	bl	196e8 <argp_parse@@Base+0x13cc>
   14f2c:	cmn	r0, #1
   14f30:	ble	14f4c <ftello64@plt+0x36fc>
   14f34:	ldr	r0, [r4, #4]
   14f38:	mov	r1, r6
   14f3c:	mov	r2, r5
   14f40:	add	r3, r0, #16
   14f44:	pop	{r4, r5, r6, sl, fp, lr}
   14f48:	b	16228 <ftello64@plt+0x49d8>
   14f4c:	bl	116e8 <__errno_location@plt>
   14f50:	ldr	r1, [r0]
   14f54:	ldr	r3, [r4, #4]
   14f58:	movw	r2, #6438	; 0x1926
   14f5c:	mov	r0, #1
   14f60:	movt	r2, #2
   14f64:	pop	{r4, r5, r6, sl, fp, lr}
   14f68:	b	11634 <error@plt>
   14f6c:	push	{r4, r5, r6, sl, fp, lr}
   14f70:	add	fp, sp, #16
   14f74:	mov	r5, r2
   14f78:	mov	r4, r0
   14f7c:	ldr	r2, [r0, #4]
   14f80:	ldr	r0, [r0, #8]
   14f84:	mov	r6, r1
   14f88:	movw	r1, #35091	; 0x8913
   14f8c:	bl	196e8 <argp_parse@@Base+0x13cc>
   14f90:	cmp	r0, #0
   14f94:	bmi	14fa8 <ftello64@plt+0x3758>
   14f98:	cmp	r6, #1
   14f9c:	blt	14fc8 <ftello64@plt+0x3778>
   14fa0:	ldr	r0, [r5]
   14fa4:	b	14fb4 <ftello64@plt+0x3764>
   14fa8:	cmp	r6, #2
   14fac:	poplt	{r4, r5, r6, sl, fp, pc}
   14fb0:	ldr	r0, [r5, #4]
   14fb4:	str	r0, [r4, #16]
   14fb8:	mov	r0, r4
   14fbc:	mov	r1, #0
   14fc0:	pop	{r4, r5, r6, sl, fp, lr}
   14fc4:	b	15dec <ftello64@plt+0x459c>
   14fc8:	pop	{r4, r5, r6, sl, fp, pc}
   14fcc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14fd0:	add	fp, sp, #24
   14fd4:	sub	sp, sp, #16
   14fd8:	mov	r4, r2
   14fdc:	mov	r6, r0
   14fe0:	ldr	r2, [r0, #4]
   14fe4:	ldr	r0, [r0, #8]
   14fe8:	mov	r5, r1
   14fec:	movw	r1, #35091	; 0x8913
   14ff0:	bl	196e8 <argp_parse@@Base+0x13cc>
   14ff4:	cmn	r0, #1
   14ff8:	ble	15064 <ftello64@plt+0x3814>
   14ffc:	ldr	r0, [r6, #4]
   15000:	cmp	r5, #1
   15004:	ldrh	r6, [r0, #16]
   15008:	blt	15088 <ftello64@plt+0x3838>
   1500c:	ldr	r7, [r4]
   15010:	movw	r1, #8392	; 0x20c8
   15014:	movt	r1, #2
   15018:	mov	r0, r7
   1501c:	bl	1152c <strcmp@plt>
   15020:	cmp	r0, #0
   15024:	beq	150a0 <ftello64@plt+0x3850>
   15028:	movw	r1, #5597	; 0x15dd
   1502c:	mov	r0, r7
   15030:	movt	r1, #2
   15034:	bl	1152c <strcmp@plt>
   15038:	cmp	r0, #0
   1503c:	beq	150b8 <ftello64@plt+0x3868>
   15040:	movw	r1, #6595	; 0x19c3
   15044:	mov	r0, r7
   15048:	movt	r1, #2
   1504c:	bl	1152c <strcmp@plt>
   15050:	cmp	r0, #0
   15054:	bne	15164 <ftello64@plt+0x3914>
   15058:	sub	r1, r5, #1
   1505c:	add	r2, r4, #4
   15060:	b	15090 <ftello64@plt+0x3840>
   15064:	bl	116e8 <__errno_location@plt>
   15068:	ldr	r1, [r0]
   1506c:	ldr	r3, [r6, #4]
   15070:	movw	r2, #6556	; 0x199c
   15074:	mov	r0, #1
   15078:	movt	r2, #2
   1507c:	sub	sp, fp, #24
   15080:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   15084:	b	11634 <error@plt>
   15088:	mov	r1, r5
   1508c:	mov	r2, r4
   15090:	mov	r3, r6
   15094:	sub	sp, fp, #24
   15098:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1509c:	b	163bc <ftello64@plt+0x4b6c>
   150a0:	sub	r1, r5, #1
   150a4:	add	r2, r4, #4
   150a8:	mov	r3, r6
   150ac:	sub	sp, fp, #24
   150b0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   150b4:	b	15a88 <ftello64@plt+0x4238>
   150b8:	add	r4, sp, #1
   150bc:	mov	r0, r6
   150c0:	mov	r2, #15
   150c4:	mov	r1, r4
   150c8:	bl	11f78 <ftello64@plt+0x728>
   150cc:	ldrb	r0, [sp, #1]
   150d0:	cmp	r0, #0
   150d4:	beq	15164 <ftello64@plt+0x3914>
   150d8:	movw	r8, #13472	; 0x34a0
   150dc:	movw	r6, #15264	; 0x3ba0
   150e0:	movw	r7, #15252	; 0x3b94
   150e4:	add	r4, r4, #1
   150e8:	mov	r5, #1
   150ec:	mov	r9, #0
   150f0:	movt	r8, #3
   150f4:	movt	r6, #3
   150f8:	movt	r7, #3
   150fc:	b	15128 <ftello64@plt+0x38d8>
   15100:	ldr	r1, [r8]
   15104:	ldr	r2, [r1]
   15108:	add	r2, r2, #1
   1510c:	str	r2, [r1]
   15110:	ldr	r1, [r6]
   15114:	bl	117a8 <putc@plt>
   15118:	ldrb	r0, [r4], #1
   1511c:	str	r5, [r7]
   15120:	cmp	r0, #0
   15124:	beq	15164 <ftello64@plt+0x3914>
   15128:	uxtb	r0, r0
   1512c:	cmp	r0, #9
   15130:	beq	15148 <ftello64@plt+0x38f8>
   15134:	cmp	r0, #10
   15138:	bne	15100 <ftello64@plt+0x38b0>
   1513c:	ldr	r1, [r8]
   15140:	str	r9, [r1]
   15144:	b	15110 <ftello64@plt+0x38c0>
   15148:	ldr	r1, [r8]
   1514c:	ldr	r2, [r1]
   15150:	asr	r3, r2, #31
   15154:	add	r2, r2, r3, lsr #29
   15158:	bic	r2, r2, #7
   1515c:	add	r2, r2, #8
   15160:	b	1510c <ftello64@plt+0x38bc>
   15164:	sub	sp, fp, #24
   15168:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1516c:	push	{r4, r5, r6, sl, fp, lr}
   15170:	add	fp, sp, #16
   15174:	mov	r5, r2
   15178:	mov	r4, r0
   1517c:	ldr	r2, [r0, #4]
   15180:	ldr	r0, [r0, #8]
   15184:	mov	r6, r1
   15188:	movw	r1, #35105	; 0x8921
   1518c:	bl	196e8 <argp_parse@@Base+0x13cc>
   15190:	cmp	r0, #0
   15194:	bmi	151a8 <ftello64@plt+0x3958>
   15198:	cmp	r6, #1
   1519c:	blt	151c8 <ftello64@plt+0x3978>
   151a0:	ldr	r0, [r5]
   151a4:	b	151b4 <ftello64@plt+0x3964>
   151a8:	cmp	r6, #2
   151ac:	poplt	{r4, r5, r6, sl, fp, pc}
   151b0:	ldr	r0, [r5, #4]
   151b4:	str	r0, [r4, #16]
   151b8:	mov	r0, r4
   151bc:	mov	r1, #0
   151c0:	pop	{r4, r5, r6, sl, fp, lr}
   151c4:	b	15dec <ftello64@plt+0x459c>
   151c8:	pop	{r4, r5, r6, sl, fp, pc}
   151cc:	push	{r4, r5, r6, sl, fp, lr}
   151d0:	add	fp, sp, #16
   151d4:	mov	r5, r2
   151d8:	mov	r4, r0
   151dc:	ldr	r2, [r0, #4]
   151e0:	ldr	r0, [r0, #8]
   151e4:	mov	r6, r1
   151e8:	movw	r1, #35105	; 0x8921
   151ec:	bl	196e8 <argp_parse@@Base+0x13cc>
   151f0:	cmn	r0, #1
   151f4:	ble	15210 <ftello64@plt+0x39c0>
   151f8:	ldr	r0, [r4, #4]
   151fc:	mov	r1, r6
   15200:	mov	r2, r5
   15204:	ldr	r3, [r0, #16]
   15208:	pop	{r4, r5, r6, sl, fp, lr}
   1520c:	b	15a88 <ftello64@plt+0x4238>
   15210:	bl	116e8 <__errno_location@plt>
   15214:	ldr	r1, [r0]
   15218:	ldr	r3, [r4, #4]
   1521c:	movw	r2, #6479	; 0x194f
   15220:	mov	r0, #1
   15224:	movt	r2, #2
   15228:	pop	{r4, r5, r6, sl, fp, lr}
   1522c:	b	11634 <error@plt>
   15230:	push	{r4, r5, r6, sl, fp, lr}
   15234:	add	fp, sp, #16
   15238:	mov	r5, r2
   1523c:	mov	r4, r0
   15240:	ldr	r2, [r0, #4]
   15244:	ldr	r0, [r0, #8]
   15248:	mov	r6, r1
   1524c:	movw	r1, #35101	; 0x891d
   15250:	bl	196e8 <argp_parse@@Base+0x13cc>
   15254:	cmp	r0, #0
   15258:	bmi	1527c <ftello64@plt+0x3a2c>
   1525c:	ldr	r0, [r4, #4]
   15260:	ldr	r0, [r0, #16]
   15264:	cmp	r0, #1
   15268:	blt	1527c <ftello64@plt+0x3a2c>
   1526c:	cmp	r6, #1
   15270:	blt	1529c <ftello64@plt+0x3a4c>
   15274:	ldr	r0, [r5]
   15278:	b	15288 <ftello64@plt+0x3a38>
   1527c:	cmp	r6, #2
   15280:	poplt	{r4, r5, r6, sl, fp, pc}
   15284:	ldr	r0, [r5, #4]
   15288:	str	r0, [r4, #16]
   1528c:	mov	r0, r4
   15290:	mov	r1, #0
   15294:	pop	{r4, r5, r6, sl, fp, lr}
   15298:	b	15dec <ftello64@plt+0x459c>
   1529c:	pop	{r4, r5, r6, sl, fp, pc}
   152a0:	push	{r4, r5, r6, sl, fp, lr}
   152a4:	add	fp, sp, #16
   152a8:	mov	r5, r2
   152ac:	mov	r4, r0
   152b0:	ldr	r2, [r0, #4]
   152b4:	ldr	r0, [r0, #8]
   152b8:	mov	r6, r1
   152bc:	movw	r1, #35101	; 0x891d
   152c0:	bl	196e8 <argp_parse@@Base+0x13cc>
   152c4:	cmn	r0, #1
   152c8:	ble	152e4 <ftello64@plt+0x3a94>
   152cc:	ldr	r0, [r4, #4]
   152d0:	mov	r1, r6
   152d4:	mov	r2, r5
   152d8:	ldr	r3, [r0, #16]
   152dc:	pop	{r4, r5, r6, sl, fp, lr}
   152e0:	b	15a88 <ftello64@plt+0x4238>
   152e4:	bl	116e8 <__errno_location@plt>
   152e8:	ldr	r1, [r0]
   152ec:	ldr	r3, [r4, #4]
   152f0:	movw	r2, #6516	; 0x1974
   152f4:	mov	r0, #1
   152f8:	movt	r2, #2
   152fc:	pop	{r4, r5, r6, sl, fp, lr}
   15300:	b	11634 <error@plt>
   15304:	cmp	r1, #2
   15308:	bxlt	lr
   1530c:	ldr	r1, [r2, #4]
   15310:	str	r1, [r0, #16]
   15314:	mov	r1, #0
   15318:	b	15dec <ftello64@plt+0x459c>
   1531c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15320:	add	fp, sp, #28
   15324:	sub	sp, sp, #4
   15328:	movw	r8, #13472	; 0x34a0
   1532c:	movw	r9, #15264	; 0x3ba0
   15330:	movw	r7, #15252	; 0x3b94
   15334:	movw	r6, #6602	; 0x19ca
   15338:	mov	r0, #40	; 0x28
   1533c:	mvn	r4, #0
   15340:	mov	r5, #1
   15344:	mov	sl, #0
   15348:	movt	r8, #3
   1534c:	movt	r9, #3
   15350:	movt	r7, #3
   15354:	movt	r6, #2
   15358:	b	15388 <ftello64@plt+0x3b38>
   1535c:	ldr	r1, [r8]
   15360:	ldr	r2, [r1]
   15364:	add	r2, r2, #1
   15368:	str	r2, [r1]
   1536c:	ldr	r1, [r9]
   15370:	bl	117a8 <putc@plt>
   15374:	ldrb	r0, [r6, -r4]
   15378:	sub	r4, r4, #1
   1537c:	str	r5, [r7]
   15380:	cmn	r4, #12
   15384:	beq	153c4 <ftello64@plt+0x3b74>
   15388:	uxtb	r0, r0
   1538c:	cmp	r0, #9
   15390:	beq	153a8 <ftello64@plt+0x3b58>
   15394:	cmp	r0, #10
   15398:	bne	1535c <ftello64@plt+0x3b0c>
   1539c:	ldr	r1, [r8]
   153a0:	str	sl, [r1]
   153a4:	b	1536c <ftello64@plt+0x3b1c>
   153a8:	ldr	r1, [r8]
   153ac:	ldr	r2, [r1]
   153b0:	asr	r3, r2, #31
   153b4:	add	r2, r2, r3, lsr #29
   153b8:	bic	r2, r2, #7
   153bc:	add	r2, r2, #8
   153c0:	b	15368 <ftello64@plt+0x3b18>
   153c4:	sub	sp, fp, #28
   153c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   153cc:	cmp	r1, #2
   153d0:	bxlt	lr
   153d4:	ldr	r1, [r2, #4]
   153d8:	str	r1, [r0, #16]
   153dc:	mov	r1, #0
   153e0:	b	15dec <ftello64@plt+0x459c>
   153e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153e8:	add	fp, sp, #28
   153ec:	sub	sp, sp, #4
   153f0:	movw	r8, #13472	; 0x34a0
   153f4:	movw	r9, #15264	; 0x3ba0
   153f8:	movw	r7, #15252	; 0x3b94
   153fc:	movw	r6, #6602	; 0x19ca
   15400:	mov	r0, #40	; 0x28
   15404:	mvn	r4, #0
   15408:	mov	r5, #1
   1540c:	mov	sl, #0
   15410:	movt	r8, #3
   15414:	movt	r9, #3
   15418:	movt	r7, #3
   1541c:	movt	r6, #2
   15420:	b	15450 <ftello64@plt+0x3c00>
   15424:	ldr	r1, [r8]
   15428:	ldr	r2, [r1]
   1542c:	add	r2, r2, #1
   15430:	str	r2, [r1]
   15434:	ldr	r1, [r9]
   15438:	bl	117a8 <putc@plt>
   1543c:	ldrb	r0, [r6, -r4]
   15440:	sub	r4, r4, #1
   15444:	str	r5, [r7]
   15448:	cmn	r4, #12
   1544c:	beq	1548c <ftello64@plt+0x3c3c>
   15450:	uxtb	r0, r0
   15454:	cmp	r0, #9
   15458:	beq	15470 <ftello64@plt+0x3c20>
   1545c:	cmp	r0, #10
   15460:	bne	15424 <ftello64@plt+0x3bd4>
   15464:	ldr	r1, [r8]
   15468:	str	sl, [r1]
   1546c:	b	15434 <ftello64@plt+0x3be4>
   15470:	ldr	r1, [r8]
   15474:	ldr	r2, [r1]
   15478:	asr	r3, r2, #31
   1547c:	add	r2, r2, r3, lsr #29
   15480:	bic	r2, r2, #7
   15484:	add	r2, r2, #8
   15488:	b	15430 <ftello64@plt+0x3be0>
   1548c:	sub	sp, fp, #28
   15490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15494:	push	{r4, r5, r6, sl, fp, lr}
   15498:	add	fp, sp, #16
   1549c:	mov	r5, r2
   154a0:	mov	r4, r0
   154a4:	ldr	r2, [r0, #4]
   154a8:	ldr	r0, [r0, #8]
   154ac:	mov	r6, r1
   154b0:	movw	r1, #35184	; 0x8970
   154b4:	bl	196e8 <argp_parse@@Base+0x13cc>
   154b8:	cmp	r0, #0
   154bc:	bmi	154d0 <ftello64@plt+0x3c80>
   154c0:	cmp	r6, #1
   154c4:	blt	154f0 <ftello64@plt+0x3ca0>
   154c8:	ldr	r0, [r5]
   154cc:	b	154dc <ftello64@plt+0x3c8c>
   154d0:	cmp	r6, #2
   154d4:	poplt	{r4, r5, r6, sl, fp, pc}
   154d8:	ldr	r0, [r5, #4]
   154dc:	str	r0, [r4, #16]
   154e0:	mov	r0, r4
   154e4:	mov	r1, #0
   154e8:	pop	{r4, r5, r6, sl, fp, lr}
   154ec:	b	15dec <ftello64@plt+0x459c>
   154f0:	pop	{r4, r5, r6, sl, fp, pc}
   154f4:	ldr	r3, [r0, #4]
   154f8:	ldrb	r3, [r3, #26]
   154fc:	cmp	r3, #0
   15500:	beq	15514 <ftello64@plt+0x3cc4>
   15504:	cmp	r1, #1
   15508:	blt	1552c <ftello64@plt+0x3cdc>
   1550c:	ldr	r1, [r2]
   15510:	b	15520 <ftello64@plt+0x3cd0>
   15514:	cmp	r1, #2
   15518:	bxlt	lr
   1551c:	ldr	r1, [r2, #4]
   15520:	str	r1, [r0, #16]
   15524:	mov	r1, #0
   15528:	b	15dec <ftello64@plt+0x459c>
   1552c:	bx	lr
   15530:	ldr	r0, [r0, #4]
   15534:	ldrb	r3, [r0, #26]
   15538:	b	15a88 <ftello64@plt+0x4238>
   1553c:	ldr	r3, [r0, #4]
   15540:	ldrh	r3, [r3, #24]
   15544:	cmp	r3, #256	; 0x100
   15548:	bcc	1555c <ftello64@plt+0x3d0c>
   1554c:	cmp	r1, #1
   15550:	blt	15574 <ftello64@plt+0x3d24>
   15554:	ldr	r1, [r2]
   15558:	b	15568 <ftello64@plt+0x3d18>
   1555c:	cmp	r1, #2
   15560:	bxlt	lr
   15564:	ldr	r1, [r2, #4]
   15568:	str	r1, [r0, #16]
   1556c:	mov	r1, #0
   15570:	b	15dec <ftello64@plt+0x459c>
   15574:	bx	lr
   15578:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1557c:	add	fp, sp, #28
   15580:	sub	sp, sp, #4
   15584:	ldr	r0, [r0, #4]
   15588:	ldrh	r3, [r0, #24]
   1558c:	cmp	r3, #255	; 0xff
   15590:	bls	155a0 <ftello64@plt+0x3d50>
   15594:	sub	sp, fp, #28
   15598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1559c:	b	15a88 <ftello64@plt+0x4238>
   155a0:	movw	sl, #13472	; 0x34a0
   155a4:	movw	r6, #15264	; 0x3ba0
   155a8:	movw	r7, #15252	; 0x3b94
   155ac:	movw	r4, #6614	; 0x19d6
   155b0:	mov	r0, #40	; 0x28
   155b4:	mov	r8, #1
   155b8:	mov	r9, #0
   155bc:	mov	r5, #1
   155c0:	movt	sl, #3
   155c4:	movt	r6, #3
   155c8:	movt	r7, #3
   155cc:	movt	r4, #2
   155d0:	b	15600 <ftello64@plt+0x3db0>
   155d4:	ldr	r1, [sl]
   155d8:	ldr	r2, [r1]
   155dc:	add	r2, r2, #1
   155e0:	str	r2, [r1]
   155e4:	ldr	r1, [r6]
   155e8:	bl	117a8 <putc@plt>
   155ec:	ldrb	r0, [r4, r5]
   155f0:	add	r5, r5, #1
   155f4:	str	r8, [r7]
   155f8:	cmp	r5, #16
   155fc:	beq	1563c <ftello64@plt+0x3dec>
   15600:	uxtb	r0, r0
   15604:	cmp	r0, #9
   15608:	beq	15620 <ftello64@plt+0x3dd0>
   1560c:	cmp	r0, #10
   15610:	bne	155d4 <ftello64@plt+0x3d84>
   15614:	ldr	r1, [sl]
   15618:	str	r9, [r1]
   1561c:	b	155e4 <ftello64@plt+0x3d94>
   15620:	ldr	r1, [sl]
   15624:	ldr	r2, [r1]
   15628:	asr	r3, r2, #31
   1562c:	add	r2, r2, r3, lsr #29
   15630:	bic	r2, r2, #7
   15634:	add	r2, r2, #8
   15638:	b	155e0 <ftello64@plt+0x3d90>
   1563c:	sub	sp, fp, #28
   15640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15644:	ldr	r3, [r0, #4]
   15648:	ldr	r3, [r3, #16]
   1564c:	cmp	r3, #0
   15650:	beq	15664 <ftello64@plt+0x3e14>
   15654:	cmp	r1, #1
   15658:	blt	1567c <ftello64@plt+0x3e2c>
   1565c:	ldr	r1, [r2]
   15660:	b	15670 <ftello64@plt+0x3e20>
   15664:	cmp	r1, #2
   15668:	bxlt	lr
   1566c:	ldr	r1, [r2, #4]
   15670:	str	r1, [r0, #16]
   15674:	mov	r1, #0
   15678:	b	15dec <ftello64@plt+0x459c>
   1567c:	bx	lr
   15680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15684:	add	fp, sp, #28
   15688:	sub	sp, sp, #4
   1568c:	ldr	r0, [r0, #4]
   15690:	ldr	r3, [r0, #16]
   15694:	cmp	r3, #0
   15698:	beq	156a8 <ftello64@plt+0x3e58>
   1569c:	sub	sp, fp, #28
   156a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   156a4:	b	15c34 <ftello64@plt+0x43e4>
   156a8:	movw	sl, #13472	; 0x34a0
   156ac:	movw	r6, #15264	; 0x3ba0
   156b0:	movw	r7, #15252	; 0x3b94
   156b4:	movw	r4, #6614	; 0x19d6
   156b8:	mov	r0, #40	; 0x28
   156bc:	mov	r8, #1
   156c0:	mov	r9, #0
   156c4:	mov	r5, #1
   156c8:	movt	sl, #3
   156cc:	movt	r6, #3
   156d0:	movt	r7, #3
   156d4:	movt	r4, #2
   156d8:	b	15708 <ftello64@plt+0x3eb8>
   156dc:	ldr	r1, [sl]
   156e0:	ldr	r2, [r1]
   156e4:	add	r2, r2, #1
   156e8:	str	r2, [r1]
   156ec:	ldr	r1, [r6]
   156f0:	bl	117a8 <putc@plt>
   156f4:	ldrb	r0, [r4, r5]
   156f8:	add	r5, r5, #1
   156fc:	str	r8, [r7]
   15700:	cmp	r5, #16
   15704:	beq	15744 <ftello64@plt+0x3ef4>
   15708:	uxtb	r0, r0
   1570c:	cmp	r0, #9
   15710:	beq	15728 <ftello64@plt+0x3ed8>
   15714:	cmp	r0, #10
   15718:	bne	156dc <ftello64@plt+0x3e8c>
   1571c:	ldr	r1, [sl]
   15720:	str	r9, [r1]
   15724:	b	156ec <ftello64@plt+0x3e9c>
   15728:	ldr	r1, [sl]
   1572c:	ldr	r2, [r1]
   15730:	asr	r3, r2, #31
   15734:	add	r2, r2, r3, lsr #29
   15738:	bic	r2, r2, #7
   1573c:	add	r2, r2, #8
   15740:	b	156e8 <ftello64@plt+0x3e98>
   15744:	sub	sp, fp, #28
   15748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1574c:	ldr	r3, [r0, #4]
   15750:	ldr	r3, [r3, #20]
   15754:	cmp	r3, #0
   15758:	beq	1576c <ftello64@plt+0x3f1c>
   1575c:	cmp	r1, #1
   15760:	blt	15784 <ftello64@plt+0x3f34>
   15764:	ldr	r1, [r2]
   15768:	b	15778 <ftello64@plt+0x3f28>
   1576c:	cmp	r1, #2
   15770:	bxlt	lr
   15774:	ldr	r1, [r2, #4]
   15778:	str	r1, [r0, #16]
   1577c:	mov	r1, #0
   15780:	b	15dec <ftello64@plt+0x459c>
   15784:	bx	lr
   15788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1578c:	add	fp, sp, #28
   15790:	sub	sp, sp, #4
   15794:	ldr	r0, [r0, #4]
   15798:	ldr	r3, [r0, #20]
   1579c:	cmp	r3, #0
   157a0:	beq	157b0 <ftello64@plt+0x3f60>
   157a4:	sub	sp, fp, #28
   157a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157ac:	b	15c34 <ftello64@plt+0x43e4>
   157b0:	movw	sl, #13472	; 0x34a0
   157b4:	movw	r6, #15264	; 0x3ba0
   157b8:	movw	r7, #15252	; 0x3b94
   157bc:	movw	r4, #6614	; 0x19d6
   157c0:	mov	r0, #40	; 0x28
   157c4:	mov	r8, #1
   157c8:	mov	r9, #0
   157cc:	mov	r5, #1
   157d0:	movt	sl, #3
   157d4:	movt	r6, #3
   157d8:	movt	r7, #3
   157dc:	movt	r4, #2
   157e0:	b	15810 <ftello64@plt+0x3fc0>
   157e4:	ldr	r1, [sl]
   157e8:	ldr	r2, [r1]
   157ec:	add	r2, r2, #1
   157f0:	str	r2, [r1]
   157f4:	ldr	r1, [r6]
   157f8:	bl	117a8 <putc@plt>
   157fc:	ldrb	r0, [r4, r5]
   15800:	add	r5, r5, #1
   15804:	str	r8, [r7]
   15808:	cmp	r5, #16
   1580c:	beq	1584c <ftello64@plt+0x3ffc>
   15810:	uxtb	r0, r0
   15814:	cmp	r0, #9
   15818:	beq	15830 <ftello64@plt+0x3fe0>
   1581c:	cmp	r0, #10
   15820:	bne	157e4 <ftello64@plt+0x3f94>
   15824:	ldr	r1, [sl]
   15828:	str	r9, [r1]
   1582c:	b	157f4 <ftello64@plt+0x3fa4>
   15830:	ldr	r1, [sl]
   15834:	ldr	r2, [r1]
   15838:	asr	r3, r2, #31
   1583c:	add	r2, r2, r3, lsr #29
   15840:	bic	r2, r2, #7
   15844:	add	r2, r2, #8
   15848:	b	157f0 <ftello64@plt+0x3fa0>
   1584c:	sub	sp, fp, #28
   15850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15854:	ldr	r3, [r0, #4]
   15858:	ldrb	r3, [r3, #27]
   1585c:	cmp	r3, #0
   15860:	beq	15874 <ftello64@plt+0x4024>
   15864:	cmp	r1, #1
   15868:	blt	1588c <ftello64@plt+0x403c>
   1586c:	ldr	r1, [r2]
   15870:	b	15880 <ftello64@plt+0x4030>
   15874:	cmp	r1, #2
   15878:	bxlt	lr
   1587c:	ldr	r1, [r2, #4]
   15880:	str	r1, [r0, #16]
   15884:	mov	r1, #0
   15888:	b	15dec <ftello64@plt+0x459c>
   1588c:	bx	lr
   15890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15894:	add	fp, sp, #28
   15898:	sub	sp, sp, #4
   1589c:	ldr	r0, [r0, #4]
   158a0:	ldrb	r3, [r0, #27]
   158a4:	cmp	r3, #0
   158a8:	beq	158b8 <ftello64@plt+0x4068>
   158ac:	sub	sp, fp, #28
   158b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158b4:	b	15a88 <ftello64@plt+0x4238>
   158b8:	movw	sl, #13472	; 0x34a0
   158bc:	movw	r6, #15264	; 0x3ba0
   158c0:	movw	r7, #15252	; 0x3b94
   158c4:	movw	r4, #6614	; 0x19d6
   158c8:	mov	r0, #40	; 0x28
   158cc:	mov	r8, #1
   158d0:	mov	r9, #0
   158d4:	mov	r5, #1
   158d8:	movt	sl, #3
   158dc:	movt	r6, #3
   158e0:	movt	r7, #3
   158e4:	movt	r4, #2
   158e8:	b	15918 <ftello64@plt+0x40c8>
   158ec:	ldr	r1, [sl]
   158f0:	ldr	r2, [r1]
   158f4:	add	r2, r2, #1
   158f8:	str	r2, [r1]
   158fc:	ldr	r1, [r6]
   15900:	bl	117a8 <putc@plt>
   15904:	ldrb	r0, [r4, r5]
   15908:	add	r5, r5, #1
   1590c:	str	r8, [r7]
   15910:	cmp	r5, #16
   15914:	beq	15954 <ftello64@plt+0x4104>
   15918:	uxtb	r0, r0
   1591c:	cmp	r0, #9
   15920:	beq	15938 <ftello64@plt+0x40e8>
   15924:	cmp	r0, #10
   15928:	bne	158ec <ftello64@plt+0x409c>
   1592c:	ldr	r1, [sl]
   15930:	str	r9, [r1]
   15934:	b	158fc <ftello64@plt+0x40ac>
   15938:	ldr	r1, [sl]
   1593c:	ldr	r2, [r1]
   15940:	asr	r3, r2, #31
   15944:	add	r2, r2, r3, lsr #29
   15948:	bic	r2, r2, #7
   1594c:	add	r2, r2, #8
   15950:	b	158f8 <ftello64@plt+0x40a8>
   15954:	sub	sp, fp, #28
   15958:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1595c:	push	{fp, lr}
   15960:	mov	fp, sp
   15964:	mov	r0, r1
   15968:	cmp	r1, #9
   1596c:	beq	1598c <ftello64@plt+0x413c>
   15970:	movw	r1, #13472	; 0x34a0
   15974:	cmp	r0, #10
   15978:	movt	r1, #3
   1597c:	bne	159b0 <ftello64@plt+0x4160>
   15980:	ldr	r1, [r1]
   15984:	mov	r2, #0
   15988:	b	159bc <ftello64@plt+0x416c>
   1598c:	movw	r1, #13472	; 0x34a0
   15990:	movt	r1, #3
   15994:	ldr	r1, [r1]
   15998:	ldr	r2, [r1]
   1599c:	asr	r3, r2, #31
   159a0:	add	r2, r2, r3, lsr #29
   159a4:	bic	r2, r2, #7
   159a8:	add	r2, r2, #8
   159ac:	b	159bc <ftello64@plt+0x416c>
   159b0:	ldr	r1, [r1]
   159b4:	ldr	r2, [r1]
   159b8:	add	r2, r2, #1
   159bc:	str	r2, [r1]
   159c0:	movw	r1, #15264	; 0x3ba0
   159c4:	movt	r1, #3
   159c8:	ldr	r1, [r1]
   159cc:	bl	117a8 <putc@plt>
   159d0:	movw	r0, #15252	; 0x3b94
   159d4:	mov	r1, #1
   159d8:	movt	r0, #3
   159dc:	str	r1, [r0]
   159e0:	pop	{fp, pc}
   159e4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   159e8:	add	fp, sp, #24
   159ec:	ldrb	r0, [r1]
   159f0:	cmp	r0, #0
   159f4:	beq	15a84 <ftello64@plt+0x4234>
   159f8:	movw	r8, #13472	; 0x34a0
   159fc:	movw	r6, #15264	; 0x3ba0
   15a00:	movw	r7, #15252	; 0x3b94
   15a04:	add	r4, r1, #1
   15a08:	mov	r5, #1
   15a0c:	mov	r9, #0
   15a10:	movt	r8, #3
   15a14:	movt	r6, #3
   15a18:	movt	r7, #3
   15a1c:	b	15a48 <ftello64@plt+0x41f8>
   15a20:	ldr	r1, [r8]
   15a24:	ldr	r2, [r1]
   15a28:	add	r2, r2, #1
   15a2c:	str	r2, [r1]
   15a30:	ldr	r1, [r6]
   15a34:	bl	117a8 <putc@plt>
   15a38:	str	r5, [r7]
   15a3c:	ldrb	r0, [r4], #1
   15a40:	cmp	r0, #0
   15a44:	beq	15a84 <ftello64@plt+0x4234>
   15a48:	uxtb	r0, r0
   15a4c:	cmp	r0, #9
   15a50:	beq	15a68 <ftello64@plt+0x4218>
   15a54:	cmp	r0, #10
   15a58:	bne	15a20 <ftello64@plt+0x41d0>
   15a5c:	ldr	r1, [r8]
   15a60:	str	r9, [r1]
   15a64:	b	15a30 <ftello64@plt+0x41e0>
   15a68:	ldr	r1, [r8]
   15a6c:	ldr	r2, [r1]
   15a70:	asr	r3, r2, #31
   15a74:	add	r2, r2, r3, lsr #29
   15a78:	bic	r2, r2, #7
   15a7c:	add	r2, r2, #8
   15a80:	b	15a2c <ftello64@plt+0x41dc>
   15a84:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15a88:	push	{r4, r5, r6, sl, fp, lr}
   15a8c:	add	fp, sp, #16
   15a90:	movw	r0, #8839	; 0x2287
   15a94:	mov	r4, r3
   15a98:	cmp	r1, #1
   15a9c:	movt	r0, #2
   15aa0:	blt	15c00 <ftello64@plt+0x43b0>
   15aa4:	ldr	r6, [r2]
   15aa8:	mov	r5, r2
   15aac:	ldrb	r1, [r6]
   15ab0:	cmp	r1, #37	; 0x25
   15ab4:	bne	15c00 <ftello64@plt+0x43b0>
   15ab8:	ldrb	r0, [r6, #1]!
   15abc:	cmp	r0, #35	; 0x23
   15ac0:	addeq	r6, r6, #1
   15ac4:	bl	116a0 <__ctype_b_loc@plt>
   15ac8:	ldr	r0, [r0]
   15acc:	ldrb	r1, [r6], #1
   15ad0:	add	r2, r0, r1, lsl #1
   15ad4:	ldrb	r2, [r2, #1]
   15ad8:	tst	r2, #8
   15adc:	bne	15acc <ftello64@plt+0x427c>
   15ae0:	orr	r2, r1, #32
   15ae4:	sub	r0, r6, #1
   15ae8:	cmp	r2, #104	; 0x68
   15aec:	bne	15b00 <ftello64@plt+0x42b0>
   15af0:	ldrb	r1, [r6]
   15af4:	cmp	r1, #0
   15af8:	movne	r0, r6
   15afc:	ldrb	r1, [r0]
   15b00:	sub	r2, r1, #72	; 0x48
   15b04:	mov	r1, #105	; 0x69
   15b08:	cmp	r2, #48	; 0x30
   15b0c:	bhi	15bf0 <ftello64@plt+0x43a0>
   15b10:	add	r3, pc, #0
   15b14:	ldr	pc, [r3, r2, lsl #2]
   15b18:	ldrdeq	r5, [r1], -ip
   15b1c:	strdeq	r5, [r1], -r0
   15b20:	strdeq	r5, [r1], -r0
   15b24:	strdeq	r5, [r1], -r0
   15b28:	strdeq	r5, [r1], -r0
   15b2c:	strdeq	r5, [r1], -r0
   15b30:	strdeq	r5, [r1], -r0
   15b34:	andeq	r5, r1, r4, ror #23
   15b38:	strdeq	r5, [r1], -r0
   15b3c:	strdeq	r5, [r1], -r0
   15b40:	strdeq	r5, [r1], -r0
   15b44:	strdeq	r5, [r1], -r0
   15b48:	strdeq	r5, [r1], -r0
   15b4c:	strdeq	r5, [r1], -r0
   15b50:	strdeq	r5, [r1], -r0
   15b54:	strdeq	r5, [r1], -r0
   15b58:	ldrdeq	r5, [r1], -ip
   15b5c:	strdeq	r5, [r1], -r0
   15b60:	strdeq	r5, [r1], -r0
   15b64:	strdeq	r5, [r1], -r0
   15b68:	strdeq	r5, [r1], -r0
   15b6c:	strdeq	r5, [r1], -r0
   15b70:	strdeq	r5, [r1], -r0
   15b74:	strdeq	r5, [r1], -r0
   15b78:	strdeq	r5, [r1], -r0
   15b7c:	strdeq	r5, [r1], -r0
   15b80:	strdeq	r5, [r1], -r0
   15b84:	strdeq	r5, [r1], -r0
   15b88:	strdeq	r5, [r1], -r0
   15b8c:	strdeq	r5, [r1], -r0
   15b90:	strdeq	r5, [r1], -r0
   15b94:	strdeq	r5, [r1], -r0
   15b98:	andeq	r5, r1, ip, ror #23
   15b9c:	strdeq	r5, [r1], -r0
   15ba0:	strdeq	r5, [r1], -r0
   15ba4:	strdeq	r5, [r1], -r0
   15ba8:	strdeq	r5, [r1], -r0
   15bac:	strdeq	r5, [r1], -r0
   15bb0:	strdeq	r5, [r1], -r0
   15bb4:	andeq	r5, r1, r4, ror #23
   15bb8:	strdeq	r5, [r1], -r0
   15bbc:	strdeq	r5, [r1], -r0
   15bc0:	strdeq	r5, [r1], -r0
   15bc4:	strdeq	r5, [r1], -r0
   15bc8:	strdeq	r5, [r1], -r0
   15bcc:	strdeq	r5, [r1], -r0
   15bd0:	strdeq	r5, [r1], -r0
   15bd4:	strdeq	r5, [r1], -r0
   15bd8:	andeq	r5, r1, ip, ror #23
   15bdc:	mov	r1, #88	; 0x58
   15be0:	b	15bf0 <ftello64@plt+0x43a0>
   15be4:	mov	r1, #111	; 0x6f
   15be8:	b	15bf0 <ftello64@plt+0x43a0>
   15bec:	mov	r1, #120	; 0x78
   15bf0:	mov	r2, #0
   15bf4:	strb	r2, [r0, #1]
   15bf8:	strb	r1, [r0]
   15bfc:	ldr	r0, [r5]
   15c00:	mov	r1, r4
   15c04:	bl	11544 <printf@plt>
   15c08:	movw	r1, #13472	; 0x34a0
   15c0c:	movt	r1, #3
   15c10:	ldr	r1, [r1]
   15c14:	ldr	r2, [r1]
   15c18:	add	r0, r2, r0
   15c1c:	str	r0, [r1]
   15c20:	movw	r0, #15252	; 0x3b94
   15c24:	mov	r1, #1
   15c28:	movt	r0, #3
   15c2c:	str	r1, [r0]
   15c30:	pop	{r4, r5, r6, sl, fp, pc}
   15c34:	push	{r4, r5, r6, sl, fp, lr}
   15c38:	add	fp, sp, #16
   15c3c:	movw	r0, #9101	; 0x238d
   15c40:	mov	r4, r3
   15c44:	cmp	r1, #1
   15c48:	movt	r0, #2
   15c4c:	blt	15da0 <ftello64@plt+0x4550>
   15c50:	ldr	r1, [r2]
   15c54:	mov	r5, r2
   15c58:	ldrb	r2, [r1]
   15c5c:	cmp	r2, #37	; 0x25
   15c60:	bne	15da0 <ftello64@plt+0x4550>
   15c64:	add	r6, r1, #1
   15c68:	bl	116a0 <__ctype_b_loc@plt>
   15c6c:	ldr	r0, [r0]
   15c70:	ldrb	r1, [r6], #1
   15c74:	add	r2, r0, r1, lsl #1
   15c78:	ldrb	r2, [r2, #1]
   15c7c:	tst	r2, #8
   15c80:	bne	15c70 <ftello64@plt+0x4420>
   15c84:	cmp	r1, #35	; 0x23
   15c88:	subne	r6, r6, #1
   15c8c:	mov	r0, r6
   15c90:	ldrb	r1, [r0], #1
   15c94:	cmp	r1, #108	; 0x6c
   15c98:	movne	r0, r6
   15c9c:	ldrb	r1, [r0]
   15ca0:	sub	r2, r1, #72	; 0x48
   15ca4:	mov	r1, #105	; 0x69
   15ca8:	cmp	r2, #48	; 0x30
   15cac:	bhi	15d90 <ftello64@plt+0x4540>
   15cb0:	add	r3, pc, #0
   15cb4:	ldr	pc, [r3, r2, lsl #2]
   15cb8:	andeq	r5, r1, ip, ror sp
   15cbc:	muleq	r1, r0, sp
   15cc0:	muleq	r1, r0, sp
   15cc4:	muleq	r1, r0, sp
   15cc8:	muleq	r1, r0, sp
   15ccc:	muleq	r1, r0, sp
   15cd0:	muleq	r1, r0, sp
   15cd4:	andeq	r5, r1, r4, lsl #27
   15cd8:	muleq	r1, r0, sp
   15cdc:	muleq	r1, r0, sp
   15ce0:	muleq	r1, r0, sp
   15ce4:	muleq	r1, r0, sp
   15ce8:	muleq	r1, r0, sp
   15cec:	muleq	r1, r0, sp
   15cf0:	muleq	r1, r0, sp
   15cf4:	muleq	r1, r0, sp
   15cf8:	andeq	r5, r1, ip, ror sp
   15cfc:	muleq	r1, r0, sp
   15d00:	muleq	r1, r0, sp
   15d04:	muleq	r1, r0, sp
   15d08:	muleq	r1, r0, sp
   15d0c:	muleq	r1, r0, sp
   15d10:	muleq	r1, r0, sp
   15d14:	muleq	r1, r0, sp
   15d18:	muleq	r1, r0, sp
   15d1c:	muleq	r1, r0, sp
   15d20:	muleq	r1, r0, sp
   15d24:	muleq	r1, r0, sp
   15d28:	muleq	r1, r0, sp
   15d2c:	muleq	r1, r0, sp
   15d30:	muleq	r1, r0, sp
   15d34:	muleq	r1, r0, sp
   15d38:	andeq	r5, r1, ip, lsl #27
   15d3c:	muleq	r1, r0, sp
   15d40:	muleq	r1, r0, sp
   15d44:	muleq	r1, r0, sp
   15d48:	muleq	r1, r0, sp
   15d4c:	muleq	r1, r0, sp
   15d50:	muleq	r1, r0, sp
   15d54:	andeq	r5, r1, r4, lsl #27
   15d58:	muleq	r1, r0, sp
   15d5c:	muleq	r1, r0, sp
   15d60:	muleq	r1, r0, sp
   15d64:	muleq	r1, r0, sp
   15d68:	muleq	r1, r0, sp
   15d6c:	muleq	r1, r0, sp
   15d70:	muleq	r1, r0, sp
   15d74:	muleq	r1, r0, sp
   15d78:	andeq	r5, r1, ip, lsl #27
   15d7c:	mov	r1, #88	; 0x58
   15d80:	b	15d90 <ftello64@plt+0x4540>
   15d84:	mov	r1, #111	; 0x6f
   15d88:	b	15d90 <ftello64@plt+0x4540>
   15d8c:	mov	r1, #120	; 0x78
   15d90:	mov	r2, #0
   15d94:	strb	r2, [r0, #1]
   15d98:	strb	r1, [r0]
   15d9c:	ldr	r0, [r5]
   15da0:	mov	r1, r4
   15da4:	bl	11544 <printf@plt>
   15da8:	movw	r1, #13472	; 0x34a0
   15dac:	movt	r1, #3
   15db0:	ldr	r1, [r1]
   15db4:	ldr	r2, [r1]
   15db8:	add	r0, r2, r0
   15dbc:	str	r0, [r1]
   15dc0:	movw	r0, #15252	; 0x3b94
   15dc4:	mov	r1, #1
   15dc8:	movt	r0, #3
   15dcc:	str	r1, [r0]
   15dd0:	pop	{r4, r5, r6, sl, fp, pc}
   15dd4:	cmp	r3, r1
   15dd8:	bxge	lr
   15ddc:	ldr	r1, [r2, r3, lsl #2]
   15de0:	str	r1, [r0, #16]
   15de4:	mov	r1, #0
   15de8:	b	15dec <ftello64@plt+0x459c>
   15dec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15df0:	add	fp, sp, #28
   15df4:	sub	sp, sp, #12
   15df8:	mov	r5, r1
   15dfc:	ldr	r1, [r0, #20]
   15e00:	ldr	r6, [r0, #16]
   15e04:	mov	r4, r0
   15e08:	add	r0, r1, #1
   15e0c:	str	r0, [r4, #20]
   15e10:	ldrb	r0, [r6]
   15e14:	cmp	r0, #0
   15e18:	beq	16210 <ftello64@plt+0x49c0>
   15e1c:	cmp	r0, #125	; 0x7d
   15e20:	bne	15e2c <ftello64@plt+0x45dc>
   15e24:	cmp	r1, #0
   15e28:	bgt	16210 <ftello64@plt+0x49c0>
   15e2c:	movw	r9, #13472	; 0x34a0
   15e30:	movw	sl, #15264	; 0x3ba0
   15e34:	movw	r7, #15252	; 0x3b94
   15e38:	mov	r8, #0
   15e3c:	str	r5, [fp, #-36]	; 0xffffffdc
   15e40:	movt	r9, #3
   15e44:	movt	sl, #3
   15e48:	movt	r7, #3
   15e4c:	b	15e5c <ftello64@plt+0x460c>
   15e50:	cmp	r5, #0
   15e54:	beq	15ec8 <ftello64@plt+0x4678>
   15e58:	ldrb	r0, [r6, #1]!
   15e5c:	uxtb	r0, r0
   15e60:	cmp	r0, #36	; 0x24
   15e64:	beq	15e88 <ftello64@plt+0x4638>
   15e68:	cmp	r0, #0
   15e6c:	beq	16210 <ftello64@plt+0x49c0>
   15e70:	cmp	r0, #125	; 0x7d
   15e74:	bne	15e50 <ftello64@plt+0x4600>
   15e78:	ldr	r1, [r4, #20]
   15e7c:	cmp	r1, #1
   15e80:	ble	15e50 <ftello64@plt+0x4600>
   15e84:	b	16210 <ftello64@plt+0x49c0>
   15e88:	ldrb	r0, [r6, #1]
   15e8c:	cmp	r0, #36	; 0x24
   15e90:	beq	15ea4 <ftello64@plt+0x4654>
   15e94:	cmp	r0, #123	; 0x7b
   15e98:	beq	15ee4 <ftello64@plt+0x4694>
   15e9c:	cmp	r0, #125	; 0x7d
   15ea0:	bne	15f9c <ftello64@plt+0x474c>
   15ea4:	cmp	r5, #0
   15ea8:	bne	16050 <ftello64@plt+0x4800>
   15eac:	cmp	r0, #9
   15eb0:	beq	15fd4 <ftello64@plt+0x4784>
   15eb4:	cmp	r0, #10
   15eb8:	bne	16030 <ftello64@plt+0x47e0>
   15ebc:	ldr	r1, [r9]
   15ec0:	str	r8, [r1]
   15ec4:	b	16040 <ftello64@plt+0x47f0>
   15ec8:	cmp	r0, #9
   15ecc:	beq	15ff0 <ftello64@plt+0x47a0>
   15ed0:	cmp	r0, #10
   15ed4:	bne	1600c <ftello64@plt+0x47bc>
   15ed8:	ldr	r1, [r9]
   15edc:	str	r8, [r1]
   15ee0:	b	1601c <ftello64@plt+0x47cc>
   15ee4:	add	r5, r6, #2
   15ee8:	mov	r1, #125	; 0x7d
   15eec:	mov	r0, r5
   15ef0:	bl	116d0 <strchr@plt>
   15ef4:	cmp	r0, #0
   15ef8:	beq	16078 <ftello64@plt+0x4828>
   15efc:	sub	r6, r0, r5
   15f00:	mov	r8, r0
   15f04:	add	r0, r6, #8
   15f08:	bic	r0, r0, #7
   15f0c:	sub	r7, sp, r0
   15f10:	mov	sp, r7
   15f14:	mov	r0, r7
   15f18:	mov	r1, r5
   15f1c:	mov	r2, r6
   15f20:	bl	11598 <memcpy@plt>
   15f24:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15f28:	mov	r0, #0
   15f2c:	strb	r0, [r7, r6]
   15f30:	add	r6, r8, #1
   15f34:	cmp	r5, #0
   15f38:	beq	16110 <ftello64@plt+0x48c0>
   15f3c:	str	r6, [r4, #16]
   15f40:	movw	r7, #15252	; 0x3b94
   15f44:	mov	r8, #0
   15f48:	ldrb	r0, [r6]
   15f4c:	movt	r7, #3
   15f50:	cmp	r0, #123	; 0x7b
   15f54:	beq	15f70 <ftello64@plt+0x4720>
   15f58:	b	16058 <ftello64@plt+0x4808>
   15f5c:	add	r6, r1, #1
   15f60:	str	r6, [r4, #16]
   15f64:	ldrb	r0, [r1, #1]
   15f68:	cmp	r0, #123	; 0x7b
   15f6c:	bne	16054 <ftello64@plt+0x4804>
   15f70:	add	r0, r6, #1
   15f74:	mov	r1, #1
   15f78:	str	r0, [r4, #16]
   15f7c:	mov	r0, r4
   15f80:	bl	15dec <ftello64@plt+0x459c>
   15f84:	ldr	r1, [r4, #16]
   15f88:	ldrb	r0, [r1]
   15f8c:	cmp	r0, #125	; 0x7d
   15f90:	beq	15f5c <ftello64@plt+0x470c>
   15f94:	mov	r6, r1
   15f98:	b	15f68 <ftello64@plt+0x4718>
   15f9c:	cmp	r5, #0
   15fa0:	bne	16050 <ftello64@plt+0x4800>
   15fa4:	ldr	r0, [r9]
   15fa8:	ldr	r1, [r0]
   15fac:	add	r1, r1, #1
   15fb0:	str	r1, [r0]
   15fb4:	mov	r0, #36	; 0x24
   15fb8:	ldr	r1, [sl]
   15fbc:	bl	117a8 <putc@plt>
   15fc0:	mov	r0, #1
   15fc4:	str	r0, [r7]
   15fc8:	ldrb	r0, [r6, #1]
   15fcc:	cmp	r0, #9
   15fd0:	bne	15eb4 <ftello64@plt+0x4664>
   15fd4:	ldr	r1, [r9]
   15fd8:	ldr	r2, [r1]
   15fdc:	asr	r3, r2, #31
   15fe0:	add	r2, r2, r3, lsr #29
   15fe4:	bic	r2, r2, #7
   15fe8:	add	r2, r2, #8
   15fec:	b	1603c <ftello64@plt+0x47ec>
   15ff0:	ldr	r1, [r9]
   15ff4:	ldr	r2, [r1]
   15ff8:	asr	r3, r2, #31
   15ffc:	add	r2, r2, r3, lsr #29
   16000:	bic	r2, r2, #7
   16004:	add	r2, r2, #8
   16008:	b	16018 <ftello64@plt+0x47c8>
   1600c:	ldr	r1, [r9]
   16010:	ldr	r2, [r1]
   16014:	add	r2, r2, #1
   16018:	str	r2, [r1]
   1601c:	ldr	r1, [sl]
   16020:	bl	117a8 <putc@plt>
   16024:	mov	r0, #1
   16028:	str	r0, [r7]
   1602c:	b	15e58 <ftello64@plt+0x4608>
   16030:	ldr	r1, [r9]
   16034:	ldr	r2, [r1]
   16038:	add	r2, r2, #1
   1603c:	str	r2, [r1]
   16040:	ldr	r1, [sl]
   16044:	bl	117a8 <putc@plt>
   16048:	mov	r0, #1
   1604c:	str	r0, [r7]
   16050:	add	r6, r6, #2
   16054:	ldrb	r0, [r6]
   16058:	cmp	r0, #0
   1605c:	beq	16210 <ftello64@plt+0x49c0>
   16060:	cmp	r0, #125	; 0x7d
   16064:	bne	15e5c <ftello64@plt+0x460c>
   16068:	ldr	r1, [r4, #20]
   1606c:	cmp	r1, #1
   16070:	ble	15e5c <ftello64@plt+0x460c>
   16074:	b	16210 <ftello64@plt+0x49c0>
   16078:	movw	r7, #15252	; 0x3b94
   1607c:	mov	r0, #36	; 0x24
   16080:	mov	r5, #1
   16084:	movt	r7, #3
   16088:	b	160bc <ftello64@plt+0x486c>
   1608c:	ldr	r1, [r9]
   16090:	ldr	r2, [r1]
   16094:	add	r2, r2, #1
   16098:	str	r2, [r1]
   1609c:	ldr	r1, [sl]
   160a0:	bl	117a8 <putc@plt>
   160a4:	mov	r0, #1
   160a8:	str	r0, [r7]
   160ac:	ldrb	r0, [r6, r5]
   160b0:	add	r5, r5, #1
   160b4:	cmp	r0, #0
   160b8:	beq	160f8 <ftello64@plt+0x48a8>
   160bc:	uxtb	r0, r0
   160c0:	cmp	r0, #9
   160c4:	beq	160dc <ftello64@plt+0x488c>
   160c8:	cmp	r0, #10
   160cc:	bne	1608c <ftello64@plt+0x483c>
   160d0:	ldr	r1, [r9]
   160d4:	mov	r2, #0
   160d8:	b	16098 <ftello64@plt+0x4848>
   160dc:	ldr	r1, [r9]
   160e0:	ldr	r2, [r1]
   160e4:	asr	r3, r2, #31
   160e8:	add	r2, r2, r3, lsr #29
   160ec:	bic	r2, r2, #7
   160f0:	add	r2, r2, #8
   160f4:	b	16098 <ftello64@plt+0x4848>
   160f8:	mov	r0, r6
   160fc:	bl	116c4 <strlen@plt>
   16100:	ldr	r5, [fp, #-36]	; 0xffffffdc
   16104:	add	r6, r6, r0
   16108:	mov	r8, #0
   1610c:	b	16054 <ftello64@plt+0x4804>
   16110:	mov	r0, r8
   16114:	str	r7, [fp, #-40]	; 0xffffffd8
   16118:	bl	116c4 <strlen@plt>
   1611c:	mov	r1, #7
   16120:	add	r0, r1, r0, lsr #1
   16124:	bic	r0, r0, #7
   16128:	sub	sl, sp, r0
   1612c:	mov	sp, sl
   16130:	ldrb	r0, [r8, #1]
   16134:	cmp	r0, #123	; 0x7b
   16138:	bne	161e0 <ftello64@plt+0x4990>
   1613c:	mov	r7, #0
   16140:	add	r6, r6, #1
   16144:	mov	r0, r4
   16148:	mov	r1, #1
   1614c:	str	r6, [r4, #16]
   16150:	bl	15dec <ftello64@plt+0x459c>
   16154:	ldr	r9, [r4, #16]
   16158:	sub	r5, r9, r6
   1615c:	add	r0, r5, #1
   16160:	bl	1a4cc <_obstack_memory_used@@Base+0xa28>
   16164:	mov	r1, r6
   16168:	mov	r2, r5
   1616c:	mov	r8, r0
   16170:	str	r0, [sl, r7, lsl #2]
   16174:	bl	11598 <memcpy@plt>
   16178:	mov	r0, #0
   1617c:	mov	r6, r9
   16180:	add	r7, r7, #1
   16184:	strb	r0, [r8, r5]
   16188:	ldrb	r0, [r6], #1
   1618c:	cmp	r0, #125	; 0x7d
   16190:	movne	r6, r9
   16194:	ldrb	r0, [r6]
   16198:	cmp	r0, #123	; 0x7b
   1619c:	beq	16140 <ftello64@plt+0x48f0>
   161a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   161a4:	mov	r1, r4
   161a8:	mov	r2, r7
   161ac:	mov	r3, sl
   161b0:	bl	1674c <ftello64@plt+0x4efc>
   161b4:	sub	r5, sl, #4
   161b8:	str	r6, [r4, #16]
   161bc:	ldr	r0, [r5, r7, lsl #2]
   161c0:	bl	195f8 <argp_parse@@Base+0x12dc>
   161c4:	sub	r7, r7, #1
   161c8:	cmp	r7, #0
   161cc:	bgt	161bc <ftello64@plt+0x496c>
   161d0:	ldr	r5, [fp, #-36]	; 0xffffffdc
   161d4:	movw	r9, #13472	; 0x34a0
   161d8:	movt	r9, #3
   161dc:	b	161f8 <ftello64@plt+0x49a8>
   161e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   161e4:	mov	r1, r4
   161e8:	mov	r2, #0
   161ec:	mov	r3, sl
   161f0:	bl	1674c <ftello64@plt+0x4efc>
   161f4:	str	r6, [r4, #16]
   161f8:	movw	sl, #15264	; 0x3ba0
   161fc:	movw	r7, #15252	; 0x3b94
   16200:	mov	r8, #0
   16204:	movt	sl, #3
   16208:	movt	r7, #3
   1620c:	b	16054 <ftello64@plt+0x4804>
   16210:	str	r6, [r4, #16]
   16214:	ldr	r0, [r4, #20]
   16218:	sub	r0, r0, #1
   1621c:	str	r0, [r4, #20]
   16220:	sub	sp, fp, #28
   16224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16228:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1622c:	add	fp, sp, #24
   16230:	sub	sp, sp, #16
   16234:	ldr	r0, [r3, #4]
   16238:	mov	r6, r3
   1623c:	mov	r8, r2
   16240:	mov	r9, r1
   16244:	bl	115b0 <inet_ntoa@plt>
   16248:	mov	r1, #46	; 0x2e
   1624c:	mov	r7, r0
   16250:	bl	116d0 <strchr@plt>
   16254:	mov	r4, r0
   16258:	mov	r5, #0
   1625c:	mov	r0, r7
   16260:	mov	r1, #0
   16264:	mov	r2, #0
   16268:	strb	r5, [r4], #1
   1626c:	bl	11538 <strtol@plt>
   16270:	str	r0, [sp]
   16274:	mov	r0, r4
   16278:	mov	r1, #46	; 0x2e
   1627c:	bl	116d0 <strchr@plt>
   16280:	mov	r7, r0
   16284:	mov	r0, r4
   16288:	mov	r1, #0
   1628c:	mov	r2, #0
   16290:	strb	r5, [r7], #1
   16294:	bl	11538 <strtol@plt>
   16298:	str	r0, [sp, #4]
   1629c:	mov	r0, r7
   162a0:	mov	r1, #46	; 0x2e
   162a4:	bl	116d0 <strchr@plt>
   162a8:	mov	r4, r0
   162ac:	mov	r0, r7
   162b0:	mov	r1, #0
   162b4:	mov	r2, #0
   162b8:	strb	r5, [r4], #1
   162bc:	bl	11538 <strtol@plt>
   162c0:	str	r0, [sp, #8]
   162c4:	mov	r0, r4
   162c8:	mov	r1, #0
   162cc:	mov	r2, #0
   162d0:	bl	11538 <strtol@plt>
   162d4:	str	r0, [sp, #12]
   162d8:	ldr	r0, [r6, #4]
   162dc:	bl	115b0 <inet_ntoa@plt>
   162e0:	cmp	r9, #1
   162e4:	blt	1631c <ftello64@plt+0x4acc>
   162e8:	ldr	r0, [r8]
   162ec:	mov	r1, #0
   162f0:	mov	r2, #0
   162f4:	bl	11538 <strtol@plt>
   162f8:	cmp	r0, #3
   162fc:	bhi	163b4 <ftello64@plt+0x4b64>
   16300:	mov	r1, sp
   16304:	add	r2, r8, #4
   16308:	ldr	r3, [r1, r0, lsl #2]
   1630c:	sub	r1, r9, #1
   16310:	bl	15a88 <ftello64@plt+0x4238>
   16314:	sub	sp, fp, #24
   16318:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1631c:	ldrb	r1, [r0]
   16320:	cmp	r1, #0
   16324:	beq	163b4 <ftello64@plt+0x4b64>
   16328:	movw	r8, #13472	; 0x34a0
   1632c:	movw	r6, #15264	; 0x3ba0
   16330:	movw	r7, #15252	; 0x3b94
   16334:	add	r4, r0, #1
   16338:	mov	r5, #1
   1633c:	mov	r9, #0
   16340:	movt	r8, #3
   16344:	movt	r6, #3
   16348:	movt	r7, #3
   1634c:	b	16378 <ftello64@plt+0x4b28>
   16350:	ldr	r1, [r8]
   16354:	ldr	r2, [r1]
   16358:	add	r2, r2, #1
   1635c:	str	r2, [r1]
   16360:	ldr	r1, [r6]
   16364:	bl	117a8 <putc@plt>
   16368:	str	r5, [r7]
   1636c:	ldrb	r1, [r4], #1
   16370:	cmp	r1, #0
   16374:	beq	163b4 <ftello64@plt+0x4b64>
   16378:	uxtb	r0, r1
   1637c:	cmp	r0, #9
   16380:	beq	16398 <ftello64@plt+0x4b48>
   16384:	cmp	r0, #10
   16388:	bne	16350 <ftello64@plt+0x4b00>
   1638c:	ldr	r1, [r8]
   16390:	str	r9, [r1]
   16394:	b	16360 <ftello64@plt+0x4b10>
   16398:	ldr	r1, [r8]
   1639c:	ldr	r2, [r1]
   163a0:	asr	r3, r2, #31
   163a4:	add	r2, r2, r3, lsr #29
   163a8:	bic	r2, r2, #7
   163ac:	add	r2, r2, #8
   163b0:	b	1635c <ftello64@plt+0x4b0c>
   163b4:	sub	sp, fp, #24
   163b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   163bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163c0:	add	fp, sp, #28
   163c4:	sub	sp, sp, #20
   163c8:	cmp	r3, #0
   163cc:	str	r2, [sp, #4]
   163d0:	str	r1, [sp, #8]
   163d4:	beq	165c8 <ftello64@plt+0x4d78>
   163d8:	movw	r8, #13472	; 0x34a0
   163dc:	movw	r4, #15264	; 0x3ba0
   163e0:	movw	r6, #15252	; 0x3b94
   163e4:	mov	r0, #1
   163e8:	mov	r5, r3
   163ec:	mov	r9, #1
   163f0:	mov	r7, #1
   163f4:	movt	r8, #3
   163f8:	movt	r4, #3
   163fc:	movt	r6, #3
   16400:	str	r0, [sp, #12]
   16404:	tst	r5, r7
   16408:	bne	1643c <ftello64@plt+0x4bec>
   1640c:	b	16420 <ftello64@plt+0x4bd0>
   16410:	ldr	r5, [sp, #16]
   16414:	mov	r0, #0
   16418:	str	r0, [sp, #12]
   1641c:	bic	r5, r5, r7
   16420:	mov	r0, #0
   16424:	cmp	r0, r7, lsl #1
   16428:	lslne	r7, r7, #1
   1642c:	cmpne	r5, #0
   16430:	beq	16594 <ftello64@plt+0x4d44>
   16434:	tst	r5, r7
   16438:	beq	16420 <ftello64@plt+0x4bd0>
   1643c:	mov	r0, r7
   16440:	mov	r1, #0
   16444:	str	r5, [sp, #16]
   16448:	bl	11d08 <ftello64@plt+0x4b8>
   1644c:	cmp	r0, #0
   16450:	beq	164dc <ftello64@plt+0x4c8c>
   16454:	mov	sl, r0
   16458:	ldr	r0, [sp, #12]
   1645c:	cmp	r0, #0
   16460:	beq	164e4 <ftello64@plt+0x4c94>
   16464:	ldrb	r0, [sl]
   16468:	cmp	r0, #0
   1646c:	beq	16410 <ftello64@plt+0x4bc0>
   16470:	add	r5, sl, #1
   16474:	b	164a0 <ftello64@plt+0x4c50>
   16478:	ldr	r1, [r8]
   1647c:	ldr	r2, [r1]
   16480:	add	r2, r2, #1
   16484:	str	r2, [r1]
   16488:	ldr	r1, [r4]
   1648c:	bl	117a8 <putc@plt>
   16490:	str	r9, [r6]
   16494:	ldrb	r0, [r5], #1
   16498:	cmp	r0, #0
   1649c:	beq	16410 <ftello64@plt+0x4bc0>
   164a0:	uxtb	r0, r0
   164a4:	cmp	r0, #9
   164a8:	beq	164c0 <ftello64@plt+0x4c70>
   164ac:	cmp	r0, #10
   164b0:	bne	16478 <ftello64@plt+0x4c28>
   164b4:	ldr	r1, [r8]
   164b8:	mov	r2, #0
   164bc:	b	16484 <ftello64@plt+0x4c34>
   164c0:	ldr	r1, [r8]
   164c4:	ldr	r2, [r1]
   164c8:	asr	r3, r2, #31
   164cc:	add	r2, r2, r3, lsr #29
   164d0:	bic	r2, r2, #7
   164d4:	add	r2, r2, #8
   164d8:	b	16484 <ftello64@plt+0x4c34>
   164dc:	ldr	r5, [sp, #16]
   164e0:	b	16420 <ftello64@plt+0x4bd0>
   164e4:	ldr	r0, [sp, #8]
   164e8:	cmp	r0, #1
   164ec:	blt	16570 <ftello64@plt+0x4d20>
   164f0:	ldr	r0, [sp, #4]
   164f4:	ldr	r1, [r0]
   164f8:	ldrb	r0, [r1]
   164fc:	cmp	r0, #0
   16500:	beq	16464 <ftello64@plt+0x4c14>
   16504:	add	r5, r1, #1
   16508:	b	16534 <ftello64@plt+0x4ce4>
   1650c:	ldr	r1, [r8]
   16510:	ldr	r2, [r1]
   16514:	add	r2, r2, #1
   16518:	str	r2, [r1]
   1651c:	ldr	r1, [r4]
   16520:	bl	117a8 <putc@plt>
   16524:	str	r9, [r6]
   16528:	ldrb	r0, [r5], #1
   1652c:	cmp	r0, #0
   16530:	beq	16464 <ftello64@plt+0x4c14>
   16534:	uxtb	r0, r0
   16538:	cmp	r0, #9
   1653c:	beq	16554 <ftello64@plt+0x4d04>
   16540:	cmp	r0, #10
   16544:	bne	1650c <ftello64@plt+0x4cbc>
   16548:	ldr	r1, [r8]
   1654c:	mov	r2, #0
   16550:	b	16518 <ftello64@plt+0x4cc8>
   16554:	ldr	r1, [r8]
   16558:	ldr	r2, [r1]
   1655c:	asr	r3, r2, #31
   16560:	add	r2, r2, r3, lsr #29
   16564:	bic	r2, r2, #7
   16568:	add	r2, r2, #8
   1656c:	b	16518 <ftello64@plt+0x4cc8>
   16570:	ldr	r0, [r8]
   16574:	ldr	r1, [r0]
   16578:	add	r1, r1, #1
   1657c:	str	r1, [r0]
   16580:	mov	r0, #32
   16584:	ldr	r1, [r4]
   16588:	bl	117a8 <putc@plt>
   1658c:	str	r9, [r6]
   16590:	b	16464 <ftello64@plt+0x4c14>
   16594:	cmp	r5, #0
   16598:	beq	165c8 <ftello64@plt+0x4d78>
   1659c:	ldr	r0, [sp, #12]
   165a0:	cmp	r0, #0
   165a4:	beq	165d0 <ftello64@plt+0x4d80>
   165a8:	ldr	r0, [sp, #8]
   165ac:	mov	r3, r5
   165b0:	sub	r1, r0, #1
   165b4:	ldr	r0, [sp, #4]
   165b8:	add	r2, r0, #4
   165bc:	sub	sp, fp, #28
   165c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   165c4:	b	15a88 <ftello64@plt+0x4238>
   165c8:	sub	sp, fp, #28
   165cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165d0:	ldr	r0, [sp, #8]
   165d4:	cmp	r0, #1
   165d8:	blt	16664 <ftello64@plt+0x4e14>
   165dc:	ldr	r0, [sp, #4]
   165e0:	ldr	r1, [r0]
   165e4:	ldrb	r0, [r1]
   165e8:	cmp	r0, #0
   165ec:	beq	165a8 <ftello64@plt+0x4d58>
   165f0:	add	r7, r1, #1
   165f4:	mov	sl, #1
   165f8:	mov	r9, #0
   165fc:	b	16628 <ftello64@plt+0x4dd8>
   16600:	ldr	r1, [r8]
   16604:	ldr	r2, [r1]
   16608:	add	r2, r2, #1
   1660c:	str	r2, [r1]
   16610:	ldr	r1, [r4]
   16614:	bl	117a8 <putc@plt>
   16618:	str	sl, [r6]
   1661c:	ldrb	r0, [r7], #1
   16620:	cmp	r0, #0
   16624:	beq	165a8 <ftello64@plt+0x4d58>
   16628:	uxtb	r0, r0
   1662c:	cmp	r0, #9
   16630:	beq	16648 <ftello64@plt+0x4df8>
   16634:	cmp	r0, #10
   16638:	bne	16600 <ftello64@plt+0x4db0>
   1663c:	ldr	r1, [r8]
   16640:	str	r9, [r1]
   16644:	b	16610 <ftello64@plt+0x4dc0>
   16648:	ldr	r1, [r8]
   1664c:	ldr	r2, [r1]
   16650:	asr	r3, r2, #31
   16654:	add	r2, r2, r3, lsr #29
   16658:	bic	r2, r2, #7
   1665c:	add	r2, r2, #8
   16660:	b	1660c <ftello64@plt+0x4dbc>
   16664:	ldr	r0, [r8]
   16668:	ldr	r1, [r0]
   1666c:	add	r1, r1, #1
   16670:	str	r1, [r0]
   16674:	mov	r0, #32
   16678:	ldr	r1, [r4]
   1667c:	bl	117a8 <putc@plt>
   16680:	mov	r0, #1
   16684:	str	r0, [r6]
   16688:	b	165a8 <ftello64@plt+0x4d58>
   1668c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16690:	add	fp, sp, #24
   16694:	sub	sp, sp, #16
   16698:	add	r4, sp, #1
   1669c:	mov	r0, r3
   166a0:	mov	r2, #15
   166a4:	mov	r1, r4
   166a8:	bl	11f78 <ftello64@plt+0x728>
   166ac:	ldrb	r0, [sp, #1]
   166b0:	cmp	r0, #0
   166b4:	beq	16744 <ftello64@plt+0x4ef4>
   166b8:	movw	r8, #13472	; 0x34a0
   166bc:	movw	r6, #15264	; 0x3ba0
   166c0:	movw	r7, #15252	; 0x3b94
   166c4:	add	r4, r4, #1
   166c8:	mov	r5, #1
   166cc:	mov	r9, #0
   166d0:	movt	r8, #3
   166d4:	movt	r6, #3
   166d8:	movt	r7, #3
   166dc:	b	16708 <ftello64@plt+0x4eb8>
   166e0:	ldr	r1, [r8]
   166e4:	ldr	r2, [r1]
   166e8:	add	r2, r2, #1
   166ec:	str	r2, [r1]
   166f0:	ldr	r1, [r6]
   166f4:	bl	117a8 <putc@plt>
   166f8:	ldrb	r0, [r4], #1
   166fc:	str	r5, [r7]
   16700:	cmp	r0, #0
   16704:	beq	16744 <ftello64@plt+0x4ef4>
   16708:	uxtb	r0, r0
   1670c:	cmp	r0, #9
   16710:	beq	16728 <ftello64@plt+0x4ed8>
   16714:	cmp	r0, #10
   16718:	bne	166e0 <ftello64@plt+0x4e90>
   1671c:	ldr	r1, [r8]
   16720:	str	r9, [r1]
   16724:	b	166f0 <ftello64@plt+0x4ea0>
   16728:	ldr	r1, [r8]
   1672c:	ldr	r2, [r1]
   16730:	asr	r3, r2, #31
   16734:	add	r2, r2, r3, lsr #29
   16738:	bic	r2, r2, #7
   1673c:	add	r2, r2, #8
   16740:	b	166ec <ftello64@plt+0x4e9c>
   16744:	sub	sp, fp, #24
   16748:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1674c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16750:	add	fp, sp, #24
   16754:	mov	r7, r1
   16758:	movw	r1, #13476	; 0x34a4
   1675c:	mov	r4, r0
   16760:	movt	r1, #3
   16764:	ldr	r0, [r1]
   16768:	cmp	r0, #0
   1676c:	beq	167a0 <ftello64@plt+0x4f50>
   16770:	mov	r8, r3
   16774:	mov	r6, r2
   16778:	add	r5, r1, #4
   1677c:	mov	r1, r4
   16780:	bl	1152c <strcmp@plt>
   16784:	cmp	r0, #0
   16788:	beq	1687c <ftello64@plt+0x502c>
   1678c:	ldr	r0, [r5, #4]
   16790:	add	r1, r5, #8
   16794:	mov	r5, r1
   16798:	cmp	r0, #0
   1679c:	bne	1677c <ftello64@plt+0x4f2c>
   167a0:	movw	r0, #6233	; 0x1859
   167a4:	movt	r0, #2
   167a8:	bl	11544 <printf@plt>
   167ac:	movw	r5, #13472	; 0x34a0
   167b0:	movw	r8, #15252	; 0x3b94
   167b4:	movt	r5, #3
   167b8:	movt	r8, #3
   167bc:	ldr	r1, [r5]
   167c0:	ldr	r2, [r1]
   167c4:	add	r0, r2, r0
   167c8:	str	r0, [r1]
   167cc:	ldrb	r0, [r4]
   167d0:	cmp	r0, #0
   167d4:	beq	16854 <ftello64@plt+0x5004>
   167d8:	movw	r7, #15264	; 0x3ba0
   167dc:	add	r4, r4, #1
   167e0:	mov	r6, #1
   167e4:	mov	r9, #0
   167e8:	movt	r7, #3
   167ec:	b	16818 <ftello64@plt+0x4fc8>
   167f0:	ldr	r1, [r5]
   167f4:	ldr	r2, [r1]
   167f8:	add	r2, r2, #1
   167fc:	str	r2, [r1]
   16800:	ldr	r1, [r7]
   16804:	bl	117a8 <putc@plt>
   16808:	str	r6, [r8]
   1680c:	ldrb	r0, [r4], #1
   16810:	cmp	r0, #0
   16814:	beq	16854 <ftello64@plt+0x5004>
   16818:	uxtb	r0, r0
   1681c:	cmp	r0, #9
   16820:	beq	16838 <ftello64@plt+0x4fe8>
   16824:	cmp	r0, #10
   16828:	bne	167f0 <ftello64@plt+0x4fa0>
   1682c:	ldr	r1, [r5]
   16830:	str	r9, [r1]
   16834:	b	16800 <ftello64@plt+0x4fb0>
   16838:	ldr	r1, [r5]
   1683c:	ldr	r2, [r1]
   16840:	asr	r3, r2, #31
   16844:	add	r2, r2, r3, lsr #29
   16848:	bic	r2, r2, #7
   1684c:	add	r2, r2, #8
   16850:	b	167fc <ftello64@plt+0x4fac>
   16854:	movw	r0, #7523	; 0x1d63
   16858:	movt	r0, #2
   1685c:	bl	11544 <printf@plt>
   16860:	ldr	r1, [r5]
   16864:	ldr	r2, [r1]
   16868:	add	r0, r2, r0
   1686c:	str	r0, [r1]
   16870:	mov	r0, #1
   16874:	str	r0, [r8]
   16878:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1687c:	ldr	r3, [r5]
   16880:	cmp	r3, #0
   16884:	beq	16878 <ftello64@plt+0x5028>
   16888:	mov	r0, r7
   1688c:	mov	r1, r6
   16890:	mov	r2, r8
   16894:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   16898:	bx	r3
   1689c:	push	{fp, lr}
   168a0:	mov	fp, sp
   168a4:	sub	sp, sp, #24
   168a8:	movw	ip, #15264	; 0x3ba0
   168ac:	movt	ip, #3
   168b0:	ldr	lr, [ip]
   168b4:	cmp	lr, #0
   168b8:	bne	168cc <ftello64@plt+0x507c>
   168bc:	movw	lr, #15060	; 0x3ad4
   168c0:	movt	lr, #3
   168c4:	ldr	lr, [lr]
   168c8:	str	lr, [ip]
   168cc:	movw	ip, #15160	; 0x3b38
   168d0:	movt	ip, #3
   168d4:	ldrb	lr, [ip]
   168d8:	cmp	lr, #0
   168dc:	beq	168ec <ftello64@plt+0x509c>
   168e0:	mov	ip, #0
   168e4:	str	ip, [sp, #12]
   168e8:	b	168f8 <ftello64@plt+0x50a8>
   168ec:	mov	lr, #1
   168f0:	strb	lr, [ip]
   168f4:	str	lr, [sp, #12]
   168f8:	str	r3, [sp, #16]
   168fc:	stm	sp, {r1, r2}
   16900:	mov	r1, #0
   16904:	str	r1, [sp, #20]
   16908:	str	r0, [sp, #8]
   1690c:	mov	r0, sp
   16910:	mov	r1, #0
   16914:	bl	15dec <ftello64@plt+0x459c>
   16918:	mov	sp, fp
   1691c:	pop	{fp, pc}
   16920:	push	{r4, r5, r6, sl, fp, lr}
   16924:	add	fp, sp, #16
   16928:	mov	r5, r0
   1692c:	ldrb	r0, [r1]
   16930:	mov	r6, #32
   16934:	mov	r4, r1
   16938:	cmp	r6, r0, lsr #1
   1693c:	beq	169cc <ftello64@plt+0x517c>
   16940:	lsr	r1, r0, #1
   16944:	mov	r0, r5
   16948:	bl	1595c <ftello64@plt+0x410c>
   1694c:	ldrb	r0, [r4, #1]
   16950:	cmp	r6, r0, lsr #1
   16954:	beq	169cc <ftello64@plt+0x517c>
   16958:	lsr	r1, r0, #1
   1695c:	mov	r0, r5
   16960:	bl	1595c <ftello64@plt+0x410c>
   16964:	ldrb	r0, [r4, #2]
   16968:	mov	r6, #32
   1696c:	cmp	r6, r0, lsr #1
   16970:	beq	169cc <ftello64@plt+0x517c>
   16974:	lsr	r1, r0, #1
   16978:	mov	r0, r5
   1697c:	bl	1595c <ftello64@plt+0x410c>
   16980:	ldrb	r0, [r4, #3]
   16984:	cmp	r6, r0, lsr #1
   16988:	beq	169cc <ftello64@plt+0x517c>
   1698c:	lsr	r1, r0, #1
   16990:	mov	r0, r5
   16994:	bl	1595c <ftello64@plt+0x410c>
   16998:	ldrb	r0, [r4, #4]
   1699c:	mov	r6, #32
   169a0:	cmp	r6, r0, lsr #1
   169a4:	beq	169cc <ftello64@plt+0x517c>
   169a8:	lsr	r1, r0, #1
   169ac:	mov	r0, r5
   169b0:	bl	1595c <ftello64@plt+0x410c>
   169b4:	ldrb	r0, [r4, #5]
   169b8:	cmp	r6, r0, lsr #1
   169bc:	beq	169cc <ftello64@plt+0x517c>
   169c0:	lsr	r1, r0, #1
   169c4:	mov	r0, r5
   169c8:	bl	1595c <ftello64@plt+0x410c>
   169cc:	ldrb	r0, [r4, #6]
   169d0:	ubfx	r1, r0, #1, #4
   169d4:	cmp	r1, #0
   169d8:	beq	16a10 <ftello64@plt+0x51c0>
   169dc:	movw	r0, #8838	; 0x2286
   169e0:	movt	r0, #2
   169e4:	bl	11544 <printf@plt>
   169e8:	movw	r1, #13472	; 0x34a0
   169ec:	movt	r1, #3
   169f0:	ldr	r1, [r1]
   169f4:	ldr	r2, [r1]
   169f8:	add	r0, r2, r0
   169fc:	str	r0, [r1]
   16a00:	movw	r0, #15252	; 0x3b94
   16a04:	mov	r1, #1
   16a08:	movt	r0, #3
   16a0c:	str	r1, [r0]
   16a10:	pop	{r4, r5, r6, sl, fp, pc}
   16a14:	push	{fp, lr}
   16a18:	mov	fp, sp
   16a1c:	sub	sp, sp, #16
   16a20:	ldrb	r0, [r1, #3]
   16a24:	ldrb	ip, [r1]
   16a28:	ldrb	r2, [r1, #1]
   16a2c:	ldrb	r3, [r1, #2]
   16a30:	ldrb	lr, [r1, #4]
   16a34:	ldrb	r1, [r1, #5]
   16a38:	stm	sp, {r0, lr}
   16a3c:	movw	r0, #8842	; 0x228a
   16a40:	str	r1, [sp, #8]
   16a44:	mov	r1, ip
   16a48:	movt	r0, #2
   16a4c:	bl	11544 <printf@plt>
   16a50:	movw	r1, #13472	; 0x34a0
   16a54:	movt	r1, #3
   16a58:	ldr	r1, [r1]
   16a5c:	ldr	r2, [r1]
   16a60:	add	r0, r2, r0
   16a64:	str	r0, [r1]
   16a68:	movw	r0, #15252	; 0x3b94
   16a6c:	mov	r1, #1
   16a70:	movt	r0, #3
   16a74:	str	r1, [r0]
   16a78:	mov	sp, fp
   16a7c:	pop	{fp, pc}
   16a80:	push	{fp, lr}
   16a84:	mov	fp, sp
   16a88:	ldrb	r1, [r1]
   16a8c:	movw	r0, #8867	; 0x22a3
   16a90:	movt	r0, #2
   16a94:	bl	11544 <printf@plt>
   16a98:	movw	r1, #13472	; 0x34a0
   16a9c:	movt	r1, #3
   16aa0:	ldr	r1, [r1]
   16aa4:	ldr	r2, [r1]
   16aa8:	add	r0, r2, r0
   16aac:	str	r0, [r1]
   16ab0:	movw	r0, #15252	; 0x3b94
   16ab4:	mov	r1, #1
   16ab8:	movt	r0, #3
   16abc:	str	r1, [r0]
   16ac0:	pop	{fp, pc}
   16ac4:	push	{fp, lr}
   16ac8:	mov	fp, sp
   16acc:	ldrsh	r1, [r1]
   16ad0:	movw	r0, #8839	; 0x2287
   16ad4:	movt	r0, #2
   16ad8:	bl	11544 <printf@plt>
   16adc:	movw	r1, #13472	; 0x34a0
   16ae0:	movt	r1, #3
   16ae4:	ldr	r1, [r1]
   16ae8:	ldr	r2, [r1]
   16aec:	add	r0, r2, r0
   16af0:	str	r0, [r1]
   16af4:	movw	r0, #15252	; 0x3b94
   16af8:	mov	r1, #1
   16afc:	movt	r0, #3
   16b00:	str	r1, [r0]
   16b04:	pop	{fp, pc}
   16b08:	push	{fp, lr}
   16b0c:	mov	fp, sp
   16b10:	sub	sp, sp, #8
   16b14:	ldrb	r0, [r1, #3]
   16b18:	ldrb	ip, [r1]
   16b1c:	ldrb	r2, [r1, #1]
   16b20:	ldrb	r3, [r1, #2]
   16b24:	ldrb	r1, [r1, #4]
   16b28:	stm	sp, {r0, r1}
   16b2c:	movw	r0, #8872	; 0x22a8
   16b30:	mov	r1, ip
   16b34:	movt	r0, #2
   16b38:	bl	11544 <printf@plt>
   16b3c:	movw	r1, #13472	; 0x34a0
   16b40:	movt	r1, #3
   16b44:	ldr	r1, [r1]
   16b48:	ldr	r2, [r1]
   16b4c:	add	r0, r2, r0
   16b50:	str	r0, [r1]
   16b54:	movw	r0, #15252	; 0x3b94
   16b58:	mov	r1, #1
   16b5c:	movt	r0, #3
   16b60:	str	r1, [r0]
   16b64:	mov	sp, fp
   16b68:	pop	{fp, pc}
   16b6c:	push	{fp, lr}
   16b70:	mov	fp, sp
   16b74:	sub	sp, sp, #8
   16b78:	ldrb	r0, [r1]
   16b7c:	ldrb	r3, [r1, #1]
   16b80:	ldrb	r2, [r1, #2]
   16b84:	ldrb	r1, [r1, #3]
   16b88:	str	r0, [sp]
   16b8c:	movw	r0, #8852	; 0x2294
   16b90:	movt	r0, #2
   16b94:	bl	11544 <printf@plt>
   16b98:	movw	r1, #13472	; 0x34a0
   16b9c:	movt	r1, #3
   16ba0:	ldr	r1, [r1]
   16ba4:	ldr	r2, [r1]
   16ba8:	add	r0, r2, r0
   16bac:	str	r0, [r1]
   16bb0:	movw	r0, #15252	; 0x3b94
   16bb4:	mov	r1, #1
   16bb8:	movt	r0, #3
   16bbc:	str	r1, [r0]
   16bc0:	mov	sp, fp
   16bc4:	pop	{fp, pc}
   16bc8:	movw	r2, #14156	; 0x374c
   16bcc:	mov	r1, r0
   16bd0:	mov	r0, #0
   16bd4:	movt	r2, #3
   16bd8:	ldr	r3, [r2]
   16bdc:	cmp	r3, #0
   16be0:	bxeq	lr
   16be4:	ldr	r3, [r2, #8]
   16be8:	cmp	r3, r1
   16bec:	beq	16bf8 <ftello64@plt+0x53a8>
   16bf0:	ldr	r3, [r2, #16]!
   16bf4:	b	16bdc <ftello64@plt+0x538c>
   16bf8:	mov	r0, r2
   16bfc:	bx	lr
   16c00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c04:	add	fp, sp, #28
   16c08:	sub	sp, sp, #20
   16c0c:	movw	r5, #15164	; 0x3b3c
   16c10:	mov	r4, r0
   16c14:	movw	r6, #15272	; 0x3ba8
   16c18:	movt	r5, #3
   16c1c:	movt	r6, #3
   16c20:	ldrb	r0, [r5]
   16c24:	cmp	r0, #0
   16c28:	bne	16ecc <ftello64@plt+0x567c>
   16c2c:	mov	r0, #0
   16c30:	movw	r1, #5332	; 0x14d4
   16c34:	str	r0, [sp, #16]
   16c38:	str	r0, [sp, #12]
   16c3c:	movw	r0, #8893	; 0x22bd
   16c40:	movt	r1, #2
   16c44:	movt	r0, #2
   16c48:	bl	117cc <fopen64@plt>
   16c4c:	cmp	r0, #0
   16c50:	beq	16df0 <ftello64@plt+0x55a0>
   16c54:	mov	r9, r0
   16c58:	add	r0, sp, #16
   16c5c:	add	r1, sp, #12
   16c60:	mov	r2, #10
   16c64:	mov	r3, r9
   16c68:	bl	11514 <__getdelim@plt>
   16c6c:	cmp	r0, #0
   16c70:	bmi	16e14 <ftello64@plt+0x55c4>
   16c74:	add	r0, sp, #16
   16c78:	add	r1, sp, #12
   16c7c:	mov	r2, #10
   16c80:	mov	r3, r9
   16c84:	bl	11514 <__getdelim@plt>
   16c88:	cmn	r0, #1
   16c8c:	ble	16e14 <ftello64@plt+0x55c4>
   16c90:	ldr	r6, [sp, #16]
   16c94:	movw	r1, #5826	; 0x16c2
   16c98:	str	r4, [sp, #4]
   16c9c:	movt	r1, #2
   16ca0:	mov	r0, r6
   16ca4:	bl	114fc <strstr@plt>
   16ca8:	mov	r1, #2
   16cac:	cmp	r0, #0
   16cb0:	str	r1, [sp, #8]
   16cb4:	bne	16cd4 <ftello64@plt+0x5484>
   16cb8:	movw	r1, #5760	; 0x1680
   16cbc:	mov	r0, r6
   16cc0:	movt	r1, #2
   16cc4:	bl	114fc <strstr@plt>
   16cc8:	cmp	r0, #0
   16ccc:	movwne	r0, #1
   16cd0:	str	r0, [sp, #8]
   16cd4:	add	r0, sp, #16
   16cd8:	add	r1, sp, #12
   16cdc:	mov	r2, #10
   16ce0:	mov	r3, r9
   16ce4:	bl	11514 <__getdelim@plt>
   16ce8:	cmp	r0, #1
   16cec:	blt	16ea0 <ftello64@plt+0x5650>
   16cf0:	movw	r4, #15268	; 0x3ba4
   16cf4:	movt	r4, #3
   16cf8:	mov	r0, #120	; 0x78
   16cfc:	bl	1a8c4 <_obstack_memory_used@@Base+0xe20>
   16d00:	ldr	r6, [sp, #16]
   16d04:	mov	r7, r0
   16d08:	ldrb	r5, [r6]
   16d0c:	cmp	r5, #0
   16d10:	beq	16d44 <ftello64@plt+0x54f4>
   16d14:	ands	r0, r5, #128	; 0x80
   16d18:	bne	16d44 <ftello64@plt+0x54f4>
   16d1c:	bl	116a0 <__ctype_b_loc@plt>
   16d20:	ldr	r0, [r0]
   16d24:	add	r1, r0, r5, lsl #1
   16d28:	ldrb	r1, [r1, #1]
   16d2c:	tst	r1, #32
   16d30:	ldrbne	r5, [r6, #1]!
   16d34:	cmpne	r5, #0
   16d38:	beq	16d44 <ftello64@plt+0x54f4>
   16d3c:	ands	r1, r5, #128	; 0x80
   16d40:	beq	16d24 <ftello64@plt+0x54d4>
   16d44:	mov	r0, r6
   16d48:	mov	r1, #58	; 0x3a
   16d4c:	bl	116d0 <strchr@plt>
   16d50:	cmp	r0, #0
   16d54:	beq	16e48 <ftello64@plt+0x55f8>
   16d58:	mov	r5, r9
   16d5c:	sub	r9, r0, r6
   16d60:	mov	r8, r0
   16d64:	add	r0, r9, #1
   16d68:	bl	1a4cc <_obstack_memory_used@@Base+0xa28>
   16d6c:	mov	r1, r6
   16d70:	mov	r2, r9
   16d74:	mov	sl, r0
   16d78:	str	r0, [r7, #4]
   16d7c:	bl	11598 <memcpy@plt>
   16d80:	mov	r0, #0
   16d84:	movw	r1, #9136	; 0x23b0
   16d88:	mov	r6, #0
   16d8c:	strb	r0, [sl, r9]
   16d90:	ldr	r0, [sp, #8]
   16d94:	movt	r1, #2
   16d98:	ldr	r2, [r1, r0, lsl #2]
   16d9c:	add	r0, r8, #1
   16da0:	mov	r1, r7
   16da4:	blx	r2
   16da8:	cmp	r0, #0
   16dac:	beq	16e74 <ftello64@plt+0x5624>
   16db0:	ldr	r0, [r4]
   16db4:	str	r6, [r7]
   16db8:	add	r1, sp, #12
   16dbc:	mov	r2, #10
   16dc0:	mov	r3, r5
   16dc4:	mov	r9, r5
   16dc8:	cmp	r0, #0
   16dcc:	movweq	r0, #15272	; 0x3ba8
   16dd0:	movteq	r0, #3
   16dd4:	str	r7, [r0]
   16dd8:	add	r0, sp, #16
   16ddc:	str	r7, [r4]
   16de0:	bl	11514 <__getdelim@plt>
   16de4:	cmp	r0, #0
   16de8:	bgt	16cf8 <ftello64@plt+0x54a8>
   16dec:	b	16ea0 <ftello64@plt+0x5650>
   16df0:	bl	116e8 <__errno_location@plt>
   16df4:	ldr	r1, [r0]
   16df8:	movw	r2, #8907	; 0x22cb
   16dfc:	movw	r3, #8893	; 0x22bd
   16e00:	mov	r0, #0
   16e04:	movt	r2, #2
   16e08:	movt	r3, #2
   16e0c:	bl	11634 <error@plt>
   16e10:	b	16ec4 <ftello64@plt+0x5674>
   16e14:	bl	116e8 <__errno_location@plt>
   16e18:	ldr	r1, [r0]
   16e1c:	movw	r2, #8922	; 0x22da
   16e20:	movw	r3, #8893	; 0x22bd
   16e24:	mov	r0, #0
   16e28:	movt	r2, #2
   16e2c:	movt	r3, #2
   16e30:	bl	11634 <error@plt>
   16e34:	mov	r0, r9
   16e38:	bl	11748 <fclose@plt>
   16e3c:	ldr	r0, [sp, #16]
   16e40:	bl	195f8 <argp_parse@@Base+0x12dc>
   16e44:	b	16ec4 <ftello64@plt+0x5674>
   16e48:	bl	116e8 <__errno_location@plt>
   16e4c:	ldr	r1, [r0]
   16e50:	movw	r2, #8922	; 0x22da
   16e54:	movw	r3, #8893	; 0x22bd
   16e58:	mov	r0, #0
   16e5c:	movt	r2, #2
   16e60:	movt	r3, #2
   16e64:	bl	11634 <error@plt>
   16e68:	mov	r0, r7
   16e6c:	bl	195f8 <argp_parse@@Base+0x12dc>
   16e70:	b	16ea0 <ftello64@plt+0x5650>
   16e74:	bl	116e8 <__errno_location@plt>
   16e78:	ldr	r1, [r0]
   16e7c:	movw	r2, #8922	; 0x22da
   16e80:	movw	r3, #8893	; 0x22bd
   16e84:	mov	r0, #0
   16e88:	movt	r2, #2
   16e8c:	movt	r3, #2
   16e90:	bl	11634 <error@plt>
   16e94:	mov	r0, r7
   16e98:	bl	195f8 <argp_parse@@Base+0x12dc>
   16e9c:	mov	r9, r5
   16ea0:	mov	r0, r9
   16ea4:	bl	11748 <fclose@plt>
   16ea8:	ldr	r0, [sp, #16]
   16eac:	bl	195f8 <argp_parse@@Base+0x12dc>
   16eb0:	ldr	r4, [sp, #4]
   16eb4:	movw	r5, #15164	; 0x3b3c
   16eb8:	movw	r6, #15272	; 0x3ba8
   16ebc:	movt	r5, #3
   16ec0:	movt	r6, #3
   16ec4:	mov	r0, #1
   16ec8:	strb	r0, [r5]
   16ecc:	ldr	r6, [r6]
   16ed0:	mov	r5, #0
   16ed4:	cmp	r6, #0
   16ed8:	beq	16f04 <ftello64@plt+0x56b4>
   16edc:	ldr	r0, [r6, #4]
   16ee0:	mov	r1, r4
   16ee4:	bl	1152c <strcmp@plt>
   16ee8:	cmp	r0, #0
   16eec:	beq	16f00 <ftello64@plt+0x56b0>
   16ef0:	ldr	r6, [r6]
   16ef4:	cmp	r6, #0
   16ef8:	bne	16edc <ftello64@plt+0x568c>
   16efc:	b	16f04 <ftello64@plt+0x56b4>
   16f00:	mov	r5, r6
   16f04:	mov	r0, r5
   16f08:	sub	sp, fp, #28
   16f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f10:	push	{r4, r5, r6, sl, fp, lr}
   16f14:	add	fp, sp, #16
   16f18:	mov	r6, r0
   16f1c:	ldr	r0, [r0, #4]
   16f20:	mov	r4, r2
   16f24:	mov	r5, r1
   16f28:	bl	16c00 <ftello64@plt+0x53b0>
   16f2c:	clz	r0, r0
   16f30:	mov	r1, r5
   16f34:	mov	r2, r4
   16f38:	lsr	r3, r0, #5
   16f3c:	mov	r0, r6
   16f40:	pop	{r4, r5, r6, sl, fp, lr}
   16f44:	b	15dd4 <ftello64@plt+0x4584>
   16f48:	push	{r4, r5, r6, sl, fp, lr}
   16f4c:	add	fp, sp, #16
   16f50:	mov	r5, r0
   16f54:	ldr	r0, [r0, #4]
   16f58:	mov	r4, r2
   16f5c:	mov	r6, r1
   16f60:	bl	16c00 <ftello64@plt+0x53b0>
   16f64:	cmp	r0, #0
   16f68:	beq	16f84 <ftello64@plt+0x5734>
   16f6c:	ldr	r3, [r0, #8]
   16f70:	mov	r0, r5
   16f74:	mov	r1, r6
   16f78:	mov	r2, r4
   16f7c:	pop	{r4, r5, r6, sl, fp, lr}
   16f80:	b	15c34 <ftello64@plt+0x43e4>
   16f84:	movw	r1, #7392	; 0x1ce0
   16f88:	mov	r0, r5
   16f8c:	movt	r1, #2
   16f90:	pop	{r4, r5, r6, sl, fp, lr}
   16f94:	b	159e4 <ftello64@plt+0x4194>
   16f98:	push	{r4, r5, r6, sl, fp, lr}
   16f9c:	add	fp, sp, #16
   16fa0:	mov	r5, r0
   16fa4:	ldr	r0, [r0, #4]
   16fa8:	mov	r4, r2
   16fac:	mov	r6, r1
   16fb0:	bl	16c00 <ftello64@plt+0x53b0>
   16fb4:	cmp	r0, #0
   16fb8:	beq	16fd4 <ftello64@plt+0x5784>
   16fbc:	ldr	r3, [r0, #16]
   16fc0:	mov	r0, r5
   16fc4:	mov	r1, r6
   16fc8:	mov	r2, r4
   16fcc:	pop	{r4, r5, r6, sl, fp, lr}
   16fd0:	b	15c34 <ftello64@plt+0x43e4>
   16fd4:	movw	r1, #7413	; 0x1cf5
   16fd8:	mov	r0, r5
   16fdc:	movt	r1, #2
   16fe0:	pop	{r4, r5, r6, sl, fp, lr}
   16fe4:	b	159e4 <ftello64@plt+0x4194>
   16fe8:	push	{r4, r5, r6, sl, fp, lr}
   16fec:	add	fp, sp, #16
   16ff0:	mov	r5, r0
   16ff4:	ldr	r0, [r0, #4]
   16ff8:	mov	r4, r2
   16ffc:	mov	r6, r1
   17000:	bl	16c00 <ftello64@plt+0x53b0>
   17004:	cmp	r0, #0
   17008:	beq	17024 <ftello64@plt+0x57d4>
   1700c:	ldr	r3, [r0, #24]
   17010:	mov	r0, r5
   17014:	mov	r1, r6
   17018:	mov	r2, r4
   1701c:	pop	{r4, r5, r6, sl, fp, lr}
   17020:	b	15c34 <ftello64@plt+0x43e4>
   17024:	movw	r1, #7434	; 0x1d0a
   17028:	mov	r0, r5
   1702c:	movt	r1, #2
   17030:	pop	{r4, r5, r6, sl, fp, lr}
   17034:	b	159e4 <ftello64@plt+0x4194>
   17038:	push	{r4, r5, r6, sl, fp, lr}
   1703c:	add	fp, sp, #16
   17040:	mov	r5, r0
   17044:	ldr	r0, [r0, #4]
   17048:	mov	r4, r2
   1704c:	mov	r6, r1
   17050:	bl	16c00 <ftello64@plt+0x53b0>
   17054:	cmp	r0, #0
   17058:	beq	17074 <ftello64@plt+0x5824>
   1705c:	ldr	r3, [r0, #32]
   17060:	mov	r0, r5
   17064:	mov	r1, r6
   17068:	mov	r2, r4
   1706c:	pop	{r4, r5, r6, sl, fp, lr}
   17070:	b	15c34 <ftello64@plt+0x43e4>
   17074:	movw	r1, #7453	; 0x1d1d
   17078:	mov	r0, r5
   1707c:	movt	r1, #2
   17080:	pop	{r4, r5, r6, sl, fp, lr}
   17084:	b	159e4 <ftello64@plt+0x4194>
   17088:	push	{r4, r5, r6, sl, fp, lr}
   1708c:	add	fp, sp, #16
   17090:	mov	r5, r0
   17094:	ldr	r0, [r0, #4]
   17098:	mov	r4, r2
   1709c:	mov	r6, r1
   170a0:	bl	16c00 <ftello64@plt+0x53b0>
   170a4:	cmp	r0, #0
   170a8:	beq	170c4 <ftello64@plt+0x5874>
   170ac:	ldr	r3, [r0, #40]	; 0x28
   170b0:	mov	r0, r5
   170b4:	mov	r1, r6
   170b8:	mov	r2, r4
   170bc:	pop	{r4, r5, r6, sl, fp, lr}
   170c0:	b	15c34 <ftello64@plt+0x43e4>
   170c4:	movw	r1, #7472	; 0x1d30
   170c8:	mov	r0, r5
   170cc:	movt	r1, #2
   170d0:	pop	{r4, r5, r6, sl, fp, lr}
   170d4:	b	159e4 <ftello64@plt+0x4194>
   170d8:	push	{r4, r5, r6, sl, fp, lr}
   170dc:	add	fp, sp, #16
   170e0:	mov	r5, r0
   170e4:	ldr	r0, [r0, #4]
   170e8:	mov	r4, r2
   170ec:	mov	r6, r1
   170f0:	bl	16c00 <ftello64@plt+0x53b0>
   170f4:	cmp	r0, #0
   170f8:	beq	17114 <ftello64@plt+0x58c4>
   170fc:	ldr	r3, [r0, #44]	; 0x2c
   17100:	mov	r0, r5
   17104:	mov	r1, r6
   17108:	mov	r2, r4
   1710c:	pop	{r4, r5, r6, sl, fp, lr}
   17110:	b	15c34 <ftello64@plt+0x43e4>
   17114:	movw	r1, #7492	; 0x1d44
   17118:	mov	r0, r5
   1711c:	movt	r1, #2
   17120:	pop	{r4, r5, r6, sl, fp, lr}
   17124:	b	159e4 <ftello64@plt+0x4194>
   17128:	push	{r4, r5, r6, sl, fp, lr}
   1712c:	add	fp, sp, #16
   17130:	mov	r5, r0
   17134:	ldr	r0, [r0, #4]
   17138:	mov	r4, r2
   1713c:	mov	r6, r1
   17140:	bl	16c00 <ftello64@plt+0x53b0>
   17144:	cmp	r0, #0
   17148:	beq	17164 <ftello64@plt+0x5914>
   1714c:	ldr	r3, [r0, #48]	; 0x30
   17150:	mov	r0, r5
   17154:	mov	r1, r6
   17158:	mov	r2, r4
   1715c:	pop	{r4, r5, r6, sl, fp, lr}
   17160:	b	15c34 <ftello64@plt+0x43e4>
   17164:	movw	r1, #7512	; 0x1d58
   17168:	mov	r0, r5
   1716c:	movt	r1, #2
   17170:	pop	{r4, r5, r6, sl, fp, lr}
   17174:	b	159e4 <ftello64@plt+0x4194>
   17178:	push	{r4, r5, r6, sl, fp, lr}
   1717c:	add	fp, sp, #16
   17180:	mov	r5, r0
   17184:	ldr	r0, [r0, #4]
   17188:	mov	r4, r2
   1718c:	mov	r6, r1
   17190:	bl	16c00 <ftello64@plt+0x53b0>
   17194:	cmp	r0, #0
   17198:	beq	171b4 <ftello64@plt+0x5964>
   1719c:	ldr	r3, [r0, #52]	; 0x34
   171a0:	mov	r0, r5
   171a4:	mov	r1, r6
   171a8:	mov	r2, r4
   171ac:	pop	{r4, r5, r6, sl, fp, lr}
   171b0:	b	15c34 <ftello64@plt+0x43e4>
   171b4:	movw	r1, #7533	; 0x1d6d
   171b8:	mov	r0, r5
   171bc:	movt	r1, #2
   171c0:	pop	{r4, r5, r6, sl, fp, lr}
   171c4:	b	159e4 <ftello64@plt+0x4194>
   171c8:	push	{r4, r5, r6, sl, fp, lr}
   171cc:	add	fp, sp, #16
   171d0:	mov	r5, r0
   171d4:	ldr	r0, [r0, #4]
   171d8:	mov	r4, r2
   171dc:	mov	r6, r1
   171e0:	bl	16c00 <ftello64@plt+0x53b0>
   171e4:	cmp	r0, #0
   171e8:	beq	17204 <ftello64@plt+0x59b4>
   171ec:	ldr	r3, [r0, #56]	; 0x38
   171f0:	mov	r0, r5
   171f4:	mov	r1, r6
   171f8:	mov	r2, r4
   171fc:	pop	{r4, r5, r6, sl, fp, lr}
   17200:	b	15c34 <ftello64@plt+0x43e4>
   17204:	movw	r1, #7554	; 0x1d82
   17208:	mov	r0, r5
   1720c:	movt	r1, #2
   17210:	pop	{r4, r5, r6, sl, fp, lr}
   17214:	b	159e4 <ftello64@plt+0x4194>
   17218:	push	{r4, r5, r6, sl, fp, lr}
   1721c:	add	fp, sp, #16
   17220:	mov	r5, r0
   17224:	ldr	r0, [r0, #4]
   17228:	mov	r4, r2
   1722c:	mov	r6, r1
   17230:	bl	16c00 <ftello64@plt+0x53b0>
   17234:	cmp	r0, #0
   17238:	beq	17254 <ftello64@plt+0x5a04>
   1723c:	ldr	r3, [r0, #60]	; 0x3c
   17240:	mov	r0, r5
   17244:	mov	r1, r6
   17248:	mov	r2, r4
   1724c:	pop	{r4, r5, r6, sl, fp, lr}
   17250:	b	15c34 <ftello64@plt+0x43e4>
   17254:	movw	r1, #7577	; 0x1d99
   17258:	mov	r0, r5
   1725c:	movt	r1, #2
   17260:	pop	{r4, r5, r6, sl, fp, lr}
   17264:	b	159e4 <ftello64@plt+0x4194>
   17268:	push	{r4, r5, r6, sl, fp, lr}
   1726c:	add	fp, sp, #16
   17270:	mov	r5, r0
   17274:	ldr	r0, [r0, #4]
   17278:	mov	r4, r2
   1727c:	mov	r6, r1
   17280:	bl	16c00 <ftello64@plt+0x53b0>
   17284:	cmp	r0, #0
   17288:	beq	172a4 <ftello64@plt+0x5a54>
   1728c:	ldr	r3, [r0, #64]	; 0x40
   17290:	mov	r0, r5
   17294:	mov	r1, r6
   17298:	mov	r2, r4
   1729c:	pop	{r4, r5, r6, sl, fp, lr}
   172a0:	b	15c34 <ftello64@plt+0x43e4>
   172a4:	movw	r1, #7601	; 0x1db1
   172a8:	mov	r0, r5
   172ac:	movt	r1, #2
   172b0:	pop	{r4, r5, r6, sl, fp, lr}
   172b4:	b	159e4 <ftello64@plt+0x4194>
   172b8:	push	{r4, r5, r6, sl, fp, lr}
   172bc:	add	fp, sp, #16
   172c0:	mov	r5, r0
   172c4:	ldr	r0, [r0, #4]
   172c8:	mov	r4, r2
   172cc:	mov	r6, r1
   172d0:	bl	16c00 <ftello64@plt+0x53b0>
   172d4:	cmp	r0, #0
   172d8:	beq	172f4 <ftello64@plt+0x5aa4>
   172dc:	ldr	r3, [r0, #68]	; 0x44
   172e0:	mov	r0, r5
   172e4:	mov	r1, r6
   172e8:	mov	r2, r4
   172ec:	pop	{r4, r5, r6, sl, fp, lr}
   172f0:	b	15c34 <ftello64@plt+0x43e4>
   172f4:	movw	r1, #7625	; 0x1dc9
   172f8:	mov	r0, r5
   172fc:	movt	r1, #2
   17300:	pop	{r4, r5, r6, sl, fp, lr}
   17304:	b	159e4 <ftello64@plt+0x4194>
   17308:	push	{r4, r5, r6, sl, fp, lr}
   1730c:	add	fp, sp, #16
   17310:	mov	r5, r0
   17314:	ldr	r0, [r0, #4]
   17318:	mov	r4, r2
   1731c:	mov	r6, r1
   17320:	bl	16c00 <ftello64@plt+0x53b0>
   17324:	cmp	r0, #0
   17328:	beq	17344 <ftello64@plt+0x5af4>
   1732c:	ldr	r3, [r0, #72]	; 0x48
   17330:	mov	r0, r5
   17334:	mov	r1, r6
   17338:	mov	r2, r4
   1733c:	pop	{r4, r5, r6, sl, fp, lr}
   17340:	b	15c34 <ftello64@plt+0x43e4>
   17344:	movw	r1, #7646	; 0x1dde
   17348:	mov	r0, r5
   1734c:	movt	r1, #2
   17350:	pop	{r4, r5, r6, sl, fp, lr}
   17354:	b	159e4 <ftello64@plt+0x4194>
   17358:	push	{r4, r5, r6, sl, fp, lr}
   1735c:	add	fp, sp, #16
   17360:	mov	r5, r0
   17364:	ldr	r0, [r0, #4]
   17368:	mov	r4, r2
   1736c:	mov	r6, r1
   17370:	bl	16c00 <ftello64@plt+0x53b0>
   17374:	cmp	r0, #0
   17378:	beq	17394 <ftello64@plt+0x5b44>
   1737c:	ldr	r3, [r0, #76]	; 0x4c
   17380:	mov	r0, r5
   17384:	mov	r1, r6
   17388:	mov	r2, r4
   1738c:	pop	{r4, r5, r6, sl, fp, lr}
   17390:	b	15c34 <ftello64@plt+0x43e4>
   17394:	movw	r1, #7673	; 0x1df9
   17398:	mov	r0, r5
   1739c:	movt	r1, #2
   173a0:	pop	{r4, r5, r6, sl, fp, lr}
   173a4:	b	159e4 <ftello64@plt+0x4194>
   173a8:	push	{r4, r5, r6, sl, fp, lr}
   173ac:	add	fp, sp, #16
   173b0:	mov	r5, r0
   173b4:	ldr	r0, [r0, #4]
   173b8:	mov	r4, r2
   173bc:	mov	r6, r1
   173c0:	bl	16c00 <ftello64@plt+0x53b0>
   173c4:	cmp	r0, #0
   173c8:	beq	173e4 <ftello64@plt+0x5b94>
   173cc:	ldr	r3, [r0, #80]	; 0x50
   173d0:	mov	r0, r5
   173d4:	mov	r1, r6
   173d8:	mov	r2, r4
   173dc:	pop	{r4, r5, r6, sl, fp, lr}
   173e0:	b	15c34 <ftello64@plt+0x43e4>
   173e4:	movw	r1, #7698	; 0x1e12
   173e8:	mov	r0, r5
   173ec:	movt	r1, #2
   173f0:	pop	{r4, r5, r6, sl, fp, lr}
   173f4:	b	159e4 <ftello64@plt+0x4194>
   173f8:	push	{r4, r5, r6, sl, fp, lr}
   173fc:	add	fp, sp, #16
   17400:	mov	r5, r0
   17404:	ldr	r0, [r0, #4]
   17408:	mov	r4, r2
   1740c:	mov	r6, r1
   17410:	bl	16c00 <ftello64@plt+0x53b0>
   17414:	cmp	r0, #0
   17418:	beq	17434 <ftello64@plt+0x5be4>
   1741c:	ldr	r3, [r0, #84]	; 0x54
   17420:	mov	r0, r5
   17424:	mov	r1, r6
   17428:	mov	r2, r4
   1742c:	pop	{r4, r5, r6, sl, fp, lr}
   17430:	b	15c34 <ftello64@plt+0x43e4>
   17434:	movw	r1, #7722	; 0x1e2a
   17438:	mov	r0, r5
   1743c:	movt	r1, #2
   17440:	pop	{r4, r5, r6, sl, fp, lr}
   17444:	b	159e4 <ftello64@plt+0x4194>
   17448:	push	{r4, r5, r6, sl, fp, lr}
   1744c:	add	fp, sp, #16
   17450:	mov	r5, r0
   17454:	ldr	r0, [r0, #4]
   17458:	mov	r4, r2
   1745c:	mov	r6, r1
   17460:	bl	16c00 <ftello64@plt+0x53b0>
   17464:	cmp	r0, #0
   17468:	beq	17484 <ftello64@plt+0x5c34>
   1746c:	ldr	r3, [r0, #88]	; 0x58
   17470:	mov	r0, r5
   17474:	mov	r1, r6
   17478:	mov	r2, r4
   1747c:	pop	{r4, r5, r6, sl, fp, lr}
   17480:	b	15c34 <ftello64@plt+0x43e4>
   17484:	movw	r1, #7748	; 0x1e44
   17488:	mov	r0, r5
   1748c:	movt	r1, #2
   17490:	pop	{r4, r5, r6, sl, fp, lr}
   17494:	b	159e4 <ftello64@plt+0x4194>
   17498:	push	{r4, r5, r6, sl, fp, lr}
   1749c:	add	fp, sp, #16
   174a0:	mov	r5, r0
   174a4:	ldr	r0, [r0, #4]
   174a8:	mov	r4, r2
   174ac:	mov	r6, r1
   174b0:	bl	16c00 <ftello64@plt+0x53b0>
   174b4:	cmp	r0, #0
   174b8:	beq	174d4 <ftello64@plt+0x5c84>
   174bc:	ldr	r3, [r0, #92]	; 0x5c
   174c0:	mov	r0, r5
   174c4:	mov	r1, r6
   174c8:	mov	r2, r4
   174cc:	pop	{r4, r5, r6, sl, fp, lr}
   174d0:	b	15c34 <ftello64@plt+0x43e4>
   174d4:	movw	r1, #7773	; 0x1e5d
   174d8:	mov	r0, r5
   174dc:	movt	r1, #2
   174e0:	pop	{r4, r5, r6, sl, fp, lr}
   174e4:	b	159e4 <ftello64@plt+0x4194>
   174e8:	push	{r4, r5, r6, sl, fp, lr}
   174ec:	add	fp, sp, #16
   174f0:	mov	r5, r0
   174f4:	ldr	r0, [r0, #4]
   174f8:	mov	r4, r2
   174fc:	mov	r6, r1
   17500:	bl	16c00 <ftello64@plt+0x53b0>
   17504:	cmp	r0, #0
   17508:	beq	17524 <ftello64@plt+0x5cd4>
   1750c:	ldr	r3, [r0, #96]	; 0x60
   17510:	mov	r0, r5
   17514:	mov	r1, r6
   17518:	mov	r2, r4
   1751c:	pop	{r4, r5, r6, sl, fp, lr}
   17520:	b	15c34 <ftello64@plt+0x43e4>
   17524:	movw	r1, #7800	; 0x1e78
   17528:	mov	r0, r5
   1752c:	movt	r1, #2
   17530:	pop	{r4, r5, r6, sl, fp, lr}
   17534:	b	159e4 <ftello64@plt+0x4194>
   17538:	push	{r4, r5, r6, sl, fp, lr}
   1753c:	add	fp, sp, #16
   17540:	mov	r5, r0
   17544:	ldr	r0, [r0, #4]
   17548:	mov	r4, r2
   1754c:	mov	r6, r1
   17550:	bl	16c00 <ftello64@plt+0x53b0>
   17554:	cmp	r0, #0
   17558:	beq	17574 <ftello64@plt+0x5d24>
   1755c:	ldr	r3, [r0, #100]	; 0x64
   17560:	mov	r0, r5
   17564:	mov	r1, r6
   17568:	mov	r2, r4
   1756c:	pop	{r4, r5, r6, sl, fp, lr}
   17570:	b	15c34 <ftello64@plt+0x43e4>
   17574:	movw	r1, #7828	; 0x1e94
   17578:	mov	r0, r5
   1757c:	movt	r1, #2
   17580:	pop	{r4, r5, r6, sl, fp, lr}
   17584:	b	159e4 <ftello64@plt+0x4194>
   17588:	push	{r4, r5, r6, sl, fp, lr}
   1758c:	add	fp, sp, #16
   17590:	mov	r5, r0
   17594:	ldr	r0, [r0, #4]
   17598:	mov	r4, r2
   1759c:	mov	r6, r1
   175a0:	bl	16c00 <ftello64@plt+0x53b0>
   175a4:	cmp	r0, #0
   175a8:	beq	175c4 <ftello64@plt+0x5d74>
   175ac:	ldr	r3, [r0, #104]	; 0x68
   175b0:	mov	r0, r5
   175b4:	mov	r1, r6
   175b8:	mov	r2, r4
   175bc:	pop	{r4, r5, r6, sl, fp, lr}
   175c0:	b	15c34 <ftello64@plt+0x43e4>
   175c4:	movw	r1, #7856	; 0x1eb0
   175c8:	mov	r0, r5
   175cc:	movt	r1, #2
   175d0:	pop	{r4, r5, r6, sl, fp, lr}
   175d4:	b	159e4 <ftello64@plt+0x4194>
   175d8:	push	{r4, r5, r6, sl, fp, lr}
   175dc:	add	fp, sp, #16
   175e0:	mov	r5, r0
   175e4:	ldr	r0, [r0, #4]
   175e8:	mov	r4, r2
   175ec:	mov	r6, r1
   175f0:	bl	16c00 <ftello64@plt+0x53b0>
   175f4:	cmp	r0, #0
   175f8:	beq	17614 <ftello64@plt+0x5dc4>
   175fc:	ldr	r3, [r0, #108]	; 0x6c
   17600:	mov	r0, r5
   17604:	mov	r1, r6
   17608:	mov	r2, r4
   1760c:	pop	{r4, r5, r6, sl, fp, lr}
   17610:	b	15c34 <ftello64@plt+0x43e4>
   17614:	movw	r1, #7881	; 0x1ec9
   17618:	mov	r0, r5
   1761c:	movt	r1, #2
   17620:	pop	{r4, r5, r6, sl, fp, lr}
   17624:	b	159e4 <ftello64@plt+0x4194>
   17628:	push	{r4, r5, r6, sl, fp, lr}
   1762c:	add	fp, sp, #16
   17630:	mov	r5, r0
   17634:	ldr	r0, [r0, #4]
   17638:	mov	r4, r2
   1763c:	mov	r6, r1
   17640:	bl	16c00 <ftello64@plt+0x53b0>
   17644:	cmp	r0, #0
   17648:	beq	17664 <ftello64@plt+0x5e14>
   1764c:	ldr	r3, [r0, #112]	; 0x70
   17650:	mov	r0, r5
   17654:	mov	r1, r6
   17658:	mov	r2, r4
   1765c:	pop	{r4, r5, r6, sl, fp, lr}
   17660:	b	15c34 <ftello64@plt+0x43e4>
   17664:	movw	r1, #7911	; 0x1ee7
   17668:	mov	r0, r5
   1766c:	movt	r1, #2
   17670:	pop	{r4, r5, r6, sl, fp, lr}
   17674:	b	159e4 <ftello64@plt+0x4194>
   17678:	push	{r4, r5, r6, sl, fp, lr}
   1767c:	add	fp, sp, #16
   17680:	mov	r4, r2
   17684:	mov	r6, r0
   17688:	ldr	r2, [r0, #4]
   1768c:	ldr	r0, [r0, #8]
   17690:	mov	r5, r1
   17694:	movw	r1, #35111	; 0x8927
   17698:	bl	196e8 <argp_parse@@Base+0x13cc>
   1769c:	cmn	r0, #1
   176a0:	bgt	176b8 <ftello64@plt+0x5e68>
   176a4:	mov	r0, r6
   176a8:	mov	r1, r5
   176ac:	mov	r2, r4
   176b0:	mov	r3, #1
   176b4:	bl	15dd4 <ftello64@plt+0x4584>
   176b8:	movw	r1, #14156	; 0x374c
   176bc:	mov	r3, #1
   176c0:	movt	r1, #3
   176c4:	ldr	r0, [r1]
   176c8:	cmp	r0, #0
   176cc:	beq	1770c <ftello64@plt+0x5ebc>
   176d0:	ldr	r0, [r6, #4]
   176d4:	add	r1, r1, #8
   176d8:	ldrh	r0, [r0, #16]
   176dc:	ldr	r2, [r1]
   176e0:	cmp	r2, r0
   176e4:	beq	17700 <ftello64@plt+0x5eb0>
   176e8:	add	r2, r1, #16
   176ec:	ldr	r1, [r1, #8]
   176f0:	cmp	r1, #0
   176f4:	mov	r1, r2
   176f8:	bne	176dc <ftello64@plt+0x5e8c>
   176fc:	b	1770c <ftello64@plt+0x5ebc>
   17700:	ldr	r0, [r1, #4]
   17704:	clz	r0, r0
   17708:	lsr	r3, r0, #5
   1770c:	mov	r0, r6
   17710:	mov	r1, r5
   17714:	mov	r2, r4
   17718:	pop	{r4, r5, r6, sl, fp, lr}
   1771c:	b	15dd4 <ftello64@plt+0x4584>
   17720:	push	{r4, sl, fp, lr}
   17724:	add	fp, sp, #8
   17728:	mov	r4, r0
   1772c:	ldr	r2, [r0, #4]
   17730:	ldr	r0, [r0, #8]
   17734:	movw	r1, #35111	; 0x8927
   17738:	bl	196e8 <argp_parse@@Base+0x13cc>
   1773c:	cmn	r0, #1
   17740:	ble	17784 <ftello64@plt+0x5f34>
   17744:	movw	r1, #14156	; 0x374c
   17748:	movt	r1, #3
   1774c:	ldr	r0, [r1]
   17750:	cmp	r0, #0
   17754:	beq	177c0 <ftello64@plt+0x5f70>
   17758:	ldr	r0, [r4, #4]
   1775c:	add	r1, r1, #8
   17760:	ldrh	r2, [r0, #16]!
   17764:	ldr	r3, [r1]
   17768:	cmp	r3, r2
   1776c:	beq	177a4 <ftello64@plt+0x5f54>
   17770:	ldr	r3, [r1, #8]
   17774:	add	r1, r1, #16
   17778:	cmp	r3, #0
   1777c:	bne	17764 <ftello64@plt+0x5f14>
   17780:	b	177c0 <ftello64@plt+0x5f70>
   17784:	bl	116e8 <__errno_location@plt>
   17788:	ldr	r1, [r0]
   1778c:	ldr	r3, [r4, #4]
   17790:	movw	r2, #7938	; 0x1f02
   17794:	mov	r0, #1
   17798:	movt	r2, #2
   1779c:	pop	{r4, sl, fp, lr}
   177a0:	b	11634 <error@plt>
   177a4:	ldr	r2, [r1, #4]
   177a8:	cmp	r2, #0
   177ac:	beq	177c0 <ftello64@plt+0x5f70>
   177b0:	add	r1, r0, #2
   177b4:	mov	r0, r4
   177b8:	pop	{r4, sl, fp, lr}
   177bc:	bx	r2
   177c0:	movw	r1, #7978	; 0x1f2a
   177c4:	mov	r0, r4
   177c8:	movt	r1, #2
   177cc:	pop	{r4, sl, fp, lr}
   177d0:	b	159e4 <ftello64@plt+0x4194>
   177d4:	push	{r4, r5, r6, sl, fp, lr}
   177d8:	add	fp, sp, #16
   177dc:	mov	r4, r2
   177e0:	mov	r6, r0
   177e4:	ldr	r2, [r0, #4]
   177e8:	ldr	r0, [r0, #8]
   177ec:	mov	r5, r1
   177f0:	movw	r1, #35111	; 0x8927
   177f4:	bl	196e8 <argp_parse@@Base+0x13cc>
   177f8:	lsr	r3, r0, #31
   177fc:	mov	r0, r6
   17800:	mov	r1, r5
   17804:	mov	r2, r4
   17808:	pop	{r4, r5, r6, sl, fp, lr}
   1780c:	b	15dd4 <ftello64@plt+0x4584>
   17810:	push	{r4, sl, fp, lr}
   17814:	add	fp, sp, #8
   17818:	mov	r4, r0
   1781c:	ldr	r2, [r0, #4]
   17820:	ldr	r0, [r0, #8]
   17824:	movw	r1, #35111	; 0x8927
   17828:	bl	196e8 <argp_parse@@Base+0x13cc>
   1782c:	cmn	r0, #1
   17830:	ble	1787c <ftello64@plt+0x602c>
   17834:	movw	r0, #14156	; 0x374c
   17838:	movt	r0, #3
   1783c:	ldr	r1, [r0]
   17840:	cmp	r1, #0
   17844:	beq	17870 <ftello64@plt+0x6020>
   17848:	ldr	r1, [r4, #4]
   1784c:	add	r0, r0, #8
   17850:	ldrh	r1, [r1, #16]
   17854:	ldr	r2, [r0]
   17858:	cmp	r2, r1
   1785c:	beq	1789c <ftello64@plt+0x604c>
   17860:	ldr	r2, [r0, #8]
   17864:	add	r0, r0, #16
   17868:	cmp	r2, #0
   1786c:	bne	17854 <ftello64@plt+0x6004>
   17870:	movw	r1, #7995	; 0x1f3b
   17874:	movt	r1, #2
   17878:	b	178a0 <ftello64@plt+0x6050>
   1787c:	bl	116e8 <__errno_location@plt>
   17880:	ldr	r1, [r0]
   17884:	ldr	r3, [r4, #4]
   17888:	movw	r2, #7938	; 0x1f02
   1788c:	mov	r0, #1
   17890:	movt	r2, #2
   17894:	pop	{r4, sl, fp, lr}
   17898:	b	11634 <error@plt>
   1789c:	ldr	r1, [r0, #-4]
   178a0:	mov	r0, r4
   178a4:	pop	{r4, sl, fp, lr}
   178a8:	b	159e4 <ftello64@plt+0x4194>
   178ac:	push	{r4, r5, r6, sl, fp, lr}
   178b0:	add	fp, sp, #16
   178b4:	mov	r4, r2
   178b8:	mov	r6, r0
   178bc:	ldr	r2, [r0, #4]
   178c0:	ldr	r0, [r0, #8]
   178c4:	mov	r5, r1
   178c8:	movw	r1, #35101	; 0x891d
   178cc:	bl	196e8 <argp_parse@@Base+0x13cc>
   178d0:	lsr	r3, r0, #31
   178d4:	mov	r0, r6
   178d8:	mov	r1, r5
   178dc:	mov	r2, r4
   178e0:	pop	{r4, r5, r6, sl, fp, lr}
   178e4:	b	15dd4 <ftello64@plt+0x4584>
   178e8:	push	{r4, r5, r6, sl, fp, lr}
   178ec:	add	fp, sp, #16
   178f0:	mov	r5, r2
   178f4:	mov	r4, r0
   178f8:	ldr	r2, [r0, #4]
   178fc:	ldr	r0, [r0, #8]
   17900:	mov	r6, r1
   17904:	movw	r1, #35101	; 0x891d
   17908:	bl	196e8 <argp_parse@@Base+0x13cc>
   1790c:	cmn	r0, #1
   17910:	ble	17938 <ftello64@plt+0x60e8>
   17914:	ldr	r0, [r4, #4]
   17918:	mov	r1, r6
   1791c:	mov	r2, r5
   17920:	ldr	r3, [r0, #16]
   17924:	mov	r0, r4
   17928:	cmp	r3, #0
   1792c:	movweq	r3, #1
   17930:	pop	{r4, r5, r6, sl, fp, lr}
   17934:	b	15a88 <ftello64@plt+0x4238>
   17938:	bl	116e8 <__errno_location@plt>
   1793c:	ldr	r1, [r0]
   17940:	ldr	r3, [r4, #4]
   17944:	movw	r2, #6516	; 0x1974
   17948:	mov	r0, #1
   1794c:	movt	r2, #2
   17950:	pop	{r4, r5, r6, sl, fp, lr}
   17954:	b	11634 <error@plt>
   17958:	push	{r4, r5, r6, sl, fp, lr}
   1795c:	add	fp, sp, #16
   17960:	mov	r4, r2
   17964:	mov	r6, r0
   17968:	ldr	r2, [r0, #4]
   1796c:	ldr	r0, [r0, #8]
   17970:	mov	r5, r1
   17974:	movw	r1, #35138	; 0x8942
   17978:	bl	196e8 <argp_parse@@Base+0x13cc>
   1797c:	cmp	r0, #0
   17980:	bmi	17994 <ftello64@plt+0x6144>
   17984:	ldr	r0, [r6, #4]
   17988:	ldr	r0, [r0, #16]
   1798c:	lsr	r3, r0, #31
   17990:	b	17998 <ftello64@plt+0x6148>
   17994:	mov	r3, #1
   17998:	mov	r0, r6
   1799c:	mov	r1, r5
   179a0:	mov	r2, r4
   179a4:	pop	{r4, r5, r6, sl, fp, lr}
   179a8:	b	15dd4 <ftello64@plt+0x4584>
   179ac:	push	{r4, r5, r6, sl, fp, lr}
   179b0:	add	fp, sp, #16
   179b4:	mov	r5, r2
   179b8:	mov	r4, r0
   179bc:	ldr	r2, [r0, #4]
   179c0:	ldr	r0, [r0, #8]
   179c4:	mov	r6, r1
   179c8:	movw	r1, #35138	; 0x8942
   179cc:	bl	196e8 <argp_parse@@Base+0x13cc>
   179d0:	cmn	r0, #1
   179d4:	ble	179f4 <ftello64@plt+0x61a4>
   179d8:	ldr	r0, [r4, #4]
   179dc:	mov	r1, r6
   179e0:	mov	r2, r5
   179e4:	ldr	r3, [r0, #16]
   179e8:	mov	r0, r4
   179ec:	pop	{r4, r5, r6, sl, fp, lr}
   179f0:	b	15a88 <ftello64@plt+0x4238>
   179f4:	bl	116e8 <__errno_location@plt>
   179f8:	ldr	r1, [r0]
   179fc:	ldr	r3, [r4, #4]
   17a00:	movw	r2, #8012	; 0x1f4c
   17a04:	mov	r0, #1
   17a08:	movt	r2, #2
   17a0c:	pop	{r4, r5, r6, sl, fp, lr}
   17a10:	b	11634 <error@plt>
   17a14:	push	{r4, r5, fp, lr}
   17a18:	add	fp, sp, #8
   17a1c:	sub	sp, sp, #8
   17a20:	mov	r5, r1
   17a24:	mov	r4, r0
   17a28:	cmp	r0, #0
   17a2c:	bne	17a48 <ftello64@plt+0x61f8>
   17a30:	movw	r2, #8212	; 0x2014
   17a34:	mov	r0, #1
   17a38:	mov	r1, #0
   17a3c:	mov	r3, r5
   17a40:	movt	r2, #2
   17a44:	bl	11634 <error@plt>
   17a48:	ldrb	r0, [r4, #4]
   17a4c:	tst	r0, #1
   17a50:	bne	17a9c <ftello64@plt+0x624c>
   17a54:	mov	r0, #8
   17a58:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   17a5c:	cmp	r0, #0
   17a60:	str	r0, [r4, #8]
   17a64:	bne	17a84 <ftello64@plt+0x6234>
   17a68:	bl	116e8 <__errno_location@plt>
   17a6c:	ldr	r1, [r0]
   17a70:	movw	r2, #8251	; 0x203b
   17a74:	mov	r0, #1
   17a78:	movt	r2, #2
   17a7c:	bl	11634 <error@plt>
   17a80:	ldr	r0, [r4, #8]
   17a84:	mov	r1, #0
   17a88:	str	r1, [r0]
   17a8c:	ldr	r1, [r4, #4]
   17a90:	orr	r1, r1, #1
   17a94:	str	r1, [r4, #4]
   17a98:	b	17aa0 <ftello64@plt+0x6250>
   17a9c:	ldr	r0, [r4, #8]
   17aa0:	ldrb	r0, [r0]
   17aa4:	tst	r0, #1
   17aa8:	beq	17ac4 <ftello64@plt+0x6274>
   17aac:	ldr	r3, [r4]
   17ab0:	movw	r2, #8303	; 0x206f
   17ab4:	mov	r0, #1
   17ab8:	mov	r1, #0
   17abc:	movt	r2, #2
   17ac0:	bl	11634 <error@plt>
   17ac4:	add	r1, sp, #4
   17ac8:	mov	r0, r5
   17acc:	mov	r2, #0
   17ad0:	bl	11538 <strtol@plt>
   17ad4:	ldr	r1, [r4, #8]
   17ad8:	str	r0, [r1, #4]
   17adc:	ldrb	r0, [r5]
   17ae0:	cmp	r0, #0
   17ae4:	beq	17af8 <ftello64@plt+0x62a8>
   17ae8:	ldr	r0, [sp, #4]
   17aec:	ldrb	r0, [r0]
   17af0:	cmp	r0, #0
   17af4:	beq	17b1c <ftello64@plt+0x62cc>
   17af8:	ldr	r0, [r4]
   17afc:	movw	r2, #8346	; 0x209a
   17b00:	mov	r1, #0
   17b04:	mov	r3, r5
   17b08:	movt	r2, #2
   17b0c:	str	r0, [sp]
   17b10:	mov	r0, #1
   17b14:	bl	11634 <error@plt>
   17b18:	ldr	r1, [r4, #8]
   17b1c:	ldr	r0, [r1]
   17b20:	orr	r0, r0, #1
   17b24:	str	r0, [r1]
   17b28:	sub	sp, fp, #8
   17b2c:	pop	{r4, r5, fp, pc}
   17b30:	mov	r3, r0
   17b34:	mov	r0, #0
   17b38:	cmp	r1, #84	; 0x54
   17b3c:	bxne	lr
   17b40:	push	{fp, lr}
   17b44:	mov	fp, sp
   17b48:	ldr	r0, [r3]
   17b4c:	mov	r1, r2
   17b50:	bl	17a14 <ftello64@plt+0x61c4>
   17b54:	mov	r0, #1
   17b58:	pop	{fp, lr}
   17b5c:	bx	lr
   17b60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b64:	add	fp, sp, #28
   17b68:	sub	sp, sp, #4
   17b6c:	mov	r4, r0
   17b70:	ldr	r0, [r2]
   17b74:	mov	r5, r2
   17b78:	mov	r6, r1
   17b7c:	bl	12ca0 <ftello64@plt+0x1450>
   17b80:	mov	sl, #1
   17b84:	cmp	r6, #2
   17b88:	str	r0, [r4]
   17b8c:	blt	17ee0 <ftello64@plt+0x6690>
   17b90:	movw	r7, #5346	; 0x14e2
   17b94:	sub	r9, r6, #1
   17b98:	movw	r6, #5288	; 0x14a8
   17b9c:	add	r5, r5, #4
   17ba0:	mov	sl, #0
   17ba4:	movt	r7, #2
   17ba8:	movt	r6, #2
   17bac:	cmp	sl, #8
   17bb0:	bls	17bdc <ftello64@plt+0x638c>
   17bb4:	b	17bc4 <ftello64@plt+0x6374>
   17bb8:	ldr	r1, [r5]
   17bbc:	ldr	r0, [r4]
   17bc0:	bl	17a14 <ftello64@plt+0x61c4>
   17bc4:	mov	sl, #1
   17bc8:	subs	r9, r9, #1
   17bcc:	add	r5, r5, #4
   17bd0:	beq	17e50 <ftello64@plt+0x6600>
   17bd4:	cmp	sl, #8
   17bd8:	bhi	17bc4 <ftello64@plt+0x6374>
   17bdc:	add	r0, pc, #0
   17be0:	ldr	pc, [r0, sl, lsl #2]
   17be4:	andeq	r7, r1, r8, lsl #24
   17be8:	andeq	r7, r1, r0, asr #24
   17bec:	muleq	r1, r0, sp
   17bf0:	andeq	r7, r1, r0, lsr #27
   17bf4:			; <UNDEFINED> instruction: 0x00017db0
   17bf8:	andeq	r7, r1, r0, asr #27
   17bfc:	ldrdeq	r7, [r1], -r0
   17c00:	andeq	r7, r1, r0, ror #27
   17c04:			; <UNDEFINED> instruction: 0x00017bb8
   17c08:	ldr	r8, [r5]
   17c0c:	movw	r1, #4833	; 0x12e1
   17c10:	movt	r1, #2
   17c14:	mov	r0, r8
   17c18:	bl	1152c <strcmp@plt>
   17c1c:	cmp	r0, #0
   17c20:	beq	17bc4 <ftello64@plt+0x6374>
   17c24:	movw	r1, #8422	; 0x20e6
   17c28:	mov	r0, r8
   17c2c:	movt	r1, #2
   17c30:	bl	1152c <strcmp@plt>
   17c34:	cmp	r0, #0
   17c38:	bne	17c44 <ftello64@plt+0x63f4>
   17c3c:	b	17eec <ftello64@plt+0x669c>
   17c40:	ldr	r8, [r5]
   17c44:	mov	r0, r8
   17c48:	mov	r1, r7
   17c4c:	bl	1152c <strcmp@plt>
   17c50:	cmp	r0, #0
   17c54:	beq	17df0 <ftello64@plt+0x65a0>
   17c58:	mov	r0, r8
   17c5c:	mov	r1, r6
   17c60:	bl	1152c <strcmp@plt>
   17c64:	mov	sl, #3
   17c68:	cmp	r0, #0
   17c6c:	beq	17bc8 <ftello64@plt+0x6378>
   17c70:	movw	r1, #8465	; 0x2111
   17c74:	mov	r0, r8
   17c78:	movt	r1, #2
   17c7c:	bl	1152c <strcmp@plt>
   17c80:	cmp	r0, #0
   17c84:	beq	17bc8 <ftello64@plt+0x6378>
   17c88:	movw	r1, #4624	; 0x1210
   17c8c:	mov	r0, r8
   17c90:	movt	r1, #2
   17c94:	bl	1152c <strcmp@plt>
   17c98:	cmp	r0, #0
   17c9c:	beq	17df8 <ftello64@plt+0x65a8>
   17ca0:	movw	r1, #8477	; 0x211d
   17ca4:	mov	r0, r8
   17ca8:	movt	r1, #2
   17cac:	bl	1152c <strcmp@plt>
   17cb0:	mov	sl, #5
   17cb4:	cmp	r0, #0
   17cb8:	beq	17bc8 <ftello64@plt+0x6378>
   17cbc:	movw	r1, #5685	; 0x1635
   17cc0:	mov	r0, r8
   17cc4:	movt	r1, #2
   17cc8:	bl	1152c <strcmp@plt>
   17ccc:	cmp	r0, #0
   17cd0:	beq	17bc8 <ftello64@plt+0x6378>
   17cd4:	movw	r1, #8483	; 0x2123
   17cd8:	mov	r0, r8
   17cdc:	movt	r1, #2
   17ce0:	bl	1152c <strcmp@plt>
   17ce4:	cmp	r0, #0
   17ce8:	beq	17bc8 <ftello64@plt+0x6378>
   17cec:	movw	r1, #5386	; 0x150a
   17cf0:	mov	r0, r8
   17cf4:	movt	r1, #2
   17cf8:	bl	1152c <strcmp@plt>
   17cfc:	cmp	r0, #0
   17d00:	beq	17e00 <ftello64@plt+0x65b0>
   17d04:	movw	r1, #5356	; 0x14ec
   17d08:	mov	r0, r8
   17d0c:	movt	r1, #2
   17d10:	bl	1152c <strcmp@plt>
   17d14:	cmp	r0, #0
   17d18:	beq	17e08 <ftello64@plt+0x65b8>
   17d1c:	movw	r1, #8490	; 0x212a
   17d20:	mov	r0, r8
   17d24:	movt	r1, #2
   17d28:	bl	1152c <strcmp@plt>
   17d2c:	cmp	r0, #0
   17d30:	beq	17e10 <ftello64@plt+0x65c0>
   17d34:	movw	r1, #5474	; 0x1562
   17d38:	mov	r0, r8
   17d3c:	movt	r1, #2
   17d40:	bl	1152c <strcmp@plt>
   17d44:	cmp	r0, #0
   17d48:	beq	17e18 <ftello64@plt+0x65c8>
   17d4c:	movw	r1, #5519	; 0x158f
   17d50:	mov	r0, r8
   17d54:	movt	r1, #2
   17d58:	bl	1152c <strcmp@plt>
   17d5c:	cmp	r0, #0
   17d60:	beq	17e2c <ftello64@plt+0x65dc>
   17d64:	mov	r0, r8
   17d68:	mov	r1, sp
   17d6c:	bl	11ea0 <ftello64@plt+0x650>
   17d70:	mov	r1, r0
   17d74:	ldr	r0, [r4]
   17d78:	mvn	r2, #72	; 0x48
   17d7c:	tst	r1, r2
   17d80:	beq	17e44 <ftello64@plt+0x65f4>
   17d84:	ldr	r2, [sp]
   17d88:	bl	13208 <ftello64@plt+0x19b8>
   17d8c:	b	17bc4 <ftello64@plt+0x6374>
   17d90:	ldr	r1, [r5]
   17d94:	ldr	r0, [r4]
   17d98:	bl	12ed4 <ftello64@plt+0x1684>
   17d9c:	b	17bc4 <ftello64@plt+0x6374>
   17da0:	ldr	r1, [r5]
   17da4:	ldr	r0, [r4]
   17da8:	bl	13368 <ftello64@plt+0x1b18>
   17dac:	b	17bc4 <ftello64@plt+0x6374>
   17db0:	ldr	r1, [r5]
   17db4:	ldr	r0, [r4]
   17db8:	bl	12dcc <ftello64@plt+0x157c>
   17dbc:	b	17bc4 <ftello64@plt+0x6374>
   17dc0:	ldr	r1, [r5]
   17dc4:	ldr	r0, [r4]
   17dc8:	bl	12f58 <ftello64@plt+0x1708>
   17dcc:	b	17bc4 <ftello64@plt+0x6374>
   17dd0:	ldr	r1, [r5]
   17dd4:	ldr	r0, [r4]
   17dd8:	bl	12fdc <ftello64@plt+0x178c>
   17ddc:	b	17bc4 <ftello64@plt+0x6374>
   17de0:	ldr	r1, [r5]
   17de4:	ldr	r0, [r4]
   17de8:	bl	130ac <ftello64@plt+0x185c>
   17dec:	b	17bc4 <ftello64@plt+0x6374>
   17df0:	mov	sl, #2
   17df4:	b	17bc8 <ftello64@plt+0x6378>
   17df8:	mov	sl, #4
   17dfc:	b	17bc8 <ftello64@plt+0x6378>
   17e00:	mov	sl, #7
   17e04:	b	17bc8 <ftello64@plt+0x6378>
   17e08:	mov	sl, #6
   17e0c:	b	17bc8 <ftello64@plt+0x6378>
   17e10:	mov	sl, #8
   17e14:	b	17bc8 <ftello64@plt+0x6378>
   17e18:	ldr	r0, [r4]
   17e1c:	mov	r1, #65	; 0x41
   17e20:	mov	r2, #0
   17e24:	bl	13208 <ftello64@plt+0x19b8>
   17e28:	b	17bc4 <ftello64@plt+0x6374>
   17e2c:	ldr	r0, [r4]
   17e30:	mov	r1, #1
   17e34:	mov	r2, #1
   17e38:	mov	sl, #1
   17e3c:	bl	13208 <ftello64@plt+0x19b8>
   17e40:	b	17bc8 <ftello64@plt+0x6378>
   17e44:	ldr	r1, [r5]
   17e48:	bl	12d48 <ftello64@plt+0x14f8>
   17e4c:	b	17bc4 <ftello64@plt+0x6374>
   17e50:	sub	r0, sl, #1
   17e54:	cmp	r0, #7
   17e58:	bhi	17edc <ftello64@plt+0x668c>
   17e5c:	movw	r2, #8501	; 0x2135
   17e60:	add	r1, pc, #4
   17e64:	movt	r2, #2
   17e68:	ldr	pc, [r1, r0, lsl #2]
   17e6c:	andeq	r7, r1, r0, ror #29
   17e70:	ldrdeq	r7, [r1], -r0
   17e74:	andeq	r7, r1, ip, lsl #29
   17e78:	muleq	r1, r8, lr
   17e7c:	andeq	r7, r1, r4, lsr #29
   17e80:			; <UNDEFINED> instruction: 0x00017eb0
   17e84:			; <UNDEFINED> instruction: 0x00017ebc
   17e88:	andeq	r7, r1, r8, asr #29
   17e8c:	movw	r2, #8541	; 0x215d
   17e90:	movt	r2, #2
   17e94:	b	17ed0 <ftello64@plt+0x6680>
   17e98:	movw	r2, #8595	; 0x2193
   17e9c:	movt	r2, #2
   17ea0:	b	17ed0 <ftello64@plt+0x6680>
   17ea4:	movw	r2, #8633	; 0x21b9
   17ea8:	movt	r2, #2
   17eac:	b	17ed0 <ftello64@plt+0x6680>
   17eb0:	movw	r2, #8707	; 0x2203
   17eb4:	movt	r2, #2
   17eb8:	b	17ed0 <ftello64@plt+0x6680>
   17ebc:	movw	r2, #8670	; 0x21de
   17ec0:	movt	r2, #2
   17ec4:	b	17ed0 <ftello64@plt+0x6680>
   17ec8:	movw	r2, #8741	; 0x2225
   17ecc:	movt	r2, #2
   17ed0:	mov	r0, #0
   17ed4:	mov	r1, #0
   17ed8:	bl	11634 <error@plt>
   17edc:	mov	sl, #0
   17ee0:	mov	r0, sl
   17ee4:	sub	sp, fp, #28
   17ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17eec:	movw	r2, #8428	; 0x20ec
   17ef0:	mov	r0, #0
   17ef4:	mov	r1, #0
   17ef8:	mov	r3, r8
   17efc:	mov	sl, #0
   17f00:	movt	r2, #2
   17f04:	bl	11634 <error@plt>
   17f08:	b	17ee0 <ftello64@plt+0x6690>
   17f0c:	push	{r4, sl, fp, lr}
   17f10:	add	fp, sp, #8
   17f14:	mov	r4, r1
   17f18:	ldrb	r1, [r2]
   17f1c:	tst	r1, #1
   17f20:	beq	17f80 <ftello64@plt+0x6730>
   17f24:	ldr	r1, [r2, #4]
   17f28:	mov	r2, r4
   17f2c:	str	r1, [r4, #16]
   17f30:	movw	r1, #35139	; 0x8943
   17f34:	bl	196e8 <argp_parse@@Base+0x13cc>
   17f38:	cmn	r0, #1
   17f3c:	bgt	17f58 <ftello64@plt+0x6708>
   17f40:	bl	116e8 <__errno_location@plt>
   17f44:	ldr	r1, [r0]
   17f48:	movw	r2, #8782	; 0x224e
   17f4c:	mov	r0, #0
   17f50:	movt	r2, #2
   17f54:	bl	11634 <error@plt>
   17f58:	movw	r0, #15244	; 0x3b8c
   17f5c:	movt	r0, #3
   17f60:	ldr	r0, [r0]
   17f64:	cmp	r0, #0
   17f68:	beq	17f80 <ftello64@plt+0x6730>
   17f6c:	ldr	r2, [r4, #16]
   17f70:	movw	r0, #8803	; 0x2263
   17f74:	mov	r1, r4
   17f78:	movt	r0, #2
   17f7c:	bl	11544 <printf@plt>
   17f80:	mov	r0, #0
   17f84:	pop	{r4, sl, fp, pc}
   17f88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17f8c:	add	fp, sp, #28
   17f90:	sub	sp, sp, #44	; 0x2c
   17f94:	mov	r0, #2
   17f98:	mov	r1, #2
   17f9c:	mov	r2, #0
   17fa0:	mov	r6, #0
   17fa4:	bl	11808 <socket@plt>
   17fa8:	cmp	r0, #0
   17fac:	str	r0, [sp, #4]
   17fb0:	bmi	18120 <ftello64@plt+0x68d0>
   17fb4:	movw	r0, #8893	; 0x22bd
   17fb8:	sub	r2, fp, #32
   17fbc:	mov	r1, #0
   17fc0:	mov	r6, #0
   17fc4:	movt	r0, #2
   17fc8:	bl	19e78 <_obstack_memory_used@@Base+0x3d4>
   17fcc:	cmp	r0, #0
   17fd0:	beq	18120 <ftello64@plt+0x68d0>
   17fd4:	ldr	r6, [fp, #-32]	; 0xffffffe0
   17fd8:	mov	r5, r0
   17fdc:	mov	r4, #0
   17fe0:	sub	r1, r5, r0
   17fe4:	add	r0, r0, #1
   17fe8:	add	r2, r1, r6
   17fec:	mov	r1, #58	; 0x3a
   17ff0:	bl	1173c <memchr@plt>
   17ff4:	add	r4, r4, #8
   17ff8:	cmp	r0, #0
   17ffc:	bne	17fe0 <ftello64@plt+0x6790>
   18000:	mov	r0, r4
   18004:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   18008:	cmp	r0, #0
   1800c:	beq	180fc <ftello64@plt+0x68ac>
   18010:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18014:	mov	r6, r0
   18018:	mov	r0, r5
   1801c:	mov	r1, #58	; 0x3a
   18020:	bl	1173c <memchr@plt>
   18024:	cmp	r0, #0
   18028:	mov	r8, #0
   1802c:	beq	180e0 <ftello64@plt+0x6890>
   18030:	mov	r7, r0
   18034:	add	r9, sp, #8
   18038:	mov	sl, #0
   1803c:	mov	r1, r7
   18040:	mov	r0, #0
   18044:	strb	r0, [r1], #1
   18048:	sub	r0, r1, #1
   1804c:	ldrb	r1, [r1, #-2]
   18050:	cmp	r1, #32
   18054:	beq	18064 <ftello64@plt+0x6814>
   18058:	cmp	r1, #10
   1805c:	mov	r1, r0
   18060:	bne	18048 <ftello64@plt+0x67f8>
   18064:	bl	115c8 <strdup@plt>
   18068:	mov	r4, r0
   1806c:	add	r8, sl, #1
   18070:	mov	r0, r6
   18074:	str	r8, [r0, sl, lsl #3]!
   18078:	mov	r1, r4
   1807c:	str	r4, [r0, #4]
   18080:	mov	r0, r9
   18084:	bl	1161c <strcpy@plt>
   18088:	mvn	r0, #0
   1808c:	movw	r1, #35123	; 0x8933
   18090:	mov	r2, r9
   18094:	str	r0, [sp, #24]
   18098:	ldr	r0, [sp, #4]
   1809c:	bl	196e8 <argp_parse@@Base+0x13cc>
   180a0:	cmp	r0, #0
   180a4:	bmi	180b0 <ftello64@plt+0x6860>
   180a8:	ldr	r0, [sp, #24]
   180ac:	str	r0, [r6, sl, lsl #3]
   180b0:	cmp	r4, #0
   180b4:	beq	180fc <ftello64@plt+0x68ac>
   180b8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   180bc:	sub	r0, r5, r7
   180c0:	add	r2, r0, r1
   180c4:	mov	r0, r7
   180c8:	mov	r1, #58	; 0x3a
   180cc:	bl	1173c <memchr@plt>
   180d0:	mov	r7, r0
   180d4:	cmp	r0, #0
   180d8:	mov	sl, r8
   180dc:	bne	1803c <ftello64@plt+0x67ec>
   180e0:	mov	r0, r6
   180e4:	mov	r1, #0
   180e8:	str	r1, [r0, r8, lsl #3]!
   180ec:	str	r1, [r0, #4]
   180f0:	mov	r0, r5
   180f4:	bl	195f8 <argp_parse@@Base+0x12dc>
   180f8:	b	18120 <ftello64@plt+0x68d0>
   180fc:	bl	116e8 <__errno_location@plt>
   18100:	mov	r4, r0
   18104:	ldr	r6, [r0]
   18108:	ldr	r0, [sp, #4]
   1810c:	bl	11838 <close@plt>
   18110:	mov	r0, r5
   18114:	bl	195f8 <argp_parse@@Base+0x12dc>
   18118:	str	r6, [r4]
   1811c:	mov	r6, #0
   18120:	mov	r0, r6
   18124:	sub	sp, fp, #28
   18128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1812c:	push	{r4, r5, r6, r7, fp, lr}
   18130:	add	fp, sp, #16
   18134:	sub	sp, sp, #40	; 0x28
   18138:	mov	r4, r1
   1813c:	add	r1, r1, #100	; 0x64
   18140:	add	r2, r4, #16
   18144:	str	r1, [sp, #32]
   18148:	add	r5, r4, #84	; 0x54
   1814c:	add	r6, r4, #88	; 0x58
   18150:	add	r7, r4, #48	; 0x30
   18154:	add	r1, r4, #44	; 0x2c
   18158:	add	lr, r4, #104	; 0x68
   1815c:	add	r3, r4, #52	; 0x34
   18160:	add	ip, r4, #68	; 0x44
   18164:	str	r2, [sp, #12]
   18168:	add	r2, sp, #16
   1816c:	str	r7, [sp]
   18170:	str	r6, [sp, #4]
   18174:	str	r5, [sp, #8]
   18178:	stm	r2, {r1, r3, lr}
   1817c:	movw	r1, #8935	; 0x22e7
   18180:	add	r2, r4, #8
   18184:	add	r3, r4, #40	; 0x28
   18188:	str	ip, [sp, #28]
   1818c:	movt	r1, #2
   18190:	bl	1179c <sscanf@plt>
   18194:	vmov.i32	q8, #0	; 0x00000000
   18198:	sub	r0, r0, #11
   1819c:	mov	r1, #0
   181a0:	clz	r0, r0
   181a4:	str	r1, [r4, #56]	; 0x38
   181a8:	add	r1, r4, #24
   181ac:	lsr	r0, r0, #5
   181b0:	vst1.64	{d16-d17}, [r1]
   181b4:	sub	sp, fp, #16
   181b8:	pop	{r4, r5, r6, r7, fp, pc}
   181bc:	push	{r4, r5, r6, r7, fp, lr}
   181c0:	add	fp, sp, #16
   181c4:	sub	sp, sp, #48	; 0x30
   181c8:	mov	r4, r1
   181cc:	add	r1, r1, #100	; 0x64
   181d0:	add	r2, r4, #68	; 0x44
   181d4:	add	r3, r4, #104	; 0x68
   181d8:	str	r1, [sp, #40]	; 0x28
   181dc:	add	r5, r4, #88	; 0x58
   181e0:	add	r6, r4, #48	; 0x30
   181e4:	add	r7, r4, #40	; 0x28
   181e8:	add	r1, r4, #32
   181ec:	add	lr, r4, #44	; 0x2c
   181f0:	add	ip, r4, #52	; 0x34
   181f4:	str	r2, [sp, #36]	; 0x24
   181f8:	add	r2, r4, #84	; 0x54
   181fc:	str	r3, [sp, #32]
   18200:	add	r3, r4, #16
   18204:	str	r7, [sp]
   18208:	str	r6, [sp, #4]
   1820c:	str	r5, [sp, #8]
   18210:	str	r2, [sp, #12]
   18214:	add	r2, sp, #16
   18218:	stm	r2, {r1, r3, lr}
   1821c:	movw	r1, #8981	; 0x2315
   18220:	add	r2, r4, #24
   18224:	add	r3, r4, #8
   18228:	str	ip, [sp, #28]
   1822c:	movt	r1, #2
   18230:	bl	1179c <sscanf@plt>
   18234:	sub	r0, r0, #13
   18238:	mov	r1, #0
   1823c:	clz	r0, r0
   18240:	str	r1, [r4, #56]	; 0x38
   18244:	lsr	r0, r0, #5
   18248:	sub	sp, fp, #16
   1824c:	pop	{r4, r5, r6, r7, fp, pc}
   18250:	push	{r4, r5, r6, r7, fp, lr}
   18254:	add	fp, sp, #16
   18258:	sub	sp, sp, #56	; 0x38
   1825c:	add	r3, r1, #104	; 0x68
   18260:	add	r2, r1, #68	; 0x44
   18264:	add	ip, r1, #64	; 0x40
   18268:	add	lr, r1, #100	; 0x64
   1826c:	add	r4, r1, #52	; 0x34
   18270:	add	r5, r1, #44	; 0x2c
   18274:	add	r6, r1, #48	; 0x30
   18278:	add	r7, r1, #40	; 0x28
   1827c:	str	r3, [sp, #40]	; 0x28
   18280:	add	r3, r1, #88	; 0x58
   18284:	str	r2, [sp, #44]	; 0x2c
   18288:	add	r2, r1, #84	; 0x54
   1828c:	str	r5, [sp, #32]
   18290:	str	r4, [sp, #36]	; 0x24
   18294:	str	lr, [sp, #48]	; 0x30
   18298:	str	ip, [sp, #52]	; 0x34
   1829c:	add	ip, r1, #16
   182a0:	add	lr, r1, #32
   182a4:	add	r5, r1, #56	; 0x38
   182a8:	add	r4, r1, #60	; 0x3c
   182ac:	str	r7, [sp]
   182b0:	str	r6, [sp, #4]
   182b4:	str	r3, [sp, #8]
   182b8:	add	r3, sp, #12
   182bc:	stm	r3, {r2, r4, r5, lr}
   182c0:	add	r2, r1, #24
   182c4:	add	r3, r1, #8
   182c8:	movw	r1, #9037	; 0x234d
   182cc:	str	ip, [sp, #28]
   182d0:	movt	r1, #2
   182d4:	bl	1179c <sscanf@plt>
   182d8:	sub	r0, r0, #16
   182dc:	clz	r0, r0
   182e0:	lsr	r0, r0, #5
   182e4:	sub	sp, fp, #16
   182e8:	pop	{r4, r5, r6, r7, fp, pc}
   182ec:	mov	r3, r0
   182f0:	mov	r0, #7
   182f4:	cmp	r3, #84	; 0x54
   182f8:	bxne	lr
   182fc:	push	{fp, lr}
   18300:	mov	fp, sp
   18304:	ldr	r0, [r2, #28]
   18308:	ldr	r0, [r0]
   1830c:	bl	17a14 <ftello64@plt+0x61c4>
   18310:	mov	r0, #0
   18314:	pop	{fp, lr}
   18318:	bx	lr

0001831c <argp_parse@@Base>:
   1831c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18320:	add	fp, sp, #28
   18324:	sub	sp, sp, #212	; 0xd4
   18328:	mov	r4, r3
   1832c:	mov	r6, r2
   18330:	mov	r7, r1
   18334:	mov	r5, r0
   18338:	tst	r3, #1
   1833c:	bne	1837c <argp_parse@@Base+0x60>
   18340:	movw	r0, #15052	; 0x3acc
   18344:	movt	r0, #3
   18348:	ldr	r1, [r0]
   1834c:	cmp	r1, #0
   18350:	bne	1835c <argp_parse@@Base+0x40>
   18354:	ldr	r1, [r6]
   18358:	str	r1, [r0]
   1835c:	movw	r8, #15048	; 0x3ac8
   18360:	movt	r8, #3
   18364:	ldr	r0, [r8]
   18368:	cmp	r0, #0
   1836c:	bne	1837c <argp_parse@@Base+0x60>
   18370:	ldr	r0, [r6]
   18374:	bl	19574 <argp_parse@@Base+0x1258>
   18378:	str	r0, [r8]
   1837c:	tst	r4, #16
   18380:	str	r6, [fp, #-228]	; 0xffffff1c
   18384:	str	r7, [fp, #-232]	; 0xffffff18
   18388:	bne	18438 <argp_parse@@Base+0x11c>
   1838c:	mov	r1, sp
   18390:	sub	r3, r1, #64	; 0x40
   18394:	mov	sp, r3
   18398:	mov	r2, sp
   1839c:	sub	r0, r2, #32
   183a0:	mov	sp, r0
   183a4:	vmov.i32	q8, #0	; 0x00000000
   183a8:	sub	r2, r2, #20
   183ac:	cmp	r5, #0
   183b0:	vst1.32	{d16-d17}, [r2]
   183b4:	mov	r2, r0
   183b8:	vst1.64	{d16-d17}, [r2]!
   183bc:	str	r3, [r2]
   183c0:	sub	r2, r1, #32
   183c4:	sub	r1, r1, #48	; 0x30
   183c8:	vst1.64	{d16-d17}, [r2]
   183cc:	vst1.64	{d16-d17}, [r1]
   183d0:	mov	r1, #48	; 0x30
   183d4:	mov	r2, r3
   183d8:	vst1.64	{d16-d17}, [r2], r1
   183dc:	vst1.64	{d16-d17}, [r2]
   183e0:	movw	r2, #9148	; 0x23bc
   183e4:	strne	r5, [r3], #16
   183e8:	movt	r2, #2
   183ec:	mov	r1, r3
   183f0:	str	r2, [r1], #16
   183f4:	movw	r2, #15280	; 0x3bb0
   183f8:	movt	r2, #3
   183fc:	ldr	r2, [r2]
   18400:	cmp	r2, #0
   18404:	bne	1841c <argp_parse@@Base+0x100>
   18408:	movw	r2, #15172	; 0x3b44
   1840c:	movt	r2, #3
   18410:	ldr	r2, [r2]
   18414:	cmp	r2, #0
   18418:	beq	1842c <argp_parse@@Base+0x110>
   1841c:	movw	r2, #9176	; 0x23d8
   18420:	mov	r3, r1
   18424:	movt	r2, #2
   18428:	str	r2, [r1]
   1842c:	mov	r1, #0
   18430:	str	r1, [r3, #16]
   18434:	b	1843c <argp_parse@@Base+0x120>
   18438:	mov	r0, r5
   1843c:	vmov.i32	q8, #0	; 0x00000000
   18440:	sub	r9, fp, #96	; 0x60
   18444:	mov	r7, #12
   18448:	mov	r5, #0
   1844c:	cmp	r0, #0
   18450:	str	r4, [fp, #-224]	; 0xffffff20
   18454:	str	r0, [fp, #-236]	; 0xffffff14
   18458:	mov	r1, r9
   1845c:	str	r5, [fp, #-52]	; 0xffffffcc
   18460:	str	r5, [fp, #-56]	; 0xffffffc8
   18464:	str	r5, [fp, #-60]	; 0xffffffc4
   18468:	vst1.64	{d16-d17}, [r1], r7
   1846c:	vst1.32	{d16-d17}, [r1]
   18470:	mov	r1, #1
   18474:	bic	r3, r1, r4, lsr #2
   18478:	str	r3, [fp, #-64]	; 0xffffffc0
   1847c:	beq	184b4 <argp_parse@@Base+0x198>
   18480:	sub	r1, fp, #64	; 0x40
   18484:	bl	1916c <argp_parse@@Base+0xe50>
   18488:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1848c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   18490:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18494:	mov	r6, #16
   18498:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1849c:	add	r2, r2, r2, lsl #3
   184a0:	add	r1, r6, r1, lsl #4
   184a4:	mov	r6, #36	; 0x24
   184a8:	lsl	r5, r0, #2
   184ac:	add	r8, r6, r2, lsl #2
   184b0:	b	184bc <argp_parse@@Base+0x1a0>
   184b4:	mov	r8, #36	; 0x24
   184b8:	mov	r1, #16
   184bc:	add	r4, r8, r5
   184c0:	add	sl, r4, r1
   184c4:	add	r0, r3, sl
   184c8:	add	r0, r0, #1
   184cc:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   184d0:	cmp	r0, #0
   184d4:	str	r0, [fp, #-100]	; 0xffffff9c
   184d8:	beq	18f0c <argp_parse@@Base+0xbf0>
   184dc:	mov	r6, r0
   184e0:	mov	r0, #12
   184e4:	sub	r1, fp, #220	; 0xdc
   184e8:	mov	r2, r5
   184ec:	vld1.64	{d16-d17}, [r9], r0
   184f0:	add	r0, r1, #20
   184f4:	add	r7, r6, r8
   184f8:	add	r8, r6, r4
   184fc:	add	r4, r6, sl
   18500:	vld1.32	{d18-d19}, [r9]
   18504:	mov	r9, r1
   18508:	vst1.32	{d16-d17}, [r0]
   1850c:	add	r0, r1, #32
   18510:	mov	r1, #0
   18514:	vst1.32	{d18-d19}, [r0]
   18518:	mov	r0, #1
   1851c:	str	r6, [fp, #-172]	; 0xffffff54
   18520:	str	r0, [fp, #-204]	; 0xffffff34
   18524:	str	r0, [fp, #-208]	; 0xffffff30
   18528:	mov	r0, r7
   1852c:	str	r7, [fp, #-164]	; 0xffffff5c
   18530:	str	r8, [fp, #-212]	; 0xffffff2c
   18534:	str	r4, [fp, #-216]	; 0xffffff28
   18538:	bl	11718 <memset@plt>
   1853c:	ldr	sl, [fp, #-224]	; 0xffffff20
   18540:	mov	r0, #45	; 0x2d
   18544:	str	r7, [fp, #-36]	; 0xffffffdc
   18548:	str	r8, [fp, #-40]	; 0xffffffd8
   1854c:	str	r4, [fp, #-44]	; 0xffffffd4
   18550:	str	r9, [fp, #-48]	; 0xffffffd0
   18554:	tst	sl, #8
   18558:	moveq	r0, #43	; 0x2b
   1855c:	tsteq	sl, #4
   18560:	beq	18b5c <argp_parse@@Base+0x840>
   18564:	add	r1, r4, #1
   18568:	strb	r0, [r4]
   1856c:	str	r1, [fp, #-44]	; 0xffffffd4
   18570:	ldr	r0, [fp, #-236]	; 0xffffff14
   18574:	ldr	r5, [fp, #-228]	; 0xffffff1c
   18578:	ldr	r9, [fp, #-232]	; 0xffffff18
   1857c:	mov	r3, #0
   18580:	strb	r3, [r1]
   18584:	str	r3, [r8]
   18588:	cmp	r0, #0
   1858c:	str	r0, [fp, #-220]	; 0xffffff24
   18590:	beq	185c8 <argp_parse@@Base+0x2ac>
   18594:	sub	sp, sp, #8
   18598:	sub	r1, fp, #48	; 0x30
   1859c:	mov	r2, #0
   185a0:	mov	r3, r6
   185a4:	str	r1, [sp]
   185a8:	mov	r1, #0
   185ac:	bl	1924c <argp_parse@@Base+0xf30>
   185b0:	add	sp, sp, #8
   185b4:	str	r0, [fp, #-168]	; 0xffffff58
   185b8:	mov	r6, r0
   185bc:	ldr	r3, [fp, #-220]	; 0xffffff24
   185c0:	ldr	r4, [fp, #-172]	; 0xffffff54
   185c4:	b	185d0 <argp_parse@@Base+0x2b4>
   185c8:	mov	r4, r6
   185cc:	str	r6, [fp, #-168]	; 0xffffff58
   185d0:	vmov.i32	q8, #0	; 0x00000000
   185d4:	sub	r1, fp, #220	; 0xdc
   185d8:	mov	r7, #0
   185dc:	mov	r0, #1
   185e0:	mov	r8, r5
   185e4:	cmp	r4, r6
   185e8:	mov	r2, r1
   185ec:	add	r1, r1, #84	; 0x54
   185f0:	str	r7, [fp, #-116]	; 0xffffff8c
   185f4:	str	r7, [fp, #-120]	; 0xffffff88
   185f8:	vst1.32	{d16-d17}, [r1]
   185fc:	str	sl, [fp, #-140]	; 0xffffff74
   18600:	str	r5, [fp, #-148]	; 0xffffff6c
   18604:	str	r9, [fp, #-152]	; 0xffffff68
   18608:	str	r3, [fp, #-156]	; 0xffffff64
   1860c:	str	r2, [fp, #-104]	; 0xffffff98
   18610:	str	r7, [fp, #-144]	; 0xffffff70
   18614:	str	r0, [fp, #-160]	; 0xffffff60
   18618:	movw	r0, #15056	; 0x3ad0
   1861c:	add	sl, r2, #64	; 0x40
   18620:	movt	r0, #3
   18624:	ldr	r0, [r0]
   18628:	str	r0, [fp, #-112]	; 0xffffff90
   1862c:	movw	r0, #15060	; 0x3ad4
   18630:	movt	r0, #3
   18634:	ldr	r0, [r0]
   18638:	str	r0, [fp, #-108]	; 0xffffff94
   1863c:	bcs	1871c <argp_parse@@Base+0x400>
   18640:	ldr	r0, [fp, #12]
   18644:	str	r0, [r4, #24]
   18648:	b	186a0 <argp_parse@@Base+0x384>
   1864c:	ldr	r0, [r4, #32]
   18650:	mov	r1, #0
   18654:	mov	r2, sl
   18658:	str	r0, [fp, #-120]	; 0xffffff88
   1865c:	ldr	r0, [r4, #24]
   18660:	str	r0, [fp, #-128]	; 0xffffff80
   18664:	ldr	r0, [r4, #28]
   18668:	str	r0, [fp, #-124]	; 0xffffff84
   1866c:	ldr	r0, [r4, #12]
   18670:	str	r0, [fp, #-136]	; 0xffffff78
   18674:	movw	r0, #6
   18678:	movt	r0, #256	; 0x100
   1867c:	sub	r0, r0, #3
   18680:	blx	r3
   18684:	mov	r7, r0
   18688:	ldr	r0, [fp, #-120]	; 0xffffff88
   1868c:	str	r0, [r4, #32]
   18690:	ldr	r0, [fp, #-168]	; 0xffffff58
   18694:	add	r4, r4, #36	; 0x24
   18698:	cmp	r4, r0
   1869c:	bcs	18710 <argp_parse@@Base+0x3f4>
   186a0:	cmp	r7, #7
   186a4:	cmpne	r7, #0
   186a8:	bne	18f0c <argp_parse@@Base+0xbf0>
   186ac:	ldr	r0, [r4, #16]
   186b0:	cmp	r0, #0
   186b4:	beq	186c8 <argp_parse@@Base+0x3ac>
   186b8:	ldr	r1, [r4, #20]
   186bc:	ldr	r0, [r0, #28]
   186c0:	ldr	r0, [r0, r1, lsl #2]
   186c4:	str	r0, [r4, #24]
   186c8:	ldr	r3, [r4]
   186cc:	cmp	r3, #0
   186d0:	bne	1864c <argp_parse@@Base+0x330>
   186d4:	ldr	r0, [r4, #4]
   186d8:	mov	r7, #7
   186dc:	ldr	r0, [r0, #16]
   186e0:	cmp	r0, #0
   186e4:	beq	18690 <argp_parse@@Base+0x374>
   186e8:	ldr	r0, [r0]
   186ec:	cmp	r0, #0
   186f0:	beq	18690 <argp_parse@@Base+0x374>
   186f4:	ldr	r0, [r4, #24]
   186f8:	ldr	r1, [r4, #28]
   186fc:	str	r0, [r1]
   18700:	ldr	r3, [r4]
   18704:	cmp	r3, #0
   18708:	bne	1864c <argp_parse@@Base+0x330>
   1870c:	b	18690 <argp_parse@@Base+0x374>
   18710:	cmp	r7, #7
   18714:	cmpne	r7, #0
   18718:	bne	18f0c <argp_parse@@Base+0xbf0>
   1871c:	ldr	r0, [fp, #-140]	; 0xffffff74
   18720:	tst	r0, #2
   18724:	bne	18734 <argp_parse@@Base+0x418>
   18728:	mov	r0, #1
   1872c:	str	r0, [fp, #-204]	; 0xffffff34
   18730:	b	1875c <argp_parse@@Base+0x440>
   18734:	mov	r1, #0
   18738:	tst	r0, #1
   1873c:	str	r1, [fp, #-204]	; 0xffffff34
   18740:	beq	1875c <argp_parse@@Base+0x440>
   18744:	ldr	r0, [fp, #-152]	; 0xffffff68
   18748:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1874c:	sub	r1, r1, #4
   18750:	add	r0, r0, #1
   18754:	str	r1, [fp, #-148]	; 0xffffff6c
   18758:	str	r0, [fp, #-152]	; 0xffffff68
   1875c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   18760:	cmp	r0, r8
   18764:	beq	18778 <argp_parse@@Base+0x45c>
   18768:	movw	r0, #15048	; 0x3ac8
   1876c:	movt	r0, #3
   18770:	ldr	r0, [r0]
   18774:	b	18788 <argp_parse@@Base+0x46c>
   18778:	ldr	r0, [r8]
   1877c:	cmp	r0, #0
   18780:	beq	18768 <argp_parse@@Base+0x44c>
   18784:	bl	19574 <argp_parse@@Base+0x1258>
   18788:	str	r0, [fp, #-116]	; 0xffffff8c
   1878c:	sub	r0, fp, #220	; 0xdc
   18790:	mov	r8, #0
   18794:	add	r6, r0, #12
   18798:	b	187ac <argp_parse@@Base+0x490>
   1879c:	cmp	r0, #7
   187a0:	beq	18b64 <argp_parse@@Base+0x848>
   187a4:	cmp	r0, #0
   187a8:	bne	18cfc <argp_parse@@Base+0x9e0>
   187ac:	ldr	r0, [fp, #-132]	; 0xffffff7c
   187b0:	cmp	r0, #0
   187b4:	beq	187c8 <argp_parse@@Base+0x4ac>
   187b8:	ldr	r9, [fp, #-144]	; 0xffffff70
   187bc:	cmp	r9, r0
   187c0:	bge	1887c <argp_parse@@Base+0x560>
   187c4:	str	r8, [fp, #-132]	; 0xffffff7c
   187c8:	ldr	r0, [fp, #-160]	; 0xffffff60
   187cc:	ldr	r9, [fp, #-144]	; 0xffffff70
   187d0:	cmp	r0, #0
   187d4:	beq	1887c <argp_parse@@Base+0x560>
   187d8:	mvn	r0, #0
   187dc:	str	r0, [fp, #-200]	; 0xffffff38
   187e0:	str	r9, [fp, #-208]	; 0xffffff30
   187e4:	ldr	r2, [fp, #-216]	; 0xffffff28
   187e8:	ldr	r3, [fp, #-212]	; 0xffffff2c
   187ec:	ldr	r0, [fp, #-152]	; 0xffffff68
   187f0:	ldr	r1, [fp, #-148]	; 0xffffff6c
   187f4:	ldrb	r7, [fp, #-140]	; 0xffffff74
   187f8:	sub	sp, sp, #8
   187fc:	tst	r7, #64	; 0x40
   18800:	bne	18814 <argp_parse@@Base+0x4f8>
   18804:	str	r8, [sp]
   18808:	str	r6, [sp, #4]
   1880c:	bl	1964c <argp_parse@@Base+0x1330>
   18810:	b	18820 <argp_parse@@Base+0x504>
   18814:	str	r8, [sp]
   18818:	str	r6, [sp, #4]
   1881c:	bl	196b0 <argp_parse@@Base+0x1394>
   18820:	add	sp, sp, #8
   18824:	ldr	r9, [fp, #-208]	; 0xffffff30
   18828:	mov	r7, r0
   1882c:	cmn	r0, #1
   18830:	str	r9, [fp, #-144]	; 0xffffff70
   18834:	beq	18850 <argp_parse@@Base+0x534>
   18838:	cmp	r7, #63	; 0x3f
   1883c:	beq	18a18 <argp_parse@@Base+0x6fc>
   18840:	cmp	r7, #1
   18844:	bne	18a28 <argp_parse@@Base+0x70c>
   18848:	ldr	r7, [fp, #-196]	; 0xffffff3c
   1884c:	b	188b4 <argp_parse@@Base+0x598>
   18850:	cmp	r9, #2
   18854:	str	r8, [fp, #-160]	; 0xffffff60
   18858:	blt	1887c <argp_parse@@Base+0x560>
   1885c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   18860:	movw	r1, #9626	; 0x259a
   18864:	movt	r1, #2
   18868:	add	r0, r0, r9, lsl #2
   1886c:	ldr	r0, [r0, #-4]
   18870:	bl	1152c <strcmp@plt>
   18874:	cmp	r0, #0
   18878:	streq	r9, [fp, #-132]	; 0xffffff7c
   1887c:	ldr	r2, [fp, #-152]	; 0xffffff68
   18880:	mov	r1, #1
   18884:	mov	r0, #7
   18888:	cmp	r9, r2
   1888c:	bge	18b80 <argp_parse@@Base+0x864>
   18890:	ldrb	r2, [fp, #-140]	; 0xffffff74
   18894:	tst	r2, #4
   18898:	bne	18b80 <argp_parse@@Base+0x864>
   1889c:	add	r0, r9, #1
   188a0:	str	r0, [fp, #-144]	; 0xffffff70
   188a4:	ldr	r1, [fp, #-148]	; 0xffffff6c
   188a8:	ldr	r7, [r1, r9, lsl #2]
   188ac:	mov	r9, r0
   188b0:	str	r7, [fp, #-196]	; 0xffffff3c
   188b4:	sub	r0, r9, #1
   188b8:	str	r0, [fp, #-144]	; 0xffffff70
   188bc:	ldr	r1, [fp, #-172]	; 0xffffff54
   188c0:	ldr	r2, [fp, #-168]	; 0xffffff58
   188c4:	cmp	r1, r2
   188c8:	bcs	18b64 <argp_parse@@Base+0x848>
   188cc:	add	r4, r1, #24
   188d0:	add	r1, r0, #1
   188d4:	str	r1, [fp, #-144]	; 0xffffff70
   188d8:	ldr	r3, [r4, #-24]	; 0xffffffe8
   188dc:	cmp	r3, #0
   188e0:	beq	18980 <argp_parse@@Base+0x664>
   188e4:	ldr	r0, [r4, #8]
   188e8:	mov	r1, r7
   188ec:	mov	r2, sl
   188f0:	mov	r5, #0
   188f4:	str	r0, [fp, #-120]	; 0xffffff88
   188f8:	ldr	r0, [r4]
   188fc:	str	r0, [fp, #-128]	; 0xffffff80
   18900:	ldr	r0, [r4, #4]
   18904:	str	r0, [fp, #-124]	; 0xffffff84
   18908:	ldr	r0, [r4, #-12]
   1890c:	str	r0, [fp, #-136]	; 0xffffff78
   18910:	mov	r0, #0
   18914:	blx	r3
   18918:	ldr	r1, [fp, #-120]	; 0xffffff88
   1891c:	cmp	r0, #7
   18920:	str	r1, [r4, #8]
   18924:	bne	189b4 <argp_parse@@Base+0x698>
   18928:	ldr	r0, [fp, #-144]	; 0xffffff70
   1892c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   18930:	sub	r0, r0, #1
   18934:	cmp	r3, #0
   18938:	str	r0, [fp, #-144]	; 0xffffff70
   1893c:	beq	18984 <argp_parse@@Base+0x668>
   18940:	ldr	r0, [r4]
   18944:	mov	r1, #0
   18948:	mov	r2, sl
   1894c:	str	r0, [fp, #-128]	; 0xffffff80
   18950:	ldr	r0, [r4, #4]
   18954:	str	r0, [fp, #-124]	; 0xffffff84
   18958:	ldr	r0, [r4, #-12]
   1895c:	str	r0, [fp, #-136]	; 0xffffff78
   18960:	movw	r0, #6
   18964:	movt	r0, #256	; 0x100
   18968:	blx	r3
   1896c:	ldr	r1, [fp, #-120]	; 0xffffff88
   18970:	str	r1, [r4, #8]
   18974:	cmp	r0, #7
   18978:	beq	18990 <argp_parse@@Base+0x674>
   1897c:	b	189ac <argp_parse@@Base+0x690>
   18980:	str	r0, [fp, #-144]	; 0xffffff70
   18984:	mov	r0, #7
   18988:	cmp	r0, #7
   1898c:	bne	189ac <argp_parse@@Base+0x690>
   18990:	ldr	r2, [fp, #-168]	; 0xffffff58
   18994:	add	r1, r4, #12
   18998:	cmp	r1, r2
   1899c:	bcs	189ac <argp_parse@@Base+0x690>
   189a0:	ldr	r0, [fp, #-144]	; 0xffffff70
   189a4:	add	r4, r4, #36	; 0x24
   189a8:	b	188d0 <argp_parse@@Base+0x5b4>
   189ac:	movw	r5, #6
   189b0:	movt	r5, #256	; 0x100
   189b4:	cmp	r0, #0
   189b8:	bne	1879c <argp_parse@@Base+0x480>
   189bc:	movw	r0, #6
   189c0:	movt	r0, #256	; 0x100
   189c4:	cmp	r5, r0
   189c8:	bne	189f4 <argp_parse@@Base+0x6d8>
   189cc:	ldr	r0, [fp, #-152]	; 0xffffff68
   189d0:	str	r0, [fp, #-144]	; 0xffffff70
   189d4:	cmp	r0, r9
   189d8:	blt	18a00 <argp_parse@@Base+0x6e4>
   189dc:	ldr	r1, [r4, #-12]
   189e0:	sub	r0, r0, r9
   189e4:	add	r0, r0, r1
   189e8:	add	r0, r0, #1
   189ec:	str	r0, [r4, #-12]
   189f0:	b	18a08 <argp_parse@@Base+0x6ec>
   189f4:	ldr	r0, [fp, #-144]	; 0xffffff70
   189f8:	cmp	r0, r9
   189fc:	bge	189dc <argp_parse@@Base+0x6c0>
   18a00:	mov	r0, #1
   18a04:	str	r0, [fp, #-160]	; 0xffffff60
   18a08:	mov	r0, #0
   18a0c:	cmp	r0, #0
   18a10:	beq	187ac <argp_parse@@Base+0x490>
   18a14:	b	18cfc <argp_parse@@Base+0x9e0>
   18a18:	ldr	r0, [fp, #-200]	; 0xffffff38
   18a1c:	cmn	r0, #1
   18a20:	beq	18a90 <argp_parse@@Base+0x774>
   18a24:	b	18f4c <argp_parse@@Base+0xc30>
   18a28:	cmp	r8, r7, asr #24
   18a2c:	beq	18a90 <argp_parse@@Base+0x774>
   18a30:	asr	r0, r7, #24
   18a34:	ldr	r1, [fp, #-172]	; 0xffffff54
   18a38:	sub	r0, r0, #1
   18a3c:	add	r0, r0, r0, lsl #3
   18a40:	ldr	r3, [r1, r0, lsl #2]
   18a44:	cmp	r3, #0
   18a48:	beq	18f18 <argp_parse@@Base+0xbfc>
   18a4c:	add	r4, r1, r0, lsl #2
   18a50:	tst	r7, #8388608	; 0x800000
   18a54:	mov	r2, sl
   18a58:	ldr	r0, [r4, #32]!
   18a5c:	str	r0, [fp, #-120]	; 0xffffff88
   18a60:	ldr	r0, [r4, #-8]
   18a64:	str	r0, [fp, #-128]	; 0xffffff80
   18a68:	ldr	r0, [r4, #-4]
   18a6c:	str	r0, [fp, #-124]	; 0xffffff84
   18a70:	ldr	r0, [r4, #-20]	; 0xffffffec
   18a74:	str	r0, [fp, #-136]	; 0xffffff78
   18a78:	bic	r0, r7, #-16777216	; 0xff000000
   18a7c:	ldr	r1, [fp, #-196]	; 0xffffff3c
   18a80:	orrne	r0, r0, #-16777216	; 0xff000000
   18a84:	blx	r3
   18a88:	mov	r1, #0
   18a8c:	b	18b20 <argp_parse@@Base+0x804>
   18a90:	ldr	r0, [fp, #-216]	; 0xffffff28
   18a94:	mov	r1, r7
   18a98:	bl	116d0 <strchr@plt>
   18a9c:	cmp	r0, #0
   18aa0:	beq	18b38 <argp_parse@@Base+0x81c>
   18aa4:	ldr	r1, [fp, #-172]	; 0xffffff54
   18aa8:	ldr	r2, [fp, #-168]	; 0xffffff58
   18aac:	cmp	r1, r2
   18ab0:	bcs	18b38 <argp_parse@@Base+0x81c>
   18ab4:	add	r1, r1, #24
   18ab8:	ldr	r3, [r1, #-16]
   18abc:	cmp	r3, r0
   18ac0:	bhi	18adc <argp_parse@@Base+0x7c0>
   18ac4:	add	r3, r1, #36	; 0x24
   18ac8:	add	r1, r1, #12
   18acc:	cmp	r1, r2
   18ad0:	mov	r1, r3
   18ad4:	bcc	18ab8 <argp_parse@@Base+0x79c>
   18ad8:	b	18b38 <argp_parse@@Base+0x81c>
   18adc:	ldr	r3, [r1, #-24]	; 0xffffffe8
   18ae0:	cmp	r3, #0
   18ae4:	beq	18b38 <argp_parse@@Base+0x81c>
   18ae8:	mov	r4, r1
   18aec:	mov	r2, sl
   18af0:	ldr	r0, [r4, #8]!
   18af4:	str	r0, [fp, #-120]	; 0xffffff88
   18af8:	ldr	r0, [r1]
   18afc:	str	r0, [fp, #-128]	; 0xffffff80
   18b00:	ldr	r0, [r1, #4]
   18b04:	str	r0, [fp, #-124]	; 0xffffff84
   18b08:	ldr	r0, [r1, #-12]
   18b0c:	str	r0, [fp, #-136]	; 0xffffff78
   18b10:	mov	r0, r7
   18b14:	ldr	r1, [fp, #-196]	; 0xffffff3c
   18b18:	blx	r3
   18b1c:	mov	r1, #1
   18b20:	ldr	r2, [fp, #-120]	; 0xffffff88
   18b24:	cmp	r0, #7
   18b28:	str	r2, [r4]
   18b2c:	bne	187a4 <argp_parse@@Base+0x488>
   18b30:	cmp	r1, #0
   18b34:	beq	18f18 <argp_parse@@Base+0xbfc>
   18b38:	movw	r1, #9629	; 0x259d
   18b3c:	movw	r3, #9372	; 0x249c
   18b40:	mov	r0, sl
   18b44:	mov	r2, r7
   18b48:	movt	r1, #2
   18b4c:	movt	r3, #2
   18b50:	bl	1c10c <argp_error@@Base>
   18b54:	mov	r0, #0
   18b58:	b	18b6c <argp_parse@@Base+0x850>
   18b5c:	mov	r1, r4
   18b60:	b	18570 <argp_parse@@Base+0x254>
   18b64:	mov	r7, #1
   18b68:	mov	r0, #1
   18b6c:	add	r1, r7, #1
   18b70:	clz	r1, r1
   18b74:	lsr	r1, r1, #5
   18b78:	orr	r1, r1, r0
   18b7c:	mov	r0, #7
   18b80:	subs	r7, r0, #7
   18b84:	movne	r7, r0
   18b88:	cmp	r1, #0
   18b8c:	moveq	r7, r0
   18b90:	cmp	r7, #0
   18b94:	beq	18c34 <argp_parse@@Base+0x918>
   18b98:	cmp	r7, #0
   18b9c:	beq	18de0 <argp_parse@@Base+0xac4>
   18ba0:	cmp	r7, #7
   18ba4:	bne	18bbc <argp_parse@@Base+0x8a0>
   18ba8:	ldr	r1, [fp, #-112]	; 0xffffff90
   18bac:	mov	r0, sl
   18bb0:	mov	r2, #260	; 0x104
   18bb4:	bl	1c050 <argp_state_help@@Base>
   18bb8:	mov	r7, #7
   18bbc:	ldr	r4, [fp, #-172]	; 0xffffff54
   18bc0:	ldr	r0, [fp, #-168]	; 0xffffff58
   18bc4:	cmp	r4, r0
   18bc8:	bcs	18e84 <argp_parse@@Base+0xb68>
   18bcc:	movw	r1, #6
   18bd0:	movt	r1, #256	; 0x100
   18bd4:	sub	r6, r1, #1
   18bd8:	b	18be8 <argp_parse@@Base+0x8cc>
   18bdc:	add	r4, r4, #36	; 0x24
   18be0:	cmp	r4, r0
   18be4:	bcs	18ce0 <argp_parse@@Base+0x9c4>
   18be8:	ldr	r3, [r4]
   18bec:	cmp	r3, #0
   18bf0:	beq	18bdc <argp_parse@@Base+0x8c0>
   18bf4:	ldr	r0, [r4, #32]
   18bf8:	mov	r1, #0
   18bfc:	mov	r2, sl
   18c00:	str	r0, [fp, #-120]	; 0xffffff88
   18c04:	ldr	r0, [r4, #24]
   18c08:	str	r0, [fp, #-128]	; 0xffffff80
   18c0c:	ldr	r0, [r4, #28]
   18c10:	str	r0, [fp, #-124]	; 0xffffff84
   18c14:	ldr	r0, [r4, #12]
   18c18:	str	r0, [fp, #-136]	; 0xffffff78
   18c1c:	mov	r0, r6
   18c20:	blx	r3
   18c24:	ldr	r0, [fp, #-120]	; 0xffffff88
   18c28:	str	r0, [r4, #32]
   18c2c:	ldr	r0, [fp, #-168]	; 0xffffff58
   18c30:	b	18bdc <argp_parse@@Base+0x8c0>
   18c34:	ldr	r1, [fp, #-152]	; 0xffffff68
   18c38:	ldr	r0, [fp, #-144]	; 0xffffff70
   18c3c:	cmp	r0, r1
   18c40:	bne	18ce8 <argp_parse@@Base+0x9cc>
   18c44:	ldr	r4, [fp, #-172]	; 0xffffff54
   18c48:	ldr	r1, [fp, #-168]	; 0xffffff58
   18c4c:	mov	r0, #0
   18c50:	cmp	r4, r1
   18c54:	bcs	18d08 <argp_parse@@Base+0x9ec>
   18c58:	movw	r0, #6
   18c5c:	mov	r7, #0
   18c60:	movt	r0, #256	; 0x100
   18c64:	sub	r6, r0, #4
   18c68:	mov	r0, #0
   18c6c:	b	18cb4 <argp_parse@@Base+0x998>
   18c70:	ldr	r0, [r4, #32]
   18c74:	mov	r1, #0
   18c78:	mov	r2, sl
   18c7c:	str	r0, [fp, #-120]	; 0xffffff88
   18c80:	ldr	r0, [r4, #24]
   18c84:	str	r0, [fp, #-128]	; 0xffffff80
   18c88:	ldr	r0, [r4, #28]
   18c8c:	str	r7, [fp, #-136]	; 0xffffff78
   18c90:	str	r0, [fp, #-124]	; 0xffffff84
   18c94:	mov	r0, r6
   18c98:	blx	r3
   18c9c:	ldr	r1, [fp, #-120]	; 0xffffff88
   18ca0:	str	r1, [r4, #32]
   18ca4:	ldr	r1, [fp, #-168]	; 0xffffff58
   18ca8:	add	r4, r4, #36	; 0x24
   18cac:	cmp	r4, r1
   18cb0:	bcs	18d04 <argp_parse@@Base+0x9e8>
   18cb4:	cmp	r0, #7
   18cb8:	cmpne	r0, #0
   18cbc:	bne	18d04 <argp_parse@@Base+0x9e8>
   18cc0:	ldr	r2, [r4, #12]
   18cc4:	cmp	r2, #0
   18cc8:	bne	18ca8 <argp_parse@@Base+0x98c>
   18ccc:	ldr	r3, [r4]
   18cd0:	cmp	r3, #0
   18cd4:	bne	18c70 <argp_parse@@Base+0x954>
   18cd8:	mov	r0, #7
   18cdc:	b	18ca8 <argp_parse@@Base+0x98c>
   18ce0:	ldr	r4, [fp, #-172]	; 0xffffff54
   18ce4:	b	18e84 <argp_parse@@Base+0xb68>
   18ce8:	ldr	r1, [fp, #8]
   18cec:	cmp	r1, #0
   18cf0:	beq	18d98 <argp_parse@@Base+0xa7c>
   18cf4:	str	r0, [r1]
   18cf8:	b	18de0 <argp_parse@@Base+0xac4>
   18cfc:	mov	r1, #0
   18d00:	b	18b80 <argp_parse@@Base+0x864>
   18d04:	ldr	r4, [fp, #-172]	; 0xffffff54
   18d08:	sub	r7, r1, #36	; 0x24
   18d0c:	cmp	r7, r4
   18d10:	bcc	18d8c <argp_parse@@Base+0xa70>
   18d14:	movw	r1, #6
   18d18:	movt	r1, #256	; 0x100
   18d1c:	sub	r6, r1, #5
   18d20:	b	18d6c <argp_parse@@Base+0xa50>
   18d24:	ldr	r0, [r7, #32]
   18d28:	mov	r1, #0
   18d2c:	mov	r2, sl
   18d30:	str	r0, [fp, #-120]	; 0xffffff88
   18d34:	ldr	r0, [r7, #24]
   18d38:	str	r0, [fp, #-128]	; 0xffffff80
   18d3c:	ldr	r0, [r7, #28]
   18d40:	str	r0, [fp, #-124]	; 0xffffff84
   18d44:	ldr	r0, [r7, #12]
   18d48:	str	r0, [fp, #-136]	; 0xffffff78
   18d4c:	mov	r0, r6
   18d50:	blx	r3
   18d54:	ldr	r1, [fp, #-120]	; 0xffffff88
   18d58:	str	r1, [r7, #32]
   18d5c:	ldr	r4, [fp, #-172]	; 0xffffff54
   18d60:	sub	r7, r7, #36	; 0x24
   18d64:	cmp	r7, r4
   18d68:	bcc	18d8c <argp_parse@@Base+0xa70>
   18d6c:	cmp	r0, #7
   18d70:	cmpne	r0, #0
   18d74:	bne	18dc4 <argp_parse@@Base+0xaa8>
   18d78:	ldr	r3, [r7]
   18d7c:	cmp	r3, #0
   18d80:	bne	18d24 <argp_parse@@Base+0xa08>
   18d84:	mov	r0, #7
   18d88:	b	18d60 <argp_parse@@Base+0xa44>
   18d8c:	subs	r7, r0, #7
   18d90:	movne	r7, r0
   18d94:	b	18dc8 <argp_parse@@Base+0xaac>
   18d98:	ldrb	r0, [fp, #-140]	; 0xffffff74
   18d9c:	tst	r0, #2
   18da0:	bne	18ba8 <argp_parse@@Base+0x88c>
   18da4:	ldr	r0, [fp, #-112]	; 0xffffff90
   18da8:	cmp	r0, #0
   18dac:	beq	18ba8 <argp_parse@@Base+0x88c>
   18db0:	ldr	r2, [fp, #-116]	; 0xffffff8c
   18db4:	movw	r1, #9650	; 0x25b2
   18db8:	movt	r1, #2
   18dbc:	bl	116dc <fprintf@plt>
   18dc0:	b	18ba8 <argp_parse@@Base+0x88c>
   18dc4:	mov	r7, r0
   18dc8:	ldr	r1, [fp, #8]
   18dcc:	cmp	r1, #0
   18dd0:	ldrne	r0, [fp, #-144]	; 0xffffff70
   18dd4:	strne	r0, [r1]
   18dd8:	cmp	r7, #0
   18ddc:	bne	18ba0 <argp_parse@@Base+0x884>
   18de0:	ldr	r0, [fp, #-168]	; 0xffffff58
   18de4:	ldr	r4, [fp, #-172]	; 0xffffff54
   18de8:	mov	r7, #0
   18dec:	sub	r5, r0, #36	; 0x24
   18df0:	cmp	r5, r4
   18df4:	bcc	18e84 <argp_parse@@Base+0xb68>
   18df8:	movw	r1, #6
   18dfc:	mov	r0, #0
   18e00:	movt	r1, #256	; 0x100
   18e04:	sub	r6, r1, #2
   18e08:	b	18e54 <argp_parse@@Base+0xb38>
   18e0c:	ldr	r0, [r5, #32]
   18e10:	mov	r1, #0
   18e14:	mov	r2, sl
   18e18:	str	r0, [fp, #-120]	; 0xffffff88
   18e1c:	ldr	r0, [r5, #24]
   18e20:	str	r0, [fp, #-128]	; 0xffffff80
   18e24:	ldr	r0, [r5, #28]
   18e28:	str	r0, [fp, #-124]	; 0xffffff84
   18e2c:	ldr	r0, [r5, #12]
   18e30:	str	r0, [fp, #-136]	; 0xffffff78
   18e34:	mov	r0, r6
   18e38:	blx	r3
   18e3c:	ldr	r1, [fp, #-120]	; 0xffffff88
   18e40:	str	r1, [r5, #32]
   18e44:	ldr	r4, [fp, #-172]	; 0xffffff54
   18e48:	sub	r5, r5, #36	; 0x24
   18e4c:	cmp	r5, r4
   18e50:	bcc	18e7c <argp_parse@@Base+0xb60>
   18e54:	cmp	r0, #7
   18e58:	cmpne	r0, #0
   18e5c:	bne	18e74 <argp_parse@@Base+0xb58>
   18e60:	ldr	r3, [r5]
   18e64:	cmp	r3, #0
   18e68:	bne	18e0c <argp_parse@@Base+0xaf0>
   18e6c:	mov	r0, #7
   18e70:	b	18e48 <argp_parse@@Base+0xb2c>
   18e74:	mov	r7, r0
   18e78:	b	18e84 <argp_parse@@Base+0xb68>
   18e7c:	subs	r7, r0, #7
   18e80:	movne	r7, r0
   18e84:	ldr	r0, [fp, #-168]	; 0xffffff58
   18e88:	sub	r6, r0, #36	; 0x24
   18e8c:	cmp	r6, r4
   18e90:	bcc	18efc <argp_parse@@Base+0xbe0>
   18e94:	movw	r0, #6
   18e98:	movt	r0, #256	; 0x100
   18e9c:	add	r5, r0, #1
   18ea0:	b	18eb0 <argp_parse@@Base+0xb94>
   18ea4:	sub	r6, r6, #36	; 0x24
   18ea8:	cmp	r6, r4
   18eac:	bcc	18efc <argp_parse@@Base+0xbe0>
   18eb0:	ldr	r3, [r6]
   18eb4:	cmp	r3, #0
   18eb8:	beq	18ea4 <argp_parse@@Base+0xb88>
   18ebc:	ldr	r0, [r6, #32]
   18ec0:	mov	r1, #0
   18ec4:	mov	r2, sl
   18ec8:	str	r0, [fp, #-120]	; 0xffffff88
   18ecc:	ldr	r0, [r6, #24]
   18ed0:	str	r0, [fp, #-128]	; 0xffffff80
   18ed4:	ldr	r0, [r6, #28]
   18ed8:	str	r0, [fp, #-124]	; 0xffffff84
   18edc:	ldr	r0, [r6, #12]
   18ee0:	str	r0, [fp, #-136]	; 0xffffff78
   18ee4:	mov	r0, r5
   18ee8:	blx	r3
   18eec:	ldr	r0, [fp, #-120]	; 0xffffff88
   18ef0:	str	r0, [r6, #32]
   18ef4:	ldr	r4, [fp, #-172]	; 0xffffff54
   18ef8:	b	18ea4 <argp_parse@@Base+0xb88>
   18efc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   18f00:	bl	195f8 <argp_parse@@Base+0x12dc>
   18f04:	cmp	r7, #7
   18f08:	movweq	r7, #22
   18f0c:	mov	r0, r7
   18f10:	sub	sp, fp, #28
   18f14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f18:	ldr	r0, [fp, #-212]	; 0xffffff2c
   18f1c:	ldr	r1, [r0, #12]
   18f20:	cmp	r1, r7
   18f24:	beq	18f54 <argp_parse@@Base+0xc38>
   18f28:	ldr	r1, [r0]
   18f2c:	cmp	r1, #0
   18f30:	beq	18f54 <argp_parse@@Base+0xc38>
   18f34:	add	r1, r0, #16
   18f38:	ldr	r0, [r0, #28]
   18f3c:	cmp	r0, r7
   18f40:	mov	r0, r1
   18f44:	bne	18f28 <argp_parse@@Base+0xc0c>
   18f48:	b	18f58 <argp_parse@@Base+0xc3c>
   18f4c:	mov	r1, #0
   18f50:	b	18b7c <argp_parse@@Base+0x860>
   18f54:	mov	r1, r0
   18f58:	ldr	r0, [r1]
   18f5c:	movw	r1, #9637	; 0x25a5
   18f60:	movw	r3, #9372	; 0x249c
   18f64:	movw	r2, #9646	; 0x25ae
   18f68:	movt	r1, #2
   18f6c:	movt	r3, #2
   18f70:	movt	r2, #2
   18f74:	cmp	r0, #0
   18f78:	movne	r2, r0
   18f7c:	mov	r0, sl
   18f80:	b	18b50 <argp_parse@@Base+0x834>
   18f84:	mov	ip, r0
   18f88:	mov	r0, #0
   18f8c:	cmp	r1, #0
   18f90:	beq	18fc0 <argp_parse@@Base+0xca4>
   18f94:	ldr	r3, [r1, #52]	; 0x34
   18f98:	ldr	r1, [r3, #48]	; 0x30
   18f9c:	ldr	r3, [r3, #52]	; 0x34
   18fa0:	cmp	r1, r3
   18fa4:	bxcs	lr
   18fa8:	ldr	r2, [r1, #4]
   18fac:	cmp	r2, ip
   18fb0:	beq	18fbc <argp_parse@@Base+0xca0>
   18fb4:	add	r1, r1, #36	; 0x24
   18fb8:	b	18fa0 <argp_parse@@Base+0xc84>
   18fbc:	ldr	r0, [r1, #24]
   18fc0:	bx	lr
   18fc4:	push	{r4, r5, r6, sl, fp, lr}
   18fc8:	add	fp, sp, #16
   18fcc:	mov	r5, r2
   18fd0:	mov	r6, r1
   18fd4:	mov	r4, #7
   18fd8:	cmn	r0, #3
   18fdc:	bgt	19000 <argp_parse@@Base+0xce4>
   18fe0:	cmn	r0, #4
   18fe4:	beq	1902c <argp_parse@@Base+0xd10>
   18fe8:	cmn	r0, #3
   18fec:	bne	190c8 <argp_parse@@Base+0xdac>
   18ff0:	ldr	r1, [r5, #48]	; 0x30
   18ff4:	mov	r0, r5
   18ff8:	movw	r2, #513	; 0x201
   18ffc:	b	1901c <argp_parse@@Base+0xd00>
   19000:	cmn	r0, #2
   19004:	beq	19088 <argp_parse@@Base+0xd6c>
   19008:	cmp	r0, #63	; 0x3f
   1900c:	bne	190c8 <argp_parse@@Base+0xdac>
   19010:	ldr	r1, [r5, #48]	; 0x30
   19014:	mov	r0, r5
   19018:	movw	r2, #634	; 0x27a
   1901c:	bl	1c050 <argp_state_help@@Base>
   19020:	mov	r4, #0
   19024:	mov	r0, r4
   19028:	pop	{r4, r5, r6, sl, fp, pc}
   1902c:	movw	r0, #9564	; 0x255c
   19030:	cmp	r6, #0
   19034:	mov	r1, #0
   19038:	mov	r2, #10
   1903c:	mov	r4, #0
   19040:	movt	r0, #2
   19044:	movne	r0, r6
   19048:	bl	11538 <strtol@plt>
   1904c:	movw	r5, #15168	; 0x3b40
   19050:	movt	r5, #3
   19054:	str	r0, [r5]
   19058:	ldr	r0, [r5]
   1905c:	subs	r0, r0, #1
   19060:	str	r0, [r5]
   19064:	blt	190c8 <argp_parse@@Base+0xdac>
   19068:	mov	r0, #1
   1906c:	bl	115bc <sleep@plt>
   19070:	ldr	r0, [r5]
   19074:	sub	r1, r0, #1
   19078:	cmp	r0, #0
   1907c:	str	r1, [r5]
   19080:	bgt	19068 <argp_parse@@Base+0xd4c>
   19084:	b	190c8 <argp_parse@@Base+0xdac>
   19088:	movw	r0, #15052	; 0x3acc
   1908c:	movt	r0, #3
   19090:	str	r6, [r0]
   19094:	mov	r0, r6
   19098:	bl	19574 <argp_parse@@Base+0x1258>
   1909c:	movw	r1, #15048	; 0x3ac8
   190a0:	str	r0, [r5, #40]	; 0x28
   190a4:	mov	r4, #0
   190a8:	movt	r1, #3
   190ac:	str	r0, [r1]
   190b0:	ldr	r0, [r5, #16]
   190b4:	and	r0, r0, #3
   190b8:	cmp	r0, #1
   190bc:	bne	190c8 <argp_parse@@Base+0xdac>
   190c0:	ldr	r0, [r5, #8]
   190c4:	str	r6, [r0]
   190c8:	mov	r0, r4
   190cc:	pop	{r4, r5, r6, sl, fp, pc}
   190d0:	push	{r4, sl, fp, lr}
   190d4:	add	fp, sp, #8
   190d8:	mov	r1, r0
   190dc:	mov	r0, #7
   190e0:	cmp	r1, #86	; 0x56
   190e4:	popne	{r4, sl, fp, pc}
   190e8:	movw	r0, #15172	; 0x3b44
   190ec:	mov	r4, r2
   190f0:	movt	r0, #3
   190f4:	ldr	r2, [r0]
   190f8:	cmp	r2, #0
   190fc:	beq	19110 <argp_parse@@Base+0xdf4>
   19100:	ldr	r0, [r4, #48]	; 0x30
   19104:	mov	r1, r4
   19108:	blx	r2
   1910c:	b	19150 <argp_parse@@Base+0xe34>
   19110:	movw	r0, #15280	; 0x3bb0
   19114:	movt	r0, #3
   19118:	ldr	r2, [r0]
   1911c:	cmp	r2, #0
   19120:	beq	19138 <argp_parse@@Base+0xe1c>
   19124:	ldr	r0, [r4, #48]	; 0x30
   19128:	movw	r1, #9798	; 0x2646
   1912c:	movt	r1, #2
   19130:	bl	116dc <fprintf@plt>
   19134:	b	19150 <argp_parse@@Base+0xe34>
   19138:	movw	r1, #65041	; 0xfe11
   1913c:	movw	r2, #9591	; 0x2577
   19140:	mov	r0, r4
   19144:	movt	r1, #1
   19148:	movt	r2, #2
   1914c:	bl	1c10c <argp_error@@Base>
   19150:	ldrb	r1, [r4, #16]
   19154:	mov	r0, #0
   19158:	tst	r1, #32
   1915c:	beq	19164 <argp_parse@@Base+0xe48>
   19160:	pop	{r4, sl, fp, pc}
   19164:	mov	r0, #0
   19168:	bl	116ac <exit@plt>
   1916c:	push	{r4, r5, fp, lr}
   19170:	add	fp, sp, #8
   19174:	ldr	r2, [r0]
   19178:	ldr	ip, [r0, #16]
   1917c:	mov	r4, r1
   19180:	cmp	r2, #0
   19184:	beq	191f0 <argp_parse@@Base+0xed4>
   19188:	ldr	r0, [r4, #8]
   1918c:	mov	r3, #0
   19190:	add	r0, r0, #1
   19194:	str	r0, [r4, #8]
   19198:	mov	r0, #0
   1919c:	b	191a8 <argp_parse@@Base+0xe8c>
   191a0:	add	r3, r3, #3
   191a4:	add	r0, r0, #1
   191a8:	add	r5, r2, r3, lsl #3
   191ac:	ldr	r1, [r5, #4]
   191b0:	cmp	r1, #0
   191b4:	bne	191a0 <argp_parse@@Base+0xe84>
   191b8:	ldr	r1, [r2, r3, lsl #3]
   191bc:	cmp	r1, #0
   191c0:	bne	191a0 <argp_parse@@Base+0xe84>
   191c4:	ldr	r1, [r5, #16]
   191c8:	cmp	r1, #0
   191cc:	bne	191a0 <argp_parse@@Base+0xe84>
   191d0:	ldr	r1, [r5, #20]
   191d4:	cmp	r1, #0
   191d8:	bne	191a0 <argp_parse@@Base+0xe84>
   191dc:	ldr	r1, [r4]
   191e0:	mov	r2, r4
   191e4:	add	r1, r1, r3
   191e8:	str	r1, [r2], #4
   191ec:	b	19204 <argp_parse@@Base+0xee8>
   191f0:	ldr	r0, [r0, #4]
   191f4:	cmp	r0, #0
   191f8:	beq	19210 <argp_parse@@Base+0xef4>
   191fc:	add	r2, r4, #8
   19200:	mov	r0, #1
   19204:	ldr	r1, [r2]
   19208:	add	r0, r1, r0
   1920c:	str	r0, [r2]
   19210:	cmp	ip, #0
   19214:	beq	19248 <argp_parse@@Base+0xf2c>
   19218:	ldr	r0, [ip]
   1921c:	cmp	r0, #0
   19220:	popeq	{r4, r5, fp, pc}
   19224:	add	r5, ip, #16
   19228:	mov	r1, r4
   1922c:	bl	1916c <argp_parse@@Base+0xe50>
   19230:	ldr	r0, [r4, #12]
   19234:	add	r0, r0, #1
   19238:	str	r0, [r4, #12]
   1923c:	ldr	r0, [r5], #16
   19240:	cmp	r0, #0
   19244:	bne	19228 <argp_parse@@Base+0xf0c>
   19248:	pop	{r4, r5, fp, pc}
   1924c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19250:	add	fp, sp, #28
   19254:	sub	sp, sp, #28
   19258:	ldr	sl, [r0]
   1925c:	ldr	r5, [r0, #16]
   19260:	ldr	r6, [fp, #8]
   19264:	mov	r7, r3
   19268:	cmp	sl, #0
   1926c:	beq	1943c <argp_parse@@Base+0x1120>
   19270:	str	r0, [sp, #8]
   19274:	add	r0, sp, #16
   19278:	mov	r8, sl
   1927c:	str	r2, [sp, #12]
   19280:	stm	r0, {r1, r5, r7}
   19284:	b	192f8 <argp_parse@@Base+0xfdc>
   19288:	ldr	r0, [r6, #8]
   1928c:	str	r5, [r0]
   19290:	ldr	r1, [sl, #8]
   19294:	cmp	r1, #0
   19298:	beq	1941c <argp_parse@@Base+0x1100>
   1929c:	ldrb	r1, [sl, #12]
   192a0:	tst	r1, #1
   192a4:	mov	r1, #2
   192a8:	movweq	r1, #1
   192ac:	mov	r5, #0
   192b0:	stmib	r0, {r1, r5}
   192b4:	ldr	r1, [r8, #4]
   192b8:	ldr	r2, [r7, #48]	; 0x30
   192bc:	ldr	r3, [sp, #24]
   192c0:	cmp	r1, #0
   192c4:	sub	r2, r3, r2
   192c8:	mov	r3, #956301312	; 0x39000000
   192cc:	ldreq	r1, [sl, #4]
   192d0:	lsr	r2, r2, #2
   192d4:	mul	r2, r2, r3
   192d8:	bic	r1, r1, #-16777216	; 0xff000000
   192dc:	orr	r1, r2, r1
   192e0:	add	r1, r1, #16777216	; 0x1000000
   192e4:	str	r1, [r0, #12]
   192e8:	add	r1, r0, #16
   192ec:	str	r1, [r6, #8]
   192f0:	str	r5, [r0, #16]
   192f4:	add	r8, r8, #24
   192f8:	ldr	r5, [r8, #4]
   192fc:	cmp	r5, #0
   19300:	bne	19328 <argp_parse@@Base+0x100c>
   19304:	ldr	r0, [r8]
   19308:	cmp	r0, #0
   1930c:	bne	19328 <argp_parse@@Base+0x100c>
   19310:	ldr	r0, [r8, #16]
   19314:	cmp	r0, #0
   19318:	bne	19328 <argp_parse@@Base+0x100c>
   1931c:	ldr	r0, [r8, #20]
   19320:	cmp	r0, #0
   19324:	beq	19424 <argp_parse@@Base+0x1108>
   19328:	ldr	r0, [r8, #12]
   1932c:	tst	r0, #4
   19330:	moveq	sl, r8
   19334:	ldrb	r1, [sl, #12]
   19338:	tst	r1, #8
   1933c:	bne	192f4 <argp_parse@@Base+0xfd8>
   19340:	sub	r1, r5, #1
   19344:	cmp	r1, #254	; 0xfe
   19348:	bhi	193c8 <argp_parse@@Base+0x10ac>
   1934c:	ands	r0, r0, #8
   19350:	bne	193c8 <argp_parse@@Base+0x10ac>
   19354:	bl	116a0 <__ctype_b_loc@plt>
   19358:	ldr	r0, [r0]
   1935c:	add	r0, r0, r5, lsl #1
   19360:	ldrb	r0, [r0, #1]
   19364:	tst	r0, #64	; 0x40
   19368:	beq	193c8 <argp_parse@@Base+0x10ac>
   1936c:	ldr	r0, [r6, #4]
   19370:	add	r1, r0, #1
   19374:	str	r1, [r6, #4]
   19378:	strb	r5, [r0]
   1937c:	ldr	r0, [sl, #8]
   19380:	cmp	r0, #0
   19384:	beq	193bc <argp_parse@@Base+0x10a0>
   19388:	ldr	r0, [r6, #4]
   1938c:	add	r1, r0, #1
   19390:	str	r1, [r6, #4]
   19394:	mov	r1, #58	; 0x3a
   19398:	strb	r1, [r0]
   1939c:	ldrb	r0, [sl, #12]
   193a0:	tst	r0, #1
   193a4:	beq	193bc <argp_parse@@Base+0x10a0>
   193a8:	ldr	r0, [r6, #4]
   193ac:	add	r1, r0, #1
   193b0:	str	r1, [r6, #4]
   193b4:	mov	r1, #58	; 0x3a
   193b8:	strb	r1, [r0]
   193bc:	ldr	r0, [r6, #4]
   193c0:	mov	r1, #0
   193c4:	strb	r1, [r0]
   193c8:	ldr	r5, [r8]
   193cc:	cmp	r5, #0
   193d0:	beq	192f4 <argp_parse@@Base+0xfd8>
   193d4:	ldr	r7, [r6]
   193d8:	ldr	r9, [r7, #8]
   193dc:	ldr	r0, [r9]
   193e0:	cmp	r0, #0
   193e4:	beq	19288 <argp_parse@@Base+0xf6c>
   193e8:	mov	r4, r9
   193ec:	mov	r1, r5
   193f0:	bl	1152c <strcmp@plt>
   193f4:	cmp	r0, #0
   193f8:	beq	1940c <argp_parse@@Base+0x10f0>
   193fc:	ldr	r0, [r4, #16]!
   19400:	cmp	r0, #0
   19404:	bne	193ec <argp_parse@@Base+0x10d0>
   19408:	b	19288 <argp_parse@@Base+0xf6c>
   1940c:	sub	r0, r4, r9
   19410:	cmn	r0, #1
   19414:	bgt	192f4 <argp_parse@@Base+0xfd8>
   19418:	b	19288 <argp_parse@@Base+0xf6c>
   1941c:	mov	r1, #0
   19420:	b	192ac <argp_parse@@Base+0xf90>
   19424:	ldr	r0, [sp, #8]
   19428:	add	r7, sp, #16
   1942c:	ldr	r2, [sp, #12]
   19430:	ldm	r7, {r1, r5, r7}
   19434:	ldr	r3, [r0, #4]
   19438:	b	19448 <argp_parse@@Base+0x112c>
   1943c:	ldr	r3, [r0, #4]
   19440:	cmp	r3, #0
   19444:	beq	194ec <argp_parse@@Base+0x11d0>
   19448:	str	r0, [r7, #4]
   1944c:	str	r3, [r7]
   19450:	mov	r0, #0
   19454:	cmp	r5, #0
   19458:	add	ip, r7, #12
   1945c:	ldr	r3, [r6, #4]
   19460:	str	r0, [r7, #32]
   19464:	str	r0, [r7, #24]
   19468:	stm	ip, {r0, r1, r2}
   1946c:	str	r0, [r7, #28]
   19470:	str	r3, [r7, #8]
   19474:	beq	1949c <argp_parse@@Base+0x1180>
   19478:	ldr	r1, [r5, r0, lsl #2]
   1947c:	add	r0, r0, #4
   19480:	cmp	r1, #0
   19484:	bne	19478 <argp_parse@@Base+0x115c>
   19488:	ldr	r1, [r6, #12]
   1948c:	add	r0, r1, r0
   19490:	str	r1, [r7, #28]
   19494:	sub	r0, r0, #4
   19498:	str	r0, [r6, #12]
   1949c:	add	r3, r7, #36	; 0x24
   194a0:	cmp	r5, #0
   194a4:	beq	194e0 <argp_parse@@Base+0x11c4>
   194a8:	ldr	r0, [r5]
   194ac:	cmp	r0, #0
   194b0:	beq	194e0 <argp_parse@@Base+0x11c4>
   194b4:	add	r4, r5, #16
   194b8:	mov	r5, #0
   194bc:	mov	r1, r7
   194c0:	mov	r2, r5
   194c4:	str	r6, [sp]
   194c8:	bl	1924c <argp_parse@@Base+0xf30>
   194cc:	mov	r3, r0
   194d0:	ldr	r0, [r4, r5, lsl #4]
   194d4:	add	r5, r5, #1
   194d8:	cmp	r0, #0
   194dc:	bne	194bc <argp_parse@@Base+0x11a0>
   194e0:	mov	r0, r3
   194e4:	sub	sp, fp, #28
   194e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   194ec:	mov	r3, r7
   194f0:	mov	r7, #0
   194f4:	cmp	r5, #0
   194f8:	bne	194a8 <argp_parse@@Base+0x118c>
   194fc:	b	194e0 <argp_parse@@Base+0x11c4>
   19500:	movw	r2, #15176	; 0x3b48
   19504:	movt	r2, #3
   19508:	str	r0, [r2]
   1950c:	movw	r0, #15172	; 0x3b44
   19510:	movw	r2, #38192	; 0x9530
   19514:	movt	r0, #3
   19518:	movt	r2, #1
   1951c:	str	r2, [r0]
   19520:	movw	r0, #15180	; 0x3b4c
   19524:	movt	r0, #3
   19528:	str	r1, [r0]
   1952c:	bx	lr
   19530:	push	{fp, lr}
   19534:	mov	fp, sp
   19538:	sub	sp, sp, #8
   1953c:	movw	r2, #15180	; 0x3b4c
   19540:	movw	r1, #15176	; 0x3b48
   19544:	movw	r3, #9688	; 0x25d8
   19548:	movt	r2, #3
   1954c:	movt	r1, #3
   19550:	movt	r3, #2
   19554:	ldr	r2, [r2]
   19558:	ldr	r1, [r1]
   1955c:	str	r2, [sp]
   19560:	movw	r2, #9674	; 0x25ca
   19564:	movt	r2, #2
   19568:	bl	1a188 <_obstack_memory_used@@Base+0x6e4>
   1956c:	mov	sp, fp
   19570:	pop	{fp, pc}
   19574:	sub	r0, r0, #1
   19578:	ldrb	r3, [r0, #1]!
   1957c:	cmp	r3, #47	; 0x2f
   19580:	beq	19578 <argp_parse@@Base+0x125c>
   19584:	mov	r2, #0
   19588:	mov	r1, r0
   1958c:	b	19598 <argp_parse@@Base+0x127c>
   19590:	ldrb	r3, [r1, #1]!
   19594:	mov	r2, #1
   19598:	uxtb	r3, r3
   1959c:	cmp	r3, #47	; 0x2f
   195a0:	beq	19590 <argp_parse@@Base+0x1274>
   195a4:	cmp	r3, #0
   195a8:	bxeq	lr
   195ac:	tst	r2, #1
   195b0:	mov	r2, #0
   195b4:	movne	r0, r1
   195b8:	ldrb	r3, [r1, #1]!
   195bc:	b	19598 <argp_parse@@Base+0x127c>
   195c0:	push	{r4, sl, fp, lr}
   195c4:	add	fp, sp, #8
   195c8:	mov	r4, r0
   195cc:	bl	116c4 <strlen@plt>
   195d0:	mov	r1, r0
   195d4:	sub	r2, r4, #1
   195d8:	mov	r0, r1
   195dc:	cmp	r1, #2
   195e0:	bcc	195f4 <argp_parse@@Base+0x12d8>
   195e4:	ldrb	r3, [r2, r0]
   195e8:	sub	r1, r0, #1
   195ec:	cmp	r3, #47	; 0x2f
   195f0:	beq	195d8 <argp_parse@@Base+0x12bc>
   195f4:	pop	{r4, sl, fp, pc}
   195f8:	push	{r4, r5, r6, sl, fp, lr}
   195fc:	add	fp, sp, #16
   19600:	mov	r4, r0
   19604:	bl	116e8 <__errno_location@plt>
   19608:	ldr	r6, [r0]
   1960c:	mov	r5, r0
   19610:	mov	r0, r4
   19614:	bl	11568 <free@plt>
   19618:	str	r6, [r5]
   1961c:	pop	{r4, r5, r6, sl, fp, pc}
   19620:	push	{fp, lr}
   19624:	mov	fp, sp
   19628:	sub	sp, sp, #16
   1962c:	mov	ip, #0
   19630:	str	ip, [sp, #8]
   19634:	str	ip, [sp, #4]
   19638:	ldr	ip, [fp, #8]
   1963c:	str	ip, [sp]
   19640:	bl	1f3b4 <argp_failure@@Base+0x3164>
   19644:	mov	sp, fp
   19648:	pop	{fp, pc}
   1964c:	push	{fp, lr}
   19650:	mov	fp, sp
   19654:	sub	sp, sp, #16
   19658:	mov	ip, #0
   1965c:	str	ip, [sp, #12]
   19660:	str	ip, [sp, #4]
   19664:	ldr	ip, [fp, #12]
   19668:	str	ip, [sp, #8]
   1966c:	ldr	ip, [fp, #8]
   19670:	str	ip, [sp]
   19674:	bl	1e118 <argp_failure@@Base+0x1ec8>
   19678:	mov	sp, fp
   1967c:	pop	{fp, pc}
   19680:	push	{fp, lr}
   19684:	mov	fp, sp
   19688:	sub	sp, sp, #16
   1968c:	mov	ip, #0
   19690:	str	ip, [sp, #8]
   19694:	mov	ip, #1
   19698:	str	ip, [sp, #4]
   1969c:	ldr	ip, [fp, #8]
   196a0:	str	ip, [sp]
   196a4:	bl	1f3b4 <argp_failure@@Base+0x3164>
   196a8:	mov	sp, fp
   196ac:	pop	{fp, pc}
   196b0:	push	{fp, lr}
   196b4:	mov	fp, sp
   196b8:	sub	sp, sp, #16
   196bc:	mov	ip, #0
   196c0:	str	ip, [sp, #12]
   196c4:	mov	ip, #1
   196c8:	str	ip, [sp, #4]
   196cc:	ldr	ip, [fp, #12]
   196d0:	str	ip, [sp, #8]
   196d4:	ldr	ip, [fp, #8]
   196d8:	str	ip, [sp]
   196dc:	bl	1e118 <argp_failure@@Base+0x1ec8>
   196e0:	mov	sp, fp
   196e4:	pop	{fp, pc}
   196e8:	sub	sp, sp, #8
   196ec:	push	{fp, lr}
   196f0:	mov	fp, sp
   196f4:	sub	sp, sp, #8
   196f8:	str	r3, [fp, #12]
   196fc:	add	r3, fp, #8
   19700:	str	r2, [fp, #8]
   19704:	orr	r3, r3, #4
   19708:	str	r3, [sp, #4]
   1970c:	bl	11610 <ioctl@plt>
   19710:	mov	sp, fp
   19714:	pop	{fp, lr}
   19718:	add	sp, sp, #8
   1971c:	bx	lr

00019720 <_obstack_begin@@Base>:
   19720:	push	{r4, r5, r6, sl, fp, lr}
   19724:	add	fp, sp, #16
   19728:	cmp	r1, #0
   1972c:	mov	r4, r0
   19730:	str	r3, [r0, #28]
   19734:	mov	r5, r2
   19738:	movweq	r1, #4072	; 0xfe8
   1973c:	cmp	r2, #0
   19740:	str	r1, [r0]
   19744:	ldr	r0, [fp, #8]
   19748:	movweq	r5, #8
   1974c:	sub	r6, r5, #1
   19750:	str	r0, [r4, #32]
   19754:	str	r6, [r4, #24]
   19758:	ldrb	r0, [r4, #40]	; 0x28
   1975c:	and	r0, r0, #254	; 0xfe
   19760:	strb	r0, [r4, #40]	; 0x28
   19764:	mov	r0, r1
   19768:	blx	r3
   1976c:	cmp	r0, #0
   19770:	str	r0, [r4, #4]
   19774:	addne	r1, r0, r6
   19778:	rsbne	r2, r5, #0
   1977c:	addne	r1, r1, #8
   19780:	andne	r1, r1, r2
   19784:	strne	r1, [r4, #12]
   19788:	strne	r1, [r4, #8]
   1978c:	ldrne	r1, [r4]
   19790:	addne	r1, r0, r1
   19794:	strne	r1, [r0]
   19798:	strne	r1, [r4, #16]
   1979c:	movne	r1, #0
   197a0:	strne	r1, [r0, #4]
   197a4:	ldrbne	r0, [r4, #40]	; 0x28
   197a8:	andne	r0, r0, #249	; 0xf9
   197ac:	strbne	r0, [r4, #40]	; 0x28
   197b0:	movne	r0, #1
   197b4:	popne	{r4, r5, r6, sl, fp, pc}
   197b8:	movw	r0, #14980	; 0x3a84
   197bc:	movt	r0, #3
   197c0:	ldr	r0, [r0]
   197c4:	blx	r0

000197c8 <_obstack_begin_1@@Base>:
   197c8:	push	{r4, r5, r6, sl, fp, lr}
   197cc:	add	fp, sp, #16
   197d0:	cmp	r1, #0
   197d4:	mov	r5, r2
   197d8:	mov	r4, r0
   197dc:	str	r3, [r0, #28]
   197e0:	ldr	r2, [fp, #8]
   197e4:	movweq	r1, #4072	; 0xfe8
   197e8:	cmp	r5, #0
   197ec:	str	r1, [r0]
   197f0:	ldr	r0, [fp, #12]
   197f4:	movweq	r5, #8
   197f8:	sub	r6, r5, #1
   197fc:	str	r0, [r4, #36]	; 0x24
   19800:	str	r2, [r4, #32]
   19804:	str	r6, [r4, #24]
   19808:	ldrb	r2, [r4, #40]	; 0x28
   1980c:	orr	r2, r2, #1
   19810:	strb	r2, [r4, #40]	; 0x28
   19814:	blx	r3
   19818:	cmp	r0, #0
   1981c:	str	r0, [r4, #4]
   19820:	addne	r1, r0, r6
   19824:	rsbne	r2, r5, #0
   19828:	addne	r1, r1, #8
   1982c:	andne	r1, r1, r2
   19830:	strne	r1, [r4, #12]
   19834:	strne	r1, [r4, #8]
   19838:	ldrne	r1, [r4]
   1983c:	addne	r1, r0, r1
   19840:	strne	r1, [r0]
   19844:	strne	r1, [r4, #16]
   19848:	movne	r1, #0
   1984c:	strne	r1, [r0, #4]
   19850:	ldrbne	r0, [r4, #40]	; 0x28
   19854:	andne	r0, r0, #249	; 0xf9
   19858:	strbne	r0, [r4, #40]	; 0x28
   1985c:	movne	r0, #1
   19860:	popne	{r4, r5, r6, sl, fp, pc}
   19864:	movw	r0, #14980	; 0x3a84
   19868:	movt	r0, #3
   1986c:	ldr	r0, [r0]
   19870:	blx	r0

00019874 <_obstack_newchunk@@Base>:
   19874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19878:	add	fp, sp, #28
   1987c:	sub	sp, sp, #4
   19880:	mov	r4, r0
   19884:	ldr	r2, [r0]
   19888:	ldr	r0, [r0, #8]
   1988c:	ldr	r3, [r4, #12]
   19890:	sub	r9, r3, r0
   19894:	ldr	r0, [r4, #24]
   19898:	mov	r3, #0
   1989c:	add	r1, r9, r1
   198a0:	adds	r6, r1, r0
   198a4:	adc	r0, r3, #0
   198a8:	mov	r3, #100	; 0x64
   198ac:	add	r3, r3, r9, lsr #3
   198b0:	adds	r7, r3, r6
   198b4:	movcs	r7, r6
   198b8:	cmp	r7, r2
   198bc:	movcc	r7, r2
   198c0:	cmp	r1, r9
   198c4:	bcc	199bc <_obstack_newchunk@@Base+0x148>
   198c8:	cmp	r0, #0
   198cc:	bne	199bc <_obstack_newchunk@@Base+0x148>
   198d0:	ldrb	r0, [r4, #40]	; 0x28
   198d4:	ldr	r8, [r4, #4]
   198d8:	tst	r0, #1
   198dc:	bne	198f0 <_obstack_newchunk@@Base+0x7c>
   198e0:	ldr	r1, [r4, #28]
   198e4:	mov	r0, r7
   198e8:	blx	r1
   198ec:	b	19900 <_obstack_newchunk@@Base+0x8c>
   198f0:	ldr	r2, [r4, #28]
   198f4:	ldr	r0, [r4, #36]	; 0x24
   198f8:	mov	r1, r7
   198fc:	blx	r2
   19900:	mov	r6, r0
   19904:	cmp	r0, #0
   19908:	beq	199bc <_obstack_newchunk@@Base+0x148>
   1990c:	add	r0, r6, r7
   19910:	str	r6, [r4, #4]
   19914:	str	r8, [r6, #4]
   19918:	mov	r2, r9
   1991c:	str	r0, [r4, #16]
   19920:	str	r0, [r6]
   19924:	ldr	r5, [r4, #24]
   19928:	ldr	sl, [r4, #8]
   1992c:	add	r0, r6, r5
   19930:	mov	r1, sl
   19934:	add	r0, r0, #8
   19938:	bic	r7, r0, r5
   1993c:	mov	r0, r7
   19940:	bl	11598 <memcpy@plt>
   19944:	ldrb	r0, [r4, #40]	; 0x28
   19948:	tst	r0, #2
   1994c:	bne	1999c <_obstack_newchunk@@Base+0x128>
   19950:	add	r1, r8, r5
   19954:	mvn	r0, r5
   19958:	add	r1, r1, #8
   1995c:	and	r0, r1, r0
   19960:	cmp	sl, r0
   19964:	bne	1999c <_obstack_newchunk@@Base+0x128>
   19968:	ldr	r0, [r8, #4]
   1996c:	str	r0, [r6, #4]
   19970:	ldrb	r0, [r4, #40]	; 0x28
   19974:	tst	r0, #1
   19978:	bne	1998c <_obstack_newchunk@@Base+0x118>
   1997c:	ldr	r1, [r4, #32]
   19980:	mov	r0, r8
   19984:	blx	r1
   19988:	b	1999c <_obstack_newchunk@@Base+0x128>
   1998c:	ldr	r2, [r4, #32]
   19990:	ldr	r0, [r4, #36]	; 0x24
   19994:	mov	r1, r8
   19998:	blx	r2
   1999c:	add	r0, r7, r9
   199a0:	str	r7, [r4, #8]
   199a4:	str	r0, [r4, #12]
   199a8:	ldrb	r0, [r4, #40]	; 0x28
   199ac:	and	r0, r0, #253	; 0xfd
   199b0:	strb	r0, [r4, #40]	; 0x28
   199b4:	sub	sp, fp, #28
   199b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   199bc:	movw	r0, #14980	; 0x3a84
   199c0:	movt	r0, #3
   199c4:	ldr	r0, [r0]
   199c8:	blx	r0

000199cc <_obstack_allocated_p@@Base>:
   199cc:	ldr	r2, [r0, #4]
   199d0:	mov	r0, #0
   199d4:	b	199dc <_obstack_allocated_p@@Base+0x10>
   199d8:	ldr	r2, [r2, #4]
   199dc:	cmp	r2, #0
   199e0:	bxeq	lr
   199e4:	cmp	r2, r1
   199e8:	bcs	199d8 <_obstack_allocated_p@@Base+0xc>
   199ec:	ldr	r3, [r2]
   199f0:	cmp	r3, r1
   199f4:	bcc	199d8 <_obstack_allocated_p@@Base+0xc>
   199f8:	mov	r0, #1
   199fc:	bx	lr

00019a00 <_obstack_free@@Base>:
   19a00:	push	{r4, r5, r6, sl, fp, lr}
   19a04:	add	fp, sp, #16
   19a08:	mov	r5, r1
   19a0c:	ldr	r1, [r0, #4]
   19a10:	cmp	r1, #0
   19a14:	beq	19a80 <_obstack_free@@Base+0x80>
   19a18:	mov	r4, r0
   19a1c:	cmp	r1, r5
   19a20:	bcs	19a60 <_obstack_free@@Base+0x60>
   19a24:	b	19a54 <_obstack_free@@Base+0x54>
   19a28:	ldr	r2, [r4, #32]
   19a2c:	mov	r0, r1
   19a30:	blx	r2
   19a34:	ldrb	r0, [r4, #40]	; 0x28
   19a38:	cmp	r6, #0
   19a3c:	mov	r1, r6
   19a40:	orr	r0, r0, #2
   19a44:	strb	r0, [r4, #40]	; 0x28
   19a48:	beq	19a80 <_obstack_free@@Base+0x80>
   19a4c:	cmp	r1, r5
   19a50:	bcs	19a60 <_obstack_free@@Base+0x60>
   19a54:	ldr	r0, [r1]
   19a58:	cmp	r0, r5
   19a5c:	bcs	19a8c <_obstack_free@@Base+0x8c>
   19a60:	ldrb	r0, [r4, #40]	; 0x28
   19a64:	ldr	r6, [r1, #4]
   19a68:	tst	r0, #1
   19a6c:	beq	19a28 <_obstack_free@@Base+0x28>
   19a70:	ldr	r2, [r4, #32]
   19a74:	ldr	r0, [r4, #36]	; 0x24
   19a78:	blx	r2
   19a7c:	b	19a34 <_obstack_free@@Base+0x34>
   19a80:	cmp	r5, #0
   19a84:	popeq	{r4, r5, r6, sl, fp, pc}
   19a88:	bl	1182c <abort@plt>
   19a8c:	str	r5, [r4, #8]
   19a90:	str	r5, [r4, #12]
   19a94:	ldr	r0, [r1]
   19a98:	str	r1, [r4, #4]
   19a9c:	str	r0, [r4, #16]
   19aa0:	pop	{r4, r5, r6, sl, fp, pc}

00019aa4 <_obstack_memory_used@@Base>:
   19aa4:	ldr	r1, [r0, #4]
   19aa8:	mov	r0, #0
   19aac:	b	19ac0 <_obstack_memory_used@@Base+0x1c>
   19ab0:	ldr	r2, [r1]
   19ab4:	sub	r0, r0, r1
   19ab8:	ldr	r1, [r1, #4]
   19abc:	add	r0, r0, r2
   19ac0:	cmp	r1, #0
   19ac4:	bxeq	lr
   19ac8:	b	19ab0 <_obstack_memory_used@@Base+0xc>
   19acc:	push	{fp, lr}
   19ad0:	mov	fp, sp
   19ad4:	movw	r0, #15056	; 0x3ad0
   19ad8:	movw	r1, #9798	; 0x2646
   19adc:	movw	r2, #9701	; 0x25e5
   19ae0:	movt	r0, #3
   19ae4:	movt	r1, #2
   19ae8:	movt	r2, #2
   19aec:	ldr	r0, [r0]
   19af0:	bl	116dc <fprintf@plt>
   19af4:	movw	r0, #15024	; 0x3ab0
   19af8:	movt	r0, #3
   19afc:	ldr	r0, [r0]
   19b00:	bl	116ac <exit@plt>
   19b04:	push	{r4, r5, fp, lr}
   19b08:	add	fp, sp, #8
   19b0c:	cmp	r0, #0
   19b10:	beq	19ba4 <_obstack_memory_used@@Base+0x100>
   19b14:	mov	r1, #47	; 0x2f
   19b18:	mov	r4, r0
   19b1c:	bl	11778 <strrchr@plt>
   19b20:	cmp	r0, #0
   19b24:	mov	r5, r4
   19b28:	addne	r5, r0, #1
   19b2c:	sub	r0, r5, r4
   19b30:	cmp	r0, #7
   19b34:	blt	19b88 <_obstack_memory_used@@Base+0xe4>
   19b38:	movw	r1, #9774	; 0x262e
   19b3c:	sub	r0, r5, #7
   19b40:	mov	r2, #7
   19b44:	movt	r1, #2
   19b48:	bl	11820 <strncmp@plt>
   19b4c:	cmp	r0, #0
   19b50:	bne	19b88 <_obstack_memory_used@@Base+0xe4>
   19b54:	movw	r1, #9782	; 0x2636
   19b58:	mov	r0, r5
   19b5c:	mov	r2, #3
   19b60:	movt	r1, #2
   19b64:	bl	11820 <strncmp@plt>
   19b68:	cmp	r0, #0
   19b6c:	beq	19b78 <_obstack_memory_used@@Base+0xd4>
   19b70:	mov	r4, r5
   19b74:	b	19b88 <_obstack_memory_used@@Base+0xe4>
   19b78:	movw	r0, #15048	; 0x3ac8
   19b7c:	add	r4, r5, #3
   19b80:	movt	r0, #3
   19b84:	str	r4, [r0]
   19b88:	movw	r0, #15052	; 0x3acc
   19b8c:	movt	r0, #3
   19b90:	str	r4, [r0]
   19b94:	movw	r0, #15184	; 0x3b50
   19b98:	movt	r0, #3
   19b9c:	str	r4, [r0]
   19ba0:	pop	{r4, r5, fp, pc}
   19ba4:	movw	r0, #15056	; 0x3ad0
   19ba8:	mov	r1, #55	; 0x37
   19bac:	mov	r2, #1
   19bb0:	movt	r0, #3
   19bb4:	ldr	r3, [r0]
   19bb8:	movw	r0, #9718	; 0x25f6
   19bbc:	movt	r0, #2
   19bc0:	bl	11604 <fwrite@plt>
   19bc4:	bl	1182c <abort@plt>
   19bc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19bcc:	add	fp, sp, #28
   19bd0:	sub	sp, sp, #116	; 0x74
   19bd4:	mov	r8, r2
   19bd8:	mov	r9, r1
   19bdc:	mov	r4, r0
   19be0:	bl	11730 <fileno@plt>
   19be4:	mov	r1, r0
   19be8:	add	r2, sp, #8
   19bec:	mov	r0, #3
   19bf0:	bl	115f8 <__fxstat64@plt>
   19bf4:	mov	r6, #8192	; 0x2000
   19bf8:	cmp	r0, #0
   19bfc:	bmi	19c64 <_obstack_memory_used@@Base+0x1c0>
   19c00:	ldr	r0, [sp, #24]
   19c04:	and	r0, r0, #61440	; 0xf000
   19c08:	cmp	r0, #32768	; 0x8000
   19c0c:	bne	19c64 <_obstack_memory_used@@Base+0x1c0>
   19c10:	mov	r0, r4
   19c14:	bl	11850 <ftello64@plt>
   19c18:	cmp	r1, #0
   19c1c:	bmi	19c64 <_obstack_memory_used@@Base+0x1c0>
   19c20:	ldr	r2, [sp, #56]	; 0x38
   19c24:	ldr	r3, [sp, #60]	; 0x3c
   19c28:	subs	r7, r0, r2
   19c2c:	sbcs	r7, r1, r3
   19c30:	bge	19c64 <_obstack_memory_used@@Base+0x1c0>
   19c34:	subs	r0, r2, r0
   19c38:	mvn	r2, #-2147483647	; 0x80000001
   19c3c:	sbc	r1, r3, r1
   19c40:	subs	r2, r2, r0
   19c44:	rscs	r1, r1, #0
   19c48:	bge	19c60 <_obstack_memory_used@@Base+0x1bc>
   19c4c:	bl	116e8 <__errno_location@plt>
   19c50:	mov	r1, #12
   19c54:	mov	r7, #0
   19c58:	str	r1, [r0]
   19c5c:	b	19e6c <_obstack_memory_used@@Base+0x3c8>
   19c60:	add	r6, r0, #1
   19c64:	mov	r0, r6
   19c68:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   19c6c:	mov	r7, #0
   19c70:	cmp	r0, #0
   19c74:	beq	19e6c <_obstack_memory_used@@Base+0x3c8>
   19c78:	mov	r1, #1
   19c7c:	mov	r2, r6
   19c80:	mov	r3, r4
   19c84:	mov	r5, r0
   19c88:	str	r8, [sp]
   19c8c:	bl	11628 <fread@plt>
   19c90:	cmp	r0, r6
   19c94:	str	r9, [sp, #4]
   19c98:	bne	19d50 <_obstack_memory_used@@Base+0x2ac>
   19c9c:	and	r8, r9, #2
   19ca0:	mov	r7, r6
   19ca4:	cmn	r7, #-2147483647	; 0x80000001
   19ca8:	bne	19cfc <_obstack_memory_used@@Base+0x258>
   19cac:	b	19db4 <_obstack_memory_used@@Base+0x310>
   19cb0:	mov	r0, r5
   19cb4:	mov	r1, r9
   19cb8:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   19cbc:	mov	sl, r0
   19cc0:	cmp	r0, #0
   19cc4:	beq	19dec <_obstack_memory_used@@Base+0x348>
   19cc8:	sub	r5, r9, r6
   19ccc:	add	r0, sl, r6
   19cd0:	mov	r1, #1
   19cd4:	mov	r3, r4
   19cd8:	mov	r2, r5
   19cdc:	bl	11628 <fread@plt>
   19ce0:	cmp	r0, r5
   19ce4:	add	r6, r0, r6
   19ce8:	mov	r5, sl
   19cec:	mov	r7, r9
   19cf0:	bne	19d5c <_obstack_memory_used@@Base+0x2b8>
   19cf4:	cmn	r7, #-2147483647	; 0x80000001
   19cf8:	beq	19db4 <_obstack_memory_used@@Base+0x310>
   19cfc:	mvn	r0, #-2147483648	; 0x80000000
   19d00:	mvn	r9, #-2147483648	; 0x80000000
   19d04:	eor	r0, r0, r7, lsr #1
   19d08:	cmp	r7, r0
   19d0c:	addcc	r9, r7, r7, lsr #1
   19d10:	cmp	r8, #0
   19d14:	beq	19cb0 <_obstack_memory_used@@Base+0x20c>
   19d18:	mov	r0, r9
   19d1c:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   19d20:	cmp	r0, #0
   19d24:	beq	19e00 <_obstack_memory_used@@Base+0x35c>
   19d28:	mov	r1, r5
   19d2c:	mov	r2, r7
   19d30:	mov	sl, r0
   19d34:	bl	11598 <memcpy@plt>
   19d38:	mov	r0, r5
   19d3c:	mov	r1, r7
   19d40:	bl	117e4 <explicit_bzero@plt>
   19d44:	mov	r0, r5
   19d48:	bl	195f8 <argp_parse@@Base+0x12dc>
   19d4c:	b	19cc8 <_obstack_memory_used@@Base+0x224>
   19d50:	mov	r9, r6
   19d54:	mov	sl, r5
   19d58:	mov	r6, r0
   19d5c:	mov	r0, r4
   19d60:	bl	11580 <ferror@plt>
   19d64:	cmp	r0, #0
   19d68:	beq	19d80 <_obstack_memory_used@@Base+0x2dc>
   19d6c:	ldr	r0, [sp, #4]
   19d70:	and	r8, r0, #2
   19d74:	bl	116e8 <__errno_location@plt>
   19d78:	ldr	r4, [r0]
   19d7c:	b	19dc0 <_obstack_memory_used@@Base+0x31c>
   19d80:	sub	r0, r9, #1
   19d84:	cmp	r6, r0
   19d88:	bcs	19e58 <_obstack_memory_used@@Base+0x3b4>
   19d8c:	ldr	r0, [sp, #4]
   19d90:	add	r1, r6, #1
   19d94:	tst	r0, #2
   19d98:	bne	19e14 <_obstack_memory_used@@Base+0x370>
   19d9c:	mov	r0, sl
   19da0:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   19da4:	cmp	r0, #0
   19da8:	mov	r7, r0
   19dac:	moveq	r7, sl
   19db0:	b	19e5c <_obstack_memory_used@@Base+0x3b8>
   19db4:	mov	r4, #12
   19db8:	mov	sl, r5
   19dbc:	mvn	r9, #-2147483648	; 0x80000000
   19dc0:	cmp	r8, #0
   19dc4:	mov	r7, #0
   19dc8:	beq	19dd8 <_obstack_memory_used@@Base+0x334>
   19dcc:	mov	r0, sl
   19dd0:	mov	r1, r9
   19dd4:	bl	117e4 <explicit_bzero@plt>
   19dd8:	mov	r0, sl
   19ddc:	bl	195f8 <argp_parse@@Base+0x12dc>
   19de0:	bl	116e8 <__errno_location@plt>
   19de4:	str	r4, [r0]
   19de8:	b	19e6c <_obstack_memory_used@@Base+0x3c8>
   19dec:	bl	116e8 <__errno_location@plt>
   19df0:	ldr	r4, [r0]
   19df4:	mov	sl, r5
   19df8:	mov	r7, #0
   19dfc:	b	19dd8 <_obstack_memory_used@@Base+0x334>
   19e00:	bl	116e8 <__errno_location@plt>
   19e04:	ldr	r4, [r0]
   19e08:	mov	sl, r5
   19e0c:	mov	r7, #0
   19e10:	b	19dcc <_obstack_memory_used@@Base+0x328>
   19e14:	mov	r0, r1
   19e18:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   19e1c:	cmp	r0, #0
   19e20:	beq	19e4c <_obstack_memory_used@@Base+0x3a8>
   19e24:	mov	r1, sl
   19e28:	mov	r2, r6
   19e2c:	mov	r7, r0
   19e30:	bl	11598 <memcpy@plt>
   19e34:	mov	r0, sl
   19e38:	mov	r1, r9
   19e3c:	bl	117e4 <explicit_bzero@plt>
   19e40:	mov	r0, sl
   19e44:	bl	195f8 <argp_parse@@Base+0x12dc>
   19e48:	b	19e5c <_obstack_memory_used@@Base+0x3b8>
   19e4c:	add	r0, sl, r6
   19e50:	sub	r1, r9, r6
   19e54:	bl	117e4 <explicit_bzero@plt>
   19e58:	mov	r7, sl
   19e5c:	ldr	r1, [sp]
   19e60:	mov	r0, #0
   19e64:	strb	r0, [r7, r6]
   19e68:	str	r6, [r1]
   19e6c:	mov	r0, r7
   19e70:	sub	sp, fp, #28
   19e74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e78:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19e7c:	add	fp, sp, #24
   19e80:	mov	r5, r2
   19e84:	movw	r2, #7002	; 0x1b5a
   19e88:	mov	r6, r1
   19e8c:	movw	r1, #9786	; 0x263a
   19e90:	movt	r2, #2
   19e94:	tst	r6, #1
   19e98:	movt	r1, #2
   19e9c:	moveq	r1, r2
   19ea0:	bl	117cc <fopen64@plt>
   19ea4:	mov	r4, #0
   19ea8:	cmp	r0, #0
   19eac:	beq	19f18 <_obstack_memory_used@@Base+0x474>
   19eb0:	mov	r7, r0
   19eb4:	ands	r8, r6, #2
   19eb8:	beq	19ed0 <_obstack_memory_used@@Base+0x42c>
   19ebc:	mov	r0, r7
   19ec0:	mov	r1, #0
   19ec4:	mov	r2, #2
   19ec8:	mov	r3, #0
   19ecc:	bl	1170c <setvbuf@plt>
   19ed0:	mov	r0, r7
   19ed4:	mov	r1, r6
   19ed8:	mov	r2, r5
   19edc:	bl	19bc8 <_obstack_memory_used@@Base+0x124>
   19ee0:	mov	r6, r0
   19ee4:	mov	r0, r7
   19ee8:	bl	11748 <fclose@plt>
   19eec:	cmp	r0, #0
   19ef0:	beq	19f20 <_obstack_memory_used@@Base+0x47c>
   19ef4:	cmp	r6, #0
   19ef8:	beq	19f18 <_obstack_memory_used@@Base+0x474>
   19efc:	cmp	r8, #0
   19f00:	beq	19f10 <_obstack_memory_used@@Base+0x46c>
   19f04:	ldr	r1, [r5]
   19f08:	mov	r0, r6
   19f0c:	bl	117e4 <explicit_bzero@plt>
   19f10:	mov	r0, r6
   19f14:	bl	195f8 <argp_parse@@Base+0x12dc>
   19f18:	mov	r0, r4
   19f1c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19f20:	mov	r0, r6
   19f24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19f28:	push	{r4, r5, r6, r7, fp, lr}
   19f2c:	add	fp, sp, #16
   19f30:	sub	sp, sp, #32
   19f34:	ldr	r7, [fp, #12]
   19f38:	ldr	r6, [fp, #8]
   19f3c:	mov	r4, r2
   19f40:	mov	r5, r0
   19f44:	cmp	r1, #0
   19f48:	beq	19f68 <_obstack_memory_used@@Base+0x4c4>
   19f4c:	mov	r2, r1
   19f50:	movw	r1, #9790	; 0x263e
   19f54:	str	r3, [sp]
   19f58:	mov	r0, r5
   19f5c:	mov	r3, r4
   19f60:	movt	r1, #2
   19f64:	b	19f78 <_obstack_memory_used@@Base+0x4d4>
   19f68:	movw	r1, #9802	; 0x264a
   19f6c:	mov	r0, r5
   19f70:	mov	r2, r4
   19f74:	movt	r1, #2
   19f78:	bl	116dc <fprintf@plt>
   19f7c:	movw	r1, #10566	; 0x2946
   19f80:	movw	r2, #9809	; 0x2651
   19f84:	mov	r0, r5
   19f88:	movw	r3, #2022	; 0x7e6
   19f8c:	movt	r1, #2
   19f90:	movt	r2, #2
   19f94:	bl	116dc <fprintf@plt>
   19f98:	mov	r0, #10
   19f9c:	mov	r1, r5
   19fa0:	bl	11790 <fputc@plt>
   19fa4:	movw	r1, #9813	; 0x2655
   19fa8:	movw	r2, #9984	; 0x2700
   19fac:	mov	r0, r5
   19fb0:	movt	r1, #2
   19fb4:	movt	r2, #2
   19fb8:	bl	116dc <fprintf@plt>
   19fbc:	mov	r0, #10
   19fc0:	mov	r1, r5
   19fc4:	bl	11790 <fputc@plt>
   19fc8:	cmp	r7, #9
   19fcc:	bhi	1a008 <_obstack_memory_used@@Base+0x564>
   19fd0:	add	r0, pc, #0
   19fd4:	ldr	pc, [r0, r7, lsl #2]
   19fd8:	andeq	sl, r1, r0
   19fdc:	andeq	sl, r1, ip, lsr r0
   19fe0:	andeq	sl, r1, r8, asr r0
   19fe4:	andeq	sl, r1, r4, ror r0
   19fe8:	andeq	sl, r1, ip, lsl #1
   19fec:	andeq	sl, r1, r8, lsr #1
   19ff0:	andeq	sl, r1, r4, asr #1
   19ff4:	andeq	sl, r1, r8, ror #1
   19ff8:	andeq	sl, r1, r8, asr #2
   19ffc:	andeq	sl, r1, r4, lsl r1
   1a000:	sub	sp, fp, #16
   1a004:	pop	{r4, r5, r6, r7, fp, pc}
   1a008:	add	r7, r6, #8
   1a00c:	add	lr, r6, #20
   1a010:	ldm	r6, {r2, r3}
   1a014:	ldr	r6, [r6, #32]
   1a018:	ldm	r7, {r0, r1, r7}
   1a01c:	ldm	lr, {r4, ip, lr}
   1a020:	stm	sp, {r0, r1, r7}
   1a024:	movw	r1, #10337	; 0x2861
   1a028:	add	r0, sp, #12
   1a02c:	stm	r0, {r4, ip, lr}
   1a030:	str	r6, [sp, #24]
   1a034:	movt	r1, #2
   1a038:	b	1a178 <_obstack_memory_used@@Base+0x6d4>
   1a03c:	ldr	r2, [r6]
   1a040:	movw	r1, #10018	; 0x2722
   1a044:	mov	r0, r5
   1a048:	movt	r1, #2
   1a04c:	sub	sp, fp, #16
   1a050:	pop	{r4, r5, r6, r7, fp, lr}
   1a054:	b	116dc <fprintf@plt>
   1a058:	ldm	r6, {r2, r3}
   1a05c:	movw	r1, #10034	; 0x2732
   1a060:	mov	r0, r5
   1a064:	movt	r1, #2
   1a068:	sub	sp, fp, #16
   1a06c:	pop	{r4, r5, r6, r7, fp, lr}
   1a070:	b	116dc <fprintf@plt>
   1a074:	ldr	r0, [r6, #8]
   1a078:	movw	r1, #10057	; 0x2749
   1a07c:	ldm	r6, {r2, r3}
   1a080:	movt	r1, #2
   1a084:	str	r0, [sp]
   1a088:	b	1a178 <_obstack_memory_used@@Base+0x6d4>
   1a08c:	ldr	r0, [r6, #8]
   1a090:	ldm	r6, {r2, r3}
   1a094:	ldr	r1, [r6, #12]
   1a098:	stm	sp, {r0, r1}
   1a09c:	movw	r1, #10085	; 0x2765
   1a0a0:	movt	r1, #2
   1a0a4:	b	1a178 <_obstack_memory_used@@Base+0x6d4>
   1a0a8:	add	r7, r6, #8
   1a0ac:	ldm	r6, {r2, r3}
   1a0b0:	ldm	r7, {r0, r1, r7}
   1a0b4:	stm	sp, {r0, r1, r7}
   1a0b8:	movw	r1, #10117	; 0x2785
   1a0bc:	movt	r1, #2
   1a0c0:	b	1a178 <_obstack_memory_used@@Base+0x6d4>
   1a0c4:	add	r7, r6, #8
   1a0c8:	ldm	r6, {r2, r3}
   1a0cc:	ldr	r6, [r6, #20]
   1a0d0:	ldm	r7, {r0, r1, r7}
   1a0d4:	stm	sp, {r0, r1, r7}
   1a0d8:	movw	r1, #10153	; 0x27a9
   1a0dc:	str	r6, [sp, #12]
   1a0e0:	movt	r1, #2
   1a0e4:	b	1a178 <_obstack_memory_used@@Base+0x6d4>
   1a0e8:	add	r7, r6, #8
   1a0ec:	ldm	r6, {r2, r3}
   1a0f0:	ldr	r4, [r6, #20]
   1a0f4:	ldr	r6, [r6, #24]
   1a0f8:	ldm	r7, {r0, r1, r7}
   1a0fc:	stm	sp, {r0, r1, r7}
   1a100:	movw	r1, #10193	; 0x27d1
   1a104:	str	r4, [sp, #12]
   1a108:	str	r6, [sp, #16]
   1a10c:	movt	r1, #2
   1a110:	b	1a178 <_obstack_memory_used@@Base+0x6d4>
   1a114:	add	r7, r6, #8
   1a118:	add	lr, r6, #20
   1a11c:	ldm	r6, {r2, r3}
   1a120:	ldr	r6, [r6, #32]
   1a124:	ldm	r7, {r0, r1, r7}
   1a128:	ldm	lr, {r4, ip, lr}
   1a12c:	stm	sp, {r0, r1, r7}
   1a130:	movw	r1, #10285	; 0x282d
   1a134:	add	r0, sp, #12
   1a138:	stm	r0, {r4, ip, lr}
   1a13c:	str	r6, [sp, #24]
   1a140:	movt	r1, #2
   1a144:	b	1a178 <_obstack_memory_used@@Base+0x6d4>
   1a148:	add	r7, r6, #8
   1a14c:	ldm	r6, {r2, r3}
   1a150:	ldr	r4, [r6, #20]
   1a154:	ldr	ip, [r6, #24]
   1a158:	ldr	r6, [r6, #28]
   1a15c:	ldm	r7, {r0, r1, r7}
   1a160:	stm	sp, {r0, r1, r7}
   1a164:	movw	r1, #10237	; 0x27fd
   1a168:	str	r4, [sp, #12]
   1a16c:	str	ip, [sp, #16]
   1a170:	str	r6, [sp, #20]
   1a174:	movt	r1, #2
   1a178:	mov	r0, r5
   1a17c:	bl	116dc <fprintf@plt>
   1a180:	sub	sp, fp, #16
   1a184:	pop	{r4, r5, r6, r7, fp, pc}
   1a188:	push	{r4, sl, fp, lr}
   1a18c:	add	fp, sp, #8
   1a190:	sub	sp, sp, #8
   1a194:	ldr	ip, [fp, #8]
   1a198:	mov	lr, #0
   1a19c:	ldr	r4, [ip, lr, lsl #2]
   1a1a0:	add	lr, lr, #1
   1a1a4:	cmp	r4, #0
   1a1a8:	bne	1a19c <_obstack_memory_used@@Base+0x6f8>
   1a1ac:	sub	r4, lr, #1
   1a1b0:	str	ip, [sp]
   1a1b4:	str	r4, [sp, #4]
   1a1b8:	bl	19f28 <_obstack_memory_used@@Base+0x484>
   1a1bc:	sub	sp, fp, #8
   1a1c0:	pop	{r4, sl, fp, pc}
   1a1c4:	push	{fp, lr}
   1a1c8:	mov	fp, sp
   1a1cc:	sub	sp, sp, #48	; 0x30
   1a1d0:	ldr	ip, [fp, #8]
   1a1d4:	ldr	lr, [ip]
   1a1d8:	cmp	lr, #0
   1a1dc:	str	lr, [sp, #8]
   1a1e0:	beq	1a27c <_obstack_memory_used@@Base+0x7d8>
   1a1e4:	ldr	lr, [ip, #4]
   1a1e8:	cmp	lr, #0
   1a1ec:	str	lr, [sp, #12]
   1a1f0:	beq	1a284 <_obstack_memory_used@@Base+0x7e0>
   1a1f4:	ldr	lr, [ip, #8]
   1a1f8:	cmp	lr, #0
   1a1fc:	str	lr, [sp, #16]
   1a200:	beq	1a28c <_obstack_memory_used@@Base+0x7e8>
   1a204:	ldr	lr, [ip, #12]
   1a208:	cmp	lr, #0
   1a20c:	str	lr, [sp, #20]
   1a210:	beq	1a294 <_obstack_memory_used@@Base+0x7f0>
   1a214:	ldr	lr, [ip, #16]
   1a218:	cmp	lr, #0
   1a21c:	str	lr, [sp, #24]
   1a220:	beq	1a29c <_obstack_memory_used@@Base+0x7f8>
   1a224:	ldr	lr, [ip, #20]
   1a228:	cmp	lr, #0
   1a22c:	str	lr, [sp, #28]
   1a230:	beq	1a2a4 <_obstack_memory_used@@Base+0x800>
   1a234:	ldr	lr, [ip, #24]
   1a238:	cmp	lr, #0
   1a23c:	str	lr, [sp, #32]
   1a240:	beq	1a2ac <_obstack_memory_used@@Base+0x808>
   1a244:	ldr	lr, [ip, #28]
   1a248:	cmp	lr, #0
   1a24c:	str	lr, [sp, #36]	; 0x24
   1a250:	beq	1a2b4 <_obstack_memory_used@@Base+0x810>
   1a254:	ldr	lr, [ip, #32]
   1a258:	cmp	lr, #0
   1a25c:	str	lr, [sp, #40]	; 0x28
   1a260:	beq	1a2bc <_obstack_memory_used@@Base+0x818>
   1a264:	ldr	lr, [ip, #36]	; 0x24
   1a268:	mov	ip, #10
   1a26c:	cmp	lr, #0
   1a270:	str	lr, [sp, #44]	; 0x2c
   1a274:	movweq	ip, #9
   1a278:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a27c:	mov	ip, #0
   1a280:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a284:	mov	ip, #1
   1a288:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a28c:	mov	ip, #2
   1a290:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a294:	mov	ip, #3
   1a298:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a29c:	mov	ip, #4
   1a2a0:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a2a4:	mov	ip, #5
   1a2a8:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a2ac:	mov	ip, #6
   1a2b0:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a2b4:	mov	ip, #7
   1a2b8:	b	1a2c0 <_obstack_memory_used@@Base+0x81c>
   1a2bc:	mov	ip, #8
   1a2c0:	add	lr, sp, #8
   1a2c4:	str	ip, [sp, #4]
   1a2c8:	str	lr, [sp]
   1a2cc:	bl	19f28 <_obstack_memory_used@@Base+0x484>
   1a2d0:	mov	sp, fp
   1a2d4:	pop	{fp, pc}
   1a2d8:	push	{fp, lr}
   1a2dc:	mov	fp, sp
   1a2e0:	sub	sp, sp, #56	; 0x38
   1a2e4:	add	ip, fp, #8
   1a2e8:	str	ip, [sp, #12]
   1a2ec:	ldr	lr, [fp, #8]
   1a2f0:	cmp	lr, #0
   1a2f4:	str	lr, [sp, #16]
   1a2f8:	beq	1a394 <_obstack_memory_used@@Base+0x8f0>
   1a2fc:	ldr	lr, [ip, #4]
   1a300:	cmp	lr, #0
   1a304:	str	lr, [sp, #20]
   1a308:	beq	1a39c <_obstack_memory_used@@Base+0x8f8>
   1a30c:	ldr	lr, [ip, #8]
   1a310:	cmp	lr, #0
   1a314:	str	lr, [sp, #24]
   1a318:	beq	1a3a4 <_obstack_memory_used@@Base+0x900>
   1a31c:	ldr	lr, [ip, #12]
   1a320:	cmp	lr, #0
   1a324:	str	lr, [sp, #28]
   1a328:	beq	1a3ac <_obstack_memory_used@@Base+0x908>
   1a32c:	ldr	lr, [ip, #16]
   1a330:	cmp	lr, #0
   1a334:	str	lr, [sp, #32]
   1a338:	beq	1a3b4 <_obstack_memory_used@@Base+0x910>
   1a33c:	ldr	lr, [ip, #20]
   1a340:	cmp	lr, #0
   1a344:	str	lr, [sp, #36]	; 0x24
   1a348:	beq	1a3bc <_obstack_memory_used@@Base+0x918>
   1a34c:	ldr	lr, [ip, #24]
   1a350:	cmp	lr, #0
   1a354:	str	lr, [sp, #40]	; 0x28
   1a358:	beq	1a3c4 <_obstack_memory_used@@Base+0x920>
   1a35c:	ldr	lr, [ip, #28]
   1a360:	cmp	lr, #0
   1a364:	str	lr, [sp, #44]	; 0x2c
   1a368:	beq	1a3cc <_obstack_memory_used@@Base+0x928>
   1a36c:	ldr	lr, [ip, #32]
   1a370:	cmp	lr, #0
   1a374:	str	lr, [sp, #48]	; 0x30
   1a378:	beq	1a3d4 <_obstack_memory_used@@Base+0x930>
   1a37c:	ldr	lr, [ip, #36]	; 0x24
   1a380:	mov	ip, #10
   1a384:	cmp	lr, #0
   1a388:	str	lr, [sp, #52]	; 0x34
   1a38c:	movweq	ip, #9
   1a390:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a394:	mov	ip, #0
   1a398:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a39c:	mov	ip, #1
   1a3a0:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a3a4:	mov	ip, #2
   1a3a8:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a3ac:	mov	ip, #3
   1a3b0:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a3b4:	mov	ip, #4
   1a3b8:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a3bc:	mov	ip, #5
   1a3c0:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a3c4:	mov	ip, #6
   1a3c8:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a3cc:	mov	ip, #7
   1a3d0:	b	1a3d8 <_obstack_memory_used@@Base+0x934>
   1a3d4:	mov	ip, #8
   1a3d8:	add	lr, sp, #16
   1a3dc:	str	ip, [sp, #4]
   1a3e0:	str	lr, [sp]
   1a3e4:	bl	19f28 <_obstack_memory_used@@Base+0x484>
   1a3e8:	mov	sp, fp
   1a3ec:	pop	{fp, pc}
   1a3f0:	push	{fp, lr}
   1a3f4:	mov	fp, sp
   1a3f8:	movw	r0, #15060	; 0x3ad4
   1a3fc:	movt	r0, #3
   1a400:	ldr	r1, [r0]
   1a404:	mov	r0, #10
   1a408:	bl	11790 <fputc@plt>
   1a40c:	movw	r0, #10397	; 0x289d
   1a410:	movw	r1, #10417	; 0x28b1
   1a414:	movt	r0, #2
   1a418:	movt	r1, #2
   1a41c:	bl	11544 <printf@plt>
   1a420:	movw	r0, #10439	; 0x28c7
   1a424:	movw	r1, #9674	; 0x25ca
   1a428:	movw	r2, #10459	; 0x28db
   1a42c:	movt	r0, #2
   1a430:	movt	r1, #2
   1a434:	movt	r2, #2
   1a438:	bl	11544 <printf@plt>
   1a43c:	movw	r0, #10498	; 0x2902
   1a440:	movw	r1, #10537	; 0x2929
   1a444:	movt	r0, #2
   1a448:	movt	r1, #2
   1a44c:	pop	{fp, lr}
   1a450:	b	11544 <printf@plt>
   1a454:	push	{r4, r5, r6, sl, fp, lr}
   1a458:	add	fp, sp, #16
   1a45c:	mov	r4, r2
   1a460:	mov	r5, r1
   1a464:	mov	r6, r0
   1a468:	bl	1f4b0 <argp_failure@@Base+0x3260>
   1a46c:	cmp	r0, #0
   1a470:	popne	{r4, r5, r6, sl, fp, pc}
   1a474:	cmp	r6, #0
   1a478:	beq	1a48c <_obstack_memory_used@@Base+0x9e8>
   1a47c:	cmp	r5, #0
   1a480:	cmpne	r4, #0
   1a484:	bne	1a48c <_obstack_memory_used@@Base+0x9e8>
   1a488:	pop	{r4, r5, r6, sl, fp, pc}
   1a48c:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a490:	push	{r4, r5, r6, sl, fp, lr}
   1a494:	add	fp, sp, #16
   1a498:	mov	r4, r2
   1a49c:	mov	r5, r1
   1a4a0:	mov	r6, r0
   1a4a4:	bl	1f4b0 <argp_failure@@Base+0x3260>
   1a4a8:	cmp	r0, #0
   1a4ac:	popne	{r4, r5, r6, sl, fp, pc}
   1a4b0:	cmp	r6, #0
   1a4b4:	beq	1a4c8 <_obstack_memory_used@@Base+0xa24>
   1a4b8:	cmp	r5, #0
   1a4bc:	cmpne	r4, #0
   1a4c0:	bne	1a4c8 <_obstack_memory_used@@Base+0xa24>
   1a4c4:	pop	{r4, r5, r6, sl, fp, pc}
   1a4c8:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a4cc:	push	{fp, lr}
   1a4d0:	mov	fp, sp
   1a4d4:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1a4d8:	cmp	r0, #0
   1a4dc:	popne	{fp, pc}
   1a4e0:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a4e4:	push	{fp, lr}
   1a4e8:	mov	fp, sp
   1a4ec:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1a4f0:	cmp	r0, #0
   1a4f4:	popne	{fp, pc}
   1a4f8:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a4fc:	push	{fp, lr}
   1a500:	mov	fp, sp
   1a504:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1a508:	cmp	r0, #0
   1a50c:	popne	{fp, pc}
   1a510:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a514:	push	{r4, r5, fp, lr}
   1a518:	add	fp, sp, #8
   1a51c:	mov	r4, r1
   1a520:	mov	r5, r0
   1a524:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   1a528:	cmp	r0, #0
   1a52c:	popne	{r4, r5, fp, pc}
   1a530:	cmp	r5, #0
   1a534:	beq	1a544 <_obstack_memory_used@@Base+0xaa0>
   1a538:	cmp	r4, #0
   1a53c:	bne	1a544 <_obstack_memory_used@@Base+0xaa0>
   1a540:	pop	{r4, r5, fp, pc}
   1a544:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a548:	push	{fp, lr}
   1a54c:	mov	fp, sp
   1a550:	cmp	r1, #0
   1a554:	orreq	r1, r1, #1
   1a558:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   1a55c:	cmp	r0, #0
   1a560:	popne	{fp, pc}
   1a564:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a568:	push	{fp, lr}
   1a56c:	mov	fp, sp
   1a570:	clz	r3, r2
   1a574:	lsr	ip, r3, #5
   1a578:	clz	r3, r1
   1a57c:	lsr	r3, r3, #5
   1a580:	orrs	r3, r3, ip
   1a584:	movwne	r1, #1
   1a588:	movwne	r2, #1
   1a58c:	bl	1f4b0 <argp_failure@@Base+0x3260>
   1a590:	cmp	r0, #0
   1a594:	popne	{fp, pc}
   1a598:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a59c:	push	{fp, lr}
   1a5a0:	mov	fp, sp
   1a5a4:	mov	r2, r1
   1a5a8:	mov	r1, r0
   1a5ac:	mov	r0, #0
   1a5b0:	bl	1f4b0 <argp_failure@@Base+0x3260>
   1a5b4:	cmp	r0, #0
   1a5b8:	popne	{fp, pc}
   1a5bc:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a5c0:	push	{fp, lr}
   1a5c4:	mov	fp, sp
   1a5c8:	mov	r2, r1
   1a5cc:	mov	r1, r0
   1a5d0:	clz	r0, r2
   1a5d4:	clz	r3, r1
   1a5d8:	lsr	r0, r0, #5
   1a5dc:	lsr	r3, r3, #5
   1a5e0:	orrs	r0, r3, r0
   1a5e4:	mov	r0, #0
   1a5e8:	movwne	r1, #1
   1a5ec:	movwne	r2, #1
   1a5f0:	bl	1f4b0 <argp_failure@@Base+0x3260>
   1a5f4:	cmp	r0, #0
   1a5f8:	popne	{fp, pc}
   1a5fc:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a600:	push	{r4, r5, r6, sl, fp, lr}
   1a604:	add	fp, sp, #16
   1a608:	ldr	r5, [r1]
   1a60c:	mov	r4, r1
   1a610:	mov	r6, r0
   1a614:	cmp	r0, #0
   1a618:	beq	1a630 <_obstack_memory_used@@Base+0xb8c>
   1a61c:	mov	r0, #1
   1a620:	add	r0, r0, r5, lsr #1
   1a624:	adds	r5, r5, r0
   1a628:	bcc	1a638 <_obstack_memory_used@@Base+0xb94>
   1a62c:	b	1a674 <_obstack_memory_used@@Base+0xbd0>
   1a630:	cmp	r5, #0
   1a634:	movweq	r5, #64	; 0x40
   1a638:	mov	r0, r6
   1a63c:	mov	r1, r5
   1a640:	mov	r2, #1
   1a644:	bl	1f4b0 <argp_failure@@Base+0x3260>
   1a648:	cmp	r5, #0
   1a64c:	mov	r1, r5
   1a650:	movwne	r1, #1
   1a654:	cmp	r0, #0
   1a658:	bne	1a66c <_obstack_memory_used@@Base+0xbc8>
   1a65c:	clz	r2, r6
   1a660:	lsr	r2, r2, #5
   1a664:	orrs	r1, r2, r1
   1a668:	bne	1a674 <_obstack_memory_used@@Base+0xbd0>
   1a66c:	str	r5, [r4]
   1a670:	pop	{r4, r5, r6, sl, fp, pc}
   1a674:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a678:	push	{r4, r5, r6, r7, fp, lr}
   1a67c:	add	fp, sp, #16
   1a680:	ldr	r5, [r1]
   1a684:	mov	r6, r2
   1a688:	mov	r4, r1
   1a68c:	mov	r7, r0
   1a690:	cmp	r0, #0
   1a694:	beq	1a6ac <_obstack_memory_used@@Base+0xc08>
   1a698:	mov	r0, #1
   1a69c:	add	r0, r0, r5, lsr #1
   1a6a0:	adds	r5, r5, r0
   1a6a4:	bcc	1a6c4 <_obstack_memory_used@@Base+0xc20>
   1a6a8:	b	1a6f8 <_obstack_memory_used@@Base+0xc54>
   1a6ac:	cmp	r5, #0
   1a6b0:	bne	1a6c4 <_obstack_memory_used@@Base+0xc20>
   1a6b4:	mov	r0, #64	; 0x40
   1a6b8:	cmp	r6, #64	; 0x40
   1a6bc:	udiv	r5, r0, r6
   1a6c0:	addhi	r5, r5, #1
   1a6c4:	mov	r0, r7
   1a6c8:	mov	r1, r5
   1a6cc:	mov	r2, r6
   1a6d0:	bl	1f4b0 <argp_failure@@Base+0x3260>
   1a6d4:	cmp	r0, #0
   1a6d8:	bne	1a6f0 <_obstack_memory_used@@Base+0xc4c>
   1a6dc:	cmp	r7, #0
   1a6e0:	beq	1a6f8 <_obstack_memory_used@@Base+0xc54>
   1a6e4:	cmp	r6, #0
   1a6e8:	cmpne	r5, #0
   1a6ec:	bne	1a6f8 <_obstack_memory_used@@Base+0xc54>
   1a6f0:	str	r5, [r4]
   1a6f4:	pop	{r4, r5, r6, r7, fp, pc}
   1a6f8:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a6fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a700:	add	fp, sp, #24
   1a704:	mov	r8, r1
   1a708:	ldr	r1, [r1]
   1a70c:	mov	r5, r0
   1a710:	add	r0, r1, r1, asr #1
   1a714:	cmp	r0, r1
   1a718:	mvnvs	r0, #-2147483648	; 0x80000000
   1a71c:	cmp	r0, r3
   1a720:	mov	r7, r0
   1a724:	movgt	r7, r3
   1a728:	cmn	r3, #1
   1a72c:	movle	r7, r0
   1a730:	ldr	r0, [fp, #8]
   1a734:	cmn	r0, #1
   1a738:	ble	1a760 <_obstack_memory_used@@Base+0xcbc>
   1a73c:	cmp	r0, #0
   1a740:	beq	1a7b4 <_obstack_memory_used@@Base+0xd10>
   1a744:	cmn	r7, #1
   1a748:	ble	1a788 <_obstack_memory_used@@Base+0xce4>
   1a74c:	mvn	r4, #-2147483648	; 0x80000000
   1a750:	udiv	r6, r4, r0
   1a754:	cmp	r6, r7
   1a758:	bge	1a7b4 <_obstack_memory_used@@Base+0xd10>
   1a75c:	b	1a7c4 <_obstack_memory_used@@Base+0xd20>
   1a760:	cmn	r7, #1
   1a764:	ble	1a7a4 <_obstack_memory_used@@Base+0xd00>
   1a768:	cmn	r0, #1
   1a76c:	beq	1a7b4 <_obstack_memory_used@@Base+0xd10>
   1a770:	mov	r6, #-2147483648	; 0x80000000
   1a774:	mvn	r4, #-2147483648	; 0x80000000
   1a778:	sdiv	r6, r6, r0
   1a77c:	cmp	r6, r7
   1a780:	bge	1a7b4 <_obstack_memory_used@@Base+0xd10>
   1a784:	b	1a7c4 <_obstack_memory_used@@Base+0xd20>
   1a788:	beq	1a7b4 <_obstack_memory_used@@Base+0xd10>
   1a78c:	mov	r6, #-2147483648	; 0x80000000
   1a790:	mvn	r4, #-2147483648	; 0x80000000
   1a794:	sdiv	r6, r6, r7
   1a798:	cmp	r6, r0
   1a79c:	bge	1a7b4 <_obstack_memory_used@@Base+0xd10>
   1a7a0:	b	1a7c4 <_obstack_memory_used@@Base+0xd20>
   1a7a4:	mvn	r4, #-2147483648	; 0x80000000
   1a7a8:	sdiv	r6, r4, r0
   1a7ac:	cmp	r7, r6
   1a7b0:	blt	1a7c4 <_obstack_memory_used@@Base+0xd20>
   1a7b4:	mul	r6, r7, r0
   1a7b8:	mov	r4, #64	; 0x40
   1a7bc:	cmp	r6, #63	; 0x3f
   1a7c0:	bgt	1a7cc <_obstack_memory_used@@Base+0xd28>
   1a7c4:	sdiv	r7, r4, r0
   1a7c8:	mul	r6, r7, r0
   1a7cc:	cmp	r5, #0
   1a7d0:	moveq	r4, #0
   1a7d4:	streq	r4, [r8]
   1a7d8:	sub	r4, r7, r1
   1a7dc:	cmp	r4, r2
   1a7e0:	bge	1a88c <_obstack_memory_used@@Base+0xde8>
   1a7e4:	add	r7, r1, r2
   1a7e8:	mov	r6, #0
   1a7ec:	mov	r2, #0
   1a7f0:	cmp	r7, r3
   1a7f4:	movwgt	r6, #1
   1a7f8:	cmn	r3, #1
   1a7fc:	movwgt	r2, #1
   1a800:	cmp	r7, r1
   1a804:	bvs	1a8c0 <_obstack_memory_used@@Base+0xe1c>
   1a808:	ands	r1, r2, r6
   1a80c:	bne	1a8c0 <_obstack_memory_used@@Base+0xe1c>
   1a810:	cmn	r0, #1
   1a814:	ble	1a83c <_obstack_memory_used@@Base+0xd98>
   1a818:	cmp	r0, #0
   1a81c:	beq	1a888 <_obstack_memory_used@@Base+0xde4>
   1a820:	cmn	r7, #1
   1a824:	ble	1a860 <_obstack_memory_used@@Base+0xdbc>
   1a828:	mvn	r1, #-2147483648	; 0x80000000
   1a82c:	udiv	r1, r1, r0
   1a830:	cmp	r1, r7
   1a834:	bge	1a888 <_obstack_memory_used@@Base+0xde4>
   1a838:	b	1a8c0 <_obstack_memory_used@@Base+0xe1c>
   1a83c:	cmn	r7, #1
   1a840:	ble	1a878 <_obstack_memory_used@@Base+0xdd4>
   1a844:	cmn	r0, #1
   1a848:	beq	1a888 <_obstack_memory_used@@Base+0xde4>
   1a84c:	mov	r1, #-2147483648	; 0x80000000
   1a850:	sdiv	r1, r1, r0
   1a854:	cmp	r1, r7
   1a858:	bge	1a888 <_obstack_memory_used@@Base+0xde4>
   1a85c:	b	1a8c0 <_obstack_memory_used@@Base+0xe1c>
   1a860:	beq	1a888 <_obstack_memory_used@@Base+0xde4>
   1a864:	mov	r1, #-2147483648	; 0x80000000
   1a868:	sdiv	r1, r1, r7
   1a86c:	cmp	r1, r0
   1a870:	bge	1a888 <_obstack_memory_used@@Base+0xde4>
   1a874:	b	1a8c0 <_obstack_memory_used@@Base+0xe1c>
   1a878:	mvn	r1, #-2147483648	; 0x80000000
   1a87c:	sdiv	r1, r1, r0
   1a880:	cmp	r7, r1
   1a884:	blt	1a8c0 <_obstack_memory_used@@Base+0xe1c>
   1a888:	mul	r6, r7, r0
   1a88c:	mov	r0, r5
   1a890:	mov	r1, r6
   1a894:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   1a898:	cmp	r6, #0
   1a89c:	movwne	r6, #1
   1a8a0:	cmp	r0, #0
   1a8a4:	bne	1a8b8 <_obstack_memory_used@@Base+0xe14>
   1a8a8:	clz	r1, r5
   1a8ac:	lsr	r1, r1, #5
   1a8b0:	orrs	r1, r1, r6
   1a8b4:	bne	1a8c0 <_obstack_memory_used@@Base+0xe1c>
   1a8b8:	str	r7, [r8]
   1a8bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a8c0:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a8c4:	push	{fp, lr}
   1a8c8:	mov	fp, sp
   1a8cc:	mov	r1, #1
   1a8d0:	bl	1aa38 <_obstack_memory_used@@Base+0xf94>
   1a8d4:	cmp	r0, #0
   1a8d8:	popne	{fp, pc}
   1a8dc:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a8e0:	push	{fp, lr}
   1a8e4:	mov	fp, sp
   1a8e8:	bl	1aa38 <_obstack_memory_used@@Base+0xf94>
   1a8ec:	cmp	r0, #0
   1a8f0:	popne	{fp, pc}
   1a8f4:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a8f8:	push	{fp, lr}
   1a8fc:	mov	fp, sp
   1a900:	mov	r1, #1
   1a904:	bl	1aa38 <_obstack_memory_used@@Base+0xf94>
   1a908:	cmp	r0, #0
   1a90c:	popne	{fp, pc}
   1a910:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a914:	push	{fp, lr}
   1a918:	mov	fp, sp
   1a91c:	bl	1aa38 <_obstack_memory_used@@Base+0xf94>
   1a920:	cmp	r0, #0
   1a924:	popne	{fp, pc}
   1a928:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a92c:	push	{r4, r5, fp, lr}
   1a930:	add	fp, sp, #8
   1a934:	mov	r5, r0
   1a938:	mov	r0, r1
   1a93c:	mov	r4, r1
   1a940:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1a944:	cmp	r0, #0
   1a948:	beq	1a95c <_obstack_memory_used@@Base+0xeb8>
   1a94c:	mov	r1, r5
   1a950:	mov	r2, r4
   1a954:	pop	{r4, r5, fp, lr}
   1a958:	b	11598 <memcpy@plt>
   1a95c:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a960:	push	{r4, r5, fp, lr}
   1a964:	add	fp, sp, #8
   1a968:	mov	r5, r0
   1a96c:	mov	r0, r1
   1a970:	mov	r4, r1
   1a974:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1a978:	cmp	r0, #0
   1a97c:	beq	1a990 <_obstack_memory_used@@Base+0xeec>
   1a980:	mov	r1, r5
   1a984:	mov	r2, r4
   1a988:	pop	{r4, r5, fp, lr}
   1a98c:	b	11598 <memcpy@plt>
   1a990:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a994:	push	{r4, r5, fp, lr}
   1a998:	add	fp, sp, #8
   1a99c:	mov	r5, r0
   1a9a0:	add	r0, r1, #1
   1a9a4:	mov	r4, r1
   1a9a8:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1a9ac:	cmp	r0, #0
   1a9b0:	beq	1a9cc <_obstack_memory_used@@Base+0xf28>
   1a9b4:	mov	r1, #0
   1a9b8:	mov	r2, r4
   1a9bc:	strb	r1, [r0, r4]
   1a9c0:	mov	r1, r5
   1a9c4:	pop	{r4, r5, fp, lr}
   1a9c8:	b	11598 <memcpy@plt>
   1a9cc:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1a9d0:	push	{r4, r5, fp, lr}
   1a9d4:	add	fp, sp, #8
   1a9d8:	mov	r4, r0
   1a9dc:	bl	116c4 <strlen@plt>
   1a9e0:	add	r5, r0, #1
   1a9e4:	mov	r0, r5
   1a9e8:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1a9ec:	cmp	r0, #0
   1a9f0:	beq	1aa04 <_obstack_memory_used@@Base+0xf60>
   1a9f4:	mov	r1, r4
   1a9f8:	mov	r2, r5
   1a9fc:	pop	{r4, r5, fp, lr}
   1aa00:	b	11598 <memcpy@plt>
   1aa04:	bl	1aa08 <_obstack_memory_used@@Base+0xf64>
   1aa08:	push	{fp, lr}
   1aa0c:	mov	fp, sp
   1aa10:	movw	r0, #15024	; 0x3ab0
   1aa14:	movw	r2, #65041	; 0xfe11
   1aa18:	movw	r3, #9701	; 0x25e5
   1aa1c:	mov	r1, #0
   1aa20:	movt	r0, #3
   1aa24:	movt	r2, #1
   1aa28:	movt	r3, #2
   1aa2c:	ldr	r0, [r0]
   1aa30:	bl	11634 <error@plt>
   1aa34:	bl	1182c <abort@plt>
   1aa38:	clz	r2, r1
   1aa3c:	clz	r3, r0
   1aa40:	lsr	r2, r2, #5
   1aa44:	lsr	r3, r3, #5
   1aa48:	orrs	r2, r3, r2
   1aa4c:	movwne	r1, #1
   1aa50:	movwne	r0, #1
   1aa54:	cmp	r1, #0
   1aa58:	beq	1aa88 <_obstack_memory_used@@Base+0xfe4>
   1aa5c:	mvn	r2, #-2147483648	; 0x80000000
   1aa60:	udiv	r2, r2, r1
   1aa64:	cmp	r2, r0
   1aa68:	bcs	1aa88 <_obstack_memory_used@@Base+0xfe4>
   1aa6c:	push	{fp, lr}
   1aa70:	mov	fp, sp
   1aa74:	bl	116e8 <__errno_location@plt>
   1aa78:	mov	r1, #12
   1aa7c:	str	r1, [r0]
   1aa80:	mov	r0, #0
   1aa84:	pop	{fp, pc}
   1aa88:	b	114e4 <calloc@plt>
   1aa8c:	cmp	r0, #0
   1aa90:	movweq	r0, #1
   1aa94:	cmn	r0, #1
   1aa98:	ble	1aaa0 <_obstack_memory_used@@Base+0xffc>
   1aa9c:	b	11658 <malloc@plt>
   1aaa0:	push	{fp, lr}
   1aaa4:	mov	fp, sp
   1aaa8:	bl	116e8 <__errno_location@plt>
   1aaac:	mov	r1, #12
   1aab0:	str	r1, [r0]
   1aab4:	mov	r0, #0
   1aab8:	pop	{fp, pc}
   1aabc:	push	{fp, lr}
   1aac0:	mov	fp, sp
   1aac4:	cmp	r0, #0
   1aac8:	beq	1aae4 <_obstack_memory_used@@Base+0x1040>
   1aacc:	cmp	r1, #0
   1aad0:	beq	1aaf0 <_obstack_memory_used@@Base+0x104c>
   1aad4:	cmn	r1, #1
   1aad8:	ble	1aafc <_obstack_memory_used@@Base+0x1058>
   1aadc:	pop	{fp, lr}
   1aae0:	b	115d4 <realloc@plt>
   1aae4:	mov	r0, r1
   1aae8:	pop	{fp, lr}
   1aaec:	b	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1aaf0:	bl	195f8 <argp_parse@@Base+0x12dc>
   1aaf4:	mov	r0, #0
   1aaf8:	pop	{fp, pc}
   1aafc:	bl	116e8 <__errno_location@plt>
   1ab00:	mov	r1, #12
   1ab04:	str	r1, [r0]
   1ab08:	mov	r0, #0
   1ab0c:	pop	{fp, pc}

0001ab10 <argp_help@@Base>:
   1ab10:	push	{fp, lr}
   1ab14:	mov	fp, sp
   1ab18:	sub	sp, sp, #8
   1ab1c:	mov	ip, r2
   1ab20:	mov	r2, r1
   1ab24:	str	r3, [sp]
   1ab28:	mov	r1, #0
   1ab2c:	mov	r3, ip
   1ab30:	bl	1ab3c <argp_help@@Base+0x2c>
   1ab34:	mov	sp, fp
   1ab38:	pop	{fp, pc}
   1ab3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab40:	add	fp, sp, #28
   1ab44:	sub	sp, sp, #108	; 0x6c
   1ab48:	cmp	r2, #0
   1ab4c:	str	r3, [fp, #-92]	; 0xffffffa4
   1ab50:	str	r1, [fp, #-100]	; 0xffffff9c
   1ab54:	str	r0, [fp, #-108]	; 0xffffff94
   1ab58:	beq	1bed8 <argp_help@@Base+0x13c8>
   1ab5c:	ldr	r0, [fp, #8]
   1ab60:	mov	r4, r2
   1ab64:	str	r0, [fp, #-96]	; 0xffffffa0
   1ab68:	mov	r0, r2
   1ab6c:	bl	117b4 <flockfile@plt>
   1ab70:	movw	r9, #14984	; 0x3a88
   1ab74:	movt	r9, #3
   1ab78:	ldr	r0, [r9, #36]	; 0x24
   1ab7c:	cmp	r0, #0
   1ab80:	bne	1b09c <argp_help@@Base+0x58c>
   1ab84:	movw	r0, #10729	; 0x29e9
   1ab88:	movt	r0, #2
   1ab8c:	bl	11640 <getenv@plt>
   1ab90:	mov	r8, r0
   1ab94:	mov	r0, #32
   1ab98:	mov	r1, r9
   1ab9c:	add	r3, r9, #16
   1aba0:	sub	r2, fp, #88	; 0x58
   1aba4:	vld1.64	{d16-d17}, [r1], r0
   1aba8:	vld1.64	{d18-d19}, [r3]
   1abac:	add	r7, r2, #16
   1abb0:	cmp	r8, #0
   1abb4:	vldr	d20, [r1]
   1abb8:	mov	r1, r2
   1abbc:	vst1.64	{d16-d17}, [r1], r0
   1abc0:	vst1.64	{d18-d19}, [r7]
   1abc4:	vstr	d20, [r1]
   1abc8:	beq	1b09c <argp_help@@Base+0x58c>
   1abcc:	ldrb	r5, [r8]
   1abd0:	str	r7, [fp, #-116]	; 0xffffff8c
   1abd4:	str	r3, [fp, #-112]	; 0xffffff90
   1abd8:	str	r4, [fp, #-132]	; 0xffffff7c
   1abdc:	cmp	r5, #0
   1abe0:	beq	1afac <argp_help@@Base+0x49c>
   1abe4:	movw	r7, #11392	; 0x2c80
   1abe8:	movt	r7, #2
   1abec:	bl	116a0 <__ctype_b_loc@plt>
   1abf0:	str	r0, [fp, #-104]	; 0xffffff98
   1abf4:	b	1ac28 <argp_help@@Base+0x118>
   1abf8:	ldrb	r0, [r6, #15]
   1abfc:	sub	r1, fp, #88	; 0x58
   1ac00:	str	r5, [r1, r0]
   1ac04:	mov	r8, r4
   1ac08:	movw	r9, #14984	; 0x3a88
   1ac0c:	ldrb	r0, [r8], #1
   1ac10:	movt	r9, #3
   1ac14:	cmp	r0, #44	; 0x2c
   1ac18:	movne	r8, r4
   1ac1c:	ldrb	r5, [r8]
   1ac20:	cmp	r5, #0
   1ac24:	beq	1afac <argp_help@@Base+0x49c>
   1ac28:	ldr	r0, [fp, #-104]	; 0xffffff98
   1ac2c:	uxtb	r1, r5
   1ac30:	ldr	r0, [r0]
   1ac34:	add	r1, r0, r1, lsl #1
   1ac38:	ldrh	r1, [r1]
   1ac3c:	tst	r1, #8192	; 0x2000
   1ac40:	beq	1ac50 <argp_help@@Base+0x140>
   1ac44:	ldrb	r5, [r8, #1]!
   1ac48:	add	r1, r0, r5, lsl #1
   1ac4c:	b	1ac38 <argp_help@@Base+0x128>
   1ac50:	tst	r1, #1024	; 0x400
   1ac54:	beq	1af80 <argp_help@@Base+0x470>
   1ac58:	mov	r3, r5
   1ac5c:	mov	r2, r8
   1ac60:	b	1ac68 <argp_help@@Base+0x158>
   1ac64:	ldrb	r3, [r2, #1]!
   1ac68:	uxtb	r6, r3
   1ac6c:	add	r1, r0, r6, lsl #1
   1ac70:	ldrh	r1, [r1]
   1ac74:	tst	r1, #8
   1ac78:	bne	1ac64 <argp_help@@Base+0x154>
   1ac7c:	cmp	r6, #95	; 0x5f
   1ac80:	cmpne	r6, #45	; 0x2d
   1ac84:	beq	1ac64 <argp_help@@Base+0x154>
   1ac88:	tst	r1, #8192	; 0x2000
   1ac8c:	mov	r4, r2
   1ac90:	beq	1acac <argp_help@@Base+0x19c>
   1ac94:	mov	r4, r2
   1ac98:	ldrb	r3, [r4, #1]!
   1ac9c:	add	r1, r0, r3, lsl #1
   1aca0:	ldrh	r1, [r1]
   1aca4:	tst	r1, #8192	; 0x2000
   1aca8:	bne	1ac98 <argp_help@@Base+0x188>
   1acac:	sub	r9, r2, r8
   1acb0:	uxtb	r2, r3
   1acb4:	cmp	r2, #0
   1acb8:	cmpne	r2, #44	; 0x2c
   1acbc:	bne	1ad0c <argp_help@@Base+0x1fc>
   1acc0:	uxtb	r0, r5
   1acc4:	mov	sl, #1
   1acc8:	cmp	r0, #110	; 0x6e
   1accc:	bne	1ad04 <argp_help@@Base+0x1f4>
   1acd0:	ldrb	r0, [r8, #1]
   1acd4:	mov	sl, #1
   1acd8:	cmp	r0, #111	; 0x6f
   1acdc:	bne	1ad04 <argp_help@@Base+0x1f4>
   1ace0:	ldrb	r0, [r8, #2]
   1ace4:	mov	sl, #1
   1ace8:	cmp	r0, #45	; 0x2d
   1acec:	bne	1ad04 <argp_help@@Base+0x1f4>
   1acf0:	sub	r9, r9, #3
   1acf4:	add	r8, r8, #3
   1acf8:	mov	r5, #0
   1acfc:	mov	sl, #1
   1ad00:	b	1ad90 <argp_help@@Base+0x280>
   1ad04:	mov	r5, #1
   1ad08:	b	1ad90 <argp_help@@Base+0x280>
   1ad0c:	cmp	r2, #61	; 0x3d
   1ad10:	bne	1ad28 <argp_help@@Base+0x218>
   1ad14:	ldrb	r1, [r4, #1]!
   1ad18:	add	r1, r0, r1, lsl #1
   1ad1c:	ldrh	r1, [r1]
   1ad20:	tst	r1, #8192	; 0x2000
   1ad24:	bne	1ad14 <argp_help@@Base+0x204>
   1ad28:	mov	sl, #0
   1ad2c:	tst	r1, #2048	; 0x800
   1ad30:	bne	1ad3c <argp_help@@Base+0x22c>
   1ad34:	mov	r5, #0
   1ad38:	b	1ad90 <argp_help@@Base+0x280>
   1ad3c:	mov	r0, r4
   1ad40:	mov	r1, #0
   1ad44:	mov	r2, #10
   1ad48:	bl	11538 <strtol@plt>
   1ad4c:	mov	r5, r0
   1ad50:	ldr	r0, [fp, #-104]	; 0xffffff98
   1ad54:	sub	r4, r4, #1
   1ad58:	ldr	r0, [r0]
   1ad5c:	ldrb	r1, [r4, #1]!
   1ad60:	add	r1, r0, r1, lsl #1
   1ad64:	ldrh	r1, [r1]
   1ad68:	tst	r1, #2048	; 0x800
   1ad6c:	bne	1ad5c <argp_help@@Base+0x24c>
   1ad70:	mov	sl, #0
   1ad74:	tst	r1, #8192	; 0x2000
   1ad78:	beq	1ad90 <argp_help@@Base+0x280>
   1ad7c:	ldrb	r1, [r4, #1]!
   1ad80:	add	r1, r0, r1, lsl #1
   1ad84:	ldrb	r1, [r1, #1]
   1ad88:	tst	r1, #32
   1ad8c:	bne	1ad7c <argp_help@@Base+0x26c>
   1ad90:	mov	r0, r7
   1ad94:	bl	116c4 <strlen@plt>
   1ad98:	cmp	r0, r9
   1ad9c:	bne	1adbc <argp_help@@Base+0x2ac>
   1ada0:	mov	r0, r8
   1ada4:	mov	r1, r7
   1ada8:	mov	r2, r9
   1adac:	bl	11820 <strncmp@plt>
   1adb0:	cmp	r0, #0
   1adb4:	mov	r6, r7
   1adb8:	beq	1af40 <argp_help@@Base+0x430>
   1adbc:	add	r6, r7, #16
   1adc0:	mov	r0, r6
   1adc4:	bl	116c4 <strlen@plt>
   1adc8:	cmp	r0, r9
   1adcc:	bne	1ade8 <argp_help@@Base+0x2d8>
   1add0:	mov	r0, r8
   1add4:	mov	r1, r6
   1add8:	mov	r2, r9
   1addc:	bl	11820 <strncmp@plt>
   1ade0:	cmp	r0, #0
   1ade4:	beq	1af40 <argp_help@@Base+0x430>
   1ade8:	add	r6, r7, #32
   1adec:	mov	r0, r6
   1adf0:	bl	116c4 <strlen@plt>
   1adf4:	cmp	r0, r9
   1adf8:	bne	1ae14 <argp_help@@Base+0x304>
   1adfc:	mov	r0, r8
   1ae00:	mov	r1, r6
   1ae04:	mov	r2, r9
   1ae08:	bl	11820 <strncmp@plt>
   1ae0c:	cmp	r0, #0
   1ae10:	beq	1af40 <argp_help@@Base+0x430>
   1ae14:	add	r6, r7, #48	; 0x30
   1ae18:	mov	r0, r6
   1ae1c:	bl	116c4 <strlen@plt>
   1ae20:	cmp	r0, r9
   1ae24:	bne	1ae40 <argp_help@@Base+0x330>
   1ae28:	mov	r0, r8
   1ae2c:	mov	r1, r6
   1ae30:	mov	r2, r9
   1ae34:	bl	11820 <strncmp@plt>
   1ae38:	cmp	r0, #0
   1ae3c:	beq	1af40 <argp_help@@Base+0x430>
   1ae40:	add	r6, r7, #64	; 0x40
   1ae44:	mov	r0, r6
   1ae48:	bl	116c4 <strlen@plt>
   1ae4c:	cmp	r0, r9
   1ae50:	bne	1ae6c <argp_help@@Base+0x35c>
   1ae54:	mov	r0, r8
   1ae58:	mov	r1, r6
   1ae5c:	mov	r2, r9
   1ae60:	bl	11820 <strncmp@plt>
   1ae64:	cmp	r0, #0
   1ae68:	beq	1af40 <argp_help@@Base+0x430>
   1ae6c:	add	r6, r7, #80	; 0x50
   1ae70:	mov	r0, r6
   1ae74:	bl	116c4 <strlen@plt>
   1ae78:	cmp	r0, r9
   1ae7c:	bne	1ae98 <argp_help@@Base+0x388>
   1ae80:	mov	r0, r8
   1ae84:	mov	r1, r6
   1ae88:	mov	r2, r9
   1ae8c:	bl	11820 <strncmp@plt>
   1ae90:	cmp	r0, #0
   1ae94:	beq	1af40 <argp_help@@Base+0x430>
   1ae98:	add	r6, r7, #96	; 0x60
   1ae9c:	mov	r0, r6
   1aea0:	bl	116c4 <strlen@plt>
   1aea4:	cmp	r0, r9
   1aea8:	bne	1aec4 <argp_help@@Base+0x3b4>
   1aeac:	mov	r0, r8
   1aeb0:	mov	r1, r6
   1aeb4:	mov	r2, r9
   1aeb8:	bl	11820 <strncmp@plt>
   1aebc:	cmp	r0, #0
   1aec0:	beq	1af40 <argp_help@@Base+0x430>
   1aec4:	add	r6, r7, #112	; 0x70
   1aec8:	mov	r0, r6
   1aecc:	bl	116c4 <strlen@plt>
   1aed0:	cmp	r0, r9
   1aed4:	bne	1aef0 <argp_help@@Base+0x3e0>
   1aed8:	mov	r0, r8
   1aedc:	mov	r1, r6
   1aee0:	mov	r2, r9
   1aee4:	bl	11820 <strncmp@plt>
   1aee8:	cmp	r0, #0
   1aeec:	beq	1af40 <argp_help@@Base+0x430>
   1aef0:	add	r6, r7, #128	; 0x80
   1aef4:	mov	r0, r6
   1aef8:	bl	116c4 <strlen@plt>
   1aefc:	cmp	r0, r9
   1af00:	bne	1af1c <argp_help@@Base+0x40c>
   1af04:	mov	r0, r8
   1af08:	mov	r1, r6
   1af0c:	mov	r2, r9
   1af10:	bl	11820 <strncmp@plt>
   1af14:	cmp	r0, #0
   1af18:	beq	1af40 <argp_help@@Base+0x430>
   1af1c:	sub	sp, sp, #8
   1af20:	str	r9, [sp]
   1af24:	str	r8, [sp, #4]
   1af28:	movw	r3, #10790	; 0x2a26
   1af2c:	mov	r1, #0
   1af30:	mov	r2, #0
   1af34:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1af38:	movt	r3, #2
   1af3c:	b	1af74 <argp_help@@Base+0x464>
   1af40:	cmp	sl, #0
   1af44:	beq	1abf8 <argp_help@@Base+0xe8>
   1af48:	ldrb	r0, [r6, #14]
   1af4c:	cmp	r0, #0
   1af50:	bne	1abf8 <argp_help@@Base+0xe8>
   1af54:	sub	sp, sp, #8
   1af58:	str	r9, [sp]
   1af5c:	str	r8, [sp, #4]
   1af60:	movw	r3, #10743	; 0x29f7
   1af64:	mov	r1, #0
   1af68:	mov	r2, #0
   1af6c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1af70:	movt	r3, #2
   1af74:	bl	1c250 <argp_failure@@Base>
   1af78:	add	sp, sp, #8
   1af7c:	b	1ac04 <argp_help@@Base+0xf4>
   1af80:	tst	r5, #255	; 0xff
   1af84:	beq	1afac <argp_help@@Base+0x49c>
   1af88:	sub	sp, sp, #8
   1af8c:	str	r8, [sp]
   1af90:	movw	r3, #10828	; 0x2a4c
   1af94:	mov	r1, #0
   1af98:	mov	r2, #0
   1af9c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1afa0:	movt	r3, #2
   1afa4:	bl	1c250 <argp_failure@@Base>
   1afa8:	add	sp, sp, #8
   1afac:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1afb0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1afb4:	movw	r0, #11392	; 0x2c80
   1afb8:	movt	r0, #2
   1afbc:	cmp	r2, r1
   1afc0:	bge	1b044 <argp_help@@Base+0x534>
   1afc4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1afc8:	cmp	r2, r1
   1afcc:	bge	1b04c <argp_help@@Base+0x53c>
   1afd0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1afd4:	cmp	r2, r1
   1afd8:	bge	1b054 <argp_help@@Base+0x544>
   1afdc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1afe0:	cmp	r2, r1
   1afe4:	bge	1b05c <argp_help@@Base+0x54c>
   1afe8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1afec:	cmp	r2, r1
   1aff0:	bge	1b064 <argp_help@@Base+0x554>
   1aff4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1aff8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   1affc:	cmp	r2, r1
   1b000:	bge	1c048 <argp_help@@Base+0x1538>
   1b004:	ldr	r0, [fp, #-116]	; 0xffffff8c
   1b008:	sub	r1, fp, #88	; 0x58
   1b00c:	mov	r2, r1
   1b010:	mov	r1, r9
   1b014:	vld1.64	{d16-d17}, [r0]
   1b018:	mov	r0, #32
   1b01c:	vld1.64	{d18-d19}, [r2], r0
   1b020:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b024:	vst1.64	{d16-d17}, [r0]
   1b028:	mov	r0, #36	; 0x24
   1b02c:	vst1.64	{d18-d19}, [r1], r0
   1b030:	mov	r0, #1
   1b034:	str	r0, [r1]
   1b038:	ldr	r0, [r2]
   1b03c:	str	r0, [r9, #32]
   1b040:	b	1b09c <argp_help@@Base+0x58c>
   1b044:	add	r0, r0, #32
   1b048:	b	1b068 <argp_help@@Base+0x558>
   1b04c:	add	r0, r0, #48	; 0x30
   1b050:	b	1b068 <argp_help@@Base+0x558>
   1b054:	add	r0, r0, #64	; 0x40
   1b058:	b	1b068 <argp_help@@Base+0x558>
   1b05c:	add	r0, r0, #80	; 0x50
   1b060:	b	1b068 <argp_help@@Base+0x558>
   1b064:	add	r0, r0, #96	; 0x60
   1b068:	ldr	r4, [fp, #-132]	; 0xffffff7c
   1b06c:	sub	sp, sp, #8
   1b070:	movw	r1, #10909	; 0x2a9d
   1b074:	str	r0, [sp, #4]
   1b078:	movw	r3, #10857	; 0x2a69
   1b07c:	mov	r2, #0
   1b080:	movt	r1, #2
   1b084:	movt	r3, #2
   1b088:	str	r1, [sp]
   1b08c:	mov	r1, #0
   1b090:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b094:	bl	1c250 <argp_failure@@Base>
   1b098:	add	sp, sp, #8
   1b09c:	ldr	r2, [r9, #32]
   1b0a0:	mov	r0, r4
   1b0a4:	mov	r1, #0
   1b0a8:	mov	r3, #0
   1b0ac:	mov	r5, #0
   1b0b0:	bl	1f4ec <argp_failure@@Base+0x329c>
   1b0b4:	cmp	r0, #0
   1b0b8:	beq	1b488 <argp_help@@Base+0x978>
   1b0bc:	mov	sl, r0
   1b0c0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b0c4:	str	r4, [fp, #-132]	; 0xffffff7c
   1b0c8:	tst	r0, #11
   1b0cc:	beq	1b274 <argp_help@@Base+0x764>
   1b0d0:	ldr	r0, [fp, #-108]	; 0xffffff94
   1b0d4:	mov	r1, #0
   1b0d8:	bl	1c444 <argp_failure@@Base+0x1f4>
   1b0dc:	ldr	r9, [r0, #4]
   1b0e0:	mov	r5, r0
   1b0e4:	cmp	r9, #0
   1b0e8:	beq	1b26c <argp_help@@Base+0x75c>
   1b0ec:	ldr	r4, [r5]
   1b0f0:	movw	r7, #4328	; 0x10e8
   1b0f4:	str	r5, [fp, #-112]	; 0xffffff90
   1b0f8:	mov	r5, r9
   1b0fc:	movt	r7, #2
   1b100:	str	r4, [fp, #-104]	; 0xffffff98
   1b104:	b	1b114 <argp_help@@Base+0x604>
   1b108:	subs	r5, r5, #1
   1b10c:	add	r4, r4, #28
   1b110:	beq	1b16c <argp_help@@Base+0x65c>
   1b114:	ldr	r6, [r4, #4]
   1b118:	cmp	r6, #0
   1b11c:	beq	1b108 <argp_help@@Base+0x5f8>
   1b120:	ldr	r0, [r4]
   1b124:	add	r8, r0, #12
   1b128:	b	1b138 <argp_help@@Base+0x628>
   1b12c:	subs	r6, r6, #1
   1b130:	add	r8, r8, #24
   1b134:	beq	1b108 <argp_help@@Base+0x5f8>
   1b138:	ldr	r0, [r8, #-12]
   1b13c:	cmp	r0, #0
   1b140:	beq	1b12c <argp_help@@Base+0x61c>
   1b144:	ldrb	r1, [r8]
   1b148:	tst	r1, #2
   1b14c:	bne	1b12c <argp_help@@Base+0x61c>
   1b150:	mov	r1, r7
   1b154:	bl	1152c <strcmp@plt>
   1b158:	cmp	r0, #0
   1b15c:	bne	1b12c <argp_help@@Base+0x61c>
   1b160:	cmp	r4, #0
   1b164:	mvnne	r0, #0
   1b168:	strne	r0, [r4, #12]
   1b16c:	ldr	r4, [fp, #-104]	; 0xffffff98
   1b170:	movw	r8, #9583	; 0x256f
   1b174:	mov	r5, r9
   1b178:	movt	r8, #2
   1b17c:	b	1b18c <argp_help@@Base+0x67c>
   1b180:	subs	r5, r5, #1
   1b184:	add	r4, r4, #28
   1b188:	beq	1b1e4 <argp_help@@Base+0x6d4>
   1b18c:	ldr	r6, [r4, #4]
   1b190:	cmp	r6, #0
   1b194:	beq	1b180 <argp_help@@Base+0x670>
   1b198:	ldr	r0, [r4]
   1b19c:	add	r7, r0, #12
   1b1a0:	b	1b1b0 <argp_help@@Base+0x6a0>
   1b1a4:	subs	r6, r6, #1
   1b1a8:	add	r7, r7, #24
   1b1ac:	beq	1b180 <argp_help@@Base+0x670>
   1b1b0:	ldr	r0, [r7, #-12]
   1b1b4:	cmp	r0, #0
   1b1b8:	beq	1b1a4 <argp_help@@Base+0x694>
   1b1bc:	ldrb	r1, [r7]
   1b1c0:	tst	r1, #2
   1b1c4:	bne	1b1a4 <argp_help@@Base+0x694>
   1b1c8:	mov	r1, r8
   1b1cc:	bl	1152c <strcmp@plt>
   1b1d0:	cmp	r0, #0
   1b1d4:	bne	1b1a4 <argp_help@@Base+0x694>
   1b1d8:	cmp	r4, #0
   1b1dc:	mvnne	r0, #0
   1b1e0:	strne	r0, [r4, #12]
   1b1e4:	ldr	r0, [fp, #-104]	; 0xffffff98
   1b1e8:	ldr	r5, [fp, #-112]	; 0xffffff90
   1b1ec:	sub	r2, r9, #1
   1b1f0:	and	r6, r9, #3
   1b1f4:	mov	r1, #0
   1b1f8:	cmp	r2, #3
   1b1fc:	mov	r2, r0
   1b200:	bcc	1b23c <argp_help@@Base+0x72c>
   1b204:	sub	r3, r9, r6
   1b208:	mov	r1, #0
   1b20c:	mov	r2, r0
   1b210:	add	r7, r1, #3
   1b214:	str	r1, [r2, #24]
   1b218:	str	r7, [r2, #108]	; 0x6c
   1b21c:	add	r7, r1, #2
   1b220:	str	r7, [r2, #80]	; 0x50
   1b224:	add	r7, r1, #1
   1b228:	add	r1, r1, #4
   1b22c:	str	r7, [r2, #52]	; 0x34
   1b230:	add	r2, r2, #112	; 0x70
   1b234:	cmp	r3, r1
   1b238:	bne	1b210 <argp_help@@Base+0x700>
   1b23c:	cmp	r6, #0
   1b240:	beq	1b258 <argp_help@@Base+0x748>
   1b244:	add	r2, r2, #24
   1b248:	str	r1, [r2], #28
   1b24c:	subs	r6, r6, #1
   1b250:	add	r1, r1, #1
   1b254:	bne	1b248 <argp_help@@Base+0x738>
   1b258:	movw	r3, #54992	; 0xd6d0
   1b25c:	mov	r1, r9
   1b260:	mov	r2, #28
   1b264:	movt	r3, #1
   1b268:	bl	117d8 <qsort@plt>
   1b26c:	movw	r9, #14984	; 0x3a88
   1b270:	movt	r9, #3
   1b274:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b278:	str	r5, [fp, #-112]	; 0xffffff90
   1b27c:	tst	r0, #3
   1b280:	beq	1b498 <argp_help@@Base+0x988>
   1b284:	ldr	r0, [fp, #-108]	; 0xffffff94
   1b288:	bl	1cb04 <argp_failure@@Base+0x8b4>
   1b28c:	mov	r2, r0
   1b290:	add	r0, r0, #7
   1b294:	bic	r0, r0, #7
   1b298:	sub	r5, sp, r0
   1b29c:	mov	sp, r5
   1b2a0:	mov	r0, r5
   1b2a4:	mov	r1, #0
   1b2a8:	bl	11718 <memset@plt>
   1b2ac:	movw	r7, #10640	; 0x2990
   1b2b0:	movw	r6, #10647	; 0x2997
   1b2b4:	movt	r7, #2
   1b2b8:	movt	r6, #2
   1b2bc:	b	1b2e0 <argp_help@@Base+0x7d0>
   1b2c0:	add	r1, r0, #1
   1b2c4:	str	r1, [sl, #28]
   1b2c8:	mov	r1, #10
   1b2cc:	strb	r1, [r0]
   1b2d0:	cmp	r7, #0
   1b2d4:	mov	r7, r6
   1b2d8:	str	r4, [fp, #-92]	; 0xffffffa4
   1b2dc:	beq	1b480 <argp_help@@Base+0x970>
   1b2e0:	ldr	r1, [sl, #24]
   1b2e4:	ldr	r2, [sl, #28]
   1b2e8:	ldr	r0, [sl, #16]
   1b2ec:	ldr	r4, [r9, #28]
   1b2f0:	sub	r1, r2, r1
   1b2f4:	cmp	r1, r0
   1b2f8:	bls	1b304 <argp_help@@Base+0x7f4>
   1b2fc:	mov	r0, sl
   1b300:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b304:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1b308:	movw	r1, #10634	; 0x298a
   1b30c:	ldr	r9, [sl, #12]
   1b310:	mov	r0, sl
   1b314:	mov	r2, r7
   1b318:	str	r4, [sl, #12]
   1b31c:	str	r5, [fp, #-88]	; 0xffffffa8
   1b320:	movt	r1, #2
   1b324:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1b328:	movw	r0, #14984	; 0x3a88
   1b32c:	ldr	r1, [sl, #24]
   1b330:	ldr	r2, [sl, #28]
   1b334:	movt	r0, #3
   1b338:	ldr	r4, [r0, #28]
   1b33c:	ldr	r0, [sl, #16]
   1b340:	sub	r1, r2, r1
   1b344:	cmp	r1, r0
   1b348:	bls	1b354 <argp_help@@Base+0x844>
   1b34c:	mov	r0, sl
   1b350:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b354:	ldr	r8, [sl, #4]
   1b358:	str	r4, [sl, #4]
   1b35c:	ldr	r4, [fp, #-92]	; 0xffffffa4
   1b360:	tst	r4, #2
   1b364:	bne	1b37c <argp_help@@Base+0x86c>
   1b368:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b36c:	mov	r1, sl
   1b370:	bl	1cb78 <argp_failure@@Base+0x928>
   1b374:	orr	r4, r4, #2
   1b378:	b	1b3e0 <argp_help@@Base+0x8d0>
   1b37c:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b380:	ldr	r0, [r0, #4]
   1b384:	cmp	r0, #0
   1b388:	beq	1b3e0 <argp_help@@Base+0x8d0>
   1b38c:	ldr	r0, [sl, #28]
   1b390:	ldr	r1, [sl, #32]
   1b394:	add	r2, r0, #12
   1b398:	cmp	r2, r1
   1b39c:	bls	1b3b8 <argp_help@@Base+0x8a8>
   1b3a0:	mov	r0, sl
   1b3a4:	mov	r1, #12
   1b3a8:	bl	1fae8 <argp_failure@@Base+0x3898>
   1b3ac:	cmp	r0, #0
   1b3b0:	beq	1b3e0 <argp_help@@Base+0x8d0>
   1b3b4:	ldr	r0, [sl, #28]
   1b3b8:	movw	r1, #11376	; 0x2c70
   1b3bc:	movt	r1, #2
   1b3c0:	vldr	d16, [r1]
   1b3c4:	movw	r1, #11822	; 0x2e2e
   1b3c8:	movt	r1, #23854	; 0x5d2e
   1b3cc:	str	r1, [r0, #8]
   1b3d0:	vst1.8	{d16}, [r0]
   1b3d4:	ldr	r0, [sl, #28]
   1b3d8:	add	r0, r0, #12
   1b3dc:	str	r0, [sl, #28]
   1b3e0:	sub	sp, sp, #8
   1b3e4:	str	sl, [sp]
   1b3e8:	sub	r2, fp, #88	; 0x58
   1b3ec:	mov	r3, #1
   1b3f0:	ldr	r0, [fp, #-108]	; 0xffffff94
   1b3f4:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1b3f8:	bl	1cf48 <argp_failure@@Base+0xcf8>
   1b3fc:	add	sp, sp, #8
   1b400:	mov	r7, r0
   1b404:	ldr	r2, [sl, #24]
   1b408:	ldr	r0, [sl, #28]
   1b40c:	ldr	r1, [sl, #16]
   1b410:	sub	r2, r0, r2
   1b414:	cmp	r2, r1
   1b418:	bls	1b434 <argp_help@@Base+0x924>
   1b41c:	mov	r0, sl
   1b420:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b424:	ldr	r2, [sl, #24]
   1b428:	ldr	r0, [sl, #28]
   1b42c:	ldr	r1, [sl, #16]
   1b430:	sub	r2, r0, r2
   1b434:	cmp	r2, r1
   1b438:	str	r9, [sl, #12]
   1b43c:	bls	1b44c <argp_help@@Base+0x93c>
   1b440:	mov	r0, sl
   1b444:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b448:	ldr	r0, [sl, #28]
   1b44c:	str	r8, [sl, #4]
   1b450:	movw	r9, #14984	; 0x3a88
   1b454:	ldr	r1, [sl, #32]
   1b458:	movt	r9, #3
   1b45c:	cmp	r0, r1
   1b460:	bcc	1b2c0 <argp_help@@Base+0x7b0>
   1b464:	mov	r0, sl
   1b468:	mov	r1, #1
   1b46c:	bl	1fae8 <argp_failure@@Base+0x3898>
   1b470:	cmp	r0, #0
   1b474:	beq	1b2d0 <argp_help@@Base+0x7c0>
   1b478:	ldr	r0, [sl, #28]
   1b47c:	b	1b2c0 <argp_help@@Base+0x7b0>
   1b480:	mov	r5, #1
   1b484:	b	1b49c <argp_help@@Base+0x98c>
   1b488:	mov	r0, r4
   1b48c:	sub	sp, fp, #28
   1b490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b494:	b	115ec <funlockfile@plt>
   1b498:	mov	r5, #0
   1b49c:	ldr	r4, [fp, #-92]	; 0xffffffa4
   1b4a0:	tst	r4, #16
   1b4a4:	bne	1b4bc <argp_help@@Base+0x9ac>
   1b4a8:	tst	r4, #4
   1b4ac:	bne	1b4ec <argp_help@@Base+0x9dc>
   1b4b0:	tst	r4, #8
   1b4b4:	bne	1b510 <argp_help@@Base+0xa00>
   1b4b8:	b	1bdd8 <argp_help@@Base+0x12c8>
   1b4bc:	sub	sp, sp, #8
   1b4c0:	mov	r0, #1
   1b4c4:	mov	r2, #0
   1b4c8:	mov	r3, #0
   1b4cc:	stm	sp, {r0, sl}
   1b4d0:	ldr	r0, [fp, #-108]	; 0xffffff94
   1b4d4:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1b4d8:	bl	1d240 <argp_failure@@Base+0xff0>
   1b4dc:	add	sp, sp, #8
   1b4e0:	orr	r5, r0, r5
   1b4e4:	tst	r4, #4
   1b4e8:	beq	1b4b0 <argp_help@@Base+0x9a0>
   1b4ec:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b4f0:	movw	r1, #10654	; 0x299e
   1b4f4:	mov	r0, sl
   1b4f8:	movt	r1, #2
   1b4fc:	mov	r3, r2
   1b500:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1b504:	mov	r5, #1
   1b508:	tst	r4, #8
   1b50c:	beq	1bdd8 <argp_help@@Base+0x12c8>
   1b510:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b514:	ldr	r1, [r0, #4]
   1b518:	cmp	r1, #0
   1b51c:	beq	1bdd8 <argp_help@@Base+0x12c8>
   1b520:	cmp	r5, #0
   1b524:	beq	1b584 <argp_help@@Base+0xa74>
   1b528:	ldr	r0, [sl, #28]
   1b52c:	ldr	r1, [sl, #32]
   1b530:	ldr	r5, [fp, #-112]	; 0xffffff90
   1b534:	cmp	r0, r1
   1b538:	bcc	1b554 <argp_help@@Base+0xa44>
   1b53c:	mov	r0, sl
   1b540:	mov	r1, #1
   1b544:	bl	1fae8 <argp_failure@@Base+0x3898>
   1b548:	cmp	r0, #0
   1b54c:	beq	1b564 <argp_help@@Base+0xa54>
   1b550:	ldr	r0, [sl, #28]
   1b554:	add	r1, r0, #1
   1b558:	str	r1, [sl, #28]
   1b55c:	mov	r1, #10
   1b560:	strb	r1, [r0]
   1b564:	ldr	r1, [r5, #4]
   1b568:	mov	r0, #0
   1b56c:	str	r0, [fp, #-44]	; 0xffffffd4
   1b570:	str	r0, [fp, #-48]	; 0xffffffd0
   1b574:	str	r0, [fp, #-40]	; 0xffffffd8
   1b578:	cmp	r1, #0
   1b57c:	bne	1b594 <argp_help@@Base+0xa84>
   1b580:	b	1bdd4 <argp_help@@Base+0x12c4>
   1b584:	mov	r0, #0
   1b588:	str	r0, [fp, #-44]	; 0xffffffd4
   1b58c:	str	r0, [fp, #-48]	; 0xffffffd0
   1b590:	str	r0, [fp, #-40]	; 0xffffffd8
   1b594:	add	r0, sl, #28
   1b598:	str	r0, [fp, #-96]	; 0xffffffa0
   1b59c:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b5a0:	str	r4, [fp, #-92]	; 0xffffffa4
   1b5a4:	ldr	r5, [r0]
   1b5a8:	b	1b5c4 <argp_help@@Base+0xab4>
   1b5ac:	ldr	r1, [fp, #-116]	; 0xffffff8c
   1b5b0:	ldr	r0, [fp, #-120]	; 0xffffff88
   1b5b4:	add	r5, r5, #28
   1b5b8:	subs	r1, r1, #1
   1b5bc:	str	r0, [sl, #12]
   1b5c0:	beq	1bdc0 <argp_help@@Base+0x12b0>
   1b5c4:	str	r1, [fp, #-116]	; 0xffffff8c
   1b5c8:	ldr	r1, [sl, #24]
   1b5cc:	ldr	r2, [sl, #28]
   1b5d0:	ldr	r0, [sl, #16]
   1b5d4:	ldr	r8, [r5]
   1b5d8:	mov	r4, r5
   1b5dc:	ldr	r5, [r5, #8]
   1b5e0:	sub	r1, r2, r1
   1b5e4:	cmp	r1, r0
   1b5e8:	bls	1b5f4 <argp_help@@Base+0xae4>
   1b5ec:	mov	r0, sl
   1b5f0:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b5f4:	mov	r0, #0
   1b5f8:	mov	r3, #0
   1b5fc:	ldr	r2, [sl, #4]
   1b600:	ldr	r1, [sl, #12]
   1b604:	str	r0, [fp, #-128]	; 0xffffff80
   1b608:	str	r3, [sl, #4]
   1b60c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b610:	str	r4, [fp, #-104]	; 0xffffff98
   1b614:	str	r1, [fp, #-120]	; 0xffffff88
   1b618:	str	r2, [fp, #-124]	; 0xffffff84
   1b61c:	str	r0, [fp, #-72]	; 0xffffffb8
   1b620:	mov	r0, #1
   1b624:	str	r0, [fp, #-76]	; 0xffffffb4
   1b628:	sub	r0, fp, #48	; 0x30
   1b62c:	str	r0, [fp, #-80]	; 0xffffffb0
   1b630:	str	sl, [fp, #-84]	; 0xffffffac
   1b634:	str	r4, [fp, #-88]	; 0xffffffa8
   1b638:	ldrb	r0, [r8, #12]
   1b63c:	tst	r0, #8
   1b640:	bne	1b684 <argp_help@@Base+0xb74>
   1b644:	ldr	r0, [r4, #4]
   1b648:	cmp	r0, #0
   1b64c:	beq	1b684 <argp_help@@Base+0xb74>
   1b650:	add	r1, r8, #12
   1b654:	b	1b664 <argp_help@@Base+0xb54>
   1b658:	add	r1, r1, #24
   1b65c:	subs	r0, r0, #1
   1b660:	beq	1b684 <argp_help@@Base+0xb74>
   1b664:	ldr	r2, [r1, #-12]
   1b668:	cmp	r2, #0
   1b66c:	beq	1b658 <argp_help@@Base+0xb48>
   1b670:	ldrb	r2, [r1]
   1b674:	tst	r2, #2
   1b678:	bne	1b658 <argp_help@@Base+0xb48>
   1b67c:	mov	r0, #1
   1b680:	str	r0, [fp, #-128]	; 0xffffff80
   1b684:	ldr	r1, [sl, #24]
   1b688:	ldr	r2, [sl, #28]
   1b68c:	ldr	r0, [sl, #16]
   1b690:	ldr	r4, [r9, #8]
   1b694:	sub	r1, r2, r1
   1b698:	cmp	r1, r0
   1b69c:	bls	1b6a8 <argp_help@@Base+0xb98>
   1b6a0:	mov	r0, sl
   1b6a4:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b6a8:	ldr	r0, [fp, #-104]	; 0xffffff98
   1b6ac:	str	r4, [sl, #12]
   1b6b0:	ldr	r7, [r0, #4]
   1b6b4:	cmp	r7, #0
   1b6b8:	beq	1b81c <argp_help@@Base+0xd0c>
   1b6bc:	add	r9, r8, #12
   1b6c0:	b	1b6e0 <argp_help@@Base+0xbd0>
   1b6c4:	cmp	r2, #0
   1b6c8:	movne	r0, #1
   1b6cc:	strne	r0, [fp, #-40]	; 0xffffffd8
   1b6d0:	add	r5, r5, #1
   1b6d4:	add	r9, r9, #24
   1b6d8:	subs	r7, r7, #1
   1b6dc:	beq	1b81c <argp_help@@Base+0xd0c>
   1b6e0:	ldr	r4, [r9]
   1b6e4:	tst	r4, #8
   1b6e8:	bne	1b6d4 <argp_help@@Base+0xbc4>
   1b6ec:	ldr	r6, [r9, #-8]
   1b6f0:	sub	r0, r6, #1
   1b6f4:	cmp	r0, #254	; 0xfe
   1b6f8:	bhi	1b6d4 <argp_help@@Base+0xbc4>
   1b6fc:	bl	116a0 <__ctype_b_loc@plt>
   1b700:	ldr	r0, [r0]
   1b704:	add	r0, r0, r6, lsl #1
   1b708:	ldrb	r0, [r0, #1]
   1b70c:	tst	r0, #64	; 0x40
   1b710:	beq	1b6d4 <argp_help@@Base+0xbc4>
   1b714:	ldrb	r0, [r5]
   1b718:	cmp	r6, r0
   1b71c:	bne	1b6d4 <argp_help@@Base+0xbc4>
   1b720:	tst	r4, #2
   1b724:	bne	1b6d0 <argp_help@@Base+0xbc0>
   1b728:	movw	r0, #14984	; 0x3a88
   1b72c:	sub	r1, fp, #88	; 0x58
   1b730:	movt	r0, #3
   1b734:	ldr	r0, [r0, #8]
   1b738:	bl	1dc60 <argp_failure@@Base+0x1a10>
   1b73c:	ldr	r0, [sl, #28]
   1b740:	ldr	r1, [sl, #32]
   1b744:	cmp	r0, r1
   1b748:	bcc	1b768 <argp_help@@Base+0xc58>
   1b74c:	mov	r0, sl
   1b750:	mov	r1, #1
   1b754:	bl	1fae8 <argp_failure@@Base+0x3898>
   1b758:	cmp	r0, #0
   1b75c:	beq	1b77c <argp_help@@Base+0xc6c>
   1b760:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b764:	ldr	r0, [r0]
   1b768:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b76c:	add	r1, r0, #1
   1b770:	str	r1, [r2]
   1b774:	mov	r1, #45	; 0x2d
   1b778:	strb	r1, [r0]
   1b77c:	ldr	r0, [sl, #28]
   1b780:	ldr	r1, [sl, #32]
   1b784:	ldrb	r4, [r5]
   1b788:	cmp	r0, r1
   1b78c:	bcc	1b7ac <argp_help@@Base+0xc9c>
   1b790:	mov	r0, sl
   1b794:	mov	r1, #1
   1b798:	bl	1fae8 <argp_failure@@Base+0x3898>
   1b79c:	cmp	r0, #0
   1b7a0:	beq	1b7bc <argp_help@@Base+0xcac>
   1b7a4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b7a8:	ldr	r0, [r0]
   1b7ac:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b7b0:	add	r1, r0, #1
   1b7b4:	str	r1, [r2]
   1b7b8:	strb	r4, [r0]
   1b7bc:	ldr	r0, [fp, #-128]	; 0xffffff80
   1b7c0:	ldr	r2, [r8, #8]
   1b7c4:	cmp	r0, #0
   1b7c8:	beq	1b7e0 <argp_help@@Base+0xcd0>
   1b7cc:	movw	r0, #14984	; 0x3a88
   1b7d0:	movt	r0, #3
   1b7d4:	ldr	r0, [r0]
   1b7d8:	cmp	r0, #0
   1b7dc:	beq	1b6c4 <argp_help@@Base+0xbb4>
   1b7e0:	cmp	r2, #0
   1b7e4:	beq	1b6d0 <argp_help@@Base+0xbc0>
   1b7e8:	ldrb	r0, [r8, #12]
   1b7ec:	tst	r0, #1
   1b7f0:	bne	1b808 <argp_help@@Base+0xcf8>
   1b7f4:	movw	r1, #65040	; 0xfe10
   1b7f8:	mov	r0, sl
   1b7fc:	movt	r1, #1
   1b800:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1b804:	b	1b6d0 <argp_help@@Base+0xbc0>
   1b808:	movw	r1, #11349	; 0x2c55
   1b80c:	mov	r0, sl
   1b810:	movt	r1, #2
   1b814:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1b818:	b	1b6d0 <argp_help@@Base+0xbc0>
   1b81c:	ldrb	r0, [r8, #12]
   1b820:	movw	r9, #14984	; 0x3a88
   1b824:	movt	r9, #3
   1b828:	tst	r0, #8
   1b82c:	bne	1b8ec <argp_help@@Base+0xddc>
   1b830:	ldr	r1, [sl, #24]
   1b834:	ldr	r2, [sl, #28]
   1b838:	ldr	r0, [sl, #16]
   1b83c:	ldr	r4, [r9, #12]
   1b840:	sub	r1, r2, r1
   1b844:	cmp	r1, r0
   1b848:	bls	1b854 <argp_help@@Base+0xd44>
   1b84c:	mov	r0, sl
   1b850:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b854:	ldr	r0, [fp, #-104]	; 0xffffff98
   1b858:	str	r4, [sl, #12]
   1b85c:	ldr	r4, [r0, #4]
   1b860:	cmp	r4, #0
   1b864:	beq	1b9c4 <argp_help@@Base+0xeb4>
   1b868:	add	r5, r8, #12
   1b86c:	b	1b88c <argp_help@@Base+0xd7c>
   1b870:	movw	r1, #11359	; 0x2c5f
   1b874:	mov	r0, sl
   1b878:	movt	r1, #2
   1b87c:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1b880:	add	r5, r5, #24
   1b884:	subs	r4, r4, #1
   1b888:	beq	1b9c4 <argp_help@@Base+0xeb4>
   1b88c:	ldr	r0, [r5, #-12]
   1b890:	cmp	r0, #0
   1b894:	beq	1b880 <argp_help@@Base+0xd70>
   1b898:	ldrb	r0, [r5]
   1b89c:	tst	r0, #2
   1b8a0:	bne	1b880 <argp_help@@Base+0xd70>
   1b8a4:	ldr	r0, [r9, #12]
   1b8a8:	sub	r1, fp, #88	; 0x58
   1b8ac:	bl	1dc60 <argp_failure@@Base+0x1a10>
   1b8b0:	ldr	r2, [r5, #-12]
   1b8b4:	movw	r1, #11354	; 0x2c5a
   1b8b8:	mov	r0, sl
   1b8bc:	movt	r1, #2
   1b8c0:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1b8c4:	ldr	r2, [r8, #8]
   1b8c8:	cmp	r2, #0
   1b8cc:	beq	1b880 <argp_help@@Base+0xd70>
   1b8d0:	ldrb	r0, [r8, #12]
   1b8d4:	tst	r0, #1
   1b8d8:	beq	1b870 <argp_help@@Base+0xd60>
   1b8dc:	movw	r1, #11363	; 0x2c63
   1b8e0:	mov	r0, sl
   1b8e4:	movt	r1, #2
   1b8e8:	b	1b87c <argp_help@@Base+0xd6c>
   1b8ec:	ldr	r1, [sl, #24]
   1b8f0:	ldr	r2, [sl, #28]
   1b8f4:	ldr	r0, [sl, #16]
   1b8f8:	ldr	r4, [r9, #16]
   1b8fc:	sub	r1, r2, r1
   1b900:	cmp	r1, r0
   1b904:	bls	1b910 <argp_help@@Base+0xe00>
   1b908:	mov	r0, sl
   1b90c:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b910:	ldr	r0, [fp, #-104]	; 0xffffff98
   1b914:	str	r4, [sl, #12]
   1b918:	ldr	r6, [r0, #4]
   1b91c:	cmp	r6, #0
   1b920:	beq	1b9c4 <argp_help@@Base+0xeb4>
   1b924:	add	r4, r8, #12
   1b928:	b	1b954 <argp_help@@Base+0xe44>
   1b92c:	mov	r1, r5
   1b930:	mov	r2, r7
   1b934:	bl	11598 <memcpy@plt>
   1b938:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1b93c:	ldr	r0, [r1]
   1b940:	add	r0, r0, r7
   1b944:	str	r0, [r1]
   1b948:	add	r4, r4, #24
   1b94c:	subs	r6, r6, #1
   1b950:	beq	1b9c4 <argp_help@@Base+0xeb4>
   1b954:	ldr	r0, [r4, #-12]
   1b958:	cmp	r0, #0
   1b95c:	beq	1b948 <argp_help@@Base+0xe38>
   1b960:	ldrb	r0, [r4]
   1b964:	tst	r0, #2
   1b968:	bne	1b948 <argp_help@@Base+0xe38>
   1b96c:	ldr	r0, [r9, #16]
   1b970:	sub	r1, fp, #88	; 0x58
   1b974:	bl	1dc60 <argp_failure@@Base+0x1a10>
   1b978:	ldr	r5, [r4, #-12]
   1b97c:	mov	r0, r5
   1b980:	bl	116c4 <strlen@plt>
   1b984:	cmp	r0, #0
   1b988:	beq	1b948 <argp_help@@Base+0xe38>
   1b98c:	mov	r7, r0
   1b990:	ldr	r0, [sl, #28]
   1b994:	ldr	r1, [sl, #32]
   1b998:	add	r2, r0, r7
   1b99c:	cmp	r2, r1
   1b9a0:	bls	1b92c <argp_help@@Base+0xe1c>
   1b9a4:	mov	r0, sl
   1b9a8:	mov	r1, r7
   1b9ac:	bl	1fae8 <argp_failure@@Base+0x3898>
   1b9b0:	cmp	r0, #0
   1b9b4:	beq	1b948 <argp_help@@Base+0xe38>
   1b9b8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b9bc:	ldr	r0, [r0]
   1b9c0:	b	1b92c <argp_help@@Base+0xe1c>
   1b9c4:	ldr	r1, [sl, #24]
   1b9c8:	ldr	r2, [sl, #28]
   1b9cc:	ldr	r0, [sl, #16]
   1b9d0:	sub	r1, r2, r1
   1b9d4:	cmp	r1, r0
   1b9d8:	bls	1b9e4 <argp_help@@Base+0xed4>
   1b9dc:	mov	r0, sl
   1b9e0:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1b9e4:	mov	r0, #0
   1b9e8:	ldr	r5, [fp, #-104]	; 0xffffff98
   1b9ec:	str	r0, [sl, #4]
   1b9f0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1b9f4:	cmp	r0, #0
   1b9f8:	beq	1ba50 <argp_help@@Base+0xf40>
   1b9fc:	ldrb	r0, [r8, #12]
   1ba00:	tst	r0, #8
   1ba04:	bne	1ba30 <argp_help@@Base+0xf20>
   1ba08:	ldr	r4, [r8, #4]
   1ba0c:	sub	r0, r4, #1
   1ba10:	cmp	r0, #254	; 0xfe
   1ba14:	bhi	1ba30 <argp_help@@Base+0xf20>
   1ba18:	bl	116a0 <__ctype_b_loc@plt>
   1ba1c:	ldr	r0, [r0]
   1ba20:	add	r0, r0, r4, lsl #1
   1ba24:	ldrb	r0, [r0, #1]
   1ba28:	tst	r0, #64	; 0x40
   1ba2c:	bne	1bd70 <argp_help@@Base+0x1260>
   1ba30:	ldr	r0, [r8]
   1ba34:	cmp	r0, #0
   1ba38:	bne	1bd70 <argp_help@@Base+0x1260>
   1ba3c:	ldr	r1, [r5, #20]
   1ba40:	ldr	r0, [r8, #16]
   1ba44:	sub	r2, fp, #88	; 0x58
   1ba48:	bl	1de6c <argp_failure@@Base+0x1c1c>
   1ba4c:	b	1bd6c <argp_help@@Base+0x125c>
   1ba50:	ldr	r6, [r5, #20]
   1ba54:	ldr	r9, [r8, #16]
   1ba58:	cmp	r6, #0
   1ba5c:	mov	r7, r9
   1ba60:	beq	1ba9c <argp_help@@Base+0xf8c>
   1ba64:	ldr	r0, [r6, #20]
   1ba68:	mov	r7, r9
   1ba6c:	cmp	r0, #0
   1ba70:	beq	1ba9c <argp_help@@Base+0xf8c>
   1ba74:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1ba78:	ldr	r7, [r8, #4]
   1ba7c:	mov	r0, r6
   1ba80:	bl	18f84 <argp_parse@@Base+0xc68>
   1ba84:	ldr	r3, [r6, #20]
   1ba88:	mov	r2, r0
   1ba8c:	mov	r0, r7
   1ba90:	mov	r1, r9
   1ba94:	blx	r3
   1ba98:	mov	r7, r0
   1ba9c:	cmp	r7, #0
   1baa0:	beq	1bcfc <argp_help@@Base+0x11ec>
   1baa4:	ldrb	r0, [r7]
   1baa8:	cmp	r0, #0
   1baac:	beq	1bcec <argp_help@@Base+0x11dc>
   1bab0:	ldr	r1, [sl, #24]
   1bab4:	ldr	r2, [sl, #28]
   1bab8:	ldr	r0, [sl, #16]
   1babc:	mov	r8, r5
   1bac0:	sub	r1, r2, r1
   1bac4:	cmp	r1, r0
   1bac8:	bls	1bae4 <argp_help@@Base+0xfd4>
   1bacc:	mov	r0, sl
   1bad0:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1bad4:	ldr	r1, [sl, #24]
   1bad8:	ldr	r2, [sl, #28]
   1badc:	ldr	r0, [sl, #16]
   1bae0:	sub	r1, r2, r1
   1bae4:	movw	r2, #14984	; 0x3a88
   1bae8:	ldr	r5, [sl, #20]
   1baec:	cmp	r1, r0
   1baf0:	movt	r2, #3
   1baf4:	ldr	r4, [r2, #20]
   1baf8:	mov	r6, r4
   1bafc:	bls	1bb24 <argp_help@@Base+0x1014>
   1bb00:	mov	r0, sl
   1bb04:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1bb08:	movw	r0, #14984	; 0x3a88
   1bb0c:	ldr	r1, [sl, #24]
   1bb10:	ldr	r2, [sl, #28]
   1bb14:	movt	r0, #3
   1bb18:	ldr	r6, [r0, #20]
   1bb1c:	ldr	r0, [sl, #16]
   1bb20:	sub	r1, r2, r1
   1bb24:	bic	r5, r5, r5, asr #31
   1bb28:	str	r4, [sl, #4]
   1bb2c:	cmp	r1, r0
   1bb30:	mov	r4, r6
   1bb34:	bls	1bb4c <argp_help@@Base+0x103c>
   1bb38:	mov	r0, sl
   1bb3c:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1bb40:	movw	r0, #14984	; 0x3a88
   1bb44:	movt	r0, #3
   1bb48:	ldr	r4, [r0, #20]
   1bb4c:	add	r0, r4, #3
   1bb50:	str	r6, [sl, #12]
   1bb54:	cmp	r5, r0
   1bb58:	bls	1bba4 <argp_help@@Base+0x1094>
   1bb5c:	ldr	r0, [sl, #28]
   1bb60:	ldr	r1, [sl, #32]
   1bb64:	mov	r5, r8
   1bb68:	cmp	r0, r1
   1bb6c:	bcc	1bb8c <argp_help@@Base+0x107c>
   1bb70:	mov	r0, sl
   1bb74:	mov	r1, #1
   1bb78:	bl	1fae8 <argp_failure@@Base+0x3898>
   1bb7c:	cmp	r0, #0
   1bb80:	beq	1bc8c <argp_help@@Base+0x117c>
   1bb84:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bb88:	ldr	r0, [r0]
   1bb8c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bb90:	add	r1, r0, #1
   1bb94:	str	r1, [r2]
   1bb98:	mov	r1, #10
   1bb9c:	strb	r1, [r0]
   1bba0:	b	1bc8c <argp_help@@Base+0x117c>
   1bba4:	cmp	r5, r4
   1bba8:	bcs	1bc38 <argp_help@@Base+0x1128>
   1bbac:	ldr	r1, [sl, #24]
   1bbb0:	ldr	r2, [sl, #28]
   1bbb4:	ldr	r0, [sl, #16]
   1bbb8:	sub	r1, r2, r1
   1bbbc:	cmp	r1, r0
   1bbc0:	bls	1bbcc <argp_help@@Base+0x10bc>
   1bbc4:	mov	r0, sl
   1bbc8:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1bbcc:	ldr	r0, [sl, #20]
   1bbd0:	mov	r5, r8
   1bbd4:	cmp	r0, #0
   1bbd8:	subgt	r4, r4, r0
   1bbdc:	cmp	r4, #1
   1bbe0:	bge	1bc04 <argp_help@@Base+0x10f4>
   1bbe4:	b	1bc8c <argp_help@@Base+0x117c>
   1bbe8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bbec:	add	r1, r0, #1
   1bbf0:	str	r1, [r2]
   1bbf4:	mov	r1, #32
   1bbf8:	strb	r1, [r0]
   1bbfc:	cmp	r4, #0
   1bc00:	ble	1bc8c <argp_help@@Base+0x117c>
   1bc04:	ldr	r0, [sl, #28]
   1bc08:	ldr	r1, [sl, #32]
   1bc0c:	sub	r4, r4, #1
   1bc10:	cmp	r0, r1
   1bc14:	bcc	1bbe8 <argp_help@@Base+0x10d8>
   1bc18:	mov	r0, sl
   1bc1c:	mov	r1, #1
   1bc20:	bl	1fae8 <argp_failure@@Base+0x3898>
   1bc24:	cmp	r0, #0
   1bc28:	beq	1bbfc <argp_help@@Base+0x10ec>
   1bc2c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bc30:	ldr	r0, [r0]
   1bc34:	b	1bbe8 <argp_help@@Base+0x10d8>
   1bc38:	ldr	r0, [sl, #28]
   1bc3c:	ldr	r1, [sl, #32]
   1bc40:	mov	r5, r8
   1bc44:	add	r2, r0, #3
   1bc48:	cmp	r2, r1
   1bc4c:	bls	1bc6c <argp_help@@Base+0x115c>
   1bc50:	mov	r0, sl
   1bc54:	mov	r1, #3
   1bc58:	bl	1fae8 <argp_failure@@Base+0x3898>
   1bc5c:	cmp	r0, #0
   1bc60:	beq	1bc8c <argp_help@@Base+0x117c>
   1bc64:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bc68:	ldr	r0, [r0]
   1bc6c:	mov	r1, #32
   1bc70:	strb	r1, [r0, #2]
   1bc74:	movw	r1, #8224	; 0x2020
   1bc78:	strh	r1, [r0]
   1bc7c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1bc80:	ldr	r0, [r1]
   1bc84:	add	r0, r0, #3
   1bc88:	str	r0, [r1]
   1bc8c:	mov	r0, r7
   1bc90:	bl	116c4 <strlen@plt>
   1bc94:	cmp	r0, #0
   1bc98:	beq	1bcec <argp_help@@Base+0x11dc>
   1bc9c:	mov	r8, r0
   1bca0:	ldr	r0, [sl, #28]
   1bca4:	ldr	r1, [sl, #32]
   1bca8:	add	r2, r0, r8
   1bcac:	cmp	r2, r1
   1bcb0:	bls	1bcd0 <argp_help@@Base+0x11c0>
   1bcb4:	mov	r0, sl
   1bcb8:	mov	r1, r8
   1bcbc:	bl	1fae8 <argp_failure@@Base+0x3898>
   1bcc0:	cmp	r0, #0
   1bcc4:	beq	1bcec <argp_help@@Base+0x11dc>
   1bcc8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bccc:	ldr	r0, [r0]
   1bcd0:	mov	r1, r7
   1bcd4:	mov	r2, r8
   1bcd8:	bl	11598 <memcpy@plt>
   1bcdc:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1bce0:	ldr	r0, [r1]
   1bce4:	add	r0, r0, r8
   1bce8:	str	r0, [r1]
   1bcec:	cmp	r7, r9
   1bcf0:	beq	1bcfc <argp_help@@Base+0x11ec>
   1bcf4:	mov	r0, r7
   1bcf8:	bl	195f8 <argp_parse@@Base+0x12dc>
   1bcfc:	ldr	r2, [sl, #24]
   1bd00:	ldr	r0, [sl, #28]
   1bd04:	ldr	r1, [sl, #16]
   1bd08:	sub	r2, r0, r2
   1bd0c:	cmp	r2, r1
   1bd10:	bls	1bd20 <argp_help@@Base+0x1210>
   1bd14:	mov	r0, sl
   1bd18:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1bd1c:	ldr	r0, [sl, #28]
   1bd20:	mov	r1, #0
   1bd24:	movw	r9, #14984	; 0x3a88
   1bd28:	str	r1, [sl, #4]
   1bd2c:	movt	r9, #3
   1bd30:	ldr	r1, [sl, #32]
   1bd34:	cmp	r0, r1
   1bd38:	bcc	1bd58 <argp_help@@Base+0x1248>
   1bd3c:	mov	r0, sl
   1bd40:	mov	r1, #1
   1bd44:	bl	1fae8 <argp_failure@@Base+0x3898>
   1bd48:	cmp	r0, #0
   1bd4c:	beq	1bd6c <argp_help@@Base+0x125c>
   1bd50:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bd54:	ldr	r0, [r0]
   1bd58:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bd5c:	add	r1, r0, #1
   1bd60:	str	r1, [r2]
   1bd64:	mov	r1, #10
   1bd68:	strb	r1, [r0]
   1bd6c:	str	r5, [fp, #-48]	; 0xffffffd0
   1bd70:	ldr	r1, [sl, #24]
   1bd74:	ldr	r2, [sl, #28]
   1bd78:	ldr	r0, [sl, #16]
   1bd7c:	sub	r1, r2, r1
   1bd80:	cmp	r1, r0
   1bd84:	bls	1bda0 <argp_help@@Base+0x1290>
   1bd88:	mov	r0, sl
   1bd8c:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1bd90:	ldr	r1, [sl, #24]
   1bd94:	ldr	r2, [sl, #28]
   1bd98:	ldr	r0, [sl, #16]
   1bd9c:	sub	r1, r2, r1
   1bda0:	ldr	r2, [fp, #-124]	; 0xffffff84
   1bda4:	ldr	r4, [fp, #-92]	; 0xffffffa4
   1bda8:	cmp	r1, r0
   1bdac:	str	r2, [sl, #4]
   1bdb0:	bls	1b5ac <argp_help@@Base+0xa9c>
   1bdb4:	mov	r0, sl
   1bdb8:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1bdbc:	b	1b5ac <argp_help@@Base+0xa9c>
   1bdc0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1bdc4:	cmp	r0, #0
   1bdc8:	ldrne	r0, [r9, #4]
   1bdcc:	cmpne	r0, #0
   1bdd0:	bne	1bee0 <argp_help@@Base+0x13d0>
   1bdd4:	mov	r5, #1
   1bdd8:	tst	r4, #32
   1bddc:	beq	1be08 <argp_help@@Base+0x12f8>
   1bde0:	sub	sp, sp, #8
   1bde4:	mov	r0, #0
   1bde8:	mov	r2, #1
   1bdec:	mov	r3, r5
   1bdf0:	stm	sp, {r0, sl}
   1bdf4:	ldr	r0, [fp, #-108]	; 0xffffff94
   1bdf8:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1bdfc:	bl	1d240 <argp_failure@@Base+0xff0>
   1be00:	add	sp, sp, #8
   1be04:	orr	r5, r0, r5
   1be08:	tst	r4, #64	; 0x40
   1be0c:	beq	1be78 <argp_help@@Base+0x1368>
   1be10:	movw	r4, #15276	; 0x3bac
   1be14:	movt	r4, #3
   1be18:	ldr	r0, [r4]
   1be1c:	cmp	r0, #0
   1be20:	beq	1be78 <argp_help@@Base+0x1368>
   1be24:	cmp	r5, #0
   1be28:	beq	1be64 <argp_help@@Base+0x1354>
   1be2c:	ldr	r0, [sl, #28]
   1be30:	ldr	r1, [sl, #32]
   1be34:	cmp	r0, r1
   1be38:	bcc	1be54 <argp_help@@Base+0x1344>
   1be3c:	mov	r0, sl
   1be40:	mov	r1, #1
   1be44:	bl	1fae8 <argp_failure@@Base+0x3898>
   1be48:	cmp	r0, #0
   1be4c:	beq	1be64 <argp_help@@Base+0x1354>
   1be50:	ldr	r0, [sl, #28]
   1be54:	add	r1, r0, #1
   1be58:	str	r1, [sl, #28]
   1be5c:	mov	r1, #10
   1be60:	strb	r1, [r0]
   1be64:	ldr	r2, [r4]
   1be68:	movw	r1, #10709	; 0x29d5
   1be6c:	mov	r0, sl
   1be70:	movt	r1, #2
   1be74:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1be78:	ldr	r0, [fp, #-132]	; 0xffffff7c
   1be7c:	bl	115ec <funlockfile@plt>
   1be80:	ldr	r5, [fp, #-112]	; 0xffffff90
   1be84:	cmp	r5, #0
   1be88:	beq	1bed0 <argp_help@@Base+0x13c0>
   1be8c:	ldr	r0, [r5, #12]
   1be90:	cmp	r0, #0
   1be94:	beq	1beac <argp_help@@Base+0x139c>
   1be98:	ldr	r4, [r0, #24]
   1be9c:	bl	195f8 <argp_parse@@Base+0x12dc>
   1bea0:	cmp	r4, #0
   1bea4:	mov	r0, r4
   1bea8:	bne	1be98 <argp_help@@Base+0x1388>
   1beac:	ldr	r0, [r5, #4]
   1beb0:	cmp	r0, #0
   1beb4:	beq	1bec8 <argp_help@@Base+0x13b8>
   1beb8:	ldr	r0, [r5]
   1bebc:	bl	195f8 <argp_parse@@Base+0x12dc>
   1bec0:	ldr	r0, [r5, #8]
   1bec4:	bl	195f8 <argp_parse@@Base+0x12dc>
   1bec8:	mov	r0, r5
   1becc:	bl	195f8 <argp_parse@@Base+0x12dc>
   1bed0:	mov	r0, sl
   1bed4:	bl	1f574 <argp_failure@@Base+0x3324>
   1bed8:	sub	sp, fp, #28
   1bedc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bee0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1bee4:	movw	r5, #11233	; 0x2be1
   1bee8:	movt	r5, #2
   1beec:	cmp	r0, #0
   1bef0:	beq	1bf40 <argp_help@@Base+0x1430>
   1bef4:	ldr	r6, [r0]
   1bef8:	cmp	r6, #0
   1befc:	beq	1bf40 <argp_help@@Base+0x1430>
   1bf00:	ldr	r0, [r6, #20]
   1bf04:	cmp	r0, #0
   1bf08:	beq	1bf40 <argp_help@@Base+0x1430>
   1bf0c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1bf10:	mov	r0, r6
   1bf14:	bl	18f84 <argp_parse@@Base+0xc68>
   1bf18:	ldr	r3, [r6, #20]
   1bf1c:	movw	r1, #11233	; 0x2be1
   1bf20:	mov	r2, r0
   1bf24:	movw	r0, #5
   1bf28:	movt	r0, #512	; 0x200
   1bf2c:	movt	r1, #2
   1bf30:	blx	r3
   1bf34:	mov	r5, r0
   1bf38:	cmp	r0, #0
   1bf3c:	beq	1bdd4 <argp_help@@Base+0x12c4>
   1bf40:	ldrb	r0, [r5]
   1bf44:	cmp	r0, #0
   1bf48:	beq	1c02c <argp_help@@Base+0x151c>
   1bf4c:	ldr	r0, [sl, #28]
   1bf50:	ldr	r1, [sl, #32]
   1bf54:	cmp	r0, r1
   1bf58:	bcc	1bf78 <argp_help@@Base+0x1468>
   1bf5c:	mov	r0, sl
   1bf60:	mov	r1, #1
   1bf64:	bl	1fae8 <argp_failure@@Base+0x3898>
   1bf68:	cmp	r0, #0
   1bf6c:	beq	1bf8c <argp_help@@Base+0x147c>
   1bf70:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bf74:	ldr	r0, [r0]
   1bf78:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bf7c:	add	r1, r0, #1
   1bf80:	str	r1, [r2]
   1bf84:	mov	r1, #10
   1bf88:	strb	r1, [r0]
   1bf8c:	mov	r0, r5
   1bf90:	bl	116c4 <strlen@plt>
   1bf94:	cmp	r0, #0
   1bf98:	beq	1bfec <argp_help@@Base+0x14dc>
   1bf9c:	mov	r6, r0
   1bfa0:	ldr	r0, [sl, #28]
   1bfa4:	ldr	r1, [sl, #32]
   1bfa8:	add	r2, r0, r6
   1bfac:	cmp	r2, r1
   1bfb0:	bls	1bfd0 <argp_help@@Base+0x14c0>
   1bfb4:	mov	r0, sl
   1bfb8:	mov	r1, r6
   1bfbc:	bl	1fae8 <argp_failure@@Base+0x3898>
   1bfc0:	cmp	r0, #0
   1bfc4:	beq	1bfec <argp_help@@Base+0x14dc>
   1bfc8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bfcc:	ldr	r0, [r0]
   1bfd0:	mov	r1, r5
   1bfd4:	mov	r2, r6
   1bfd8:	bl	11598 <memcpy@plt>
   1bfdc:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1bfe0:	ldr	r0, [r1]
   1bfe4:	add	r0, r0, r6
   1bfe8:	str	r0, [r1]
   1bfec:	ldr	r0, [sl, #28]
   1bff0:	ldr	r1, [sl, #32]
   1bff4:	cmp	r0, r1
   1bff8:	bcc	1c018 <argp_help@@Base+0x1508>
   1bffc:	mov	r0, sl
   1c000:	mov	r1, #1
   1c004:	bl	1fae8 <argp_failure@@Base+0x3898>
   1c008:	cmp	r0, #0
   1c00c:	beq	1c02c <argp_help@@Base+0x151c>
   1c010:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c014:	ldr	r0, [r0]
   1c018:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1c01c:	add	r1, r0, #1
   1c020:	str	r1, [r2]
   1c024:	mov	r1, #10
   1c028:	strb	r1, [r0]
   1c02c:	movw	r0, #11233	; 0x2be1
   1c030:	movt	r0, #2
   1c034:	cmp	r5, r0
   1c038:	beq	1bdd4 <argp_help@@Base+0x12c4>
   1c03c:	mov	r0, r5
   1c040:	bl	195f8 <argp_parse@@Base+0x12dc>
   1c044:	b	1bdd4 <argp_help@@Base+0x12c4>
   1c048:	add	r0, r0, #112	; 0x70
   1c04c:	b	1b06c <argp_help@@Base+0x55c>

0001c050 <argp_state_help@@Base>:
   1c050:	push	{r4, r5, fp, lr}
   1c054:	add	fp, sp, #8
   1c058:	sub	sp, sp, #8
   1c05c:	mov	r4, r2
   1c060:	mov	r2, r1
   1c064:	cmp	r0, #0
   1c068:	beq	1c0b4 <argp_state_help@@Base+0x64>
   1c06c:	cmp	r2, #0
   1c070:	beq	1c0ec <argp_state_help@@Base+0x9c>
   1c074:	ldr	r1, [r0, #16]
   1c078:	mov	r5, r0
   1c07c:	ands	r0, r1, #2
   1c080:	bne	1c0ec <argp_state_help@@Base+0x9c>
   1c084:	ldr	r3, [r5, #40]	; 0x28
   1c088:	ldr	r0, [r5]
   1c08c:	and	r1, r1, #64	; 0x40
   1c090:	orr	r4, r4, r1, lsl #1
   1c094:	mov	r1, r5
   1c098:	str	r3, [sp]
   1c09c:	mov	r3, r4
   1c0a0:	bl	1ab3c <argp_help@@Base+0x2c>
   1c0a4:	ldrb	r0, [r5, #16]
   1c0a8:	tst	r0, #32
   1c0ac:	beq	1c0dc <argp_state_help@@Base+0x8c>
   1c0b0:	b	1c0ec <argp_state_help@@Base+0x9c>
   1c0b4:	cmp	r2, #0
   1c0b8:	beq	1c0ec <argp_state_help@@Base+0x9c>
   1c0bc:	movw	r0, #15048	; 0x3ac8
   1c0c0:	mov	r1, #0
   1c0c4:	mov	r3, r4
   1c0c8:	movt	r0, #3
   1c0cc:	ldr	r0, [r0]
   1c0d0:	str	r0, [sp]
   1c0d4:	mov	r0, #0
   1c0d8:	bl	1ab3c <argp_help@@Base+0x2c>
   1c0dc:	tst	r4, #256	; 0x100
   1c0e0:	bne	1c0f4 <argp_state_help@@Base+0xa4>
   1c0e4:	tst	r4, #512	; 0x200
   1c0e8:	bne	1c104 <argp_state_help@@Base+0xb4>
   1c0ec:	sub	sp, fp, #8
   1c0f0:	pop	{r4, r5, fp, pc}
   1c0f4:	movw	r0, #15040	; 0x3ac0
   1c0f8:	movt	r0, #3
   1c0fc:	ldr	r0, [r0]
   1c100:	bl	116ac <exit@plt>
   1c104:	mov	r0, #0
   1c108:	bl	116ac <exit@plt>

0001c10c <argp_error@@Base>:
   1c10c:	sub	sp, sp, #8
   1c110:	push	{r4, r5, r6, sl, fp, lr}
   1c114:	add	fp, sp, #16
   1c118:	sub	sp, sp, #8
   1c11c:	mov	r6, r1
   1c120:	mov	r4, r0
   1c124:	cmp	r0, #0
   1c128:	str	r2, [fp, #8]
   1c12c:	str	r3, [fp, #12]
   1c130:	beq	1c148 <argp_error@@Base+0x3c>
   1c134:	ldrb	r0, [r4, #16]
   1c138:	tst	r0, #2
   1c13c:	bne	1c210 <argp_error@@Base+0x104>
   1c140:	add	r0, r4, #44	; 0x2c
   1c144:	b	1c150 <argp_error@@Base+0x44>
   1c148:	movw	r0, #15056	; 0x3ad0
   1c14c:	movt	r0, #3
   1c150:	ldr	r5, [r0]
   1c154:	cmp	r5, #0
   1c158:	beq	1c210 <argp_error@@Base+0x104>
   1c15c:	mov	r0, r5
   1c160:	bl	117b4 <flockfile@plt>
   1c164:	add	r0, fp, #8
   1c168:	cmp	r4, #0
   1c16c:	mov	r1, r5
   1c170:	str	r0, [sp, #4]
   1c174:	movw	r0, #15048	; 0x3ac8
   1c178:	movt	r0, #3
   1c17c:	addne	r0, r4, #40	; 0x28
   1c180:	ldr	r0, [r0]
   1c184:	bl	114f0 <fputs_unlocked@plt>
   1c188:	ldr	r0, [r5, #20]
   1c18c:	ldr	r1, [r5, #24]
   1c190:	cmp	r0, r1
   1c194:	bcs	1c220 <argp_error@@Base+0x114>
   1c198:	add	r1, r0, #1
   1c19c:	str	r1, [r5, #20]
   1c1a0:	mov	r1, #58	; 0x3a
   1c1a4:	strb	r1, [r0]
   1c1a8:	ldr	r0, [r5, #20]
   1c1ac:	ldr	r1, [r5, #24]
   1c1b0:	cmp	r0, r1
   1c1b4:	bcs	1c230 <argp_error@@Base+0x124>
   1c1b8:	add	r1, r0, #1
   1c1bc:	str	r1, [r5, #20]
   1c1c0:	mov	r1, #32
   1c1c4:	strb	r1, [r0]
   1c1c8:	ldr	r2, [sp, #4]
   1c1cc:	mov	r0, r5
   1c1d0:	mov	r1, r6
   1c1d4:	bl	11784 <vfprintf@plt>
   1c1d8:	ldr	r0, [r5, #20]
   1c1dc:	ldr	r1, [r5, #24]
   1c1e0:	cmp	r0, r1
   1c1e4:	bcs	1c240 <argp_error@@Base+0x134>
   1c1e8:	add	r1, r0, #1
   1c1ec:	str	r1, [r5, #20]
   1c1f0:	mov	r1, #10
   1c1f4:	strb	r1, [r0]
   1c1f8:	mov	r0, r4
   1c1fc:	mov	r1, r5
   1c200:	mov	r2, #260	; 0x104
   1c204:	bl	1c050 <argp_state_help@@Base>
   1c208:	mov	r0, r5
   1c20c:	bl	115ec <funlockfile@plt>
   1c210:	sub	sp, fp, #16
   1c214:	pop	{r4, r5, r6, sl, fp, lr}
   1c218:	add	sp, sp, #8
   1c21c:	bx	lr
   1c220:	mov	r0, r5
   1c224:	mov	r1, #58	; 0x3a
   1c228:	bl	11760 <__overflow@plt>
   1c22c:	b	1c1a8 <argp_error@@Base+0x9c>
   1c230:	mov	r0, r5
   1c234:	mov	r1, #32
   1c238:	bl	11760 <__overflow@plt>
   1c23c:	b	1c1c8 <argp_error@@Base+0xbc>
   1c240:	mov	r0, r5
   1c244:	mov	r1, #10
   1c248:	bl	11760 <__overflow@plt>
   1c24c:	b	1c1f8 <argp_error@@Base+0xec>

0001c250 <argp_failure@@Base>:
   1c250:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c254:	add	fp, sp, #24
   1c258:	sub	sp, sp, #200	; 0xc8
   1c25c:	mov	r4, r3
   1c260:	mov	r7, r2
   1c264:	mov	r8, r1
   1c268:	mov	r5, r0
   1c26c:	cmp	r0, #0
   1c270:	beq	1c288 <argp_failure@@Base+0x38>
   1c274:	ldrb	r0, [r5, #16]
   1c278:	tst	r0, #2
   1c27c:	bne	1c3ec <argp_failure@@Base+0x19c>
   1c280:	add	r0, r5, #44	; 0x2c
   1c284:	b	1c290 <argp_failure@@Base+0x40>
   1c288:	movw	r0, #15056	; 0x3ad0
   1c28c:	movt	r0, #3
   1c290:	ldr	r6, [r0]
   1c294:	cmp	r6, #0
   1c298:	beq	1c3ec <argp_failure@@Base+0x19c>
   1c29c:	mov	r0, r6
   1c2a0:	bl	117b4 <flockfile@plt>
   1c2a4:	movw	r0, #15048	; 0x3ac8
   1c2a8:	cmp	r5, #0
   1c2ac:	mov	r1, r6
   1c2b0:	movt	r0, #3
   1c2b4:	addne	r0, r5, #40	; 0x28
   1c2b8:	ldr	r0, [r0]
   1c2bc:	bl	114f0 <fputs_unlocked@plt>
   1c2c0:	cmp	r4, #0
   1c2c4:	beq	1c320 <argp_failure@@Base+0xd0>
   1c2c8:	add	r0, fp, #8
   1c2cc:	str	r0, [sp]
   1c2d0:	ldr	r0, [r6, #20]
   1c2d4:	ldr	r1, [r6, #24]
   1c2d8:	cmp	r0, r1
   1c2dc:	bcs	1c404 <argp_failure@@Base+0x1b4>
   1c2e0:	add	r1, r0, #1
   1c2e4:	str	r1, [r6, #20]
   1c2e8:	mov	r1, #58	; 0x3a
   1c2ec:	strb	r1, [r0]
   1c2f0:	ldr	r0, [r6, #20]
   1c2f4:	ldr	r1, [r6, #24]
   1c2f8:	cmp	r0, r1
   1c2fc:	bcs	1c414 <argp_failure@@Base+0x1c4>
   1c300:	add	r1, r0, #1
   1c304:	str	r1, [r6, #20]
   1c308:	mov	r1, #32
   1c30c:	strb	r1, [r0]
   1c310:	ldr	r2, [sp]
   1c314:	mov	r0, r6
   1c318:	mov	r1, r4
   1c31c:	bl	11784 <vfprintf@plt>
   1c320:	cmp	r7, #0
   1c324:	beq	1c3a4 <argp_failure@@Base+0x154>
   1c328:	ldr	r0, [r6, #20]
   1c32c:	ldr	r1, [r6, #24]
   1c330:	cmp	r0, r1
   1c334:	bcs	1c424 <argp_failure@@Base+0x1d4>
   1c338:	add	r1, r0, #1
   1c33c:	str	r1, [r6, #20]
   1c340:	mov	r1, #58	; 0x3a
   1c344:	strb	r1, [r0]
   1c348:	ldr	r0, [r6, #20]
   1c34c:	ldr	r1, [r6, #24]
   1c350:	cmp	r0, r1
   1c354:	bcs	1c434 <argp_failure@@Base+0x1e4>
   1c358:	add	r1, r0, #1
   1c35c:	str	r1, [r6, #20]
   1c360:	mov	r1, #32
   1c364:	strb	r1, [r0]
   1c368:	mov	r1, sp
   1c36c:	mov	r0, r7
   1c370:	mov	r2, #200	; 0xc8
   1c374:	bl	11700 <strerror_r@plt>
   1c378:	cmp	r0, #0
   1c37c:	bne	1c39c <argp_failure@@Base+0x14c>
   1c380:	mov	r0, r7
   1c384:	bl	11670 <strerror@plt>
   1c388:	mov	r1, r0
   1c38c:	movw	r0, #10613	; 0x2975
   1c390:	cmp	r1, #0
   1c394:	movt	r0, #2
   1c398:	movne	r0, r1
   1c39c:	mov	r1, r6
   1c3a0:	bl	114f0 <fputs_unlocked@plt>
   1c3a4:	ldr	r0, [r6, #20]
   1c3a8:	ldr	r1, [r6, #24]
   1c3ac:	cmp	r0, r1
   1c3b0:	bcs	1c3f4 <argp_failure@@Base+0x1a4>
   1c3b4:	add	r1, r0, #1
   1c3b8:	str	r1, [r6, #20]
   1c3bc:	mov	r1, #10
   1c3c0:	strb	r1, [r0]
   1c3c4:	mov	r0, r6
   1c3c8:	bl	115ec <funlockfile@plt>
   1c3cc:	cmp	r8, #0
   1c3d0:	beq	1c3ec <argp_failure@@Base+0x19c>
   1c3d4:	cmp	r5, #0
   1c3d8:	ldrbne	r0, [r5, #16]
   1c3dc:	tstne	r0, #32
   1c3e0:	bne	1c3ec <argp_failure@@Base+0x19c>
   1c3e4:	mov	r0, r8
   1c3e8:	bl	116ac <exit@plt>
   1c3ec:	sub	sp, fp, #24
   1c3f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c3f4:	mov	r0, r6
   1c3f8:	mov	r1, #10
   1c3fc:	bl	11760 <__overflow@plt>
   1c400:	b	1c3c4 <argp_failure@@Base+0x174>
   1c404:	mov	r0, r6
   1c408:	mov	r1, #58	; 0x3a
   1c40c:	bl	11760 <__overflow@plt>
   1c410:	b	1c2f0 <argp_failure@@Base+0xa0>
   1c414:	mov	r0, r6
   1c418:	mov	r1, #32
   1c41c:	bl	11760 <__overflow@plt>
   1c420:	b	1c310 <argp_failure@@Base+0xc0>
   1c424:	mov	r0, r6
   1c428:	mov	r1, #58	; 0x3a
   1c42c:	bl	11760 <__overflow@plt>
   1c430:	b	1c348 <argp_failure@@Base+0xf8>
   1c434:	mov	r0, r6
   1c438:	mov	r1, #32
   1c43c:	bl	11760 <__overflow@plt>
   1c440:	b	1c368 <argp_failure@@Base+0x118>
   1c444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c448:	add	fp, sp, #28
   1c44c:	sub	sp, sp, #44	; 0x2c
   1c450:	ldr	r4, [r0]
   1c454:	ldr	r7, [r0, #16]
   1c458:	mov	r8, r0
   1c45c:	mov	r0, #16
   1c460:	mov	sl, r1
   1c464:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1c468:	cmp	r0, #0
   1c46c:	beq	1caa4 <argp_failure@@Base+0x854>
   1c470:	mov	r9, r0
   1c474:	mov	r0, #0
   1c478:	cmp	r4, #0
   1c47c:	str	r8, [sp, #32]
   1c480:	mov	r1, r9
   1c484:	str	r9, [fp, #-32]	; 0xffffffe0
   1c488:	str	r0, [r1, #12]!
   1c48c:	str	r1, [sp, #12]
   1c490:	str	r0, [r1, #-8]
   1c494:	beq	1c6ec <argp_failure@@Base+0x49c>
   1c498:	ldrb	r0, [r4, #12]
   1c49c:	str	r7, [sp, #8]
   1c4a0:	tst	r0, #4
   1c4a4:	bne	1cabc <argp_failure@@Base+0x86c>
   1c4a8:	add	r5, r4, #12
   1c4ac:	mov	r6, #0
   1c4b0:	mov	r9, #0
   1c4b4:	b	1c4bc <argp_failure@@Base+0x26c>
   1c4b8:	add	r5, r5, #24
   1c4bc:	ldr	r7, [r5, #-8]
   1c4c0:	cmp	r7, #0
   1c4c4:	bne	1c4ec <argp_failure@@Base+0x29c>
   1c4c8:	ldr	r0, [r5, #-12]
   1c4cc:	cmp	r0, #0
   1c4d0:	bne	1c4ec <argp_failure@@Base+0x29c>
   1c4d4:	ldr	r0, [r5, #4]
   1c4d8:	cmp	r0, #0
   1c4dc:	bne	1c4ec <argp_failure@@Base+0x29c>
   1c4e0:	ldr	r0, [r5, #8]
   1c4e4:	cmp	r0, #0
   1c4e8:	beq	1c534 <argp_failure@@Base+0x2e4>
   1c4ec:	ldr	r0, [r5]
   1c4f0:	tst	r0, #4
   1c4f4:	bne	1c504 <argp_failure@@Base+0x2b4>
   1c4f8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c4fc:	add	r6, r6, #1
   1c500:	str	r6, [r1, #4]
   1c504:	sub	r1, r7, #1
   1c508:	cmp	r1, #254	; 0xfe
   1c50c:	bhi	1c4b8 <argp_failure@@Base+0x268>
   1c510:	ands	r0, r0, #8
   1c514:	bne	1c4b8 <argp_failure@@Base+0x268>
   1c518:	bl	116a0 <__ctype_b_loc@plt>
   1c51c:	ldr	r0, [r0]
   1c520:	add	r0, r0, r7, lsl #1
   1c524:	ldrb	r0, [r0, #1]
   1c528:	tst	r0, #64	; 0x40
   1c52c:	addne	r9, r9, #1
   1c530:	b	1c4b8 <argp_failure@@Base+0x268>
   1c534:	rsb	r0, r6, r6, lsl #3
   1c538:	lsl	r0, r0, #2
   1c53c:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1c540:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c544:	mov	r5, r0
   1c548:	str	r0, [r1]
   1c54c:	add	r0, r9, #1
   1c550:	mov	r8, r1
   1c554:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1c558:	cmp	r5, #0
   1c55c:	str	r0, [r8, #8]
   1c560:	movne	r7, r0
   1c564:	cmpne	r0, #0
   1c568:	bne	1c58c <argp_failure@@Base+0x33c>
   1c56c:	movw	r0, #11013	; 0x2b05
   1c570:	movw	r1, #10921	; 0x2aa9
   1c574:	movw	r3, #10933	; 0x2ab5
   1c578:	movw	r2, #474	; 0x1da
   1c57c:	movt	r0, #2
   1c580:	movt	r1, #2
   1c584:	movt	r3, #2
   1c588:	bl	11844 <__assert_fail@plt>
   1c58c:	movw	r0, #37450	; 0x924a
   1c590:	movt	r0, #2340	; 0x924
   1c594:	cmp	r6, r0
   1c598:	bcs	1cad4 <argp_failure@@Base+0x884>
   1c59c:	mov	r9, #0
   1c5a0:	mov	r0, #0
   1c5a4:	b	1c5b4 <argp_failure@@Base+0x364>
   1c5a8:	mov	r4, r0
   1c5ac:	add	r5, r5, #28
   1c5b0:	mov	r0, r8
   1c5b4:	ldr	r1, [r4, #4]
   1c5b8:	cmp	r1, #0
   1c5bc:	bne	1c5e4 <argp_failure@@Base+0x394>
   1c5c0:	ldr	r2, [r4]
   1c5c4:	cmp	r2, #0
   1c5c8:	bne	1c5e4 <argp_failure@@Base+0x394>
   1c5cc:	ldr	r2, [r4, #16]
   1c5d0:	cmp	r2, #0
   1c5d4:	bne	1c5e4 <argp_failure@@Base+0x394>
   1c5d8:	ldr	r2, [r4, #20]
   1c5dc:	cmp	r2, #0
   1c5e0:	beq	1c6d8 <argp_failure@@Base+0x488>
   1c5e4:	stm	r5, {r4, r9}
   1c5e8:	str	r7, [r5, #8]
   1c5ec:	ldr	r8, [r4, #20]
   1c5f0:	cmp	r8, #0
   1c5f4:	bne	1c610 <argp_failure@@Base+0x3c0>
   1c5f8:	ldr	r2, [r4]
   1c5fc:	cmp	r2, #0
   1c600:	bne	1c60c <argp_failure@@Base+0x3bc>
   1c604:	cmp	r1, #0
   1c608:	addeq	r0, r0, #1
   1c60c:	mov	r8, r0
   1c610:	ldr	r0, [sp, #32]
   1c614:	mov	r1, #0
   1c618:	str	r8, [r5, #12]
   1c61c:	str	sl, [r5, #16]
   1c620:	str	r0, [r5, #20]
   1c624:	add	r0, r1, #1
   1c628:	str	r0, [r5, #4]
   1c62c:	ldrb	r0, [r4, #12]
   1c630:	tst	r0, #8
   1c634:	bne	1c68c <argp_failure@@Base+0x43c>
   1c638:	ldr	r6, [r4, #4]
   1c63c:	sub	r0, r6, #1
   1c640:	cmp	r0, #254	; 0xfe
   1c644:	bhi	1c68c <argp_failure@@Base+0x43c>
   1c648:	bl	116a0 <__ctype_b_loc@plt>
   1c64c:	ldr	r0, [r0]
   1c650:	add	r0, r0, r6, lsl #1
   1c654:	ldrb	r0, [r0, #1]
   1c658:	tst	r0, #64	; 0x40
   1c65c:	beq	1c68c <argp_failure@@Base+0x43c>
   1c660:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c664:	ldr	r0, [r0, #8]
   1c668:	cmp	r0, r7
   1c66c:	bcs	1c688 <argp_failure@@Base+0x438>
   1c670:	ldrb	r1, [r0], #1
   1c674:	uxtb	r2, r6
   1c678:	cmp	r1, r2
   1c67c:	beq	1c68c <argp_failure@@Base+0x43c>
   1c680:	cmp	r7, r0
   1c684:	bne	1c670 <argp_failure@@Base+0x420>
   1c688:	strb	r6, [r7], #1
   1c68c:	ldr	r1, [r4, #28]
   1c690:	add	r0, r4, #24
   1c694:	cmp	r1, #0
   1c698:	bne	1c6c0 <argp_failure@@Base+0x470>
   1c69c:	ldr	r1, [r0]
   1c6a0:	cmp	r1, #0
   1c6a4:	bne	1c6c0 <argp_failure@@Base+0x470>
   1c6a8:	ldr	r1, [r4, #40]	; 0x28
   1c6ac:	cmp	r1, #0
   1c6b0:	bne	1c6c0 <argp_failure@@Base+0x470>
   1c6b4:	ldr	r1, [r4, #44]	; 0x2c
   1c6b8:	cmp	r1, #0
   1c6bc:	beq	1c5a8 <argp_failure@@Base+0x358>
   1c6c0:	ldrb	r1, [r4, #36]	; 0x24
   1c6c4:	tst	r1, #4
   1c6c8:	beq	1c5a8 <argp_failure@@Base+0x358>
   1c6cc:	ldr	r1, [r5, #4]
   1c6d0:	mov	r4, r0
   1c6d4:	b	1c624 <argp_failure@@Base+0x3d4>
   1c6d8:	mov	r0, #0
   1c6dc:	ldr	r8, [sp, #32]
   1c6e0:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1c6e4:	strb	r0, [r7]
   1c6e8:	ldr	r7, [sp, #8]
   1c6ec:	cmp	r7, #0
   1c6f0:	beq	1ca78 <argp_failure@@Base+0x828>
   1c6f4:	ldr	r0, [r7]
   1c6f8:	cmp	r0, #0
   1c6fc:	beq	1ca78 <argp_failure@@Base+0x828>
   1c700:	str	sl, [sp]
   1c704:	b	1c73c <argp_failure@@Base+0x4ec>
   1c708:	ldr	r5, [sp, #20]
   1c70c:	mov	r9, r6
   1c710:	ldr	r1, [r5]
   1c714:	ldr	r2, [r5, #8]
   1c718:	str	r1, [r6]
   1c71c:	stmib	r6, {r0, r2}
   1c720:	mov	r0, #0
   1c724:	str	r0, [r5, #4]
   1c728:	mov	r0, r5
   1c72c:	bl	195f8 <argp_parse@@Base+0x12dc>
   1c730:	ldr	r0, [r7, #16]!
   1c734:	cmp	r0, #0
   1c738:	beq	1ca78 <argp_failure@@Base+0x828>
   1c73c:	ldr	r4, [r7, #12]
   1c740:	cmp	r4, #0
   1c744:	beq	1c750 <argp_failure@@Base+0x500>
   1c748:	ldr	r5, [r7, #8]
   1c74c:	b	1c760 <argp_failure@@Base+0x510>
   1c750:	ldr	r5, [r7, #8]
   1c754:	mov	r1, sl
   1c758:	cmp	r5, #0
   1c75c:	beq	1c7b8 <argp_failure@@Base+0x568>
   1c760:	ldr	r6, [r8, #16]
   1c764:	mov	r0, #28
   1c768:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1c76c:	mov	r1, r0
   1c770:	cmp	r0, #0
   1c774:	beq	1c7b8 <argp_failure@@Base+0x568>
   1c778:	sub	r0, r7, r6
   1c77c:	cmp	sl, #0
   1c780:	str	r5, [r1]
   1c784:	asr	r0, r0, #4
   1c788:	stmib	r1, {r0, r4, sl}
   1c78c:	str	r8, [r1, #16]
   1c790:	beq	1c7a0 <argp_failure@@Base+0x550>
   1c794:	ldr	r0, [sl, #20]
   1c798:	add	r0, r0, #1
   1c79c:	b	1c7a4 <argp_failure@@Base+0x554>
   1c7a0:	mov	r0, #0
   1c7a4:	ldr	r3, [sp, #12]
   1c7a8:	str	r0, [r1, #20]
   1c7ac:	ldr	r2, [r3]
   1c7b0:	str	r1, [r3]
   1c7b4:	str	r2, [r1, #24]
   1c7b8:	ldr	r0, [r7]
   1c7bc:	bl	1c444 <argp_failure@@Base+0x1f4>
   1c7c0:	ldr	r1, [sp, #12]
   1c7c4:	mov	r5, r0
   1c7c8:	ldr	r2, [r1]
   1c7cc:	mov	r0, r1
   1c7d0:	add	r1, r2, #24
   1c7d4:	cmp	r2, #0
   1c7d8:	bne	1c7c8 <argp_failure@@Base+0x578>
   1c7dc:	ldr	r1, [r5, #12]
   1c7e0:	str	r1, [r0]
   1c7e4:	mov	r0, #0
   1c7e8:	str	r0, [r5, #12]
   1c7ec:	ldr	r0, [r5, #4]
   1c7f0:	cmp	r0, #0
   1c7f4:	beq	1c728 <argp_failure@@Base+0x4d8>
   1c7f8:	mov	r6, r9
   1c7fc:	ldr	r9, [r9, #4]
   1c800:	str	r5, [sp, #20]
   1c804:	cmp	r9, #0
   1c808:	beq	1c708 <argp_failure@@Base+0x4b8>
   1c80c:	add	r4, r9, r0
   1c810:	rsb	r0, r4, r4, lsl #3
   1c814:	lsl	r0, r0, #2
   1c818:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1c81c:	ldr	r5, [r6, #8]
   1c820:	str	r0, [sp, #16]
   1c824:	mov	r8, r6
   1c828:	mov	r0, r5
   1c82c:	bl	116c4 <strlen@plt>
   1c830:	mov	r6, r0
   1c834:	ldr	r0, [sp, #20]
   1c838:	ldr	r0, [r0, #8]
   1c83c:	bl	116c4 <strlen@plt>
   1c840:	add	r0, r6, r0
   1c844:	str	r6, [sp, #24]
   1c848:	add	r0, r0, #1
   1c84c:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1c850:	ldr	r1, [sp, #16]
   1c854:	cmp	r1, #0
   1c858:	cmpne	r0, #0
   1c85c:	beq	1ca84 <argp_failure@@Base+0x834>
   1c860:	str	r0, [sp, #28]
   1c864:	movw	r0, #37450	; 0x924a
   1c868:	str	r4, [sp, #4]
   1c86c:	movt	r0, #2340	; 0x924
   1c870:	cmp	r4, r0
   1c874:	bcs	1caec <argp_failure@@Base+0x89c>
   1c878:	ldr	r1, [r8]
   1c87c:	ldr	r8, [sp, #16]
   1c880:	rsb	r4, r9, r9, lsl #3
   1c884:	lsl	r2, r4, #2
   1c888:	mov	r0, r8
   1c88c:	bl	11598 <memcpy@plt>
   1c890:	ldr	r2, [sp, #20]
   1c894:	add	r0, r8, r4, lsl #2
   1c898:	ldm	r2, {r1, r2}
   1c89c:	rsb	r2, r2, r2, lsl #3
   1c8a0:	lsl	r2, r2, #2
   1c8a4:	bl	11598 <memcpy@plt>
   1c8a8:	ldr	r6, [sp, #28]
   1c8ac:	ldr	r2, [sp, #24]
   1c8b0:	mov	r1, r5
   1c8b4:	mov	r0, r6
   1c8b8:	bl	11598 <memcpy@plt>
   1c8bc:	tst	r9, #1
   1c8c0:	mov	r0, r9
   1c8c4:	mov	r4, r8
   1c8c8:	beq	1c8e8 <argp_failure@@Base+0x698>
   1c8cc:	ldr	r1, [sp, #16]
   1c8d0:	ldr	r0, [r1, #8]
   1c8d4:	add	r4, r1, #28
   1c8d8:	sub	r0, r0, r5
   1c8dc:	add	r0, r6, r0
   1c8e0:	str	r0, [r1, #8]
   1c8e4:	sub	r0, r9, #1
   1c8e8:	cmp	r9, #1
   1c8ec:	beq	1c91c <argp_failure@@Base+0x6cc>
   1c8f0:	ldr	r1, [r4, #8]
   1c8f4:	ldr	r2, [r4, #36]	; 0x24
   1c8f8:	subs	r0, r0, #2
   1c8fc:	sub	r1, r1, r5
   1c900:	add	r1, r6, r1
   1c904:	str	r1, [r4, #8]
   1c908:	sub	r1, r2, r5
   1c90c:	add	r1, r6, r1
   1c910:	str	r1, [r4, #36]	; 0x24
   1c914:	add	r4, r4, #56	; 0x38
   1c918:	bne	1c8f0 <argp_failure@@Base+0x6a0>
   1c91c:	ldr	r0, [sp, #24]
   1c920:	str	r7, [sp, #8]
   1c924:	add	r0, r6, r0
   1c928:	str	r0, [sp, #36]	; 0x24
   1c92c:	ldr	r0, [sp, #20]
   1c930:	ldr	r5, [r0, #4]
   1c934:	cmp	r5, #0
   1c938:	beq	1c9f0 <argp_failure@@Base+0x7a0>
   1c93c:	ldr	r6, [r0, #8]
   1c940:	b	1c950 <argp_failure@@Base+0x700>
   1c944:	subs	r5, r5, #1
   1c948:	add	r4, r4, #28
   1c94c:	beq	1c9f0 <argp_failure@@Base+0x7a0>
   1c950:	ldr	r0, [sp, #36]	; 0x24
   1c954:	str	r0, [r4, #8]
   1c958:	ldr	sl, [r4, #4]
   1c95c:	cmp	sl, #0
   1c960:	beq	1c944 <argp_failure@@Base+0x6f4>
   1c964:	ldr	r9, [r4]
   1c968:	b	1c988 <argp_failure@@Base+0x738>
   1c96c:	ldr	r0, [sp, #36]	; 0x24
   1c970:	strb	r8, [r0], #1
   1c974:	str	r0, [sp, #36]	; 0x24
   1c978:	add	r6, r6, #1
   1c97c:	subs	sl, sl, #1
   1c980:	add	r9, r9, #24
   1c984:	beq	1c944 <argp_failure@@Base+0x6f4>
   1c988:	ldrb	r0, [r9, #12]
   1c98c:	tst	r0, #8
   1c990:	bne	1c97c <argp_failure@@Base+0x72c>
   1c994:	ldr	r7, [r9, #4]
   1c998:	sub	r0, r7, #1
   1c99c:	cmp	r0, #254	; 0xfe
   1c9a0:	bhi	1c97c <argp_failure@@Base+0x72c>
   1c9a4:	ldrb	r8, [r6]
   1c9a8:	bl	116a0 <__ctype_b_loc@plt>
   1c9ac:	cmp	r7, r8
   1c9b0:	bne	1c97c <argp_failure@@Base+0x72c>
   1c9b4:	ldr	r0, [r0]
   1c9b8:	add	r0, r0, r7, lsl #1
   1c9bc:	ldrh	r0, [r0]
   1c9c0:	ands	r0, r0, #16384	; 0x4000
   1c9c4:	beq	1c97c <argp_failure@@Base+0x72c>
   1c9c8:	ldr	r0, [sp, #24]
   1c9cc:	ldr	r1, [sp, #28]
   1c9d0:	cmp	r0, #1
   1c9d4:	blt	1c96c <argp_failure@@Base+0x71c>
   1c9d8:	ldrb	r2, [r1], #1
   1c9dc:	cmp	r2, r8
   1c9e0:	beq	1c978 <argp_failure@@Base+0x728>
   1c9e4:	subs	r0, r0, #1
   1c9e8:	bne	1c9d8 <argp_failure@@Base+0x788>
   1c9ec:	b	1c96c <argp_failure@@Base+0x71c>
   1c9f0:	ldr	r1, [sp, #36]	; 0x24
   1c9f4:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1c9f8:	mov	r0, #0
   1c9fc:	strb	r0, [r1]
   1ca00:	ldr	r0, [r9]
   1ca04:	bl	195f8 <argp_parse@@Base+0x12dc>
   1ca08:	ldr	r0, [r9, #8]
   1ca0c:	bl	195f8 <argp_parse@@Base+0x12dc>
   1ca10:	ldr	r0, [sp, #16]
   1ca14:	ldr	r5, [sp, #20]
   1ca18:	str	r0, [r9]
   1ca1c:	ldr	r0, [sp, #4]
   1ca20:	str	r0, [r9, #4]
   1ca24:	ldr	r0, [sp, #28]
   1ca28:	str	r0, [r9, #8]
   1ca2c:	ldr	r0, [r5, #12]
   1ca30:	cmp	r0, #0
   1ca34:	beq	1ca4c <argp_failure@@Base+0x7fc>
   1ca38:	ldr	r4, [r0, #24]
   1ca3c:	bl	195f8 <argp_parse@@Base+0x12dc>
   1ca40:	cmp	r4, #0
   1ca44:	mov	r0, r4
   1ca48:	bne	1ca38 <argp_failure@@Base+0x7e8>
   1ca4c:	ldr	r0, [r5, #4]
   1ca50:	ldr	sl, [sp]
   1ca54:	ldr	r8, [sp, #32]
   1ca58:	ldr	r7, [sp, #8]
   1ca5c:	cmp	r0, #0
   1ca60:	beq	1c728 <argp_failure@@Base+0x4d8>
   1ca64:	ldr	r0, [r5]
   1ca68:	bl	195f8 <argp_parse@@Base+0x12dc>
   1ca6c:	ldr	r0, [r5, #8]
   1ca70:	bl	195f8 <argp_parse@@Base+0x12dc>
   1ca74:	b	1c728 <argp_failure@@Base+0x4d8>
   1ca78:	mov	r0, r9
   1ca7c:	sub	sp, fp, #28
   1ca80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ca84:	movw	r0, #11105	; 0x2b61
   1ca88:	movw	r1, #10921	; 0x2aa9
   1ca8c:	movw	r3, #11130	; 0x2b7a
   1ca90:	movw	r2, #970	; 0x3ca
   1ca94:	movt	r0, #2
   1ca98:	movt	r1, #2
   1ca9c:	movt	r3, #2
   1caa0:	bl	11844 <__assert_fail@plt>
   1caa4:	movw	r0, #10917	; 0x2aa5
   1caa8:	movw	r1, #10921	; 0x2aa9
   1caac:	movw	r3, #10933	; 0x2ab5
   1cab0:	movw	r2, #450	; 0x1c2
   1cab4:	movt	r0, #2
   1cab8:	b	1c580 <argp_failure@@Base+0x330>
   1cabc:	movw	r0, #10997	; 0x2af5
   1cac0:	movw	r1, #10921	; 0x2aa9
   1cac4:	movw	r3, #10933	; 0x2ab5
   1cac8:	mov	r2, #460	; 0x1cc
   1cacc:	movt	r0, #2
   1cad0:	b	1c580 <argp_failure@@Base+0x330>
   1cad4:	movw	r0, #11048	; 0x2b28
   1cad8:	movw	r1, #10921	; 0x2aa9
   1cadc:	movw	r3, #10933	; 0x2ab5
   1cae0:	mov	r2, #476	; 0x1dc
   1cae4:	movt	r0, #2
   1cae8:	b	1c580 <argp_failure@@Base+0x330>
   1caec:	movw	r0, #11053	; 0x2b2d
   1caf0:	movw	r1, #10921	; 0x2aa9
   1caf4:	movw	r3, #11130	; 0x2b7a
   1caf8:	mov	r2, #972	; 0x3cc
   1cafc:	movt	r0, #2
   1cb00:	b	1ca98 <argp_failure@@Base+0x848>
   1cb04:	push	{r4, r5, fp, lr}
   1cb08:	add	fp, sp, #8
   1cb0c:	mov	r1, r0
   1cb10:	ldr	r0, [r0, #8]
   1cb14:	ldr	r5, [r1, #16]
   1cb18:	cmp	r0, #0
   1cb1c:	beq	1cb40 <argp_failure@@Base+0x8f0>
   1cb20:	mov	r1, #10
   1cb24:	bl	116d0 <strchr@plt>
   1cb28:	cmp	r0, #0
   1cb2c:	mov	r4, r0
   1cb30:	movwne	r4, #1
   1cb34:	cmp	r5, #0
   1cb38:	bne	1cb4c <argp_failure@@Base+0x8fc>
   1cb3c:	b	1cb70 <argp_failure@@Base+0x920>
   1cb40:	mov	r4, #0
   1cb44:	cmp	r5, #0
   1cb48:	beq	1cb70 <argp_failure@@Base+0x920>
   1cb4c:	ldr	r0, [r5]
   1cb50:	cmp	r0, #0
   1cb54:	beq	1cb70 <argp_failure@@Base+0x920>
   1cb58:	add	r5, r5, #16
   1cb5c:	bl	1cb04 <argp_failure@@Base+0x8b4>
   1cb60:	add	r4, r0, r4
   1cb64:	ldr	r0, [r5], #16
   1cb68:	cmp	r0, #0
   1cb6c:	bne	1cb5c <argp_failure@@Base+0x90c>
   1cb70:	mov	r0, r4
   1cb74:	pop	{r4, r5, fp, pc}
   1cb78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cb7c:	add	fp, sp, #28
   1cb80:	sub	sp, sp, #28
   1cb84:	ldr	r4, [r0, #4]
   1cb88:	str	r1, [fp, #-40]	; 0xffffffd8
   1cb8c:	cmp	r4, #0
   1cb90:	beq	1cf40 <argp_failure@@Base+0xcf0>
   1cb94:	mov	r5, r0
   1cb98:	ldr	r0, [r0, #8]
   1cb9c:	bl	116c4 <strlen@plt>
   1cba0:	add	r0, r0, #8
   1cba4:	bic	r0, r0, #7
   1cba8:	sub	r0, sp, r0
   1cbac:	mov	sp, r0
   1cbb0:	ldr	r7, [r5]
   1cbb4:	str	r0, [fp, #-52]	; 0xffffffcc
   1cbb8:	str	r0, [fp, #-48]	; 0xffffffd0
   1cbbc:	str	r5, [fp, #-44]	; 0xffffffd4
   1cbc0:	b	1cbd8 <argp_failure@@Base+0x988>
   1cbc4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1cbc8:	ldr	r6, [fp, #-44]	; 0xffffffd4
   1cbcc:	add	r7, r7, #28
   1cbd0:	subs	r4, r4, #1
   1cbd4:	beq	1cc90 <argp_failure@@Base+0xa40>
   1cbd8:	ldr	r6, [r7, #4]
   1cbdc:	str	r4, [fp, #-36]	; 0xffffffdc
   1cbe0:	cmp	r6, #0
   1cbe4:	beq	1cbc4 <argp_failure@@Base+0x974>
   1cbe8:	ldr	r4, [r7]
   1cbec:	ldr	r5, [r7, #8]
   1cbf0:	mov	sl, r4
   1cbf4:	b	1cc08 <argp_failure@@Base+0x9b8>
   1cbf8:	add	r5, r5, #1
   1cbfc:	subs	r6, r6, #1
   1cc00:	add	sl, sl, #24
   1cc04:	beq	1cbc4 <argp_failure@@Base+0x974>
   1cc08:	ldr	r8, [sl, #12]
   1cc0c:	tst	r8, #8
   1cc10:	bne	1cbfc <argp_failure@@Base+0x9ac>
   1cc14:	ldr	r9, [sl, #4]
   1cc18:	sub	r0, r9, #1
   1cc1c:	cmp	r0, #254	; 0xfe
   1cc20:	bhi	1cbfc <argp_failure@@Base+0x9ac>
   1cc24:	bl	116a0 <__ctype_b_loc@plt>
   1cc28:	ldr	r0, [r0]
   1cc2c:	add	r0, r0, r9, lsl #1
   1cc30:	ldrb	r0, [r0, #1]
   1cc34:	tst	r0, #64	; 0x40
   1cc38:	beq	1cbfc <argp_failure@@Base+0x9ac>
   1cc3c:	ldrb	r0, [r5]
   1cc40:	cmp	r9, r0
   1cc44:	bne	1cbfc <argp_failure@@Base+0x9ac>
   1cc48:	tst	r8, #4
   1cc4c:	moveq	r4, sl
   1cc50:	tst	r8, #2
   1cc54:	bne	1cbf8 <argp_failure@@Base+0x9a8>
   1cc58:	ldr	r0, [sl, #8]
   1cc5c:	cmp	r0, #0
   1cc60:	bne	1cbf8 <argp_failure@@Base+0x9a8>
   1cc64:	ldr	r0, [r4, #8]
   1cc68:	cmp	r0, #0
   1cc6c:	bne	1cbf8 <argp_failure@@Base+0x9a8>
   1cc70:	ldr	r0, [r4, #12]
   1cc74:	orr	r0, r0, r8
   1cc78:	tst	r0, #16
   1cc7c:	bne	1cbf8 <argp_failure@@Base+0x9a8>
   1cc80:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1cc84:	strb	r9, [r0], #1
   1cc88:	str	r0, [fp, #-48]	; 0xffffffd0
   1cc8c:	b	1cbf8 <argp_failure@@Base+0x9a8>
   1cc90:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1cc94:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1cc98:	cmp	r1, r2
   1cc9c:	bls	1ccb8 <argp_failure@@Base+0xa68>
   1cca0:	mov	r0, #0
   1cca4:	strb	r0, [r1]
   1cca8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ccac:	movw	r1, #11174	; 0x2ba6
   1ccb0:	movt	r1, #2
   1ccb4:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1ccb8:	ldr	r5, [r6, #4]
   1ccbc:	cmp	r5, #0
   1ccc0:	beq	1cf40 <argp_failure@@Base+0xcf0>
   1ccc4:	ldr	r8, [r6]
   1ccc8:	b	1ccd8 <argp_failure@@Base+0xa88>
   1cccc:	subs	r5, r5, #1
   1ccd0:	add	r8, r8, #28
   1ccd4:	beq	1ce7c <argp_failure@@Base+0xc2c>
   1ccd8:	ldr	r9, [r8, #4]
   1ccdc:	cmp	r9, #0
   1cce0:	beq	1cccc <argp_failure@@Base+0xa7c>
   1cce4:	ldr	sl, [r8]
   1cce8:	ldr	r4, [r8, #8]
   1ccec:	str	sl, [fp, #-36]	; 0xffffffdc
   1ccf0:	b	1cd18 <argp_failure@@Base+0xac8>
   1ccf4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ccf8:	movw	r1, #11181	; 0x2bad
   1ccfc:	mov	r2, r7
   1cd00:	movt	r1, #2
   1cd04:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1cd08:	add	r4, r4, #1
   1cd0c:	subs	r9, r9, #1
   1cd10:	add	sl, sl, #24
   1cd14:	beq	1cccc <argp_failure@@Base+0xa7c>
   1cd18:	ldr	r6, [sl, #12]
   1cd1c:	tst	r6, #8
   1cd20:	bne	1cd0c <argp_failure@@Base+0xabc>
   1cd24:	ldr	r7, [sl, #4]
   1cd28:	sub	r0, r7, #1
   1cd2c:	cmp	r0, #254	; 0xfe
   1cd30:	bhi	1cd0c <argp_failure@@Base+0xabc>
   1cd34:	bl	116a0 <__ctype_b_loc@plt>
   1cd38:	ldr	r0, [r0]
   1cd3c:	add	r0, r0, r7, lsl #1
   1cd40:	ldrb	r0, [r0, #1]
   1cd44:	tst	r0, #64	; 0x40
   1cd48:	beq	1cd0c <argp_failure@@Base+0xabc>
   1cd4c:	ldrb	r0, [r4]
   1cd50:	cmp	r7, r0
   1cd54:	bne	1cd0c <argp_failure@@Base+0xabc>
   1cd58:	tst	r6, #4
   1cd5c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cd60:	moveq	r0, sl
   1cd64:	tst	r6, #2
   1cd68:	str	r0, [fp, #-36]	; 0xffffffdc
   1cd6c:	bne	1cd08 <argp_failure@@Base+0xab8>
   1cd70:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cd74:	ldr	r3, [sl, #8]
   1cd78:	ldr	r0, [r0, #12]
   1cd7c:	cmp	r3, #0
   1cd80:	orr	r0, r0, r6
   1cd84:	bne	1cd90 <argp_failure@@Base+0xb40>
   1cd88:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1cd8c:	ldr	r3, [r1, #8]
   1cd90:	tst	r0, #16
   1cd94:	bne	1cd08 <argp_failure@@Base+0xab8>
   1cd98:	cmp	r3, #0
   1cd9c:	beq	1cd08 <argp_failure@@Base+0xab8>
   1cda0:	tst	r0, #1
   1cda4:	bne	1ccf4 <argp_failure@@Base+0xaa4>
   1cda8:	mov	r0, r3
   1cdac:	str	r3, [fp, #-48]	; 0xffffffd0
   1cdb0:	bl	116c4 <strlen@plt>
   1cdb4:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1cdb8:	add	r6, r0, #6
   1cdbc:	ldr	r2, [r7, #24]
   1cdc0:	ldr	r0, [r7, #28]
   1cdc4:	ldr	r1, [r7, #16]
   1cdc8:	sub	r2, r0, r2
   1cdcc:	cmp	r2, r1
   1cdd0:	bls	1cde0 <argp_failure@@Base+0xb90>
   1cdd4:	mov	r0, r7
   1cdd8:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1cddc:	ldr	r0, [r7, #28]
   1cde0:	ldr	r3, [r7, #20]
   1cde4:	ldr	r2, [r7, #8]
   1cde8:	ldr	r1, [r7, #32]
   1cdec:	cmp	r3, #0
   1cdf0:	addgt	r6, r6, r3
   1cdf4:	cmp	r6, r2
   1cdf8:	bcs	1ce30 <argp_failure@@Base+0xbe0>
   1cdfc:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1ce00:	cmp	r0, r1
   1ce04:	bcc	1ce20 <argp_failure@@Base+0xbd0>
   1ce08:	mov	r0, r7
   1ce0c:	mov	r1, #1
   1ce10:	bl	1fae8 <argp_failure@@Base+0x3898>
   1ce14:	cmp	r0, #0
   1ce18:	beq	1ce64 <argp_failure@@Base+0xc14>
   1ce1c:	ldr	r0, [r7, #28]
   1ce20:	add	r1, r0, #1
   1ce24:	str	r1, [r7, #28]
   1ce28:	mov	r1, #32
   1ce2c:	b	1ce60 <argp_failure@@Base+0xc10>
   1ce30:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1ce34:	cmp	r0, r1
   1ce38:	bcc	1ce54 <argp_failure@@Base+0xc04>
   1ce3c:	mov	r0, r7
   1ce40:	mov	r1, #1
   1ce44:	bl	1fae8 <argp_failure@@Base+0x3898>
   1ce48:	cmp	r0, #0
   1ce4c:	beq	1ce64 <argp_failure@@Base+0xc14>
   1ce50:	ldr	r0, [r7, #28]
   1ce54:	add	r1, r0, #1
   1ce58:	str	r1, [r7, #28]
   1ce5c:	mov	r1, #10
   1ce60:	strb	r1, [r0]
   1ce64:	ldr	r2, [sl, #4]
   1ce68:	movw	r1, #11192	; 0x2bb8
   1ce6c:	mov	r0, r7
   1ce70:	mov	r3, r6
   1ce74:	movt	r1, #2
   1ce78:	b	1cd04 <argp_failure@@Base+0xab4>
   1ce7c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ce80:	ldr	r4, [r0, #4]
   1ce84:	cmp	r4, #0
   1ce88:	beq	1cf40 <argp_failure@@Base+0xcf0>
   1ce8c:	ldr	r6, [r0]
   1ce90:	movw	sl, #11225	; 0x2bd9
   1ce94:	movw	r9, #11201	; 0x2bc1
   1ce98:	movt	sl, #2
   1ce9c:	movt	r9, #2
   1cea0:	b	1ceb0 <argp_failure@@Base+0xc60>
   1cea4:	subs	r4, r4, #1
   1cea8:	add	r6, r6, #28
   1ceac:	beq	1cf40 <argp_failure@@Base+0xcf0>
   1ceb0:	ldr	r7, [r6, #4]
   1ceb4:	cmp	r7, #0
   1ceb8:	beq	1cea4 <argp_failure@@Base+0xc54>
   1cebc:	ldr	r8, [r6]
   1cec0:	mov	r5, r8
   1cec4:	b	1cee0 <argp_failure@@Base+0xc90>
   1cec8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cecc:	mov	r1, sl
   1ced0:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1ced4:	subs	r7, r7, #1
   1ced8:	add	r5, r5, #24
   1cedc:	beq	1cea4 <argp_failure@@Base+0xc54>
   1cee0:	ldr	r2, [r5]
   1cee4:	cmp	r2, #0
   1cee8:	beq	1ced4 <argp_failure@@Base+0xc84>
   1ceec:	ldr	r0, [r5, #12]
   1cef0:	tst	r0, #4
   1cef4:	moveq	r8, r5
   1cef8:	tst	r0, #2
   1cefc:	bne	1ced4 <argp_failure@@Base+0xc84>
   1cf00:	ldr	r3, [r5, #8]
   1cf04:	ldr	r1, [r8, #12]
   1cf08:	cmp	r3, #0
   1cf0c:	orr	r0, r1, r0
   1cf10:	ldreq	r3, [r8, #8]
   1cf14:	tst	r0, #16
   1cf18:	bne	1ced4 <argp_failure@@Base+0xc84>
   1cf1c:	cmp	r3, #0
   1cf20:	beq	1cec8 <argp_failure@@Base+0xc78>
   1cf24:	tst	r0, #1
   1cf28:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cf2c:	movne	r1, r9
   1cf30:	movweq	r1, #11214	; 0x2bce
   1cf34:	movteq	r1, #2
   1cf38:	bl	1fbd4 <argp_failure@@Base+0x3984>
   1cf3c:	b	1ced4 <argp_failure@@Base+0xc84>
   1cf40:	sub	sp, fp, #28
   1cf44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cf48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cf4c:	add	fp, sp, #28
   1cf50:	sub	sp, sp, #28
   1cf54:	ldr	r5, [r0, #8]
   1cf58:	mov	r7, r0
   1cf5c:	ldr	sl, [r0, #16]
   1cf60:	ldr	r0, [r2]
   1cf64:	mov	r4, r3
   1cf68:	mov	r9, r2
   1cf6c:	mov	r8, r1
   1cf70:	cmp	r7, #0
   1cf74:	mov	r6, r5
   1cf78:	str	r0, [sp, #20]
   1cf7c:	beq	1cfb8 <argp_failure@@Base+0xd68>
   1cf80:	ldr	r0, [r7, #20]
   1cf84:	mov	r6, r5
   1cf88:	cmp	r0, #0
   1cf8c:	beq	1cfb8 <argp_failure@@Base+0xd68>
   1cf90:	mov	r0, r7
   1cf94:	mov	r1, r8
   1cf98:	bl	18f84 <argp_parse@@Base+0xc68>
   1cf9c:	ldr	r3, [r7, #20]
   1cfa0:	mov	r2, r0
   1cfa4:	movw	r0, #6
   1cfa8:	mov	r1, r5
   1cfac:	movt	r0, #512	; 0x200
   1cfb0:	blx	r3
   1cfb4:	mov	r6, r0
   1cfb8:	cmp	r6, #0
   1cfbc:	beq	1d020 <argp_failure@@Base+0xdd0>
   1cfc0:	mov	r0, r6
   1cfc4:	mov	r1, #10
   1cfc8:	bl	1155c <strchrnul@plt>
   1cfcc:	mov	r7, r0
   1cfd0:	ldrb	r0, [r0]
   1cfd4:	str	r5, [sp, #12]
   1cfd8:	str	r6, [sp, #16]
   1cfdc:	stmib	sp, {r8, sl}
   1cfe0:	cmp	r0, #0
   1cfe4:	beq	1d038 <argp_failure@@Base+0xde8>
   1cfe8:	ldr	r0, [sp, #20]
   1cfec:	ldrb	r6, [r0]
   1cff0:	cmp	r6, #0
   1cff4:	beq	1d044 <argp_failure@@Base+0xdf4>
   1cff8:	mov	r8, #0
   1cffc:	add	sl, r7, #1
   1d000:	mov	r1, #10
   1d004:	mov	r0, sl
   1d008:	bl	1155c <strchrnul@plt>
   1d00c:	add	r8, r8, #1
   1d010:	mov	r7, r0
   1d014:	cmp	r8, r6
   1d018:	bcc	1cffc <argp_failure@@Base+0xdac>
   1d01c:	b	1d048 <argp_failure@@Base+0xdf8>
   1d020:	mov	r0, #0
   1d024:	mov	r7, #0
   1d028:	str	r0, [sp, #24]
   1d02c:	cmp	sl, #0
   1d030:	bne	1d1a8 <argp_failure@@Base+0xf58>
   1d034:	b	1d1ec <argp_failure@@Base+0xf9c>
   1d038:	mov	r0, #0
   1d03c:	mov	sl, r6
   1d040:	b	1d058 <argp_failure@@Base+0xe08>
   1d044:	ldr	sl, [sp, #16]
   1d048:	ldr	r0, [r9]
   1d04c:	add	r0, r0, #1
   1d050:	str	r0, [r9]
   1d054:	mov	r0, #1
   1d058:	str	r0, [sp, #24]
   1d05c:	ldr	r8, [fp, #8]
   1d060:	sub	r2, r7, sl
   1d064:	add	r6, r2, #1
   1d068:	ldr	r3, [r8, #24]
   1d06c:	ldr	r0, [r8, #28]
   1d070:	ldr	r1, [r8, #16]
   1d074:	sub	r3, r0, r3
   1d078:	cmp	r3, r1
   1d07c:	bls	1d094 <argp_failure@@Base+0xe44>
   1d080:	mov	r0, r8
   1d084:	mov	r5, r2
   1d088:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1d08c:	ldr	r0, [r8, #28]
   1d090:	mov	r2, r5
   1d094:	ldr	r3, [r8, #20]
   1d098:	ldr	r5, [r8, #8]
   1d09c:	ldr	r1, [r8, #32]
   1d0a0:	cmp	r3, #0
   1d0a4:	addgt	r6, r6, r3
   1d0a8:	cmp	r6, r5
   1d0ac:	bcs	1d0f4 <argp_failure@@Base+0xea4>
   1d0b0:	ldr	r8, [sp, #4]
   1d0b4:	cmp	r0, r1
   1d0b8:	bcc	1d0e0 <argp_failure@@Base+0xe90>
   1d0bc:	ldr	r6, [fp, #8]
   1d0c0:	mov	r1, #1
   1d0c4:	mov	r5, r2
   1d0c8:	mov	r0, r6
   1d0cc:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d0d0:	mov	r2, r5
   1d0d4:	cmp	r0, #0
   1d0d8:	beq	1d138 <argp_failure@@Base+0xee8>
   1d0dc:	ldr	r0, [r6, #28]
   1d0e0:	ldr	r6, [fp, #8]
   1d0e4:	add	r1, r0, #1
   1d0e8:	str	r1, [r6, #28]
   1d0ec:	mov	r1, #32
   1d0f0:	b	1d134 <argp_failure@@Base+0xee4>
   1d0f4:	ldr	r8, [sp, #4]
   1d0f8:	cmp	r0, r1
   1d0fc:	bcc	1d124 <argp_failure@@Base+0xed4>
   1d100:	ldr	r6, [fp, #8]
   1d104:	mov	r1, #1
   1d108:	mov	r5, r2
   1d10c:	mov	r0, r6
   1d110:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d114:	mov	r2, r5
   1d118:	cmp	r0, #0
   1d11c:	beq	1d138 <argp_failure@@Base+0xee8>
   1d120:	ldr	r0, [r6, #28]
   1d124:	ldr	r6, [fp, #8]
   1d128:	add	r1, r0, #1
   1d12c:	str	r1, [r6, #28]
   1d130:	mov	r1, #10
   1d134:	strb	r1, [r0]
   1d138:	ldr	r0, [r6, #28]
   1d13c:	ldr	r1, [r6, #32]
   1d140:	add	r3, r0, r2
   1d144:	cmp	r3, r1
   1d148:	bls	1d170 <argp_failure@@Base+0xf20>
   1d14c:	mov	r0, r6
   1d150:	mov	r1, r2
   1d154:	mov	r5, r2
   1d158:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d15c:	cmp	r0, #0
   1d160:	beq	1d188 <argp_failure@@Base+0xf38>
   1d164:	ldr	r6, [fp, #8]
   1d168:	mov	r2, r5
   1d16c:	ldr	r0, [r6, #28]
   1d170:	mov	r1, sl
   1d174:	mov	r5, r2
   1d178:	bl	11598 <memcpy@plt>
   1d17c:	ldr	r0, [r6, #28]
   1d180:	add	r0, r0, r5
   1d184:	str	r0, [r6, #28]
   1d188:	ldr	r0, [sp, #16]
   1d18c:	ldr	r1, [sp, #12]
   1d190:	cmp	r0, r1
   1d194:	beq	1d19c <argp_failure@@Base+0xf4c>
   1d198:	bl	195f8 <argp_parse@@Base+0x12dc>
   1d19c:	ldr	sl, [sp, #8]
   1d1a0:	cmp	sl, #0
   1d1a4:	beq	1d1ec <argp_failure@@Base+0xf9c>
   1d1a8:	ldr	r0, [sl]
   1d1ac:	cmp	r0, #0
   1d1b0:	beq	1d1ec <argp_failure@@Base+0xf9c>
   1d1b4:	add	r6, sl, #16
   1d1b8:	ldr	r5, [fp, #8]
   1d1bc:	ldr	sl, [sp, #24]
   1d1c0:	mov	r1, r8
   1d1c4:	mov	r2, r9
   1d1c8:	mov	r3, r4
   1d1cc:	str	r5, [sp]
   1d1d0:	bl	1cf48 <argp_failure@@Base+0xcf8>
   1d1d4:	clz	r0, r0
   1d1d8:	lsr	r4, r0, #5
   1d1dc:	ldr	r0, [r6], #16
   1d1e0:	cmp	r0, #0
   1d1e4:	bne	1d1c0 <argp_failure@@Base+0xf70>
   1d1e8:	b	1d1f0 <argp_failure@@Base+0xfa0>
   1d1ec:	ldr	sl, [sp, #24]
   1d1f0:	cmp	sl, #0
   1d1f4:	cmpne	r4, #0
   1d1f8:	bne	1d20c <argp_failure@@Base+0xfbc>
   1d1fc:	clz	r0, r4
   1d200:	lsr	r0, r0, #5
   1d204:	sub	sp, fp, #28
   1d208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d20c:	ldr	r2, [sp, #20]
   1d210:	ldrb	r1, [r7]
   1d214:	ldrb	r0, [r2]
   1d218:	cmp	r1, #0
   1d21c:	beq	1d230 <argp_failure@@Base+0xfe0>
   1d220:	add	r0, r0, #1
   1d224:	mov	r4, #0
   1d228:	strb	r0, [r2]
   1d22c:	b	1d1fc <argp_failure@@Base+0xfac>
   1d230:	cmp	r0, #0
   1d234:	movne	r0, #0
   1d238:	strbne	r0, [r2]
   1d23c:	b	1d1fc <argp_failure@@Base+0xfac>
   1d240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d244:	add	fp, sp, #28
   1d248:	sub	sp, sp, #28
   1d24c:	ldr	r5, [r0, #12]
   1d250:	mov	r4, r0
   1d254:	ldr	r0, [r0, #16]
   1d258:	mov	sl, #0
   1d25c:	str	r3, [sp, #24]
   1d260:	str	r1, [sp, #20]
   1d264:	str	r2, [sp, #16]
   1d268:	cmp	r5, #0
   1d26c:	str	r0, [sp, #8]
   1d270:	beq	1d2b0 <argp_failure@@Base+0x1060>
   1d274:	mov	r0, r5
   1d278:	mov	r1, #11
   1d27c:	mov	r6, r2
   1d280:	bl	116d0 <strchr@plt>
   1d284:	cmp	r0, #0
   1d288:	mov	r8, r0
   1d28c:	mov	r9, r0
   1d290:	subne	r8, r8, r5
   1d294:	cmp	r6, #0
   1d298:	movne	r8, #0
   1d29c:	cmp	r0, #0
   1d2a0:	addne	r9, r9, #1
   1d2a4:	cmp	r6, #0
   1d2a8:	moveq	r9, r5
   1d2ac:	b	1d2b8 <argp_failure@@Base+0x1068>
   1d2b0:	mov	r8, #0
   1d2b4:	mov	r9, #0
   1d2b8:	ldr	r0, [r4, #20]
   1d2bc:	movw	r5, #1
   1d2c0:	str	r4, [sp, #12]
   1d2c4:	movt	r5, #512	; 0x200
   1d2c8:	cmp	r0, #0
   1d2cc:	beq	1d3c8 <argp_failure@@Base+0x1178>
   1d2d0:	cmp	r8, #0
   1d2d4:	beq	1d2e8 <argp_failure@@Base+0x1098>
   1d2d8:	mov	r0, r9
   1d2dc:	mov	r1, r8
   1d2e0:	bl	1158c <strndup@plt>
   1d2e4:	mov	r9, r0
   1d2e8:	ldr	r1, [sp, #20]
   1d2ec:	mov	r0, r4
   1d2f0:	bl	18f84 <argp_parse@@Base+0xc68>
   1d2f4:	mov	sl, r0
   1d2f8:	ldr	r0, [sp, #16]
   1d2fc:	ldr	r3, [r4, #20]
   1d300:	mov	r1, r9
   1d304:	mov	r2, sl
   1d308:	cmp	r0, #0
   1d30c:	mov	r0, r5
   1d310:	addne	r0, r0, #1
   1d314:	blx	r3
   1d318:	mov	r6, r0
   1d31c:	cmp	r6, #0
   1d320:	beq	1d3d4 <argp_failure@@Base+0x1184>
   1d324:	ldr	r0, [sp, #24]
   1d328:	cmp	r0, #0
   1d32c:	beq	1d36c <argp_failure@@Base+0x111c>
   1d330:	ldr	r0, [fp, #12]
   1d334:	ldr	r2, [r0, #28]
   1d338:	ldr	r1, [r0, #32]
   1d33c:	cmp	r2, r1
   1d340:	bcc	1d35c <argp_failure@@Base+0x110c>
   1d344:	mov	r1, #1
   1d348:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d34c:	cmp	r0, #0
   1d350:	beq	1d36c <argp_failure@@Base+0x111c>
   1d354:	ldr	r0, [fp, #12]
   1d358:	ldr	r2, [r0, #28]
   1d35c:	add	r1, r2, #1
   1d360:	str	r1, [r0, #28]
   1d364:	mov	r1, #10
   1d368:	strb	r1, [r2]
   1d36c:	cmp	r8, #0
   1d370:	beq	1d3e0 <argp_failure@@Base+0x1190>
   1d374:	cmp	r6, r9
   1d378:	bne	1d3e0 <argp_failure@@Base+0x1190>
   1d37c:	ldr	r4, [fp, #12]
   1d380:	mov	r7, r5
   1d384:	ldr	r0, [r4, #28]
   1d388:	ldr	r1, [r4, #32]
   1d38c:	add	r2, r0, r8
   1d390:	cmp	r2, r1
   1d394:	bls	1d3b0 <argp_failure@@Base+0x1160>
   1d398:	mov	r0, r4
   1d39c:	mov	r1, r8
   1d3a0:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d3a4:	cmp	r0, #0
   1d3a8:	beq	1d440 <argp_failure@@Base+0x11f0>
   1d3ac:	ldr	r0, [r4, #28]
   1d3b0:	mov	r1, r9
   1d3b4:	mov	r2, r8
   1d3b8:	bl	11598 <memcpy@plt>
   1d3bc:	ldr	r0, [r4, #28]
   1d3c0:	add	r0, r0, r8
   1d3c4:	b	1d43c <argp_failure@@Base+0x11ec>
   1d3c8:	mov	r6, r9
   1d3cc:	cmp	r6, #0
   1d3d0:	bne	1d324 <argp_failure@@Base+0x10d4>
   1d3d4:	mov	r4, sl
   1d3d8:	mov	sl, #0
   1d3dc:	b	1d4c8 <argp_failure@@Base+0x1278>
   1d3e0:	mov	r0, r6
   1d3e4:	mov	r7, r5
   1d3e8:	bl	116c4 <strlen@plt>
   1d3ec:	ldr	r4, [fp, #12]
   1d3f0:	cmp	r0, #0
   1d3f4:	beq	1d440 <argp_failure@@Base+0x11f0>
   1d3f8:	mov	r5, r0
   1d3fc:	ldr	r0, [r4, #28]
   1d400:	ldr	r1, [r4, #32]
   1d404:	add	r2, r0, r5
   1d408:	cmp	r2, r1
   1d40c:	bls	1d428 <argp_failure@@Base+0x11d8>
   1d410:	mov	r0, r4
   1d414:	mov	r1, r5
   1d418:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d41c:	cmp	r0, #0
   1d420:	beq	1d440 <argp_failure@@Base+0x11f0>
   1d424:	ldr	r0, [r4, #28]
   1d428:	mov	r1, r6
   1d42c:	mov	r2, r5
   1d430:	bl	11598 <memcpy@plt>
   1d434:	ldr	r0, [r4, #28]
   1d438:	add	r0, r0, r5
   1d43c:	str	r0, [r4, #28]
   1d440:	ldr	r1, [r4, #24]
   1d444:	ldr	r2, [r4, #28]
   1d448:	ldr	r0, [r4, #16]
   1d44c:	sub	r1, r2, r1
   1d450:	cmp	r1, r0
   1d454:	bls	1d460 <argp_failure@@Base+0x1210>
   1d458:	mov	r0, r4
   1d45c:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1d460:	ldr	r1, [r4, #20]
   1d464:	ldr	r0, [r4, #4]
   1d468:	mov	r5, r7
   1d46c:	bic	r1, r1, r1, asr #31
   1d470:	cmp	r1, r0
   1d474:	bls	1d4b0 <argp_failure@@Base+0x1260>
   1d478:	ldr	r0, [r4, #28]
   1d47c:	ldr	r1, [r4, #32]
   1d480:	cmp	r0, r1
   1d484:	bcc	1d4a0 <argp_failure@@Base+0x1250>
   1d488:	mov	r0, r4
   1d48c:	mov	r1, #1
   1d490:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d494:	cmp	r0, #0
   1d498:	beq	1d4b0 <argp_failure@@Base+0x1260>
   1d49c:	ldr	r0, [r4, #28]
   1d4a0:	add	r1, r0, #1
   1d4a4:	str	r1, [r4, #28]
   1d4a8:	mov	r1, #10
   1d4ac:	strb	r1, [r0]
   1d4b0:	mov	r4, sl
   1d4b4:	mov	sl, #1
   1d4b8:	cmp	r6, r9
   1d4bc:	beq	1d4c8 <argp_failure@@Base+0x1278>
   1d4c0:	mov	r0, r6
   1d4c4:	bl	195f8 <argp_parse@@Base+0x12dc>
   1d4c8:	cmp	r8, #0
   1d4cc:	cmpne	r9, #0
   1d4d0:	bne	1d6b4 <argp_failure@@Base+0x1464>
   1d4d4:	ldr	r7, [sp, #16]
   1d4d8:	ldr	r6, [sp, #24]
   1d4dc:	ldr	r9, [sp, #20]
   1d4e0:	ldr	r8, [fp, #12]
   1d4e4:	cmp	r7, #0
   1d4e8:	beq	1d650 <argp_failure@@Base+0x1400>
   1d4ec:	ldr	r0, [sp, #12]
   1d4f0:	ldr	r3, [r0, #20]
   1d4f4:	cmp	r3, #0
   1d4f8:	beq	1d640 <argp_failure@@Base+0x13f0>
   1d4fc:	add	r0, r5, #3
   1d500:	mov	r1, #0
   1d504:	mov	r2, r4
   1d508:	blx	r3
   1d50c:	cmp	r0, #0
   1d510:	beq	1d640 <argp_failure@@Base+0x13f0>
   1d514:	mov	r4, r0
   1d518:	orrs	r0, sl, r6
   1d51c:	beq	1d558 <argp_failure@@Base+0x1308>
   1d520:	ldr	r0, [r8, #28]
   1d524:	ldr	r1, [r8, #32]
   1d528:	cmp	r0, r1
   1d52c:	bcc	1d548 <argp_failure@@Base+0x12f8>
   1d530:	mov	r0, r8
   1d534:	mov	r1, #1
   1d538:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d53c:	cmp	r0, #0
   1d540:	beq	1d558 <argp_failure@@Base+0x1308>
   1d544:	ldr	r0, [r8, #28]
   1d548:	add	r1, r0, #1
   1d54c:	str	r1, [r8, #28]
   1d550:	mov	r1, #10
   1d554:	strb	r1, [r0]
   1d558:	mov	r0, r4
   1d55c:	bl	116c4 <strlen@plt>
   1d560:	cmp	r0, #0
   1d564:	beq	1d5b0 <argp_failure@@Base+0x1360>
   1d568:	mov	r5, r0
   1d56c:	ldr	r0, [r8, #28]
   1d570:	ldr	r1, [r8, #32]
   1d574:	add	r2, r0, r5
   1d578:	cmp	r2, r1
   1d57c:	bls	1d598 <argp_failure@@Base+0x1348>
   1d580:	mov	r0, r8
   1d584:	mov	r1, r5
   1d588:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d58c:	cmp	r0, #0
   1d590:	beq	1d5b0 <argp_failure@@Base+0x1360>
   1d594:	ldr	r0, [r8, #28]
   1d598:	mov	r1, r4
   1d59c:	mov	r2, r5
   1d5a0:	bl	11598 <memcpy@plt>
   1d5a4:	ldr	r0, [r8, #28]
   1d5a8:	add	r0, r0, r5
   1d5ac:	str	r0, [r8, #28]
   1d5b0:	mov	r0, r4
   1d5b4:	bl	195f8 <argp_parse@@Base+0x12dc>
   1d5b8:	ldr	r1, [r8, #24]
   1d5bc:	ldr	r2, [r8, #28]
   1d5c0:	ldr	r0, [r8, #16]
   1d5c4:	sub	r1, r2, r1
   1d5c8:	cmp	r1, r0
   1d5cc:	bls	1d5d8 <argp_failure@@Base+0x1388>
   1d5d0:	mov	r0, r8
   1d5d4:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1d5d8:	ldr	r1, [r8, #20]
   1d5dc:	ldr	r0, [r8, #4]
   1d5e0:	ldr	r4, [sp, #8]
   1d5e4:	mov	sl, #1
   1d5e8:	bic	r1, r1, r1, asr #31
   1d5ec:	cmp	r1, r0
   1d5f0:	bls	1d654 <argp_failure@@Base+0x1404>
   1d5f4:	ldr	r0, [r8, #28]
   1d5f8:	ldr	r1, [r8, #32]
   1d5fc:	cmp	r0, r1
   1d600:	bcc	1d620 <argp_failure@@Base+0x13d0>
   1d604:	mov	r0, r8
   1d608:	mov	r1, #1
   1d60c:	mov	sl, #1
   1d610:	bl	1fae8 <argp_failure@@Base+0x3898>
   1d614:	cmp	r0, #0
   1d618:	beq	1d654 <argp_failure@@Base+0x1404>
   1d61c:	ldr	r0, [r8, #28]
   1d620:	add	r1, r0, #1
   1d624:	mov	sl, #1
   1d628:	str	r1, [r8, #28]
   1d62c:	mov	r1, #10
   1d630:	strb	r1, [r0]
   1d634:	cmp	r4, #0
   1d638:	bne	1d65c <argp_failure@@Base+0x140c>
   1d63c:	b	1d6a8 <argp_failure@@Base+0x1458>
   1d640:	ldr	r4, [sp, #8]
   1d644:	cmp	r4, #0
   1d648:	bne	1d65c <argp_failure@@Base+0x140c>
   1d64c:	b	1d6a8 <argp_failure@@Base+0x1458>
   1d650:	ldr	r4, [sp, #8]
   1d654:	cmp	r4, #0
   1d658:	beq	1d6a8 <argp_failure@@Base+0x1458>
   1d65c:	ldr	r0, [r4]
   1d660:	cmp	r0, #0
   1d664:	beq	1d6a8 <argp_failure@@Base+0x1458>
   1d668:	mov	r1, r4
   1d66c:	ldr	r4, [fp, #8]
   1d670:	add	r5, r1, #16
   1d674:	cmp	r4, #0
   1d678:	cmpne	sl, #0
   1d67c:	bne	1d6a8 <argp_failure@@Base+0x1458>
   1d680:	orrs	r3, sl, r6
   1d684:	mov	r1, r9
   1d688:	mov	r2, r7
   1d68c:	stm	sp, {r4, r8}
   1d690:	movwne	r3, #1
   1d694:	bl	1d240 <argp_failure@@Base+0xff0>
   1d698:	orr	sl, r0, sl
   1d69c:	ldr	r0, [r5], #16
   1d6a0:	cmp	r0, #0
   1d6a4:	bne	1d674 <argp_failure@@Base+0x1424>
   1d6a8:	mov	r0, sl
   1d6ac:	sub	sp, fp, #28
   1d6b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d6b4:	ldr	r0, [sp, #12]
   1d6b8:	ldr	r0, [r0, #20]
   1d6bc:	cmp	r0, #0
   1d6c0:	beq	1d4d4 <argp_failure@@Base+0x1284>
   1d6c4:	mov	r0, r9
   1d6c8:	bl	195f8 <argp_parse@@Base+0x12dc>
   1d6cc:	b	1d4d4 <argp_failure@@Base+0x1284>
   1d6d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d6d4:	add	fp, sp, #28
   1d6d8:	sub	sp, sp, #28
   1d6dc:	mov	r7, r0
   1d6e0:	ldr	r0, [r0, #16]
   1d6e4:	mov	r6, r1
   1d6e8:	cmp	r0, #0
   1d6ec:	beq	1d70c <argp_failure@@Base+0x14bc>
   1d6f0:	mov	r2, r0
   1d6f4:	mov	r1, r2
   1d6f8:	ldr	r2, [r2, #12]
   1d6fc:	cmp	r2, #0
   1d700:	bne	1d6f4 <argp_failure@@Base+0x14a4>
   1d704:	add	r2, r1, #8
   1d708:	b	1d710 <argp_failure@@Base+0x14c0>
   1d70c:	add	r2, r7, #12
   1d710:	ldr	r1, [r6, #16]
   1d714:	ldr	r3, [r2]
   1d718:	cmp	r1, #0
   1d71c:	beq	1d73c <argp_failure@@Base+0x14ec>
   1d720:	mov	r2, r1
   1d724:	mov	r5, r2
   1d728:	ldr	r2, [r2, #12]
   1d72c:	cmp	r2, #0
   1d730:	bne	1d724 <argp_failure@@Base+0x14d4>
   1d734:	add	r2, r5, #8
   1d738:	b	1d740 <argp_failure@@Base+0x14f0>
   1d73c:	add	r2, r6, #12
   1d740:	ldr	r5, [r2]
   1d744:	orr	r4, r5, r3
   1d748:	sub	r2, r3, r5
   1d74c:	cmn	r4, #1
   1d750:	mov	r4, r2
   1d754:	suble	r4, r5, r3
   1d758:	ands	r3, r5, r3
   1d75c:	movmi	r4, r2
   1d760:	cmp	r4, #0
   1d764:	bne	1d784 <argp_failure@@Base+0x1534>
   1d768:	cmp	r0, #0
   1d76c:	mov	r4, r0
   1d770:	movwne	r4, #1
   1d774:	cmp	r1, #0
   1d778:	subne	r4, r4, #1
   1d77c:	cmp	r4, #0
   1d780:	beq	1d790 <argp_failure@@Base+0x1540>
   1d784:	mov	r0, r4
   1d788:	sub	sp, fp, #28
   1d78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d790:	cmp	r0, #0
   1d794:	beq	1d804 <argp_failure@@Base+0x15b4>
   1d798:	ldr	r3, [r1, #20]
   1d79c:	ldr	r2, [r0, #20]
   1d7a0:	cmp	r2, r3
   1d7a4:	ble	1d7cc <argp_failure@@Base+0x157c>
   1d7a8:	ldr	r0, [r0, #12]
   1d7ac:	ldr	r2, [r0, #20]
   1d7b0:	cmp	r2, r3
   1d7b4:	bgt	1d7a8 <argp_failure@@Base+0x1558>
   1d7b8:	bl	1dbf4 <argp_failure@@Base+0x19a4>
   1d7bc:	cmp	r0, #0
   1d7c0:	mov	r4, r0
   1d7c4:	movweq	r4, #1
   1d7c8:	b	1d784 <argp_failure@@Base+0x1534>
   1d7cc:	bge	1d7f4 <argp_failure@@Base+0x15a4>
   1d7d0:	ldr	r1, [r1, #12]
   1d7d4:	ldr	r3, [r1, #20]
   1d7d8:	cmp	r2, r3
   1d7dc:	blt	1d7d0 <argp_failure@@Base+0x1580>
   1d7e0:	bl	1dbf4 <argp_failure@@Base+0x19a4>
   1d7e4:	cmp	r0, #0
   1d7e8:	mov	r4, r0
   1d7ec:	mvneq	r4, #0
   1d7f0:	b	1d784 <argp_failure@@Base+0x1534>
   1d7f4:	bl	1dbf4 <argp_failure@@Base+0x19a4>
   1d7f8:	mov	r4, r0
   1d7fc:	cmp	r0, #0
   1d800:	bne	1d784 <argp_failure@@Base+0x1534>
   1d804:	ldr	r0, [r7, #12]
   1d808:	ldr	r1, [r6, #12]
   1d80c:	orr	r2, r1, r0
   1d810:	sub	r3, r0, r1
   1d814:	cmn	r2, #1
   1d818:	mov	r4, r3
   1d81c:	suble	r4, r1, r0
   1d820:	ands	r0, r1, r0
   1d824:	movmi	r4, r3
   1d828:	cmp	r4, #0
   1d82c:	bne	1d784 <argp_failure@@Base+0x1534>
   1d830:	ldr	r3, [r7, #4]
   1d834:	mov	sl, #0
   1d838:	cmp	r3, #0
   1d83c:	beq	1d87c <argp_failure@@Base+0x162c>
   1d840:	ldr	r0, [r7]
   1d844:	mov	r1, r3
   1d848:	add	r0, r0, #12
   1d84c:	b	1d85c <argp_failure@@Base+0x160c>
   1d850:	add	r0, r0, #24
   1d854:	subs	r1, r1, #1
   1d858:	beq	1d878 <argp_failure@@Base+0x1628>
   1d85c:	ldr	sl, [r0, #-12]
   1d860:	cmp	sl, #0
   1d864:	beq	1d850 <argp_failure@@Base+0x1600>
   1d868:	ldrb	r2, [r0]
   1d86c:	tst	r2, #2
   1d870:	bne	1d850 <argp_failure@@Base+0x1600>
   1d874:	b	1d87c <argp_failure@@Base+0x162c>
   1d878:	mov	sl, #0
   1d87c:	ldr	r8, [r6, #4]
   1d880:	cmp	r8, #0
   1d884:	beq	1d8c0 <argp_failure@@Base+0x1670>
   1d888:	ldr	r0, [r6]
   1d88c:	mov	r1, r8
   1d890:	add	r0, r0, #12
   1d894:	b	1d8a4 <argp_failure@@Base+0x1654>
   1d898:	add	r0, r0, #24
   1d89c:	subs	r1, r1, #1
   1d8a0:	beq	1d8c0 <argp_failure@@Base+0x1670>
   1d8a4:	ldr	r5, [r0, #-12]
   1d8a8:	cmp	r5, #0
   1d8ac:	beq	1d898 <argp_failure@@Base+0x1648>
   1d8b0:	ldrb	r2, [r0]
   1d8b4:	tst	r2, #2
   1d8b8:	bne	1d898 <argp_failure@@Base+0x1648>
   1d8bc:	b	1d8c4 <argp_failure@@Base+0x1674>
   1d8c0:	mov	r5, #0
   1d8c4:	ldr	r4, [r7]
   1d8c8:	mov	r9, #0
   1d8cc:	cmp	sl, #0
   1d8d0:	str	r3, [sp, #20]
   1d8d4:	str	r8, [sp, #16]
   1d8d8:	ldr	r1, [r4, #12]
   1d8dc:	str	r4, [sp, #4]
   1d8e0:	beq	1d948 <argp_failure@@Base+0x16f8>
   1d8e4:	ands	r0, r1, #8
   1d8e8:	beq	1d948 <argp_failure@@Base+0x16f8>
   1d8ec:	str	r1, [sp, #24]
   1d8f0:	bl	116a0 <__ctype_b_loc@plt>
   1d8f4:	ldrb	r1, [sl]
   1d8f8:	ldr	r0, [r0]
   1d8fc:	add	r2, r0, r1, lsl #1
   1d900:	ldrb	r2, [r2, #1]
   1d904:	tst	r2, #32
   1d908:	beq	1d914 <argp_failure@@Base+0x16c4>
   1d90c:	ldrb	r1, [sl, #1]!
   1d910:	b	1d8fc <argp_failure@@Base+0x16ac>
   1d914:	subs	r4, r1, #45	; 0x2d
   1d918:	movwne	r4, #1
   1d91c:	cmp	r1, #0
   1d920:	beq	1d940 <argp_failure@@Base+0x16f0>
   1d924:	uxtb	r1, r1
   1d928:	ldrb	r1, [r0, r1, lsl #1]
   1d92c:	tst	r1, #8
   1d930:	bne	1d940 <argp_failure@@Base+0x16f0>
   1d934:	ldrb	r1, [sl, #1]!
   1d938:	cmp	r1, #0
   1d93c:	bne	1d924 <argp_failure@@Base+0x16d4>
   1d940:	ldr	r1, [sp, #24]
   1d944:	b	1d94c <argp_failure@@Base+0x16fc>
   1d948:	mov	r4, #0
   1d94c:	ldr	r0, [r6]
   1d950:	cmp	r5, #0
   1d954:	str	r0, [sp, #8]
   1d958:	ldr	r0, [r0, #12]
   1d95c:	str	r0, [sp, #12]
   1d960:	andsne	r0, r0, #8
   1d964:	beq	1d9c0 <argp_failure@@Base+0x1770>
   1d968:	mov	r8, r1
   1d96c:	bl	116a0 <__ctype_b_loc@plt>
   1d970:	ldrb	r1, [r5]
   1d974:	ldr	r0, [r0]
   1d978:	add	r2, r0, r1, lsl #1
   1d97c:	ldrb	r2, [r2, #1]
   1d980:	tst	r2, #32
   1d984:	beq	1d990 <argp_failure@@Base+0x1740>
   1d988:	ldrb	r1, [r5, #1]!
   1d98c:	b	1d978 <argp_failure@@Base+0x1728>
   1d990:	subs	r9, r1, #45	; 0x2d
   1d994:	movwne	r9, #1
   1d998:	cmp	r1, #0
   1d99c:	beq	1d9bc <argp_failure@@Base+0x176c>
   1d9a0:	uxtb	r1, r1
   1d9a4:	ldrb	r1, [r0, r1, lsl #1]
   1d9a8:	tst	r1, #8
   1d9ac:	bne	1d9bc <argp_failure@@Base+0x176c>
   1d9b0:	ldrb	r1, [r5, #1]!
   1d9b4:	cmp	r1, #0
   1d9b8:	bne	1d9a0 <argp_failure@@Base+0x1750>
   1d9bc:	mov	r1, r8
   1d9c0:	subs	r4, r4, r9
   1d9c4:	bne	1d784 <argp_failure@@Base+0x1534>
   1d9c8:	ldr	r0, [sp, #20]
   1d9cc:	mov	r2, #0
   1d9d0:	cmp	r0, #0
   1d9d4:	beq	1da6c <argp_failure@@Base+0x181c>
   1d9d8:	sub	r8, r0, #1
   1d9dc:	ldr	r0, [sp, #4]
   1d9e0:	ldr	r4, [r7, #8]
   1d9e4:	add	r9, r0, #36	; 0x24
   1d9e8:	tst	r1, #8
   1d9ec:	beq	1da14 <argp_failure@@Base+0x17c4>
   1d9f0:	mov	r2, #0
   1d9f4:	cmp	r8, #0
   1d9f8:	beq	1da6c <argp_failure@@Base+0x181c>
   1d9fc:	cmp	r2, #0
   1da00:	bne	1da6c <argp_failure@@Base+0x181c>
   1da04:	ldr	r1, [r9], #24
   1da08:	sub	r8, r8, #1
   1da0c:	tst	r1, #8
   1da10:	bne	1d9f0 <argp_failure@@Base+0x17a0>
   1da14:	ldr	r7, [r9, #-32]	; 0xffffffe0
   1da18:	sub	r0, r7, #1
   1da1c:	cmp	r0, #254	; 0xfe
   1da20:	bhi	1d9f0 <argp_failure@@Base+0x17a0>
   1da24:	str	r1, [sp, #24]
   1da28:	bl	116a0 <__ctype_b_loc@plt>
   1da2c:	ldr	r0, [r0]
   1da30:	add	r0, r0, r7, lsl #1
   1da34:	ldrb	r0, [r0, #1]
   1da38:	tst	r0, #64	; 0x40
   1da3c:	beq	1d9f0 <argp_failure@@Base+0x17a0>
   1da40:	ldrb	r0, [r4]
   1da44:	mov	r2, r7
   1da48:	cmp	r7, r0
   1da4c:	bne	1d9f0 <argp_failure@@Base+0x17a0>
   1da50:	ldr	r0, [sp, #24]
   1da54:	add	r4, r4, #1
   1da58:	tst	r0, #2
   1da5c:	mov	r0, #0
   1da60:	movne	r2, r0
   1da64:	cmp	r8, #0
   1da68:	bne	1d9fc <argp_failure@@Base+0x17ac>
   1da6c:	ldr	r3, [sp, #16]
   1da70:	mov	r9, #0
   1da74:	mov	r0, r2
   1da78:	str	r2, [sp, #24]
   1da7c:	cmp	r3, #0
   1da80:	beq	1db1c <argp_failure@@Base+0x18cc>
   1da84:	ldr	r0, [sp, #8]
   1da88:	ldr	r6, [r6, #8]
   1da8c:	ldr	r4, [sp, #12]
   1da90:	sub	r7, r3, #1
   1da94:	add	r8, r0, #36	; 0x24
   1da98:	tst	r4, #8
   1da9c:	bne	1daa8 <argp_failure@@Base+0x1858>
   1daa0:	b	1dacc <argp_failure@@Base+0x187c>
   1daa4:	ldr	r2, [sp, #24]
   1daa8:	mov	r9, #0
   1daac:	cmp	r7, #0
   1dab0:	beq	1db1c <argp_failure@@Base+0x18cc>
   1dab4:	cmp	r9, #0
   1dab8:	bne	1db1c <argp_failure@@Base+0x18cc>
   1dabc:	ldr	r4, [r8], #24
   1dac0:	sub	r7, r7, #1
   1dac4:	tst	r4, #8
   1dac8:	bne	1daa8 <argp_failure@@Base+0x1858>
   1dacc:	ldr	r9, [r8, #-32]	; 0xffffffe0
   1dad0:	sub	r0, r9, #1
   1dad4:	cmp	r0, #254	; 0xfe
   1dad8:	bhi	1daa8 <argp_failure@@Base+0x1858>
   1dadc:	bl	116a0 <__ctype_b_loc@plt>
   1dae0:	ldr	r0, [r0]
   1dae4:	add	r0, r0, r9, lsl #1
   1dae8:	ldrb	r0, [r0, #1]
   1daec:	tst	r0, #64	; 0x40
   1daf0:	beq	1daa4 <argp_failure@@Base+0x1854>
   1daf4:	ldrb	r0, [r6]
   1daf8:	ldr	r2, [sp, #24]
   1dafc:	cmp	r9, r0
   1db00:	bne	1daa8 <argp_failure@@Base+0x1858>
   1db04:	tst	r4, #2
   1db08:	mov	r0, #0
   1db0c:	add	r6, r6, #1
   1db10:	movne	r9, r0
   1db14:	cmp	r7, #0
   1db18:	bne	1dab4 <argp_failure@@Base+0x1864>
   1db1c:	tst	r2, #255	; 0xff
   1db20:	mov	r6, r2
   1db24:	bne	1db3c <argp_failure@@Base+0x18ec>
   1db28:	cmp	sl, #0
   1db2c:	beq	1db38 <argp_failure@@Base+0x18e8>
   1db30:	ldrb	r6, [sl]
   1db34:	b	1db3c <argp_failure@@Base+0x18ec>
   1db38:	mov	r6, #0
   1db3c:	tst	r9, #255	; 0xff
   1db40:	mov	r7, r9
   1db44:	bne	1db5c <argp_failure@@Base+0x190c>
   1db48:	cmp	r5, #0
   1db4c:	beq	1db58 <argp_failure@@Base+0x1908>
   1db50:	ldrb	r7, [r5]
   1db54:	b	1db5c <argp_failure@@Base+0x190c>
   1db58:	mov	r7, #0
   1db5c:	bl	1167c <__ctype_tolower_loc@plt>
   1db60:	ldr	r2, [r0]
   1db64:	uxtb	r0, r7
   1db68:	uxtb	r1, r6
   1db6c:	ldr	r3, [r2, r0, lsl #2]
   1db70:	ldr	r2, [r2, r1, lsl #2]
   1db74:	subs	r4, r2, r3
   1db78:	subseq	r4, r0, r1
   1db7c:	bne	1d784 <argp_failure@@Base+0x1534>
   1db80:	ldr	r0, [sp, #24]
   1db84:	uxtb	r4, r0
   1db88:	cmp	r4, #0
   1db8c:	movwne	r4, #1
   1db90:	tst	r9, #255	; 0xff
   1db94:	subne	r4, r4, #1
   1db98:	cmp	r4, #0
   1db9c:	bne	1d784 <argp_failure@@Base+0x1534>
   1dba0:	ldr	r0, [sp, #24]
   1dba4:	tst	r0, #255	; 0xff
   1dba8:	beq	1dbb4 <argp_failure@@Base+0x1964>
   1dbac:	mov	r4, #0
   1dbb0:	b	1d784 <argp_failure@@Base+0x1534>
   1dbb4:	cmp	sl, #0
   1dbb8:	mov	r4, sl
   1dbbc:	movwne	r4, #1
   1dbc0:	cmp	r5, #0
   1dbc4:	subne	r4, r4, #1
   1dbc8:	cmp	r4, #0
   1dbcc:	bne	1d784 <argp_failure@@Base+0x1534>
   1dbd0:	cmp	sl, #0
   1dbd4:	beq	1dbac <argp_failure@@Base+0x195c>
   1dbd8:	mov	r0, sl
   1dbdc:	mov	r1, r5
   1dbe0:	bl	115e0 <strcasecmp@plt>
   1dbe4:	cmp	r0, #0
   1dbe8:	mov	r4, r0
   1dbec:	moveq	r4, #0
   1dbf0:	b	1d784 <argp_failure@@Base+0x1534>
   1dbf4:	push	{r4, r5, fp, lr}
   1dbf8:	add	fp, sp, #8
   1dbfc:	mov	r4, r1
   1dc00:	mov	r5, r0
   1dc04:	ldr	r1, [r1, #12]
   1dc08:	ldr	r0, [r0, #12]
   1dc0c:	cmp	r0, r1
   1dc10:	beq	1dc24 <argp_failure@@Base+0x19d4>
   1dc14:	bl	1dbf4 <argp_failure@@Base+0x19a4>
   1dc18:	cmp	r0, #0
   1dc1c:	beq	1dc24 <argp_failure@@Base+0x19d4>
   1dc20:	pop	{r4, r5, fp, pc}
   1dc24:	ldr	r1, [r5, #8]
   1dc28:	ldr	r2, [r4, #8]
   1dc2c:	orr	r0, r2, r1
   1dc30:	sub	r3, r1, r2
   1dc34:	cmn	r0, #1
   1dc38:	mov	r0, r3
   1dc3c:	suble	r0, r2, r1
   1dc40:	ands	r1, r2, r1
   1dc44:	movmi	r0, r3
   1dc48:	cmp	r0, #0
   1dc4c:	popne	{r4, r5, fp, pc}
   1dc50:	ldr	r0, [r5, #4]
   1dc54:	ldr	r1, [r4, #4]
   1dc58:	sub	r0, r1, r0
   1dc5c:	pop	{r4, r5, fp, pc}
   1dc60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1dc64:	add	fp, sp, #24
   1dc68:	mov	r4, r0
   1dc6c:	ldr	r0, [r1, #12]
   1dc70:	mov	r5, r1
   1dc74:	cmp	r0, #0
   1dc78:	beq	1dcf4 <argp_failure@@Base+0x1aa4>
   1dc7c:	ldr	r1, [r5, #8]
   1dc80:	ldr	r0, [r5]
   1dc84:	ldr	r6, [r1]
   1dc88:	ldr	r7, [r0, #16]
   1dc8c:	cmp	r6, #0
   1dc90:	ldrne	r1, [r1, #4]
   1dc94:	cmpne	r1, #0
   1dc98:	bne	1dd3c <argp_failure@@Base+0x1aec>
   1dc9c:	cmp	r7, #0
   1dca0:	beq	1dddc <argp_failure@@Base+0x1b8c>
   1dca4:	ldr	r0, [r7]
   1dca8:	cmp	r0, #0
   1dcac:	beq	1dddc <argp_failure@@Base+0x1b8c>
   1dcb0:	ldrb	r1, [r0]
   1dcb4:	cmp	r1, #0
   1dcb8:	beq	1dddc <argp_failure@@Base+0x1b8c>
   1dcbc:	cmp	r6, #0
   1dcc0:	beq	1dda0 <argp_failure@@Base+0x1b50>
   1dcc4:	ldr	r1, [r6, #16]
   1dcc8:	cmp	r1, r7
   1dccc:	beq	1dddc <argp_failure@@Base+0x1b8c>
   1dcd0:	cmp	r1, #0
   1dcd4:	beq	1dd94 <argp_failure@@Base+0x1b44>
   1dcd8:	ldr	r1, [r1, #12]
   1dcdc:	cmp	r1, r7
   1dce0:	cmpne	r1, #0
   1dce4:	bne	1dcd8 <argp_failure@@Base+0x1a88>
   1dce8:	cmp	r1, r7
   1dcec:	bne	1dda0 <argp_failure@@Base+0x1b50>
   1dcf0:	b	1dddc <argp_failure@@Base+0x1b8c>
   1dcf4:	ldr	r6, [r5, #4]
   1dcf8:	ldr	r0, [r6, #28]
   1dcfc:	ldr	r1, [r6, #32]
   1dd00:	add	r2, r0, #2
   1dd04:	cmp	r2, r1
   1dd08:	bls	1dd24 <argp_failure@@Base+0x1ad4>
   1dd0c:	mov	r0, r6
   1dd10:	mov	r1, #2
   1dd14:	bl	1fae8 <argp_failure@@Base+0x3898>
   1dd18:	cmp	r0, #0
   1dd1c:	beq	1dde4 <argp_failure@@Base+0x1b94>
   1dd20:	ldr	r0, [r6, #28]
   1dd24:	movw	r1, #8236	; 0x202c
   1dd28:	strh	r1, [r0]
   1dd2c:	ldr	r0, [r6, #28]
   1dd30:	add	r0, r0, #2
   1dd34:	str	r0, [r6, #28]
   1dd38:	b	1dde4 <argp_failure@@Base+0x1b94>
   1dd3c:	ldr	r1, [r6, #12]
   1dd40:	ldr	r0, [r0, #12]
   1dd44:	cmp	r0, r1
   1dd48:	beq	1dc9c <argp_failure@@Base+0x1a4c>
   1dd4c:	ldr	r8, [r5, #4]
   1dd50:	ldr	r0, [r8, #28]
   1dd54:	ldr	r1, [r8, #32]
   1dd58:	cmp	r0, r1
   1dd5c:	bcc	1dd78 <argp_failure@@Base+0x1b28>
   1dd60:	mov	r0, r8
   1dd64:	mov	r1, #1
   1dd68:	bl	1fae8 <argp_failure@@Base+0x3898>
   1dd6c:	cmp	r0, #0
   1dd70:	beq	1dc9c <argp_failure@@Base+0x1a4c>
   1dd74:	ldr	r0, [r8, #28]
   1dd78:	add	r1, r0, #1
   1dd7c:	str	r1, [r8, #28]
   1dd80:	mov	r1, #10
   1dd84:	strb	r1, [r0]
   1dd88:	cmp	r7, #0
   1dd8c:	bne	1dca4 <argp_failure@@Base+0x1a54>
   1dd90:	b	1dddc <argp_failure@@Base+0x1b8c>
   1dd94:	mov	r1, #0
   1dd98:	cmp	r1, r7
   1dd9c:	beq	1dddc <argp_failure@@Base+0x1b8c>
   1dda0:	ldr	r1, [r5, #4]
   1dda4:	mov	r2, r5
   1dda8:	ldr	r8, [r1, #12]
   1ddac:	ldr	r1, [r7, #16]
   1ddb0:	bl	1de6c <argp_failure@@Base+0x1c1c>
   1ddb4:	ldr	r6, [r5, #4]
   1ddb8:	ldr	r1, [r6, #24]
   1ddbc:	ldr	r2, [r6, #28]
   1ddc0:	ldr	r0, [r6, #16]
   1ddc4:	sub	r1, r2, r1
   1ddc8:	cmp	r1, r0
   1ddcc:	bls	1ddd8 <argp_failure@@Base+0x1b88>
   1ddd0:	mov	r0, r6
   1ddd4:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1ddd8:	str	r8, [r6, #12]
   1dddc:	mov	r0, #0
   1dde0:	str	r0, [r5, #12]
   1dde4:	ldr	r5, [r5, #4]
   1dde8:	ldr	r1, [r5, #24]
   1ddec:	ldr	r2, [r5, #28]
   1ddf0:	ldr	r0, [r5, #16]
   1ddf4:	sub	r1, r2, r1
   1ddf8:	cmp	r1, r0
   1ddfc:	bls	1de08 <argp_failure@@Base+0x1bb8>
   1de00:	mov	r0, r5
   1de04:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1de08:	ldr	r0, [r5, #20]
   1de0c:	cmp	r0, #0
   1de10:	subgt	r4, r4, r0
   1de14:	cmp	r4, #1
   1de18:	blt	1de68 <argp_failure@@Base+0x1c18>
   1de1c:	mov	r6, #32
   1de20:	b	1de38 <argp_failure@@Base+0x1be8>
   1de24:	add	r1, r0, #1
   1de28:	str	r1, [r5, #28]
   1de2c:	strb	r6, [r0]
   1de30:	cmp	r4, #0
   1de34:	ble	1de68 <argp_failure@@Base+0x1c18>
   1de38:	ldr	r0, [r5, #28]
   1de3c:	ldr	r1, [r5, #32]
   1de40:	sub	r4, r4, #1
   1de44:	cmp	r0, r1
   1de48:	bcc	1de24 <argp_failure@@Base+0x1bd4>
   1de4c:	mov	r0, r5
   1de50:	mov	r1, #1
   1de54:	bl	1fae8 <argp_failure@@Base+0x3898>
   1de58:	cmp	r0, #0
   1de5c:	beq	1de30 <argp_failure@@Base+0x1be0>
   1de60:	ldr	r0, [r5, #28]
   1de64:	b	1de24 <argp_failure@@Base+0x1bd4>
   1de68:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1de6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1de70:	add	fp, sp, #28
   1de74:	sub	sp, sp, #4
   1de78:	mov	r9, r2
   1de7c:	mov	r8, r0
   1de80:	cmp	r1, #0
   1de84:	mov	r6, r0
   1de88:	beq	1dec8 <argp_failure@@Base+0x1c78>
   1de8c:	ldr	r0, [r1, #20]
   1de90:	mov	r4, r1
   1de94:	mov	r6, r8
   1de98:	cmp	r0, #0
   1de9c:	beq	1dec8 <argp_failure@@Base+0x1c78>
   1dea0:	ldr	r1, [r9, #16]
   1dea4:	mov	r0, r4
   1dea8:	bl	18f84 <argp_parse@@Base+0xc68>
   1deac:	ldr	r3, [r4, #20]
   1deb0:	mov	r2, r0
   1deb4:	movw	r0, #3
   1deb8:	mov	r1, r8
   1debc:	movt	r0, #512	; 0x200
   1dec0:	blx	r3
   1dec4:	mov	r6, r0
   1dec8:	cmp	r6, #0
   1decc:	beq	1e0f8 <argp_failure@@Base+0x1ea8>
   1ded0:	ldrb	r0, [r6]
   1ded4:	cmp	r0, #0
   1ded8:	beq	1e0ec <argp_failure@@Base+0x1e9c>
   1dedc:	ldr	r0, [r9, #8]
   1dee0:	ldr	r0, [r0]
   1dee4:	cmp	r0, #0
   1dee8:	beq	1df28 <argp_failure@@Base+0x1cd8>
   1deec:	ldr	r4, [r9, #4]
   1def0:	ldr	r0, [r4, #28]
   1def4:	ldr	r1, [r4, #32]
   1def8:	cmp	r0, r1
   1defc:	bcc	1df18 <argp_failure@@Base+0x1cc8>
   1df00:	mov	r0, r4
   1df04:	mov	r1, #1
   1df08:	bl	1fae8 <argp_failure@@Base+0x3898>
   1df0c:	cmp	r0, #0
   1df10:	beq	1df28 <argp_failure@@Base+0x1cd8>
   1df14:	ldr	r0, [r4, #28]
   1df18:	add	r1, r0, #1
   1df1c:	str	r1, [r4, #28]
   1df20:	mov	r1, #10
   1df24:	strb	r1, [r0]
   1df28:	ldr	r7, [r9, #4]
   1df2c:	movw	sl, #14984	; 0x3a88
   1df30:	movt	sl, #3
   1df34:	ldr	r4, [sl, #24]
   1df38:	ldr	r1, [r7, #24]
   1df3c:	ldr	r2, [r7, #28]
   1df40:	ldr	r0, [r7, #16]
   1df44:	sub	r1, r2, r1
   1df48:	cmp	r1, r0
   1df4c:	bls	1df58 <argp_failure@@Base+0x1d08>
   1df50:	mov	r0, r7
   1df54:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1df58:	ldr	r0, [r7, #20]
   1df5c:	cmp	r0, #0
   1df60:	subgt	r4, r4, r0
   1df64:	cmp	r4, #1
   1df68:	blt	1dfb8 <argp_failure@@Base+0x1d68>
   1df6c:	mov	r5, #32
   1df70:	b	1df88 <argp_failure@@Base+0x1d38>
   1df74:	add	r1, r0, #1
   1df78:	str	r1, [r7, #28]
   1df7c:	strb	r5, [r0]
   1df80:	cmp	r4, #0
   1df84:	ble	1dfb8 <argp_failure@@Base+0x1d68>
   1df88:	ldr	r0, [r7, #28]
   1df8c:	ldr	r1, [r7, #32]
   1df90:	sub	r4, r4, #1
   1df94:	cmp	r0, r1
   1df98:	bcc	1df74 <argp_failure@@Base+0x1d24>
   1df9c:	mov	r0, r7
   1dfa0:	mov	r1, #1
   1dfa4:	bl	1fae8 <argp_failure@@Base+0x3898>
   1dfa8:	cmp	r0, #0
   1dfac:	beq	1df80 <argp_failure@@Base+0x1d30>
   1dfb0:	ldr	r0, [r7, #28]
   1dfb4:	b	1df74 <argp_failure@@Base+0x1d24>
   1dfb8:	ldr	r4, [r9, #4]
   1dfbc:	ldr	r5, [sl, #24]
   1dfc0:	ldr	r1, [r4, #24]
   1dfc4:	ldr	r2, [r4, #28]
   1dfc8:	ldr	r0, [r4, #16]
   1dfcc:	mov	r7, r4
   1dfd0:	sub	r1, r2, r1
   1dfd4:	mov	r2, sl
   1dfd8:	mov	sl, r5
   1dfdc:	cmp	r1, r0
   1dfe0:	bls	1e008 <argp_failure@@Base+0x1db8>
   1dfe4:	mov	r0, r4
   1dfe8:	mov	r7, r2
   1dfec:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1dff0:	ldr	sl, [r7, #24]
   1dff4:	ldr	r7, [r9, #4]
   1dff8:	ldr	r1, [r7, #24]
   1dffc:	ldr	r2, [r7, #28]
   1e000:	ldr	r0, [r7, #16]
   1e004:	sub	r1, r2, r1
   1e008:	str	r5, [r4, #4]
   1e00c:	cmp	r1, r0
   1e010:	mov	r5, r7
   1e014:	bls	1e024 <argp_failure@@Base+0x1dd4>
   1e018:	mov	r0, r7
   1e01c:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1e020:	ldr	r5, [r9, #4]
   1e024:	mov	r0, r6
   1e028:	str	sl, [r7, #12]
   1e02c:	bl	116c4 <strlen@plt>
   1e030:	cmp	r0, #0
   1e034:	beq	1e080 <argp_failure@@Base+0x1e30>
   1e038:	mov	r4, r0
   1e03c:	ldr	r0, [r5, #28]
   1e040:	ldr	r1, [r5, #32]
   1e044:	add	r2, r0, r4
   1e048:	cmp	r2, r1
   1e04c:	bls	1e068 <argp_failure@@Base+0x1e18>
   1e050:	mov	r0, r5
   1e054:	mov	r1, r4
   1e058:	bl	1fae8 <argp_failure@@Base+0x3898>
   1e05c:	cmp	r0, #0
   1e060:	beq	1e080 <argp_failure@@Base+0x1e30>
   1e064:	ldr	r0, [r5, #28]
   1e068:	mov	r1, r6
   1e06c:	mov	r2, r4
   1e070:	bl	11598 <memcpy@plt>
   1e074:	ldr	r0, [r5, #28]
   1e078:	add	r0, r0, r4
   1e07c:	str	r0, [r5, #28]
   1e080:	ldr	r5, [r9, #4]
   1e084:	ldr	r2, [r5, #24]
   1e088:	ldr	r0, [r5, #28]
   1e08c:	ldr	r1, [r5, #16]
   1e090:	mov	r4, r5
   1e094:	sub	r2, r0, r2
   1e098:	cmp	r2, r1
   1e09c:	bls	1e0b0 <argp_failure@@Base+0x1e60>
   1e0a0:	mov	r0, r5
   1e0a4:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1e0a8:	ldr	r4, [r9, #4]
   1e0ac:	ldr	r0, [r4, #28]
   1e0b0:	mov	r1, #0
   1e0b4:	str	r1, [r5, #4]
   1e0b8:	ldr	r1, [r4, #32]
   1e0bc:	cmp	r0, r1
   1e0c0:	bcc	1e0dc <argp_failure@@Base+0x1e8c>
   1e0c4:	mov	r0, r4
   1e0c8:	mov	r1, #1
   1e0cc:	bl	1fae8 <argp_failure@@Base+0x3898>
   1e0d0:	cmp	r0, #0
   1e0d4:	beq	1e0ec <argp_failure@@Base+0x1e9c>
   1e0d8:	ldr	r0, [r4, #28]
   1e0dc:	add	r1, r0, #1
   1e0e0:	str	r1, [r4, #28]
   1e0e4:	mov	r1, #10
   1e0e8:	strb	r1, [r0]
   1e0ec:	ldr	r0, [r9, #8]
   1e0f0:	mov	r1, #1
   1e0f4:	str	r1, [r0, #4]
   1e0f8:	cmp	r6, r8
   1e0fc:	beq	1e110 <argp_failure@@Base+0x1ec0>
   1e100:	mov	r0, r6
   1e104:	sub	sp, fp, #28
   1e108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e10c:	b	195f8 <argp_parse@@Base+0x12dc>
   1e110:	sub	sp, fp, #28
   1e114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e11c:	add	fp, sp, #28
   1e120:	sub	sp, sp, #92	; 0x5c
   1e124:	mvn	r4, #0
   1e128:	cmp	r0, #1
   1e12c:	blt	1ec10 <argp_failure@@Base+0x29c0>
   1e130:	ldr	ip, [fp, #16]
   1e134:	mov	r9, r2
   1e138:	mov	r2, r0
   1e13c:	mov	r8, r1
   1e140:	mov	r0, #0
   1e144:	str	r3, [fp, #-48]	; 0xffffffd0
   1e148:	ldr	r6, [ip]
   1e14c:	ldr	r4, [ip, #4]
   1e150:	str	r0, [ip, #12]
   1e154:	cmp	r6, #0
   1e158:	beq	1e17c <argp_failure@@Base+0x1f2c>
   1e15c:	ldr	r0, [ip, #16]
   1e160:	cmp	r0, #0
   1e164:	beq	1e184 <argp_failure@@Base+0x1f34>
   1e168:	ldrb	r0, [r9]
   1e16c:	cmp	r0, #45	; 0x2d
   1e170:	cmpne	r0, #43	; 0x2b
   1e174:	addeq	r9, r9, #1
   1e178:	b	1e1f8 <argp_failure@@Base+0x1fa8>
   1e17c:	mov	r6, #1
   1e180:	str	r6, [ip]
   1e184:	mov	r0, #0
   1e188:	str	r6, [ip, #28]
   1e18c:	str	r6, [ip, #32]
   1e190:	str	r0, [ip, #20]
   1e194:	ldrb	r1, [r9]
   1e198:	cmp	r1, #43	; 0x2b
   1e19c:	beq	1e1ac <argp_failure@@Base+0x1f5c>
   1e1a0:	cmp	r1, #45	; 0x2d
   1e1a4:	bne	1e1b8 <argp_failure@@Base+0x1f68>
   1e1a8:	mov	r0, #2
   1e1ac:	str	r0, [ip, #24]
   1e1b0:	add	r9, r9, #1
   1e1b4:	b	1e1f0 <argp_failure@@Base+0x1fa0>
   1e1b8:	ldr	r0, [fp, #20]
   1e1bc:	cmp	r0, #0
   1e1c0:	bne	1e1e8 <argp_failure@@Base+0x1f98>
   1e1c4:	movw	r0, #11609	; 0x2d59
   1e1c8:	mov	r5, ip
   1e1cc:	mov	r7, r2
   1e1d0:	movt	r0, #2
   1e1d4:	bl	11640 <getenv@plt>
   1e1d8:	mov	r2, r7
   1e1dc:	mov	ip, r5
   1e1e0:	cmp	r0, #0
   1e1e4:	beq	1ec1c <argp_failure@@Base+0x29cc>
   1e1e8:	mov	r0, #0
   1e1ec:	str	r0, [ip, #24]
   1e1f0:	mov	r0, #1
   1e1f4:	str	r0, [ip, #16]
   1e1f8:	ldrb	r0, [r9]
   1e1fc:	ldr	r5, [ip, #20]
   1e200:	str	r8, [fp, #-32]	; 0xffffffe0
   1e204:	subs	r1, r0, #58	; 0x3a
   1e208:	movne	r1, r4
   1e20c:	cmp	r5, #0
   1e210:	str	r1, [fp, #-44]	; 0xffffffd4
   1e214:	beq	1e280 <argp_failure@@Base+0x2030>
   1e218:	ldrb	r0, [r5]
   1e21c:	cmp	r0, #0
   1e220:	beq	1e280 <argp_failure@@Base+0x2030>
   1e224:	str	r2, [fp, #-36]	; 0xffffffdc
   1e228:	add	r8, r5, #1
   1e22c:	mov	r0, r9
   1e230:	mov	r7, ip
   1e234:	str	r8, [ip, #20]
   1e238:	ldrb	r4, [r5]
   1e23c:	mov	r1, r4
   1e240:	bl	116d0 <strchr@plt>
   1e244:	ldrb	r1, [r5, #1]
   1e248:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e24c:	cmp	r1, #0
   1e250:	orr	r1, r4, #1
   1e254:	addeq	r6, r6, #1
   1e258:	streq	r6, [r7]
   1e25c:	cmp	r1, #59	; 0x3b
   1e260:	cmpne	r0, #0
   1e264:	bne	1e2e0 <argp_failure@@Base+0x2090>
   1e268:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e26c:	cmp	r0, #0
   1e270:	bne	1ec50 <argp_failure@@Base+0x2a00>
   1e274:	str	r4, [r7, #8]
   1e278:	mov	r4, #63	; 0x3f
   1e27c:	b	1ec10 <argp_failure@@Base+0x29c0>
   1e280:	mov	r3, ip
   1e284:	str	r9, [sp, #48]	; 0x30
   1e288:	mov	r5, ip
   1e28c:	ldr	r9, [r3, #32]!
   1e290:	cmp	r9, r6
   1e294:	strgt	r6, [r3]
   1e298:	movgt	r9, r6
   1e29c:	ldr	r7, [r5, #28]!
   1e2a0:	cmp	r7, r6
   1e2a4:	strgt	r6, [r5]
   1e2a8:	movgt	r7, r6
   1e2ac:	ldr	r4, [ip, #24]
   1e2b0:	cmp	r4, #1
   1e2b4:	bne	1e758 <argp_failure@@Base+0x2508>
   1e2b8:	cmp	r7, r9
   1e2bc:	cmpne	r9, r6
   1e2c0:	bne	1e364 <argp_failure@@Base+0x2114>
   1e2c4:	cmp	r9, r6
   1e2c8:	mov	r1, r5
   1e2cc:	mov	r0, r6
   1e2d0:	bne	1e704 <argp_failure@@Base+0x24b4>
   1e2d4:	cmp	r6, r2
   1e2d8:	blt	1e728 <argp_failure@@Base+0x24d8>
   1e2dc:	b	1e744 <argp_failure@@Base+0x24f4>
   1e2e0:	ldrb	r2, [r0]
   1e2e4:	ldrb	r1, [r0, #1]
   1e2e8:	cmp	r2, #87	; 0x57
   1e2ec:	bne	1e33c <argp_failure@@Base+0x20ec>
   1e2f0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1e2f4:	cmp	r2, #0
   1e2f8:	beq	1e33c <argp_failure@@Base+0x20ec>
   1e2fc:	cmp	r1, #59	; 0x3b
   1e300:	bne	1e33c <argp_failure@@Base+0x20ec>
   1e304:	ldrb	r0, [r8]
   1e308:	cmp	r0, #0
   1e30c:	bne	1ec80 <argp_failure@@Base+0x2a30>
   1e310:	cmp	r6, r3
   1e314:	bne	1ec78 <argp_failure@@Base+0x2a28>
   1e318:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e31c:	cmp	r0, #0
   1e320:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1e324:	bne	1ed78 <argp_failure@@Base+0x2b28>
   1e328:	str	r4, [r7, #8]
   1e32c:	ldrb	r4, [r9]
   1e330:	cmp	r4, #58	; 0x3a
   1e334:	movwne	r4, #63	; 0x3f
   1e338:	b	1ec10 <argp_failure@@Base+0x29c0>
   1e33c:	cmp	r1, #58	; 0x3a
   1e340:	bne	1ec10 <argp_failure@@Base+0x29c0>
   1e344:	ldrb	r0, [r0, #2]
   1e348:	ldrb	r1, [r8]
   1e34c:	cmp	r0, #58	; 0x3a
   1e350:	bne	1e860 <argp_failure@@Base+0x2610>
   1e354:	cmp	r1, #0
   1e358:	bne	1e868 <argp_failure@@Base+0x2618>
   1e35c:	mov	r0, #0
   1e360:	b	1ed40 <argp_failure@@Base+0x2af0>
   1e364:	cmp	r6, r9
   1e368:	str	r4, [sp, #28]
   1e36c:	str	r5, [sp, #56]	; 0x38
   1e370:	str	r7, [fp, #-40]	; 0xffffffd8
   1e374:	str	r3, [sp, #52]	; 0x34
   1e378:	str	r2, [fp, #-36]	; 0xffffffdc
   1e37c:	ble	1e6e0 <argp_failure@@Base+0x2490>
   1e380:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e384:	cmp	r0, r9
   1e388:	bge	1e6e0 <argp_failure@@Base+0x2490>
   1e38c:	add	r0, r8, r9, lsl #2
   1e390:	ldr	lr, [fp, #-40]	; 0xffffffd8
   1e394:	mov	r2, r6
   1e398:	str	r0, [fp, #-52]	; 0xffffffcc
   1e39c:	sub	r0, r8, r9, lsl #2
   1e3a0:	str	r0, [sp, #32]
   1e3a4:	rsb	r0, r9, #1
   1e3a8:	add	r0, r8, r0, lsl #2
   1e3ac:	str	r0, [sp, #44]	; 0x2c
   1e3b0:	mvn	r0, r9
   1e3b4:	str	r0, [fp, #-56]	; 0xffffffc8
   1e3b8:	add	r0, r8, r0, lsl #2
   1e3bc:	add	r0, r0, #4
   1e3c0:	str	r0, [sp, #24]
   1e3c4:	add	r0, r8, #4
   1e3c8:	str	r0, [sp, #60]	; 0x3c
   1e3cc:	b	1e3e0 <argp_failure@@Base+0x2190>
   1e3d0:	mov	r2, sl
   1e3d4:	cmp	r2, r9
   1e3d8:	cmpgt	r9, lr
   1e3dc:	ble	1e6e0 <argp_failure@@Base+0x2490>
   1e3e0:	sub	r4, r9, lr
   1e3e4:	sub	r0, r2, r9
   1e3e8:	cmp	r0, r4
   1e3ec:	ble	1e49c <argp_failure@@Base+0x224c>
   1e3f0:	sub	sl, r2, r4
   1e3f4:	cmp	r4, #1
   1e3f8:	blt	1e3d0 <argp_failure@@Base+0x2180>
   1e3fc:	mov	r3, #0
   1e400:	cmp	r4, #4
   1e404:	bcc	1e584 <argp_failure@@Base+0x2334>
   1e408:	add	r5, r8, r2, lsl #2
   1e40c:	add	r1, r8, lr, lsl #2
   1e410:	cmp	r1, r5
   1e414:	bcs	1e428 <argp_failure@@Base+0x21d8>
   1e418:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1e41c:	add	r5, r8, sl, lsl #2
   1e420:	cmp	r5, r0
   1e424:	bcc	1e584 <argp_failure@@Base+0x2334>
   1e428:	bic	r3, r4, #3
   1e42c:	mov	r0, #1
   1e430:	str	sl, [sp, #40]	; 0x28
   1e434:	subs	r5, r3, #4
   1e438:	add	r5, r0, r5, lsr #2
   1e43c:	and	r0, r5, #1
   1e440:	str	r0, [sp, #36]	; 0x24
   1e444:	beq	1e540 <argp_failure@@Base+0x22f0>
   1e448:	sub	r8, r5, r0
   1e44c:	ldr	r0, [sp, #24]
   1e450:	add	r5, r2, lr
   1e454:	mov	r7, #0
   1e458:	add	sl, r0, r5, lsl #2
   1e45c:	mov	r5, #0
   1e460:	add	ip, r1, r5
   1e464:	add	r0, sl, r5
   1e468:	add	r5, r5, #32
   1e46c:	subs	r8, r8, #2
   1e470:	add	r7, r7, #8
   1e474:	vld1.32	{d16-d17}, [r0]
   1e478:	vld1.32	{d18-d19}, [ip]
   1e47c:	vst1.32	{d16-d17}, [ip]!
   1e480:	vst1.32	{d18-d19}, [r0]!
   1e484:	vld1.32	{d16-d17}, [r0]
   1e488:	vld1.32	{d18-d19}, [ip]
   1e48c:	vst1.32	{d16-d17}, [ip]
   1e490:	vst1.32	{d18-d19}, [r0]
   1e494:	bne	1e460 <argp_failure@@Base+0x2210>
   1e498:	b	1e544 <argp_failure@@Base+0x22f4>
   1e49c:	cmp	r0, #1
   1e4a0:	blt	1e6d4 <argp_failure@@Base+0x2484>
   1e4a4:	mov	sl, #0
   1e4a8:	cmp	r0, #3
   1e4ac:	bls	1e650 <argp_failure@@Base+0x2400>
   1e4b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e4b4:	add	r1, r3, r2, lsl #2
   1e4b8:	add	r8, r3, lr, lsl #2
   1e4bc:	cmp	r8, r1
   1e4c0:	bcs	1e4dc <argp_failure@@Base+0x228c>
   1e4c4:	ldr	r3, [sp, #32]
   1e4c8:	add	r1, r2, lr
   1e4cc:	add	r1, r3, r1, lsl #2
   1e4d0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1e4d4:	cmp	r3, r1
   1e4d8:	bcc	1e650 <argp_failure@@Base+0x2400>
   1e4dc:	bic	sl, r0, #3
   1e4e0:	mov	r3, #1
   1e4e4:	subs	r1, sl, #4
   1e4e8:	add	r1, r3, r1, lsr #2
   1e4ec:	and	r3, r1, #1
   1e4f0:	str	r3, [sp, #40]	; 0x28
   1e4f4:	beq	1e610 <argp_failure@@Base+0x23c0>
   1e4f8:	sub	r7, r3, r1
   1e4fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1e500:	mov	r1, #0
   1e504:	mov	ip, #32
   1e508:	mov	r5, r3
   1e50c:	mov	r4, r8
   1e510:	adds	r7, r7, #2
   1e514:	add	r1, r1, #8
   1e518:	vld1.32	{d16-d17}, [r5]!
   1e51c:	vld1.32	{d18-d19}, [r4]!
   1e520:	vst1.32	{d16-d17}, [r8], ip
   1e524:	vst1.32	{d18-d19}, [r3], ip
   1e528:	vld1.32	{d16-d17}, [r5]
   1e52c:	vld1.32	{d18-d19}, [r4]
   1e530:	vst1.32	{d16-d17}, [r4]
   1e534:	vst1.32	{d18-d19}, [r5]
   1e538:	bne	1e508 <argp_failure@@Base+0x22b8>
   1e53c:	b	1e614 <argp_failure@@Base+0x23c4>
   1e540:	mov	r7, #0
   1e544:	ldr	r0, [sp, #36]	; 0x24
   1e548:	ldr	r8, [fp, #-32]	; 0xffffffe0
   1e54c:	ldr	sl, [sp, #40]	; 0x28
   1e550:	cmp	r0, #0
   1e554:	beq	1e578 <argp_failure@@Base+0x2328>
   1e558:	add	r0, r7, lr
   1e55c:	add	r1, r7, sl
   1e560:	add	r0, r8, r0, lsl #2
   1e564:	add	r1, r8, r1, lsl #2
   1e568:	vld1.32	{d16-d17}, [r1]
   1e56c:	vld1.32	{d18-d19}, [r0]
   1e570:	vst1.32	{d16-d17}, [r0]
   1e574:	vst1.32	{d18-d19}, [r1]
   1e578:	ldr	ip, [fp, #16]
   1e57c:	cmp	r4, r3
   1e580:	beq	1e3d0 <argp_failure@@Base+0x2180>
   1e584:	mvn	r0, r3
   1e588:	tst	r4, #1
   1e58c:	add	r1, r9, r0
   1e590:	beq	1e5b0 <argp_failure@@Base+0x2360>
   1e594:	add	r0, r3, lr
   1e598:	add	r5, r3, sl
   1e59c:	orr	r3, r3, #1
   1e5a0:	ldr	r7, [r8, r0, lsl #2]
   1e5a4:	ldr	r4, [r8, r5, lsl #2]
   1e5a8:	str	r4, [r8, r0, lsl #2]
   1e5ac:	str	r7, [r8, r5, lsl #2]
   1e5b0:	cmp	r1, lr
   1e5b4:	beq	1e3d0 <argp_failure@@Base+0x2180>
   1e5b8:	ldr	r4, [sp, #60]	; 0x3c
   1e5bc:	add	r0, lr, r3
   1e5c0:	sub	r1, r9, r3
   1e5c4:	add	r4, r4, r0, lsl #2
   1e5c8:	add	r0, r2, lr
   1e5cc:	ldr	r2, [sp, #44]	; 0x2c
   1e5d0:	add	r0, r0, r3
   1e5d4:	add	r2, r2, r0, lsl #2
   1e5d8:	ldr	r0, [r4, #-4]
   1e5dc:	ldr	r3, [r2, #-4]
   1e5e0:	sub	r1, r1, #2
   1e5e4:	cmp	lr, r1
   1e5e8:	str	r3, [r4, #-4]
   1e5ec:	str	r0, [r2, #-4]
   1e5f0:	ldr	r0, [r4]
   1e5f4:	ldr	r3, [r2]
   1e5f8:	str	r3, [r4]
   1e5fc:	str	r0, [r2]
   1e600:	add	r2, r2, #8
   1e604:	add	r4, r4, #8
   1e608:	bne	1e5d8 <argp_failure@@Base+0x2388>
   1e60c:	b	1e3d0 <argp_failure@@Base+0x2180>
   1e610:	mov	r1, #0
   1e614:	ldr	r3, [sp, #40]	; 0x28
   1e618:	ldr	ip, [fp, #16]
   1e61c:	cmp	r3, #0
   1e620:	beq	1e648 <argp_failure@@Base+0x23f8>
   1e624:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1e628:	add	r3, r1, lr
   1e62c:	add	r1, r1, r9
   1e630:	add	r3, r4, r3, lsl #2
   1e634:	add	r1, r4, r1, lsl #2
   1e638:	vld1.32	{d16-d17}, [r1]
   1e63c:	vld1.32	{d18-d19}, [r3]
   1e640:	vst1.32	{d16-d17}, [r3]
   1e644:	vst1.32	{d18-d19}, [r1]
   1e648:	cmp	r0, sl
   1e64c:	beq	1e6d4 <argp_failure@@Base+0x2484>
   1e650:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1e654:	tst	r0, #1
   1e658:	mov	r4, sl
   1e65c:	add	r1, r2, r1
   1e660:	beq	1e684 <argp_failure@@Base+0x2434>
   1e664:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e668:	add	r7, sl, r9
   1e66c:	add	r4, sl, lr
   1e670:	ldr	r5, [r3, r7, lsl #2]
   1e674:	ldr	r8, [r3, r4, lsl #2]
   1e678:	str	r5, [r3, r4, lsl #2]
   1e67c:	orr	r4, sl, #1
   1e680:	str	r8, [r3, r7, lsl #2]
   1e684:	cmp	r1, sl
   1e688:	beq	1e6d4 <argp_failure@@Base+0x2484>
   1e68c:	ldr	r3, [sp, #60]	; 0x3c
   1e690:	add	r1, lr, r4
   1e694:	add	r4, r9, r4
   1e698:	add	r1, r3, r1, lsl #2
   1e69c:	add	r3, r3, r4, lsl #2
   1e6a0:	sub	r4, r4, r2
   1e6a4:	ldr	r7, [r1, #-4]
   1e6a8:	ldr	r5, [r3, #-4]
   1e6ac:	adds	r4, r4, #2
   1e6b0:	str	r5, [r1, #-4]
   1e6b4:	str	r7, [r3, #-4]
   1e6b8:	ldr	r7, [r1]
   1e6bc:	ldr	r5, [r3]
   1e6c0:	str	r5, [r1]
   1e6c4:	str	r7, [r3]
   1e6c8:	add	r1, r1, #8
   1e6cc:	add	r3, r3, #8
   1e6d0:	bne	1e6a4 <argp_failure@@Base+0x2454>
   1e6d4:	ldr	r8, [fp, #-32]	; 0xffffffe0
   1e6d8:	add	lr, r0, lr
   1e6dc:	b	1e3d4 <argp_failure@@Base+0x2184>
   1e6e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e6e4:	ldr	r3, [sp, #52]	; 0x34
   1e6e8:	ldr	r5, [sp, #56]	; 0x38
   1e6ec:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1e6f0:	ldr	r4, [sp, #28]
   1e6f4:	add	r0, r0, r6
   1e6f8:	mov	r1, r3
   1e6fc:	sub	r0, r0, r9
   1e700:	str	r0, [r5]
   1e704:	mov	r7, r0
   1e708:	str	r6, [r1]
   1e70c:	cmp	r6, r2
   1e710:	blt	1e728 <argp_failure@@Base+0x24d8>
   1e714:	b	1e744 <argp_failure@@Base+0x24f4>
   1e718:	add	r6, r6, #1
   1e71c:	cmp	r2, r6
   1e720:	str	r6, [ip]
   1e724:	beq	1e74c <argp_failure@@Base+0x24fc>
   1e728:	ldr	r0, [r8, r6, lsl #2]
   1e72c:	ldrb	r1, [r0]
   1e730:	cmp	r1, #45	; 0x2d
   1e734:	bne	1e718 <argp_failure@@Base+0x24c8>
   1e738:	ldrb	r0, [r0, #1]
   1e73c:	cmp	r0, #0
   1e740:	beq	1e718 <argp_failure@@Base+0x24c8>
   1e744:	mov	r9, r6
   1e748:	b	1e750 <argp_failure@@Base+0x2500>
   1e74c:	mov	r9, r2
   1e750:	mov	r6, r9
   1e754:	str	r9, [r3]
   1e758:	cmp	r6, r2
   1e75c:	beq	1ec04 <argp_failure@@Base+0x29b4>
   1e760:	mov	sl, r4
   1e764:	movw	r4, #9626	; 0x259a
   1e768:	ldr	r0, [r8, r6, lsl #2]
   1e76c:	str	r5, [sp, #56]	; 0x38
   1e770:	str	r7, [fp, #-40]	; 0xffffffd8
   1e774:	str	r3, [sp, #52]	; 0x34
   1e778:	str	r2, [fp, #-36]	; 0xffffffdc
   1e77c:	movt	r4, #2
   1e780:	mov	r1, r4
   1e784:	bl	1152c <strcmp@plt>
   1e788:	cmp	r0, #0
   1e78c:	beq	1e810 <argp_failure@@Base+0x25c0>
   1e790:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1e794:	ldr	ip, [fp, #16]
   1e798:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1e79c:	cmp	r6, r2
   1e7a0:	beq	1ec04 <argp_failure@@Base+0x29b4>
   1e7a4:	ldr	r5, [r8, r6, lsl #2]
   1e7a8:	mov	r3, r4
   1e7ac:	mvn	r4, #0
   1e7b0:	ldrb	r0, [r5]
   1e7b4:	cmp	r0, #45	; 0x2d
   1e7b8:	bne	1e848 <argp_failure@@Base+0x25f8>
   1e7bc:	mov	r7, r5
   1e7c0:	ldrb	r1, [r7, #1]!
   1e7c4:	cmp	r1, #0
   1e7c8:	beq	1e848 <argp_failure@@Base+0x25f8>
   1e7cc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1e7d0:	cmp	r0, #0
   1e7d4:	beq	1ed68 <argp_failure@@Base+0x2b18>
   1e7d8:	ldr	r9, [fp, #12]
   1e7dc:	cmp	r1, #45	; 0x2d
   1e7e0:	bne	1eccc <argp_failure@@Base+0x2a7c>
   1e7e4:	add	r0, r5, #2
   1e7e8:	mov	r1, r8
   1e7ec:	str	r0, [ip, #20]
   1e7f0:	ldr	r0, [fp, #8]
   1e7f4:	stm	sp, {r0, r9, ip}
   1e7f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e7fc:	str	r3, [sp, #16]
   1e800:	str	r0, [sp, #12]
   1e804:	mov	r0, r2
   1e808:	ldr	r2, [sp, #48]	; 0x30
   1e80c:	b	1ecbc <argp_failure@@Base+0x2a6c>
   1e810:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e814:	ldr	ip, [fp, #16]
   1e818:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1e81c:	add	r2, r6, #1
   1e820:	cmp	r0, r9
   1e824:	str	r2, [ip]
   1e828:	cmpne	r9, r2
   1e82c:	bne	1e878 <argp_failure@@Base+0x2628>
   1e830:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e834:	ldr	r1, [sp, #56]	; 0x38
   1e838:	cmp	r0, r9
   1e83c:	mov	r0, r2
   1e840:	beq	1ebec <argp_failure@@Base+0x299c>
   1e844:	b	1ebf4 <argp_failure@@Base+0x29a4>
   1e848:	cmp	sl, #0
   1e84c:	addne	r0, r6, #1
   1e850:	strne	r5, [ip, #12]
   1e854:	movne	r4, #1
   1e858:	strne	r0, [ip]
   1e85c:	b	1ec10 <argp_failure@@Base+0x29c0>
   1e860:	cmp	r1, #0
   1e864:	beq	1ec24 <argp_failure@@Base+0x29d4>
   1e868:	add	r0, r6, #1
   1e86c:	str	r8, [r7, #12]
   1e870:	str	r0, [r7]
   1e874:	b	1ed44 <argp_failure@@Base+0x2af4>
   1e878:	cmp	r6, r9
   1e87c:	str	r2, [sp, #48]	; 0x30
   1e880:	blt	1ebcc <argp_failure@@Base+0x297c>
   1e884:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e888:	cmp	r0, r9
   1e88c:	bge	1ebcc <argp_failure@@Base+0x297c>
   1e890:	add	r0, r8, r9, lsl #2
   1e894:	ldr	ip, [fp, #-40]	; 0xffffffd8
   1e898:	str	r0, [fp, #-44]	; 0xffffffd4
   1e89c:	sub	r0, r8, r9, lsl #2
   1e8a0:	str	r0, [sp, #44]	; 0x2c
   1e8a4:	rsb	r0, r9, #1
   1e8a8:	add	r0, r8, r0, lsl #2
   1e8ac:	str	r0, [fp, #-56]	; 0xffffffc8
   1e8b0:	mvn	r0, r9
   1e8b4:	str	r0, [fp, #-48]	; 0xffffffd0
   1e8b8:	add	r0, r8, r0, lsl #2
   1e8bc:	add	r0, r0, #4
   1e8c0:	str	r0, [sp, #40]	; 0x28
   1e8c4:	add	r0, r8, #4
   1e8c8:	str	r0, [fp, #-52]	; 0xffffffcc
   1e8cc:	ldr	r0, [sp, #48]	; 0x30
   1e8d0:	b	1e8e4 <argp_failure@@Base+0x2694>
   1e8d4:	mov	r0, r3
   1e8d8:	cmp	r0, r9
   1e8dc:	cmpgt	r9, ip
   1e8e0:	ble	1ebcc <argp_failure@@Base+0x297c>
   1e8e4:	sub	r4, r9, ip
   1e8e8:	sub	sl, r0, r9
   1e8ec:	cmp	sl, r4
   1e8f0:	ble	1e99c <argp_failure@@Base+0x274c>
   1e8f4:	sub	r3, r0, r4
   1e8f8:	cmp	r4, #1
   1e8fc:	blt	1e8d4 <argp_failure@@Base+0x2684>
   1e900:	mov	r1, #0
   1e904:	cmp	r4, #4
   1e908:	bcc	1ea7c <argp_failure@@Base+0x282c>
   1e90c:	add	r2, r8, r0, lsl #2
   1e910:	add	r7, r8, ip, lsl #2
   1e914:	cmp	r7, r2
   1e918:	bcs	1e92c <argp_failure@@Base+0x26dc>
   1e91c:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1e920:	add	r2, r8, r3, lsl #2
   1e924:	cmp	r2, r5
   1e928:	bcc	1ea7c <argp_failure@@Base+0x282c>
   1e92c:	bic	r1, r4, #3
   1e930:	mov	r6, #1
   1e934:	subs	r2, r1, #4
   1e938:	add	r2, r6, r2, lsr #2
   1e93c:	and	r6, r2, #1
   1e940:	str	r6, [sp, #60]	; 0x3c
   1e944:	beq	1ea3c <argp_failure@@Base+0x27ec>
   1e948:	ldr	r5, [sp, #40]	; 0x28
   1e94c:	sub	r2, r6, r2
   1e950:	add	r6, ip, r0
   1e954:	add	lr, r5, r6, lsl #2
   1e958:	mov	r5, #0
   1e95c:	mov	r6, #0
   1e960:	add	sl, r7, r5
   1e964:	add	r8, lr, r5
   1e968:	adds	r2, r2, #2
   1e96c:	add	r5, r5, #32
   1e970:	add	r6, r6, #8
   1e974:	vld1.32	{d16-d17}, [r8]
   1e978:	vld1.32	{d18-d19}, [sl]
   1e97c:	vst1.32	{d16-d17}, [sl]!
   1e980:	vst1.32	{d18-d19}, [r8]!
   1e984:	vld1.32	{d16-d17}, [r8]
   1e988:	vld1.32	{d18-d19}, [sl]
   1e98c:	vst1.32	{d16-d17}, [sl]
   1e990:	vst1.32	{d18-d19}, [r8]
   1e994:	bne	1e960 <argp_failure@@Base+0x2710>
   1e998:	b	1ea40 <argp_failure@@Base+0x27f0>
   1e99c:	cmp	sl, #1
   1e9a0:	blt	1ebc4 <argp_failure@@Base+0x2974>
   1e9a4:	mov	r1, #0
   1e9a8:	cmp	sl, #3
   1e9ac:	bls	1eb44 <argp_failure@@Base+0x28f4>
   1e9b0:	add	r2, r8, r0, lsl #2
   1e9b4:	add	r7, r8, ip, lsl #2
   1e9b8:	cmp	r7, r2
   1e9bc:	bcs	1e9d8 <argp_failure@@Base+0x2788>
   1e9c0:	ldr	r3, [sp, #44]	; 0x2c
   1e9c4:	add	r2, ip, r0
   1e9c8:	add	r2, r3, r2, lsl #2
   1e9cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1e9d0:	cmp	r3, r2
   1e9d4:	bcc	1eb44 <argp_failure@@Base+0x28f4>
   1e9d8:	bic	r1, sl, #3
   1e9dc:	mov	r3, #1
   1e9e0:	subs	r2, r1, #4
   1e9e4:	add	r2, r3, r2, lsr #2
   1e9e8:	and	r3, r2, #1
   1e9ec:	str	r3, [sp, #60]	; 0x3c
   1e9f0:	beq	1eb08 <argp_failure@@Base+0x28b8>
   1e9f4:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1e9f8:	sub	r6, r3, r2
   1e9fc:	mov	r4, #0
   1ea00:	mov	lr, #32
   1ea04:	mov	r2, r5
   1ea08:	mov	r3, r7
   1ea0c:	adds	r6, r6, #2
   1ea10:	add	r4, r4, #8
   1ea14:	vld1.32	{d16-d17}, [r2]!
   1ea18:	vld1.32	{d18-d19}, [r3]!
   1ea1c:	vst1.32	{d16-d17}, [r7], lr
   1ea20:	vst1.32	{d18-d19}, [r5], lr
   1ea24:	vld1.32	{d16-d17}, [r2]
   1ea28:	vld1.32	{d18-d19}, [r3]
   1ea2c:	vst1.32	{d16-d17}, [r3]
   1ea30:	vst1.32	{d18-d19}, [r2]
   1ea34:	bne	1ea04 <argp_failure@@Base+0x27b4>
   1ea38:	b	1eb0c <argp_failure@@Base+0x28bc>
   1ea3c:	mov	r6, #0
   1ea40:	ldr	r2, [sp, #60]	; 0x3c
   1ea44:	ldr	r8, [fp, #-32]	; 0xffffffe0
   1ea48:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1ea4c:	cmp	r2, #0
   1ea50:	beq	1ea74 <argp_failure@@Base+0x2824>
   1ea54:	add	r2, r6, ip
   1ea58:	add	r7, r6, r3
   1ea5c:	add	r2, r8, r2, lsl #2
   1ea60:	add	r7, r8, r7, lsl #2
   1ea64:	vld1.32	{d16-d17}, [r7]
   1ea68:	vld1.32	{d18-d19}, [r2]
   1ea6c:	vst1.32	{d16-d17}, [r2]
   1ea70:	vst1.32	{d18-d19}, [r7]
   1ea74:	cmp	r4, r1
   1ea78:	beq	1e8d4 <argp_failure@@Base+0x2684>
   1ea7c:	mvn	r2, r1
   1ea80:	tst	r4, #1
   1ea84:	add	r2, r9, r2
   1ea88:	beq	1eaa8 <argp_failure@@Base+0x2858>
   1ea8c:	add	r7, r1, ip
   1ea90:	add	r5, r1, r3
   1ea94:	orr	r1, r1, #1
   1ea98:	ldr	r6, [r8, r7, lsl #2]
   1ea9c:	ldr	r4, [r8, r5, lsl #2]
   1eaa0:	str	r4, [r8, r7, lsl #2]
   1eaa4:	str	r6, [r8, r5, lsl #2]
   1eaa8:	cmp	r2, ip
   1eaac:	beq	1e8d4 <argp_failure@@Base+0x2684>
   1eab0:	add	r0, ip, r0
   1eab4:	sub	r2, r9, r1
   1eab8:	add	r7, ip, r1
   1eabc:	ldr	r4, [fp, #-52]	; 0xffffffcc
   1eac0:	add	r0, r0, r1
   1eac4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1eac8:	add	r7, r4, r7, lsl #2
   1eacc:	add	r0, r1, r0, lsl #2
   1ead0:	ldr	r1, [r7, #-4]
   1ead4:	ldr	r6, [r0, #-4]
   1ead8:	sub	r2, r2, #2
   1eadc:	cmp	ip, r2
   1eae0:	str	r6, [r7, #-4]
   1eae4:	str	r1, [r0, #-4]
   1eae8:	ldr	r1, [r7]
   1eaec:	ldr	r6, [r0]
   1eaf0:	str	r6, [r7]
   1eaf4:	str	r1, [r0]
   1eaf8:	add	r0, r0, #8
   1eafc:	add	r7, r7, #8
   1eb00:	bne	1ead0 <argp_failure@@Base+0x2880>
   1eb04:	b	1e8d4 <argp_failure@@Base+0x2684>
   1eb08:	mov	r4, #0
   1eb0c:	ldr	r2, [sp, #60]	; 0x3c
   1eb10:	cmp	r2, #0
   1eb14:	beq	1eb38 <argp_failure@@Base+0x28e8>
   1eb18:	add	r2, r4, ip
   1eb1c:	add	r3, r4, r9
   1eb20:	add	r2, r8, r2, lsl #2
   1eb24:	add	r3, r8, r3, lsl #2
   1eb28:	vld1.32	{d16-d17}, [r3]
   1eb2c:	vld1.32	{d18-d19}, [r2]
   1eb30:	vst1.32	{d16-d17}, [r2]
   1eb34:	vst1.32	{d18-d19}, [r3]
   1eb38:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1eb3c:	cmp	sl, r1
   1eb40:	beq	1ebc4 <argp_failure@@Base+0x2974>
   1eb44:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1eb48:	tst	sl, #1
   1eb4c:	mov	r3, r1
   1eb50:	add	r2, r0, r2
   1eb54:	beq	1eb74 <argp_failure@@Base+0x2924>
   1eb58:	add	r6, r1, r9
   1eb5c:	add	r3, r1, ip
   1eb60:	ldr	r5, [r8, r6, lsl #2]
   1eb64:	ldr	r7, [r8, r3, lsl #2]
   1eb68:	str	r5, [r8, r3, lsl #2]
   1eb6c:	orr	r3, r1, #1
   1eb70:	str	r7, [r8, r6, lsl #2]
   1eb74:	cmp	r2, r1
   1eb78:	beq	1ebc4 <argp_failure@@Base+0x2974>
   1eb7c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1eb80:	add	r1, ip, r3
   1eb84:	add	r3, r9, r3
   1eb88:	add	r1, r2, r1, lsl #2
   1eb8c:	add	r2, r2, r3, lsl #2
   1eb90:	sub	r3, r3, r0
   1eb94:	ldr	r7, [r1, #-4]
   1eb98:	ldr	r6, [r2, #-4]
   1eb9c:	adds	r3, r3, #2
   1eba0:	str	r6, [r1, #-4]
   1eba4:	str	r7, [r2, #-4]
   1eba8:	ldr	r7, [r1]
   1ebac:	ldr	r6, [r2]
   1ebb0:	str	r6, [r1]
   1ebb4:	str	r7, [r2]
   1ebb8:	add	r1, r1, #8
   1ebbc:	add	r2, r2, #8
   1ebc0:	bne	1eb94 <argp_failure@@Base+0x2944>
   1ebc4:	add	ip, sl, ip
   1ebc8:	b	1e8d8 <argp_failure@@Base+0x2688>
   1ebcc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ebd0:	ldr	r2, [sp, #48]	; 0x30
   1ebd4:	ldr	r1, [sp, #56]	; 0x38
   1ebd8:	ldr	ip, [fp, #16]
   1ebdc:	add	r0, r0, r2
   1ebe0:	sub	r0, r0, r9
   1ebe4:	str	r0, [r1]
   1ebe8:	ldr	r1, [sp, #52]	; 0x34
   1ebec:	str	r2, [r1]
   1ebf0:	str	r0, [fp, #-40]	; 0xffffffd8
   1ebf4:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1ebf8:	str	lr, [ip]
   1ebfc:	str	lr, [ip, #32]
   1ec00:	mov	r9, lr
   1ec04:	cmp	r7, r9
   1ec08:	mvn	r4, #0
   1ec0c:	strne	r7, [ip]
   1ec10:	mov	r0, r4
   1ec14:	sub	sp, fp, #28
   1ec18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ec1c:	mov	r0, #1
   1ec20:	b	1e1ec <argp_failure@@Base+0x1f9c>
   1ec24:	cmp	r6, r3
   1ec28:	bne	1ed30 <argp_failure@@Base+0x2ae0>
   1ec2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ec30:	cmp	r0, #0
   1ec34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ec38:	bne	1ed9c <argp_failure@@Base+0x2b4c>
   1ec3c:	str	r4, [r7, #8]
   1ec40:	ldrb	r4, [r9]
   1ec44:	cmp	r4, #58	; 0x3a
   1ec48:	movwne	r4, #63	; 0x3f
   1ec4c:	b	1ed44 <argp_failure@@Base+0x2af4>
   1ec50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ec54:	movw	r1, #11536	; 0x2d10
   1ec58:	mov	r3, r4
   1ec5c:	movt	r1, #2
   1ec60:	ldr	r2, [r0]
   1ec64:	movw	r0, #15056	; 0x3ad0
   1ec68:	movt	r0, #3
   1ec6c:	ldr	r0, [r0]
   1ec70:	bl	116dc <fprintf@plt>
   1ec74:	b	1e274 <argp_failure@@Base+0x2024>
   1ec78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ec7c:	ldr	r8, [r0, r6, lsl #2]
   1ec80:	ldr	r2, [fp, #8]
   1ec84:	movw	r1, #11605	; 0x2d55
   1ec88:	str	r8, [r7, #12]
   1ec8c:	mov	r0, #0
   1ec90:	movt	r1, #2
   1ec94:	str	r0, [r7, #12]
   1ec98:	str	r8, [r7, #20]
   1ec9c:	str	r2, [sp]
   1eca0:	stmib	sp, {r0, r7}
   1eca4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1eca8:	str	r1, [sp, #16]
   1ecac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1ecb0:	mov	r2, r9
   1ecb4:	str	r0, [sp, #12]
   1ecb8:	mov	r0, r3
   1ecbc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1ecc0:	bl	1edc0 <argp_failure@@Base+0x2b70>
   1ecc4:	sub	sp, fp, #28
   1ecc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eccc:	cmp	r9, #0
   1ecd0:	beq	1ed68 <argp_failure@@Base+0x2b18>
   1ecd4:	ldrb	r0, [r5, #2]
   1ecd8:	cmp	r0, #0
   1ecdc:	beq	1ed50 <argp_failure@@Base+0x2b00>
   1ece0:	ldr	r1, [fp, #8]
   1ece4:	movw	r0, #9627	; 0x259b
   1ece8:	str	r7, [ip, #20]
   1ecec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1ecf0:	movt	r0, #2
   1ecf4:	stm	sp, {r1, r9, ip}
   1ecf8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1ecfc:	str	r0, [sp, #16]
   1ed00:	mov	r0, r2
   1ed04:	ldr	r2, [sp, #48]	; 0x30
   1ed08:	str	r1, [sp, #12]
   1ed0c:	mov	r1, r8
   1ed10:	bl	1edc0 <argp_failure@@Base+0x2b70>
   1ed14:	ldr	ip, [fp, #16]
   1ed18:	mov	r4, r0
   1ed1c:	cmn	r0, #1
   1ed20:	bne	1ec10 <argp_failure@@Base+0x29c0>
   1ed24:	ldr	r6, [ip]
   1ed28:	ldr	r5, [r8, r6, lsl #2]
   1ed2c:	b	1ed68 <argp_failure@@Base+0x2b18>
   1ed30:	add	r0, r6, #1
   1ed34:	str	r0, [r7]
   1ed38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ed3c:	ldr	r0, [r0, r6, lsl #2]
   1ed40:	str	r0, [r7, #12]
   1ed44:	mov	r0, #0
   1ed48:	str	r0, [r7, #20]
   1ed4c:	b	1ec10 <argp_failure@@Base+0x29c0>
   1ed50:	ldr	r0, [sp, #48]	; 0x30
   1ed54:	bl	116d0 <strchr@plt>
   1ed58:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1ed5c:	ldr	ip, [fp, #16]
   1ed60:	cmp	r0, #0
   1ed64:	beq	1ece0 <argp_failure@@Base+0x2a90>
   1ed68:	ldr	r9, [sp, #48]	; 0x30
   1ed6c:	add	r5, r5, #1
   1ed70:	str	r5, [ip, #20]
   1ed74:	b	1e228 <argp_failure@@Base+0x1fd8>
   1ed78:	ldr	r2, [r0]
   1ed7c:	movw	r0, #15056	; 0x3ad0
   1ed80:	movw	r1, #11564	; 0x2d2c
   1ed84:	mov	r3, r4
   1ed88:	movt	r0, #3
   1ed8c:	movt	r1, #2
   1ed90:	ldr	r0, [r0]
   1ed94:	bl	116dc <fprintf@plt>
   1ed98:	b	1e328 <argp_failure@@Base+0x20d8>
   1ed9c:	ldr	r2, [r0]
   1eda0:	movw	r0, #15056	; 0x3ad0
   1eda4:	movw	r1, #11564	; 0x2d2c
   1eda8:	mov	r3, r4
   1edac:	movt	r0, #3
   1edb0:	movt	r1, #2
   1edb4:	ldr	r0, [r0]
   1edb8:	bl	116dc <fprintf@plt>
   1edbc:	b	1ec3c <argp_failure@@Base+0x29ec>
   1edc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1edc4:	add	fp, sp, #28
   1edc8:	sub	sp, sp, #44	; 0x2c
   1edcc:	str	r0, [sp, #12]
   1edd0:	ldr	r0, [fp, #16]
   1edd4:	ldr	r5, [fp, #8]
   1edd8:	str	r2, [sp, #16]
   1eddc:	str	r1, [sp, #20]
   1ede0:	ldr	r9, [r0, #20]
   1ede4:	mov	r6, r9
   1ede8:	b	1edf0 <argp_failure@@Base+0x2ba0>
   1edec:	add	r6, r6, #1
   1edf0:	ldrb	r0, [r6]
   1edf4:	cmp	r0, #0
   1edf8:	cmpne	r0, #61	; 0x3d
   1edfc:	bne	1edec <argp_failure@@Base+0x2b9c>
   1ee00:	ldr	sl, [r3]
   1ee04:	mvn	ip, #0
   1ee08:	str	r3, [fp, #-32]	; 0xffffffe0
   1ee0c:	cmp	sl, #0
   1ee10:	beq	1f020 <argp_failure@@Base+0x2dd0>
   1ee14:	sub	r4, r6, r9
   1ee18:	mov	r8, #0
   1ee1c:	mov	r5, sl
   1ee20:	mov	r7, r3
   1ee24:	b	1ee38 <argp_failure@@Base+0x2be8>
   1ee28:	ldr	r5, [r7, #16]!
   1ee2c:	add	r8, r8, #1
   1ee30:	cmp	r5, #0
   1ee34:	beq	1ee6c <argp_failure@@Base+0x2c1c>
   1ee38:	mov	r0, r5
   1ee3c:	mov	r1, r9
   1ee40:	mov	r2, r4
   1ee44:	bl	11820 <strncmp@plt>
   1ee48:	cmp	r0, #0
   1ee4c:	bne	1ee28 <argp_failure@@Base+0x2bd8>
   1ee50:	mov	r0, r5
   1ee54:	bl	116c4 <strlen@plt>
   1ee58:	cmp	r4, r0
   1ee5c:	bne	1ee28 <argp_failure@@Base+0x2bd8>
   1ee60:	ldr	r5, [fp, #8]
   1ee64:	mov	ip, r8
   1ee68:	b	1f0d0 <argp_failure@@Base+0x2e80>
   1ee6c:	cmp	sl, #0
   1ee70:	beq	1f04c <argp_failure@@Base+0x2dfc>
   1ee74:	mvn	r0, #0
   1ee78:	str	r4, [sp, #36]	; 0x24
   1ee7c:	mov	r4, #0
   1ee80:	mov	r5, #0
   1ee84:	mov	r7, #0
   1ee88:	str	r0, [sp, #24]
   1ee8c:	mov	r0, #0
   1ee90:	str	r0, [sp, #32]
   1ee94:	mov	r0, #0
   1ee98:	str	r0, [sp, #8]
   1ee9c:	mov	r0, #0
   1eea0:	str	r0, [sp, #28]
   1eea4:	ldr	r2, [sp, #36]	; 0x24
   1eea8:	mov	r0, sl
   1eeac:	mov	r1, r9
   1eeb0:	bl	11820 <strncmp@plt>
   1eeb4:	cmp	r0, #0
   1eeb8:	beq	1eeec <argp_failure@@Base+0x2c9c>
   1eebc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eec0:	mov	r1, r4
   1eec4:	add	r0, r3, r5, lsl #4
   1eec8:	ldr	sl, [r0, #16]
   1eecc:	cmp	sl, #0
   1eed0:	beq	1f038 <argp_failure@@Base+0x2de8>
   1eed4:	ldr	r0, [fp, #16]
   1eed8:	add	r1, r1, #16
   1eedc:	add	r5, r5, #1
   1eee0:	mov	r4, r1
   1eee4:	ldr	r9, [r0, #20]
   1eee8:	b	1eea4 <argp_failure@@Base+0x2c54>
   1eeec:	cmp	r7, #0
   1eef0:	beq	1efa4 <argp_failure@@Base+0x2d54>
   1eef4:	ldr	r0, [fp, #12]
   1eef8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eefc:	cmp	r0, #0
   1ef00:	bne	1ef28 <argp_failure@@Base+0x2cd8>
   1ef04:	add	r0, r3, r5, lsl #4
   1ef08:	ldr	r2, [r7, #4]
   1ef0c:	ldr	r1, [r0, #4]
   1ef10:	cmp	r2, r1
   1ef14:	bne	1ef28 <argp_failure@@Base+0x2cd8>
   1ef18:	ldr	r1, [r0, #8]
   1ef1c:	ldr	r2, [r7, #8]
   1ef20:	cmp	r2, r1
   1ef24:	beq	1efdc <argp_failure@@Base+0x2d8c>
   1ef28:	ldr	r0, [sp, #32]
   1ef2c:	mov	r1, r4
   1ef30:	cmp	r0, #0
   1ef34:	bne	1eec4 <argp_failure@@Base+0x2c74>
   1ef38:	ldr	r0, [fp, #20]
   1ef3c:	cmp	r0, #0
   1ef40:	beq	1efb8 <argp_failure@@Base+0x2d68>
   1ef44:	ldr	r9, [sp, #28]
   1ef48:	mov	r0, #0
   1ef4c:	str	r0, [sp, #32]
   1ef50:	cmp	r9, #0
   1ef54:	bne	1efcc <argp_failure@@Base+0x2d7c>
   1ef58:	mov	r0, r8
   1ef5c:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1ef60:	cmp	r0, #0
   1ef64:	beq	1f00c <argp_failure@@Base+0x2dbc>
   1ef68:	mov	r9, r0
   1ef6c:	mov	r0, #0
   1ef70:	mov	r1, #0
   1ef74:	mov	r2, r8
   1ef78:	str	r0, [sp, #32]
   1ef7c:	mov	r0, r9
   1ef80:	bl	11718 <memset@plt>
   1ef84:	ldr	r0, [sp, #24]
   1ef88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ef8c:	mov	r1, #1
   1ef90:	mov	r2, #1
   1ef94:	str	r1, [sp, #8]
   1ef98:	mov	r1, r4
   1ef9c:	strb	r2, [r9, r0]
   1efa0:	b	1efcc <argp_failure@@Base+0x2d7c>
   1efa4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1efa8:	mov	r1, r4
   1efac:	str	r5, [sp, #24]
   1efb0:	add	r7, r3, r4
   1efb4:	b	1eec4 <argp_failure@@Base+0x2c74>
   1efb8:	ldr	r9, [sp, #28]
   1efbc:	mov	r0, #1
   1efc0:	str	r0, [sp, #32]
   1efc4:	cmp	r9, #0
   1efc8:	beq	1f000 <argp_failure@@Base+0x2db0>
   1efcc:	mov	r0, #1
   1efd0:	str	r9, [sp, #28]
   1efd4:	strb	r0, [r9, r5]
   1efd8:	b	1eec4 <argp_failure@@Base+0x2c74>
   1efdc:	ldr	r1, [sp, #32]
   1efe0:	cmp	r1, #0
   1efe4:	bne	1eec0 <argp_failure@@Base+0x2c70>
   1efe8:	ldr	r0, [r0, #12]
   1efec:	ldr	r1, [r7, #12]
   1eff0:	cmp	r1, r0
   1eff4:	mov	r1, r4
   1eff8:	bne	1ef38 <argp_failure@@Base+0x2ce8>
   1effc:	b	1eec4 <argp_failure@@Base+0x2c74>
   1f000:	mov	r0, #0
   1f004:	str	r0, [sp, #28]
   1f008:	b	1eec4 <argp_failure@@Base+0x2c74>
   1f00c:	mov	r0, #1
   1f010:	str	r0, [sp, #32]
   1f014:	mov	r0, #0
   1f018:	str	r0, [sp, #28]
   1f01c:	b	1eebc <argp_failure@@Base+0x2c6c>
   1f020:	mov	r0, #0
   1f024:	mov	r8, #0
   1f028:	mov	r7, #0
   1f02c:	mov	sl, #0
   1f030:	mov	r4, #0
   1f034:	b	1f064 <argp_failure@@Base+0x2e14>
   1f038:	ldr	r5, [fp, #8]
   1f03c:	ldr	ip, [sp, #24]
   1f040:	ldr	sl, [sp, #28]
   1f044:	ldr	r4, [sp, #8]
   1f048:	b	1f068 <argp_failure@@Base+0x2e18>
   1f04c:	ldr	r5, [fp, #8]
   1f050:	mov	r0, #0
   1f054:	mov	r7, #0
   1f058:	mov	sl, #0
   1f05c:	mov	r4, #0
   1f060:	mvn	ip, #0
   1f064:	str	r0, [sp, #32]
   1f068:	cmp	sl, #0
   1f06c:	ldreq	r0, [sp, #32]
   1f070:	cmpeq	r0, #0
   1f074:	beq	1f0c8 <argp_failure@@Base+0x2e78>
   1f078:	ldr	r0, [fp, #20]
   1f07c:	cmp	r0, #0
   1f080:	bne	1f234 <argp_failure@@Base+0x2fe4>
   1f084:	cmp	r4, #0
   1f088:	beq	1f094 <argp_failure@@Base+0x2e44>
   1f08c:	mov	r0, sl
   1f090:	bl	195f8 <argp_parse@@Base+0x12dc>
   1f094:	ldr	r0, [fp, #16]
   1f098:	ldr	r4, [r0, #20]
   1f09c:	mov	r5, r0
   1f0a0:	mov	r0, r4
   1f0a4:	bl	116c4 <strlen@plt>
   1f0a8:	mov	r1, #0
   1f0ac:	add	r0, r4, r0
   1f0b0:	str	r1, [r5, #8]
   1f0b4:	str	r0, [r5, #20]
   1f0b8:	ldr	r0, [r5]
   1f0bc:	add	r0, r0, #1
   1f0c0:	str	r0, [r5]
   1f0c4:	b	1f1f8 <argp_failure@@Base+0x2fa8>
   1f0c8:	cmp	r7, #0
   1f0cc:	beq	1f168 <argp_failure@@Base+0x2f18>
   1f0d0:	ldr	r1, [fp, #16]
   1f0d4:	mov	r0, #0
   1f0d8:	str	r0, [r1, #20]
   1f0dc:	mov	r2, r1
   1f0e0:	ldr	r1, [r1]
   1f0e4:	add	r0, r1, #1
   1f0e8:	str	r0, [r2]
   1f0ec:	ldrb	r3, [r6]
   1f0f0:	ldr	r2, [r7, #4]
   1f0f4:	cmp	r3, #0
   1f0f8:	beq	1f114 <argp_failure@@Base+0x2ec4>
   1f0fc:	cmp	r2, #0
   1f100:	beq	1f1e0 <argp_failure@@Base+0x2f90>
   1f104:	ldr	r1, [fp, #16]
   1f108:	add	r0, r6, #1
   1f10c:	str	r0, [r1, #12]
   1f110:	b	1f140 <argp_failure@@Base+0x2ef0>
   1f114:	cmp	r2, #1
   1f118:	bne	1f140 <argp_failure@@Base+0x2ef0>
   1f11c:	ldr	r2, [sp, #12]
   1f120:	cmp	r0, r2
   1f124:	bge	1f204 <argp_failure@@Base+0x2fb4>
   1f128:	ldr	r2, [fp, #16]
   1f12c:	add	r1, r1, #2
   1f130:	str	r1, [r2]
   1f134:	ldr	r1, [sp, #20]
   1f138:	ldr	r0, [r1, r0, lsl #2]
   1f13c:	str	r0, [r2, #12]
   1f140:	cmp	r5, #0
   1f144:	strne	ip, [r5]
   1f148:	ldr	r1, [r7, #8]
   1f14c:	ldr	r0, [r7, #12]
   1f150:	cmp	r1, #0
   1f154:	beq	1f22c <argp_failure@@Base+0x2fdc>
   1f158:	str	r0, [r1]
   1f15c:	mov	r0, #0
   1f160:	sub	sp, fp, #28
   1f164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f168:	ldr	r0, [fp, #12]
   1f16c:	cmp	r0, #0
   1f170:	beq	1f1b4 <argp_failure@@Base+0x2f64>
   1f174:	ldr	r0, [fp, #16]
   1f178:	ldr	r1, [sp, #20]
   1f17c:	ldr	r0, [r0]
   1f180:	ldr	r0, [r1, r0, lsl #2]
   1f184:	ldrb	r0, [r0, #1]
   1f188:	cmp	r0, #45	; 0x2d
   1f18c:	beq	1f1b4 <argp_failure@@Base+0x2f64>
   1f190:	ldr	r0, [fp, #16]
   1f194:	ldr	r0, [r0, #20]
   1f198:	ldrb	r1, [r0]
   1f19c:	ldr	r0, [sp, #16]
   1f1a0:	bl	116d0 <strchr@plt>
   1f1a4:	mov	r1, r0
   1f1a8:	mvn	r0, #0
   1f1ac:	cmp	r1, #0
   1f1b0:	bne	1f22c <argp_failure@@Base+0x2fdc>
   1f1b4:	ldr	r0, [fp, #20]
   1f1b8:	cmp	r0, #0
   1f1bc:	bne	1f320 <argp_failure@@Base+0x30d0>
   1f1c0:	ldr	r1, [fp, #16]
   1f1c4:	mov	r0, #0
   1f1c8:	str	r0, [r1, #20]
   1f1cc:	str	r0, [r1, #8]
   1f1d0:	ldr	r0, [r1]
   1f1d4:	add	r0, r0, #1
   1f1d8:	str	r0, [r1]
   1f1dc:	b	1f1f8 <argp_failure@@Base+0x2fa8>
   1f1e0:	ldr	r0, [fp, #20]
   1f1e4:	cmp	r0, #0
   1f1e8:	bne	1f354 <argp_failure@@Base+0x3104>
   1f1ec:	ldr	r0, [r7, #12]
   1f1f0:	ldr	r1, [fp, #16]
   1f1f4:	str	r0, [r1, #8]
   1f1f8:	mov	r0, #63	; 0x3f
   1f1fc:	sub	sp, fp, #28
   1f200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f204:	ldr	r0, [fp, #20]
   1f208:	cmp	r0, #0
   1f20c:	bne	1f384 <argp_failure@@Base+0x3134>
   1f210:	ldr	r0, [r7, #12]
   1f214:	ldr	r1, [fp, #16]
   1f218:	str	r0, [r1, #8]
   1f21c:	ldr	r0, [sp, #16]
   1f220:	ldrb	r0, [r0]
   1f224:	cmp	r0, #58	; 0x3a
   1f228:	movwne	r0, #63	; 0x3f
   1f22c:	sub	sp, fp, #28
   1f230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f234:	movw	r5, #15056	; 0x3ad0
   1f238:	ldr	r1, [sp, #32]
   1f23c:	movt	r5, #3
   1f240:	ldr	r0, [r5]
   1f244:	cmp	r1, #0
   1f248:	beq	1f27c <argp_failure@@Base+0x302c>
   1f24c:	ldr	r1, [sp, #20]
   1f250:	ldr	r3, [fp, #24]
   1f254:	ldr	r2, [r1]
   1f258:	ldr	r1, [fp, #16]
   1f25c:	ldr	r1, [r1, #20]
   1f260:	str	r1, [sp]
   1f264:	movw	r1, #11625	; 0x2d69
   1f268:	movt	r1, #2
   1f26c:	bl	116dc <fprintf@plt>
   1f270:	cmp	r4, #0
   1f274:	bne	1f08c <argp_failure@@Base+0x2e3c>
   1f278:	b	1f094 <argp_failure@@Base+0x2e44>
   1f27c:	bl	117b4 <flockfile@plt>
   1f280:	ldr	r1, [fp, #16]
   1f284:	ldr	r0, [sp, #20]
   1f288:	ldr	r9, [fp, #24]
   1f28c:	ldr	r1, [r1, #20]
   1f290:	ldr	r2, [r0]
   1f294:	ldr	r0, [r5]
   1f298:	mov	r3, r9
   1f29c:	str	r1, [sp]
   1f2a0:	movw	r1, #11657	; 0x2d89
   1f2a4:	movt	r1, #2
   1f2a8:	bl	116dc <fprintf@plt>
   1f2ac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f2b0:	cmp	r8, #0
   1f2b4:	beq	1f300 <argp_failure@@Base+0x30b0>
   1f2b8:	mov	r6, sl
   1f2bc:	ldrb	r0, [r6]
   1f2c0:	cmp	r0, #0
   1f2c4:	bne	1f2dc <argp_failure@@Base+0x308c>
   1f2c8:	add	r1, r1, #16
   1f2cc:	add	r6, r6, #1
   1f2d0:	subs	r8, r8, #1
   1f2d4:	bne	1f2bc <argp_failure@@Base+0x306c>
   1f2d8:	b	1f300 <argp_failure@@Base+0x30b0>
   1f2dc:	ldr	r3, [r1]
   1f2e0:	ldr	r0, [r5]
   1f2e4:	mov	r7, r1
   1f2e8:	movw	r1, #11704	; 0x2db8
   1f2ec:	mov	r2, r9
   1f2f0:	movt	r1, #2
   1f2f4:	bl	116dc <fprintf@plt>
   1f2f8:	mov	r1, r7
   1f2fc:	b	1f2c8 <argp_failure@@Base+0x3078>
   1f300:	ldr	r1, [r5]
   1f304:	mov	r0, #10
   1f308:	bl	11790 <fputc@plt>
   1f30c:	ldr	r0, [r5]
   1f310:	bl	115ec <funlockfile@plt>
   1f314:	cmp	r4, #0
   1f318:	bne	1f08c <argp_failure@@Base+0x2e3c>
   1f31c:	b	1f094 <argp_failure@@Base+0x2e44>
   1f320:	ldr	r1, [fp, #16]
   1f324:	ldr	r0, [sp, #20]
   1f328:	ldr	r3, [fp, #24]
   1f32c:	ldr	r2, [r0]
   1f330:	movw	r0, #15056	; 0x3ad0
   1f334:	ldr	r1, [r1, #20]
   1f338:	movt	r0, #3
   1f33c:	ldr	r0, [r0]
   1f340:	str	r1, [sp]
   1f344:	movw	r1, #11712	; 0x2dc0
   1f348:	movt	r1, #2
   1f34c:	bl	116dc <fprintf@plt>
   1f350:	b	1f1c0 <argp_failure@@Base+0x2f70>
   1f354:	ldr	r0, [sp, #20]
   1f358:	ldr	r1, [r7]
   1f35c:	ldr	r3, [fp, #24]
   1f360:	ldr	r2, [r0]
   1f364:	movw	r0, #15056	; 0x3ad0
   1f368:	str	r1, [sp]
   1f36c:	movw	r1, #11744	; 0x2de0
   1f370:	movt	r0, #3
   1f374:	movt	r1, #2
   1f378:	ldr	r0, [r0]
   1f37c:	bl	116dc <fprintf@plt>
   1f380:	b	1f1ec <argp_failure@@Base+0x2f9c>
   1f384:	ldr	r0, [sp, #20]
   1f388:	ldr	r1, [r7]
   1f38c:	ldr	r3, [fp, #24]
   1f390:	ldr	r2, [r0]
   1f394:	movw	r0, #15056	; 0x3ad0
   1f398:	str	r1, [sp]
   1f39c:	movw	r1, #11789	; 0x2e0d
   1f3a0:	movt	r0, #3
   1f3a4:	movt	r1, #2
   1f3a8:	ldr	r0, [r0]
   1f3ac:	bl	116dc <fprintf@plt>
   1f3b0:	b	1f210 <argp_failure@@Base+0x2fc0>
   1f3b4:	push	{r4, r5, r6, r7, fp, lr}
   1f3b8:	add	fp, sp, #16
   1f3bc:	sub	sp, sp, #16
   1f3c0:	movw	r7, #15028	; 0x3ab4
   1f3c4:	movw	r6, #15188	; 0x3b54
   1f3c8:	movw	r5, #15032	; 0x3ab8
   1f3cc:	movt	r7, #3
   1f3d0:	movt	r5, #3
   1f3d4:	movt	r6, #3
   1f3d8:	ldr	r4, [r7]
   1f3dc:	ldr	r5, [r5]
   1f3e0:	str	r6, [sp, #8]
   1f3e4:	stm	r6, {r4, r5}
   1f3e8:	ldr	r5, [fp, #16]
   1f3ec:	str	r5, [sp, #12]
   1f3f0:	ldr	r5, [fp, #12]
   1f3f4:	str	r5, [sp, #4]
   1f3f8:	ldr	r5, [fp, #8]
   1f3fc:	str	r5, [sp]
   1f400:	bl	1e118 <argp_failure@@Base+0x1ec8>
   1f404:	ldr	r1, [r6]
   1f408:	ldr	r3, [r6, #12]
   1f40c:	ldr	r2, [r6, #8]
   1f410:	str	r1, [r7]
   1f414:	movw	r1, #15284	; 0x3bb4
   1f418:	movt	r1, #3
   1f41c:	str	r3, [r1]
   1f420:	movw	r1, #15036	; 0x3abc
   1f424:	movt	r1, #3
   1f428:	str	r2, [r1]
   1f42c:	sub	sp, fp, #16
   1f430:	pop	{r4, r5, r6, r7, fp, pc}
   1f434:	push	{r4, r5, r6, sl, fp, lr}
   1f438:	add	fp, sp, #16
   1f43c:	sub	sp, sp, #16
   1f440:	movw	r6, #15028	; 0x3ab4
   1f444:	movw	r5, #15188	; 0x3b54
   1f448:	movw	r4, #15032	; 0x3ab8
   1f44c:	movt	r6, #3
   1f450:	movt	r4, #3
   1f454:	movt	r5, #3
   1f458:	ldr	r3, [r6]
   1f45c:	ldr	r4, [r4]
   1f460:	stm	r5, {r3, r4}
   1f464:	mov	r4, #0
   1f468:	mov	r3, #1
   1f46c:	str	r4, [sp]
   1f470:	stmib	sp, {r4, r5}
   1f474:	str	r3, [sp, #12]
   1f478:	mov	r3, #0
   1f47c:	bl	1e118 <argp_failure@@Base+0x1ec8>
   1f480:	ldr	r1, [r5]
   1f484:	ldr	r3, [r5, #12]
   1f488:	ldr	r2, [r5, #8]
   1f48c:	str	r1, [r6]
   1f490:	movw	r1, #15284	; 0x3bb4
   1f494:	movt	r1, #3
   1f498:	str	r3, [r1]
   1f49c:	movw	r1, #15036	; 0x3abc
   1f4a0:	movt	r1, #3
   1f4a4:	str	r2, [r1]
   1f4a8:	sub	sp, fp, #16
   1f4ac:	pop	{r4, r5, r6, sl, fp, pc}
   1f4b0:	cmp	r2, #0
   1f4b4:	beq	1f4e4 <argp_failure@@Base+0x3294>
   1f4b8:	mvn	r3, #0
   1f4bc:	udiv	r3, r3, r2
   1f4c0:	cmp	r3, r1
   1f4c4:	bcs	1f4e4 <argp_failure@@Base+0x3294>
   1f4c8:	push	{fp, lr}
   1f4cc:	mov	fp, sp
   1f4d0:	bl	116e8 <__errno_location@plt>
   1f4d4:	mov	r1, #12
   1f4d8:	str	r1, [r0]
   1f4dc:	mov	r0, #0
   1f4e0:	pop	{fp, pc}
   1f4e4:	mul	r1, r2, r1
   1f4e8:	b	1aabc <_obstack_memory_used@@Base+0x1018>
   1f4ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f4f0:	add	fp, sp, #24
   1f4f4:	mov	r7, r0
   1f4f8:	mov	r0, #36	; 0x24
   1f4fc:	mov	r8, r3
   1f500:	mov	r9, r2
   1f504:	mov	r6, r1
   1f508:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1f50c:	cmp	r0, #0
   1f510:	beq	1f558 <argp_failure@@Base+0x3308>
   1f514:	mov	r5, #0
   1f518:	str	r7, [r0]
   1f51c:	stmib	r0, {r6, r9}
   1f520:	str	r8, [r0, #12]
   1f524:	mov	r4, r0
   1f528:	str	r5, [r0, #16]
   1f52c:	str	r5, [r0, #20]
   1f530:	mov	r0, #200	; 0xc8
   1f534:	bl	1aa8c <_obstack_memory_used@@Base+0xfe8>
   1f538:	cmp	r0, #0
   1f53c:	str	r0, [r4, #24]
   1f540:	beq	1f564 <argp_failure@@Base+0x3314>
   1f544:	add	r1, r0, #200	; 0xc8
   1f548:	str	r0, [r4, #28]
   1f54c:	mov	r0, r4
   1f550:	str	r1, [r4, #32]
   1f554:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f558:	mov	r5, #0
   1f55c:	mov	r0, r5
   1f560:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f564:	mov	r0, r4
   1f568:	bl	195f8 <argp_parse@@Base+0x12dc>
   1f56c:	mov	r0, r5
   1f570:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f574:	push	{r4, sl, fp, lr}
   1f578:	add	fp, sp, #8
   1f57c:	mov	r4, r0
   1f580:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1f584:	ldr	r0, [r4, #24]
   1f588:	ldr	r1, [r4, #28]
   1f58c:	cmp	r1, r0
   1f590:	bls	1f5a4 <argp_failure@@Base+0x3354>
   1f594:	ldr	r3, [r4]
   1f598:	sub	r2, r1, r0
   1f59c:	mov	r1, #1
   1f5a0:	bl	115a4 <fwrite_unlocked@plt>
   1f5a4:	ldr	r0, [r4, #24]
   1f5a8:	bl	195f8 <argp_parse@@Base+0x12dc>
   1f5ac:	mov	r0, r4
   1f5b0:	pop	{r4, sl, fp, lr}
   1f5b4:	b	195f8 <argp_parse@@Base+0x12dc>
   1f5b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f5bc:	add	fp, sp, #28
   1f5c0:	sub	sp, sp, #12
   1f5c4:	mov	sl, r0
   1f5c8:	ldr	r0, [r0, #16]
   1f5cc:	ldr	r1, [sl, #24]
   1f5d0:	ldr	r8, [sl, #28]
   1f5d4:	add	r5, r1, r0
   1f5d8:	cmp	r5, r8
   1f5dc:	bcs	1fad4 <argp_failure@@Base+0x3884>
   1f5e0:	ldr	r7, [sl, #20]
   1f5e4:	mov	r3, #32
   1f5e8:	cmp	r7, #0
   1f5ec:	bne	1f624 <argp_failure@@Base+0x33d4>
   1f5f0:	b	1f62c <argp_failure@@Base+0x33dc>
   1f5f4:	ldr	r0, [sp, #8]
   1f5f8:	cmp	r7, #0
   1f5fc:	mvneq	r7, #0
   1f600:	str	r7, [sl, #20]
   1f604:	sub	r0, r0, r6
   1f608:	add	r0, r0, r9
   1f60c:	add	r8, r5, r0
   1f610:	str	r8, [sl, #28]
   1f614:	cmp	r5, r8
   1f618:	bcs	1fad4 <argp_failure@@Base+0x3884>
   1f61c:	cmp	r7, #0
   1f620:	beq	1f62c <argp_failure@@Base+0x33dc>
   1f624:	mov	r9, r5
   1f628:	b	1f6cc <argp_failure@@Base+0x347c>
   1f62c:	ldr	r7, [sl, #4]
   1f630:	cmp	r7, #0
   1f634:	beq	1f7fc <argp_failure@@Base+0x35ac>
   1f638:	ldr	r1, [sl, #32]
   1f63c:	add	r0, r8, r7
   1f640:	mov	r4, r7
   1f644:	cmp	r0, r1
   1f648:	bcs	1f680 <argp_failure@@Base+0x3430>
   1f64c:	add	r9, r5, r7
   1f650:	sub	r2, r8, r5
   1f654:	mov	r1, r5
   1f658:	mov	r0, r9
   1f65c:	bl	11550 <memmove@plt>
   1f660:	ldr	r0, [sl, #28]
   1f664:	mov	r1, #32
   1f668:	mov	r2, r7
   1f66c:	add	r0, r0, r7
   1f670:	str	r0, [sl, #28]
   1f674:	mov	r0, r5
   1f678:	bl	11718 <memset@plt>
   1f67c:	b	1f6c4 <argp_failure@@Base+0x3474>
   1f680:	ldr	r0, [sl]
   1f684:	ldr	r1, [r0, #20]
   1f688:	ldr	r2, [r0, #24]
   1f68c:	cmp	r1, r2
   1f690:	bcs	1f6ac <argp_failure@@Base+0x345c>
   1f694:	add	r2, r1, #1
   1f698:	str	r2, [r0, #20]
   1f69c:	strb	r3, [r1]
   1f6a0:	subs	r4, r4, #1
   1f6a4:	bne	1f680 <argp_failure@@Base+0x3430>
   1f6a8:	b	1f6c0 <argp_failure@@Base+0x3470>
   1f6ac:	mov	r1, #32
   1f6b0:	bl	11760 <__overflow@plt>
   1f6b4:	mov	r3, #32
   1f6b8:	subs	r4, r4, #1
   1f6bc:	bne	1f680 <argp_failure@@Base+0x3430>
   1f6c0:	mov	r9, r5
   1f6c4:	str	r7, [sl, #20]
   1f6c8:	ldr	r8, [sl, #28]
   1f6cc:	sub	r6, r8, r9
   1f6d0:	mov	r0, r9
   1f6d4:	mov	r1, #10
   1f6d8:	mov	r2, r6
   1f6dc:	bl	1173c <memchr@plt>
   1f6e0:	cmn	r7, #1
   1f6e4:	mov	r4, r0
   1f6e8:	movle	r7, #0
   1f6ec:	strle	r7, [sl, #20]
   1f6f0:	cmp	r4, #0
   1f6f4:	beq	1f728 <argp_failure@@Base+0x34d8>
   1f6f8:	ldr	r5, [sl, #8]
   1f6fc:	sub	r0, r4, r9
   1f700:	mov	r3, #32
   1f704:	add	r0, r0, r7
   1f708:	cmp	r0, r5
   1f70c:	bge	1f73c <argp_failure@@Base+0x34ec>
   1f710:	mov	r7, #0
   1f714:	add	r5, r4, #1
   1f718:	str	r7, [sl, #20]
   1f71c:	cmp	r5, r8
   1f720:	bcc	1f61c <argp_failure@@Base+0x33cc>
   1f724:	b	1fad4 <argp_failure@@Base+0x3884>
   1f728:	ldr	r5, [sl, #8]
   1f72c:	add	r0, r7, r6
   1f730:	mov	r4, r8
   1f734:	cmp	r0, r5
   1f738:	bcc	1fab8 <argp_failure@@Base+0x3868>
   1f73c:	ldr	r0, [sl, #12]
   1f740:	cmn	r0, #1
   1f744:	str	r0, [sp, #4]
   1f748:	ble	1f798 <argp_failure@@Base+0x3548>
   1f74c:	subs	r0, r5, r7
   1f750:	mov	r1, #0
   1f754:	str	r6, [sp, #8]
   1f758:	add	r5, r9, r0
   1f75c:	bmi	1f7f4 <argp_failure@@Base+0x35a4>
   1f760:	str	r0, [sp]
   1f764:	bl	116a0 <__ctype_b_loc@plt>
   1f768:	ldr	r0, [r0]
   1f76c:	mov	r7, r5
   1f770:	ldrb	r1, [r7]
   1f774:	ldrb	r1, [r0, r1, lsl #1]
   1f778:	tst	r1, #1
   1f77c:	bne	1f804 <argp_failure@@Base+0x35b4>
   1f780:	sub	r7, r7, #1
   1f784:	cmp	r7, r9
   1f788:	bcs	1f770 <argp_failure@@Base+0x3520>
   1f78c:	ldr	r0, [sp]
   1f790:	mov	r1, #0
   1f794:	b	1f80c <argp_failure@@Base+0x35bc>
   1f798:	mov	r0, r6
   1f79c:	sub	r6, r5, #1
   1f7a0:	cmp	r4, r8
   1f7a4:	bcs	1fac0 <argp_failure@@Base+0x3870>
   1f7a8:	sub	r0, r6, r7
   1f7ac:	sub	r2, r8, r4
   1f7b0:	mov	r1, r4
   1f7b4:	add	r0, r9, r0
   1f7b8:	bl	11550 <memmove@plt>
   1f7bc:	ldr	r0, [sl, #20]
   1f7c0:	ldr	r1, [sl, #28]
   1f7c4:	mov	r7, #0
   1f7c8:	mov	r3, #32
   1f7cc:	add	r5, r9, r5
   1f7d0:	str	r7, [sl, #20]
   1f7d4:	sub	r0, r6, r0
   1f7d8:	add	r0, r9, r0
   1f7dc:	sub	r0, r4, r0
   1f7e0:	add	r8, r1, r0
   1f7e4:	str	r8, [sl, #28]
   1f7e8:	cmp	r5, r8
   1f7ec:	bcc	1f61c <argp_failure@@Base+0x33cc>
   1f7f0:	b	1fad4 <argp_failure@@Base+0x3884>
   1f7f4:	mov	r7, r5
   1f7f8:	b	1f80c <argp_failure@@Base+0x35bc>
   1f7fc:	mov	r7, #0
   1f800:	b	1f624 <argp_failure@@Base+0x33d4>
   1f804:	ldr	r0, [sp]
   1f808:	mov	r1, #1
   1f80c:	add	r6, r7, #1
   1f810:	cmp	r6, r9
   1f814:	bls	1f854 <argp_failure@@Base+0x3604>
   1f818:	cmp	r1, #0
   1f81c:	beq	1f8b8 <argp_failure@@Base+0x3668>
   1f820:	ldr	r4, [sp, #4]
   1f824:	sub	r1, r7, #1
   1f828:	mov	r7, r1
   1f82c:	cmp	r1, r9
   1f830:	bcc	1f8bc <argp_failure@@Base+0x366c>
   1f834:	bl	116a0 <__ctype_b_loc@plt>
   1f838:	mov	r1, r7
   1f83c:	ldr	r0, [r0]
   1f840:	ldrb	r2, [r1], #-1
   1f844:	ldrb	r0, [r0, r2, lsl #1]
   1f848:	tst	r0, #1
   1f84c:	bne	1f828 <argp_failure@@Base+0x35d8>
   1f850:	b	1f8bc <argp_failure@@Base+0x366c>
   1f854:	cmp	r5, r4
   1f858:	bcs	1f88c <argp_failure@@Base+0x363c>
   1f85c:	add	r0, r9, r0
   1f860:	add	r1, r0, #1
   1f864:	mov	r5, r1
   1f868:	cmp	r1, r4
   1f86c:	bcs	1f88c <argp_failure@@Base+0x363c>
   1f870:	bl	116a0 <__ctype_b_loc@plt>
   1f874:	mov	r1, r5
   1f878:	ldr	r0, [r0]
   1f87c:	ldrb	r2, [r1], #1
   1f880:	ldrb	r0, [r0, r2, lsl #1]
   1f884:	tst	r0, #1
   1f888:	beq	1f864 <argp_failure@@Base+0x3614>
   1f88c:	cmp	r5, r4
   1f890:	beq	1fa8c <argp_failure@@Base+0x383c>
   1f894:	bl	116a0 <__ctype_b_loc@plt>
   1f898:	ldr	r0, [r0]
   1f89c:	mov	r6, r5
   1f8a0:	ldrb	r1, [r6, #1]!
   1f8a4:	ldrb	r1, [r0, r1, lsl #1]
   1f8a8:	tst	r1, #1
   1f8ac:	bne	1f8a0 <argp_failure@@Base+0x3650>
   1f8b0:	ldr	r4, [sp, #4]
   1f8b4:	b	1f8c0 <argp_failure@@Base+0x3670>
   1f8b8:	ldr	r4, [sp, #4]
   1f8bc:	add	r5, r7, #1
   1f8c0:	mov	r3, #32
   1f8c4:	add	r0, r8, #1
   1f8c8:	cmp	r6, r0
   1f8cc:	beq	1f8f0 <argp_failure@@Base+0x36a0>
   1f8d0:	cmp	r8, r6
   1f8d4:	bls	1f958 <argp_failure@@Base+0x3708>
   1f8d8:	mvn	r0, r5
   1f8dc:	add	r0, r0, r6
   1f8e0:	cmp	r0, r4
   1f8e4:	bge	1f958 <argp_failure@@Base+0x3708>
   1f8e8:	ldr	r0, [sl, #32]
   1f8ec:	b	1f908 <argp_failure@@Base+0x36b8>
   1f8f0:	cmp	r8, r6
   1f8f4:	bls	1f958 <argp_failure@@Base+0x3708>
   1f8f8:	ldr	r0, [sl, #32]
   1f8fc:	sub	r1, r0, r5
   1f900:	cmp	r1, r4
   1f904:	bgt	1f958 <argp_failure@@Base+0x3708>
   1f908:	sub	r0, r0, r8
   1f90c:	add	r1, r4, #1
   1f910:	cmp	r0, r1
   1f914:	ble	1f964 <argp_failure@@Base+0x3714>
   1f918:	mov	r0, r4
   1f91c:	sub	r4, r8, r6
   1f920:	add	r7, r5, #1
   1f924:	mov	r1, r6
   1f928:	add	r0, r7, r0
   1f92c:	mov	r2, r4
   1f930:	bl	11550 <memmove@plt>
   1f934:	ldr	r0, [sl, #12]
   1f938:	mov	r1, #10
   1f93c:	mov	r3, #32
   1f940:	strb	r1, [r5]
   1f944:	mov	r5, r7
   1f948:	add	r6, r7, r0
   1f94c:	add	r0, r6, r4
   1f950:	sub	r0, r0, r9
   1f954:	b	1f9b4 <argp_failure@@Base+0x3764>
   1f958:	mov	r0, #10
   1f95c:	strb	r0, [r5], #1
   1f960:	b	1f9b8 <argp_failure@@Base+0x3768>
   1f964:	ldr	r0, [sl, #24]
   1f968:	cmp	r5, r0
   1f96c:	bls	1f984 <argp_failure@@Base+0x3734>
   1f970:	ldr	r3, [sl]
   1f974:	sub	r2, r5, r0
   1f978:	mov	r1, #1
   1f97c:	bl	115a4 <fwrite_unlocked@plt>
   1f980:	mov	r3, #32
   1f984:	ldr	r0, [sl]
   1f988:	ldr	r1, [r0, #20]
   1f98c:	ldr	r2, [r0, #24]
   1f990:	cmp	r1, r2
   1f994:	bcs	1faa8 <argp_failure@@Base+0x3858>
   1f998:	add	r2, r1, #1
   1f99c:	str	r2, [r0, #20]
   1f9a0:	mov	r0, #10
   1f9a4:	strb	r0, [r1]
   1f9a8:	ldr	r5, [sl, #24]
   1f9ac:	sub	r0, r8, r5
   1f9b0:	mov	r9, r5
   1f9b4:	str	r0, [sp, #8]
   1f9b8:	ldr	r7, [sl, #12]
   1f9bc:	sub	r0, r6, r5
   1f9c0:	cmp	r0, r7
   1f9c4:	bge	1fa3c <argp_failure@@Base+0x37ec>
   1f9c8:	ldr	r0, [sp, #8]
   1f9cc:	add	r0, r9, r0
   1f9d0:	add	r0, r0, #1
   1f9d4:	cmp	r6, r0
   1f9d8:	bne	1f9ec <argp_failure@@Base+0x379c>
   1f9dc:	ldr	r0, [sl, #32]
   1f9e0:	sub	r0, r0, r6
   1f9e4:	cmp	r0, r7
   1f9e8:	bge	1fa3c <argp_failure@@Base+0x37ec>
   1f9ec:	cmp	r7, #1
   1f9f0:	blt	1fa60 <argp_failure@@Base+0x3810>
   1f9f4:	mov	r4, #0
   1f9f8:	ldr	r0, [sl]
   1f9fc:	ldr	r1, [r0, #20]
   1fa00:	ldr	r2, [r0, #24]
   1fa04:	cmp	r1, r2
   1fa08:	bcs	1fa2c <argp_failure@@Base+0x37dc>
   1fa0c:	add	r2, r1, #1
   1fa10:	str	r2, [r0, #20]
   1fa14:	strb	r3, [r1]
   1fa18:	ldr	r7, [sl, #12]
   1fa1c:	add	r4, r4, #1
   1fa20:	cmp	r4, r7
   1fa24:	blt	1f9f8 <argp_failure@@Base+0x37a8>
   1fa28:	b	1fa60 <argp_failure@@Base+0x3810>
   1fa2c:	mov	r1, #32
   1fa30:	bl	11760 <__overflow@plt>
   1fa34:	mov	r3, #32
   1fa38:	b	1fa18 <argp_failure@@Base+0x37c8>
   1fa3c:	cmp	r7, #1
   1fa40:	blt	1fa60 <argp_failure@@Base+0x3810>
   1fa44:	mov	r0, #0
   1fa48:	strb	r3, [r5, r0]
   1fa4c:	add	r0, r0, #1
   1fa50:	ldr	r7, [sl, #12]
   1fa54:	cmp	r0, r7
   1fa58:	blt	1fa48 <argp_failure@@Base+0x37f8>
   1fa5c:	add	r5, r5, r0
   1fa60:	cmp	r5, r6
   1fa64:	bcs	1f5f4 <argp_failure@@Base+0x33a4>
   1fa68:	ldr	r0, [sp, #8]
   1fa6c:	mov	r1, r6
   1fa70:	add	r0, r9, r0
   1fa74:	sub	r2, r0, r6
   1fa78:	mov	r0, r5
   1fa7c:	bl	11550 <memmove@plt>
   1fa80:	ldr	r7, [sl, #12]
   1fa84:	mov	r3, #32
   1fa88:	b	1f5f4 <argp_failure@@Base+0x33a4>
   1fa8c:	mov	r7, #0
   1fa90:	add	r5, r4, #1
   1fa94:	mov	r3, #32
   1fa98:	str	r7, [sl, #20]
   1fa9c:	cmp	r5, r8
   1faa0:	bcc	1f61c <argp_failure@@Base+0x33cc>
   1faa4:	b	1fad4 <argp_failure@@Base+0x3884>
   1faa8:	mov	r1, #10
   1faac:	bl	11760 <__overflow@plt>
   1fab0:	mov	r3, #32
   1fab4:	b	1f9a8 <argp_failure@@Base+0x3758>
   1fab8:	str	r0, [sl, #20]
   1fabc:	b	1fad4 <argp_failure@@Base+0x3884>
   1fac0:	add	r0, r7, r0
   1fac4:	str	r0, [sl, #20]
   1fac8:	sub	r0, r6, r0
   1facc:	add	r8, r8, r0
   1fad0:	str	r8, [sl, #28]
   1fad4:	ldr	r0, [sl, #24]
   1fad8:	sub	r0, r8, r0
   1fadc:	str	r0, [sl, #16]
   1fae0:	sub	sp, fp, #28
   1fae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fae8:	push	{r4, r5, r6, sl, fp, lr}
   1faec:	add	fp, sp, #16
   1faf0:	mov	r4, r0
   1faf4:	mov	r5, r1
   1faf8:	ldr	r0, [r0, #28]
   1fafc:	mov	r6, #1
   1fb00:	ldr	r1, [r4, #32]
   1fb04:	sub	r0, r1, r0
   1fb08:	cmp	r0, r5
   1fb0c:	bcs	1fbcc <argp_failure@@Base+0x397c>
   1fb10:	mov	r0, r4
   1fb14:	bl	1f5b8 <argp_failure@@Base+0x3368>
   1fb18:	ldr	r0, [r4, #24]
   1fb1c:	ldr	r1, [r4, #28]
   1fb20:	ldr	r3, [r4]
   1fb24:	sub	r2, r1, r0
   1fb28:	mov	r1, #1
   1fb2c:	bl	115a4 <fwrite_unlocked@plt>
   1fb30:	mov	r1, r0
   1fb34:	ldr	r0, [r4, #24]
   1fb38:	ldr	r2, [r4, #28]
   1fb3c:	sub	r3, r2, r0
   1fb40:	cmp	r1, r3
   1fb44:	bne	1fb98 <argp_failure@@Base+0x3948>
   1fb48:	mov	r1, #0
   1fb4c:	mov	r6, #1
   1fb50:	str	r1, [r4, #16]
   1fb54:	str	r0, [r4, #28]
   1fb58:	ldr	r1, [r4, #32]
   1fb5c:	sub	r1, r1, r0
   1fb60:	cmp	r1, r5
   1fb64:	bcs	1fbcc <argp_failure@@Base+0x397c>
   1fb68:	adds	r5, r1, r5
   1fb6c:	bcs	1fbbc <argp_failure@@Base+0x396c>
   1fb70:	mov	r1, r5
   1fb74:	bl	1aabc <_obstack_memory_used@@Base+0x1018>
   1fb78:	cmp	r0, #0
   1fb7c:	beq	1fbbc <argp_failure@@Base+0x396c>
   1fb80:	str	r0, [r4, #24]
   1fb84:	add	r1, r0, r5
   1fb88:	str	r0, [r4, #28]
   1fb8c:	mov	r0, r6
   1fb90:	str	r1, [r4, #32]
   1fb94:	pop	{r4, r5, r6, sl, fp, pc}
   1fb98:	sub	r2, r2, r1
   1fb9c:	str	r2, [r4, #28]
   1fba0:	sub	r2, r2, r0
   1fba4:	ldr	r3, [r4, #16]
   1fba8:	sub	r3, r3, r1
   1fbac:	add	r1, r0, r1
   1fbb0:	str	r3, [r4, #16]
   1fbb4:	bl	11550 <memmove@plt>
   1fbb8:	b	1fbc8 <argp_failure@@Base+0x3978>
   1fbbc:	bl	116e8 <__errno_location@plt>
   1fbc0:	mov	r1, #12
   1fbc4:	str	r1, [r0]
   1fbc8:	mov	r6, #0
   1fbcc:	mov	r0, r6
   1fbd0:	pop	{r4, r5, r6, sl, fp, pc}
   1fbd4:	sub	sp, sp, #8
   1fbd8:	push	{r4, r5, r6, r7, fp, lr}
   1fbdc:	add	fp, sp, #16
   1fbe0:	sub	sp, sp, #8
   1fbe4:	mov	r5, r1
   1fbe8:	mov	r4, r0
   1fbec:	mov	r1, #150	; 0x96
   1fbf0:	add	r6, fp, #8
   1fbf4:	str	r2, [fp, #8]
   1fbf8:	str	r3, [fp, #12]
   1fbfc:	mov	r0, r4
   1fc00:	bl	1fae8 <argp_failure@@Base+0x3898>
   1fc04:	cmp	r0, #0
   1fc08:	beq	1fc48 <argp_failure@@Base+0x39f8>
   1fc0c:	str	r6, [sp, #4]
   1fc10:	mov	r2, r5
   1fc14:	mov	r3, r6
   1fc18:	ldr	r0, [r4, #28]
   1fc1c:	ldr	r1, [r4, #32]
   1fc20:	sub	r7, r1, r0
   1fc24:	mov	r1, r7
   1fc28:	bl	117c0 <vsnprintf@plt>
   1fc2c:	add	r1, r0, #1
   1fc30:	cmp	r0, r7
   1fc34:	bcs	1fbfc <argp_failure@@Base+0x39ac>
   1fc38:	ldr	r1, [r4, #28]
   1fc3c:	add	r1, r1, r0
   1fc40:	str	r1, [r4, #28]
   1fc44:	b	1fc4c <argp_failure@@Base+0x39fc>
   1fc48:	mvn	r0, #0
   1fc4c:	sub	sp, fp, #16
   1fc50:	pop	{r4, r5, r6, r7, fp, lr}
   1fc54:	add	sp, sp, #8
   1fc58:	bx	lr
   1fc5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fc60:	mov	r7, r0
   1fc64:	ldr	r6, [pc, #72]	; 1fcb4 <argp_failure@@Base+0x3a64>
   1fc68:	ldr	r5, [pc, #72]	; 1fcb8 <argp_failure@@Base+0x3a68>
   1fc6c:	add	r6, pc, r6
   1fc70:	add	r5, pc, r5
   1fc74:	sub	r6, r6, r5
   1fc78:	mov	r8, r1
   1fc7c:	mov	r9, r2
   1fc80:	bl	114c4 <calloc@plt-0x20>
   1fc84:	asrs	r6, r6, #2
   1fc88:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc8c:	mov	r4, #0
   1fc90:	add	r4, r4, #1
   1fc94:	ldr	r3, [r5], #4
   1fc98:	mov	r2, r9
   1fc9c:	mov	r1, r8
   1fca0:	mov	r0, r7
   1fca4:	blx	r3
   1fca8:	cmp	r6, r4
   1fcac:	bne	1fc90 <argp_failure@@Base+0x3a40>
   1fcb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fcb4:	muleq	r1, r8, r2
   1fcb8:	muleq	r1, r0, r2
   1fcbc:	bx	lr

Disassembly of section .fini:

0001fcc0 <.fini>:
   1fcc0:	push	{r3, lr}
   1fcc4:	pop	{r3, pc}
