
dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003eb0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004068  08004068  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004068  08004068  00005068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004070  08004070  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004070  08004070  00005070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004074  08004074  00005074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004078  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  2000005c  080040d4  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  080040d4  000062e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000103a0  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002301  00000000  00000000  00016424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  00018728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b13  00000000  00000000  00019540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e4f  00000000  00000000  0001a053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b13  00000000  00000000  00032ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a12ce  00000000  00000000  000449b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e5c83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037b8  00000000  00000000  000e5cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  000e9480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003f54 	.word	0x08003f54

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08003f54 	.word	0x08003f54

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	@ 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	@ 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	@ 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	@ (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	@ (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			@ (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	@ (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <Delay_us>:
extern TIM_HandleTypeDef htim2;

#define DHT11_PORT GPIOA
#define DHT11_PIN GPIO_PIN_0

void Delay_us(uint16_t us) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	0002      	movs	r2, r0
 8000648:	1dbb      	adds	r3, r7, #6
 800064a:	801a      	strh	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800064c:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <Delay_us+0x30>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2200      	movs	r2, #0
 8000652:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 8000654:	46c0      	nop			@ (mov r8, r8)
 8000656:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <Delay_us+0x30>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800065c:	1dbb      	adds	r3, r7, #6
 800065e:	881b      	ldrh	r3, [r3, #0]
 8000660:	429a      	cmp	r2, r3
 8000662:	d3f8      	bcc.n	8000656 <Delay_us+0x16>
}
 8000664:	46c0      	nop			@ (mov r8, r8)
 8000666:	46c0      	nop			@ (mov r8, r8)
 8000668:	46bd      	mov	sp, r7
 800066a:	b002      	add	sp, #8
 800066c:	bd80      	pop	{r7, pc}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	20000078 	.word	0x20000078

08000674 <Set_Pin_Output>:

void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b089      	sub	sp, #36	@ 0x24
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	000a      	movs	r2, r1
 800067e:	1cbb      	adds	r3, r7, #2
 8000680:	801a      	strh	r2, [r3, #0]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	240c      	movs	r4, #12
 8000684:	193b      	adds	r3, r7, r4
 8000686:	0018      	movs	r0, r3
 8000688:	2314      	movs	r3, #20
 800068a:	001a      	movs	r2, r3
 800068c:	2100      	movs	r1, #0
 800068e:	f002 ffe3 	bl	8003658 <memset>
    GPIO_InitStruct.Pin = GPIO_Pin;
 8000692:	1cbb      	adds	r3, r7, #2
 8000694:	881a      	ldrh	r2, [r3, #0]
 8000696:	0021      	movs	r1, r4
 8000698:	187b      	adds	r3, r7, r1
 800069a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2201      	movs	r2, #1
 80006a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80006ae:	187a      	adds	r2, r7, r1
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	0011      	movs	r1, r2
 80006b4:	0018      	movs	r0, r3
 80006b6:	f000 fd29 	bl	800110c <HAL_GPIO_Init>
}
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	46bd      	mov	sp, r7
 80006be:	b009      	add	sp, #36	@ 0x24
 80006c0:	bd90      	pop	{r4, r7, pc}

080006c2 <Set_Pin_Input>:

void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 80006c2:	b590      	push	{r4, r7, lr}
 80006c4:	b089      	sub	sp, #36	@ 0x24
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
 80006ca:	000a      	movs	r2, r1
 80006cc:	1cbb      	adds	r3, r7, #2
 80006ce:	801a      	strh	r2, [r3, #0]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d0:	240c      	movs	r4, #12
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	0018      	movs	r0, r3
 80006d6:	2314      	movs	r3, #20
 80006d8:	001a      	movs	r2, r3
 80006da:	2100      	movs	r1, #0
 80006dc:	f002 ffbc 	bl	8003658 <memset>
    GPIO_InitStruct.Pin = GPIO_Pin;
 80006e0:	1cbb      	adds	r3, r7, #2
 80006e2:	881a      	ldrh	r2, [r3, #0]
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2200      	movs	r2, #0
 80006ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2201      	movs	r2, #1
 80006f2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80006f4:	193a      	adds	r2, r7, r4
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	0011      	movs	r1, r2
 80006fa:	0018      	movs	r0, r3
 80006fc:	f000 fd06 	bl	800110c <HAL_GPIO_Init>
}
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	b009      	add	sp, #36	@ 0x24
 8000706:	bd90      	pop	{r4, r7, pc}

08000708 <DHT11_Init>:

void DHT11_Init(void) {
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
    Set_Pin_Output(DHT11_PORT, DHT11_PIN);
 800070c:	23a0      	movs	r3, #160	@ 0xa0
 800070e:	05db      	lsls	r3, r3, #23
 8000710:	2101      	movs	r1, #1
 8000712:	0018      	movs	r0, r3
 8000714:	f7ff ffae 	bl	8000674 <Set_Pin_Output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000718:	23a0      	movs	r3, #160	@ 0xa0
 800071a:	05db      	lsls	r3, r3, #23
 800071c:	2201      	movs	r2, #1
 800071e:	2101      	movs	r1, #1
 8000720:	0018      	movs	r0, r3
 8000722:	f000 fe74 	bl	800140e <HAL_GPIO_WritePin>
}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <DHT11_Read>:

uint8_t DHT11_Read(uint8_t *temperature, uint8_t *humidity) {
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b087      	sub	sp, #28
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0, 0, 0, 0, 0};
 8000736:	230c      	movs	r3, #12
 8000738:	18fb      	adds	r3, r7, r3
 800073a:	4a6d      	ldr	r2, [pc, #436]	@ (80008f0 <DHT11_Read+0x1c4>)
 800073c:	6811      	ldr	r1, [r2, #0]
 800073e:	6019      	str	r1, [r3, #0]
 8000740:	7912      	ldrb	r2, [r2, #4]
 8000742:	711a      	strb	r2, [r3, #4]

    // Başlangıç sinyali
    Set_Pin_Output(DHT11_PORT, DHT11_PIN);
 8000744:	23a0      	movs	r3, #160	@ 0xa0
 8000746:	05db      	lsls	r3, r3, #23
 8000748:	2101      	movs	r1, #1
 800074a:	0018      	movs	r0, r3
 800074c:	f7ff ff92 	bl	8000674 <Set_Pin_Output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000750:	23a0      	movs	r3, #160	@ 0xa0
 8000752:	05db      	lsls	r3, r3, #23
 8000754:	2200      	movs	r2, #0
 8000756:	2101      	movs	r1, #1
 8000758:	0018      	movs	r0, r3
 800075a:	f000 fe58 	bl	800140e <HAL_GPIO_WritePin>
    HAL_Delay(18);
 800075e:	2012      	movs	r0, #18
 8000760:	f000 fbfc 	bl	8000f5c <HAL_Delay>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000764:	23a0      	movs	r3, #160	@ 0xa0
 8000766:	05db      	lsls	r3, r3, #23
 8000768:	2201      	movs	r2, #1
 800076a:	2101      	movs	r1, #1
 800076c:	0018      	movs	r0, r3
 800076e:	f000 fe4e 	bl	800140e <HAL_GPIO_WritePin>
    Delay_us(30);
 8000772:	201e      	movs	r0, #30
 8000774:	f7ff ff64 	bl	8000640 <Delay_us>
    Set_Pin_Input(DHT11_PORT, DHT11_PIN);
 8000778:	23a0      	movs	r3, #160	@ 0xa0
 800077a:	05db      	lsls	r3, r3, #23
 800077c:	2101      	movs	r1, #1
 800077e:	0018      	movs	r0, r3
 8000780:	f7ff ff9f 	bl	80006c2 <Set_Pin_Input>

    // Cevap sinyali bekle
    uint32_t timeout = 10000;
 8000784:	4b5b      	ldr	r3, [pc, #364]	@ (80008f4 <DHT11_Read+0x1c8>)
 8000786:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) && timeout--);
 8000788:	46c0      	nop			@ (mov r8, r8)
 800078a:	23a0      	movs	r3, #160	@ 0xa0
 800078c:	05db      	lsls	r3, r3, #23
 800078e:	2101      	movs	r1, #1
 8000790:	0018      	movs	r0, r3
 8000792:	f000 fe1f 	bl	80013d4 <HAL_GPIO_ReadPin>
 8000796:	1e03      	subs	r3, r0, #0
 8000798:	d004      	beq.n	80007a4 <DHT11_Read+0x78>
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	1e5a      	subs	r2, r3, #1
 800079e:	617a      	str	r2, [r7, #20]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1f2      	bne.n	800078a <DHT11_Read+0x5e>
    if (timeout == 0) return 1;
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d101      	bne.n	80007ae <DHT11_Read+0x82>
 80007aa:	2301      	movs	r3, #1
 80007ac:	e09b      	b.n	80008e6 <DHT11_Read+0x1ba>

    timeout = 10000;
 80007ae:	4b51      	ldr	r3, [pc, #324]	@ (80008f4 <DHT11_Read+0x1c8>)
 80007b0:	617b      	str	r3, [r7, #20]
    while (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) && timeout--);
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	23a0      	movs	r3, #160	@ 0xa0
 80007b6:	05db      	lsls	r3, r3, #23
 80007b8:	2101      	movs	r1, #1
 80007ba:	0018      	movs	r0, r3
 80007bc:	f000 fe0a 	bl	80013d4 <HAL_GPIO_ReadPin>
 80007c0:	1e03      	subs	r3, r0, #0
 80007c2:	d104      	bne.n	80007ce <DHT11_Read+0xa2>
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	1e5a      	subs	r2, r3, #1
 80007c8:	617a      	str	r2, [r7, #20]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1f2      	bne.n	80007b4 <DHT11_Read+0x88>
    if (timeout == 0) return 1;
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d101      	bne.n	80007d8 <DHT11_Read+0xac>
 80007d4:	2301      	movs	r3, #1
 80007d6:	e086      	b.n	80008e6 <DHT11_Read+0x1ba>

    timeout = 10000;
 80007d8:	4b46      	ldr	r3, [pc, #280]	@ (80008f4 <DHT11_Read+0x1c8>)
 80007da:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) && timeout--);
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	23a0      	movs	r3, #160	@ 0xa0
 80007e0:	05db      	lsls	r3, r3, #23
 80007e2:	2101      	movs	r1, #1
 80007e4:	0018      	movs	r0, r3
 80007e6:	f000 fdf5 	bl	80013d4 <HAL_GPIO_ReadPin>
 80007ea:	1e03      	subs	r3, r0, #0
 80007ec:	d004      	beq.n	80007f8 <DHT11_Read+0xcc>
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	1e5a      	subs	r2, r3, #1
 80007f2:	617a      	str	r2, [r7, #20]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d1f2      	bne.n	80007de <DHT11_Read+0xb2>
    if (timeout == 0) return 1;
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d101      	bne.n	8000802 <DHT11_Read+0xd6>
 80007fe:	2301      	movs	r3, #1
 8000800:	e071      	b.n	80008e6 <DHT11_Read+0x1ba>

    // 40 bit veri oku
    for (uint8_t i = 0; i < 5; i++) {
 8000802:	2313      	movs	r3, #19
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	2200      	movs	r2, #0
 8000808:	701a      	strb	r2, [r3, #0]
 800080a:	e049      	b.n	80008a0 <DHT11_Read+0x174>
        for (uint8_t j = 0; j < 8; j++) {
 800080c:	2312      	movs	r3, #18
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	2200      	movs	r2, #0
 8000812:	701a      	strb	r2, [r3, #0]
 8000814:	e039      	b.n	800088a <DHT11_Read+0x15e>
            while (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	23a0      	movs	r3, #160	@ 0xa0
 800081a:	05db      	lsls	r3, r3, #23
 800081c:	2101      	movs	r1, #1
 800081e:	0018      	movs	r0, r3
 8000820:	f000 fdd8 	bl	80013d4 <HAL_GPIO_ReadPin>
 8000824:	1e03      	subs	r3, r0, #0
 8000826:	d0f7      	beq.n	8000818 <DHT11_Read+0xec>
            Delay_us(40);
 8000828:	2028      	movs	r0, #40	@ 0x28
 800082a:	f7ff ff09 	bl	8000640 <Delay_us>
            if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 800082e:	23a0      	movs	r3, #160	@ 0xa0
 8000830:	05db      	lsls	r3, r3, #23
 8000832:	2101      	movs	r1, #1
 8000834:	0018      	movs	r0, r3
 8000836:	f000 fdcd 	bl	80013d4 <HAL_GPIO_ReadPin>
 800083a:	1e03      	subs	r3, r0, #0
 800083c:	d016      	beq.n	800086c <DHT11_Read+0x140>
                data[i] |= (1 << (7 - j));
 800083e:	2013      	movs	r0, #19
 8000840:	183b      	adds	r3, r7, r0
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	240c      	movs	r4, #12
 8000846:	193a      	adds	r2, r7, r4
 8000848:	5cd3      	ldrb	r3, [r2, r3]
 800084a:	b25a      	sxtb	r2, r3
 800084c:	2312      	movs	r3, #18
 800084e:	18fb      	adds	r3, r7, r3
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2107      	movs	r1, #7
 8000854:	1acb      	subs	r3, r1, r3
 8000856:	2101      	movs	r1, #1
 8000858:	4099      	lsls	r1, r3
 800085a:	000b      	movs	r3, r1
 800085c:	b25b      	sxtb	r3, r3
 800085e:	4313      	orrs	r3, r2
 8000860:	b25a      	sxtb	r2, r3
 8000862:	183b      	adds	r3, r7, r0
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	b2d1      	uxtb	r1, r2
 8000868:	193a      	adds	r2, r7, r4
 800086a:	54d1      	strb	r1, [r2, r3]
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 800086c:	46c0      	nop			@ (mov r8, r8)
 800086e:	23a0      	movs	r3, #160	@ 0xa0
 8000870:	05db      	lsls	r3, r3, #23
 8000872:	2101      	movs	r1, #1
 8000874:	0018      	movs	r0, r3
 8000876:	f000 fdad 	bl	80013d4 <HAL_GPIO_ReadPin>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d1f7      	bne.n	800086e <DHT11_Read+0x142>
        for (uint8_t j = 0; j < 8; j++) {
 800087e:	2112      	movs	r1, #18
 8000880:	187b      	adds	r3, r7, r1
 8000882:	781a      	ldrb	r2, [r3, #0]
 8000884:	187b      	adds	r3, r7, r1
 8000886:	3201      	adds	r2, #1
 8000888:	701a      	strb	r2, [r3, #0]
 800088a:	2312      	movs	r3, #18
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b07      	cmp	r3, #7
 8000892:	d9c0      	bls.n	8000816 <DHT11_Read+0xea>
    for (uint8_t i = 0; i < 5; i++) {
 8000894:	2113      	movs	r1, #19
 8000896:	187b      	adds	r3, r7, r1
 8000898:	781a      	ldrb	r2, [r3, #0]
 800089a:	187b      	adds	r3, r7, r1
 800089c:	3201      	adds	r2, #1
 800089e:	701a      	strb	r2, [r3, #0]
 80008a0:	2313      	movs	r3, #19
 80008a2:	18fb      	adds	r3, r7, r3
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	2b04      	cmp	r3, #4
 80008a8:	d9b0      	bls.n	800080c <DHT11_Read+0xe0>
        }
    }

    // Veri kontrolü
    if (data[4] != (data[0] + data[1] + data[2] + data[3])) return 1;
 80008aa:	200c      	movs	r0, #12
 80008ac:	183b      	adds	r3, r7, r0
 80008ae:	791b      	ldrb	r3, [r3, #4]
 80008b0:	0019      	movs	r1, r3
 80008b2:	183b      	adds	r3, r7, r0
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	001a      	movs	r2, r3
 80008b8:	183b      	adds	r3, r7, r0
 80008ba:	785b      	ldrb	r3, [r3, #1]
 80008bc:	18d3      	adds	r3, r2, r3
 80008be:	183a      	adds	r2, r7, r0
 80008c0:	7892      	ldrb	r2, [r2, #2]
 80008c2:	189b      	adds	r3, r3, r2
 80008c4:	183a      	adds	r2, r7, r0
 80008c6:	78d2      	ldrb	r2, [r2, #3]
 80008c8:	189b      	adds	r3, r3, r2
 80008ca:	4299      	cmp	r1, r3
 80008cc:	d001      	beq.n	80008d2 <DHT11_Read+0x1a6>
 80008ce:	2301      	movs	r3, #1
 80008d0:	e009      	b.n	80008e6 <DHT11_Read+0x1ba>

    *humidity = data[0];
 80008d2:	210c      	movs	r1, #12
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	781a      	ldrb	r2, [r3, #0]
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	701a      	strb	r2, [r3, #0]
    *temperature = data[2];
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	789a      	ldrb	r2, [r3, #2]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	701a      	strb	r2, [r3, #0]

    return 0;
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	0018      	movs	r0, r3
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b007      	add	sp, #28
 80008ec:	bd90      	pop	{r4, r7, pc}
 80008ee:	46c0      	nop			@ (mov r8, r8)
 80008f0:	08003f6c 	.word	0x08003f6c
 80008f4:	00002710 	.word	0x00002710

080008f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fc:	f000 faa8 	bl	8000e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000900:	f000 f844 	bl	800098c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000904:	f000 f92c 	bl	8000b60 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000908:	f000 f888 	bl	8000a1c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800090c:	f000 f8da 	bl	8000ac4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  DHT11_Init();
 8000910:	f7ff fefa 	bl	8000708 <DHT11_Init>
  HAL_TIM_Base_Start(&htim2);
 8000914:	4b16      	ldr	r3, [pc, #88]	@ (8000970 <main+0x78>)
 8000916:	0018      	movs	r0, r3
 8000918:	f001 fcb6 	bl	8002288 <HAL_TIM_Base_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(2000);
 800091c:	23fa      	movs	r3, #250	@ 0xfa
 800091e:	00db      	lsls	r3, r3, #3
 8000920:	0018      	movs	r0, r3
 8000922:	f000 fb1b 	bl	8000f5c <HAL_Delay>
	         if (DHT11_Read(&temperature, &humidity) == 0) {
 8000926:	4a13      	ldr	r2, [pc, #76]	@ (8000974 <main+0x7c>)
 8000928:	4b13      	ldr	r3, [pc, #76]	@ (8000978 <main+0x80>)
 800092a:	0011      	movs	r1, r2
 800092c:	0018      	movs	r0, r3
 800092e:	f7ff fefd 	bl	800072c <DHT11_Read>
 8000932:	1e03      	subs	r3, r0, #0
 8000934:	d109      	bne.n	800094a <main+0x52>
	             sprintf(uartBuffer, "Sicaklik: %d°C, Nem: %d%%\r\n", temperature, humidity);
 8000936:	4b10      	ldr	r3, [pc, #64]	@ (8000978 <main+0x80>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	001a      	movs	r2, r3
 800093c:	4b0d      	ldr	r3, [pc, #52]	@ (8000974 <main+0x7c>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	490e      	ldr	r1, [pc, #56]	@ (800097c <main+0x84>)
 8000942:	480f      	ldr	r0, [pc, #60]	@ (8000980 <main+0x88>)
 8000944:	f002 fe68 	bl	8003618 <siprintf>
 8000948:	e005      	b.n	8000956 <main+0x5e>
	         } else {
	             sprintf(uartBuffer, "DHT11 Okuma Hatasi!\r\n");
 800094a:	4a0e      	ldr	r2, [pc, #56]	@ (8000984 <main+0x8c>)
 800094c:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <main+0x88>)
 800094e:	0011      	movs	r1, r2
 8000950:	0018      	movs	r0, r3
 8000952:	f002 fe61 	bl	8003618 <siprintf>
	         }

	         HAL_UART_Transmit(&huart1, (uint8_t*)uartBuffer, strlen(uartBuffer), HAL_MAX_DELAY);
 8000956:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <main+0x88>)
 8000958:	0018      	movs	r0, r3
 800095a:	f7ff fbd3 	bl	8000104 <strlen>
 800095e:	0003      	movs	r3, r0
 8000960:	b29a      	uxth	r2, r3
 8000962:	2301      	movs	r3, #1
 8000964:	425b      	negs	r3, r3
 8000966:	4906      	ldr	r1, [pc, #24]	@ (8000980 <main+0x88>)
 8000968:	4807      	ldr	r0, [pc, #28]	@ (8000988 <main+0x90>)
 800096a:	f001 ffa5 	bl	80028b8 <HAL_UART_Transmit>
	  HAL_Delay(2000);
 800096e:	e7d5      	b.n	800091c <main+0x24>
 8000970:	20000078 	.word	0x20000078
 8000974:	20000159 	.word	0x20000159
 8000978:	20000158 	.word	0x20000158
 800097c:	08003f74 	.word	0x08003f74
 8000980:	2000015c 	.word	0x2000015c
 8000984:	08003f94 	.word	0x08003f94
 8000988:	200000c4 	.word	0x200000c4

0800098c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800098c:	b590      	push	{r4, r7, lr}
 800098e:	b093      	sub	sp, #76	@ 0x4c
 8000990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000992:	2410      	movs	r4, #16
 8000994:	193b      	adds	r3, r7, r4
 8000996:	0018      	movs	r0, r3
 8000998:	2338      	movs	r3, #56	@ 0x38
 800099a:	001a      	movs	r2, r3
 800099c:	2100      	movs	r1, #0
 800099e:	f002 fe5b 	bl	8003658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a2:	003b      	movs	r3, r7
 80009a4:	0018      	movs	r0, r3
 80009a6:	2310      	movs	r3, #16
 80009a8:	001a      	movs	r2, r3
 80009aa:	2100      	movs	r1, #0
 80009ac:	f002 fe54 	bl	8003658 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009b0:	2380      	movs	r3, #128	@ 0x80
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	0018      	movs	r0, r3
 80009b6:	f000 fd47 	bl	8001448 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009ba:	193b      	adds	r3, r7, r4
 80009bc:	2202      	movs	r2, #2
 80009be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	2280      	movs	r2, #128	@ 0x80
 80009c4:	0052      	lsls	r2, r2, #1
 80009c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	2240      	movs	r2, #64	@ 0x40
 80009d2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009d4:	193b      	adds	r3, r7, r4
 80009d6:	2200      	movs	r2, #0
 80009d8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	0018      	movs	r0, r3
 80009de:	f000 fd7f 	bl	80014e0 <HAL_RCC_OscConfig>
 80009e2:	1e03      	subs	r3, r0, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80009e6:	f000 f90b 	bl	8000c00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ea:	003b      	movs	r3, r7
 80009ec:	2207      	movs	r2, #7
 80009ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009f0:	003b      	movs	r3, r7
 80009f2:	2200      	movs	r2, #0
 80009f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f6:	003b      	movs	r3, r7
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009fc:	003b      	movs	r3, r7
 80009fe:	2200      	movs	r2, #0
 8000a00:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a02:	003b      	movs	r3, r7
 8000a04:	2100      	movs	r1, #0
 8000a06:	0018      	movs	r0, r3
 8000a08:	f001 f884 	bl	8001b14 <HAL_RCC_ClockConfig>
 8000a0c:	1e03      	subs	r3, r0, #0
 8000a0e:	d001      	beq.n	8000a14 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000a10:	f000 f8f6 	bl	8000c00 <Error_Handler>
  }
}
 8000a14:	46c0      	nop			@ (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b013      	add	sp, #76	@ 0x4c
 8000a1a:	bd90      	pop	{r4, r7, pc}

08000a1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b088      	sub	sp, #32
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a22:	2310      	movs	r3, #16
 8000a24:	18fb      	adds	r3, r7, r3
 8000a26:	0018      	movs	r0, r3
 8000a28:	2310      	movs	r3, #16
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	f002 fe13 	bl	8003658 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	0018      	movs	r0, r3
 8000a36:	230c      	movs	r3, #12
 8000a38:	001a      	movs	r2, r3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	f002 fe0c 	bl	8003658 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a40:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a42:	2280      	movs	r2, #128	@ 0x80
 8000a44:	05d2      	lsls	r2, r2, #23
 8000a46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8000a48:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a4a:	220f      	movs	r2, #15
 8000a4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	4252      	negs	r2, r2
 8000a5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a62:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a68:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f001 fbb4 	bl	80021d8 <HAL_TIM_Base_Init>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000a74:	f000 f8c4 	bl	8000c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a78:	2110      	movs	r1, #16
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2280      	movs	r2, #128	@ 0x80
 8000a7e:	0152      	lsls	r2, r2, #5
 8000a80:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a82:	187a      	adds	r2, r7, r1
 8000a84:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000a86:	0011      	movs	r1, r2
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f001 fc51 	bl	8002330 <HAL_TIM_ConfigClockSource>
 8000a8e:	1e03      	subs	r3, r0, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000a92:	f000 f8b5 	bl	8000c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000aa2:	1d3a      	adds	r2, r7, #4
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <MX_TIM2_Init+0xa4>)
 8000aa6:	0011      	movs	r1, r2
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f001 fe41 	bl	8002730 <HAL_TIMEx_MasterConfigSynchronization>
 8000aae:	1e03      	subs	r3, r0, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000ab2:	f000 f8a5 	bl	8000c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b008      	add	sp, #32
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	20000078 	.word	0x20000078

08000ac4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ac8:	4b23      	ldr	r3, [pc, #140]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000aca:	4a24      	ldr	r2, [pc, #144]	@ (8000b5c <MX_USART1_UART_Init+0x98>)
 8000acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ace:	4b22      	ldr	r3, [pc, #136]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000ad0:	22e1      	movs	r2, #225	@ 0xe1
 8000ad2:	0252      	lsls	r2, r2, #9
 8000ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad6:	4b20      	ldr	r3, [pc, #128]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000adc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000aea:	220c      	movs	r2, #12
 8000aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aee:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af4:	4b18      	ldr	r3, [pc, #96]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000afa:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b00:	4b15      	ldr	r3, [pc, #84]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b06:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b0c:	4b12      	ldr	r3, [pc, #72]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f001 fe7c 	bl	800280c <HAL_UART_Init>
 8000b14:	1e03      	subs	r3, r0, #0
 8000b16:	d001      	beq.n	8000b1c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b18:	f000 f872 	bl	8000c00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	0018      	movs	r0, r3
 8000b22:	f002 fc99 	bl	8003458 <HAL_UARTEx_SetTxFifoThreshold>
 8000b26:	1e03      	subs	r3, r0, #0
 8000b28:	d001      	beq.n	8000b2e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b2a:	f000 f869 	bl	8000c00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000b30:	2100      	movs	r1, #0
 8000b32:	0018      	movs	r0, r3
 8000b34:	f002 fcd0 	bl	80034d8 <HAL_UARTEx_SetRxFifoThreshold>
 8000b38:	1e03      	subs	r3, r0, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b3c:	f000 f860 	bl	8000c00 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b40:	4b05      	ldr	r3, [pc, #20]	@ (8000b58 <MX_USART1_UART_Init+0x94>)
 8000b42:	0018      	movs	r0, r3
 8000b44:	f002 fc4e 	bl	80033e4 <HAL_UARTEx_DisableFifoMode>
 8000b48:	1e03      	subs	r3, r0, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b4c:	f000 f858 	bl	8000c00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b50:	46c0      	nop			@ (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			@ (mov r8, r8)
 8000b58:	200000c4 	.word	0x200000c4
 8000b5c:	40013800 	.word	0x40013800

08000b60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b089      	sub	sp, #36	@ 0x24
 8000b64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b66:	240c      	movs	r4, #12
 8000b68:	193b      	adds	r3, r7, r4
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	2314      	movs	r3, #20
 8000b6e:	001a      	movs	r2, r3
 8000b70:	2100      	movs	r1, #0
 8000b72:	f002 fd71 	bl	8003658 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b76:	4b21      	ldr	r3, [pc, #132]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000b78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b7a:	4b20      	ldr	r3, [pc, #128]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000b7c:	2120      	movs	r1, #32
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b82:	4b1e      	ldr	r3, [pc, #120]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b86:	2220      	movs	r2, #32
 8000b88:	4013      	ands	r3, r2
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000b90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b92:	4b1a      	ldr	r3, [pc, #104]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000b94:	2101      	movs	r1, #1
 8000b96:	430a      	orrs	r2, r1
 8000b98:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b9a:	4b18      	ldr	r3, [pc, #96]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000ba8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000baa:	4b14      	ldr	r3, [pc, #80]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000bac:	2104      	movs	r1, #4
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bb2:	4b12      	ldr	r3, [pc, #72]	@ (8000bfc <MX_GPIO_Init+0x9c>)
 8000bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bb6:	2204      	movs	r2, #4
 8000bb8:	4013      	ands	r3, r2
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000bbe:	23a0      	movs	r3, #160	@ 0xa0
 8000bc0:	05db      	lsls	r3, r3, #23
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f000 fc21 	bl	800140e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bcc:	0021      	movs	r1, r4
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	187a      	adds	r2, r7, r1
 8000be8:	23a0      	movs	r3, #160	@ 0xa0
 8000bea:	05db      	lsls	r3, r3, #23
 8000bec:	0011      	movs	r1, r2
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f000 fa8c 	bl	800110c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bf4:	46c0      	nop			@ (mov r8, r8)
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	b009      	add	sp, #36	@ 0x24
 8000bfa:	bd90      	pop	{r4, r7, pc}
 8000bfc:	40021000 	.word	0x40021000

08000c00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c04:	b672      	cpsid	i
}
 8000c06:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c08:	46c0      	nop			@ (mov r8, r8)
 8000c0a:	e7fd      	b.n	8000c08 <Error_Handler+0x8>

08000c0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c18:	2101      	movs	r1, #1
 8000c1a:	430a      	orrs	r2, r1
 8000c1c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c22:	2201      	movs	r2, #1
 8000c24:	4013      	ands	r3, r2
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2a:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c2e:	4b08      	ldr	r3, [pc, #32]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c30:	2180      	movs	r1, #128	@ 0x80
 8000c32:	0549      	lsls	r1, r1, #21
 8000c34:	430a      	orrs	r2, r1
 8000c36:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c3c:	2380      	movs	r3, #128	@ 0x80
 8000c3e:	055b      	lsls	r3, r3, #21
 8000c40:	4013      	ands	r3, r2
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c46:	46c0      	nop			@ (mov r8, r8)
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b002      	add	sp, #8
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	46c0      	nop			@ (mov r8, r8)
 8000c50:	40021000 	.word	0x40021000

08000c54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	2380      	movs	r3, #128	@ 0x80
 8000c62:	05db      	lsls	r3, r3, #23
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d10b      	bne.n	8000c80 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c68:	4b07      	ldr	r3, [pc, #28]	@ (8000c88 <HAL_TIM_Base_MspInit+0x34>)
 8000c6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c6c:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <HAL_TIM_Base_MspInit+0x34>)
 8000c6e:	2101      	movs	r1, #1
 8000c70:	430a      	orrs	r2, r1
 8000c72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c74:	4b04      	ldr	r3, [pc, #16]	@ (8000c88 <HAL_TIM_Base_MspInit+0x34>)
 8000c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c78:	2201      	movs	r2, #1
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b004      	add	sp, #16
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40021000 	.word	0x40021000

08000c8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c8c:	b590      	push	{r4, r7, lr}
 8000c8e:	b097      	sub	sp, #92	@ 0x5c
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	2344      	movs	r3, #68	@ 0x44
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	0018      	movs	r0, r3
 8000c9a:	2314      	movs	r3, #20
 8000c9c:	001a      	movs	r2, r3
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	f002 fcda 	bl	8003658 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca4:	2410      	movs	r4, #16
 8000ca6:	193b      	adds	r3, r7, r4
 8000ca8:	0018      	movs	r0, r3
 8000caa:	2334      	movs	r3, #52	@ 0x34
 8000cac:	001a      	movs	r2, r3
 8000cae:	2100      	movs	r1, #0
 8000cb0:	f002 fcd2 	bl	8003658 <memset>
  if(huart->Instance==USART1)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a22      	ldr	r2, [pc, #136]	@ (8000d44 <HAL_UART_MspInit+0xb8>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d13d      	bne.n	8000d3a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cbe:	193b      	adds	r3, r7, r4
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000cc4:	193b      	adds	r3, r7, r4
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cca:	193b      	adds	r3, r7, r4
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f001 f8cb 	bl	8001e68 <HAL_RCCEx_PeriphCLKConfig>
 8000cd2:	1e03      	subs	r3, r0, #0
 8000cd4:	d001      	beq.n	8000cda <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000cd6:	f7ff ff93 	bl	8000c00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cda:	4b1b      	ldr	r3, [pc, #108]	@ (8000d48 <HAL_UART_MspInit+0xbc>)
 8000cdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cde:	4b1a      	ldr	r3, [pc, #104]	@ (8000d48 <HAL_UART_MspInit+0xbc>)
 8000ce0:	2180      	movs	r1, #128	@ 0x80
 8000ce2:	01c9      	lsls	r1, r1, #7
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ce8:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <HAL_UART_MspInit+0xbc>)
 8000cea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cec:	2380      	movs	r3, #128	@ 0x80
 8000cee:	01db      	lsls	r3, r3, #7
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf6:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <HAL_UART_MspInit+0xbc>)
 8000cf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cfa:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <HAL_UART_MspInit+0xbc>)
 8000cfc:	2104      	movs	r1, #4
 8000cfe:	430a      	orrs	r2, r1
 8000d00:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <HAL_UART_MspInit+0xbc>)
 8000d04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d06:	2204      	movs	r2, #4
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000d0e:	2144      	movs	r1, #68	@ 0x44
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	2230      	movs	r2, #48	@ 0x30
 8000d14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2202      	movs	r2, #2
 8000d1a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2200      	movs	r2, #0
 8000d26:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	4a06      	ldr	r2, [pc, #24]	@ (8000d4c <HAL_UART_MspInit+0xc0>)
 8000d32:	0019      	movs	r1, r3
 8000d34:	0010      	movs	r0, r2
 8000d36:	f000 f9e9 	bl	800110c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b017      	add	sp, #92	@ 0x5c
 8000d40:	bd90      	pop	{r4, r7, pc}
 8000d42:	46c0      	nop			@ (mov r8, r8)
 8000d44:	40013800 	.word	0x40013800
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	50000800 	.word	0x50000800

08000d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d54:	46c0      	nop			@ (mov r8, r8)
 8000d56:	e7fd      	b.n	8000d54 <NMI_Handler+0x4>

08000d58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d5c:	46c0      	nop			@ (mov r8, r8)
 8000d5e:	e7fd      	b.n	8000d5c <HardFault_Handler+0x4>

08000d60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d64:	46c0      	nop			@ (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d6e:	46c0      	nop			@ (mov r8, r8)
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d78:	f000 f8d4 	bl	8000f24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d7c:	46c0      	nop			@ (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
	...

08000d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d8c:	4a14      	ldr	r2, [pc, #80]	@ (8000de0 <_sbrk+0x5c>)
 8000d8e:	4b15      	ldr	r3, [pc, #84]	@ (8000de4 <_sbrk+0x60>)
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d98:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <_sbrk+0x64>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d102      	bne.n	8000da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da0:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <_sbrk+0x64>)
 8000da2:	4a12      	ldr	r2, [pc, #72]	@ (8000dec <_sbrk+0x68>)
 8000da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000da6:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <_sbrk+0x64>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	18d3      	adds	r3, r2, r3
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d207      	bcs.n	8000dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000db4:	f002 fc58 	bl	8003668 <__errno>
 8000db8:	0003      	movs	r3, r0
 8000dba:	220c      	movs	r2, #12
 8000dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	425b      	negs	r3, r3
 8000dc2:	e009      	b.n	8000dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dc4:	4b08      	ldr	r3, [pc, #32]	@ (8000de8 <_sbrk+0x64>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dca:	4b07      	ldr	r3, [pc, #28]	@ (8000de8 <_sbrk+0x64>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	18d2      	adds	r2, r2, r3
 8000dd2:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <_sbrk+0x64>)
 8000dd4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
}
 8000dd8:	0018      	movs	r0, r3
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	b006      	add	sp, #24
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20009000 	.word	0x20009000
 8000de4:	00000400 	.word	0x00000400
 8000de8:	20000190 	.word	0x20000190
 8000dec:	200002e0 	.word	0x200002e0

08000df0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df4:	46c0      	nop			@ (mov r8, r8)
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dfc:	480d      	ldr	r0, [pc, #52]	@ (8000e34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dfe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e00:	f7ff fff6 	bl	8000df0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e04:	480c      	ldr	r0, [pc, #48]	@ (8000e38 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e06:	490d      	ldr	r1, [pc, #52]	@ (8000e3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e08:	4a0d      	ldr	r2, [pc, #52]	@ (8000e40 <LoopForever+0xe>)
  movs r3, #0
 8000e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e0c:	e002      	b.n	8000e14 <LoopCopyDataInit>

08000e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e12:	3304      	adds	r3, #4

08000e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e18:	d3f9      	bcc.n	8000e0e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e48 <LoopForever+0x16>)
  movs r3, #0
 8000e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e20:	e001      	b.n	8000e26 <LoopFillZerobss>

08000e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e24:	3204      	adds	r2, #4

08000e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e28:	d3fb      	bcc.n	8000e22 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e2a:	f002 fc23 	bl	8003674 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e2e:	f7ff fd63 	bl	80008f8 <main>

08000e32 <LoopForever>:

LoopForever:
  b LoopForever
 8000e32:	e7fe      	b.n	8000e32 <LoopForever>
  ldr   r0, =_estack
 8000e34:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e3c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e40:	08004078 	.word	0x08004078
  ldr r2, =_sbss
 8000e44:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e48:	200002e0 	.word	0x200002e0

08000e4c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e4c:	e7fe      	b.n	8000e4c <ADC1_COMP_IRQHandler>
	...

08000e50 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e8c <HAL_Init+0x3c>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <HAL_Init+0x3c>)
 8000e62:	2180      	movs	r1, #128	@ 0x80
 8000e64:	0049      	lsls	r1, r1, #1
 8000e66:	430a      	orrs	r2, r1
 8000e68:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f000 f810 	bl	8000e90 <HAL_InitTick>
 8000e70:	1e03      	subs	r3, r0, #0
 8000e72:	d003      	beq.n	8000e7c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e74:	1dfb      	adds	r3, r7, #7
 8000e76:	2201      	movs	r2, #1
 8000e78:	701a      	strb	r2, [r3, #0]
 8000e7a:	e001      	b.n	8000e80 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e7c:	f7ff fec6 	bl	8000c0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e80:	1dfb      	adds	r3, r7, #7
 8000e82:	781b      	ldrb	r3, [r3, #0]
}
 8000e84:	0018      	movs	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b002      	add	sp, #8
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40022000 	.word	0x40022000

08000e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e98:	230f      	movs	r3, #15
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f18 <HAL_InitTick+0x88>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d02b      	beq.n	8000f00 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f1c <HAL_InitTick+0x8c>)
 8000eaa:	681c      	ldr	r4, [r3, #0]
 8000eac:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <HAL_InitTick+0x88>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	0019      	movs	r1, r3
 8000eb2:	23fa      	movs	r3, #250	@ 0xfa
 8000eb4:	0098      	lsls	r0, r3, #2
 8000eb6:	f7ff f937 	bl	8000128 <__udivsi3>
 8000eba:	0003      	movs	r3, r0
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	0020      	movs	r0, r4
 8000ec0:	f7ff f932 	bl	8000128 <__udivsi3>
 8000ec4:	0003      	movs	r3, r0
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f000 f913 	bl	80010f2 <HAL_SYSTICK_Config>
 8000ecc:	1e03      	subs	r3, r0, #0
 8000ece:	d112      	bne.n	8000ef6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d80a      	bhi.n	8000eec <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	2301      	movs	r3, #1
 8000eda:	425b      	negs	r3, r3
 8000edc:	2200      	movs	r2, #0
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f000 f8f2 	bl	80010c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f20 <HAL_InitTick+0x90>)
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	e00d      	b.n	8000f08 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000eec:	230f      	movs	r3, #15
 8000eee:	18fb      	adds	r3, r7, r3
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	701a      	strb	r2, [r3, #0]
 8000ef4:	e008      	b.n	8000f08 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ef6:	230f      	movs	r3, #15
 8000ef8:	18fb      	adds	r3, r7, r3
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
 8000efe:	e003      	b.n	8000f08 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f00:	230f      	movs	r3, #15
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f08:	230f      	movs	r3, #15
 8000f0a:	18fb      	adds	r3, r7, r3
 8000f0c:	781b      	ldrb	r3, [r3, #0]
}
 8000f0e:	0018      	movs	r0, r3
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b005      	add	sp, #20
 8000f14:	bd90      	pop	{r4, r7, pc}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000004 	.word	0x20000004

08000f24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <HAL_IncTick+0x1c>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	001a      	movs	r2, r3
 8000f2e:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <HAL_IncTick+0x20>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	18d2      	adds	r2, r2, r3
 8000f34:	4b03      	ldr	r3, [pc, #12]	@ (8000f44 <HAL_IncTick+0x20>)
 8000f36:	601a      	str	r2, [r3, #0]
}
 8000f38:	46c0      	nop			@ (mov r8, r8)
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	46c0      	nop			@ (mov r8, r8)
 8000f40:	20000008 	.word	0x20000008
 8000f44:	20000194 	.word	0x20000194

08000f48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f4c:	4b02      	ldr	r3, [pc, #8]	@ (8000f58 <HAL_GetTick+0x10>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
}
 8000f50:	0018      	movs	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	46c0      	nop			@ (mov r8, r8)
 8000f58:	20000194 	.word	0x20000194

08000f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f64:	f7ff fff0 	bl	8000f48 <HAL_GetTick>
 8000f68:	0003      	movs	r3, r0
 8000f6a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	3301      	adds	r3, #1
 8000f74:	d005      	beq.n	8000f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f76:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa0 <HAL_Delay+0x44>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	001a      	movs	r2, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	189b      	adds	r3, r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f82:	46c0      	nop			@ (mov r8, r8)
 8000f84:	f7ff ffe0 	bl	8000f48 <HAL_GetTick>
 8000f88:	0002      	movs	r2, r0
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d8f7      	bhi.n	8000f84 <HAL_Delay+0x28>
  {
  }
}
 8000f94:	46c0      	nop			@ (mov r8, r8)
 8000f96:	46c0      	nop			@ (mov r8, r8)
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	b004      	add	sp, #16
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	46c0      	nop			@ (mov r8, r8)
 8000fa0:	20000008 	.word	0x20000008

08000fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	0002      	movs	r2, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fb2:	1dfb      	adds	r3, r7, #7
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fb8:	d828      	bhi.n	800100c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fba:	4a2f      	ldr	r2, [pc, #188]	@ (8001078 <__NVIC_SetPriority+0xd4>)
 8000fbc:	1dfb      	adds	r3, r7, #7
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	089b      	lsrs	r3, r3, #2
 8000fc4:	33c0      	adds	r3, #192	@ 0xc0
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	589b      	ldr	r3, [r3, r2]
 8000fca:	1dfa      	adds	r2, r7, #7
 8000fcc:	7812      	ldrb	r2, [r2, #0]
 8000fce:	0011      	movs	r1, r2
 8000fd0:	2203      	movs	r2, #3
 8000fd2:	400a      	ands	r2, r1
 8000fd4:	00d2      	lsls	r2, r2, #3
 8000fd6:	21ff      	movs	r1, #255	@ 0xff
 8000fd8:	4091      	lsls	r1, r2
 8000fda:	000a      	movs	r2, r1
 8000fdc:	43d2      	mvns	r2, r2
 8000fde:	401a      	ands	r2, r3
 8000fe0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	019b      	lsls	r3, r3, #6
 8000fe6:	22ff      	movs	r2, #255	@ 0xff
 8000fe8:	401a      	ands	r2, r3
 8000fea:	1dfb      	adds	r3, r7, #7
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	0018      	movs	r0, r3
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	4003      	ands	r3, r0
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff8:	481f      	ldr	r0, [pc, #124]	@ (8001078 <__NVIC_SetPriority+0xd4>)
 8000ffa:	1dfb      	adds	r3, r7, #7
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	089b      	lsrs	r3, r3, #2
 8001002:	430a      	orrs	r2, r1
 8001004:	33c0      	adds	r3, #192	@ 0xc0
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800100a:	e031      	b.n	8001070 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800100c:	4a1b      	ldr	r2, [pc, #108]	@ (800107c <__NVIC_SetPriority+0xd8>)
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	0019      	movs	r1, r3
 8001014:	230f      	movs	r3, #15
 8001016:	400b      	ands	r3, r1
 8001018:	3b08      	subs	r3, #8
 800101a:	089b      	lsrs	r3, r3, #2
 800101c:	3306      	adds	r3, #6
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	18d3      	adds	r3, r2, r3
 8001022:	3304      	adds	r3, #4
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	1dfa      	adds	r2, r7, #7
 8001028:	7812      	ldrb	r2, [r2, #0]
 800102a:	0011      	movs	r1, r2
 800102c:	2203      	movs	r2, #3
 800102e:	400a      	ands	r2, r1
 8001030:	00d2      	lsls	r2, r2, #3
 8001032:	21ff      	movs	r1, #255	@ 0xff
 8001034:	4091      	lsls	r1, r2
 8001036:	000a      	movs	r2, r1
 8001038:	43d2      	mvns	r2, r2
 800103a:	401a      	ands	r2, r3
 800103c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	019b      	lsls	r3, r3, #6
 8001042:	22ff      	movs	r2, #255	@ 0xff
 8001044:	401a      	ands	r2, r3
 8001046:	1dfb      	adds	r3, r7, #7
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	0018      	movs	r0, r3
 800104c:	2303      	movs	r3, #3
 800104e:	4003      	ands	r3, r0
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001054:	4809      	ldr	r0, [pc, #36]	@ (800107c <__NVIC_SetPriority+0xd8>)
 8001056:	1dfb      	adds	r3, r7, #7
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	001c      	movs	r4, r3
 800105c:	230f      	movs	r3, #15
 800105e:	4023      	ands	r3, r4
 8001060:	3b08      	subs	r3, #8
 8001062:	089b      	lsrs	r3, r3, #2
 8001064:	430a      	orrs	r2, r1
 8001066:	3306      	adds	r3, #6
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	18c3      	adds	r3, r0, r3
 800106c:	3304      	adds	r3, #4
 800106e:	601a      	str	r2, [r3, #0]
}
 8001070:	46c0      	nop			@ (mov r8, r8)
 8001072:	46bd      	mov	sp, r7
 8001074:	b003      	add	sp, #12
 8001076:	bd90      	pop	{r4, r7, pc}
 8001078:	e000e100 	.word	0xe000e100
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	1e5a      	subs	r2, r3, #1
 800108c:	2380      	movs	r3, #128	@ 0x80
 800108e:	045b      	lsls	r3, r3, #17
 8001090:	429a      	cmp	r2, r3
 8001092:	d301      	bcc.n	8001098 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001094:	2301      	movs	r3, #1
 8001096:	e010      	b.n	80010ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <SysTick_Config+0x44>)
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	3a01      	subs	r2, #1
 800109e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010a0:	2301      	movs	r3, #1
 80010a2:	425b      	negs	r3, r3
 80010a4:	2103      	movs	r1, #3
 80010a6:	0018      	movs	r0, r3
 80010a8:	f7ff ff7c 	bl	8000fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <SysTick_Config+0x44>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010b2:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <SysTick_Config+0x44>)
 80010b4:	2207      	movs	r2, #7
 80010b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	0018      	movs	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	b002      	add	sp, #8
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	e000e010 	.word	0xe000e010

080010c8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	210f      	movs	r1, #15
 80010d4:	187b      	adds	r3, r7, r1
 80010d6:	1c02      	adds	r2, r0, #0
 80010d8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	187b      	adds	r3, r7, r1
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	b25b      	sxtb	r3, r3
 80010e2:	0011      	movs	r1, r2
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff ff5d 	bl	8000fa4 <__NVIC_SetPriority>
}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b004      	add	sp, #16
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	0018      	movs	r0, r3
 80010fe:	f7ff ffbf 	bl	8001080 <SysTick_Config>
 8001102:	0003      	movs	r3, r0
}
 8001104:	0018      	movs	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bd80      	pop	{r7, pc}

0800110c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800111a:	e147      	b.n	80013ac <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2101      	movs	r1, #1
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	4091      	lsls	r1, r2
 8001126:	000a      	movs	r2, r1
 8001128:	4013      	ands	r3, r2
 800112a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d100      	bne.n	8001134 <HAL_GPIO_Init+0x28>
 8001132:	e138      	b.n	80013a6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2203      	movs	r2, #3
 800113a:	4013      	ands	r3, r2
 800113c:	2b01      	cmp	r3, #1
 800113e:	d005      	beq.n	800114c <HAL_GPIO_Init+0x40>
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2203      	movs	r2, #3
 8001146:	4013      	ands	r3, r2
 8001148:	2b02      	cmp	r3, #2
 800114a:	d130      	bne.n	80011ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	2203      	movs	r2, #3
 8001158:	409a      	lsls	r2, r3
 800115a:	0013      	movs	r3, r2
 800115c:	43da      	mvns	r2, r3
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	4013      	ands	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	68da      	ldr	r2, [r3, #12]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	409a      	lsls	r2, r3
 800116e:	0013      	movs	r3, r2
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4313      	orrs	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001182:	2201      	movs	r2, #1
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	409a      	lsls	r2, r3
 8001188:	0013      	movs	r3, r2
 800118a:	43da      	mvns	r2, r3
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	4013      	ands	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	091b      	lsrs	r3, r3, #4
 8001198:	2201      	movs	r2, #1
 800119a:	401a      	ands	r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	409a      	lsls	r2, r3
 80011a0:	0013      	movs	r3, r2
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2203      	movs	r2, #3
 80011b4:	4013      	ands	r3, r2
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d017      	beq.n	80011ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	2203      	movs	r2, #3
 80011c6:	409a      	lsls	r2, r3
 80011c8:	0013      	movs	r3, r2
 80011ca:	43da      	mvns	r2, r3
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4013      	ands	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	689a      	ldr	r2, [r3, #8]
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	409a      	lsls	r2, r3
 80011dc:	0013      	movs	r3, r2
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	2203      	movs	r2, #3
 80011f0:	4013      	ands	r3, r2
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d123      	bne.n	800123e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	08da      	lsrs	r2, r3, #3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3208      	adds	r2, #8
 80011fe:	0092      	lsls	r2, r2, #2
 8001200:	58d3      	ldr	r3, [r2, r3]
 8001202:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	2207      	movs	r2, #7
 8001208:	4013      	ands	r3, r2
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	220f      	movs	r2, #15
 800120e:	409a      	lsls	r2, r3
 8001210:	0013      	movs	r3, r2
 8001212:	43da      	mvns	r2, r3
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	691a      	ldr	r2, [r3, #16]
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	2107      	movs	r1, #7
 8001222:	400b      	ands	r3, r1
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	409a      	lsls	r2, r3
 8001228:	0013      	movs	r3, r2
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	08da      	lsrs	r2, r3, #3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3208      	adds	r2, #8
 8001238:	0092      	lsls	r2, r2, #2
 800123a:	6939      	ldr	r1, [r7, #16]
 800123c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	2203      	movs	r2, #3
 800124a:	409a      	lsls	r2, r3
 800124c:	0013      	movs	r3, r2
 800124e:	43da      	mvns	r2, r3
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	4013      	ands	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	2203      	movs	r2, #3
 800125c:	401a      	ands	r2, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	409a      	lsls	r2, r3
 8001264:	0013      	movs	r3, r2
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	4313      	orrs	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	23c0      	movs	r3, #192	@ 0xc0
 8001278:	029b      	lsls	r3, r3, #10
 800127a:	4013      	ands	r3, r2
 800127c:	d100      	bne.n	8001280 <HAL_GPIO_Init+0x174>
 800127e:	e092      	b.n	80013a6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001280:	4a50      	ldr	r2, [pc, #320]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	089b      	lsrs	r3, r3, #2
 8001286:	3318      	adds	r3, #24
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	589b      	ldr	r3, [r3, r2]
 800128c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	2203      	movs	r2, #3
 8001292:	4013      	ands	r3, r2
 8001294:	00db      	lsls	r3, r3, #3
 8001296:	220f      	movs	r2, #15
 8001298:	409a      	lsls	r2, r3
 800129a:	0013      	movs	r3, r2
 800129c:	43da      	mvns	r2, r3
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	4013      	ands	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	23a0      	movs	r3, #160	@ 0xa0
 80012a8:	05db      	lsls	r3, r3, #23
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d013      	beq.n	80012d6 <HAL_GPIO_Init+0x1ca>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a45      	ldr	r2, [pc, #276]	@ (80013c8 <HAL_GPIO_Init+0x2bc>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00d      	beq.n	80012d2 <HAL_GPIO_Init+0x1c6>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a44      	ldr	r2, [pc, #272]	@ (80013cc <HAL_GPIO_Init+0x2c0>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d007      	beq.n	80012ce <HAL_GPIO_Init+0x1c2>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a43      	ldr	r2, [pc, #268]	@ (80013d0 <HAL_GPIO_Init+0x2c4>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d101      	bne.n	80012ca <HAL_GPIO_Init+0x1be>
 80012c6:	2303      	movs	r3, #3
 80012c8:	e006      	b.n	80012d8 <HAL_GPIO_Init+0x1cc>
 80012ca:	2305      	movs	r3, #5
 80012cc:	e004      	b.n	80012d8 <HAL_GPIO_Init+0x1cc>
 80012ce:	2302      	movs	r3, #2
 80012d0:	e002      	b.n	80012d8 <HAL_GPIO_Init+0x1cc>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <HAL_GPIO_Init+0x1cc>
 80012d6:	2300      	movs	r3, #0
 80012d8:	697a      	ldr	r2, [r7, #20]
 80012da:	2103      	movs	r1, #3
 80012dc:	400a      	ands	r2, r1
 80012de:	00d2      	lsls	r2, r2, #3
 80012e0:	4093      	lsls	r3, r2
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80012e8:	4936      	ldr	r1, [pc, #216]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	3318      	adds	r3, #24
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012f6:	4b33      	ldr	r3, [pc, #204]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	43da      	mvns	r2, r3
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	4013      	ands	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	035b      	lsls	r3, r3, #13
 800130e:	4013      	ands	r3, r2
 8001310:	d003      	beq.n	800131a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4313      	orrs	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800131a:	4b2a      	ldr	r3, [pc, #168]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001320:	4b28      	ldr	r3, [pc, #160]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	43da      	mvns	r2, r3
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4013      	ands	r3, r2
 800132e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685a      	ldr	r2, [r3, #4]
 8001334:	2380      	movs	r3, #128	@ 0x80
 8001336:	039b      	lsls	r3, r3, #14
 8001338:	4013      	ands	r3, r2
 800133a:	d003      	beq.n	8001344 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	4313      	orrs	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001344:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800134a:	4a1e      	ldr	r2, [pc, #120]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 800134c:	2384      	movs	r3, #132	@ 0x84
 800134e:	58d3      	ldr	r3, [r2, r3]
 8001350:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	43da      	mvns	r2, r3
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	4013      	ands	r3, r2
 800135a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685a      	ldr	r2, [r3, #4]
 8001360:	2380      	movs	r3, #128	@ 0x80
 8001362:	029b      	lsls	r3, r3, #10
 8001364:	4013      	ands	r3, r2
 8001366:	d003      	beq.n	8001370 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001370:	4914      	ldr	r1, [pc, #80]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 8001372:	2284      	movs	r2, #132	@ 0x84
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001378:	4a12      	ldr	r2, [pc, #72]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 800137a:	2380      	movs	r3, #128	@ 0x80
 800137c:	58d3      	ldr	r3, [r2, r3]
 800137e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	43da      	mvns	r2, r3
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4013      	ands	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	2380      	movs	r3, #128	@ 0x80
 8001390:	025b      	lsls	r3, r3, #9
 8001392:	4013      	ands	r3, r2
 8001394:	d003      	beq.n	800139e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4313      	orrs	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800139e:	4909      	ldr	r1, [pc, #36]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 80013a0:	2280      	movs	r2, #128	@ 0x80
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	3301      	adds	r3, #1
 80013aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	40da      	lsrs	r2, r3
 80013b4:	1e13      	subs	r3, r2, #0
 80013b6:	d000      	beq.n	80013ba <HAL_GPIO_Init+0x2ae>
 80013b8:	e6b0      	b.n	800111c <HAL_GPIO_Init+0x10>
  }
}
 80013ba:	46c0      	nop			@ (mov r8, r8)
 80013bc:	46c0      	nop			@ (mov r8, r8)
 80013be:	46bd      	mov	sp, r7
 80013c0:	b006      	add	sp, #24
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40021800 	.word	0x40021800
 80013c8:	50000400 	.word	0x50000400
 80013cc:	50000800 	.word	0x50000800
 80013d0:	50000c00 	.word	0x50000c00

080013d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	000a      	movs	r2, r1
 80013de:	1cbb      	adds	r3, r7, #2
 80013e0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	691b      	ldr	r3, [r3, #16]
 80013e6:	1cba      	adds	r2, r7, #2
 80013e8:	8812      	ldrh	r2, [r2, #0]
 80013ea:	4013      	ands	r3, r2
 80013ec:	d004      	beq.n	80013f8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80013ee:	230f      	movs	r3, #15
 80013f0:	18fb      	adds	r3, r7, r3
 80013f2:	2201      	movs	r2, #1
 80013f4:	701a      	strb	r2, [r3, #0]
 80013f6:	e003      	b.n	8001400 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013f8:	230f      	movs	r3, #15
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	2200      	movs	r2, #0
 80013fe:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001400:	230f      	movs	r3, #15
 8001402:	18fb      	adds	r3, r7, r3
 8001404:	781b      	ldrb	r3, [r3, #0]
}
 8001406:	0018      	movs	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	b004      	add	sp, #16
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
 8001416:	0008      	movs	r0, r1
 8001418:	0011      	movs	r1, r2
 800141a:	1cbb      	adds	r3, r7, #2
 800141c:	1c02      	adds	r2, r0, #0
 800141e:	801a      	strh	r2, [r3, #0]
 8001420:	1c7b      	adds	r3, r7, #1
 8001422:	1c0a      	adds	r2, r1, #0
 8001424:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001426:	1c7b      	adds	r3, r7, #1
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d004      	beq.n	8001438 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800142e:	1cbb      	adds	r3, r7, #2
 8001430:	881a      	ldrh	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001436:	e003      	b.n	8001440 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001438:	1cbb      	adds	r3, r7, #2
 800143a:	881a      	ldrh	r2, [r3, #0]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001440:	46c0      	nop			@ (mov r8, r8)
 8001442:	46bd      	mov	sp, r7
 8001444:	b002      	add	sp, #8
 8001446:	bd80      	pop	{r7, pc}

08001448 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001450:	4b19      	ldr	r3, [pc, #100]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a19      	ldr	r2, [pc, #100]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001456:	4013      	ands	r3, r2
 8001458:	0019      	movs	r1, r3
 800145a:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	430a      	orrs	r2, r1
 8001460:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	2380      	movs	r3, #128	@ 0x80
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	429a      	cmp	r2, r3
 800146a:	d11f      	bne.n	80014ac <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800146c:	4b14      	ldr	r3, [pc, #80]	@ (80014c0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	0013      	movs	r3, r2
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	189b      	adds	r3, r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	4912      	ldr	r1, [pc, #72]	@ (80014c4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800147a:	0018      	movs	r0, r3
 800147c:	f7fe fe54 	bl	8000128 <__udivsi3>
 8001480:	0003      	movs	r3, r0
 8001482:	3301      	adds	r3, #1
 8001484:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001486:	e008      	b.n	800149a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	3b01      	subs	r3, #1
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	e001      	b.n	800149a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e009      	b.n	80014ae <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800149a:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800149c:	695a      	ldr	r2, [r3, #20]
 800149e:	2380      	movs	r3, #128	@ 0x80
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	401a      	ands	r2, r3
 80014a4:	2380      	movs	r3, #128	@ 0x80
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d0ed      	beq.n	8001488 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	0018      	movs	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	b004      	add	sp, #16
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	46c0      	nop			@ (mov r8, r8)
 80014b8:	40007000 	.word	0x40007000
 80014bc:	fffff9ff 	.word	0xfffff9ff
 80014c0:	20000000 	.word	0x20000000
 80014c4:	000f4240 	.word	0x000f4240

080014c8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80014cc:	4b03      	ldr	r3, [pc, #12]	@ (80014dc <LL_RCC_GetAPB1Prescaler+0x14>)
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	23e0      	movs	r3, #224	@ 0xe0
 80014d2:	01db      	lsls	r3, r3, #7
 80014d4:	4013      	ands	r3, r2
}
 80014d6:	0018      	movs	r0, r3
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40021000 	.word	0x40021000

080014e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b088      	sub	sp, #32
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e2fe      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2201      	movs	r2, #1
 80014f8:	4013      	ands	r3, r2
 80014fa:	d100      	bne.n	80014fe <HAL_RCC_OscConfig+0x1e>
 80014fc:	e07c      	b.n	80015f8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014fe:	4bc3      	ldr	r3, [pc, #780]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	2238      	movs	r2, #56	@ 0x38
 8001504:	4013      	ands	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001508:	4bc0      	ldr	r3, [pc, #768]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2203      	movs	r2, #3
 800150e:	4013      	ands	r3, r2
 8001510:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	2b10      	cmp	r3, #16
 8001516:	d102      	bne.n	800151e <HAL_RCC_OscConfig+0x3e>
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	2b03      	cmp	r3, #3
 800151c:	d002      	beq.n	8001524 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	2b08      	cmp	r3, #8
 8001522:	d10b      	bne.n	800153c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001524:	4bb9      	ldr	r3, [pc, #740]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	2380      	movs	r3, #128	@ 0x80
 800152a:	029b      	lsls	r3, r3, #10
 800152c:	4013      	ands	r3, r2
 800152e:	d062      	beq.n	80015f6 <HAL_RCC_OscConfig+0x116>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d15e      	bne.n	80015f6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e2d9      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685a      	ldr	r2, [r3, #4]
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	025b      	lsls	r3, r3, #9
 8001544:	429a      	cmp	r2, r3
 8001546:	d107      	bne.n	8001558 <HAL_RCC_OscConfig+0x78>
 8001548:	4bb0      	ldr	r3, [pc, #704]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4baf      	ldr	r3, [pc, #700]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800154e:	2180      	movs	r1, #128	@ 0x80
 8001550:	0249      	lsls	r1, r1, #9
 8001552:	430a      	orrs	r2, r1
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	e020      	b.n	800159a <HAL_RCC_OscConfig+0xba>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	23a0      	movs	r3, #160	@ 0xa0
 800155e:	02db      	lsls	r3, r3, #11
 8001560:	429a      	cmp	r2, r3
 8001562:	d10e      	bne.n	8001582 <HAL_RCC_OscConfig+0xa2>
 8001564:	4ba9      	ldr	r3, [pc, #676]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	4ba8      	ldr	r3, [pc, #672]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800156a:	2180      	movs	r1, #128	@ 0x80
 800156c:	02c9      	lsls	r1, r1, #11
 800156e:	430a      	orrs	r2, r1
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	4ba6      	ldr	r3, [pc, #664]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	4ba5      	ldr	r3, [pc, #660]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001578:	2180      	movs	r1, #128	@ 0x80
 800157a:	0249      	lsls	r1, r1, #9
 800157c:	430a      	orrs	r2, r1
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	e00b      	b.n	800159a <HAL_RCC_OscConfig+0xba>
 8001582:	4ba2      	ldr	r3, [pc, #648]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4ba1      	ldr	r3, [pc, #644]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001588:	49a1      	ldr	r1, [pc, #644]	@ (8001810 <HAL_RCC_OscConfig+0x330>)
 800158a:	400a      	ands	r2, r1
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	4b9f      	ldr	r3, [pc, #636]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4b9e      	ldr	r3, [pc, #632]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001594:	499f      	ldr	r1, [pc, #636]	@ (8001814 <HAL_RCC_OscConfig+0x334>)
 8001596:	400a      	ands	r2, r1
 8001598:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d014      	beq.n	80015cc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a2:	f7ff fcd1 	bl	8000f48 <HAL_GetTick>
 80015a6:	0003      	movs	r3, r0
 80015a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ac:	f7ff fccc 	bl	8000f48 <HAL_GetTick>
 80015b0:	0002      	movs	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b64      	cmp	r3, #100	@ 0x64
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e298      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015be:	4b93      	ldr	r3, [pc, #588]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	2380      	movs	r3, #128	@ 0x80
 80015c4:	029b      	lsls	r3, r3, #10
 80015c6:	4013      	ands	r3, r2
 80015c8:	d0f0      	beq.n	80015ac <HAL_RCC_OscConfig+0xcc>
 80015ca:	e015      	b.n	80015f8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015cc:	f7ff fcbc 	bl	8000f48 <HAL_GetTick>
 80015d0:	0003      	movs	r3, r0
 80015d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015d4:	e008      	b.n	80015e8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d6:	f7ff fcb7 	bl	8000f48 <HAL_GetTick>
 80015da:	0002      	movs	r2, r0
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2b64      	cmp	r3, #100	@ 0x64
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e283      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015e8:	4b88      	ldr	r3, [pc, #544]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	2380      	movs	r3, #128	@ 0x80
 80015ee:	029b      	lsls	r3, r3, #10
 80015f0:	4013      	ands	r3, r2
 80015f2:	d1f0      	bne.n	80015d6 <HAL_RCC_OscConfig+0xf6>
 80015f4:	e000      	b.n	80015f8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015f6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2202      	movs	r2, #2
 80015fe:	4013      	ands	r3, r2
 8001600:	d100      	bne.n	8001604 <HAL_RCC_OscConfig+0x124>
 8001602:	e099      	b.n	8001738 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001604:	4b81      	ldr	r3, [pc, #516]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	2238      	movs	r2, #56	@ 0x38
 800160a:	4013      	ands	r3, r2
 800160c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800160e:	4b7f      	ldr	r3, [pc, #508]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	2203      	movs	r2, #3
 8001614:	4013      	ands	r3, r2
 8001616:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2b10      	cmp	r3, #16
 800161c:	d102      	bne.n	8001624 <HAL_RCC_OscConfig+0x144>
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d002      	beq.n	800162a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d135      	bne.n	8001696 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800162a:	4b78      	ldr	r3, [pc, #480]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	@ 0x80
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	4013      	ands	r3, r2
 8001634:	d005      	beq.n	8001642 <HAL_RCC_OscConfig+0x162>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e256      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001642:	4b72      	ldr	r3, [pc, #456]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	4a74      	ldr	r2, [pc, #464]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001648:	4013      	ands	r3, r2
 800164a:	0019      	movs	r1, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	695b      	ldr	r3, [r3, #20]
 8001650:	021a      	lsls	r2, r3, #8
 8001652:	4b6e      	ldr	r3, [pc, #440]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001654:	430a      	orrs	r2, r1
 8001656:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d112      	bne.n	8001684 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800165e:	4b6b      	ldr	r3, [pc, #428]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a6e      	ldr	r2, [pc, #440]	@ (800181c <HAL_RCC_OscConfig+0x33c>)
 8001664:	4013      	ands	r3, r2
 8001666:	0019      	movs	r1, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	4b67      	ldr	r3, [pc, #412]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800166e:	430a      	orrs	r2, r1
 8001670:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001672:	4b66      	ldr	r3, [pc, #408]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	0adb      	lsrs	r3, r3, #11
 8001678:	2207      	movs	r2, #7
 800167a:	4013      	ands	r3, r2
 800167c:	4a68      	ldr	r2, [pc, #416]	@ (8001820 <HAL_RCC_OscConfig+0x340>)
 800167e:	40da      	lsrs	r2, r3
 8001680:	4b68      	ldr	r3, [pc, #416]	@ (8001824 <HAL_RCC_OscConfig+0x344>)
 8001682:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001684:	4b68      	ldr	r3, [pc, #416]	@ (8001828 <HAL_RCC_OscConfig+0x348>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	0018      	movs	r0, r3
 800168a:	f7ff fc01 	bl	8000e90 <HAL_InitTick>
 800168e:	1e03      	subs	r3, r0, #0
 8001690:	d051      	beq.n	8001736 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e22c      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d030      	beq.n	8001700 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800169e:	4b5b      	ldr	r3, [pc, #364]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a5e      	ldr	r2, [pc, #376]	@ (800181c <HAL_RCC_OscConfig+0x33c>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	0019      	movs	r1, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	691a      	ldr	r2, [r3, #16]
 80016ac:	4b57      	ldr	r3, [pc, #348]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80016ae:	430a      	orrs	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80016b2:	4b56      	ldr	r3, [pc, #344]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	4b55      	ldr	r3, [pc, #340]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80016b8:	2180      	movs	r1, #128	@ 0x80
 80016ba:	0049      	lsls	r1, r1, #1
 80016bc:	430a      	orrs	r2, r1
 80016be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c0:	f7ff fc42 	bl	8000f48 <HAL_GetTick>
 80016c4:	0003      	movs	r3, r0
 80016c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ca:	f7ff fc3d 	bl	8000f48 <HAL_GetTick>
 80016ce:	0002      	movs	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e209      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016dc:	4b4b      	ldr	r3, [pc, #300]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2380      	movs	r3, #128	@ 0x80
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	4013      	ands	r3, r2
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e8:	4b48      	ldr	r3, [pc, #288]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	4a4a      	ldr	r2, [pc, #296]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	0019      	movs	r1, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	021a      	lsls	r2, r3, #8
 80016f8:	4b44      	ldr	r3, [pc, #272]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80016fa:	430a      	orrs	r2, r1
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	e01b      	b.n	8001738 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001700:	4b42      	ldr	r3, [pc, #264]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	4b41      	ldr	r3, [pc, #260]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001706:	4949      	ldr	r1, [pc, #292]	@ (800182c <HAL_RCC_OscConfig+0x34c>)
 8001708:	400a      	ands	r2, r1
 800170a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170c:	f7ff fc1c 	bl	8000f48 <HAL_GetTick>
 8001710:	0003      	movs	r3, r0
 8001712:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001714:	e008      	b.n	8001728 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001716:	f7ff fc17 	bl	8000f48 <HAL_GetTick>
 800171a:	0002      	movs	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e1e3      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001728:	4b38      	ldr	r3, [pc, #224]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	2380      	movs	r3, #128	@ 0x80
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	4013      	ands	r3, r2
 8001732:	d1f0      	bne.n	8001716 <HAL_RCC_OscConfig+0x236>
 8001734:	e000      	b.n	8001738 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001736:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2208      	movs	r2, #8
 800173e:	4013      	ands	r3, r2
 8001740:	d047      	beq.n	80017d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001742:	4b32      	ldr	r3, [pc, #200]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2238      	movs	r2, #56	@ 0x38
 8001748:	4013      	ands	r3, r2
 800174a:	2b18      	cmp	r3, #24
 800174c:	d10a      	bne.n	8001764 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800174e:	4b2f      	ldr	r3, [pc, #188]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001752:	2202      	movs	r2, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d03c      	beq.n	80017d2 <HAL_RCC_OscConfig+0x2f2>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d138      	bne.n	80017d2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e1c5      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d019      	beq.n	80017a0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800176c:	4b27      	ldr	r3, [pc, #156]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 800176e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001770:	4b26      	ldr	r3, [pc, #152]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001772:	2101      	movs	r1, #1
 8001774:	430a      	orrs	r2, r1
 8001776:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001778:	f7ff fbe6 	bl	8000f48 <HAL_GetTick>
 800177c:	0003      	movs	r3, r0
 800177e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001782:	f7ff fbe1 	bl	8000f48 <HAL_GetTick>
 8001786:	0002      	movs	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e1ad      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001794:	4b1d      	ldr	r3, [pc, #116]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 8001796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001798:	2202      	movs	r2, #2
 800179a:	4013      	ands	r3, r2
 800179c:	d0f1      	beq.n	8001782 <HAL_RCC_OscConfig+0x2a2>
 800179e:	e018      	b.n	80017d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80017a0:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80017a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017a4:	4b19      	ldr	r3, [pc, #100]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80017a6:	2101      	movs	r1, #1
 80017a8:	438a      	bics	r2, r1
 80017aa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ac:	f7ff fbcc 	bl	8000f48 <HAL_GetTick>
 80017b0:	0003      	movs	r3, r0
 80017b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017b4:	e008      	b.n	80017c8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017b6:	f7ff fbc7 	bl	8000f48 <HAL_GetTick>
 80017ba:	0002      	movs	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e193      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017c8:	4b10      	ldr	r3, [pc, #64]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80017ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017cc:	2202      	movs	r2, #2
 80017ce:	4013      	ands	r3, r2
 80017d0:	d1f1      	bne.n	80017b6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2204      	movs	r2, #4
 80017d8:	4013      	ands	r3, r2
 80017da:	d100      	bne.n	80017de <HAL_RCC_OscConfig+0x2fe>
 80017dc:	e0c6      	b.n	800196c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017de:	231f      	movs	r3, #31
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017e6:	4b09      	ldr	r3, [pc, #36]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	2238      	movs	r2, #56	@ 0x38
 80017ec:	4013      	ands	r3, r2
 80017ee:	2b20      	cmp	r3, #32
 80017f0:	d11e      	bne.n	8001830 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80017f2:	4b06      	ldr	r3, [pc, #24]	@ (800180c <HAL_RCC_OscConfig+0x32c>)
 80017f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f6:	2202      	movs	r2, #2
 80017f8:	4013      	ands	r3, r2
 80017fa:	d100      	bne.n	80017fe <HAL_RCC_OscConfig+0x31e>
 80017fc:	e0b6      	b.n	800196c <HAL_RCC_OscConfig+0x48c>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d000      	beq.n	8001808 <HAL_RCC_OscConfig+0x328>
 8001806:	e0b1      	b.n	800196c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e171      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
 800180c:	40021000 	.word	0x40021000
 8001810:	fffeffff 	.word	0xfffeffff
 8001814:	fffbffff 	.word	0xfffbffff
 8001818:	ffff80ff 	.word	0xffff80ff
 800181c:	ffffc7ff 	.word	0xffffc7ff
 8001820:	00f42400 	.word	0x00f42400
 8001824:	20000000 	.word	0x20000000
 8001828:	20000004 	.word	0x20000004
 800182c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001830:	4bb1      	ldr	r3, [pc, #708]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001832:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001834:	2380      	movs	r3, #128	@ 0x80
 8001836:	055b      	lsls	r3, r3, #21
 8001838:	4013      	ands	r3, r2
 800183a:	d101      	bne.n	8001840 <HAL_RCC_OscConfig+0x360>
 800183c:	2301      	movs	r3, #1
 800183e:	e000      	b.n	8001842 <HAL_RCC_OscConfig+0x362>
 8001840:	2300      	movs	r3, #0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d011      	beq.n	800186a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001846:	4bac      	ldr	r3, [pc, #688]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001848:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800184a:	4bab      	ldr	r3, [pc, #684]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 800184c:	2180      	movs	r1, #128	@ 0x80
 800184e:	0549      	lsls	r1, r1, #21
 8001850:	430a      	orrs	r2, r1
 8001852:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001854:	4ba8      	ldr	r3, [pc, #672]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001856:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	055b      	lsls	r3, r3, #21
 800185c:	4013      	ands	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001862:	231f      	movs	r3, #31
 8001864:	18fb      	adds	r3, r7, r3
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800186a:	4ba4      	ldr	r3, [pc, #656]	@ (8001afc <HAL_RCC_OscConfig+0x61c>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	2380      	movs	r3, #128	@ 0x80
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	4013      	ands	r3, r2
 8001874:	d11a      	bne.n	80018ac <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001876:	4ba1      	ldr	r3, [pc, #644]	@ (8001afc <HAL_RCC_OscConfig+0x61c>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	4ba0      	ldr	r3, [pc, #640]	@ (8001afc <HAL_RCC_OscConfig+0x61c>)
 800187c:	2180      	movs	r1, #128	@ 0x80
 800187e:	0049      	lsls	r1, r1, #1
 8001880:	430a      	orrs	r2, r1
 8001882:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001884:	f7ff fb60 	bl	8000f48 <HAL_GetTick>
 8001888:	0003      	movs	r3, r0
 800188a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800188e:	f7ff fb5b 	bl	8000f48 <HAL_GetTick>
 8001892:	0002      	movs	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e127      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018a0:	4b96      	ldr	r3, [pc, #600]	@ (8001afc <HAL_RCC_OscConfig+0x61c>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	2380      	movs	r3, #128	@ 0x80
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	4013      	ands	r3, r2
 80018aa:	d0f0      	beq.n	800188e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d106      	bne.n	80018c2 <HAL_RCC_OscConfig+0x3e2>
 80018b4:	4b90      	ldr	r3, [pc, #576]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018b8:	4b8f      	ldr	r3, [pc, #572]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018ba:	2101      	movs	r1, #1
 80018bc:	430a      	orrs	r2, r1
 80018be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018c0:	e01c      	b.n	80018fc <HAL_RCC_OscConfig+0x41c>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b05      	cmp	r3, #5
 80018c8:	d10c      	bne.n	80018e4 <HAL_RCC_OscConfig+0x404>
 80018ca:	4b8b      	ldr	r3, [pc, #556]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018ce:	4b8a      	ldr	r3, [pc, #552]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018d0:	2104      	movs	r1, #4
 80018d2:	430a      	orrs	r2, r1
 80018d4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018d6:	4b88      	ldr	r3, [pc, #544]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018da:	4b87      	ldr	r3, [pc, #540]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018dc:	2101      	movs	r1, #1
 80018de:	430a      	orrs	r2, r1
 80018e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018e2:	e00b      	b.n	80018fc <HAL_RCC_OscConfig+0x41c>
 80018e4:	4b84      	ldr	r3, [pc, #528]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018e8:	4b83      	ldr	r3, [pc, #524]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018ea:	2101      	movs	r1, #1
 80018ec:	438a      	bics	r2, r1
 80018ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018f0:	4b81      	ldr	r3, [pc, #516]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018f4:	4b80      	ldr	r3, [pc, #512]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80018f6:	2104      	movs	r1, #4
 80018f8:	438a      	bics	r2, r1
 80018fa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d014      	beq.n	800192e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001904:	f7ff fb20 	bl	8000f48 <HAL_GetTick>
 8001908:	0003      	movs	r3, r0
 800190a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800190c:	e009      	b.n	8001922 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800190e:	f7ff fb1b 	bl	8000f48 <HAL_GetTick>
 8001912:	0002      	movs	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	4a79      	ldr	r2, [pc, #484]	@ (8001b00 <HAL_RCC_OscConfig+0x620>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e0e6      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001922:	4b75      	ldr	r3, [pc, #468]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001926:	2202      	movs	r2, #2
 8001928:	4013      	ands	r3, r2
 800192a:	d0f0      	beq.n	800190e <HAL_RCC_OscConfig+0x42e>
 800192c:	e013      	b.n	8001956 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800192e:	f7ff fb0b 	bl	8000f48 <HAL_GetTick>
 8001932:	0003      	movs	r3, r0
 8001934:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001936:	e009      	b.n	800194c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001938:	f7ff fb06 	bl	8000f48 <HAL_GetTick>
 800193c:	0002      	movs	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	4a6f      	ldr	r2, [pc, #444]	@ (8001b00 <HAL_RCC_OscConfig+0x620>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e0d1      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800194c:	4b6a      	ldr	r3, [pc, #424]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 800194e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001950:	2202      	movs	r2, #2
 8001952:	4013      	ands	r3, r2
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001956:	231f      	movs	r3, #31
 8001958:	18fb      	adds	r3, r7, r3
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d105      	bne.n	800196c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001960:	4b65      	ldr	r3, [pc, #404]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001962:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001964:	4b64      	ldr	r3, [pc, #400]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001966:	4967      	ldr	r1, [pc, #412]	@ (8001b04 <HAL_RCC_OscConfig+0x624>)
 8001968:	400a      	ands	r2, r1
 800196a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d100      	bne.n	8001976 <HAL_RCC_OscConfig+0x496>
 8001974:	e0bb      	b.n	8001aee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001976:	4b60      	ldr	r3, [pc, #384]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	2238      	movs	r2, #56	@ 0x38
 800197c:	4013      	ands	r3, r2
 800197e:	2b10      	cmp	r3, #16
 8001980:	d100      	bne.n	8001984 <HAL_RCC_OscConfig+0x4a4>
 8001982:	e07b      	b.n	8001a7c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	69db      	ldr	r3, [r3, #28]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d156      	bne.n	8001a3a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800198c:	4b5a      	ldr	r3, [pc, #360]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b59      	ldr	r3, [pc, #356]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001992:	495d      	ldr	r1, [pc, #372]	@ (8001b08 <HAL_RCC_OscConfig+0x628>)
 8001994:	400a      	ands	r2, r1
 8001996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001998:	f7ff fad6 	bl	8000f48 <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a2:	f7ff fad1 	bl	8000f48 <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e09d      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b4:	4b50      	ldr	r3, [pc, #320]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	049b      	lsls	r3, r3, #18
 80019bc:	4013      	ands	r3, r2
 80019be:	d1f0      	bne.n	80019a2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019c0:	4b4d      	ldr	r3, [pc, #308]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4a51      	ldr	r2, [pc, #324]	@ (8001b0c <HAL_RCC_OscConfig+0x62c>)
 80019c6:	4013      	ands	r3, r2
 80019c8:	0019      	movs	r1, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a1a      	ldr	r2, [r3, #32]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e0:	431a      	orrs	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019ec:	431a      	orrs	r2, r3
 80019ee:	4b42      	ldr	r3, [pc, #264]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80019f0:	430a      	orrs	r2, r1
 80019f2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f4:	4b40      	ldr	r3, [pc, #256]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b3f      	ldr	r3, [pc, #252]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 80019fa:	2180      	movs	r1, #128	@ 0x80
 80019fc:	0449      	lsls	r1, r1, #17
 80019fe:	430a      	orrs	r2, r1
 8001a00:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001a02:	4b3d      	ldr	r3, [pc, #244]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	4b3c      	ldr	r3, [pc, #240]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a08:	2180      	movs	r1, #128	@ 0x80
 8001a0a:	0549      	lsls	r1, r1, #21
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a10:	f7ff fa9a 	bl	8000f48 <HAL_GetTick>
 8001a14:	0003      	movs	r3, r0
 8001a16:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a1a:	f7ff fa95 	bl	8000f48 <HAL_GetTick>
 8001a1e:	0002      	movs	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e061      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2c:	4b32      	ldr	r3, [pc, #200]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	2380      	movs	r3, #128	@ 0x80
 8001a32:	049b      	lsls	r3, r3, #18
 8001a34:	4013      	ands	r3, r2
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x53a>
 8001a38:	e059      	b.n	8001aee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a40:	4931      	ldr	r1, [pc, #196]	@ (8001b08 <HAL_RCC_OscConfig+0x628>)
 8001a42:	400a      	ands	r2, r1
 8001a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a46:	f7ff fa7f 	bl	8000f48 <HAL_GetTick>
 8001a4a:	0003      	movs	r3, r0
 8001a4c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a50:	f7ff fa7a 	bl	8000f48 <HAL_GetTick>
 8001a54:	0002      	movs	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e046      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a62:	4b25      	ldr	r3, [pc, #148]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	2380      	movs	r3, #128	@ 0x80
 8001a68:	049b      	lsls	r3, r3, #18
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d1f0      	bne.n	8001a50 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a6e:	4b22      	ldr	r3, [pc, #136]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a70:	68da      	ldr	r2, [r3, #12]
 8001a72:	4b21      	ldr	r3, [pc, #132]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a74:	4926      	ldr	r1, [pc, #152]	@ (8001b10 <HAL_RCC_OscConfig+0x630>)
 8001a76:	400a      	ands	r2, r1
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	e038      	b.n	8001aee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e033      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001a88:	4b1b      	ldr	r3, [pc, #108]	@ (8001af8 <HAL_RCC_OscConfig+0x618>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	2203      	movs	r2, #3
 8001a92:	401a      	ands	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d126      	bne.n	8001aea <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	2270      	movs	r2, #112	@ 0x70
 8001aa0:	401a      	ands	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d11f      	bne.n	8001aea <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	23fe      	movs	r3, #254	@ 0xfe
 8001aae:	01db      	lsls	r3, r3, #7
 8001ab0:	401a      	ands	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d116      	bne.n	8001aea <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	23f8      	movs	r3, #248	@ 0xf8
 8001ac0:	039b      	lsls	r3, r3, #14
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d10e      	bne.n	8001aea <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	23e0      	movs	r3, #224	@ 0xe0
 8001ad0:	051b      	lsls	r3, r3, #20
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d106      	bne.n	8001aea <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	0f5b      	lsrs	r3, r3, #29
 8001ae0:	075a      	lsls	r2, r3, #29
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d001      	beq.n	8001aee <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e000      	b.n	8001af0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	0018      	movs	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b008      	add	sp, #32
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40021000 	.word	0x40021000
 8001afc:	40007000 	.word	0x40007000
 8001b00:	00001388 	.word	0x00001388
 8001b04:	efffffff 	.word	0xefffffff
 8001b08:	feffffff 	.word	0xfeffffff
 8001b0c:	11c1808c 	.word	0x11c1808c
 8001b10:	eefefffc 	.word	0xeefefffc

08001b14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d101      	bne.n	8001b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e0e9      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b28:	4b76      	ldr	r3, [pc, #472]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2207      	movs	r2, #7
 8001b2e:	4013      	ands	r3, r2
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d91e      	bls.n	8001b74 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b36:	4b73      	ldr	r3, [pc, #460]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2207      	movs	r2, #7
 8001b3c:	4393      	bics	r3, r2
 8001b3e:	0019      	movs	r1, r3
 8001b40:	4b70      	ldr	r3, [pc, #448]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b48:	f7ff f9fe 	bl	8000f48 <HAL_GetTick>
 8001b4c:	0003      	movs	r3, r0
 8001b4e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b50:	e009      	b.n	8001b66 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b52:	f7ff f9f9 	bl	8000f48 <HAL_GetTick>
 8001b56:	0002      	movs	r2, r0
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	4a6a      	ldr	r2, [pc, #424]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e0ca      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b66:	4b67      	ldr	r3, [pc, #412]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d1ee      	bne.n	8001b52 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2202      	movs	r2, #2
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d015      	beq.n	8001baa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2204      	movs	r2, #4
 8001b84:	4013      	ands	r3, r2
 8001b86:	d006      	beq.n	8001b96 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b88:	4b60      	ldr	r3, [pc, #384]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	4b5f      	ldr	r3, [pc, #380]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001b8e:	21e0      	movs	r1, #224	@ 0xe0
 8001b90:	01c9      	lsls	r1, r1, #7
 8001b92:	430a      	orrs	r2, r1
 8001b94:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b96:	4b5d      	ldr	r3, [pc, #372]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	4a5d      	ldr	r2, [pc, #372]	@ (8001d10 <HAL_RCC_ClockConfig+0x1fc>)
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	4b59      	ldr	r3, [pc, #356]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d057      	beq.n	8001c64 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d107      	bne.n	8001bcc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bbc:	4b53      	ldr	r3, [pc, #332]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	029b      	lsls	r3, r3, #10
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d12b      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e097      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d107      	bne.n	8001be4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bd4:	4b4d      	ldr	r3, [pc, #308]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2380      	movs	r3, #128	@ 0x80
 8001bda:	049b      	lsls	r3, r3, #18
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d11f      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e08b      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d107      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bec:	4b47      	ldr	r3, [pc, #284]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d113      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e07f      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b03      	cmp	r3, #3
 8001c02:	d106      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c04:	4b41      	ldr	r3, [pc, #260]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c08:	2202      	movs	r2, #2
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d108      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e074      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c12:	4b3e      	ldr	r3, [pc, #248]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c16:	2202      	movs	r2, #2
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d101      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e06d      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c20:	4b3a      	ldr	r3, [pc, #232]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	2207      	movs	r2, #7
 8001c26:	4393      	bics	r3, r2
 8001c28:	0019      	movs	r1, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685a      	ldr	r2, [r3, #4]
 8001c2e:	4b37      	ldr	r3, [pc, #220]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001c30:	430a      	orrs	r2, r1
 8001c32:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c34:	f7ff f988 	bl	8000f48 <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3c:	e009      	b.n	8001c52 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3e:	f7ff f983 	bl	8000f48 <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	4a2f      	ldr	r2, [pc, #188]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e054      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c52:	4b2e      	ldr	r3, [pc, #184]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	2238      	movs	r2, #56	@ 0x38
 8001c58:	401a      	ands	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d1ec      	bne.n	8001c3e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c64:	4b27      	ldr	r3, [pc, #156]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2207      	movs	r2, #7
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d21e      	bcs.n	8001cb0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c72:	4b24      	ldr	r3, [pc, #144]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2207      	movs	r2, #7
 8001c78:	4393      	bics	r3, r2
 8001c7a:	0019      	movs	r1, r3
 8001c7c:	4b21      	ldr	r3, [pc, #132]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c84:	f7ff f960 	bl	8000f48 <HAL_GetTick>
 8001c88:	0003      	movs	r3, r0
 8001c8a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c8c:	e009      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8e:	f7ff f95b 	bl	8000f48 <HAL_GetTick>
 8001c92:	0002      	movs	r2, r0
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	4a1b      	ldr	r2, [pc, #108]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f4>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e02c      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ca2:	4b18      	ldr	r3, [pc, #96]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2207      	movs	r2, #7
 8001ca8:	4013      	ands	r3, r2
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d1ee      	bne.n	8001c8e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2204      	movs	r2, #4
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d009      	beq.n	8001cce <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001cba:	4b14      	ldr	r3, [pc, #80]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	4a15      	ldr	r2, [pc, #84]	@ (8001d14 <HAL_RCC_ClockConfig+0x200>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68da      	ldr	r2, [r3, #12]
 8001cc8:	4b10      	ldr	r3, [pc, #64]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001cce:	f000 f829 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 8001cd2:	0001      	movs	r1, r0
 8001cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d0c <HAL_RCC_ClockConfig+0x1f8>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	0a1b      	lsrs	r3, r3, #8
 8001cda:	220f      	movs	r2, #15
 8001cdc:	401a      	ands	r2, r3
 8001cde:	4b0e      	ldr	r3, [pc, #56]	@ (8001d18 <HAL_RCC_ClockConfig+0x204>)
 8001ce0:	0092      	lsls	r2, r2, #2
 8001ce2:	58d3      	ldr	r3, [r2, r3]
 8001ce4:	221f      	movs	r2, #31
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	000a      	movs	r2, r1
 8001cea:	40da      	lsrs	r2, r3
 8001cec:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <HAL_RCC_ClockConfig+0x208>)
 8001cee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d20 <HAL_RCC_ClockConfig+0x20c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	f7ff f8cb 	bl	8000e90 <HAL_InitTick>
 8001cfa:	0003      	movs	r3, r0
}
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	b004      	add	sp, #16
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40022000 	.word	0x40022000
 8001d08:	00001388 	.word	0x00001388
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	fffff0ff 	.word	0xfffff0ff
 8001d14:	ffff8fff 	.word	0xffff8fff
 8001d18:	08003fac 	.word	0x08003fac
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	20000004 	.word	0x20000004

08001d24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d2a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	2238      	movs	r2, #56	@ 0x38
 8001d30:	4013      	ands	r3, r2
 8001d32:	d10f      	bne.n	8001d54 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d34:	4b39      	ldr	r3, [pc, #228]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	0adb      	lsrs	r3, r3, #11
 8001d3a:	2207      	movs	r2, #7
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2201      	movs	r2, #1
 8001d40:	409a      	lsls	r2, r3
 8001d42:	0013      	movs	r3, r2
 8001d44:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d46:	6839      	ldr	r1, [r7, #0]
 8001d48:	4835      	ldr	r0, [pc, #212]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d4a:	f7fe f9ed 	bl	8000128 <__udivsi3>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	e05d      	b.n	8001e10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d54:	4b31      	ldr	r3, [pc, #196]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2238      	movs	r2, #56	@ 0x38
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	2b08      	cmp	r3, #8
 8001d5e:	d102      	bne.n	8001d66 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d60:	4b30      	ldr	r3, [pc, #192]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d62:	613b      	str	r3, [r7, #16]
 8001d64:	e054      	b.n	8001e10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d66:	4b2d      	ldr	r3, [pc, #180]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2238      	movs	r2, #56	@ 0x38
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	2b10      	cmp	r3, #16
 8001d70:	d138      	bne.n	8001de4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d72:	4b2a      	ldr	r3, [pc, #168]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	2203      	movs	r2, #3
 8001d78:	4013      	ands	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d7c:	4b27      	ldr	r3, [pc, #156]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	2207      	movs	r2, #7
 8001d84:	4013      	ands	r3, r2
 8001d86:	3301      	adds	r3, #1
 8001d88:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2b03      	cmp	r3, #3
 8001d8e:	d10d      	bne.n	8001dac <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	4824      	ldr	r0, [pc, #144]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d94:	f7fe f9c8 	bl	8000128 <__udivsi3>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	227f      	movs	r2, #127	@ 0x7f
 8001da4:	4013      	ands	r3, r2
 8001da6:	434b      	muls	r3, r1
 8001da8:	617b      	str	r3, [r7, #20]
        break;
 8001daa:	e00d      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001dac:	68b9      	ldr	r1, [r7, #8]
 8001dae:	481c      	ldr	r0, [pc, #112]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001db0:	f7fe f9ba 	bl	8000128 <__udivsi3>
 8001db4:	0003      	movs	r3, r0
 8001db6:	0019      	movs	r1, r3
 8001db8:	4b18      	ldr	r3, [pc, #96]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	0a1b      	lsrs	r3, r3, #8
 8001dbe:	227f      	movs	r2, #127	@ 0x7f
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	434b      	muls	r3, r1
 8001dc4:	617b      	str	r3, [r7, #20]
        break;
 8001dc6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001dc8:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	0f5b      	lsrs	r3, r3, #29
 8001dce:	2207      	movs	r2, #7
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001dd6:	6879      	ldr	r1, [r7, #4]
 8001dd8:	6978      	ldr	r0, [r7, #20]
 8001dda:	f7fe f9a5 	bl	8000128 <__udivsi3>
 8001dde:	0003      	movs	r3, r0
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	e015      	b.n	8001e10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001de4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	2238      	movs	r2, #56	@ 0x38
 8001dea:	4013      	ands	r3, r2
 8001dec:	2b20      	cmp	r3, #32
 8001dee:	d103      	bne.n	8001df8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	e00b      	b.n	8001e10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001df8:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2238      	movs	r2, #56	@ 0x38
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b18      	cmp	r3, #24
 8001e02:	d103      	bne.n	8001e0c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e04:	23fa      	movs	r3, #250	@ 0xfa
 8001e06:	01db      	lsls	r3, r3, #7
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	e001      	b.n	8001e10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e10:	693b      	ldr	r3, [r7, #16]
}
 8001e12:	0018      	movs	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b006      	add	sp, #24
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			@ (mov r8, r8)
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	00f42400 	.word	0x00f42400
 8001e24:	007a1200 	.word	0x007a1200

08001e28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e2c:	4b02      	ldr	r3, [pc, #8]	@ (8001e38 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
}
 8001e30:	0018      	movs	r0, r3
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	46c0      	nop			@ (mov r8, r8)
 8001e38:	20000000 	.word	0x20000000

08001e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e3c:	b5b0      	push	{r4, r5, r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e40:	f7ff fff2 	bl	8001e28 <HAL_RCC_GetHCLKFreq>
 8001e44:	0004      	movs	r4, r0
 8001e46:	f7ff fb3f 	bl	80014c8 <LL_RCC_GetAPB1Prescaler>
 8001e4a:	0003      	movs	r3, r0
 8001e4c:	0b1a      	lsrs	r2, r3, #12
 8001e4e:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e50:	0092      	lsls	r2, r2, #2
 8001e52:	58d3      	ldr	r3, [r2, r3]
 8001e54:	221f      	movs	r2, #31
 8001e56:	4013      	ands	r3, r2
 8001e58:	40dc      	lsrs	r4, r3
 8001e5a:	0023      	movs	r3, r4
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bdb0      	pop	{r4, r5, r7, pc}
 8001e62:	46c0      	nop			@ (mov r8, r8)
 8001e64:	08003fec 	.word	0x08003fec

08001e68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e70:	2313      	movs	r3, #19
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	2200      	movs	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e78:	2312      	movs	r3, #18
 8001e7a:	18fb      	adds	r3, r7, r3
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	2380      	movs	r3, #128	@ 0x80
 8001e86:	029b      	lsls	r3, r3, #10
 8001e88:	4013      	ands	r3, r2
 8001e8a:	d100      	bne.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001e8c:	e0a3      	b.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e8e:	2011      	movs	r0, #17
 8001e90:	183b      	adds	r3, r7, r0
 8001e92:	2200      	movs	r2, #0
 8001e94:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e96:	4bc3      	ldr	r3, [pc, #780]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	055b      	lsls	r3, r3, #21
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d110      	bne.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ea2:	4bc0      	ldr	r3, [pc, #768]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ea6:	4bbf      	ldr	r3, [pc, #764]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea8:	2180      	movs	r1, #128	@ 0x80
 8001eaa:	0549      	lsls	r1, r1, #21
 8001eac:	430a      	orrs	r2, r1
 8001eae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001eb0:	4bbc      	ldr	r3, [pc, #752]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eb4:	2380      	movs	r3, #128	@ 0x80
 8001eb6:	055b      	lsls	r3, r3, #21
 8001eb8:	4013      	ands	r3, r2
 8001eba:	60bb      	str	r3, [r7, #8]
 8001ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ebe:	183b      	adds	r3, r7, r0
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ec4:	4bb8      	ldr	r3, [pc, #736]	@ (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	4bb7      	ldr	r3, [pc, #732]	@ (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eca:	2180      	movs	r1, #128	@ 0x80
 8001ecc:	0049      	lsls	r1, r1, #1
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ed2:	f7ff f839 	bl	8000f48 <HAL_GetTick>
 8001ed6:	0003      	movs	r3, r0
 8001ed8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001eda:	e00b      	b.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001edc:	f7ff f834 	bl	8000f48 <HAL_GetTick>
 8001ee0:	0002      	movs	r2, r0
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d904      	bls.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001eea:	2313      	movs	r3, #19
 8001eec:	18fb      	adds	r3, r7, r3
 8001eee:	2203      	movs	r2, #3
 8001ef0:	701a      	strb	r2, [r3, #0]
        break;
 8001ef2:	e005      	b.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ef4:	4bac      	ldr	r3, [pc, #688]	@ (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	2380      	movs	r3, #128	@ 0x80
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	4013      	ands	r3, r2
 8001efe:	d0ed      	beq.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001f00:	2313      	movs	r3, #19
 8001f02:	18fb      	adds	r3, r7, r3
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d154      	bne.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f0a:	4ba6      	ldr	r3, [pc, #664]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f0e:	23c0      	movs	r3, #192	@ 0xc0
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4013      	ands	r3, r2
 8001f14:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d019      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f20:	697a      	ldr	r2, [r7, #20]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d014      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f26:	4b9f      	ldr	r3, [pc, #636]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2a:	4aa0      	ldr	r2, [pc, #640]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f30:	4b9c      	ldr	r3, [pc, #624]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f34:	4b9b      	ldr	r3, [pc, #620]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f36:	2180      	movs	r1, #128	@ 0x80
 8001f38:	0249      	lsls	r1, r1, #9
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f3e:	4b99      	ldr	r3, [pc, #612]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f42:	4b98      	ldr	r3, [pc, #608]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f44:	499a      	ldr	r1, [pc, #616]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001f46:	400a      	ands	r2, r1
 8001f48:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f4a:	4b96      	ldr	r3, [pc, #600]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	2201      	movs	r2, #1
 8001f54:	4013      	ands	r3, r2
 8001f56:	d016      	beq.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f58:	f7fe fff6 	bl	8000f48 <HAL_GetTick>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f60:	e00c      	b.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f62:	f7fe fff1 	bl	8000f48 <HAL_GetTick>
 8001f66:	0002      	movs	r2, r0
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	4a91      	ldr	r2, [pc, #580]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d904      	bls.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f72:	2313      	movs	r3, #19
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	2203      	movs	r2, #3
 8001f78:	701a      	strb	r2, [r3, #0]
            break;
 8001f7a:	e004      	b.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f7c:	4b89      	ldr	r3, [pc, #548]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f80:	2202      	movs	r2, #2
 8001f82:	4013      	ands	r3, r2
 8001f84:	d0ed      	beq.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001f86:	2313      	movs	r3, #19
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10a      	bne.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f90:	4b84      	ldr	r3, [pc, #528]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f94:	4a85      	ldr	r2, [pc, #532]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	0019      	movs	r1, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f9e:	4b81      	ldr	r3, [pc, #516]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fa4:	e00c      	b.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fa6:	2312      	movs	r3, #18
 8001fa8:	18fb      	adds	r3, r7, r3
 8001faa:	2213      	movs	r2, #19
 8001fac:	18ba      	adds	r2, r7, r2
 8001fae:	7812      	ldrb	r2, [r2, #0]
 8001fb0:	701a      	strb	r2, [r3, #0]
 8001fb2:	e005      	b.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fb4:	2312      	movs	r3, #18
 8001fb6:	18fb      	adds	r3, r7, r3
 8001fb8:	2213      	movs	r2, #19
 8001fba:	18ba      	adds	r2, r7, r2
 8001fbc:	7812      	ldrb	r2, [r2, #0]
 8001fbe:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fc0:	2311      	movs	r3, #17
 8001fc2:	18fb      	adds	r3, r7, r3
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d105      	bne.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fca:	4b76      	ldr	r3, [pc, #472]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fce:	4b75      	ldr	r3, [pc, #468]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd0:	4979      	ldr	r1, [pc, #484]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001fd2:	400a      	ands	r2, r1
 8001fd4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d009      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fe0:	4b70      	ldr	r3, [pc, #448]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	4393      	bics	r3, r2
 8001fe8:	0019      	movs	r1, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	4b6d      	ldr	r3, [pc, #436]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d009      	beq.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ffe:	4b69      	ldr	r3, [pc, #420]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002002:	220c      	movs	r2, #12
 8002004:	4393      	bics	r3, r2
 8002006:	0019      	movs	r1, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	4b65      	ldr	r3, [pc, #404]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800200e:	430a      	orrs	r2, r1
 8002010:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2210      	movs	r2, #16
 8002018:	4013      	ands	r3, r2
 800201a:	d009      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800201c:	4b61      	ldr	r3, [pc, #388]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800201e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002020:	4a66      	ldr	r2, [pc, #408]	@ (80021bc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002022:	4013      	ands	r3, r2
 8002024:	0019      	movs	r1, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68da      	ldr	r2, [r3, #12]
 800202a:	4b5e      	ldr	r3, [pc, #376]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800202c:	430a      	orrs	r2, r1
 800202e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	2380      	movs	r3, #128	@ 0x80
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4013      	ands	r3, r2
 800203a:	d009      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800203c:	4b59      	ldr	r3, [pc, #356]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800203e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002040:	4a5f      	ldr	r2, [pc, #380]	@ (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002042:	4013      	ands	r3, r2
 8002044:	0019      	movs	r1, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	699a      	ldr	r2, [r3, #24]
 800204a:	4b56      	ldr	r3, [pc, #344]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800204c:	430a      	orrs	r2, r1
 800204e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	2380      	movs	r3, #128	@ 0x80
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	4013      	ands	r3, r2
 800205a:	d009      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800205c:	4b51      	ldr	r3, [pc, #324]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800205e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002060:	4a58      	ldr	r2, [pc, #352]	@ (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002062:	4013      	ands	r3, r2
 8002064:	0019      	movs	r1, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69da      	ldr	r2, [r3, #28]
 800206a:	4b4e      	ldr	r3, [pc, #312]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800206c:	430a      	orrs	r2, r1
 800206e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2220      	movs	r2, #32
 8002076:	4013      	ands	r3, r2
 8002078:	d009      	beq.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800207a:	4b4a      	ldr	r3, [pc, #296]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800207c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800207e:	4a52      	ldr	r2, [pc, #328]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002080:	4013      	ands	r3, r2
 8002082:	0019      	movs	r1, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	4b46      	ldr	r3, [pc, #280]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800208a:	430a      	orrs	r2, r1
 800208c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	2380      	movs	r3, #128	@ 0x80
 8002094:	01db      	lsls	r3, r3, #7
 8002096:	4013      	ands	r3, r2
 8002098:	d015      	beq.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800209a:	4b42      	ldr	r3, [pc, #264]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800209c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	0899      	lsrs	r1, r3, #2
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a1a      	ldr	r2, [r3, #32]
 80020a6:	4b3f      	ldr	r3, [pc, #252]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020a8:	430a      	orrs	r2, r1
 80020aa:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a1a      	ldr	r2, [r3, #32]
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	05db      	lsls	r3, r3, #23
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d106      	bne.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80020b8:	4b3a      	ldr	r3, [pc, #232]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020ba:	68da      	ldr	r2, [r3, #12]
 80020bc:	4b39      	ldr	r3, [pc, #228]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020be:	2180      	movs	r1, #128	@ 0x80
 80020c0:	0249      	lsls	r1, r1, #9
 80020c2:	430a      	orrs	r2, r1
 80020c4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	2380      	movs	r3, #128	@ 0x80
 80020cc:	031b      	lsls	r3, r3, #12
 80020ce:	4013      	ands	r3, r2
 80020d0:	d009      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020d2:	4b34      	ldr	r3, [pc, #208]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d6:	2240      	movs	r2, #64	@ 0x40
 80020d8:	4393      	bics	r3, r2
 80020da:	0019      	movs	r1, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020e0:	4b30      	ldr	r3, [pc, #192]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020e2:	430a      	orrs	r2, r1
 80020e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	2380      	movs	r3, #128	@ 0x80
 80020ec:	039b      	lsls	r3, r3, #14
 80020ee:	4013      	ands	r3, r2
 80020f0:	d016      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020f2:	4b2c      	ldr	r3, [pc, #176]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f6:	4a35      	ldr	r2, [pc, #212]	@ (80021cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80020f8:	4013      	ands	r3, r2
 80020fa:	0019      	movs	r1, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002100:	4b28      	ldr	r3, [pc, #160]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002102:	430a      	orrs	r2, r1
 8002104:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800210a:	2380      	movs	r3, #128	@ 0x80
 800210c:	03db      	lsls	r3, r3, #15
 800210e:	429a      	cmp	r2, r3
 8002110:	d106      	bne.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002112:	4b24      	ldr	r3, [pc, #144]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	4b23      	ldr	r3, [pc, #140]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002118:	2180      	movs	r1, #128	@ 0x80
 800211a:	0449      	lsls	r1, r1, #17
 800211c:	430a      	orrs	r2, r1
 800211e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	2380      	movs	r3, #128	@ 0x80
 8002126:	03db      	lsls	r3, r3, #15
 8002128:	4013      	ands	r3, r2
 800212a:	d016      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800212c:	4b1d      	ldr	r3, [pc, #116]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800212e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002130:	4a27      	ldr	r2, [pc, #156]	@ (80021d0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002132:	4013      	ands	r3, r2
 8002134:	0019      	movs	r1, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800213a:	4b1a      	ldr	r3, [pc, #104]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800213c:	430a      	orrs	r2, r1
 800213e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002144:	2380      	movs	r3, #128	@ 0x80
 8002146:	045b      	lsls	r3, r3, #17
 8002148:	429a      	cmp	r2, r3
 800214a:	d106      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800214c:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	4b14      	ldr	r3, [pc, #80]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002152:	2180      	movs	r1, #128	@ 0x80
 8002154:	0449      	lsls	r1, r1, #17
 8002156:	430a      	orrs	r2, r1
 8002158:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	2380      	movs	r3, #128	@ 0x80
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	4013      	ands	r3, r2
 8002164:	d016      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002166:	4b0f      	ldr	r3, [pc, #60]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800216a:	4a1a      	ldr	r2, [pc, #104]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800216c:	4013      	ands	r3, r2
 800216e:	0019      	movs	r1, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	695a      	ldr	r2, [r3, #20]
 8002174:	4b0b      	ldr	r3, [pc, #44]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002176:	430a      	orrs	r2, r1
 8002178:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	695a      	ldr	r2, [r3, #20]
 800217e:	2380      	movs	r3, #128	@ 0x80
 8002180:	01db      	lsls	r3, r3, #7
 8002182:	429a      	cmp	r2, r3
 8002184:	d106      	bne.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002186:	4b07      	ldr	r3, [pc, #28]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002188:	68da      	ldr	r2, [r3, #12]
 800218a:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800218c:	2180      	movs	r1, #128	@ 0x80
 800218e:	0249      	lsls	r1, r1, #9
 8002190:	430a      	orrs	r2, r1
 8002192:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002194:	2312      	movs	r3, #18
 8002196:	18fb      	adds	r3, r7, r3
 8002198:	781b      	ldrb	r3, [r3, #0]
}
 800219a:	0018      	movs	r0, r3
 800219c:	46bd      	mov	sp, r7
 800219e:	b006      	add	sp, #24
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40007000 	.word	0x40007000
 80021ac:	fffffcff 	.word	0xfffffcff
 80021b0:	fffeffff 	.word	0xfffeffff
 80021b4:	00001388 	.word	0x00001388
 80021b8:	efffffff 	.word	0xefffffff
 80021bc:	fffff3ff 	.word	0xfffff3ff
 80021c0:	fff3ffff 	.word	0xfff3ffff
 80021c4:	ffcfffff 	.word	0xffcfffff
 80021c8:	ffffcfff 	.word	0xffffcfff
 80021cc:	ffbfffff 	.word	0xffbfffff
 80021d0:	feffffff 	.word	0xfeffffff
 80021d4:	ffff3fff 	.word	0xffff3fff

080021d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e04a      	b.n	8002280 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	223d      	movs	r2, #61	@ 0x3d
 80021ee:	5c9b      	ldrb	r3, [r3, r2]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d107      	bne.n	8002206 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	223c      	movs	r2, #60	@ 0x3c
 80021fa:	2100      	movs	r1, #0
 80021fc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	0018      	movs	r0, r3
 8002202:	f7fe fd27 	bl	8000c54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	223d      	movs	r2, #61	@ 0x3d
 800220a:	2102      	movs	r1, #2
 800220c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	3304      	adds	r3, #4
 8002216:	0019      	movs	r1, r3
 8002218:	0010      	movs	r0, r2
 800221a:	f000 f95f 	bl	80024dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2248      	movs	r2, #72	@ 0x48
 8002222:	2101      	movs	r1, #1
 8002224:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	223e      	movs	r2, #62	@ 0x3e
 800222a:	2101      	movs	r1, #1
 800222c:	5499      	strb	r1, [r3, r2]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	223f      	movs	r2, #63	@ 0x3f
 8002232:	2101      	movs	r1, #1
 8002234:	5499      	strb	r1, [r3, r2]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2240      	movs	r2, #64	@ 0x40
 800223a:	2101      	movs	r1, #1
 800223c:	5499      	strb	r1, [r3, r2]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2241      	movs	r2, #65	@ 0x41
 8002242:	2101      	movs	r1, #1
 8002244:	5499      	strb	r1, [r3, r2]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2242      	movs	r2, #66	@ 0x42
 800224a:	2101      	movs	r1, #1
 800224c:	5499      	strb	r1, [r3, r2]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2243      	movs	r2, #67	@ 0x43
 8002252:	2101      	movs	r1, #1
 8002254:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2244      	movs	r2, #68	@ 0x44
 800225a:	2101      	movs	r1, #1
 800225c:	5499      	strb	r1, [r3, r2]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2245      	movs	r2, #69	@ 0x45
 8002262:	2101      	movs	r1, #1
 8002264:	5499      	strb	r1, [r3, r2]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2246      	movs	r2, #70	@ 0x46
 800226a:	2101      	movs	r1, #1
 800226c:	5499      	strb	r1, [r3, r2]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2247      	movs	r2, #71	@ 0x47
 8002272:	2101      	movs	r1, #1
 8002274:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	223d      	movs	r2, #61	@ 0x3d
 800227a:	2101      	movs	r1, #1
 800227c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	0018      	movs	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	b002      	add	sp, #8
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	223d      	movs	r2, #61	@ 0x3d
 8002294:	5c9b      	ldrb	r3, [r3, r2]
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b01      	cmp	r3, #1
 800229a:	d001      	beq.n	80022a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e03a      	b.n	8002316 <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	223d      	movs	r2, #61	@ 0x3d
 80022a4:	2102      	movs	r1, #2
 80022a6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <HAL_TIM_Base_Start+0x98>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d00f      	beq.n	80022d2 <HAL_TIM_Base_Start+0x4a>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	2380      	movs	r3, #128	@ 0x80
 80022b8:	05db      	lsls	r3, r3, #23
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d009      	beq.n	80022d2 <HAL_TIM_Base_Start+0x4a>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a18      	ldr	r2, [pc, #96]	@ (8002324 <HAL_TIM_Base_Start+0x9c>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d004      	beq.n	80022d2 <HAL_TIM_Base_Start+0x4a>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a16      	ldr	r2, [pc, #88]	@ (8002328 <HAL_TIM_Base_Start+0xa0>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d116      	bne.n	8002300 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	4a14      	ldr	r2, [pc, #80]	@ (800232c <HAL_TIM_Base_Start+0xa4>)
 80022da:	4013      	ands	r3, r2
 80022dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2b06      	cmp	r3, #6
 80022e2:	d016      	beq.n	8002312 <HAL_TIM_Base_Start+0x8a>
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	2380      	movs	r3, #128	@ 0x80
 80022e8:	025b      	lsls	r3, r3, #9
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d011      	beq.n	8002312 <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2101      	movs	r1, #1
 80022fa:	430a      	orrs	r2, r1
 80022fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022fe:	e008      	b.n	8002312 <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2101      	movs	r1, #1
 800230c:	430a      	orrs	r2, r1
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	e000      	b.n	8002314 <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002312:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	0018      	movs	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	b004      	add	sp, #16
 800231c:	bd80      	pop	{r7, pc}
 800231e:	46c0      	nop			@ (mov r8, r8)
 8002320:	40012c00 	.word	0x40012c00
 8002324:	40000400 	.word	0x40000400
 8002328:	40014000 	.word	0x40014000
 800232c:	00010007 	.word	0x00010007

08002330 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800233a:	230f      	movs	r3, #15
 800233c:	18fb      	adds	r3, r7, r3
 800233e:	2200      	movs	r2, #0
 8002340:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	223c      	movs	r2, #60	@ 0x3c
 8002346:	5c9b      	ldrb	r3, [r3, r2]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d101      	bne.n	8002350 <HAL_TIM_ConfigClockSource+0x20>
 800234c:	2302      	movs	r3, #2
 800234e:	e0bc      	b.n	80024ca <HAL_TIM_ConfigClockSource+0x19a>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	223c      	movs	r2, #60	@ 0x3c
 8002354:	2101      	movs	r1, #1
 8002356:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	223d      	movs	r2, #61	@ 0x3d
 800235c:	2102      	movs	r1, #2
 800235e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	4a5a      	ldr	r2, [pc, #360]	@ (80024d4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800236c:	4013      	ands	r3, r2
 800236e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	4a59      	ldr	r2, [pc, #356]	@ (80024d8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002374:	4013      	ands	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68ba      	ldr	r2, [r7, #8]
 800237e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2280      	movs	r2, #128	@ 0x80
 8002386:	0192      	lsls	r2, r2, #6
 8002388:	4293      	cmp	r3, r2
 800238a:	d040      	beq.n	800240e <HAL_TIM_ConfigClockSource+0xde>
 800238c:	2280      	movs	r2, #128	@ 0x80
 800238e:	0192      	lsls	r2, r2, #6
 8002390:	4293      	cmp	r3, r2
 8002392:	d900      	bls.n	8002396 <HAL_TIM_ConfigClockSource+0x66>
 8002394:	e088      	b.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 8002396:	2280      	movs	r2, #128	@ 0x80
 8002398:	0152      	lsls	r2, r2, #5
 800239a:	4293      	cmp	r3, r2
 800239c:	d100      	bne.n	80023a0 <HAL_TIM_ConfigClockSource+0x70>
 800239e:	e088      	b.n	80024b2 <HAL_TIM_ConfigClockSource+0x182>
 80023a0:	2280      	movs	r2, #128	@ 0x80
 80023a2:	0152      	lsls	r2, r2, #5
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d900      	bls.n	80023aa <HAL_TIM_ConfigClockSource+0x7a>
 80023a8:	e07e      	b.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 80023aa:	2b70      	cmp	r3, #112	@ 0x70
 80023ac:	d018      	beq.n	80023e0 <HAL_TIM_ConfigClockSource+0xb0>
 80023ae:	d900      	bls.n	80023b2 <HAL_TIM_ConfigClockSource+0x82>
 80023b0:	e07a      	b.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 80023b2:	2b60      	cmp	r3, #96	@ 0x60
 80023b4:	d04f      	beq.n	8002456 <HAL_TIM_ConfigClockSource+0x126>
 80023b6:	d900      	bls.n	80023ba <HAL_TIM_ConfigClockSource+0x8a>
 80023b8:	e076      	b.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 80023ba:	2b50      	cmp	r3, #80	@ 0x50
 80023bc:	d03b      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0x106>
 80023be:	d900      	bls.n	80023c2 <HAL_TIM_ConfigClockSource+0x92>
 80023c0:	e072      	b.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 80023c2:	2b40      	cmp	r3, #64	@ 0x40
 80023c4:	d057      	beq.n	8002476 <HAL_TIM_ConfigClockSource+0x146>
 80023c6:	d900      	bls.n	80023ca <HAL_TIM_ConfigClockSource+0x9a>
 80023c8:	e06e      	b.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 80023ca:	2b30      	cmp	r3, #48	@ 0x30
 80023cc:	d063      	beq.n	8002496 <HAL_TIM_ConfigClockSource+0x166>
 80023ce:	d86b      	bhi.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 80023d0:	2b20      	cmp	r3, #32
 80023d2:	d060      	beq.n	8002496 <HAL_TIM_ConfigClockSource+0x166>
 80023d4:	d868      	bhi.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d05d      	beq.n	8002496 <HAL_TIM_ConfigClockSource+0x166>
 80023da:	2b10      	cmp	r3, #16
 80023dc:	d05b      	beq.n	8002496 <HAL_TIM_ConfigClockSource+0x166>
 80023de:	e063      	b.n	80024a8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023f0:	f000 f97e 	bl	80026f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	2277      	movs	r2, #119	@ 0x77
 8002400:	4313      	orrs	r3, r2
 8002402:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68ba      	ldr	r2, [r7, #8]
 800240a:	609a      	str	r2, [r3, #8]
      break;
 800240c:	e052      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800241e:	f000 f967 	bl	80026f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2180      	movs	r1, #128	@ 0x80
 800242e:	01c9      	lsls	r1, r1, #7
 8002430:	430a      	orrs	r2, r1
 8002432:	609a      	str	r2, [r3, #8]
      break;
 8002434:	e03e      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002442:	001a      	movs	r2, r3
 8002444:	f000 f8d8 	bl	80025f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2150      	movs	r1, #80	@ 0x50
 800244e:	0018      	movs	r0, r3
 8002450:	f000 f932 	bl	80026b8 <TIM_ITRx_SetConfig>
      break;
 8002454:	e02e      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002462:	001a      	movs	r2, r3
 8002464:	f000 f8f6 	bl	8002654 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2160      	movs	r1, #96	@ 0x60
 800246e:	0018      	movs	r0, r3
 8002470:	f000 f922 	bl	80026b8 <TIM_ITRx_SetConfig>
      break;
 8002474:	e01e      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002482:	001a      	movs	r2, r3
 8002484:	f000 f8b8 	bl	80025f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2140      	movs	r1, #64	@ 0x40
 800248e:	0018      	movs	r0, r3
 8002490:	f000 f912 	bl	80026b8 <TIM_ITRx_SetConfig>
      break;
 8002494:	e00e      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	0019      	movs	r1, r3
 80024a0:	0010      	movs	r0, r2
 80024a2:	f000 f909 	bl	80026b8 <TIM_ITRx_SetConfig>
      break;
 80024a6:	e005      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80024a8:	230f      	movs	r3, #15
 80024aa:	18fb      	adds	r3, r7, r3
 80024ac:	2201      	movs	r2, #1
 80024ae:	701a      	strb	r2, [r3, #0]
      break;
 80024b0:	e000      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80024b2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	223d      	movs	r2, #61	@ 0x3d
 80024b8:	2101      	movs	r1, #1
 80024ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	223c      	movs	r2, #60	@ 0x3c
 80024c0:	2100      	movs	r1, #0
 80024c2:	5499      	strb	r1, [r3, r2]

  return status;
 80024c4:	230f      	movs	r3, #15
 80024c6:	18fb      	adds	r3, r7, r3
 80024c8:	781b      	ldrb	r3, [r3, #0]
}
 80024ca:	0018      	movs	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	b004      	add	sp, #16
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	46c0      	nop			@ (mov r8, r8)
 80024d4:	ffceff88 	.word	0xffceff88
 80024d8:	ffff00ff 	.word	0xffff00ff

080024dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a3b      	ldr	r2, [pc, #236]	@ (80025dc <TIM_Base_SetConfig+0x100>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d008      	beq.n	8002506 <TIM_Base_SetConfig+0x2a>
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	2380      	movs	r3, #128	@ 0x80
 80024f8:	05db      	lsls	r3, r3, #23
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d003      	beq.n	8002506 <TIM_Base_SetConfig+0x2a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a37      	ldr	r2, [pc, #220]	@ (80025e0 <TIM_Base_SetConfig+0x104>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d108      	bne.n	8002518 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2270      	movs	r2, #112	@ 0x70
 800250a:	4393      	bics	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	4313      	orrs	r3, r2
 8002516:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a30      	ldr	r2, [pc, #192]	@ (80025dc <TIM_Base_SetConfig+0x100>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d018      	beq.n	8002552 <TIM_Base_SetConfig+0x76>
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	2380      	movs	r3, #128	@ 0x80
 8002524:	05db      	lsls	r3, r3, #23
 8002526:	429a      	cmp	r2, r3
 8002528:	d013      	beq.n	8002552 <TIM_Base_SetConfig+0x76>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a2c      	ldr	r2, [pc, #176]	@ (80025e0 <TIM_Base_SetConfig+0x104>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00f      	beq.n	8002552 <TIM_Base_SetConfig+0x76>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a2b      	ldr	r2, [pc, #172]	@ (80025e4 <TIM_Base_SetConfig+0x108>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d00b      	beq.n	8002552 <TIM_Base_SetConfig+0x76>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a2a      	ldr	r2, [pc, #168]	@ (80025e8 <TIM_Base_SetConfig+0x10c>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d007      	beq.n	8002552 <TIM_Base_SetConfig+0x76>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a29      	ldr	r2, [pc, #164]	@ (80025ec <TIM_Base_SetConfig+0x110>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d003      	beq.n	8002552 <TIM_Base_SetConfig+0x76>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a28      	ldr	r2, [pc, #160]	@ (80025f0 <TIM_Base_SetConfig+0x114>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d108      	bne.n	8002564 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	4a27      	ldr	r2, [pc, #156]	@ (80025f4 <TIM_Base_SetConfig+0x118>)
 8002556:	4013      	ands	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	4313      	orrs	r3, r2
 8002562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2280      	movs	r2, #128	@ 0x80
 8002568:	4393      	bics	r3, r2
 800256a:	001a      	movs	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	4313      	orrs	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a13      	ldr	r2, [pc, #76]	@ (80025dc <TIM_Base_SetConfig+0x100>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d00b      	beq.n	80025aa <TIM_Base_SetConfig+0xce>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a14      	ldr	r2, [pc, #80]	@ (80025e8 <TIM_Base_SetConfig+0x10c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d007      	beq.n	80025aa <TIM_Base_SetConfig+0xce>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a13      	ldr	r2, [pc, #76]	@ (80025ec <TIM_Base_SetConfig+0x110>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d003      	beq.n	80025aa <TIM_Base_SetConfig+0xce>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a12      	ldr	r2, [pc, #72]	@ (80025f0 <TIM_Base_SetConfig+0x114>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d103      	bne.n	80025b2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2201      	movs	r2, #1
 80025be:	4013      	ands	r3, r2
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d106      	bne.n	80025d2 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	2201      	movs	r2, #1
 80025ca:	4393      	bics	r3, r2
 80025cc:	001a      	movs	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	611a      	str	r2, [r3, #16]
  }
}
 80025d2:	46c0      	nop			@ (mov r8, r8)
 80025d4:	46bd      	mov	sp, r7
 80025d6:	b004      	add	sp, #16
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	46c0      	nop			@ (mov r8, r8)
 80025dc:	40012c00 	.word	0x40012c00
 80025e0:	40000400 	.word	0x40000400
 80025e4:	40002000 	.word	0x40002000
 80025e8:	40014000 	.word	0x40014000
 80025ec:	40014400 	.word	0x40014400
 80025f0:	40014800 	.word	0x40014800
 80025f4:	fffffcff 	.word	0xfffffcff

080025f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	2201      	movs	r2, #1
 8002610:	4393      	bics	r3, r2
 8002612:	001a      	movs	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	22f0      	movs	r2, #240	@ 0xf0
 8002622:	4393      	bics	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4313      	orrs	r3, r2
 800262e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	220a      	movs	r2, #10
 8002634:	4393      	bics	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	621a      	str	r2, [r3, #32]
}
 800264c:	46c0      	nop			@ (mov r8, r8)
 800264e:	46bd      	mov	sp, r7
 8002650:	b006      	add	sp, #24
 8002652:	bd80      	pop	{r7, pc}

08002654 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	2210      	movs	r2, #16
 800266c:	4393      	bics	r3, r2
 800266e:	001a      	movs	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	4a0d      	ldr	r2, [pc, #52]	@ (80026b4 <TIM_TI2_ConfigInputStage+0x60>)
 800267e:	4013      	ands	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	031b      	lsls	r3, r3, #12
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	22a0      	movs	r2, #160	@ 0xa0
 8002690:	4393      	bics	r3, r2
 8002692:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	4313      	orrs	r3, r2
 800269c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	621a      	str	r2, [r3, #32]
}
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	46bd      	mov	sp, r7
 80026ae:	b006      	add	sp, #24
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	46c0      	nop			@ (mov r8, r8)
 80026b4:	ffff0fff 	.word	0xffff0fff

080026b8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4a08      	ldr	r2, [pc, #32]	@ (80026ec <TIM_ITRx_SetConfig+0x34>)
 80026cc:	4013      	ands	r3, r2
 80026ce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	2207      	movs	r2, #7
 80026d8:	4313      	orrs	r3, r2
 80026da:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	609a      	str	r2, [r3, #8]
}
 80026e2:	46c0      	nop			@ (mov r8, r8)
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b004      	add	sp, #16
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	46c0      	nop			@ (mov r8, r8)
 80026ec:	ffcfff8f 	.word	0xffcfff8f

080026f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
 80026fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	4a09      	ldr	r2, [pc, #36]	@ (800272c <TIM_ETR_SetConfig+0x3c>)
 8002708:	4013      	ands	r3, r2
 800270a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	021a      	lsls	r2, r3, #8
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	431a      	orrs	r2, r3
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	4313      	orrs	r3, r2
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	4313      	orrs	r3, r2
 800271c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	609a      	str	r2, [r3, #8]
}
 8002724:	46c0      	nop			@ (mov r8, r8)
 8002726:	46bd      	mov	sp, r7
 8002728:	b006      	add	sp, #24
 800272a:	bd80      	pop	{r7, pc}
 800272c:	ffff00ff 	.word	0xffff00ff

08002730 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	223c      	movs	r2, #60	@ 0x3c
 800273e:	5c9b      	ldrb	r3, [r3, r2]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d101      	bne.n	8002748 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002744:	2302      	movs	r3, #2
 8002746:	e055      	b.n	80027f4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	223c      	movs	r2, #60	@ 0x3c
 800274c:	2101      	movs	r1, #1
 800274e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	223d      	movs	r2, #61	@ 0x3d
 8002754:	2102      	movs	r1, #2
 8002756:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a23      	ldr	r2, [pc, #140]	@ (80027fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d108      	bne.n	8002784 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4a22      	ldr	r2, [pc, #136]	@ (8002800 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002776:	4013      	ands	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	4313      	orrs	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2270      	movs	r2, #112	@ 0x70
 8002788:	4393      	bics	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	4313      	orrs	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a16      	ldr	r2, [pc, #88]	@ (80027fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d00f      	beq.n	80027c8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	2380      	movs	r3, #128	@ 0x80
 80027ae:	05db      	lsls	r3, r3, #23
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d009      	beq.n	80027c8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a12      	ldr	r2, [pc, #72]	@ (8002804 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d004      	beq.n	80027c8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a11      	ldr	r2, [pc, #68]	@ (8002808 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d10c      	bne.n	80027e2 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	2280      	movs	r2, #128	@ 0x80
 80027cc:	4393      	bics	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	223d      	movs	r2, #61	@ 0x3d
 80027e6:	2101      	movs	r1, #1
 80027e8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	223c      	movs	r2, #60	@ 0x3c
 80027ee:	2100      	movs	r1, #0
 80027f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	0018      	movs	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b004      	add	sp, #16
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40012c00 	.word	0x40012c00
 8002800:	ff0fffff 	.word	0xff0fffff
 8002804:	40000400 	.word	0x40000400
 8002808:	40014000 	.word	0x40014000

0800280c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e046      	b.n	80028ac <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2288      	movs	r2, #136	@ 0x88
 8002822:	589b      	ldr	r3, [r3, r2]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d107      	bne.n	8002838 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2284      	movs	r2, #132	@ 0x84
 800282c:	2100      	movs	r1, #0
 800282e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	0018      	movs	r0, r3
 8002834:	f7fe fa2a 	bl	8000c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2288      	movs	r2, #136	@ 0x88
 800283c:	2124      	movs	r1, #36	@ 0x24
 800283e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2101      	movs	r1, #1
 800284c:	438a      	bics	r2, r1
 800284e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	0018      	movs	r0, r3
 800285c:	f000 fb8e 	bl	8002f7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	0018      	movs	r0, r3
 8002864:	f000 f8cc 	bl	8002a00 <UART_SetConfig>
 8002868:	0003      	movs	r3, r0
 800286a:	2b01      	cmp	r3, #1
 800286c:	d101      	bne.n	8002872 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e01c      	b.n	80028ac <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	490d      	ldr	r1, [pc, #52]	@ (80028b4 <HAL_UART_Init+0xa8>)
 800287e:	400a      	ands	r2, r1
 8002880:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	212a      	movs	r1, #42	@ 0x2a
 800288e:	438a      	bics	r2, r1
 8002890:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2101      	movs	r1, #1
 800289e:	430a      	orrs	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	0018      	movs	r0, r3
 80028a6:	f000 fc1d 	bl	80030e4 <UART_CheckIdleState>
 80028aa:	0003      	movs	r3, r0
}
 80028ac:	0018      	movs	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	b002      	add	sp, #8
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	ffffb7ff 	.word	0xffffb7ff

080028b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08a      	sub	sp, #40	@ 0x28
 80028bc:	af02      	add	r7, sp, #8
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	603b      	str	r3, [r7, #0]
 80028c4:	1dbb      	adds	r3, r7, #6
 80028c6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2288      	movs	r2, #136	@ 0x88
 80028cc:	589b      	ldr	r3, [r3, r2]
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	d000      	beq.n	80028d4 <HAL_UART_Transmit+0x1c>
 80028d2:	e090      	b.n	80029f6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_UART_Transmit+0x2a>
 80028da:	1dbb      	adds	r3, r7, #6
 80028dc:	881b      	ldrh	r3, [r3, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e088      	b.n	80029f8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	2380      	movs	r3, #128	@ 0x80
 80028ec:	015b      	lsls	r3, r3, #5
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d109      	bne.n	8002906 <HAL_UART_Transmit+0x4e>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d105      	bne.n	8002906 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2201      	movs	r2, #1
 80028fe:	4013      	ands	r3, r2
 8002900:	d001      	beq.n	8002906 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e078      	b.n	80029f8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2290      	movs	r2, #144	@ 0x90
 800290a:	2100      	movs	r1, #0
 800290c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2288      	movs	r2, #136	@ 0x88
 8002912:	2121      	movs	r1, #33	@ 0x21
 8002914:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002916:	f7fe fb17 	bl	8000f48 <HAL_GetTick>
 800291a:	0003      	movs	r3, r0
 800291c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	1dba      	adds	r2, r7, #6
 8002922:	2154      	movs	r1, #84	@ 0x54
 8002924:	8812      	ldrh	r2, [r2, #0]
 8002926:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	1dba      	adds	r2, r7, #6
 800292c:	2156      	movs	r1, #86	@ 0x56
 800292e:	8812      	ldrh	r2, [r2, #0]
 8002930:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	2380      	movs	r3, #128	@ 0x80
 8002938:	015b      	lsls	r3, r3, #5
 800293a:	429a      	cmp	r2, r3
 800293c:	d108      	bne.n	8002950 <HAL_UART_Transmit+0x98>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d104      	bne.n	8002950 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002946:	2300      	movs	r3, #0
 8002948:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	61bb      	str	r3, [r7, #24]
 800294e:	e003      	b.n	8002958 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002954:	2300      	movs	r3, #0
 8002956:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002958:	e030      	b.n	80029bc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	0013      	movs	r3, r2
 8002964:	2200      	movs	r2, #0
 8002966:	2180      	movs	r1, #128	@ 0x80
 8002968:	f000 fc66 	bl	8003238 <UART_WaitOnFlagUntilTimeout>
 800296c:	1e03      	subs	r3, r0, #0
 800296e:	d005      	beq.n	800297c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2288      	movs	r2, #136	@ 0x88
 8002974:	2120      	movs	r1, #32
 8002976:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e03d      	b.n	80029f8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10b      	bne.n	800299a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	881b      	ldrh	r3, [r3, #0]
 8002986:	001a      	movs	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	05d2      	lsls	r2, r2, #23
 800298e:	0dd2      	lsrs	r2, r2, #23
 8002990:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	3302      	adds	r3, #2
 8002996:	61bb      	str	r3, [r7, #24]
 8002998:	e007      	b.n	80029aa <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	781a      	ldrb	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	3301      	adds	r3, #1
 80029a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2256      	movs	r2, #86	@ 0x56
 80029ae:	5a9b      	ldrh	r3, [r3, r2]
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	3b01      	subs	r3, #1
 80029b4:	b299      	uxth	r1, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2256      	movs	r2, #86	@ 0x56
 80029ba:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2256      	movs	r2, #86	@ 0x56
 80029c0:	5a9b      	ldrh	r3, [r3, r2]
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1c8      	bne.n	800295a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	0013      	movs	r3, r2
 80029d2:	2200      	movs	r2, #0
 80029d4:	2140      	movs	r1, #64	@ 0x40
 80029d6:	f000 fc2f 	bl	8003238 <UART_WaitOnFlagUntilTimeout>
 80029da:	1e03      	subs	r3, r0, #0
 80029dc:	d005      	beq.n	80029ea <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2288      	movs	r2, #136	@ 0x88
 80029e2:	2120      	movs	r1, #32
 80029e4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e006      	b.n	80029f8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2288      	movs	r2, #136	@ 0x88
 80029ee:	2120      	movs	r1, #32
 80029f0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	0018      	movs	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b008      	add	sp, #32
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a00:	b5b0      	push	{r4, r5, r7, lr}
 8002a02:	b090      	sub	sp, #64	@ 0x40
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a08:	231a      	movs	r3, #26
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	189b      	adds	r3, r3, r2
 8002a0e:	19db      	adds	r3, r3, r7
 8002a10:	2200      	movs	r2, #0
 8002a12:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	431a      	orrs	r2, r3
 8002a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4aaf      	ldr	r2, [pc, #700]	@ (8002cf0 <UART_SetConfig+0x2f0>)
 8002a34:	4013      	ands	r3, r2
 8002a36:	0019      	movs	r1, r3
 8002a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a3e:	430b      	orrs	r3, r1
 8002a40:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4aaa      	ldr	r2, [pc, #680]	@ (8002cf4 <UART_SetConfig+0x2f4>)
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	68d9      	ldr	r1, [r3, #12]
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	0003      	movs	r3, r0
 8002a58:	430b      	orrs	r3, r1
 8002a5a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4aa4      	ldr	r2, [pc, #656]	@ (8002cf8 <UART_SetConfig+0x2f8>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d004      	beq.n	8002a76 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a72:	4313      	orrs	r3, r2
 8002a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	4a9f      	ldr	r2, [pc, #636]	@ (8002cfc <UART_SetConfig+0x2fc>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	0019      	movs	r1, r3
 8002a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a88:	430b      	orrs	r3, r1
 8002a8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a92:	220f      	movs	r2, #15
 8002a94:	4393      	bics	r3, r2
 8002a96:	0018      	movs	r0, r3
 8002a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	430b      	orrs	r3, r1
 8002aa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a95      	ldr	r2, [pc, #596]	@ (8002d00 <UART_SetConfig+0x300>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d131      	bne.n	8002b14 <UART_SetConfig+0x114>
 8002ab0:	4b94      	ldr	r3, [pc, #592]	@ (8002d04 <UART_SetConfig+0x304>)
 8002ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b03      	cmp	r3, #3
 8002aba:	d01d      	beq.n	8002af8 <UART_SetConfig+0xf8>
 8002abc:	d823      	bhi.n	8002b06 <UART_SetConfig+0x106>
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d00c      	beq.n	8002adc <UART_SetConfig+0xdc>
 8002ac2:	d820      	bhi.n	8002b06 <UART_SetConfig+0x106>
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d002      	beq.n	8002ace <UART_SetConfig+0xce>
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d00e      	beq.n	8002aea <UART_SetConfig+0xea>
 8002acc:	e01b      	b.n	8002b06 <UART_SetConfig+0x106>
 8002ace:	231b      	movs	r3, #27
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	189b      	adds	r3, r3, r2
 8002ad4:	19db      	adds	r3, r3, r7
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	701a      	strb	r2, [r3, #0]
 8002ada:	e0b4      	b.n	8002c46 <UART_SetConfig+0x246>
 8002adc:	231b      	movs	r3, #27
 8002ade:	2220      	movs	r2, #32
 8002ae0:	189b      	adds	r3, r3, r2
 8002ae2:	19db      	adds	r3, r3, r7
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	701a      	strb	r2, [r3, #0]
 8002ae8:	e0ad      	b.n	8002c46 <UART_SetConfig+0x246>
 8002aea:	231b      	movs	r3, #27
 8002aec:	2220      	movs	r2, #32
 8002aee:	189b      	adds	r3, r3, r2
 8002af0:	19db      	adds	r3, r3, r7
 8002af2:	2204      	movs	r2, #4
 8002af4:	701a      	strb	r2, [r3, #0]
 8002af6:	e0a6      	b.n	8002c46 <UART_SetConfig+0x246>
 8002af8:	231b      	movs	r3, #27
 8002afa:	2220      	movs	r2, #32
 8002afc:	189b      	adds	r3, r3, r2
 8002afe:	19db      	adds	r3, r3, r7
 8002b00:	2208      	movs	r2, #8
 8002b02:	701a      	strb	r2, [r3, #0]
 8002b04:	e09f      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b06:	231b      	movs	r3, #27
 8002b08:	2220      	movs	r2, #32
 8002b0a:	189b      	adds	r3, r3, r2
 8002b0c:	19db      	adds	r3, r3, r7
 8002b0e:	2210      	movs	r2, #16
 8002b10:	701a      	strb	r2, [r3, #0]
 8002b12:	e098      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a7b      	ldr	r2, [pc, #492]	@ (8002d08 <UART_SetConfig+0x308>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d131      	bne.n	8002b82 <UART_SetConfig+0x182>
 8002b1e:	4b79      	ldr	r3, [pc, #484]	@ (8002d04 <UART_SetConfig+0x304>)
 8002b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b22:	220c      	movs	r2, #12
 8002b24:	4013      	ands	r3, r2
 8002b26:	2b0c      	cmp	r3, #12
 8002b28:	d01d      	beq.n	8002b66 <UART_SetConfig+0x166>
 8002b2a:	d823      	bhi.n	8002b74 <UART_SetConfig+0x174>
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d00c      	beq.n	8002b4a <UART_SetConfig+0x14a>
 8002b30:	d820      	bhi.n	8002b74 <UART_SetConfig+0x174>
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d002      	beq.n	8002b3c <UART_SetConfig+0x13c>
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d00e      	beq.n	8002b58 <UART_SetConfig+0x158>
 8002b3a:	e01b      	b.n	8002b74 <UART_SetConfig+0x174>
 8002b3c:	231b      	movs	r3, #27
 8002b3e:	2220      	movs	r2, #32
 8002b40:	189b      	adds	r3, r3, r2
 8002b42:	19db      	adds	r3, r3, r7
 8002b44:	2200      	movs	r2, #0
 8002b46:	701a      	strb	r2, [r3, #0]
 8002b48:	e07d      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b4a:	231b      	movs	r3, #27
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	189b      	adds	r3, r3, r2
 8002b50:	19db      	adds	r3, r3, r7
 8002b52:	2202      	movs	r2, #2
 8002b54:	701a      	strb	r2, [r3, #0]
 8002b56:	e076      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b58:	231b      	movs	r3, #27
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	189b      	adds	r3, r3, r2
 8002b5e:	19db      	adds	r3, r3, r7
 8002b60:	2204      	movs	r2, #4
 8002b62:	701a      	strb	r2, [r3, #0]
 8002b64:	e06f      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b66:	231b      	movs	r3, #27
 8002b68:	2220      	movs	r2, #32
 8002b6a:	189b      	adds	r3, r3, r2
 8002b6c:	19db      	adds	r3, r3, r7
 8002b6e:	2208      	movs	r2, #8
 8002b70:	701a      	strb	r2, [r3, #0]
 8002b72:	e068      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b74:	231b      	movs	r3, #27
 8002b76:	2220      	movs	r2, #32
 8002b78:	189b      	adds	r3, r3, r2
 8002b7a:	19db      	adds	r3, r3, r7
 8002b7c:	2210      	movs	r2, #16
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	e061      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a61      	ldr	r2, [pc, #388]	@ (8002d0c <UART_SetConfig+0x30c>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d106      	bne.n	8002b9a <UART_SetConfig+0x19a>
 8002b8c:	231b      	movs	r3, #27
 8002b8e:	2220      	movs	r2, #32
 8002b90:	189b      	adds	r3, r3, r2
 8002b92:	19db      	adds	r3, r3, r7
 8002b94:	2200      	movs	r2, #0
 8002b96:	701a      	strb	r2, [r3, #0]
 8002b98:	e055      	b.n	8002c46 <UART_SetConfig+0x246>
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a5c      	ldr	r2, [pc, #368]	@ (8002d10 <UART_SetConfig+0x310>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d106      	bne.n	8002bb2 <UART_SetConfig+0x1b2>
 8002ba4:	231b      	movs	r3, #27
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	189b      	adds	r3, r3, r2
 8002baa:	19db      	adds	r3, r3, r7
 8002bac:	2200      	movs	r2, #0
 8002bae:	701a      	strb	r2, [r3, #0]
 8002bb0:	e049      	b.n	8002c46 <UART_SetConfig+0x246>
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a50      	ldr	r2, [pc, #320]	@ (8002cf8 <UART_SetConfig+0x2f8>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d13e      	bne.n	8002c3a <UART_SetConfig+0x23a>
 8002bbc:	4b51      	ldr	r3, [pc, #324]	@ (8002d04 <UART_SetConfig+0x304>)
 8002bbe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002bc0:	23c0      	movs	r3, #192	@ 0xc0
 8002bc2:	011b      	lsls	r3, r3, #4
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	22c0      	movs	r2, #192	@ 0xc0
 8002bc8:	0112      	lsls	r2, r2, #4
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d027      	beq.n	8002c1e <UART_SetConfig+0x21e>
 8002bce:	22c0      	movs	r2, #192	@ 0xc0
 8002bd0:	0112      	lsls	r2, r2, #4
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d82a      	bhi.n	8002c2c <UART_SetConfig+0x22c>
 8002bd6:	2280      	movs	r2, #128	@ 0x80
 8002bd8:	0112      	lsls	r2, r2, #4
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d011      	beq.n	8002c02 <UART_SetConfig+0x202>
 8002bde:	2280      	movs	r2, #128	@ 0x80
 8002be0:	0112      	lsls	r2, r2, #4
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d822      	bhi.n	8002c2c <UART_SetConfig+0x22c>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d004      	beq.n	8002bf4 <UART_SetConfig+0x1f4>
 8002bea:	2280      	movs	r2, #128	@ 0x80
 8002bec:	00d2      	lsls	r2, r2, #3
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d00e      	beq.n	8002c10 <UART_SetConfig+0x210>
 8002bf2:	e01b      	b.n	8002c2c <UART_SetConfig+0x22c>
 8002bf4:	231b      	movs	r3, #27
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	189b      	adds	r3, r3, r2
 8002bfa:	19db      	adds	r3, r3, r7
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
 8002c00:	e021      	b.n	8002c46 <UART_SetConfig+0x246>
 8002c02:	231b      	movs	r3, #27
 8002c04:	2220      	movs	r2, #32
 8002c06:	189b      	adds	r3, r3, r2
 8002c08:	19db      	adds	r3, r3, r7
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	701a      	strb	r2, [r3, #0]
 8002c0e:	e01a      	b.n	8002c46 <UART_SetConfig+0x246>
 8002c10:	231b      	movs	r3, #27
 8002c12:	2220      	movs	r2, #32
 8002c14:	189b      	adds	r3, r3, r2
 8002c16:	19db      	adds	r3, r3, r7
 8002c18:	2204      	movs	r2, #4
 8002c1a:	701a      	strb	r2, [r3, #0]
 8002c1c:	e013      	b.n	8002c46 <UART_SetConfig+0x246>
 8002c1e:	231b      	movs	r3, #27
 8002c20:	2220      	movs	r2, #32
 8002c22:	189b      	adds	r3, r3, r2
 8002c24:	19db      	adds	r3, r3, r7
 8002c26:	2208      	movs	r2, #8
 8002c28:	701a      	strb	r2, [r3, #0]
 8002c2a:	e00c      	b.n	8002c46 <UART_SetConfig+0x246>
 8002c2c:	231b      	movs	r3, #27
 8002c2e:	2220      	movs	r2, #32
 8002c30:	189b      	adds	r3, r3, r2
 8002c32:	19db      	adds	r3, r3, r7
 8002c34:	2210      	movs	r2, #16
 8002c36:	701a      	strb	r2, [r3, #0]
 8002c38:	e005      	b.n	8002c46 <UART_SetConfig+0x246>
 8002c3a:	231b      	movs	r3, #27
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	189b      	adds	r3, r3, r2
 8002c40:	19db      	adds	r3, r3, r7
 8002c42:	2210      	movs	r2, #16
 8002c44:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a2b      	ldr	r2, [pc, #172]	@ (8002cf8 <UART_SetConfig+0x2f8>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d000      	beq.n	8002c52 <UART_SetConfig+0x252>
 8002c50:	e0a9      	b.n	8002da6 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c52:	231b      	movs	r3, #27
 8002c54:	2220      	movs	r2, #32
 8002c56:	189b      	adds	r3, r3, r2
 8002c58:	19db      	adds	r3, r3, r7
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d015      	beq.n	8002c8c <UART_SetConfig+0x28c>
 8002c60:	dc18      	bgt.n	8002c94 <UART_SetConfig+0x294>
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	d00d      	beq.n	8002c82 <UART_SetConfig+0x282>
 8002c66:	dc15      	bgt.n	8002c94 <UART_SetConfig+0x294>
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <UART_SetConfig+0x272>
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d005      	beq.n	8002c7c <UART_SetConfig+0x27c>
 8002c70:	e010      	b.n	8002c94 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c72:	f7ff f8e3 	bl	8001e3c <HAL_RCC_GetPCLK1Freq>
 8002c76:	0003      	movs	r3, r0
 8002c78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c7a:	e014      	b.n	8002ca6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c7c:	4b25      	ldr	r3, [pc, #148]	@ (8002d14 <UART_SetConfig+0x314>)
 8002c7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c80:	e011      	b.n	8002ca6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c82:	f7ff f84f 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 8002c86:	0003      	movs	r3, r0
 8002c88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c8a:	e00c      	b.n	8002ca6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c8c:	2380      	movs	r3, #128	@ 0x80
 8002c8e:	021b      	lsls	r3, r3, #8
 8002c90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c92:	e008      	b.n	8002ca6 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002c98:	231a      	movs	r3, #26
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	189b      	adds	r3, r3, r2
 8002c9e:	19db      	adds	r3, r3, r7
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	701a      	strb	r2, [r3, #0]
        break;
 8002ca4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d100      	bne.n	8002cae <UART_SetConfig+0x2ae>
 8002cac:	e14b      	b.n	8002f46 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb2:	4b19      	ldr	r3, [pc, #100]	@ (8002d18 <UART_SetConfig+0x318>)
 8002cb4:	0052      	lsls	r2, r2, #1
 8002cb6:	5ad3      	ldrh	r3, [r2, r3]
 8002cb8:	0019      	movs	r1, r3
 8002cba:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002cbc:	f7fd fa34 	bl	8000128 <__udivsi3>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	0013      	movs	r3, r2
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	189b      	adds	r3, r3, r2
 8002cce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d305      	bcc.n	8002ce0 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d91d      	bls.n	8002d1c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002ce0:	231a      	movs	r3, #26
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	189b      	adds	r3, r3, r2
 8002ce6:	19db      	adds	r3, r3, r7
 8002ce8:	2201      	movs	r2, #1
 8002cea:	701a      	strb	r2, [r3, #0]
 8002cec:	e12b      	b.n	8002f46 <UART_SetConfig+0x546>
 8002cee:	46c0      	nop			@ (mov r8, r8)
 8002cf0:	cfff69f3 	.word	0xcfff69f3
 8002cf4:	ffffcfff 	.word	0xffffcfff
 8002cf8:	40008000 	.word	0x40008000
 8002cfc:	11fff4ff 	.word	0x11fff4ff
 8002d00:	40013800 	.word	0x40013800
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40004400 	.word	0x40004400
 8002d0c:	40004800 	.word	0x40004800
 8002d10:	40004c00 	.word	0x40004c00
 8002d14:	00f42400 	.word	0x00f42400
 8002d18:	0800400c 	.word	0x0800400c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d1e:	61bb      	str	r3, [r7, #24]
 8002d20:	2300      	movs	r3, #0
 8002d22:	61fb      	str	r3, [r7, #28]
 8002d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d28:	4b92      	ldr	r3, [pc, #584]	@ (8002f74 <UART_SetConfig+0x574>)
 8002d2a:	0052      	lsls	r2, r2, #1
 8002d2c:	5ad3      	ldrh	r3, [r2, r3]
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	69b8      	ldr	r0, [r7, #24]
 8002d3a:	69f9      	ldr	r1, [r7, #28]
 8002d3c:	f7fd fb6a 	bl	8000414 <__aeabi_uldivmod>
 8002d40:	0002      	movs	r2, r0
 8002d42:	000b      	movs	r3, r1
 8002d44:	0e11      	lsrs	r1, r2, #24
 8002d46:	021d      	lsls	r5, r3, #8
 8002d48:	430d      	orrs	r5, r1
 8002d4a:	0214      	lsls	r4, r2, #8
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	085b      	lsrs	r3, r3, #1
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68b8      	ldr	r0, [r7, #8]
 8002d5a:	68f9      	ldr	r1, [r7, #12]
 8002d5c:	1900      	adds	r0, r0, r4
 8002d5e:	4169      	adcs	r1, r5
 8002d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	603b      	str	r3, [r7, #0]
 8002d66:	2300      	movs	r3, #0
 8002d68:	607b      	str	r3, [r7, #4]
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f7fd fb51 	bl	8000414 <__aeabi_uldivmod>
 8002d72:	0002      	movs	r2, r0
 8002d74:	000b      	movs	r3, r1
 8002d76:	0013      	movs	r3, r2
 8002d78:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d7c:	23c0      	movs	r3, #192	@ 0xc0
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d309      	bcc.n	8002d98 <UART_SetConfig+0x398>
 8002d84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d86:	2380      	movs	r3, #128	@ 0x80
 8002d88:	035b      	lsls	r3, r3, #13
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d204      	bcs.n	8002d98 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d94:	60da      	str	r2, [r3, #12]
 8002d96:	e0d6      	b.n	8002f46 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002d98:	231a      	movs	r3, #26
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	189b      	adds	r3, r3, r2
 8002d9e:	19db      	adds	r3, r3, r7
 8002da0:	2201      	movs	r2, #1
 8002da2:	701a      	strb	r2, [r3, #0]
 8002da4:	e0cf      	b.n	8002f46 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	69da      	ldr	r2, [r3, #28]
 8002daa:	2380      	movs	r3, #128	@ 0x80
 8002dac:	021b      	lsls	r3, r3, #8
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d000      	beq.n	8002db4 <UART_SetConfig+0x3b4>
 8002db2:	e070      	b.n	8002e96 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002db4:	231b      	movs	r3, #27
 8002db6:	2220      	movs	r2, #32
 8002db8:	189b      	adds	r3, r3, r2
 8002dba:	19db      	adds	r3, r3, r7
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2b08      	cmp	r3, #8
 8002dc0:	d015      	beq.n	8002dee <UART_SetConfig+0x3ee>
 8002dc2:	dc18      	bgt.n	8002df6 <UART_SetConfig+0x3f6>
 8002dc4:	2b04      	cmp	r3, #4
 8002dc6:	d00d      	beq.n	8002de4 <UART_SetConfig+0x3e4>
 8002dc8:	dc15      	bgt.n	8002df6 <UART_SetConfig+0x3f6>
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <UART_SetConfig+0x3d4>
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d005      	beq.n	8002dde <UART_SetConfig+0x3de>
 8002dd2:	e010      	b.n	8002df6 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dd4:	f7ff f832 	bl	8001e3c <HAL_RCC_GetPCLK1Freq>
 8002dd8:	0003      	movs	r3, r0
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ddc:	e014      	b.n	8002e08 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002dde:	4b66      	ldr	r3, [pc, #408]	@ (8002f78 <UART_SetConfig+0x578>)
 8002de0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002de2:	e011      	b.n	8002e08 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002de4:	f7fe ff9e 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 8002de8:	0003      	movs	r3, r0
 8002dea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002dec:	e00c      	b.n	8002e08 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dee:	2380      	movs	r3, #128	@ 0x80
 8002df0:	021b      	lsls	r3, r3, #8
 8002df2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002df4:	e008      	b.n	8002e08 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002dfa:	231a      	movs	r3, #26
 8002dfc:	2220      	movs	r2, #32
 8002dfe:	189b      	adds	r3, r3, r2
 8002e00:	19db      	adds	r3, r3, r7
 8002e02:	2201      	movs	r2, #1
 8002e04:	701a      	strb	r2, [r3, #0]
        break;
 8002e06:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d100      	bne.n	8002e10 <UART_SetConfig+0x410>
 8002e0e:	e09a      	b.n	8002f46 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e14:	4b57      	ldr	r3, [pc, #348]	@ (8002f74 <UART_SetConfig+0x574>)
 8002e16:	0052      	lsls	r2, r2, #1
 8002e18:	5ad3      	ldrh	r3, [r2, r3]
 8002e1a:	0019      	movs	r1, r3
 8002e1c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002e1e:	f7fd f983 	bl	8000128 <__udivsi3>
 8002e22:	0003      	movs	r3, r0
 8002e24:	005a      	lsls	r2, r3, #1
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	085b      	lsrs	r3, r3, #1
 8002e2c:	18d2      	adds	r2, r2, r3
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	0019      	movs	r1, r3
 8002e34:	0010      	movs	r0, r2
 8002e36:	f7fd f977 	bl	8000128 <__udivsi3>
 8002e3a:	0003      	movs	r3, r0
 8002e3c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e40:	2b0f      	cmp	r3, #15
 8002e42:	d921      	bls.n	8002e88 <UART_SetConfig+0x488>
 8002e44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e46:	2380      	movs	r3, #128	@ 0x80
 8002e48:	025b      	lsls	r3, r3, #9
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d21c      	bcs.n	8002e88 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	200e      	movs	r0, #14
 8002e54:	2420      	movs	r4, #32
 8002e56:	1903      	adds	r3, r0, r4
 8002e58:	19db      	adds	r3, r3, r7
 8002e5a:	210f      	movs	r1, #15
 8002e5c:	438a      	bics	r2, r1
 8002e5e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e62:	085b      	lsrs	r3, r3, #1
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	2207      	movs	r2, #7
 8002e68:	4013      	ands	r3, r2
 8002e6a:	b299      	uxth	r1, r3
 8002e6c:	1903      	adds	r3, r0, r4
 8002e6e:	19db      	adds	r3, r3, r7
 8002e70:	1902      	adds	r2, r0, r4
 8002e72:	19d2      	adds	r2, r2, r7
 8002e74:	8812      	ldrh	r2, [r2, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	1902      	adds	r2, r0, r4
 8002e80:	19d2      	adds	r2, r2, r7
 8002e82:	8812      	ldrh	r2, [r2, #0]
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	e05e      	b.n	8002f46 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002e88:	231a      	movs	r3, #26
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	189b      	adds	r3, r3, r2
 8002e8e:	19db      	adds	r3, r3, r7
 8002e90:	2201      	movs	r2, #1
 8002e92:	701a      	strb	r2, [r3, #0]
 8002e94:	e057      	b.n	8002f46 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e96:	231b      	movs	r3, #27
 8002e98:	2220      	movs	r2, #32
 8002e9a:	189b      	adds	r3, r3, r2
 8002e9c:	19db      	adds	r3, r3, r7
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	2b08      	cmp	r3, #8
 8002ea2:	d015      	beq.n	8002ed0 <UART_SetConfig+0x4d0>
 8002ea4:	dc18      	bgt.n	8002ed8 <UART_SetConfig+0x4d8>
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d00d      	beq.n	8002ec6 <UART_SetConfig+0x4c6>
 8002eaa:	dc15      	bgt.n	8002ed8 <UART_SetConfig+0x4d8>
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d002      	beq.n	8002eb6 <UART_SetConfig+0x4b6>
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d005      	beq.n	8002ec0 <UART_SetConfig+0x4c0>
 8002eb4:	e010      	b.n	8002ed8 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eb6:	f7fe ffc1 	bl	8001e3c <HAL_RCC_GetPCLK1Freq>
 8002eba:	0003      	movs	r3, r0
 8002ebc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ebe:	e014      	b.n	8002eea <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f78 <UART_SetConfig+0x578>)
 8002ec2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ec4:	e011      	b.n	8002eea <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ec6:	f7fe ff2d 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 8002eca:	0003      	movs	r3, r0
 8002ecc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ece:	e00c      	b.n	8002eea <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ed0:	2380      	movs	r3, #128	@ 0x80
 8002ed2:	021b      	lsls	r3, r3, #8
 8002ed4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002ed6:	e008      	b.n	8002eea <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002edc:	231a      	movs	r3, #26
 8002ede:	2220      	movs	r2, #32
 8002ee0:	189b      	adds	r3, r3, r2
 8002ee2:	19db      	adds	r3, r3, r7
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	701a      	strb	r2, [r3, #0]
        break;
 8002ee8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d02a      	beq.n	8002f46 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ef4:	4b1f      	ldr	r3, [pc, #124]	@ (8002f74 <UART_SetConfig+0x574>)
 8002ef6:	0052      	lsls	r2, r2, #1
 8002ef8:	5ad3      	ldrh	r3, [r2, r3]
 8002efa:	0019      	movs	r1, r3
 8002efc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002efe:	f7fd f913 	bl	8000128 <__udivsi3>
 8002f02:	0003      	movs	r3, r0
 8002f04:	001a      	movs	r2, r3
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	085b      	lsrs	r3, r3, #1
 8002f0c:	18d2      	adds	r2, r2, r3
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	0019      	movs	r1, r3
 8002f14:	0010      	movs	r0, r2
 8002f16:	f7fd f907 	bl	8000128 <__udivsi3>
 8002f1a:	0003      	movs	r3, r0
 8002f1c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f20:	2b0f      	cmp	r3, #15
 8002f22:	d90a      	bls.n	8002f3a <UART_SetConfig+0x53a>
 8002f24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f26:	2380      	movs	r3, #128	@ 0x80
 8002f28:	025b      	lsls	r3, r3, #9
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d205      	bcs.n	8002f3a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	60da      	str	r2, [r3, #12]
 8002f38:	e005      	b.n	8002f46 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002f3a:	231a      	movs	r3, #26
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	189b      	adds	r3, r3, r2
 8002f40:	19db      	adds	r3, r3, r7
 8002f42:	2201      	movs	r2, #1
 8002f44:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	226a      	movs	r2, #106	@ 0x6a
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	2268      	movs	r2, #104	@ 0x68
 8002f52:	2101      	movs	r1, #1
 8002f54:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f58:	2200      	movs	r2, #0
 8002f5a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5e:	2200      	movs	r2, #0
 8002f60:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002f62:	231a      	movs	r3, #26
 8002f64:	2220      	movs	r2, #32
 8002f66:	189b      	adds	r3, r3, r2
 8002f68:	19db      	adds	r3, r3, r7
 8002f6a:	781b      	ldrb	r3, [r3, #0]
}
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b010      	add	sp, #64	@ 0x40
 8002f72:	bdb0      	pop	{r4, r5, r7, pc}
 8002f74:	0800400c 	.word	0x0800400c
 8002f78:	00f42400 	.word	0x00f42400

08002f7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	2208      	movs	r2, #8
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d00b      	beq.n	8002fa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4a4a      	ldr	r2, [pc, #296]	@ (80030c0 <UART_AdvFeatureConfig+0x144>)
 8002f96:	4013      	ands	r3, r2
 8002f98:	0019      	movs	r1, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	2201      	movs	r2, #1
 8002fac:	4013      	ands	r3, r2
 8002fae:	d00b      	beq.n	8002fc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	4a43      	ldr	r2, [pc, #268]	@ (80030c4 <UART_AdvFeatureConfig+0x148>)
 8002fb8:	4013      	ands	r3, r2
 8002fba:	0019      	movs	r1, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fcc:	2202      	movs	r2, #2
 8002fce:	4013      	ands	r3, r2
 8002fd0:	d00b      	beq.n	8002fea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	4a3b      	ldr	r2, [pc, #236]	@ (80030c8 <UART_AdvFeatureConfig+0x14c>)
 8002fda:	4013      	ands	r3, r2
 8002fdc:	0019      	movs	r1, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fee:	2204      	movs	r2, #4
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d00b      	beq.n	800300c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	4a34      	ldr	r2, [pc, #208]	@ (80030cc <UART_AdvFeatureConfig+0x150>)
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	0019      	movs	r1, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	430a      	orrs	r2, r1
 800300a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003010:	2210      	movs	r2, #16
 8003012:	4013      	ands	r3, r2
 8003014:	d00b      	beq.n	800302e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	4a2c      	ldr	r2, [pc, #176]	@ (80030d0 <UART_AdvFeatureConfig+0x154>)
 800301e:	4013      	ands	r3, r2
 8003020:	0019      	movs	r1, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003032:	2220      	movs	r2, #32
 8003034:	4013      	ands	r3, r2
 8003036:	d00b      	beq.n	8003050 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	4a25      	ldr	r2, [pc, #148]	@ (80030d4 <UART_AdvFeatureConfig+0x158>)
 8003040:	4013      	ands	r3, r2
 8003042:	0019      	movs	r1, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	430a      	orrs	r2, r1
 800304e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003054:	2240      	movs	r2, #64	@ 0x40
 8003056:	4013      	ands	r3, r2
 8003058:	d01d      	beq.n	8003096 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	4a1d      	ldr	r2, [pc, #116]	@ (80030d8 <UART_AdvFeatureConfig+0x15c>)
 8003062:	4013      	ands	r3, r2
 8003064:	0019      	movs	r1, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	430a      	orrs	r2, r1
 8003070:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003076:	2380      	movs	r3, #128	@ 0x80
 8003078:	035b      	lsls	r3, r3, #13
 800307a:	429a      	cmp	r2, r3
 800307c:	d10b      	bne.n	8003096 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4a15      	ldr	r2, [pc, #84]	@ (80030dc <UART_AdvFeatureConfig+0x160>)
 8003086:	4013      	ands	r3, r2
 8003088:	0019      	movs	r1, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800309a:	2280      	movs	r2, #128	@ 0x80
 800309c:	4013      	ands	r3, r2
 800309e:	d00b      	beq.n	80030b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	4a0e      	ldr	r2, [pc, #56]	@ (80030e0 <UART_AdvFeatureConfig+0x164>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	0019      	movs	r1, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	605a      	str	r2, [r3, #4]
  }
}
 80030b8:	46c0      	nop			@ (mov r8, r8)
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b002      	add	sp, #8
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	ffff7fff 	.word	0xffff7fff
 80030c4:	fffdffff 	.word	0xfffdffff
 80030c8:	fffeffff 	.word	0xfffeffff
 80030cc:	fffbffff 	.word	0xfffbffff
 80030d0:	ffffefff 	.word	0xffffefff
 80030d4:	ffffdfff 	.word	0xffffdfff
 80030d8:	ffefffff 	.word	0xffefffff
 80030dc:	ff9fffff 	.word	0xff9fffff
 80030e0:	fff7ffff 	.word	0xfff7ffff

080030e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b092      	sub	sp, #72	@ 0x48
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2290      	movs	r2, #144	@ 0x90
 80030f0:	2100      	movs	r1, #0
 80030f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030f4:	f7fd ff28 	bl	8000f48 <HAL_GetTick>
 80030f8:	0003      	movs	r3, r0
 80030fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2208      	movs	r2, #8
 8003104:	4013      	ands	r3, r2
 8003106:	2b08      	cmp	r3, #8
 8003108:	d12d      	bne.n	8003166 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800310a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800310c:	2280      	movs	r2, #128	@ 0x80
 800310e:	0391      	lsls	r1, r2, #14
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	4a47      	ldr	r2, [pc, #284]	@ (8003230 <UART_CheckIdleState+0x14c>)
 8003114:	9200      	str	r2, [sp, #0]
 8003116:	2200      	movs	r2, #0
 8003118:	f000 f88e 	bl	8003238 <UART_WaitOnFlagUntilTimeout>
 800311c:	1e03      	subs	r3, r0, #0
 800311e:	d022      	beq.n	8003166 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003120:	f3ef 8310 	mrs	r3, PRIMASK
 8003124:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003128:	63bb      	str	r3, [r7, #56]	@ 0x38
 800312a:	2301      	movs	r3, #1
 800312c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003130:	f383 8810 	msr	PRIMASK, r3
}
 8003134:	46c0      	nop			@ (mov r8, r8)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2180      	movs	r1, #128	@ 0x80
 8003142:	438a      	bics	r2, r1
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800314a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800314c:	f383 8810 	msr	PRIMASK, r3
}
 8003150:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2288      	movs	r2, #136	@ 0x88
 8003156:	2120      	movs	r1, #32
 8003158:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2284      	movs	r2, #132	@ 0x84
 800315e:	2100      	movs	r1, #0
 8003160:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e060      	b.n	8003228 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2204      	movs	r2, #4
 800316e:	4013      	ands	r3, r2
 8003170:	2b04      	cmp	r3, #4
 8003172:	d146      	bne.n	8003202 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003176:	2280      	movs	r2, #128	@ 0x80
 8003178:	03d1      	lsls	r1, r2, #15
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	4a2c      	ldr	r2, [pc, #176]	@ (8003230 <UART_CheckIdleState+0x14c>)
 800317e:	9200      	str	r2, [sp, #0]
 8003180:	2200      	movs	r2, #0
 8003182:	f000 f859 	bl	8003238 <UART_WaitOnFlagUntilTimeout>
 8003186:	1e03      	subs	r3, r0, #0
 8003188:	d03b      	beq.n	8003202 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800318a:	f3ef 8310 	mrs	r3, PRIMASK
 800318e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003190:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003192:	637b      	str	r3, [r7, #52]	@ 0x34
 8003194:	2301      	movs	r3, #1
 8003196:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	f383 8810 	msr	PRIMASK, r3
}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4922      	ldr	r1, [pc, #136]	@ (8003234 <UART_CheckIdleState+0x150>)
 80031ac:	400a      	ands	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f383 8810 	msr	PRIMASK, r3
}
 80031ba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031bc:	f3ef 8310 	mrs	r3, PRIMASK
 80031c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80031c2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80031c6:	2301      	movs	r3, #1
 80031c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	f383 8810 	msr	PRIMASK, r3
}
 80031d0:	46c0      	nop			@ (mov r8, r8)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2101      	movs	r1, #1
 80031de:	438a      	bics	r2, r1
 80031e0:	609a      	str	r2, [r3, #8]
 80031e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	f383 8810 	msr	PRIMASK, r3
}
 80031ec:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	228c      	movs	r2, #140	@ 0x8c
 80031f2:	2120      	movs	r1, #32
 80031f4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2284      	movs	r2, #132	@ 0x84
 80031fa:	2100      	movs	r1, #0
 80031fc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e012      	b.n	8003228 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2288      	movs	r2, #136	@ 0x88
 8003206:	2120      	movs	r1, #32
 8003208:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	228c      	movs	r2, #140	@ 0x8c
 800320e:	2120      	movs	r1, #32
 8003210:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2284      	movs	r2, #132	@ 0x84
 8003222:	2100      	movs	r1, #0
 8003224:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	0018      	movs	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	b010      	add	sp, #64	@ 0x40
 800322e:	bd80      	pop	{r7, pc}
 8003230:	01ffffff 	.word	0x01ffffff
 8003234:	fffffedf 	.word	0xfffffedf

08003238 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	603b      	str	r3, [r7, #0]
 8003244:	1dfb      	adds	r3, r7, #7
 8003246:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003248:	e051      	b.n	80032ee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	3301      	adds	r3, #1
 800324e:	d04e      	beq.n	80032ee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003250:	f7fd fe7a 	bl	8000f48 <HAL_GetTick>
 8003254:	0002      	movs	r2, r0
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	429a      	cmp	r2, r3
 800325e:	d302      	bcc.n	8003266 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e051      	b.n	800330e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2204      	movs	r2, #4
 8003272:	4013      	ands	r3, r2
 8003274:	d03b      	beq.n	80032ee <UART_WaitOnFlagUntilTimeout+0xb6>
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b80      	cmp	r3, #128	@ 0x80
 800327a:	d038      	beq.n	80032ee <UART_WaitOnFlagUntilTimeout+0xb6>
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b40      	cmp	r3, #64	@ 0x40
 8003280:	d035      	beq.n	80032ee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	2208      	movs	r2, #8
 800328a:	4013      	ands	r3, r2
 800328c:	2b08      	cmp	r3, #8
 800328e:	d111      	bne.n	80032b4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2208      	movs	r2, #8
 8003296:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	0018      	movs	r0, r3
 800329c:	f000 f83c 	bl	8003318 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2290      	movs	r2, #144	@ 0x90
 80032a4:	2108      	movs	r1, #8
 80032a6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2284      	movs	r2, #132	@ 0x84
 80032ac:	2100      	movs	r1, #0
 80032ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e02c      	b.n	800330e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	69da      	ldr	r2, [r3, #28]
 80032ba:	2380      	movs	r3, #128	@ 0x80
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	401a      	ands	r2, r3
 80032c0:	2380      	movs	r3, #128	@ 0x80
 80032c2:	011b      	lsls	r3, r3, #4
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d112      	bne.n	80032ee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2280      	movs	r2, #128	@ 0x80
 80032ce:	0112      	lsls	r2, r2, #4
 80032d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	0018      	movs	r0, r3
 80032d6:	f000 f81f 	bl	8003318 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2290      	movs	r2, #144	@ 0x90
 80032de:	2120      	movs	r1, #32
 80032e0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2284      	movs	r2, #132	@ 0x84
 80032e6:	2100      	movs	r1, #0
 80032e8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e00f      	b.n	800330e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	4013      	ands	r3, r2
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	425a      	negs	r2, r3
 80032fe:	4153      	adcs	r3, r2
 8003300:	b2db      	uxtb	r3, r3
 8003302:	001a      	movs	r2, r3
 8003304:	1dfb      	adds	r3, r7, #7
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	429a      	cmp	r2, r3
 800330a:	d09e      	beq.n	800324a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	0018      	movs	r0, r3
 8003310:	46bd      	mov	sp, r7
 8003312:	b004      	add	sp, #16
 8003314:	bd80      	pop	{r7, pc}
	...

08003318 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08e      	sub	sp, #56	@ 0x38
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003320:	f3ef 8310 	mrs	r3, PRIMASK
 8003324:	617b      	str	r3, [r7, #20]
  return(result);
 8003326:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003328:	637b      	str	r3, [r7, #52]	@ 0x34
 800332a:	2301      	movs	r3, #1
 800332c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	f383 8810 	msr	PRIMASK, r3
}
 8003334:	46c0      	nop			@ (mov r8, r8)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4926      	ldr	r1, [pc, #152]	@ (80033dc <UART_EndRxTransfer+0xc4>)
 8003342:	400a      	ands	r2, r1
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003348:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	f383 8810 	msr	PRIMASK, r3
}
 8003350:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003352:	f3ef 8310 	mrs	r3, PRIMASK
 8003356:	623b      	str	r3, [r7, #32]
  return(result);
 8003358:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800335a:	633b      	str	r3, [r7, #48]	@ 0x30
 800335c:	2301      	movs	r3, #1
 800335e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	f383 8810 	msr	PRIMASK, r3
}
 8003366:	46c0      	nop			@ (mov r8, r8)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	491b      	ldr	r1, [pc, #108]	@ (80033e0 <UART_EndRxTransfer+0xc8>)
 8003374:	400a      	ands	r2, r1
 8003376:	609a      	str	r2, [r3, #8]
 8003378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800337a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800337c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337e:	f383 8810 	msr	PRIMASK, r3
}
 8003382:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003388:	2b01      	cmp	r3, #1
 800338a:	d118      	bne.n	80033be <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800338c:	f3ef 8310 	mrs	r3, PRIMASK
 8003390:	60bb      	str	r3, [r7, #8]
  return(result);
 8003392:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003394:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003396:	2301      	movs	r3, #1
 8003398:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f383 8810 	msr	PRIMASK, r3
}
 80033a0:	46c0      	nop			@ (mov r8, r8)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2110      	movs	r1, #16
 80033ae:	438a      	bics	r2, r1
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	f383 8810 	msr	PRIMASK, r3
}
 80033bc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	228c      	movs	r2, #140	@ 0x8c
 80033c2:	2120      	movs	r1, #32
 80033c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80033d2:	46c0      	nop			@ (mov r8, r8)
 80033d4:	46bd      	mov	sp, r7
 80033d6:	b00e      	add	sp, #56	@ 0x38
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	fffffedf 	.word	0xfffffedf
 80033e0:	effffffe 	.word	0xeffffffe

080033e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2284      	movs	r2, #132	@ 0x84
 80033f0:	5c9b      	ldrb	r3, [r3, r2]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <HAL_UARTEx_DisableFifoMode+0x16>
 80033f6:	2302      	movs	r3, #2
 80033f8:	e027      	b.n	800344a <HAL_UARTEx_DisableFifoMode+0x66>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2284      	movs	r2, #132	@ 0x84
 80033fe:	2101      	movs	r1, #1
 8003400:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2288      	movs	r2, #136	@ 0x88
 8003406:	2124      	movs	r1, #36	@ 0x24
 8003408:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2101      	movs	r1, #1
 800341e:	438a      	bics	r2, r1
 8003420:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4a0b      	ldr	r2, [pc, #44]	@ (8003454 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003426:	4013      	ands	r3, r2
 8003428:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2288      	movs	r2, #136	@ 0x88
 800343c:	2120      	movs	r1, #32
 800343e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2284      	movs	r2, #132	@ 0x84
 8003444:	2100      	movs	r1, #0
 8003446:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	0018      	movs	r0, r3
 800344c:	46bd      	mov	sp, r7
 800344e:	b004      	add	sp, #16
 8003450:	bd80      	pop	{r7, pc}
 8003452:	46c0      	nop			@ (mov r8, r8)
 8003454:	dfffffff 	.word	0xdfffffff

08003458 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2284      	movs	r2, #132	@ 0x84
 8003466:	5c9b      	ldrb	r3, [r3, r2]
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800346c:	2302      	movs	r3, #2
 800346e:	e02e      	b.n	80034ce <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2284      	movs	r2, #132	@ 0x84
 8003474:	2101      	movs	r1, #1
 8003476:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2288      	movs	r2, #136	@ 0x88
 800347c:	2124      	movs	r1, #36	@ 0x24
 800347e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2101      	movs	r1, #1
 8003494:	438a      	bics	r2, r1
 8003496:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	08d9      	lsrs	r1, r3, #3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	0018      	movs	r0, r3
 80034b0:	f000 f854 	bl	800355c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68fa      	ldr	r2, [r7, #12]
 80034ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2288      	movs	r2, #136	@ 0x88
 80034c0:	2120      	movs	r1, #32
 80034c2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2284      	movs	r2, #132	@ 0x84
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	0018      	movs	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	b004      	add	sp, #16
 80034d4:	bd80      	pop	{r7, pc}
	...

080034d8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2284      	movs	r2, #132	@ 0x84
 80034e6:	5c9b      	ldrb	r3, [r3, r2]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80034ec:	2302      	movs	r3, #2
 80034ee:	e02f      	b.n	8003550 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2284      	movs	r2, #132	@ 0x84
 80034f4:	2101      	movs	r1, #1
 80034f6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2288      	movs	r2, #136	@ 0x88
 80034fc:	2124      	movs	r1, #36	@ 0x24
 80034fe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2101      	movs	r1, #1
 8003514:	438a      	bics	r2, r1
 8003516:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	4a0e      	ldr	r2, [pc, #56]	@ (8003558 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003520:	4013      	ands	r3, r2
 8003522:	0019      	movs	r1, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	0018      	movs	r0, r3
 8003532:	f000 f813 	bl	800355c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2288      	movs	r2, #136	@ 0x88
 8003542:	2120      	movs	r1, #32
 8003544:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2284      	movs	r2, #132	@ 0x84
 800354a:	2100      	movs	r1, #0
 800354c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	0018      	movs	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	b004      	add	sp, #16
 8003556:	bd80      	pop	{r7, pc}
 8003558:	f1ffffff 	.word	0xf1ffffff

0800355c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800355c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003568:	2b00      	cmp	r3, #0
 800356a:	d108      	bne.n	800357e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	226a      	movs	r2, #106	@ 0x6a
 8003570:	2101      	movs	r1, #1
 8003572:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2268      	movs	r2, #104	@ 0x68
 8003578:	2101      	movs	r1, #1
 800357a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800357c:	e043      	b.n	8003606 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800357e:	260f      	movs	r6, #15
 8003580:	19bb      	adds	r3, r7, r6
 8003582:	2208      	movs	r2, #8
 8003584:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003586:	200e      	movs	r0, #14
 8003588:	183b      	adds	r3, r7, r0
 800358a:	2208      	movs	r2, #8
 800358c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	0e5b      	lsrs	r3, r3, #25
 8003596:	b2da      	uxtb	r2, r3
 8003598:	240d      	movs	r4, #13
 800359a:	193b      	adds	r3, r7, r4
 800359c:	2107      	movs	r1, #7
 800359e:	400a      	ands	r2, r1
 80035a0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	0f5b      	lsrs	r3, r3, #29
 80035aa:	b2da      	uxtb	r2, r3
 80035ac:	250c      	movs	r5, #12
 80035ae:	197b      	adds	r3, r7, r5
 80035b0:	2107      	movs	r1, #7
 80035b2:	400a      	ands	r2, r1
 80035b4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80035b6:	183b      	adds	r3, r7, r0
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	197a      	adds	r2, r7, r5
 80035bc:	7812      	ldrb	r2, [r2, #0]
 80035be:	4914      	ldr	r1, [pc, #80]	@ (8003610 <UARTEx_SetNbDataToProcess+0xb4>)
 80035c0:	5c8a      	ldrb	r2, [r1, r2]
 80035c2:	435a      	muls	r2, r3
 80035c4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80035c6:	197b      	adds	r3, r7, r5
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	4a12      	ldr	r2, [pc, #72]	@ (8003614 <UARTEx_SetNbDataToProcess+0xb8>)
 80035cc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80035ce:	0019      	movs	r1, r3
 80035d0:	f7fc fe34 	bl	800023c <__divsi3>
 80035d4:	0003      	movs	r3, r0
 80035d6:	b299      	uxth	r1, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	226a      	movs	r2, #106	@ 0x6a
 80035dc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80035de:	19bb      	adds	r3, r7, r6
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	193a      	adds	r2, r7, r4
 80035e4:	7812      	ldrb	r2, [r2, #0]
 80035e6:	490a      	ldr	r1, [pc, #40]	@ (8003610 <UARTEx_SetNbDataToProcess+0xb4>)
 80035e8:	5c8a      	ldrb	r2, [r1, r2]
 80035ea:	435a      	muls	r2, r3
 80035ec:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80035ee:	193b      	adds	r3, r7, r4
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	4a08      	ldr	r2, [pc, #32]	@ (8003614 <UARTEx_SetNbDataToProcess+0xb8>)
 80035f4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80035f6:	0019      	movs	r1, r3
 80035f8:	f7fc fe20 	bl	800023c <__divsi3>
 80035fc:	0003      	movs	r3, r0
 80035fe:	b299      	uxth	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2268      	movs	r2, #104	@ 0x68
 8003604:	5299      	strh	r1, [r3, r2]
}
 8003606:	46c0      	nop			@ (mov r8, r8)
 8003608:	46bd      	mov	sp, r7
 800360a:	b005      	add	sp, #20
 800360c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800360e:	46c0      	nop			@ (mov r8, r8)
 8003610:	08004024 	.word	0x08004024
 8003614:	0800402c 	.word	0x0800402c

08003618 <siprintf>:
 8003618:	b40e      	push	{r1, r2, r3}
 800361a:	b500      	push	{lr}
 800361c:	490b      	ldr	r1, [pc, #44]	@ (800364c <siprintf+0x34>)
 800361e:	b09c      	sub	sp, #112	@ 0x70
 8003620:	ab1d      	add	r3, sp, #116	@ 0x74
 8003622:	9002      	str	r0, [sp, #8]
 8003624:	9006      	str	r0, [sp, #24]
 8003626:	9107      	str	r1, [sp, #28]
 8003628:	9104      	str	r1, [sp, #16]
 800362a:	4809      	ldr	r0, [pc, #36]	@ (8003650 <siprintf+0x38>)
 800362c:	4909      	ldr	r1, [pc, #36]	@ (8003654 <siprintf+0x3c>)
 800362e:	cb04      	ldmia	r3!, {r2}
 8003630:	9105      	str	r1, [sp, #20]
 8003632:	6800      	ldr	r0, [r0, #0]
 8003634:	a902      	add	r1, sp, #8
 8003636:	9301      	str	r3, [sp, #4]
 8003638:	f000 f99e 	bl	8003978 <_svfiprintf_r>
 800363c:	2200      	movs	r2, #0
 800363e:	9b02      	ldr	r3, [sp, #8]
 8003640:	701a      	strb	r2, [r3, #0]
 8003642:	b01c      	add	sp, #112	@ 0x70
 8003644:	bc08      	pop	{r3}
 8003646:	b003      	add	sp, #12
 8003648:	4718      	bx	r3
 800364a:	46c0      	nop			@ (mov r8, r8)
 800364c:	7fffffff 	.word	0x7fffffff
 8003650:	2000000c 	.word	0x2000000c
 8003654:	ffff0208 	.word	0xffff0208

08003658 <memset>:
 8003658:	0003      	movs	r3, r0
 800365a:	1882      	adds	r2, r0, r2
 800365c:	4293      	cmp	r3, r2
 800365e:	d100      	bne.n	8003662 <memset+0xa>
 8003660:	4770      	bx	lr
 8003662:	7019      	strb	r1, [r3, #0]
 8003664:	3301      	adds	r3, #1
 8003666:	e7f9      	b.n	800365c <memset+0x4>

08003668 <__errno>:
 8003668:	4b01      	ldr	r3, [pc, #4]	@ (8003670 <__errno+0x8>)
 800366a:	6818      	ldr	r0, [r3, #0]
 800366c:	4770      	bx	lr
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	2000000c 	.word	0x2000000c

08003674 <__libc_init_array>:
 8003674:	b570      	push	{r4, r5, r6, lr}
 8003676:	2600      	movs	r6, #0
 8003678:	4c0c      	ldr	r4, [pc, #48]	@ (80036ac <__libc_init_array+0x38>)
 800367a:	4d0d      	ldr	r5, [pc, #52]	@ (80036b0 <__libc_init_array+0x3c>)
 800367c:	1b64      	subs	r4, r4, r5
 800367e:	10a4      	asrs	r4, r4, #2
 8003680:	42a6      	cmp	r6, r4
 8003682:	d109      	bne.n	8003698 <__libc_init_array+0x24>
 8003684:	2600      	movs	r6, #0
 8003686:	f000 fc65 	bl	8003f54 <_init>
 800368a:	4c0a      	ldr	r4, [pc, #40]	@ (80036b4 <__libc_init_array+0x40>)
 800368c:	4d0a      	ldr	r5, [pc, #40]	@ (80036b8 <__libc_init_array+0x44>)
 800368e:	1b64      	subs	r4, r4, r5
 8003690:	10a4      	asrs	r4, r4, #2
 8003692:	42a6      	cmp	r6, r4
 8003694:	d105      	bne.n	80036a2 <__libc_init_array+0x2e>
 8003696:	bd70      	pop	{r4, r5, r6, pc}
 8003698:	00b3      	lsls	r3, r6, #2
 800369a:	58eb      	ldr	r3, [r5, r3]
 800369c:	4798      	blx	r3
 800369e:	3601      	adds	r6, #1
 80036a0:	e7ee      	b.n	8003680 <__libc_init_array+0xc>
 80036a2:	00b3      	lsls	r3, r6, #2
 80036a4:	58eb      	ldr	r3, [r5, r3]
 80036a6:	4798      	blx	r3
 80036a8:	3601      	adds	r6, #1
 80036aa:	e7f2      	b.n	8003692 <__libc_init_array+0x1e>
 80036ac:	08004070 	.word	0x08004070
 80036b0:	08004070 	.word	0x08004070
 80036b4:	08004074 	.word	0x08004074
 80036b8:	08004070 	.word	0x08004070

080036bc <__retarget_lock_acquire_recursive>:
 80036bc:	4770      	bx	lr

080036be <__retarget_lock_release_recursive>:
 80036be:	4770      	bx	lr

080036c0 <_free_r>:
 80036c0:	b570      	push	{r4, r5, r6, lr}
 80036c2:	0005      	movs	r5, r0
 80036c4:	1e0c      	subs	r4, r1, #0
 80036c6:	d010      	beq.n	80036ea <_free_r+0x2a>
 80036c8:	3c04      	subs	r4, #4
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	da00      	bge.n	80036d2 <_free_r+0x12>
 80036d0:	18e4      	adds	r4, r4, r3
 80036d2:	0028      	movs	r0, r5
 80036d4:	f000 f8e0 	bl	8003898 <__malloc_lock>
 80036d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003750 <_free_r+0x90>)
 80036da:	6813      	ldr	r3, [r2, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d105      	bne.n	80036ec <_free_r+0x2c>
 80036e0:	6063      	str	r3, [r4, #4]
 80036e2:	6014      	str	r4, [r2, #0]
 80036e4:	0028      	movs	r0, r5
 80036e6:	f000 f8df 	bl	80038a8 <__malloc_unlock>
 80036ea:	bd70      	pop	{r4, r5, r6, pc}
 80036ec:	42a3      	cmp	r3, r4
 80036ee:	d908      	bls.n	8003702 <_free_r+0x42>
 80036f0:	6820      	ldr	r0, [r4, #0]
 80036f2:	1821      	adds	r1, r4, r0
 80036f4:	428b      	cmp	r3, r1
 80036f6:	d1f3      	bne.n	80036e0 <_free_r+0x20>
 80036f8:	6819      	ldr	r1, [r3, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	1809      	adds	r1, r1, r0
 80036fe:	6021      	str	r1, [r4, #0]
 8003700:	e7ee      	b.n	80036e0 <_free_r+0x20>
 8003702:	001a      	movs	r2, r3
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <_free_r+0x4e>
 800370a:	42a3      	cmp	r3, r4
 800370c:	d9f9      	bls.n	8003702 <_free_r+0x42>
 800370e:	6811      	ldr	r1, [r2, #0]
 8003710:	1850      	adds	r0, r2, r1
 8003712:	42a0      	cmp	r0, r4
 8003714:	d10b      	bne.n	800372e <_free_r+0x6e>
 8003716:	6820      	ldr	r0, [r4, #0]
 8003718:	1809      	adds	r1, r1, r0
 800371a:	1850      	adds	r0, r2, r1
 800371c:	6011      	str	r1, [r2, #0]
 800371e:	4283      	cmp	r3, r0
 8003720:	d1e0      	bne.n	80036e4 <_free_r+0x24>
 8003722:	6818      	ldr	r0, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	1841      	adds	r1, r0, r1
 8003728:	6011      	str	r1, [r2, #0]
 800372a:	6053      	str	r3, [r2, #4]
 800372c:	e7da      	b.n	80036e4 <_free_r+0x24>
 800372e:	42a0      	cmp	r0, r4
 8003730:	d902      	bls.n	8003738 <_free_r+0x78>
 8003732:	230c      	movs	r3, #12
 8003734:	602b      	str	r3, [r5, #0]
 8003736:	e7d5      	b.n	80036e4 <_free_r+0x24>
 8003738:	6820      	ldr	r0, [r4, #0]
 800373a:	1821      	adds	r1, r4, r0
 800373c:	428b      	cmp	r3, r1
 800373e:	d103      	bne.n	8003748 <_free_r+0x88>
 8003740:	6819      	ldr	r1, [r3, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	1809      	adds	r1, r1, r0
 8003746:	6021      	str	r1, [r4, #0]
 8003748:	6063      	str	r3, [r4, #4]
 800374a:	6054      	str	r4, [r2, #4]
 800374c:	e7ca      	b.n	80036e4 <_free_r+0x24>
 800374e:	46c0      	nop			@ (mov r8, r8)
 8003750:	200002dc 	.word	0x200002dc

08003754 <sbrk_aligned>:
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	4e0f      	ldr	r6, [pc, #60]	@ (8003794 <sbrk_aligned+0x40>)
 8003758:	000d      	movs	r5, r1
 800375a:	6831      	ldr	r1, [r6, #0]
 800375c:	0004      	movs	r4, r0
 800375e:	2900      	cmp	r1, #0
 8003760:	d102      	bne.n	8003768 <sbrk_aligned+0x14>
 8003762:	f000 fb99 	bl	8003e98 <_sbrk_r>
 8003766:	6030      	str	r0, [r6, #0]
 8003768:	0029      	movs	r1, r5
 800376a:	0020      	movs	r0, r4
 800376c:	f000 fb94 	bl	8003e98 <_sbrk_r>
 8003770:	1c43      	adds	r3, r0, #1
 8003772:	d103      	bne.n	800377c <sbrk_aligned+0x28>
 8003774:	2501      	movs	r5, #1
 8003776:	426d      	negs	r5, r5
 8003778:	0028      	movs	r0, r5
 800377a:	bd70      	pop	{r4, r5, r6, pc}
 800377c:	2303      	movs	r3, #3
 800377e:	1cc5      	adds	r5, r0, #3
 8003780:	439d      	bics	r5, r3
 8003782:	42a8      	cmp	r0, r5
 8003784:	d0f8      	beq.n	8003778 <sbrk_aligned+0x24>
 8003786:	1a29      	subs	r1, r5, r0
 8003788:	0020      	movs	r0, r4
 800378a:	f000 fb85 	bl	8003e98 <_sbrk_r>
 800378e:	3001      	adds	r0, #1
 8003790:	d1f2      	bne.n	8003778 <sbrk_aligned+0x24>
 8003792:	e7ef      	b.n	8003774 <sbrk_aligned+0x20>
 8003794:	200002d8 	.word	0x200002d8

08003798 <_malloc_r>:
 8003798:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800379a:	2203      	movs	r2, #3
 800379c:	1ccb      	adds	r3, r1, #3
 800379e:	4393      	bics	r3, r2
 80037a0:	3308      	adds	r3, #8
 80037a2:	0005      	movs	r5, r0
 80037a4:	001f      	movs	r7, r3
 80037a6:	2b0c      	cmp	r3, #12
 80037a8:	d234      	bcs.n	8003814 <_malloc_r+0x7c>
 80037aa:	270c      	movs	r7, #12
 80037ac:	42b9      	cmp	r1, r7
 80037ae:	d833      	bhi.n	8003818 <_malloc_r+0x80>
 80037b0:	0028      	movs	r0, r5
 80037b2:	f000 f871 	bl	8003898 <__malloc_lock>
 80037b6:	4e37      	ldr	r6, [pc, #220]	@ (8003894 <_malloc_r+0xfc>)
 80037b8:	6833      	ldr	r3, [r6, #0]
 80037ba:	001c      	movs	r4, r3
 80037bc:	2c00      	cmp	r4, #0
 80037be:	d12f      	bne.n	8003820 <_malloc_r+0x88>
 80037c0:	0039      	movs	r1, r7
 80037c2:	0028      	movs	r0, r5
 80037c4:	f7ff ffc6 	bl	8003754 <sbrk_aligned>
 80037c8:	0004      	movs	r4, r0
 80037ca:	1c43      	adds	r3, r0, #1
 80037cc:	d15f      	bne.n	800388e <_malloc_r+0xf6>
 80037ce:	6834      	ldr	r4, [r6, #0]
 80037d0:	9400      	str	r4, [sp, #0]
 80037d2:	9b00      	ldr	r3, [sp, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d14a      	bne.n	800386e <_malloc_r+0xd6>
 80037d8:	2c00      	cmp	r4, #0
 80037da:	d052      	beq.n	8003882 <_malloc_r+0xea>
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	0028      	movs	r0, r5
 80037e0:	18e3      	adds	r3, r4, r3
 80037e2:	9900      	ldr	r1, [sp, #0]
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	f000 fb57 	bl	8003e98 <_sbrk_r>
 80037ea:	9b01      	ldr	r3, [sp, #4]
 80037ec:	4283      	cmp	r3, r0
 80037ee:	d148      	bne.n	8003882 <_malloc_r+0xea>
 80037f0:	6823      	ldr	r3, [r4, #0]
 80037f2:	0028      	movs	r0, r5
 80037f4:	1aff      	subs	r7, r7, r3
 80037f6:	0039      	movs	r1, r7
 80037f8:	f7ff ffac 	bl	8003754 <sbrk_aligned>
 80037fc:	3001      	adds	r0, #1
 80037fe:	d040      	beq.n	8003882 <_malloc_r+0xea>
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	19db      	adds	r3, r3, r7
 8003804:	6023      	str	r3, [r4, #0]
 8003806:	6833      	ldr	r3, [r6, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	2a00      	cmp	r2, #0
 800380c:	d133      	bne.n	8003876 <_malloc_r+0xde>
 800380e:	9b00      	ldr	r3, [sp, #0]
 8003810:	6033      	str	r3, [r6, #0]
 8003812:	e019      	b.n	8003848 <_malloc_r+0xb0>
 8003814:	2b00      	cmp	r3, #0
 8003816:	dac9      	bge.n	80037ac <_malloc_r+0x14>
 8003818:	230c      	movs	r3, #12
 800381a:	602b      	str	r3, [r5, #0]
 800381c:	2000      	movs	r0, #0
 800381e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003820:	6821      	ldr	r1, [r4, #0]
 8003822:	1bc9      	subs	r1, r1, r7
 8003824:	d420      	bmi.n	8003868 <_malloc_r+0xd0>
 8003826:	290b      	cmp	r1, #11
 8003828:	d90a      	bls.n	8003840 <_malloc_r+0xa8>
 800382a:	19e2      	adds	r2, r4, r7
 800382c:	6027      	str	r7, [r4, #0]
 800382e:	42a3      	cmp	r3, r4
 8003830:	d104      	bne.n	800383c <_malloc_r+0xa4>
 8003832:	6032      	str	r2, [r6, #0]
 8003834:	6863      	ldr	r3, [r4, #4]
 8003836:	6011      	str	r1, [r2, #0]
 8003838:	6053      	str	r3, [r2, #4]
 800383a:	e005      	b.n	8003848 <_malloc_r+0xb0>
 800383c:	605a      	str	r2, [r3, #4]
 800383e:	e7f9      	b.n	8003834 <_malloc_r+0x9c>
 8003840:	6862      	ldr	r2, [r4, #4]
 8003842:	42a3      	cmp	r3, r4
 8003844:	d10e      	bne.n	8003864 <_malloc_r+0xcc>
 8003846:	6032      	str	r2, [r6, #0]
 8003848:	0028      	movs	r0, r5
 800384a:	f000 f82d 	bl	80038a8 <__malloc_unlock>
 800384e:	0020      	movs	r0, r4
 8003850:	2207      	movs	r2, #7
 8003852:	300b      	adds	r0, #11
 8003854:	1d23      	adds	r3, r4, #4
 8003856:	4390      	bics	r0, r2
 8003858:	1ac2      	subs	r2, r0, r3
 800385a:	4298      	cmp	r0, r3
 800385c:	d0df      	beq.n	800381e <_malloc_r+0x86>
 800385e:	1a1b      	subs	r3, r3, r0
 8003860:	50a3      	str	r3, [r4, r2]
 8003862:	e7dc      	b.n	800381e <_malloc_r+0x86>
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	e7ef      	b.n	8003848 <_malloc_r+0xb0>
 8003868:	0023      	movs	r3, r4
 800386a:	6864      	ldr	r4, [r4, #4]
 800386c:	e7a6      	b.n	80037bc <_malloc_r+0x24>
 800386e:	9c00      	ldr	r4, [sp, #0]
 8003870:	6863      	ldr	r3, [r4, #4]
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	e7ad      	b.n	80037d2 <_malloc_r+0x3a>
 8003876:	001a      	movs	r2, r3
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	42a3      	cmp	r3, r4
 800387c:	d1fb      	bne.n	8003876 <_malloc_r+0xde>
 800387e:	2300      	movs	r3, #0
 8003880:	e7da      	b.n	8003838 <_malloc_r+0xa0>
 8003882:	230c      	movs	r3, #12
 8003884:	0028      	movs	r0, r5
 8003886:	602b      	str	r3, [r5, #0]
 8003888:	f000 f80e 	bl	80038a8 <__malloc_unlock>
 800388c:	e7c6      	b.n	800381c <_malloc_r+0x84>
 800388e:	6007      	str	r7, [r0, #0]
 8003890:	e7da      	b.n	8003848 <_malloc_r+0xb0>
 8003892:	46c0      	nop			@ (mov r8, r8)
 8003894:	200002dc 	.word	0x200002dc

08003898 <__malloc_lock>:
 8003898:	b510      	push	{r4, lr}
 800389a:	4802      	ldr	r0, [pc, #8]	@ (80038a4 <__malloc_lock+0xc>)
 800389c:	f7ff ff0e 	bl	80036bc <__retarget_lock_acquire_recursive>
 80038a0:	bd10      	pop	{r4, pc}
 80038a2:	46c0      	nop			@ (mov r8, r8)
 80038a4:	200002d4 	.word	0x200002d4

080038a8 <__malloc_unlock>:
 80038a8:	b510      	push	{r4, lr}
 80038aa:	4802      	ldr	r0, [pc, #8]	@ (80038b4 <__malloc_unlock+0xc>)
 80038ac:	f7ff ff07 	bl	80036be <__retarget_lock_release_recursive>
 80038b0:	bd10      	pop	{r4, pc}
 80038b2:	46c0      	nop			@ (mov r8, r8)
 80038b4:	200002d4 	.word	0x200002d4

080038b8 <__ssputs_r>:
 80038b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038ba:	688e      	ldr	r6, [r1, #8]
 80038bc:	b085      	sub	sp, #20
 80038be:	001f      	movs	r7, r3
 80038c0:	000c      	movs	r4, r1
 80038c2:	680b      	ldr	r3, [r1, #0]
 80038c4:	9002      	str	r0, [sp, #8]
 80038c6:	9203      	str	r2, [sp, #12]
 80038c8:	42be      	cmp	r6, r7
 80038ca:	d830      	bhi.n	800392e <__ssputs_r+0x76>
 80038cc:	210c      	movs	r1, #12
 80038ce:	5e62      	ldrsh	r2, [r4, r1]
 80038d0:	2190      	movs	r1, #144	@ 0x90
 80038d2:	00c9      	lsls	r1, r1, #3
 80038d4:	420a      	tst	r2, r1
 80038d6:	d028      	beq.n	800392a <__ssputs_r+0x72>
 80038d8:	2003      	movs	r0, #3
 80038da:	6921      	ldr	r1, [r4, #16]
 80038dc:	1a5b      	subs	r3, r3, r1
 80038de:	9301      	str	r3, [sp, #4]
 80038e0:	6963      	ldr	r3, [r4, #20]
 80038e2:	4343      	muls	r3, r0
 80038e4:	9801      	ldr	r0, [sp, #4]
 80038e6:	0fdd      	lsrs	r5, r3, #31
 80038e8:	18ed      	adds	r5, r5, r3
 80038ea:	1c7b      	adds	r3, r7, #1
 80038ec:	181b      	adds	r3, r3, r0
 80038ee:	106d      	asrs	r5, r5, #1
 80038f0:	42ab      	cmp	r3, r5
 80038f2:	d900      	bls.n	80038f6 <__ssputs_r+0x3e>
 80038f4:	001d      	movs	r5, r3
 80038f6:	0552      	lsls	r2, r2, #21
 80038f8:	d528      	bpl.n	800394c <__ssputs_r+0x94>
 80038fa:	0029      	movs	r1, r5
 80038fc:	9802      	ldr	r0, [sp, #8]
 80038fe:	f7ff ff4b 	bl	8003798 <_malloc_r>
 8003902:	1e06      	subs	r6, r0, #0
 8003904:	d02c      	beq.n	8003960 <__ssputs_r+0xa8>
 8003906:	9a01      	ldr	r2, [sp, #4]
 8003908:	6921      	ldr	r1, [r4, #16]
 800390a:	f000 fae2 	bl	8003ed2 <memcpy>
 800390e:	89a2      	ldrh	r2, [r4, #12]
 8003910:	4b18      	ldr	r3, [pc, #96]	@ (8003974 <__ssputs_r+0xbc>)
 8003912:	401a      	ands	r2, r3
 8003914:	2380      	movs	r3, #128	@ 0x80
 8003916:	4313      	orrs	r3, r2
 8003918:	81a3      	strh	r3, [r4, #12]
 800391a:	9b01      	ldr	r3, [sp, #4]
 800391c:	6126      	str	r6, [r4, #16]
 800391e:	18f6      	adds	r6, r6, r3
 8003920:	6026      	str	r6, [r4, #0]
 8003922:	003e      	movs	r6, r7
 8003924:	6165      	str	r5, [r4, #20]
 8003926:	1aed      	subs	r5, r5, r3
 8003928:	60a5      	str	r5, [r4, #8]
 800392a:	42be      	cmp	r6, r7
 800392c:	d900      	bls.n	8003930 <__ssputs_r+0x78>
 800392e:	003e      	movs	r6, r7
 8003930:	0032      	movs	r2, r6
 8003932:	9903      	ldr	r1, [sp, #12]
 8003934:	6820      	ldr	r0, [r4, #0]
 8003936:	f000 fa9b 	bl	8003e70 <memmove>
 800393a:	2000      	movs	r0, #0
 800393c:	68a3      	ldr	r3, [r4, #8]
 800393e:	1b9b      	subs	r3, r3, r6
 8003940:	60a3      	str	r3, [r4, #8]
 8003942:	6823      	ldr	r3, [r4, #0]
 8003944:	199b      	adds	r3, r3, r6
 8003946:	6023      	str	r3, [r4, #0]
 8003948:	b005      	add	sp, #20
 800394a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800394c:	002a      	movs	r2, r5
 800394e:	9802      	ldr	r0, [sp, #8]
 8003950:	f000 fac8 	bl	8003ee4 <_realloc_r>
 8003954:	1e06      	subs	r6, r0, #0
 8003956:	d1e0      	bne.n	800391a <__ssputs_r+0x62>
 8003958:	6921      	ldr	r1, [r4, #16]
 800395a:	9802      	ldr	r0, [sp, #8]
 800395c:	f7ff feb0 	bl	80036c0 <_free_r>
 8003960:	230c      	movs	r3, #12
 8003962:	2001      	movs	r0, #1
 8003964:	9a02      	ldr	r2, [sp, #8]
 8003966:	4240      	negs	r0, r0
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	89a2      	ldrh	r2, [r4, #12]
 800396c:	3334      	adds	r3, #52	@ 0x34
 800396e:	4313      	orrs	r3, r2
 8003970:	81a3      	strh	r3, [r4, #12]
 8003972:	e7e9      	b.n	8003948 <__ssputs_r+0x90>
 8003974:	fffffb7f 	.word	0xfffffb7f

08003978 <_svfiprintf_r>:
 8003978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800397a:	b0a1      	sub	sp, #132	@ 0x84
 800397c:	9003      	str	r0, [sp, #12]
 800397e:	001d      	movs	r5, r3
 8003980:	898b      	ldrh	r3, [r1, #12]
 8003982:	000f      	movs	r7, r1
 8003984:	0016      	movs	r6, r2
 8003986:	061b      	lsls	r3, r3, #24
 8003988:	d511      	bpl.n	80039ae <_svfiprintf_r+0x36>
 800398a:	690b      	ldr	r3, [r1, #16]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10e      	bne.n	80039ae <_svfiprintf_r+0x36>
 8003990:	2140      	movs	r1, #64	@ 0x40
 8003992:	f7ff ff01 	bl	8003798 <_malloc_r>
 8003996:	6038      	str	r0, [r7, #0]
 8003998:	6138      	str	r0, [r7, #16]
 800399a:	2800      	cmp	r0, #0
 800399c:	d105      	bne.n	80039aa <_svfiprintf_r+0x32>
 800399e:	230c      	movs	r3, #12
 80039a0:	9a03      	ldr	r2, [sp, #12]
 80039a2:	6013      	str	r3, [r2, #0]
 80039a4:	2001      	movs	r0, #1
 80039a6:	4240      	negs	r0, r0
 80039a8:	e0cf      	b.n	8003b4a <_svfiprintf_r+0x1d2>
 80039aa:	2340      	movs	r3, #64	@ 0x40
 80039ac:	617b      	str	r3, [r7, #20]
 80039ae:	2300      	movs	r3, #0
 80039b0:	ac08      	add	r4, sp, #32
 80039b2:	6163      	str	r3, [r4, #20]
 80039b4:	3320      	adds	r3, #32
 80039b6:	7663      	strb	r3, [r4, #25]
 80039b8:	3310      	adds	r3, #16
 80039ba:	76a3      	strb	r3, [r4, #26]
 80039bc:	9507      	str	r5, [sp, #28]
 80039be:	0035      	movs	r5, r6
 80039c0:	782b      	ldrb	r3, [r5, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <_svfiprintf_r+0x52>
 80039c6:	2b25      	cmp	r3, #37	@ 0x25
 80039c8:	d148      	bne.n	8003a5c <_svfiprintf_r+0xe4>
 80039ca:	1bab      	subs	r3, r5, r6
 80039cc:	9305      	str	r3, [sp, #20]
 80039ce:	42b5      	cmp	r5, r6
 80039d0:	d00b      	beq.n	80039ea <_svfiprintf_r+0x72>
 80039d2:	0032      	movs	r2, r6
 80039d4:	0039      	movs	r1, r7
 80039d6:	9803      	ldr	r0, [sp, #12]
 80039d8:	f7ff ff6e 	bl	80038b8 <__ssputs_r>
 80039dc:	3001      	adds	r0, #1
 80039de:	d100      	bne.n	80039e2 <_svfiprintf_r+0x6a>
 80039e0:	e0ae      	b.n	8003b40 <_svfiprintf_r+0x1c8>
 80039e2:	6963      	ldr	r3, [r4, #20]
 80039e4:	9a05      	ldr	r2, [sp, #20]
 80039e6:	189b      	adds	r3, r3, r2
 80039e8:	6163      	str	r3, [r4, #20]
 80039ea:	782b      	ldrb	r3, [r5, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d100      	bne.n	80039f2 <_svfiprintf_r+0x7a>
 80039f0:	e0a6      	b.n	8003b40 <_svfiprintf_r+0x1c8>
 80039f2:	2201      	movs	r2, #1
 80039f4:	2300      	movs	r3, #0
 80039f6:	4252      	negs	r2, r2
 80039f8:	6062      	str	r2, [r4, #4]
 80039fa:	a904      	add	r1, sp, #16
 80039fc:	3254      	adds	r2, #84	@ 0x54
 80039fe:	1852      	adds	r2, r2, r1
 8003a00:	1c6e      	adds	r6, r5, #1
 8003a02:	6023      	str	r3, [r4, #0]
 8003a04:	60e3      	str	r3, [r4, #12]
 8003a06:	60a3      	str	r3, [r4, #8]
 8003a08:	7013      	strb	r3, [r2, #0]
 8003a0a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003a0c:	4b54      	ldr	r3, [pc, #336]	@ (8003b60 <_svfiprintf_r+0x1e8>)
 8003a0e:	2205      	movs	r2, #5
 8003a10:	0018      	movs	r0, r3
 8003a12:	7831      	ldrb	r1, [r6, #0]
 8003a14:	9305      	str	r3, [sp, #20]
 8003a16:	f000 fa51 	bl	8003ebc <memchr>
 8003a1a:	1c75      	adds	r5, r6, #1
 8003a1c:	2800      	cmp	r0, #0
 8003a1e:	d11f      	bne.n	8003a60 <_svfiprintf_r+0xe8>
 8003a20:	6822      	ldr	r2, [r4, #0]
 8003a22:	06d3      	lsls	r3, r2, #27
 8003a24:	d504      	bpl.n	8003a30 <_svfiprintf_r+0xb8>
 8003a26:	2353      	movs	r3, #83	@ 0x53
 8003a28:	a904      	add	r1, sp, #16
 8003a2a:	185b      	adds	r3, r3, r1
 8003a2c:	2120      	movs	r1, #32
 8003a2e:	7019      	strb	r1, [r3, #0]
 8003a30:	0713      	lsls	r3, r2, #28
 8003a32:	d504      	bpl.n	8003a3e <_svfiprintf_r+0xc6>
 8003a34:	2353      	movs	r3, #83	@ 0x53
 8003a36:	a904      	add	r1, sp, #16
 8003a38:	185b      	adds	r3, r3, r1
 8003a3a:	212b      	movs	r1, #43	@ 0x2b
 8003a3c:	7019      	strb	r1, [r3, #0]
 8003a3e:	7833      	ldrb	r3, [r6, #0]
 8003a40:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a42:	d016      	beq.n	8003a72 <_svfiprintf_r+0xfa>
 8003a44:	0035      	movs	r5, r6
 8003a46:	2100      	movs	r1, #0
 8003a48:	200a      	movs	r0, #10
 8003a4a:	68e3      	ldr	r3, [r4, #12]
 8003a4c:	782a      	ldrb	r2, [r5, #0]
 8003a4e:	1c6e      	adds	r6, r5, #1
 8003a50:	3a30      	subs	r2, #48	@ 0x30
 8003a52:	2a09      	cmp	r2, #9
 8003a54:	d950      	bls.n	8003af8 <_svfiprintf_r+0x180>
 8003a56:	2900      	cmp	r1, #0
 8003a58:	d111      	bne.n	8003a7e <_svfiprintf_r+0x106>
 8003a5a:	e017      	b.n	8003a8c <_svfiprintf_r+0x114>
 8003a5c:	3501      	adds	r5, #1
 8003a5e:	e7af      	b.n	80039c0 <_svfiprintf_r+0x48>
 8003a60:	9b05      	ldr	r3, [sp, #20]
 8003a62:	6822      	ldr	r2, [r4, #0]
 8003a64:	1ac0      	subs	r0, r0, r3
 8003a66:	2301      	movs	r3, #1
 8003a68:	4083      	lsls	r3, r0
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	002e      	movs	r6, r5
 8003a6e:	6023      	str	r3, [r4, #0]
 8003a70:	e7cc      	b.n	8003a0c <_svfiprintf_r+0x94>
 8003a72:	9b07      	ldr	r3, [sp, #28]
 8003a74:	1d19      	adds	r1, r3, #4
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	9107      	str	r1, [sp, #28]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	db01      	blt.n	8003a82 <_svfiprintf_r+0x10a>
 8003a7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a80:	e004      	b.n	8003a8c <_svfiprintf_r+0x114>
 8003a82:	425b      	negs	r3, r3
 8003a84:	60e3      	str	r3, [r4, #12]
 8003a86:	2302      	movs	r3, #2
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	6023      	str	r3, [r4, #0]
 8003a8c:	782b      	ldrb	r3, [r5, #0]
 8003a8e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a90:	d10c      	bne.n	8003aac <_svfiprintf_r+0x134>
 8003a92:	786b      	ldrb	r3, [r5, #1]
 8003a94:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a96:	d134      	bne.n	8003b02 <_svfiprintf_r+0x18a>
 8003a98:	9b07      	ldr	r3, [sp, #28]
 8003a9a:	3502      	adds	r5, #2
 8003a9c:	1d1a      	adds	r2, r3, #4
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	9207      	str	r2, [sp, #28]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	da01      	bge.n	8003aaa <_svfiprintf_r+0x132>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	425b      	negs	r3, r3
 8003aaa:	9309      	str	r3, [sp, #36]	@ 0x24
 8003aac:	4e2d      	ldr	r6, [pc, #180]	@ (8003b64 <_svfiprintf_r+0x1ec>)
 8003aae:	2203      	movs	r2, #3
 8003ab0:	0030      	movs	r0, r6
 8003ab2:	7829      	ldrb	r1, [r5, #0]
 8003ab4:	f000 fa02 	bl	8003ebc <memchr>
 8003ab8:	2800      	cmp	r0, #0
 8003aba:	d006      	beq.n	8003aca <_svfiprintf_r+0x152>
 8003abc:	2340      	movs	r3, #64	@ 0x40
 8003abe:	1b80      	subs	r0, r0, r6
 8003ac0:	4083      	lsls	r3, r0
 8003ac2:	6822      	ldr	r2, [r4, #0]
 8003ac4:	3501      	adds	r5, #1
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	6023      	str	r3, [r4, #0]
 8003aca:	7829      	ldrb	r1, [r5, #0]
 8003acc:	2206      	movs	r2, #6
 8003ace:	4826      	ldr	r0, [pc, #152]	@ (8003b68 <_svfiprintf_r+0x1f0>)
 8003ad0:	1c6e      	adds	r6, r5, #1
 8003ad2:	7621      	strb	r1, [r4, #24]
 8003ad4:	f000 f9f2 	bl	8003ebc <memchr>
 8003ad8:	2800      	cmp	r0, #0
 8003ada:	d038      	beq.n	8003b4e <_svfiprintf_r+0x1d6>
 8003adc:	4b23      	ldr	r3, [pc, #140]	@ (8003b6c <_svfiprintf_r+0x1f4>)
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d122      	bne.n	8003b28 <_svfiprintf_r+0x1b0>
 8003ae2:	2207      	movs	r2, #7
 8003ae4:	9b07      	ldr	r3, [sp, #28]
 8003ae6:	3307      	adds	r3, #7
 8003ae8:	4393      	bics	r3, r2
 8003aea:	3308      	adds	r3, #8
 8003aec:	9307      	str	r3, [sp, #28]
 8003aee:	6963      	ldr	r3, [r4, #20]
 8003af0:	9a04      	ldr	r2, [sp, #16]
 8003af2:	189b      	adds	r3, r3, r2
 8003af4:	6163      	str	r3, [r4, #20]
 8003af6:	e762      	b.n	80039be <_svfiprintf_r+0x46>
 8003af8:	4343      	muls	r3, r0
 8003afa:	0035      	movs	r5, r6
 8003afc:	2101      	movs	r1, #1
 8003afe:	189b      	adds	r3, r3, r2
 8003b00:	e7a4      	b.n	8003a4c <_svfiprintf_r+0xd4>
 8003b02:	2300      	movs	r3, #0
 8003b04:	200a      	movs	r0, #10
 8003b06:	0019      	movs	r1, r3
 8003b08:	3501      	adds	r5, #1
 8003b0a:	6063      	str	r3, [r4, #4]
 8003b0c:	782a      	ldrb	r2, [r5, #0]
 8003b0e:	1c6e      	adds	r6, r5, #1
 8003b10:	3a30      	subs	r2, #48	@ 0x30
 8003b12:	2a09      	cmp	r2, #9
 8003b14:	d903      	bls.n	8003b1e <_svfiprintf_r+0x1a6>
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d0c8      	beq.n	8003aac <_svfiprintf_r+0x134>
 8003b1a:	9109      	str	r1, [sp, #36]	@ 0x24
 8003b1c:	e7c6      	b.n	8003aac <_svfiprintf_r+0x134>
 8003b1e:	4341      	muls	r1, r0
 8003b20:	0035      	movs	r5, r6
 8003b22:	2301      	movs	r3, #1
 8003b24:	1889      	adds	r1, r1, r2
 8003b26:	e7f1      	b.n	8003b0c <_svfiprintf_r+0x194>
 8003b28:	aa07      	add	r2, sp, #28
 8003b2a:	9200      	str	r2, [sp, #0]
 8003b2c:	0021      	movs	r1, r4
 8003b2e:	003a      	movs	r2, r7
 8003b30:	4b0f      	ldr	r3, [pc, #60]	@ (8003b70 <_svfiprintf_r+0x1f8>)
 8003b32:	9803      	ldr	r0, [sp, #12]
 8003b34:	e000      	b.n	8003b38 <_svfiprintf_r+0x1c0>
 8003b36:	bf00      	nop
 8003b38:	9004      	str	r0, [sp, #16]
 8003b3a:	9b04      	ldr	r3, [sp, #16]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	d1d6      	bne.n	8003aee <_svfiprintf_r+0x176>
 8003b40:	89bb      	ldrh	r3, [r7, #12]
 8003b42:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003b44:	065b      	lsls	r3, r3, #25
 8003b46:	d500      	bpl.n	8003b4a <_svfiprintf_r+0x1d2>
 8003b48:	e72c      	b.n	80039a4 <_svfiprintf_r+0x2c>
 8003b4a:	b021      	add	sp, #132	@ 0x84
 8003b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b4e:	aa07      	add	r2, sp, #28
 8003b50:	9200      	str	r2, [sp, #0]
 8003b52:	0021      	movs	r1, r4
 8003b54:	003a      	movs	r2, r7
 8003b56:	4b06      	ldr	r3, [pc, #24]	@ (8003b70 <_svfiprintf_r+0x1f8>)
 8003b58:	9803      	ldr	r0, [sp, #12]
 8003b5a:	f000 f87b 	bl	8003c54 <_printf_i>
 8003b5e:	e7eb      	b.n	8003b38 <_svfiprintf_r+0x1c0>
 8003b60:	08004034 	.word	0x08004034
 8003b64:	0800403a 	.word	0x0800403a
 8003b68:	0800403e 	.word	0x0800403e
 8003b6c:	00000000 	.word	0x00000000
 8003b70:	080038b9 	.word	0x080038b9

08003b74 <_printf_common>:
 8003b74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b76:	0016      	movs	r6, r2
 8003b78:	9301      	str	r3, [sp, #4]
 8003b7a:	688a      	ldr	r2, [r1, #8]
 8003b7c:	690b      	ldr	r3, [r1, #16]
 8003b7e:	000c      	movs	r4, r1
 8003b80:	9000      	str	r0, [sp, #0]
 8003b82:	4293      	cmp	r3, r2
 8003b84:	da00      	bge.n	8003b88 <_printf_common+0x14>
 8003b86:	0013      	movs	r3, r2
 8003b88:	0022      	movs	r2, r4
 8003b8a:	6033      	str	r3, [r6, #0]
 8003b8c:	3243      	adds	r2, #67	@ 0x43
 8003b8e:	7812      	ldrb	r2, [r2, #0]
 8003b90:	2a00      	cmp	r2, #0
 8003b92:	d001      	beq.n	8003b98 <_printf_common+0x24>
 8003b94:	3301      	adds	r3, #1
 8003b96:	6033      	str	r3, [r6, #0]
 8003b98:	6823      	ldr	r3, [r4, #0]
 8003b9a:	069b      	lsls	r3, r3, #26
 8003b9c:	d502      	bpl.n	8003ba4 <_printf_common+0x30>
 8003b9e:	6833      	ldr	r3, [r6, #0]
 8003ba0:	3302      	adds	r3, #2
 8003ba2:	6033      	str	r3, [r6, #0]
 8003ba4:	6822      	ldr	r2, [r4, #0]
 8003ba6:	2306      	movs	r3, #6
 8003ba8:	0015      	movs	r5, r2
 8003baa:	401d      	ands	r5, r3
 8003bac:	421a      	tst	r2, r3
 8003bae:	d027      	beq.n	8003c00 <_printf_common+0x8c>
 8003bb0:	0023      	movs	r3, r4
 8003bb2:	3343      	adds	r3, #67	@ 0x43
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	1e5a      	subs	r2, r3, #1
 8003bb8:	4193      	sbcs	r3, r2
 8003bba:	6822      	ldr	r2, [r4, #0]
 8003bbc:	0692      	lsls	r2, r2, #26
 8003bbe:	d430      	bmi.n	8003c22 <_printf_common+0xae>
 8003bc0:	0022      	movs	r2, r4
 8003bc2:	9901      	ldr	r1, [sp, #4]
 8003bc4:	9800      	ldr	r0, [sp, #0]
 8003bc6:	9d08      	ldr	r5, [sp, #32]
 8003bc8:	3243      	adds	r2, #67	@ 0x43
 8003bca:	47a8      	blx	r5
 8003bcc:	3001      	adds	r0, #1
 8003bce:	d025      	beq.n	8003c1c <_printf_common+0xa8>
 8003bd0:	2206      	movs	r2, #6
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	2500      	movs	r5, #0
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d105      	bne.n	8003be8 <_printf_common+0x74>
 8003bdc:	6833      	ldr	r3, [r6, #0]
 8003bde:	68e5      	ldr	r5, [r4, #12]
 8003be0:	1aed      	subs	r5, r5, r3
 8003be2:	43eb      	mvns	r3, r5
 8003be4:	17db      	asrs	r3, r3, #31
 8003be6:	401d      	ands	r5, r3
 8003be8:	68a3      	ldr	r3, [r4, #8]
 8003bea:	6922      	ldr	r2, [r4, #16]
 8003bec:	4293      	cmp	r3, r2
 8003bee:	dd01      	ble.n	8003bf4 <_printf_common+0x80>
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	18ed      	adds	r5, r5, r3
 8003bf4:	2600      	movs	r6, #0
 8003bf6:	42b5      	cmp	r5, r6
 8003bf8:	d120      	bne.n	8003c3c <_printf_common+0xc8>
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	e010      	b.n	8003c20 <_printf_common+0xac>
 8003bfe:	3501      	adds	r5, #1
 8003c00:	68e3      	ldr	r3, [r4, #12]
 8003c02:	6832      	ldr	r2, [r6, #0]
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	42ab      	cmp	r3, r5
 8003c08:	ddd2      	ble.n	8003bb0 <_printf_common+0x3c>
 8003c0a:	0022      	movs	r2, r4
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	9901      	ldr	r1, [sp, #4]
 8003c10:	9800      	ldr	r0, [sp, #0]
 8003c12:	9f08      	ldr	r7, [sp, #32]
 8003c14:	3219      	adds	r2, #25
 8003c16:	47b8      	blx	r7
 8003c18:	3001      	adds	r0, #1
 8003c1a:	d1f0      	bne.n	8003bfe <_printf_common+0x8a>
 8003c1c:	2001      	movs	r0, #1
 8003c1e:	4240      	negs	r0, r0
 8003c20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c22:	2030      	movs	r0, #48	@ 0x30
 8003c24:	18e1      	adds	r1, r4, r3
 8003c26:	3143      	adds	r1, #67	@ 0x43
 8003c28:	7008      	strb	r0, [r1, #0]
 8003c2a:	0021      	movs	r1, r4
 8003c2c:	1c5a      	adds	r2, r3, #1
 8003c2e:	3145      	adds	r1, #69	@ 0x45
 8003c30:	7809      	ldrb	r1, [r1, #0]
 8003c32:	18a2      	adds	r2, r4, r2
 8003c34:	3243      	adds	r2, #67	@ 0x43
 8003c36:	3302      	adds	r3, #2
 8003c38:	7011      	strb	r1, [r2, #0]
 8003c3a:	e7c1      	b.n	8003bc0 <_printf_common+0x4c>
 8003c3c:	0022      	movs	r2, r4
 8003c3e:	2301      	movs	r3, #1
 8003c40:	9901      	ldr	r1, [sp, #4]
 8003c42:	9800      	ldr	r0, [sp, #0]
 8003c44:	9f08      	ldr	r7, [sp, #32]
 8003c46:	321a      	adds	r2, #26
 8003c48:	47b8      	blx	r7
 8003c4a:	3001      	adds	r0, #1
 8003c4c:	d0e6      	beq.n	8003c1c <_printf_common+0xa8>
 8003c4e:	3601      	adds	r6, #1
 8003c50:	e7d1      	b.n	8003bf6 <_printf_common+0x82>
	...

08003c54 <_printf_i>:
 8003c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c56:	b08b      	sub	sp, #44	@ 0x2c
 8003c58:	9206      	str	r2, [sp, #24]
 8003c5a:	000a      	movs	r2, r1
 8003c5c:	3243      	adds	r2, #67	@ 0x43
 8003c5e:	9307      	str	r3, [sp, #28]
 8003c60:	9005      	str	r0, [sp, #20]
 8003c62:	9203      	str	r2, [sp, #12]
 8003c64:	7e0a      	ldrb	r2, [r1, #24]
 8003c66:	000c      	movs	r4, r1
 8003c68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003c6a:	2a78      	cmp	r2, #120	@ 0x78
 8003c6c:	d809      	bhi.n	8003c82 <_printf_i+0x2e>
 8003c6e:	2a62      	cmp	r2, #98	@ 0x62
 8003c70:	d80b      	bhi.n	8003c8a <_printf_i+0x36>
 8003c72:	2a00      	cmp	r2, #0
 8003c74:	d100      	bne.n	8003c78 <_printf_i+0x24>
 8003c76:	e0bc      	b.n	8003df2 <_printf_i+0x19e>
 8003c78:	497b      	ldr	r1, [pc, #492]	@ (8003e68 <_printf_i+0x214>)
 8003c7a:	9104      	str	r1, [sp, #16]
 8003c7c:	2a58      	cmp	r2, #88	@ 0x58
 8003c7e:	d100      	bne.n	8003c82 <_printf_i+0x2e>
 8003c80:	e090      	b.n	8003da4 <_printf_i+0x150>
 8003c82:	0025      	movs	r5, r4
 8003c84:	3542      	adds	r5, #66	@ 0x42
 8003c86:	702a      	strb	r2, [r5, #0]
 8003c88:	e022      	b.n	8003cd0 <_printf_i+0x7c>
 8003c8a:	0010      	movs	r0, r2
 8003c8c:	3863      	subs	r0, #99	@ 0x63
 8003c8e:	2815      	cmp	r0, #21
 8003c90:	d8f7      	bhi.n	8003c82 <_printf_i+0x2e>
 8003c92:	f7fc fa3f 	bl	8000114 <__gnu_thumb1_case_shi>
 8003c96:	0016      	.short	0x0016
 8003c98:	fff6001f 	.word	0xfff6001f
 8003c9c:	fff6fff6 	.word	0xfff6fff6
 8003ca0:	001ffff6 	.word	0x001ffff6
 8003ca4:	fff6fff6 	.word	0xfff6fff6
 8003ca8:	fff6fff6 	.word	0xfff6fff6
 8003cac:	003600a1 	.word	0x003600a1
 8003cb0:	fff60080 	.word	0xfff60080
 8003cb4:	00b2fff6 	.word	0x00b2fff6
 8003cb8:	0036fff6 	.word	0x0036fff6
 8003cbc:	fff6fff6 	.word	0xfff6fff6
 8003cc0:	0084      	.short	0x0084
 8003cc2:	0025      	movs	r5, r4
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	3542      	adds	r5, #66	@ 0x42
 8003cc8:	1d11      	adds	r1, r2, #4
 8003cca:	6019      	str	r1, [r3, #0]
 8003ccc:	6813      	ldr	r3, [r2, #0]
 8003cce:	702b      	strb	r3, [r5, #0]
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e0a0      	b.n	8003e16 <_printf_i+0x1c2>
 8003cd4:	6818      	ldr	r0, [r3, #0]
 8003cd6:	6809      	ldr	r1, [r1, #0]
 8003cd8:	1d02      	adds	r2, r0, #4
 8003cda:	060d      	lsls	r5, r1, #24
 8003cdc:	d50b      	bpl.n	8003cf6 <_printf_i+0xa2>
 8003cde:	6806      	ldr	r6, [r0, #0]
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	2e00      	cmp	r6, #0
 8003ce4:	da03      	bge.n	8003cee <_printf_i+0x9a>
 8003ce6:	232d      	movs	r3, #45	@ 0x2d
 8003ce8:	9a03      	ldr	r2, [sp, #12]
 8003cea:	4276      	negs	r6, r6
 8003cec:	7013      	strb	r3, [r2, #0]
 8003cee:	4b5e      	ldr	r3, [pc, #376]	@ (8003e68 <_printf_i+0x214>)
 8003cf0:	270a      	movs	r7, #10
 8003cf2:	9304      	str	r3, [sp, #16]
 8003cf4:	e018      	b.n	8003d28 <_printf_i+0xd4>
 8003cf6:	6806      	ldr	r6, [r0, #0]
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	0649      	lsls	r1, r1, #25
 8003cfc:	d5f1      	bpl.n	8003ce2 <_printf_i+0x8e>
 8003cfe:	b236      	sxth	r6, r6
 8003d00:	e7ef      	b.n	8003ce2 <_printf_i+0x8e>
 8003d02:	6808      	ldr	r0, [r1, #0]
 8003d04:	6819      	ldr	r1, [r3, #0]
 8003d06:	c940      	ldmia	r1!, {r6}
 8003d08:	0605      	lsls	r5, r0, #24
 8003d0a:	d402      	bmi.n	8003d12 <_printf_i+0xbe>
 8003d0c:	0640      	lsls	r0, r0, #25
 8003d0e:	d500      	bpl.n	8003d12 <_printf_i+0xbe>
 8003d10:	b2b6      	uxth	r6, r6
 8003d12:	6019      	str	r1, [r3, #0]
 8003d14:	4b54      	ldr	r3, [pc, #336]	@ (8003e68 <_printf_i+0x214>)
 8003d16:	270a      	movs	r7, #10
 8003d18:	9304      	str	r3, [sp, #16]
 8003d1a:	2a6f      	cmp	r2, #111	@ 0x6f
 8003d1c:	d100      	bne.n	8003d20 <_printf_i+0xcc>
 8003d1e:	3f02      	subs	r7, #2
 8003d20:	0023      	movs	r3, r4
 8003d22:	2200      	movs	r2, #0
 8003d24:	3343      	adds	r3, #67	@ 0x43
 8003d26:	701a      	strb	r2, [r3, #0]
 8003d28:	6863      	ldr	r3, [r4, #4]
 8003d2a:	60a3      	str	r3, [r4, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	db03      	blt.n	8003d38 <_printf_i+0xe4>
 8003d30:	2104      	movs	r1, #4
 8003d32:	6822      	ldr	r2, [r4, #0]
 8003d34:	438a      	bics	r2, r1
 8003d36:	6022      	str	r2, [r4, #0]
 8003d38:	2e00      	cmp	r6, #0
 8003d3a:	d102      	bne.n	8003d42 <_printf_i+0xee>
 8003d3c:	9d03      	ldr	r5, [sp, #12]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00c      	beq.n	8003d5c <_printf_i+0x108>
 8003d42:	9d03      	ldr	r5, [sp, #12]
 8003d44:	0030      	movs	r0, r6
 8003d46:	0039      	movs	r1, r7
 8003d48:	f7fc fa74 	bl	8000234 <__aeabi_uidivmod>
 8003d4c:	9b04      	ldr	r3, [sp, #16]
 8003d4e:	3d01      	subs	r5, #1
 8003d50:	5c5b      	ldrb	r3, [r3, r1]
 8003d52:	702b      	strb	r3, [r5, #0]
 8003d54:	0033      	movs	r3, r6
 8003d56:	0006      	movs	r6, r0
 8003d58:	429f      	cmp	r7, r3
 8003d5a:	d9f3      	bls.n	8003d44 <_printf_i+0xf0>
 8003d5c:	2f08      	cmp	r7, #8
 8003d5e:	d109      	bne.n	8003d74 <_printf_i+0x120>
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	07db      	lsls	r3, r3, #31
 8003d64:	d506      	bpl.n	8003d74 <_printf_i+0x120>
 8003d66:	6862      	ldr	r2, [r4, #4]
 8003d68:	6923      	ldr	r3, [r4, #16]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	dc02      	bgt.n	8003d74 <_printf_i+0x120>
 8003d6e:	2330      	movs	r3, #48	@ 0x30
 8003d70:	3d01      	subs	r5, #1
 8003d72:	702b      	strb	r3, [r5, #0]
 8003d74:	9b03      	ldr	r3, [sp, #12]
 8003d76:	1b5b      	subs	r3, r3, r5
 8003d78:	6123      	str	r3, [r4, #16]
 8003d7a:	9b07      	ldr	r3, [sp, #28]
 8003d7c:	0021      	movs	r1, r4
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	9805      	ldr	r0, [sp, #20]
 8003d82:	9b06      	ldr	r3, [sp, #24]
 8003d84:	aa09      	add	r2, sp, #36	@ 0x24
 8003d86:	f7ff fef5 	bl	8003b74 <_printf_common>
 8003d8a:	3001      	adds	r0, #1
 8003d8c:	d148      	bne.n	8003e20 <_printf_i+0x1cc>
 8003d8e:	2001      	movs	r0, #1
 8003d90:	4240      	negs	r0, r0
 8003d92:	b00b      	add	sp, #44	@ 0x2c
 8003d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d96:	2220      	movs	r2, #32
 8003d98:	6809      	ldr	r1, [r1, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	6022      	str	r2, [r4, #0]
 8003d9e:	2278      	movs	r2, #120	@ 0x78
 8003da0:	4932      	ldr	r1, [pc, #200]	@ (8003e6c <_printf_i+0x218>)
 8003da2:	9104      	str	r1, [sp, #16]
 8003da4:	0021      	movs	r1, r4
 8003da6:	3145      	adds	r1, #69	@ 0x45
 8003da8:	700a      	strb	r2, [r1, #0]
 8003daa:	6819      	ldr	r1, [r3, #0]
 8003dac:	6822      	ldr	r2, [r4, #0]
 8003dae:	c940      	ldmia	r1!, {r6}
 8003db0:	0610      	lsls	r0, r2, #24
 8003db2:	d402      	bmi.n	8003dba <_printf_i+0x166>
 8003db4:	0650      	lsls	r0, r2, #25
 8003db6:	d500      	bpl.n	8003dba <_printf_i+0x166>
 8003db8:	b2b6      	uxth	r6, r6
 8003dba:	6019      	str	r1, [r3, #0]
 8003dbc:	07d3      	lsls	r3, r2, #31
 8003dbe:	d502      	bpl.n	8003dc6 <_printf_i+0x172>
 8003dc0:	2320      	movs	r3, #32
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	2e00      	cmp	r6, #0
 8003dc8:	d001      	beq.n	8003dce <_printf_i+0x17a>
 8003dca:	2710      	movs	r7, #16
 8003dcc:	e7a8      	b.n	8003d20 <_printf_i+0xcc>
 8003dce:	2220      	movs	r2, #32
 8003dd0:	6823      	ldr	r3, [r4, #0]
 8003dd2:	4393      	bics	r3, r2
 8003dd4:	6023      	str	r3, [r4, #0]
 8003dd6:	e7f8      	b.n	8003dca <_printf_i+0x176>
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	680d      	ldr	r5, [r1, #0]
 8003ddc:	1d10      	adds	r0, r2, #4
 8003dde:	6949      	ldr	r1, [r1, #20]
 8003de0:	6018      	str	r0, [r3, #0]
 8003de2:	6813      	ldr	r3, [r2, #0]
 8003de4:	062e      	lsls	r6, r5, #24
 8003de6:	d501      	bpl.n	8003dec <_printf_i+0x198>
 8003de8:	6019      	str	r1, [r3, #0]
 8003dea:	e002      	b.n	8003df2 <_printf_i+0x19e>
 8003dec:	066d      	lsls	r5, r5, #25
 8003dee:	d5fb      	bpl.n	8003de8 <_printf_i+0x194>
 8003df0:	8019      	strh	r1, [r3, #0]
 8003df2:	2300      	movs	r3, #0
 8003df4:	9d03      	ldr	r5, [sp, #12]
 8003df6:	6123      	str	r3, [r4, #16]
 8003df8:	e7bf      	b.n	8003d7a <_printf_i+0x126>
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	1d11      	adds	r1, r2, #4
 8003dfe:	6019      	str	r1, [r3, #0]
 8003e00:	6815      	ldr	r5, [r2, #0]
 8003e02:	2100      	movs	r1, #0
 8003e04:	0028      	movs	r0, r5
 8003e06:	6862      	ldr	r2, [r4, #4]
 8003e08:	f000 f858 	bl	8003ebc <memchr>
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	d001      	beq.n	8003e14 <_printf_i+0x1c0>
 8003e10:	1b40      	subs	r0, r0, r5
 8003e12:	6060      	str	r0, [r4, #4]
 8003e14:	6863      	ldr	r3, [r4, #4]
 8003e16:	6123      	str	r3, [r4, #16]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	9a03      	ldr	r2, [sp, #12]
 8003e1c:	7013      	strb	r3, [r2, #0]
 8003e1e:	e7ac      	b.n	8003d7a <_printf_i+0x126>
 8003e20:	002a      	movs	r2, r5
 8003e22:	6923      	ldr	r3, [r4, #16]
 8003e24:	9906      	ldr	r1, [sp, #24]
 8003e26:	9805      	ldr	r0, [sp, #20]
 8003e28:	9d07      	ldr	r5, [sp, #28]
 8003e2a:	47a8      	blx	r5
 8003e2c:	3001      	adds	r0, #1
 8003e2e:	d0ae      	beq.n	8003d8e <_printf_i+0x13a>
 8003e30:	6823      	ldr	r3, [r4, #0]
 8003e32:	079b      	lsls	r3, r3, #30
 8003e34:	d415      	bmi.n	8003e62 <_printf_i+0x20e>
 8003e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e38:	68e0      	ldr	r0, [r4, #12]
 8003e3a:	4298      	cmp	r0, r3
 8003e3c:	daa9      	bge.n	8003d92 <_printf_i+0x13e>
 8003e3e:	0018      	movs	r0, r3
 8003e40:	e7a7      	b.n	8003d92 <_printf_i+0x13e>
 8003e42:	0022      	movs	r2, r4
 8003e44:	2301      	movs	r3, #1
 8003e46:	9906      	ldr	r1, [sp, #24]
 8003e48:	9805      	ldr	r0, [sp, #20]
 8003e4a:	9e07      	ldr	r6, [sp, #28]
 8003e4c:	3219      	adds	r2, #25
 8003e4e:	47b0      	blx	r6
 8003e50:	3001      	adds	r0, #1
 8003e52:	d09c      	beq.n	8003d8e <_printf_i+0x13a>
 8003e54:	3501      	adds	r5, #1
 8003e56:	68e3      	ldr	r3, [r4, #12]
 8003e58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e5a:	1a9b      	subs	r3, r3, r2
 8003e5c:	42ab      	cmp	r3, r5
 8003e5e:	dcf0      	bgt.n	8003e42 <_printf_i+0x1ee>
 8003e60:	e7e9      	b.n	8003e36 <_printf_i+0x1e2>
 8003e62:	2500      	movs	r5, #0
 8003e64:	e7f7      	b.n	8003e56 <_printf_i+0x202>
 8003e66:	46c0      	nop			@ (mov r8, r8)
 8003e68:	08004045 	.word	0x08004045
 8003e6c:	08004056 	.word	0x08004056

08003e70 <memmove>:
 8003e70:	b510      	push	{r4, lr}
 8003e72:	4288      	cmp	r0, r1
 8003e74:	d806      	bhi.n	8003e84 <memmove+0x14>
 8003e76:	2300      	movs	r3, #0
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d008      	beq.n	8003e8e <memmove+0x1e>
 8003e7c:	5ccc      	ldrb	r4, [r1, r3]
 8003e7e:	54c4      	strb	r4, [r0, r3]
 8003e80:	3301      	adds	r3, #1
 8003e82:	e7f9      	b.n	8003e78 <memmove+0x8>
 8003e84:	188b      	adds	r3, r1, r2
 8003e86:	4298      	cmp	r0, r3
 8003e88:	d2f5      	bcs.n	8003e76 <memmove+0x6>
 8003e8a:	3a01      	subs	r2, #1
 8003e8c:	d200      	bcs.n	8003e90 <memmove+0x20>
 8003e8e:	bd10      	pop	{r4, pc}
 8003e90:	5c8b      	ldrb	r3, [r1, r2]
 8003e92:	5483      	strb	r3, [r0, r2]
 8003e94:	e7f9      	b.n	8003e8a <memmove+0x1a>
	...

08003e98 <_sbrk_r>:
 8003e98:	2300      	movs	r3, #0
 8003e9a:	b570      	push	{r4, r5, r6, lr}
 8003e9c:	4d06      	ldr	r5, [pc, #24]	@ (8003eb8 <_sbrk_r+0x20>)
 8003e9e:	0004      	movs	r4, r0
 8003ea0:	0008      	movs	r0, r1
 8003ea2:	602b      	str	r3, [r5, #0]
 8003ea4:	f7fc ff6e 	bl	8000d84 <_sbrk>
 8003ea8:	1c43      	adds	r3, r0, #1
 8003eaa:	d103      	bne.n	8003eb4 <_sbrk_r+0x1c>
 8003eac:	682b      	ldr	r3, [r5, #0]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d000      	beq.n	8003eb4 <_sbrk_r+0x1c>
 8003eb2:	6023      	str	r3, [r4, #0]
 8003eb4:	bd70      	pop	{r4, r5, r6, pc}
 8003eb6:	46c0      	nop			@ (mov r8, r8)
 8003eb8:	200002d0 	.word	0x200002d0

08003ebc <memchr>:
 8003ebc:	b2c9      	uxtb	r1, r1
 8003ebe:	1882      	adds	r2, r0, r2
 8003ec0:	4290      	cmp	r0, r2
 8003ec2:	d101      	bne.n	8003ec8 <memchr+0xc>
 8003ec4:	2000      	movs	r0, #0
 8003ec6:	4770      	bx	lr
 8003ec8:	7803      	ldrb	r3, [r0, #0]
 8003eca:	428b      	cmp	r3, r1
 8003ecc:	d0fb      	beq.n	8003ec6 <memchr+0xa>
 8003ece:	3001      	adds	r0, #1
 8003ed0:	e7f6      	b.n	8003ec0 <memchr+0x4>

08003ed2 <memcpy>:
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	b510      	push	{r4, lr}
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d100      	bne.n	8003edc <memcpy+0xa>
 8003eda:	bd10      	pop	{r4, pc}
 8003edc:	5ccc      	ldrb	r4, [r1, r3]
 8003ede:	54c4      	strb	r4, [r0, r3]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	e7f8      	b.n	8003ed6 <memcpy+0x4>

08003ee4 <_realloc_r>:
 8003ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ee6:	0006      	movs	r6, r0
 8003ee8:	000c      	movs	r4, r1
 8003eea:	0015      	movs	r5, r2
 8003eec:	2900      	cmp	r1, #0
 8003eee:	d105      	bne.n	8003efc <_realloc_r+0x18>
 8003ef0:	0011      	movs	r1, r2
 8003ef2:	f7ff fc51 	bl	8003798 <_malloc_r>
 8003ef6:	0004      	movs	r4, r0
 8003ef8:	0020      	movs	r0, r4
 8003efa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003efc:	2a00      	cmp	r2, #0
 8003efe:	d103      	bne.n	8003f08 <_realloc_r+0x24>
 8003f00:	f7ff fbde 	bl	80036c0 <_free_r>
 8003f04:	2400      	movs	r4, #0
 8003f06:	e7f7      	b.n	8003ef8 <_realloc_r+0x14>
 8003f08:	f000 f81b 	bl	8003f42 <_malloc_usable_size_r>
 8003f0c:	0007      	movs	r7, r0
 8003f0e:	4285      	cmp	r5, r0
 8003f10:	d802      	bhi.n	8003f18 <_realloc_r+0x34>
 8003f12:	0843      	lsrs	r3, r0, #1
 8003f14:	42ab      	cmp	r3, r5
 8003f16:	d3ef      	bcc.n	8003ef8 <_realloc_r+0x14>
 8003f18:	0029      	movs	r1, r5
 8003f1a:	0030      	movs	r0, r6
 8003f1c:	f7ff fc3c 	bl	8003798 <_malloc_r>
 8003f20:	9001      	str	r0, [sp, #4]
 8003f22:	2800      	cmp	r0, #0
 8003f24:	d0ee      	beq.n	8003f04 <_realloc_r+0x20>
 8003f26:	002a      	movs	r2, r5
 8003f28:	42bd      	cmp	r5, r7
 8003f2a:	d900      	bls.n	8003f2e <_realloc_r+0x4a>
 8003f2c:	003a      	movs	r2, r7
 8003f2e:	0021      	movs	r1, r4
 8003f30:	9801      	ldr	r0, [sp, #4]
 8003f32:	f7ff ffce 	bl	8003ed2 <memcpy>
 8003f36:	0021      	movs	r1, r4
 8003f38:	0030      	movs	r0, r6
 8003f3a:	f7ff fbc1 	bl	80036c0 <_free_r>
 8003f3e:	9c01      	ldr	r4, [sp, #4]
 8003f40:	e7da      	b.n	8003ef8 <_realloc_r+0x14>

08003f42 <_malloc_usable_size_r>:
 8003f42:	1f0b      	subs	r3, r1, #4
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	1f18      	subs	r0, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	da01      	bge.n	8003f50 <_malloc_usable_size_r+0xe>
 8003f4c:	580b      	ldr	r3, [r1, r0]
 8003f4e:	18c0      	adds	r0, r0, r3
 8003f50:	4770      	bx	lr
	...

08003f54 <_init>:
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f5a:	bc08      	pop	{r3}
 8003f5c:	469e      	mov	lr, r3
 8003f5e:	4770      	bx	lr

08003f60 <_fini>:
 8003f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f62:	46c0      	nop			@ (mov r8, r8)
 8003f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f66:	bc08      	pop	{r3}
 8003f68:	469e      	mov	lr, r3
 8003f6a:	4770      	bx	lr
