[{"name": "\u9ec3\u660e\u7199", "email": "simonh@ntut.edu.tw", "latestUpdate": "2011-01-18 21:14:31", "objective": "\u4ee5Intel 80x86\u4e4b\u5fae\u8655\u7406\u6a5f\u70ba\u6838\u5fc3\uff0c\u5206\u5225\u4ecb\u7d39\u5176\u7cfb\u5217\u5fae\u8655\u7406\u6a5f\u4e4b\u67b6\u69cb\u3001\u8edf\u9ad4\u6307\u4ee4\u3001\u786c\u9ad4\u67b6\u69cb\u8207\u5176\u5468\u908a\u4e4b\u96fb\u8def\u5de5\u4f5c\u539f\u7406", "schedule": "\u9031\u6b21\t\u55ae\u5143\u5167\u5bb9\r\n1\tCh1. Introduction to microprocessor and computer\r\n2\tCh2. The microprocessor and its architecture\r\n3\tCh2. The microprocessor and its architecture\r\n4\tCh3. Addressing mode\r\n5\tCh3. Addressing mode\r\n6\tCh4. Data movement instructions\r\n7\tCh5/6. Arithmetic and logic instructions and program\r\ncontrol instruction\r\n8\tCh8. Programming the microprocessor\r\n9\t\u671f\u4e2d\u8003\r\n10\tCh10. Memory interface\r\n11\tCh11. Basic I/O interface\r\n12\tCh12. Interrupts\r\n13\tCh12. Interrupts\r\n14\tCh15. Bus interface\r\n15\tCh15. Bus interface\r\n16\tCh18. The 80386 microprocessor\r\n17\tCh18. The pentium microprocessor\r\n18\t\u671f\u672b\u8003\r\n", "scorePolicy": "\u4f5c\u696d\uff1a20%\uff0c\u5c0f\u8003\uff1a20%\uff0c\u671f\u4e2d\u8003: 30%\uff0c\u671f\u672b\u8003\uff1a30%.", "materials": "\u6559\u79d1\u66f8:\r\nBarry B. Brey, \u201cThe Intel Microprocessor-Architecture, Programming, and Interfacing,\u201d 8 th edition, Pearson Prentice Hall, 2009\r\n", "foreignLanguageTextbooks": false}]