module BrComp(
  input [31:0] opA,
  input [31:0] opB,
  input brUn,
  output reg blt,
  output reg beq
);

reg [31:0] A, B;

initial begin
  A = opA;
  B = opB;
end

always @* begin
  if (brUn) begin
    if (opA[31]) begin
      A <= (~A) + 1;
    end

    if (opB[31]) begin
      B <= (~B) - 1;
    end
  end

  if (A < B) begin
    blt = 1;
  end else begin
    blt = 0;
  end

  if (A == B) begin
    beq = 1;
  end else begin
    beq = 0;
  end
end

endmodule
