# Verilog-Modeling-of-MIPS-32-bit-processor
Verilog implementation of MIPS32 Pipeline using 32 32-bit GPRs and very few addressing modes. It is word addressable (we assume memory word size is 32 bits).
