

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 622 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1315 clock pin(s) of sequential element(s)
0 instances converted, 1315 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance             
----------------------------------------------------------------------------------------------------
@K:CKID0002       SDR_MSS_0           hierarchy              622        sdrv2_top_0.ms0.haddr_reg[3]
====================================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                  Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SDR_MSS_0.MSS_CCC_0.I_MSSCCC     MSS_CCC                1315       sdrv2_top_0.agc0.RSSI_cnt[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

