# verilogExample
This repo contains my Verilog exercise.
List of designs:
- Single clock FIFO
