

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'
================================================================
* Date:           Mon Sep  4 10:10:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1_VITIS_LOOP_107_2  |      768|      768|         1|          1|          1|   768|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|    136|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln106_1_fu_350_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln106_fu_362_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln107_fu_446_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln106_fu_344_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln107_fu_368_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln106_1_fu_382_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln106_fu_374_p3    |    select|   0|  0|   7|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          40|          26|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten40_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v57_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v58_load               |   9|          2|    7|         14|
    |indvar_flatten40_fu_98                  |   9|          2|   10|         20|
    |v57_fu_94                               |   9|          2|    4|          8|
    |v58_fu_90                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   43|         86|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   1|   0|    1|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |indvar_flatten40_fu_98  |  10|   0|   10|          0|
    |v57_fu_94               |   4|   0|    4|          0|
    |v58_fu_90               |   7|   0|    7|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  23|   0|   23|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2|  return value|
|v86_address0     |  out|    6|   ap_memory|                                                        v86|         array|
|v86_ce0          |  out|    1|   ap_memory|                                                        v86|         array|
|v86_we0          |  out|    1|   ap_memory|                                                        v86|         array|
|v86_d0           |  out|   32|   ap_memory|                                                        v86|         array|
|v86_1_address0   |  out|    6|   ap_memory|                                                      v86_1|         array|
|v86_1_ce0        |  out|    1|   ap_memory|                                                      v86_1|         array|
|v86_1_we0        |  out|    1|   ap_memory|                                                      v86_1|         array|
|v86_1_d0         |  out|   32|   ap_memory|                                                      v86_1|         array|
|v86_2_address0   |  out|    6|   ap_memory|                                                      v86_2|         array|
|v86_2_ce0        |  out|    1|   ap_memory|                                                      v86_2|         array|
|v86_2_we0        |  out|    1|   ap_memory|                                                      v86_2|         array|
|v86_2_d0         |  out|   32|   ap_memory|                                                      v86_2|         array|
|v86_3_address0   |  out|    6|   ap_memory|                                                      v86_3|         array|
|v86_3_ce0        |  out|    1|   ap_memory|                                                      v86_3|         array|
|v86_3_we0        |  out|    1|   ap_memory|                                                      v86_3|         array|
|v86_3_d0         |  out|   32|   ap_memory|                                                      v86_3|         array|
|v86_4_address0   |  out|    6|   ap_memory|                                                      v86_4|         array|
|v86_4_ce0        |  out|    1|   ap_memory|                                                      v86_4|         array|
|v86_4_we0        |  out|    1|   ap_memory|                                                      v86_4|         array|
|v86_4_d0         |  out|   32|   ap_memory|                                                      v86_4|         array|
|v86_5_address0   |  out|    6|   ap_memory|                                                      v86_5|         array|
|v86_5_ce0        |  out|    1|   ap_memory|                                                      v86_5|         array|
|v86_5_we0        |  out|    1|   ap_memory|                                                      v86_5|         array|
|v86_5_d0         |  out|   32|   ap_memory|                                                      v86_5|         array|
|v86_6_address0   |  out|    6|   ap_memory|                                                      v86_6|         array|
|v86_6_ce0        |  out|    1|   ap_memory|                                                      v86_6|         array|
|v86_6_we0        |  out|    1|   ap_memory|                                                      v86_6|         array|
|v86_6_d0         |  out|   32|   ap_memory|                                                      v86_6|         array|
|v86_7_address0   |  out|    6|   ap_memory|                                                      v86_7|         array|
|v86_7_ce0        |  out|    1|   ap_memory|                                                      v86_7|         array|
|v86_7_we0        |  out|    1|   ap_memory|                                                      v86_7|         array|
|v86_7_d0         |  out|   32|   ap_memory|                                                      v86_7|         array|
|v86_8_address0   |  out|    6|   ap_memory|                                                      v86_8|         array|
|v86_8_ce0        |  out|    1|   ap_memory|                                                      v86_8|         array|
|v86_8_we0        |  out|    1|   ap_memory|                                                      v86_8|         array|
|v86_8_d0         |  out|   32|   ap_memory|                                                      v86_8|         array|
|v86_9_address0   |  out|    6|   ap_memory|                                                      v86_9|         array|
|v86_9_ce0        |  out|    1|   ap_memory|                                                      v86_9|         array|
|v86_9_we0        |  out|    1|   ap_memory|                                                      v86_9|         array|
|v86_9_d0         |  out|   32|   ap_memory|                                                      v86_9|         array|
|v86_10_address0  |  out|    6|   ap_memory|                                                     v86_10|         array|
|v86_10_ce0       |  out|    1|   ap_memory|                                                     v86_10|         array|
|v86_10_we0       |  out|    1|   ap_memory|                                                     v86_10|         array|
|v86_10_d0        |  out|   32|   ap_memory|                                                     v86_10|         array|
|v86_11_address0  |  out|    6|   ap_memory|                                                     v86_11|         array|
|v86_11_ce0       |  out|    1|   ap_memory|                                                     v86_11|         array|
|v86_11_we0       |  out|    1|   ap_memory|                                                     v86_11|         array|
|v86_11_d0        |  out|   32|   ap_memory|                                                     v86_11|         array|
|v86_12_address0  |  out|    6|   ap_memory|                                                     v86_12|         array|
|v86_12_ce0       |  out|    1|   ap_memory|                                                     v86_12|         array|
|v86_12_we0       |  out|    1|   ap_memory|                                                     v86_12|         array|
|v86_12_d0        |  out|   32|   ap_memory|                                                     v86_12|         array|
|v86_13_address0  |  out|    6|   ap_memory|                                                     v86_13|         array|
|v86_13_ce0       |  out|    1|   ap_memory|                                                     v86_13|         array|
|v86_13_we0       |  out|    1|   ap_memory|                                                     v86_13|         array|
|v86_13_d0        |  out|   32|   ap_memory|                                                     v86_13|         array|
|v86_14_address0  |  out|    6|   ap_memory|                                                     v86_14|         array|
|v86_14_ce0       |  out|    1|   ap_memory|                                                     v86_14|         array|
|v86_14_we0       |  out|    1|   ap_memory|                                                     v86_14|         array|
|v86_14_d0        |  out|   32|   ap_memory|                                                     v86_14|         array|
|v86_15_address0  |  out|    6|   ap_memory|                                                     v86_15|         array|
|v86_15_ce0       |  out|    1|   ap_memory|                                                     v86_15|         array|
|v86_15_we0       |  out|    1|   ap_memory|                                                     v86_15|         array|
|v86_15_d0        |  out|   32|   ap_memory|                                                     v86_15|         array|
+-----------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%v58 = alloca i32 1"   --->   Operation 4 'alloca' 'v58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v57 = alloca i32 1"   --->   Operation 5 'alloca' 'v57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten40"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v57"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %v58"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i24"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i10 %indvar_flatten40" [bert_layer.cpp:106]   --->   Operation 11 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.77ns)   --->   "%icmp_ln106 = icmp_eq  i10 %indvar_flatten40_load, i10 768" [bert_layer.cpp:106]   --->   Operation 13 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln106_1 = add i10 %indvar_flatten40_load, i10 1" [bert_layer.cpp:106]   --->   Operation 14 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc7.i27, void %_Z13Context_layerPA12_fPA64_fS2_.exit.exitStub" [bert_layer.cpp:106]   --->   Operation 15 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v58_load = load i7 %v58" [bert_layer.cpp:107]   --->   Operation 16 'load' 'v58_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v57_load = load i4 %v57" [bert_layer.cpp:106]   --->   Operation 17 'load' 'v57_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln106 = add i4 %v57_load, i4 1" [bert_layer.cpp:106]   --->   Operation 18 'add' 'add_ln106' <Predicate = (!icmp_ln106)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_1_VITIS_LOOP_107_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln107 = icmp_eq  i7 %v58_load, i7 64" [bert_layer.cpp:107]   --->   Operation 21 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i7 0, i7 %v58_load" [bert_layer.cpp:106]   --->   Operation 22 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i4 %add_ln106, i4 %v57_load" [bert_layer.cpp:106]   --->   Operation 23 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln106_1, i32 2, i32 3" [bert_layer.cpp:108]   --->   Operation 24 'partselect' 'tmp_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i4 %select_ln106_1" [bert_layer.cpp:106]   --->   Operation 25 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [bert_layer.cpp:107]   --->   Operation 27 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln106, i32 2, i32 5" [bert_layer.cpp:108]   --->   Operation 28 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 %lshr_ln5" [bert_layer.cpp:108]   --->   Operation 29 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i6 %tmp_42" [bert_layer.cpp:108]   --->   Operation 30 'zext' 'zext_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v86_addr = getelementptr i32 %v86, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 31 'getelementptr' 'v86_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v86_1_addr = getelementptr i32 %v86_1, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 32 'getelementptr' 'v86_1_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v86_2_addr = getelementptr i32 %v86_2, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 33 'getelementptr' 'v86_2_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v86_3_addr = getelementptr i32 %v86_3, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 34 'getelementptr' 'v86_3_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v86_4_addr = getelementptr i32 %v86_4, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 35 'getelementptr' 'v86_4_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v86_5_addr = getelementptr i32 %v86_5, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 36 'getelementptr' 'v86_5_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v86_6_addr = getelementptr i32 %v86_6, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 37 'getelementptr' 'v86_6_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v86_7_addr = getelementptr i32 %v86_7, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 38 'getelementptr' 'v86_7_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v86_8_addr = getelementptr i32 %v86_8, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 39 'getelementptr' 'v86_8_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v86_9_addr = getelementptr i32 %v86_9, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 40 'getelementptr' 'v86_9_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v86_10_addr = getelementptr i32 %v86_10, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 41 'getelementptr' 'v86_10_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v86_11_addr = getelementptr i32 %v86_11, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 42 'getelementptr' 'v86_11_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v86_12_addr = getelementptr i32 %v86_12, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 43 'getelementptr' 'v86_12_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v86_13_addr = getelementptr i32 %v86_13, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 44 'getelementptr' 'v86_13_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v86_14_addr = getelementptr i32 %v86_14, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 45 'getelementptr' 'v86_14_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v86_15_addr = getelementptr i32 %v86_15, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 46 'getelementptr' 'v86_15_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i7 %select_ln106" [bert_layer.cpp:108]   --->   Operation 47 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln106, void %arrayidx61.i34.case.3, i2 0, void %arrayidx61.i34.case.0, i2 1, void %arrayidx61.i34.case.1, i2 2, void %arrayidx61.i34.case.2" [bert_layer.cpp:108]   --->   Operation 48 'switch' 'switch_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.95>
ST_1 : Operation 49 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3226, i2 0, void %arrayidx61.i34.case.0223, i2 1, void %arrayidx61.i34.case.1224, i2 2, void %arrayidx61.i34.case.2225" [bert_layer.cpp:108]   --->   Operation 49 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2)> <Delay = 0.95>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_10_addr" [bert_layer.cpp:108]   --->   Operation 50 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 51 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_9_addr" [bert_layer.cpp:108]   --->   Operation 52 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 53 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_8_addr" [bert_layer.cpp:108]   --->   Operation 54 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 55 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_11_addr" [bert_layer.cpp:108]   --->   Operation 56 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 57 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 58 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3220, i2 0, void %arrayidx61.i34.case.0217, i2 1, void %arrayidx61.i34.case.1218, i2 2, void %arrayidx61.i34.case.2219" [bert_layer.cpp:108]   --->   Operation 59 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1)> <Delay = 0.95>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_6_addr" [bert_layer.cpp:108]   --->   Operation 60 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 61 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_5_addr" [bert_layer.cpp:108]   --->   Operation 62 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 63 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_4_addr" [bert_layer.cpp:108]   --->   Operation 64 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 65 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_7_addr" [bert_layer.cpp:108]   --->   Operation 66 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 67 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 68 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3214, i2 0, void %arrayidx61.i34.case.0211, i2 1, void %arrayidx61.i34.case.1212, i2 2, void %arrayidx61.i34.case.2213" [bert_layer.cpp:108]   --->   Operation 69 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0)> <Delay = 0.95>
ST_1 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_2_addr" [bert_layer.cpp:108]   --->   Operation 70 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 71 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_1_addr" [bert_layer.cpp:108]   --->   Operation 72 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 73 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_addr" [bert_layer.cpp:108]   --->   Operation 74 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 75 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_3_addr" [bert_layer.cpp:108]   --->   Operation 76 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 77 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 78 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3232, i2 0, void %arrayidx61.i34.case.0229, i2 1, void %arrayidx61.i34.case.1230, i2 2, void %arrayidx61.i34.case.2231" [bert_layer.cpp:108]   --->   Operation 79 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3)> <Delay = 0.95>
ST_1 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_14_addr" [bert_layer.cpp:108]   --->   Operation 80 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 81 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_13_addr" [bert_layer.cpp:108]   --->   Operation 82 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 83 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_12_addr" [bert_layer.cpp:108]   --->   Operation 84 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 85 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_15_addr" [bert_layer.cpp:108]   --->   Operation 86 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 87 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 88 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln107 = add i7 %select_ln106, i7 1" [bert_layer.cpp:107]   --->   Operation 89 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln107 = store i10 %add_ln106_1, i10 %indvar_flatten40" [bert_layer.cpp:107]   --->   Operation 90 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln107 = store i4 %select_ln106_1, i4 %v57" [bert_layer.cpp:107]   --->   Operation 91 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln107 = store i7 %add_ln107, i7 %v58" [bert_layer.cpp:107]   --->   Operation 92 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc.i24" [bert_layer.cpp:107]   --->   Operation 93 'br' 'br_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v86]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v86_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v86_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v86_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v86_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v86_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v86_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v86_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v58                   (alloca           ) [ 01]
v57                   (alloca           ) [ 01]
indvar_flatten40      (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
indvar_flatten40_load (load             ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
icmp_ln106            (icmp             ) [ 01]
add_ln106_1           (add              ) [ 00]
br_ln106              (br               ) [ 00]
v58_load              (load             ) [ 00]
v57_load              (load             ) [ 00]
add_ln106             (add              ) [ 00]
specloopname_ln0      (specloopname     ) [ 00]
empty                 (speclooptripcount) [ 00]
icmp_ln107            (icmp             ) [ 00]
select_ln106          (select           ) [ 00]
select_ln106_1        (select           ) [ 00]
tmp_s                 (partselect       ) [ 00]
trunc_ln106           (trunc            ) [ 01]
specpipeline_ln0      (specpipeline     ) [ 00]
specloopname_ln107    (specloopname     ) [ 00]
lshr_ln5              (partselect       ) [ 00]
tmp_42                (bitconcatenate   ) [ 00]
zext_ln108            (zext             ) [ 00]
v86_addr              (getelementptr    ) [ 00]
v86_1_addr            (getelementptr    ) [ 00]
v86_2_addr            (getelementptr    ) [ 00]
v86_3_addr            (getelementptr    ) [ 00]
v86_4_addr            (getelementptr    ) [ 00]
v86_5_addr            (getelementptr    ) [ 00]
v86_6_addr            (getelementptr    ) [ 00]
v86_7_addr            (getelementptr    ) [ 00]
v86_8_addr            (getelementptr    ) [ 00]
v86_9_addr            (getelementptr    ) [ 00]
v86_10_addr           (getelementptr    ) [ 00]
v86_11_addr           (getelementptr    ) [ 00]
v86_12_addr           (getelementptr    ) [ 00]
v86_13_addr           (getelementptr    ) [ 00]
v86_14_addr           (getelementptr    ) [ 00]
v86_15_addr           (getelementptr    ) [ 00]
trunc_ln108           (trunc            ) [ 01]
switch_ln108          (switch           ) [ 00]
switch_ln108          (switch           ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
br_ln108              (br               ) [ 00]
switch_ln108          (switch           ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
br_ln108              (br               ) [ 00]
switch_ln108          (switch           ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
br_ln108              (br               ) [ 00]
switch_ln108          (switch           ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
store_ln108           (store            ) [ 00]
br_ln108              (br               ) [ 00]
br_ln108              (br               ) [ 00]
add_ln107             (add              ) [ 00]
store_ln107           (store            ) [ 00]
store_ln107           (store            ) [ 00]
store_ln107           (store            ) [ 00]
br_ln107              (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v86">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v86_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v86_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v86_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v86_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v86_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v86_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v86_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v86_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v86_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v86_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v86_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v86_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v86_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v86_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v86_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v86_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_106_1_VITIS_LOOP_107_2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="v58_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v58/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v57_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v57/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten40_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v86_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="v86_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_1_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v86_2_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_2_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="v86_3_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_3_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="v86_4_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_4_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="v86_5_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_5_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v86_6_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_6_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="v86_7_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_7_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="v86_8_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_8_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="v86_9_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_9_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="v86_10_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_10_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="v86_11_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_11_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="v86_12_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_12_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="v86_13_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_13_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="v86_14_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_14_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="v86_15_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v86_15_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln108_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln108_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln108_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln108_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln108_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln108_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln108_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln108_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln108_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln108_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln108_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln108_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln108_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln108_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln108_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln108_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln0_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln0_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="indvar_flatten40_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln106_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln106_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="v58_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v58_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="v57_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v57_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln106_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln107_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln106_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln106_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="0" index="3" bw="3" slack="0"/>
<pin id="395" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln106_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="lshr_ln5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="7" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="0" index="3" bw="4" slack="0"/>
<pin id="409" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_42_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln108_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln108_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln107_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln107_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="10" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln107_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln107_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="7" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="v58_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="v58 "/>
</bind>
</comp>

<comp id="474" class="1005" name="v57_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v57 "/>
</bind>
</comp>

<comp id="481" class="1005" name="indvar_flatten40_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="78" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="78" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="78" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="78" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="78" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="78" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="78" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="78" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="78" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="78" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="172" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="86" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="165" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="86" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="158" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="179" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="86" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="144" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="86" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="137" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="130" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="86" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="151" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="116" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="109" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="86" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="102" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="86" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="123" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="86" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="200" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="193" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="86" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="186" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="86" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="207" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="356" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="356" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="368" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="362" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="359" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="382" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="382" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="374" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="390" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="404" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="434"><net_src comp="422" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="435"><net_src comp="422" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="436"><net_src comp="422" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="437"><net_src comp="422" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="438"><net_src comp="422" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="439"><net_src comp="422" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="440"><net_src comp="422" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="441"><net_src comp="422" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="445"><net_src comp="374" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="374" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="88" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="350" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="382" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="446" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="90" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="477"><net_src comp="94" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="484"><net_src comp="98" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="452" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v86 | {1 }
	Port: v86_1 | {1 }
	Port: v86_2 | {1 }
	Port: v86_3 | {1 }
	Port: v86_4 | {1 }
	Port: v86_5 | {1 }
	Port: v86_6 | {1 }
	Port: v86_7 | {1 }
	Port: v86_8 | {1 }
	Port: v86_9 | {1 }
	Port: v86_10 | {1 }
	Port: v86_11 | {1 }
	Port: v86_12 | {1 }
	Port: v86_13 | {1 }
	Port: v86_14 | {1 }
	Port: v86_15 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten40_load : 1
		icmp_ln106 : 2
		add_ln106_1 : 2
		br_ln106 : 3
		v58_load : 1
		v57_load : 1
		add_ln106 : 2
		icmp_ln107 : 2
		select_ln106 : 3
		select_ln106_1 : 3
		tmp_s : 4
		trunc_ln106 : 4
		lshr_ln5 : 4
		tmp_42 : 5
		zext_ln108 : 6
		v86_addr : 7
		v86_1_addr : 7
		v86_2_addr : 7
		v86_3_addr : 7
		v86_4_addr : 7
		v86_5_addr : 7
		v86_6_addr : 7
		v86_7_addr : 7
		v86_8_addr : 7
		v86_9_addr : 7
		v86_10_addr : 7
		v86_11_addr : 7
		v86_12_addr : 7
		v86_13_addr : 7
		v86_14_addr : 7
		v86_15_addr : 7
		trunc_ln108 : 4
		switch_ln108 : 5
		switch_ln108 : 5
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		switch_ln108 : 5
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		switch_ln108 : 5
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		switch_ln108 : 5
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		store_ln108 : 8
		add_ln107 : 4
		store_ln107 : 3
		store_ln107 : 4
		store_ln107 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln106_1_fu_350  |    0    |    13   |
|    add   |    add_ln106_fu_362   |    0    |    13   |
|          |    add_ln107_fu_446   |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln106_fu_344   |    0    |    11   |
|          |   icmp_ln107_fu_368   |    0    |    10   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln106_fu_374  |    0    |    7    |
|          | select_ln106_1_fu_382 |    0    |    4    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_s_fu_390     |    0    |    0    |
|          |    lshr_ln5_fu_404    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln106_fu_400  |    0    |    0    |
|          |   trunc_ln108_fu_442  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     tmp_42_fu_414     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln108_fu_422   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    72   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|indvar_flatten40_reg_481|   10   |
|       v57_reg_474      |    4   |
|       v58_reg_467      |    7   |
+------------------------+--------+
|          Total         |   21   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   21   |    -   |
+-----------+--------+--------+
|   Total   |   21   |   72   |
+-----------+--------+--------+
