INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/support/rx_vc709_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_auto_phase_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_AUTO_PHASE_ALIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_gtrxreset_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_vc709_gtrxreset_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rxpmarst_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_vc709_rxpmarst_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rxrate_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_vc709_rxrate_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/support/tx_gth_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_sync_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_sync_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_tx_manual_phase_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_TX_MANUAL_PHASE_ALIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/RX_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/TXgth_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TXgth_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/rx_fullsuma_error_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_fullsuma_error_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol gt0_rxusrclk2_out, assumed default net type wire [/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/top.v:230]
INFO: [VRFC 10-2458] undeclared symbol rx_reset_done, assumed default net type wire [/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/top.v:231]
INFO: [VRFC 10-2458] undeclared symbol commadet_i, assumed default net type wire [/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/top.v:409]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sources_1/new/top_logic_n_packs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_logic_n_packs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/GTH_Error_test/GTH_Automatic/GTH_Automatic.srcs/sim_1/new/rx_sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_sim_top
