-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L404Q is SLWR~reg0
A1L404Q = DFFEAS(A1L407, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L402Q is SLRD~reg0
A1L402Q = DFFEAS(A1L409, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L400Q is SLOE~reg0
A1L400Q = DFFEAS(A1L411, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L36Q is FIFO_ADR[1]~reg0
A1L36Q = DFFEAS(A1L412, IFCLK,  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]
U1_dffe8a[11] = DFFEAS(H1_rdptr_g[11], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]
U1_dffe8a[6] = DFFEAS(H1_rdptr_g[6], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]
Q1_power_modified_counter_values[6] = DFFEAS(Q1_countera6, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]
Q1_power_modified_counter_values[11] = DFFEAS(Q1_countera11, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1L39 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~77
H1L39 = U1_dffe8a[11] & Q1_power_modified_counter_values[11] & (U1_dffe8a[6] $ !Q1_power_modified_counter_values[6]) # !U1_dffe8a[11] & !Q1_power_modified_counter_values[11] & (U1_dffe8a[6] $ !Q1_power_modified_counter_values[6]);


--U1_dffe8a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]
U1_dffe8a[5] = DFFEAS(H1_rdptr_g[5], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9]
U1_dffe8a[9] = DFFEAS(H1_rdptr_g[9], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]
Q1_power_modified_counter_values[9] = DFFEAS(Q1_countera9, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]
Q1_power_modified_counter_values[5] = DFFEAS(Q1_countera5, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~78
H1L40 = U1_dffe8a[5] & Q1_power_modified_counter_values[5] & (U1_dffe8a[9] $ !Q1_power_modified_counter_values[9]) # !U1_dffe8a[5] & !Q1_power_modified_counter_values[5] & (U1_dffe8a[9] $ !Q1_power_modified_counter_values[9]);


--U1_dffe8a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]
U1_dffe8a[1] = DFFEAS(H1_rdptr_g[1], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7]
U1_dffe8a[7] = DFFEAS(H1_rdptr_g[7], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]
Q1_power_modified_counter_values[7] = DFFEAS(Q1_countera7, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]
Q1_power_modified_counter_values[1] = DFFEAS(Q1_countera1, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1L41 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79
H1L41 = U1_dffe8a[1] & Q1_power_modified_counter_values[1] & (U1_dffe8a[7] $ !Q1_power_modified_counter_values[7]) # !U1_dffe8a[1] & !Q1_power_modified_counter_values[1] & (U1_dffe8a[7] $ !Q1_power_modified_counter_values[7]);


--U1_dffe8a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]
U1_dffe8a[4] = DFFEAS(H1_rdptr_g[4], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]
U1_dffe8a[3] = DFFEAS(H1_rdptr_g[3], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]
Q1_power_modified_counter_values[3] = DFFEAS(Q1_countera3, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]
Q1_power_modified_counter_values[4] = DFFEAS(Q1_countera4, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1L42 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~80
H1L42 = U1_dffe8a[4] & Q1_power_modified_counter_values[4] & (U1_dffe8a[3] $ !Q1_power_modified_counter_values[3]) # !U1_dffe8a[4] & !Q1_power_modified_counter_values[4] & (U1_dffe8a[3] $ !Q1_power_modified_counter_values[3]);


--H1L43 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81
H1L43 = H1L39 & H1L40 & H1L41 & H1L42;


--U1_dffe8a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]
U1_dffe8a[10] = DFFEAS(H1_rdptr_g[10], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]
Q1_power_modified_counter_values[10] = DFFEAS(Q1_countera10, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]
U1_dffe8a[0] = DFFEAS(H1_rdptr_g[0], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_counter_ffa[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]
Q1_counter_ffa[0] = DFFEAS(Q1_countera0, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1L44 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~82
H1L44 = U1_dffe8a[10] & Q1_power_modified_counter_values[10] & (U1_dffe8a[0] $ Q1_counter_ffa[0]) # !U1_dffe8a[10] & !Q1_power_modified_counter_values[10] & (U1_dffe8a[0] $ Q1_counter_ffa[0]);


--U1_dffe8a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]
U1_dffe8a[2] = DFFEAS(H1_rdptr_g[2], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8]
U1_dffe8a[8] = DFFEAS(H1_rdptr_g[8], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]
Q1_power_modified_counter_values[8] = DFFEAS(Q1_countera8, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]
Q1_power_modified_counter_values[2] = DFFEAS(Q1_countera2, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1L45 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~83
H1L45 = U1_dffe8a[2] & Q1_power_modified_counter_values[2] & (U1_dffe8a[8] $ !Q1_power_modified_counter_values[8]) # !U1_dffe8a[2] & !Q1_power_modified_counter_values[2] & (U1_dffe8a[8] $ !Q1_power_modified_counter_values[8]);


--H1L38 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0
H1L38 = !H1L45 # !H1L44 # !H1L43;


--LED_sync is LED_sync
LED_sync = DFFEAS(A1L413, !BCLK,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[8] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]
LB1_safe_q[8] = DFFEAS(LB1_counter_comb_bita8, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[2] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]
LB1_safe_q[2] = DFFEAS(LB1_counter_comb_bita2, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[16] is I_PWM_accumulator[16]
I_PWM_accumulator[16] = DFFEAS(A1L177, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[16] is Q_PWM_accumulator[16]
Q_PWM_accumulator[16] = DFFEAS(A1L314, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--B1_outbit_o is I2SAudioOut:I2SAO|outbit_o
B1_outbit_o = DFFEAS(B1L21, !LB1_safe_q[2],  ,  , B1L76,  ,  ,  ,  );


--DFS0 is DFS0
DFS0 = DFFEAS(A1L712, LB1_safe_q[8],  ,  , A1L713,  ,  ,  ,  );


--DFS1 is DFS1
DFS1 = DFFEAS(A1L714, LB1_safe_q[8],  ,  , A1L713,  ,  ,  ,  );


--state_FX.1001 is state_FX.1001
state_FX.1001 = DFFEAS(state_FX.1000, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L405 is Select~5832
A1L405 = FLAGB & state_FX.1001;


--state_FX.1010 is state_FX.1010
state_FX.1010 = DFFEAS(A1L405, IFCLK,  ,  ,  ,  ,  ,  ,  );


--state_FX.0000 is state_FX.0000
state_FX.0000 = DFFEAS(A1L415, IFCLK,  ,  ,  ,  ,  ,  ,  );


--state_FX.0111 is state_FX.0111
state_FX.0111 = DFFEAS(A1L416, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L406 is Select~5833
A1L406 = !state_FX.0111 & (state_FX.1010 # state_FX.1001 # !state_FX.0000);


--syncd_write_used[10] is syncd_write_used[10]
syncd_write_used[10] = DFFEAS(A1L867, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L763 is state_FX~70
A1L763 = state_FX.0111 & syncd_write_used[10];


--A1L407 is Select~5834
A1L407 = !A1L405 & (A1L404Q # A1L406 # A1L763);


--state_FX.0101 is state_FX.0101
state_FX.0101 = DFFEAS(state_FX.0100, IFCLK,  ,  ,  ,  ,  ,  ,  );


--state_FX.0011 is state_FX.0011
state_FX.0011 = DFFEAS(A1L764, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L408 is Select~5835
A1L408 = A1L402Q & !state_FX.0011;


--A1L409 is Select~5836
A1L409 = state_FX.0111 # state_FX.0101 # A1L408 # !state_FX.0000;


--state_FX.0110 is state_FX.0110
state_FX.0110 = DFFEAS(state_FX.0101, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L410 is Select~5837
A1L410 = state_FX.0110 # !state_FX.0000;


--state_FX.0010 is state_FX.0010
state_FX.0010 = DFFEAS(state_FX.0001, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L411 is Select~5838
A1L411 = A1L400Q & (!state_FX.0010 # !FLAGA) # !A1L400Q & A1L410 & (!state_FX.0010);


--A1L412 is Select~5839
A1L412 = A1L36Q & (state_FX.0111 # state_FX.0000) # !A1L36Q & state_FX.0111 & syncd_write_used[10];


--H1_rdptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]
H1_rdptr_g[11] = DFFEAS(K1_power_modified_counter_values[11], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]
H1_rdptr_g[6] = DFFEAS(K1_power_modified_counter_values[6], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--Q1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff
Q1_parity_ff = DFFEAS(Q1_parity, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--Q1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity
Q1_parity = H1L46 & Q1_parity_ff & VCC # !H1L46 & !Q1_parity_ff;

--Q1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT
Q1L40 = CARRY(!H1L46 & !Q1_parity_ff);


--Q1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0
Q1_countera0 = H1L46 & (Q1_counter_ffa[0] # GND) # !H1L46 & (Q1L40 $ (GND # !Q1_counter_ffa[0]));

--Q1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT
Q1L15 = CARRY(H1L46 # !Q1L40);


--Q1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1
Q1_countera1 = Q1L15 & (Q1_power_modified_counter_values[1] & VCC) # !Q1L15 & (Q1_counter_ffa[0] $ (!Q1_power_modified_counter_values[1] & VCC));

--Q1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT
Q1L17 = CARRY(Q1_counter_ffa[0] & !Q1L15);


--Q1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2
Q1_countera2 = Q1L17 & (Q1_power_modified_counter_values[1] $ (Q1_power_modified_counter_values[2] & VCC)) # !Q1L17 & (Q1_power_modified_counter_values[2] # GND);

--Q1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT
Q1L19 = CARRY(Q1_power_modified_counter_values[1] # !Q1L17);


--Q1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3
Q1_countera3 = Q1L19 & (Q1_power_modified_counter_values[3] & VCC) # !Q1L19 & (Q1_power_modified_counter_values[2] $ (Q1_power_modified_counter_values[3] # GND));

--Q1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT
Q1L21 = CARRY(!Q1_power_modified_counter_values[2] & !Q1L19);


--Q1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4
Q1_countera4 = Q1L21 & (Q1_power_modified_counter_values[3] $ (Q1_power_modified_counter_values[4] & VCC)) # !Q1L21 & (Q1_power_modified_counter_values[4] # GND);

--Q1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT
Q1L23 = CARRY(Q1_power_modified_counter_values[3] # !Q1L21);


--Q1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5
Q1_countera5 = Q1L23 & (Q1_power_modified_counter_values[5] & VCC) # !Q1L23 & (Q1_power_modified_counter_values[4] $ (Q1_power_modified_counter_values[5] # GND));

--Q1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT
Q1L25 = CARRY(!Q1_power_modified_counter_values[4] & !Q1L23);


--Q1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6
Q1_countera6 = Q1L25 & (Q1_power_modified_counter_values[5] $ (Q1_power_modified_counter_values[6] & VCC)) # !Q1L25 & (Q1_power_modified_counter_values[6] # GND);

--Q1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT
Q1L27 = CARRY(Q1_power_modified_counter_values[5] # !Q1L25);


--Q1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7
Q1_countera7 = Q1L27 & (Q1_power_modified_counter_values[7] & VCC) # !Q1L27 & (Q1_power_modified_counter_values[6] $ (Q1_power_modified_counter_values[7] # GND));

--Q1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT
Q1L29 = CARRY(!Q1_power_modified_counter_values[6] & !Q1L27);


--Q1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8
Q1_countera8 = Q1L29 & (Q1_power_modified_counter_values[7] $ (Q1_power_modified_counter_values[8] & VCC)) # !Q1L29 & (Q1_power_modified_counter_values[8] # GND);

--Q1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT
Q1L31 = CARRY(Q1_power_modified_counter_values[7] # !Q1L29);


--Q1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9
Q1_countera9 = Q1L31 & (Q1_power_modified_counter_values[9] & VCC) # !Q1L31 & (Q1_power_modified_counter_values[8] $ (Q1_power_modified_counter_values[9] # GND));

--Q1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT
Q1L33 = CARRY(!Q1_power_modified_counter_values[8] & !Q1L31);


--Q1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10
Q1_countera10 = Q1L33 & (Q1_power_modified_counter_values[9] $ (Q1_power_modified_counter_values[10] & VCC)) # !Q1L33 & (Q1_power_modified_counter_values[10] # GND);

--Q1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT
Q1L35 = CARRY(Q1_power_modified_counter_values[9] # !Q1L33);


--Q1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11
Q1_countera11 = Q1_power_modified_counter_values[11] $ !Q1L35;


--H1_rdptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5]
H1_rdptr_g[5] = DFFEAS(K1_power_modified_counter_values[5], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9]
H1_rdptr_g[9] = DFFEAS(K1_power_modified_counter_values[9], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]
H1_rdptr_g[1] = DFFEAS(K1_power_modified_counter_values[1], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7]
H1_rdptr_g[7] = DFFEAS(K1_power_modified_counter_values[7], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4]
H1_rdptr_g[4] = DFFEAS(K1_power_modified_counter_values[4], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3]
H1_rdptr_g[3] = DFFEAS(K1_power_modified_counter_values[3], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[10]
H1_rdptr_g[10] = DFFEAS(K1_power_modified_counter_values[10], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0]
H1_rdptr_g[0] = DFFEAS(K1_power_modified_counter_values[0], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[2]
H1_rdptr_g[2] = DFFEAS(K1_power_modified_counter_values[2], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[8]
H1_rdptr_g[8] = DFFEAS(K1_power_modified_counter_values[8], BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--state_PWM.00000 is state_PWM.00000
state_PWM.00000 = DFFEAS(A1L419, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00100 is state_PWM.00100
state_PWM.00100 = DFFEAS(A1L779, !BCLK,  ,  ,  ,  ,  ,  ,  );


--S1_q_a[13] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[13]_PORT_A_data_in = VCC;
S1_q_a[13]_PORT_A_data_in_reg = DFFE(S1_q_a[13]_PORT_A_data_in, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_data_in = Rx_register[13];
S1_q_a[13]_PORT_B_data_in_reg = DFFE(S1_q_a[13]_PORT_B_data_in, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[13]_PORT_A_address_reg = DFFE(S1_q_a[13]_PORT_A_address, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[13]_PORT_B_address_reg = DFFE(S1_q_a[13]_PORT_B_address, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_write_enable = GND;
S1_q_a[13]_PORT_A_write_enable_reg = DFFE(S1_q_a[13]_PORT_A_write_enable, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_write_enable = H1L38;
S1_q_a[13]_PORT_B_write_enable_reg = DFFE(S1_q_a[13]_PORT_B_write_enable, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_clock_0 = BCLK;
S1_q_a[13]_clock_1 = A1L402Q;
S1_q_a[13]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[13]_PORT_A_data_out = MEMORY(S1_q_a[13]_PORT_A_data_in_reg, S1_q_a[13]_PORT_B_data_in_reg, S1_q_a[13]_PORT_A_address_reg, S1_q_a[13]_PORT_B_address_reg, S1_q_a[13]_PORT_A_write_enable_reg, S1_q_a[13]_PORT_B_write_enable_reg, , , S1_q_a[13]_clock_0, S1_q_a[13]_clock_1, S1_q_a[13]_clock_enable_0, , , );
S1_q_a[13]_PORT_A_data_out_reg = DFFE(S1_q_a[13]_PORT_A_data_out, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13] = S1_q_a[13]_PORT_A_data_out_reg[0];


--S1_q_a[12] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[12]_PORT_A_data_in = VCC;
S1_q_a[12]_PORT_A_data_in_reg = DFFE(S1_q_a[12]_PORT_A_data_in, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_data_in = Rx_register[12];
S1_q_a[12]_PORT_B_data_in_reg = DFFE(S1_q_a[12]_PORT_B_data_in, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[12]_PORT_A_address_reg = DFFE(S1_q_a[12]_PORT_A_address, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[12]_PORT_B_address_reg = DFFE(S1_q_a[12]_PORT_B_address, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_write_enable = GND;
S1_q_a[12]_PORT_A_write_enable_reg = DFFE(S1_q_a[12]_PORT_A_write_enable, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_write_enable = H1L38;
S1_q_a[12]_PORT_B_write_enable_reg = DFFE(S1_q_a[12]_PORT_B_write_enable, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_clock_0 = BCLK;
S1_q_a[12]_clock_1 = A1L402Q;
S1_q_a[12]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[12]_PORT_A_data_out = MEMORY(S1_q_a[12]_PORT_A_data_in_reg, S1_q_a[12]_PORT_B_data_in_reg, S1_q_a[12]_PORT_A_address_reg, S1_q_a[12]_PORT_B_address_reg, S1_q_a[12]_PORT_A_write_enable_reg, S1_q_a[12]_PORT_B_write_enable_reg, , , S1_q_a[12]_clock_0, S1_q_a[12]_clock_1, S1_q_a[12]_clock_enable_0, , , );
S1_q_a[12]_PORT_A_data_out_reg = DFFE(S1_q_a[12]_PORT_A_data_out, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12] = S1_q_a[12]_PORT_A_data_out_reg[0];


--S1_q_a[14] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[14]_PORT_A_data_in = VCC;
S1_q_a[14]_PORT_A_data_in_reg = DFFE(S1_q_a[14]_PORT_A_data_in, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_data_in = Rx_register[14];
S1_q_a[14]_PORT_B_data_in_reg = DFFE(S1_q_a[14]_PORT_B_data_in, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[14]_PORT_A_address_reg = DFFE(S1_q_a[14]_PORT_A_address, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[14]_PORT_B_address_reg = DFFE(S1_q_a[14]_PORT_B_address, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_write_enable = GND;
S1_q_a[14]_PORT_A_write_enable_reg = DFFE(S1_q_a[14]_PORT_A_write_enable, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_write_enable = H1L38;
S1_q_a[14]_PORT_B_write_enable_reg = DFFE(S1_q_a[14]_PORT_B_write_enable, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_clock_0 = BCLK;
S1_q_a[14]_clock_1 = A1L402Q;
S1_q_a[14]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[14]_PORT_A_data_out = MEMORY(S1_q_a[14]_PORT_A_data_in_reg, S1_q_a[14]_PORT_B_data_in_reg, S1_q_a[14]_PORT_A_address_reg, S1_q_a[14]_PORT_B_address_reg, S1_q_a[14]_PORT_A_write_enable_reg, S1_q_a[14]_PORT_B_write_enable_reg, , , S1_q_a[14]_clock_0, S1_q_a[14]_clock_1, S1_q_a[14]_clock_enable_0, , , );
S1_q_a[14]_PORT_A_data_out_reg = DFFE(S1_q_a[14]_PORT_A_data_out, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14] = S1_q_a[14]_PORT_A_data_out_reg[0];


--S1_q_a[15] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[15]_PORT_A_data_in = VCC;
S1_q_a[15]_PORT_A_data_in_reg = DFFE(S1_q_a[15]_PORT_A_data_in, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_data_in = Rx_register[15];
S1_q_a[15]_PORT_B_data_in_reg = DFFE(S1_q_a[15]_PORT_B_data_in, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[15]_PORT_A_address_reg = DFFE(S1_q_a[15]_PORT_A_address, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[15]_PORT_B_address_reg = DFFE(S1_q_a[15]_PORT_B_address, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_write_enable = GND;
S1_q_a[15]_PORT_A_write_enable_reg = DFFE(S1_q_a[15]_PORT_A_write_enable, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_write_enable = H1L38;
S1_q_a[15]_PORT_B_write_enable_reg = DFFE(S1_q_a[15]_PORT_B_write_enable, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_clock_0 = BCLK;
S1_q_a[15]_clock_1 = A1L402Q;
S1_q_a[15]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[15]_PORT_A_data_out = MEMORY(S1_q_a[15]_PORT_A_data_in_reg, S1_q_a[15]_PORT_B_data_in_reg, S1_q_a[15]_PORT_A_address_reg, S1_q_a[15]_PORT_B_address_reg, S1_q_a[15]_PORT_A_write_enable_reg, S1_q_a[15]_PORT_B_write_enable_reg, , , S1_q_a[15]_clock_0, S1_q_a[15]_clock_1, S1_q_a[15]_clock_enable_0, , , );
S1_q_a[15]_PORT_A_data_out_reg = DFFE(S1_q_a[15]_PORT_A_data_out, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15] = S1_q_a[15]_PORT_A_data_out_reg[0];


--A1L718 is rtl~356
A1L718 = S1_q_a[14] & !S1_q_a[15];


--S1_q_a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[11]_PORT_A_data_in = VCC;
S1_q_a[11]_PORT_A_data_in_reg = DFFE(S1_q_a[11]_PORT_A_data_in, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_data_in = Rx_register[11];
S1_q_a[11]_PORT_B_data_in_reg = DFFE(S1_q_a[11]_PORT_B_data_in, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[11]_PORT_A_address_reg = DFFE(S1_q_a[11]_PORT_A_address, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[11]_PORT_B_address_reg = DFFE(S1_q_a[11]_PORT_B_address, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_write_enable = GND;
S1_q_a[11]_PORT_A_write_enable_reg = DFFE(S1_q_a[11]_PORT_A_write_enable, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_write_enable = H1L38;
S1_q_a[11]_PORT_B_write_enable_reg = DFFE(S1_q_a[11]_PORT_B_write_enable, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_clock_0 = BCLK;
S1_q_a[11]_clock_1 = A1L402Q;
S1_q_a[11]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[11]_PORT_A_data_out = MEMORY(S1_q_a[11]_PORT_A_data_in_reg, S1_q_a[11]_PORT_B_data_in_reg, S1_q_a[11]_PORT_A_address_reg, S1_q_a[11]_PORT_B_address_reg, S1_q_a[11]_PORT_A_write_enable_reg, S1_q_a[11]_PORT_B_write_enable_reg, , , S1_q_a[11]_clock_0, S1_q_a[11]_clock_1, S1_q_a[11]_clock_enable_0, , , );
S1_q_a[11]_PORT_A_data_out_reg = DFFE(S1_q_a[11]_PORT_A_data_out, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11] = S1_q_a[11]_PORT_A_data_out_reg[0];


--S1_q_a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[10]_PORT_A_data_in = VCC;
S1_q_a[10]_PORT_A_data_in_reg = DFFE(S1_q_a[10]_PORT_A_data_in, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_data_in = Rx_register[10];
S1_q_a[10]_PORT_B_data_in_reg = DFFE(S1_q_a[10]_PORT_B_data_in, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[10]_PORT_A_address_reg = DFFE(S1_q_a[10]_PORT_A_address, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[10]_PORT_B_address_reg = DFFE(S1_q_a[10]_PORT_B_address, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_write_enable = GND;
S1_q_a[10]_PORT_A_write_enable_reg = DFFE(S1_q_a[10]_PORT_A_write_enable, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_write_enable = H1L38;
S1_q_a[10]_PORT_B_write_enable_reg = DFFE(S1_q_a[10]_PORT_B_write_enable, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_clock_0 = BCLK;
S1_q_a[10]_clock_1 = A1L402Q;
S1_q_a[10]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[10]_PORT_A_data_out = MEMORY(S1_q_a[10]_PORT_A_data_in_reg, S1_q_a[10]_PORT_B_data_in_reg, S1_q_a[10]_PORT_A_address_reg, S1_q_a[10]_PORT_B_address_reg, S1_q_a[10]_PORT_A_write_enable_reg, S1_q_a[10]_PORT_B_write_enable_reg, , , S1_q_a[10]_clock_0, S1_q_a[10]_clock_1, S1_q_a[10]_clock_enable_0, , , );
S1_q_a[10]_PORT_A_data_out_reg = DFFE(S1_q_a[10]_PORT_A_data_out, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10] = S1_q_a[10]_PORT_A_data_out_reg[0];


--S1_q_a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[9]_PORT_A_data_in = VCC;
S1_q_a[9]_PORT_A_data_in_reg = DFFE(S1_q_a[9]_PORT_A_data_in, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_data_in = Rx_register[9];
S1_q_a[9]_PORT_B_data_in_reg = DFFE(S1_q_a[9]_PORT_B_data_in, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[9]_PORT_A_address_reg = DFFE(S1_q_a[9]_PORT_A_address, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[9]_PORT_B_address_reg = DFFE(S1_q_a[9]_PORT_B_address, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_write_enable = GND;
S1_q_a[9]_PORT_A_write_enable_reg = DFFE(S1_q_a[9]_PORT_A_write_enable, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_write_enable = H1L38;
S1_q_a[9]_PORT_B_write_enable_reg = DFFE(S1_q_a[9]_PORT_B_write_enable, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_clock_0 = BCLK;
S1_q_a[9]_clock_1 = A1L402Q;
S1_q_a[9]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[9]_PORT_A_data_out = MEMORY(S1_q_a[9]_PORT_A_data_in_reg, S1_q_a[9]_PORT_B_data_in_reg, S1_q_a[9]_PORT_A_address_reg, S1_q_a[9]_PORT_B_address_reg, S1_q_a[9]_PORT_A_write_enable_reg, S1_q_a[9]_PORT_B_write_enable_reg, , , S1_q_a[9]_clock_0, S1_q_a[9]_clock_1, S1_q_a[9]_clock_enable_0, , , );
S1_q_a[9]_PORT_A_data_out_reg = DFFE(S1_q_a[9]_PORT_A_data_out, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9] = S1_q_a[9]_PORT_A_data_out_reg[0];


--S1_q_a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[8]_PORT_A_data_in = VCC;
S1_q_a[8]_PORT_A_data_in_reg = DFFE(S1_q_a[8]_PORT_A_data_in, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_data_in = Rx_register[8];
S1_q_a[8]_PORT_B_data_in_reg = DFFE(S1_q_a[8]_PORT_B_data_in, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[8]_PORT_A_address_reg = DFFE(S1_q_a[8]_PORT_A_address, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[8]_PORT_B_address_reg = DFFE(S1_q_a[8]_PORT_B_address, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_write_enable = GND;
S1_q_a[8]_PORT_A_write_enable_reg = DFFE(S1_q_a[8]_PORT_A_write_enable, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_write_enable = H1L38;
S1_q_a[8]_PORT_B_write_enable_reg = DFFE(S1_q_a[8]_PORT_B_write_enable, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_clock_0 = BCLK;
S1_q_a[8]_clock_1 = A1L402Q;
S1_q_a[8]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[8]_PORT_A_data_out = MEMORY(S1_q_a[8]_PORT_A_data_in_reg, S1_q_a[8]_PORT_B_data_in_reg, S1_q_a[8]_PORT_A_address_reg, S1_q_a[8]_PORT_B_address_reg, S1_q_a[8]_PORT_A_write_enable_reg, S1_q_a[8]_PORT_B_write_enable_reg, , , S1_q_a[8]_clock_0, S1_q_a[8]_clock_1, S1_q_a[8]_clock_enable_0, , , );
S1_q_a[8]_PORT_A_data_out_reg = DFFE(S1_q_a[8]_PORT_A_data_out, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8] = S1_q_a[8]_PORT_A_data_out_reg[0];


--A1L719 is rtl~357
A1L719 = S1_q_a[11] & S1_q_a[10] & S1_q_a[9] & S1_q_a[8];


--A1L720 is rtl~358
A1L720 = S1_q_a[13] & S1_q_a[12] & A1L718 & A1L719;


--A1L413 is Select~5840
A1L413 = state_PWM.00100 & (LED_sync $ A1L720) # !state_PWM.00100 & state_PWM.00000 & LED_sync;


--LB1_safe_q[7] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7]
LB1_safe_q[7] = DFFEAS(LB1_counter_comb_bita7, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[6] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6]
LB1_safe_q[6] = DFFEAS(LB1_counter_comb_bita6, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[5] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5]
LB1_safe_q[5] = DFFEAS(LB1_counter_comb_bita5, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[4] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4]
LB1_safe_q[4] = DFFEAS(LB1_counter_comb_bita4, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[3] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3]
LB1_safe_q[3] = DFFEAS(LB1_counter_comb_bita3, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[1] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1]
LB1_safe_q[1] = DFFEAS(LB1_counter_comb_bita1, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[0] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0]
LB1_safe_q[0] = DFFEAS(LB1_counter_comb_bita0, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_counter_comb_bita0 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0
LB1_counter_comb_bita0 = LB1_safe_q[0] $ VCC;

--LB1L2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0~COUT
LB1L2 = CARRY(LB1_safe_q[0]);


--LB1_counter_comb_bita1 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1
LB1_counter_comb_bita1 = LB1_safe_q[1] & !LB1L2 # !LB1_safe_q[1] & (LB1L2 # GND);

--LB1L4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1~COUT
LB1L4 = CARRY(!LB1L2 # !LB1_safe_q[1]);


--LB1_counter_comb_bita2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2
LB1_counter_comb_bita2 = LB1_safe_q[2] & (LB1L4 $ GND) # !LB1_safe_q[2] & !LB1L4 & VCC;

--LB1L6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2~COUT
LB1L6 = CARRY(LB1_safe_q[2] & !LB1L4);


--LB1_counter_comb_bita3 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3
LB1_counter_comb_bita3 = LB1_safe_q[3] & !LB1L6 # !LB1_safe_q[3] & (LB1L6 # GND);

--LB1L8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3~COUT
LB1L8 = CARRY(!LB1L6 # !LB1_safe_q[3]);


--LB1_counter_comb_bita4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4
LB1_counter_comb_bita4 = LB1_safe_q[4] & (LB1L8 $ GND) # !LB1_safe_q[4] & !LB1L8 & VCC;

--LB1L10 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4~COUT
LB1L10 = CARRY(LB1_safe_q[4] & !LB1L8);


--LB1_counter_comb_bita5 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5
LB1_counter_comb_bita5 = LB1_safe_q[5] & !LB1L10 # !LB1_safe_q[5] & (LB1L10 # GND);

--LB1L12 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5~COUT
LB1L12 = CARRY(!LB1L10 # !LB1_safe_q[5]);


--LB1_counter_comb_bita6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6
LB1_counter_comb_bita6 = LB1_safe_q[6] & (LB1L12 $ GND) # !LB1_safe_q[6] & !LB1L12 & VCC;

--LB1L14 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6~COUT
LB1L14 = CARRY(LB1_safe_q[6] & !LB1L12);


--LB1_counter_comb_bita7 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7
LB1_counter_comb_bita7 = LB1_safe_q[7] & !LB1L14 # !LB1_safe_q[7] & (LB1L14 # GND);

--LB1L16 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7~COUT
LB1L16 = CARRY(!LB1L14 # !LB1_safe_q[7]);


--LB1_counter_comb_bita8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita8
LB1_counter_comb_bita8 = LB1_safe_q[8] $ !LB1L16;


--I_PWM_accumulator[15] is I_PWM_accumulator[15]
I_PWM_accumulator[15] = DFFEAS(A1L174, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[15] is I_Data_in[15]
I_Data_in[15] = DFFEAS(A1L109, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[14] is I_PWM_accumulator[14]
I_PWM_accumulator[14] = DFFEAS(A1L171, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[14] is I_Data_in[14]
I_Data_in[14] = DFFEAS(I_Data[14], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[13] is I_PWM_accumulator[13]
I_PWM_accumulator[13] = DFFEAS(A1L168, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[13] is I_Data_in[13]
I_Data_in[13] = DFFEAS(I_Data[13], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[12] is I_PWM_accumulator[12]
I_PWM_accumulator[12] = DFFEAS(A1L165, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[12] is I_Data_in[12]
I_Data_in[12] = DFFEAS(I_Data[12], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[11] is I_PWM_accumulator[11]
I_PWM_accumulator[11] = DFFEAS(A1L162, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[11] is I_Data_in[11]
I_Data_in[11] = DFFEAS(I_Data[11], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[10] is I_PWM_accumulator[10]
I_PWM_accumulator[10] = DFFEAS(A1L159, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[10] is I_Data_in[10]
I_Data_in[10] = DFFEAS(I_Data[10], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[9] is I_PWM_accumulator[9]
I_PWM_accumulator[9] = DFFEAS(A1L156, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[9] is I_Data_in[9]
I_Data_in[9] = DFFEAS(I_Data[9], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[8] is I_PWM_accumulator[8]
I_PWM_accumulator[8] = DFFEAS(A1L153, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[8] is I_Data_in[8]
I_Data_in[8] = DFFEAS(I_Data[8], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[7] is I_PWM_accumulator[7]
I_PWM_accumulator[7] = DFFEAS(A1L150, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[7] is I_Data_in[7]
I_Data_in[7] = DFFEAS(I_Data[7], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[6] is I_PWM_accumulator[6]
I_PWM_accumulator[6] = DFFEAS(A1L147, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[6] is I_Data_in[6]
I_Data_in[6] = DFFEAS(I_Data[6], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[5] is I_PWM_accumulator[5]
I_PWM_accumulator[5] = DFFEAS(A1L144, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[5] is I_Data_in[5]
I_Data_in[5] = DFFEAS(I_Data[5], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[4] is I_PWM_accumulator[4]
I_PWM_accumulator[4] = DFFEAS(A1L141, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[4] is I_Data_in[4]
I_Data_in[4] = DFFEAS(I_Data[4], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[3] is I_PWM_accumulator[3]
I_PWM_accumulator[3] = DFFEAS(A1L138, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[3] is I_Data_in[3]
I_Data_in[3] = DFFEAS(I_Data[3], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[2] is I_PWM_accumulator[2]
I_PWM_accumulator[2] = DFFEAS(A1L135, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[2] is I_Data_in[2]
I_Data_in[2] = DFFEAS(I_Data[2], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[1] is I_PWM_accumulator[1]
I_PWM_accumulator[1] = DFFEAS(A1L132, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[1] is I_Data_in[1]
I_Data_in[1] = DFFEAS(I_Data[1], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[0] is I_PWM_accumulator[0]
I_PWM_accumulator[0] = DFFEAS(A1L129, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[0] is I_Data_in[0]
I_Data_in[0] = DFFEAS(I_Data[0], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--A1L129 is I_PWM_accumulator[0]~136
A1L129 = I_PWM_accumulator[0] & (I_Data_in[0] $ VCC) # !I_PWM_accumulator[0] & I_Data_in[0] & VCC;

--A1L130 is I_PWM_accumulator[0]~137
A1L130 = CARRY(I_PWM_accumulator[0] & I_Data_in[0]);


--A1L132 is I_PWM_accumulator[1]~138
A1L132 = I_PWM_accumulator[1] & (I_Data_in[1] & A1L130 & VCC # !I_Data_in[1] & !A1L130) # !I_PWM_accumulator[1] & (I_Data_in[1] & !A1L130 # !I_Data_in[1] & (A1L130 # GND));

--A1L133 is I_PWM_accumulator[1]~139
A1L133 = CARRY(I_PWM_accumulator[1] & !I_Data_in[1] & !A1L130 # !I_PWM_accumulator[1] & (!A1L130 # !I_Data_in[1]));


--A1L135 is I_PWM_accumulator[2]~140
A1L135 = (I_PWM_accumulator[2] $ I_Data_in[2] $ !A1L133) # GND;

--A1L136 is I_PWM_accumulator[2]~141
A1L136 = CARRY(I_PWM_accumulator[2] & (I_Data_in[2] # !A1L133) # !I_PWM_accumulator[2] & I_Data_in[2] & !A1L133);


--A1L138 is I_PWM_accumulator[3]~142
A1L138 = I_PWM_accumulator[3] & (I_Data_in[3] & A1L136 & VCC # !I_Data_in[3] & !A1L136) # !I_PWM_accumulator[3] & (I_Data_in[3] & !A1L136 # !I_Data_in[3] & (A1L136 # GND));

--A1L139 is I_PWM_accumulator[3]~143
A1L139 = CARRY(I_PWM_accumulator[3] & !I_Data_in[3] & !A1L136 # !I_PWM_accumulator[3] & (!A1L136 # !I_Data_in[3]));


--A1L141 is I_PWM_accumulator[4]~144
A1L141 = (I_PWM_accumulator[4] $ I_Data_in[4] $ !A1L139) # GND;

--A1L142 is I_PWM_accumulator[4]~145
A1L142 = CARRY(I_PWM_accumulator[4] & (I_Data_in[4] # !A1L139) # !I_PWM_accumulator[4] & I_Data_in[4] & !A1L139);


--A1L144 is I_PWM_accumulator[5]~146
A1L144 = I_PWM_accumulator[5] & (I_Data_in[5] & A1L142 & VCC # !I_Data_in[5] & !A1L142) # !I_PWM_accumulator[5] & (I_Data_in[5] & !A1L142 # !I_Data_in[5] & (A1L142 # GND));

--A1L145 is I_PWM_accumulator[5]~147
A1L145 = CARRY(I_PWM_accumulator[5] & !I_Data_in[5] & !A1L142 # !I_PWM_accumulator[5] & (!A1L142 # !I_Data_in[5]));


--A1L147 is I_PWM_accumulator[6]~148
A1L147 = (I_PWM_accumulator[6] $ I_Data_in[6] $ !A1L145) # GND;

--A1L148 is I_PWM_accumulator[6]~149
A1L148 = CARRY(I_PWM_accumulator[6] & (I_Data_in[6] # !A1L145) # !I_PWM_accumulator[6] & I_Data_in[6] & !A1L145);


--A1L150 is I_PWM_accumulator[7]~150
A1L150 = I_PWM_accumulator[7] & (I_Data_in[7] & A1L148 & VCC # !I_Data_in[7] & !A1L148) # !I_PWM_accumulator[7] & (I_Data_in[7] & !A1L148 # !I_Data_in[7] & (A1L148 # GND));

--A1L151 is I_PWM_accumulator[7]~151
A1L151 = CARRY(I_PWM_accumulator[7] & !I_Data_in[7] & !A1L148 # !I_PWM_accumulator[7] & (!A1L148 # !I_Data_in[7]));


--A1L153 is I_PWM_accumulator[8]~152
A1L153 = (I_PWM_accumulator[8] $ I_Data_in[8] $ !A1L151) # GND;

--A1L154 is I_PWM_accumulator[8]~153
A1L154 = CARRY(I_PWM_accumulator[8] & (I_Data_in[8] # !A1L151) # !I_PWM_accumulator[8] & I_Data_in[8] & !A1L151);


--A1L156 is I_PWM_accumulator[9]~154
A1L156 = I_PWM_accumulator[9] & (I_Data_in[9] & A1L154 & VCC # !I_Data_in[9] & !A1L154) # !I_PWM_accumulator[9] & (I_Data_in[9] & !A1L154 # !I_Data_in[9] & (A1L154 # GND));

--A1L157 is I_PWM_accumulator[9]~155
A1L157 = CARRY(I_PWM_accumulator[9] & !I_Data_in[9] & !A1L154 # !I_PWM_accumulator[9] & (!A1L154 # !I_Data_in[9]));


--A1L159 is I_PWM_accumulator[10]~156
A1L159 = (I_PWM_accumulator[10] $ I_Data_in[10] $ !A1L157) # GND;

--A1L160 is I_PWM_accumulator[10]~157
A1L160 = CARRY(I_PWM_accumulator[10] & (I_Data_in[10] # !A1L157) # !I_PWM_accumulator[10] & I_Data_in[10] & !A1L157);


--A1L162 is I_PWM_accumulator[11]~158
A1L162 = I_PWM_accumulator[11] & (I_Data_in[11] & A1L160 & VCC # !I_Data_in[11] & !A1L160) # !I_PWM_accumulator[11] & (I_Data_in[11] & !A1L160 # !I_Data_in[11] & (A1L160 # GND));

--A1L163 is I_PWM_accumulator[11]~159
A1L163 = CARRY(I_PWM_accumulator[11] & !I_Data_in[11] & !A1L160 # !I_PWM_accumulator[11] & (!A1L160 # !I_Data_in[11]));


--A1L165 is I_PWM_accumulator[12]~160
A1L165 = (I_PWM_accumulator[12] $ I_Data_in[12] $ !A1L163) # GND;

--A1L166 is I_PWM_accumulator[12]~161
A1L166 = CARRY(I_PWM_accumulator[12] & (I_Data_in[12] # !A1L163) # !I_PWM_accumulator[12] & I_Data_in[12] & !A1L163);


--A1L168 is I_PWM_accumulator[13]~162
A1L168 = I_PWM_accumulator[13] & (I_Data_in[13] & A1L166 & VCC # !I_Data_in[13] & !A1L166) # !I_PWM_accumulator[13] & (I_Data_in[13] & !A1L166 # !I_Data_in[13] & (A1L166 # GND));

--A1L169 is I_PWM_accumulator[13]~163
A1L169 = CARRY(I_PWM_accumulator[13] & !I_Data_in[13] & !A1L166 # !I_PWM_accumulator[13] & (!A1L166 # !I_Data_in[13]));


--A1L171 is I_PWM_accumulator[14]~164
A1L171 = (I_PWM_accumulator[14] $ I_Data_in[14] $ !A1L169) # GND;

--A1L172 is I_PWM_accumulator[14]~165
A1L172 = CARRY(I_PWM_accumulator[14] & (I_Data_in[14] # !A1L169) # !I_PWM_accumulator[14] & I_Data_in[14] & !A1L169);


--A1L174 is I_PWM_accumulator[15]~166
A1L174 = I_PWM_accumulator[15] & (I_Data_in[15] & A1L172 & VCC # !I_Data_in[15] & !A1L172) # !I_PWM_accumulator[15] & (I_Data_in[15] & !A1L172 # !I_Data_in[15] & (A1L172 # GND));

--A1L175 is I_PWM_accumulator[15]~167
A1L175 = CARRY(I_PWM_accumulator[15] & !I_Data_in[15] & !A1L172 # !I_PWM_accumulator[15] & (!A1L172 # !I_Data_in[15]));


--A1L177 is I_PWM_accumulator[16]~168
A1L177 = !A1L175;


--Q_PWM_accumulator[15] is Q_PWM_accumulator[15]
Q_PWM_accumulator[15] = DFFEAS(A1L311, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[15] is Q_Data_in[15]
Q_Data_in[15] = DFFEAS(A1L246, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[14] is Q_PWM_accumulator[14]
Q_PWM_accumulator[14] = DFFEAS(A1L308, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[14] is Q_Data_in[14]
Q_Data_in[14] = DFFEAS(Q_Data[14], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[13] is Q_PWM_accumulator[13]
Q_PWM_accumulator[13] = DFFEAS(A1L305, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[13] is Q_Data_in[13]
Q_Data_in[13] = DFFEAS(Q_Data[13], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[12] is Q_PWM_accumulator[12]
Q_PWM_accumulator[12] = DFFEAS(A1L302, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[12] is Q_Data_in[12]
Q_Data_in[12] = DFFEAS(Q_Data[12], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[11] is Q_PWM_accumulator[11]
Q_PWM_accumulator[11] = DFFEAS(A1L299, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[11] is Q_Data_in[11]
Q_Data_in[11] = DFFEAS(Q_Data[11], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[10] is Q_PWM_accumulator[10]
Q_PWM_accumulator[10] = DFFEAS(A1L296, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[10] is Q_Data_in[10]
Q_Data_in[10] = DFFEAS(Q_Data[10], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[9] is Q_PWM_accumulator[9]
Q_PWM_accumulator[9] = DFFEAS(A1L293, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[9] is Q_Data_in[9]
Q_Data_in[9] = DFFEAS(Q_Data[9], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[8] is Q_PWM_accumulator[8]
Q_PWM_accumulator[8] = DFFEAS(A1L290, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[8] is Q_Data_in[8]
Q_Data_in[8] = DFFEAS(Q_Data[8], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[7] is Q_PWM_accumulator[7]
Q_PWM_accumulator[7] = DFFEAS(A1L287, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[7] is Q_Data_in[7]
Q_Data_in[7] = DFFEAS(Q_Data[7], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[6] is Q_PWM_accumulator[6]
Q_PWM_accumulator[6] = DFFEAS(A1L284, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[6] is Q_Data_in[6]
Q_Data_in[6] = DFFEAS(Q_Data[6], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[5] is Q_PWM_accumulator[5]
Q_PWM_accumulator[5] = DFFEAS(A1L281, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[5] is Q_Data_in[5]
Q_Data_in[5] = DFFEAS(Q_Data[5], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[4] is Q_PWM_accumulator[4]
Q_PWM_accumulator[4] = DFFEAS(A1L278, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[4] is Q_Data_in[4]
Q_Data_in[4] = DFFEAS(Q_Data[4], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[3] is Q_PWM_accumulator[3]
Q_PWM_accumulator[3] = DFFEAS(A1L275, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[3] is Q_Data_in[3]
Q_Data_in[3] = DFFEAS(Q_Data[3], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[2] is Q_PWM_accumulator[2]
Q_PWM_accumulator[2] = DFFEAS(A1L272, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[2] is Q_Data_in[2]
Q_Data_in[2] = DFFEAS(Q_Data[2], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[1] is Q_PWM_accumulator[1]
Q_PWM_accumulator[1] = DFFEAS(A1L269, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[1] is Q_Data_in[1]
Q_Data_in[1] = DFFEAS(Q_Data[1], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[0] is Q_PWM_accumulator[0]
Q_PWM_accumulator[0] = DFFEAS(A1L266, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[0] is Q_Data_in[0]
Q_Data_in[0] = DFFEAS(Q_Data[0], !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--A1L266 is Q_PWM_accumulator[0]~136
A1L266 = Q_PWM_accumulator[0] & (Q_Data_in[0] $ VCC) # !Q_PWM_accumulator[0] & Q_Data_in[0] & VCC;

--A1L267 is Q_PWM_accumulator[0]~137
A1L267 = CARRY(Q_PWM_accumulator[0] & Q_Data_in[0]);


--A1L269 is Q_PWM_accumulator[1]~138
A1L269 = Q_PWM_accumulator[1] & (Q_Data_in[1] & A1L267 & VCC # !Q_Data_in[1] & !A1L267) # !Q_PWM_accumulator[1] & (Q_Data_in[1] & !A1L267 # !Q_Data_in[1] & (A1L267 # GND));

--A1L270 is Q_PWM_accumulator[1]~139
A1L270 = CARRY(Q_PWM_accumulator[1] & !Q_Data_in[1] & !A1L267 # !Q_PWM_accumulator[1] & (!A1L267 # !Q_Data_in[1]));


--A1L272 is Q_PWM_accumulator[2]~140
A1L272 = (Q_PWM_accumulator[2] $ Q_Data_in[2] $ !A1L270) # GND;

--A1L273 is Q_PWM_accumulator[2]~141
A1L273 = CARRY(Q_PWM_accumulator[2] & (Q_Data_in[2] # !A1L270) # !Q_PWM_accumulator[2] & Q_Data_in[2] & !A1L270);


--A1L275 is Q_PWM_accumulator[3]~142
A1L275 = Q_PWM_accumulator[3] & (Q_Data_in[3] & A1L273 & VCC # !Q_Data_in[3] & !A1L273) # !Q_PWM_accumulator[3] & (Q_Data_in[3] & !A1L273 # !Q_Data_in[3] & (A1L273 # GND));

--A1L276 is Q_PWM_accumulator[3]~143
A1L276 = CARRY(Q_PWM_accumulator[3] & !Q_Data_in[3] & !A1L273 # !Q_PWM_accumulator[3] & (!A1L273 # !Q_Data_in[3]));


--A1L278 is Q_PWM_accumulator[4]~144
A1L278 = (Q_PWM_accumulator[4] $ Q_Data_in[4] $ !A1L276) # GND;

--A1L279 is Q_PWM_accumulator[4]~145
A1L279 = CARRY(Q_PWM_accumulator[4] & (Q_Data_in[4] # !A1L276) # !Q_PWM_accumulator[4] & Q_Data_in[4] & !A1L276);


--A1L281 is Q_PWM_accumulator[5]~146
A1L281 = Q_PWM_accumulator[5] & (Q_Data_in[5] & A1L279 & VCC # !Q_Data_in[5] & !A1L279) # !Q_PWM_accumulator[5] & (Q_Data_in[5] & !A1L279 # !Q_Data_in[5] & (A1L279 # GND));

--A1L282 is Q_PWM_accumulator[5]~147
A1L282 = CARRY(Q_PWM_accumulator[5] & !Q_Data_in[5] & !A1L279 # !Q_PWM_accumulator[5] & (!A1L279 # !Q_Data_in[5]));


--A1L284 is Q_PWM_accumulator[6]~148
A1L284 = (Q_PWM_accumulator[6] $ Q_Data_in[6] $ !A1L282) # GND;

--A1L285 is Q_PWM_accumulator[6]~149
A1L285 = CARRY(Q_PWM_accumulator[6] & (Q_Data_in[6] # !A1L282) # !Q_PWM_accumulator[6] & Q_Data_in[6] & !A1L282);


--A1L287 is Q_PWM_accumulator[7]~150
A1L287 = Q_PWM_accumulator[7] & (Q_Data_in[7] & A1L285 & VCC # !Q_Data_in[7] & !A1L285) # !Q_PWM_accumulator[7] & (Q_Data_in[7] & !A1L285 # !Q_Data_in[7] & (A1L285 # GND));

--A1L288 is Q_PWM_accumulator[7]~151
A1L288 = CARRY(Q_PWM_accumulator[7] & !Q_Data_in[7] & !A1L285 # !Q_PWM_accumulator[7] & (!A1L285 # !Q_Data_in[7]));


--A1L290 is Q_PWM_accumulator[8]~152
A1L290 = (Q_PWM_accumulator[8] $ Q_Data_in[8] $ !A1L288) # GND;

--A1L291 is Q_PWM_accumulator[8]~153
A1L291 = CARRY(Q_PWM_accumulator[8] & (Q_Data_in[8] # !A1L288) # !Q_PWM_accumulator[8] & Q_Data_in[8] & !A1L288);


--A1L293 is Q_PWM_accumulator[9]~154
A1L293 = Q_PWM_accumulator[9] & (Q_Data_in[9] & A1L291 & VCC # !Q_Data_in[9] & !A1L291) # !Q_PWM_accumulator[9] & (Q_Data_in[9] & !A1L291 # !Q_Data_in[9] & (A1L291 # GND));

--A1L294 is Q_PWM_accumulator[9]~155
A1L294 = CARRY(Q_PWM_accumulator[9] & !Q_Data_in[9] & !A1L291 # !Q_PWM_accumulator[9] & (!A1L291 # !Q_Data_in[9]));


--A1L296 is Q_PWM_accumulator[10]~156
A1L296 = (Q_PWM_accumulator[10] $ Q_Data_in[10] $ !A1L294) # GND;

--A1L297 is Q_PWM_accumulator[10]~157
A1L297 = CARRY(Q_PWM_accumulator[10] & (Q_Data_in[10] # !A1L294) # !Q_PWM_accumulator[10] & Q_Data_in[10] & !A1L294);


--A1L299 is Q_PWM_accumulator[11]~158
A1L299 = Q_PWM_accumulator[11] & (Q_Data_in[11] & A1L297 & VCC # !Q_Data_in[11] & !A1L297) # !Q_PWM_accumulator[11] & (Q_Data_in[11] & !A1L297 # !Q_Data_in[11] & (A1L297 # GND));

--A1L300 is Q_PWM_accumulator[11]~159
A1L300 = CARRY(Q_PWM_accumulator[11] & !Q_Data_in[11] & !A1L297 # !Q_PWM_accumulator[11] & (!A1L297 # !Q_Data_in[11]));


--A1L302 is Q_PWM_accumulator[12]~160
A1L302 = (Q_PWM_accumulator[12] $ Q_Data_in[12] $ !A1L300) # GND;

--A1L303 is Q_PWM_accumulator[12]~161
A1L303 = CARRY(Q_PWM_accumulator[12] & (Q_Data_in[12] # !A1L300) # !Q_PWM_accumulator[12] & Q_Data_in[12] & !A1L300);


--A1L305 is Q_PWM_accumulator[13]~162
A1L305 = Q_PWM_accumulator[13] & (Q_Data_in[13] & A1L303 & VCC # !Q_Data_in[13] & !A1L303) # !Q_PWM_accumulator[13] & (Q_Data_in[13] & !A1L303 # !Q_Data_in[13] & (A1L303 # GND));

--A1L306 is Q_PWM_accumulator[13]~163
A1L306 = CARRY(Q_PWM_accumulator[13] & !Q_Data_in[13] & !A1L303 # !Q_PWM_accumulator[13] & (!A1L303 # !Q_Data_in[13]));


--A1L308 is Q_PWM_accumulator[14]~164
A1L308 = (Q_PWM_accumulator[14] $ Q_Data_in[14] $ !A1L306) # GND;

--A1L309 is Q_PWM_accumulator[14]~165
A1L309 = CARRY(Q_PWM_accumulator[14] & (Q_Data_in[14] # !A1L306) # !Q_PWM_accumulator[14] & Q_Data_in[14] & !A1L306);


--A1L311 is Q_PWM_accumulator[15]~166
A1L311 = Q_PWM_accumulator[15] & (Q_Data_in[15] & A1L309 & VCC # !Q_Data_in[15] & !A1L309) # !Q_PWM_accumulator[15] & (Q_Data_in[15] & !A1L309 # !Q_Data_in[15] & (A1L309 # GND));

--A1L312 is Q_PWM_accumulator[15]~167
A1L312 = CARRY(Q_PWM_accumulator[15] & !Q_Data_in[15] & !A1L309 # !Q_PWM_accumulator[15] & (!A1L309 # !Q_Data_in[15]));


--A1L314 is Q_PWM_accumulator[16]~168
A1L314 = !A1L312;


--B1_local_left_sample[5] is I2SAudioOut:I2SAO|local_left_sample[5]
B1_local_left_sample[5] = DFFEAS(Left_PWM[5], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_bit_count[0] is I2SAudioOut:I2SAO|bit_count[0]
B1_bit_count[0] = DFFEAS(B1L36, !LB1_safe_q[2],  ,  , B1L76,  ,  ,  ,  );


--B1_local_left_sample[6] is I2SAudioOut:I2SAO|local_left_sample[6]
B1_local_left_sample[6] = DFFEAS(Left_PWM[6], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_bit_count[1] is I2SAudioOut:I2SAO|bit_count[1]
B1_bit_count[1] = DFFEAS(B1L31, !LB1_safe_q[2],  ,  , B1L76,  ,  ,  ,  );


--B1_local_left_sample[4] is I2SAudioOut:I2SAO|local_left_sample[4]
B1_local_left_sample[4] = DFFEAS(Left_PWM[4], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L1 is I2SAudioOut:I2SAO|Mux~112
B1L1 = B1_bit_count[0] & (B1_bit_count[1]) # !B1_bit_count[0] & (B1_bit_count[1] & B1_local_left_sample[6] # !B1_bit_count[1] & (B1_local_left_sample[4]));


--B1_local_left_sample[7] is I2SAudioOut:I2SAO|local_left_sample[7]
B1_local_left_sample[7] = DFFEAS(Left_PWM[7], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L2 is I2SAudioOut:I2SAO|Mux~113
B1L2 = B1_bit_count[0] & (B1L1 & (B1_local_left_sample[7]) # !B1L1 & B1_local_left_sample[5]) # !B1_bit_count[0] & (B1L1);


--B1_bit_count[2] is I2SAudioOut:I2SAO|bit_count[2]
B1_bit_count[2] = DFFEAS(B1L32, !LB1_safe_q[2],  ,  , B1L76,  ,  ,  ,  );


--B1_local_left_sample[10] is I2SAudioOut:I2SAO|local_left_sample[10]
B1_local_left_sample[10] = DFFEAS(Left_PWM[10], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_left_sample[9] is I2SAudioOut:I2SAO|local_left_sample[9]
B1_local_left_sample[9] = DFFEAS(Left_PWM[9], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_left_sample[8] is I2SAudioOut:I2SAO|local_left_sample[8]
B1_local_left_sample[8] = DFFEAS(Left_PWM[8], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L3 is I2SAudioOut:I2SAO|Mux~114
B1L3 = B1_bit_count[1] & (B1_bit_count[0]) # !B1_bit_count[1] & (B1_bit_count[0] & B1_local_left_sample[9] # !B1_bit_count[0] & (B1_local_left_sample[8]));


--B1_local_left_sample[11] is I2SAudioOut:I2SAO|local_left_sample[11]
B1_local_left_sample[11] = DFFEAS(Left_PWM[11], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L4 is I2SAudioOut:I2SAO|Mux~115
B1L4 = B1_bit_count[1] & (B1L3 & (B1_local_left_sample[11]) # !B1L3 & B1_local_left_sample[10]) # !B1_bit_count[1] & (B1L3);


--B1_bit_count[3] is I2SAudioOut:I2SAO|bit_count[3]
B1_bit_count[3] = DFFEAS(B1L33, !LB1_safe_q[2],  ,  , B1L76,  ,  ,  ,  );


--B1_local_left_sample[1] is I2SAudioOut:I2SAO|local_left_sample[1]
B1_local_left_sample[1] = DFFEAS(Left_PWM[1], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_left_sample[2] is I2SAudioOut:I2SAO|local_left_sample[2]
B1_local_left_sample[2] = DFFEAS(Left_PWM[2], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_left_sample[0] is I2SAudioOut:I2SAO|local_left_sample[0]
B1_local_left_sample[0] = DFFEAS(Left_PWM[0], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L5 is I2SAudioOut:I2SAO|Mux~116
B1L5 = B1_bit_count[0] & (B1_bit_count[1]) # !B1_bit_count[0] & (B1_bit_count[1] & B1_local_left_sample[2] # !B1_bit_count[1] & (B1_local_left_sample[0]));


--B1_local_left_sample[3] is I2SAudioOut:I2SAO|local_left_sample[3]
B1_local_left_sample[3] = DFFEAS(Left_PWM[3], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L6 is I2SAudioOut:I2SAO|Mux~117
B1L6 = B1_bit_count[0] & (B1L5 & (B1_local_left_sample[3]) # !B1L5 & B1_local_left_sample[1]) # !B1_bit_count[0] & (B1L5);


--B1L7 is I2SAudioOut:I2SAO|Mux~118
B1L7 = B1_bit_count[2] & (B1_bit_count[3]) # !B1_bit_count[2] & (B1_bit_count[3] & B1L4 # !B1_bit_count[3] & (B1L6));


--B1_local_left_sample[14] is I2SAudioOut:I2SAO|local_left_sample[14]
B1_local_left_sample[14] = DFFEAS(Left_PWM[14], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_left_sample[13] is I2SAudioOut:I2SAO|local_left_sample[13]
B1_local_left_sample[13] = DFFEAS(Left_PWM[13], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_left_sample[12] is I2SAudioOut:I2SAO|local_left_sample[12]
B1_local_left_sample[12] = DFFEAS(Left_PWM[12], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L8 is I2SAudioOut:I2SAO|Mux~119
B1L8 = B1_bit_count[1] & (B1_bit_count[0]) # !B1_bit_count[1] & (B1_bit_count[0] & B1_local_left_sample[13] # !B1_bit_count[0] & (B1_local_left_sample[12]));


--B1_local_left_sample[15] is I2SAudioOut:I2SAO|local_left_sample[15]
B1_local_left_sample[15] = DFFEAS(Left_PWM[15], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L9 is I2SAudioOut:I2SAO|Mux~120
B1L9 = B1_bit_count[1] & (B1L8 & (B1_local_left_sample[15]) # !B1L8 & B1_local_left_sample[14]) # !B1_bit_count[1] & (B1L8);


--B1L10 is I2SAudioOut:I2SAO|Mux~121
B1L10 = B1_bit_count[2] & (B1L7 & (B1L9) # !B1L7 & B1L2) # !B1_bit_count[2] & (B1L7);


--B1_local_right_sample[10] is I2SAudioOut:I2SAO|local_right_sample[10]
B1_local_right_sample[10] = DFFEAS(Right_PWM[10], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[6] is I2SAudioOut:I2SAO|local_right_sample[6]
B1_local_right_sample[6] = DFFEAS(Right_PWM[6], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[2] is I2SAudioOut:I2SAO|local_right_sample[2]
B1_local_right_sample[2] = DFFEAS(Right_PWM[2], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L11 is I2SAudioOut:I2SAO|Mux~122
B1L11 = B1_bit_count[3] & (B1_bit_count[2]) # !B1_bit_count[3] & (B1_bit_count[2] & B1_local_right_sample[6] # !B1_bit_count[2] & (B1_local_right_sample[2]));


--B1_local_right_sample[14] is I2SAudioOut:I2SAO|local_right_sample[14]
B1_local_right_sample[14] = DFFEAS(Right_PWM[14], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L12 is I2SAudioOut:I2SAO|Mux~123
B1L12 = B1_bit_count[3] & (B1L11 & (B1_local_right_sample[14]) # !B1L11 & B1_local_right_sample[10]) # !B1_bit_count[3] & (B1L11);


--B1_local_right_sample[5] is I2SAudioOut:I2SAO|local_right_sample[5]
B1_local_right_sample[5] = DFFEAS(Right_PWM[5], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[9] is I2SAudioOut:I2SAO|local_right_sample[9]
B1_local_right_sample[9] = DFFEAS(Right_PWM[9], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[1] is I2SAudioOut:I2SAO|local_right_sample[1]
B1_local_right_sample[1] = DFFEAS(Right_PWM[1], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L13 is I2SAudioOut:I2SAO|Mux~124
B1L13 = B1_bit_count[2] & (B1_bit_count[3]) # !B1_bit_count[2] & (B1_bit_count[3] & B1_local_right_sample[9] # !B1_bit_count[3] & (B1_local_right_sample[1]));


--B1_local_right_sample[13] is I2SAudioOut:I2SAO|local_right_sample[13]
B1_local_right_sample[13] = DFFEAS(Right_PWM[13], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L14 is I2SAudioOut:I2SAO|Mux~125
B1L14 = B1_bit_count[2] & (B1L13 & (B1_local_right_sample[13]) # !B1L13 & B1_local_right_sample[5]) # !B1_bit_count[2] & (B1L13);


--B1_local_right_sample[8] is I2SAudioOut:I2SAO|local_right_sample[8]
B1_local_right_sample[8] = DFFEAS(Right_PWM[8], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[4] is I2SAudioOut:I2SAO|local_right_sample[4]
B1_local_right_sample[4] = DFFEAS(Right_PWM[4], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[0] is I2SAudioOut:I2SAO|local_right_sample[0]
B1_local_right_sample[0] = DFFEAS(Right_PWM[0], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L15 is I2SAudioOut:I2SAO|Mux~126
B1L15 = B1_bit_count[3] & (B1_bit_count[2]) # !B1_bit_count[3] & (B1_bit_count[2] & B1_local_right_sample[4] # !B1_bit_count[2] & (B1_local_right_sample[0]));


--B1_local_right_sample[12] is I2SAudioOut:I2SAO|local_right_sample[12]
B1_local_right_sample[12] = DFFEAS(Right_PWM[12], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L16 is I2SAudioOut:I2SAO|Mux~127
B1L16 = B1_bit_count[3] & (B1L15 & (B1_local_right_sample[12]) # !B1L15 & B1_local_right_sample[8]) # !B1_bit_count[3] & (B1L15);


--B1L17 is I2SAudioOut:I2SAO|Mux~128
B1L17 = B1_bit_count[1] & (B1_bit_count[0]) # !B1_bit_count[1] & (B1_bit_count[0] & B1L14 # !B1_bit_count[0] & (B1L16));


--B1_local_right_sample[11] is I2SAudioOut:I2SAO|local_right_sample[11]
B1_local_right_sample[11] = DFFEAS(Right_PWM[11], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[7] is I2SAudioOut:I2SAO|local_right_sample[7]
B1_local_right_sample[7] = DFFEAS(Right_PWM[7], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1_local_right_sample[3] is I2SAudioOut:I2SAO|local_right_sample[3]
B1_local_right_sample[3] = DFFEAS(Right_PWM[3], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L18 is I2SAudioOut:I2SAO|Mux~129
B1L18 = B1_bit_count[3] & (B1_bit_count[2]) # !B1_bit_count[3] & (B1_bit_count[2] & B1_local_right_sample[7] # !B1_bit_count[2] & (B1_local_right_sample[3]));


--B1_local_right_sample[15] is I2SAudioOut:I2SAO|local_right_sample[15]
B1_local_right_sample[15] = DFFEAS(Right_PWM[15], !LB1_safe_q[2],  ,  , B1L57,  ,  ,  ,  );


--B1L19 is I2SAudioOut:I2SAO|Mux~130
B1L19 = B1_bit_count[3] & (B1L18 & (B1_local_right_sample[15]) # !B1L18 & B1_local_right_sample[11]) # !B1_bit_count[3] & (B1L18);


--B1L20 is I2SAudioOut:I2SAO|Mux~131
B1L20 = B1_bit_count[1] & (B1L17 & (B1L19) # !B1L17 & B1L12) # !B1_bit_count[1] & (B1L17);


--B1_TLV_state.010 is I2SAudioOut:I2SAO|TLV_state.010
B1_TLV_state.010 = DFFEAS(B1L22, !LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--B1L21 is I2SAudioOut:I2SAO|Select~167
B1L21 = B1_TLV_state.010 & B1L10 # !B1_TLV_state.010 & (B1L20);


--B1_TLV_state.100 is I2SAudioOut:I2SAO|TLV_state.100
B1_TLV_state.100 = DFFEAS(B1L23, !LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--B1L76 is I2SAudioOut:I2SAO|reduce_or~12
B1L76 = B1_TLV_state.010 # B1_TLV_state.100;


--Rx_control_1[0] is Rx_control_1[0]
Rx_control_1[0] = DFFEAS(S1_q_a[8], !BCLK,  ,  , state_PWM.00101,  ,  ,  ,  );


--Rx_control_1[1] is Rx_control_1[1]
Rx_control_1[1] = DFFEAS(S1_q_a[9], !BCLK,  ,  , state_PWM.00101,  ,  ,  ,  );


--A1L712 is rtl~1
A1L712 = Rx_control_1[0] & !Rx_control_1[1];


--Rx_control_0[7] is Rx_control_0[7]
Rx_control_0[7] = DFFEAS(S1_q_a[7], !BCLK,  ,  , A1L367,  ,  ,  ,  );


--Rx_control_0[6] is Rx_control_0[6]
Rx_control_0[6] = DFFEAS(S1_q_a[6], !BCLK,  ,  , A1L367,  ,  ,  ,  );


--Rx_control_0[5] is Rx_control_0[5]
Rx_control_0[5] = DFFEAS(S1_q_a[5], !BCLK,  ,  , A1L367,  ,  ,  ,  );


--Rx_control_0[4] is Rx_control_0[4]
Rx_control_0[4] = DFFEAS(S1_q_a[4], !BCLK,  ,  , A1L367,  ,  ,  ,  );


--A1L721 is rtl~359
A1L721 = !Rx_control_0[7] & !Rx_control_0[6] & !Rx_control_0[5] & !Rx_control_0[4];


--Rx_control_0[3] is Rx_control_0[3]
Rx_control_0[3] = DFFEAS(S1_q_a[3], !BCLK,  ,  , A1L367,  ,  ,  ,  );


--Rx_control_0[2] is Rx_control_0[2]
Rx_control_0[2] = DFFEAS(S1_q_a[2], !BCLK,  ,  , A1L367,  ,  ,  ,  );


--Rx_control_0[1] is Rx_control_0[1]
Rx_control_0[1] = DFFEAS(S1_q_a[1], !BCLK,  ,  , A1L367,  ,  ,  ,  );


--A1L713 is rtl~2
A1L713 = A1L721 & !Rx_control_0[3] & !Rx_control_0[2] & !Rx_control_0[1];


--A1L714 is rtl~3
A1L714 = Rx_control_1[1] & !Rx_control_1[0];


--state_FX.1000 is state_FX.1000
state_FX.1000 = DFFEAS(A1L763, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L414 is Select~5841
A1L414 = state_FX.1001 & !FLAGB;


--A1L415 is Select~5842
A1L415 = !state_FX.1010 & !A1L414 & (syncd_write_used[10] # !state_FX.0111);


--A1L416 is Select~5843
A1L416 = state_FX.0110 # state_FX.0010 & !FLAGA;


--DB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10]
DB1_dffe7a[10] = DFFEAS(JB1_dffe13a[10], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[10]
V1_delayed_wrptr_g[10] = DFFEAS(V1_wrptr_g[10], data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9]
DB2_dffe7a[9] = DFFEAS(BB1_xor9, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9]
DB1_dffe7a[9] = DFFEAS(BB2_xor9, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]
DB2_dffe7a[8] = DFFEAS(BB1_xor8, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8]
DB1_dffe7a[8] = DFFEAS(BB2_xor8, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]
DB2_dffe7a[7] = DFFEAS(BB1_xor7, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[7]
DB1_dffe7a[7] = DFFEAS(BB2_xor7, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]
DB2_dffe7a[6] = DFFEAS(BB1_xor6, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[6]
DB1_dffe7a[6] = DFFEAS(BB2_xor6, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]
DB2_dffe7a[5] = DFFEAS(BB1_xor5, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5]
DB1_dffe7a[5] = DFFEAS(BB2_xor5, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[4]
DB2_dffe7a[4] = DFFEAS(BB1_xor4, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[4]
DB1_dffe7a[4] = DFFEAS(BB2_xor4, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3]
DB2_dffe7a[3] = DFFEAS(BB1_xor3, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[3]
DB1_dffe7a[3] = DFFEAS(BB2_xor3, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]
DB2_dffe7a[2] = DFFEAS(BB1_xor2, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2]
DB1_dffe7a[2] = DFFEAS(BB2_xor2, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[1]
DB2_dffe7a[1] = DFFEAS(BB1_xor1, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[1]
DB1_dffe7a[1] = DFFEAS(BB2_xor1, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]
DB2_dffe7a[0] = DFFEAS(BB1_xor0, data_flag,  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]
DB1_dffe7a[0] = DFFEAS(BB2_xor0, data_flag,  ,  ,  ,  ,  ,  ,  );


--A1L848 is syncd_write_used[10]~80
A1L848 = CARRY(DB2_dffe7a[0] # !DB1_dffe7a[0]);


--A1L850 is syncd_write_used[10]~82
A1L850 = CARRY(DB2_dffe7a[1] & DB1_dffe7a[1] & !A1L848 # !DB2_dffe7a[1] & (DB1_dffe7a[1] # !A1L848));


--A1L852 is syncd_write_used[10]~84
A1L852 = CARRY(DB2_dffe7a[2] & (!A1L850 # !DB1_dffe7a[2]) # !DB2_dffe7a[2] & !DB1_dffe7a[2] & !A1L850);


--A1L854 is syncd_write_used[10]~86
A1L854 = CARRY(DB2_dffe7a[3] & DB1_dffe7a[3] & !A1L852 # !DB2_dffe7a[3] & (DB1_dffe7a[3] # !A1L852));


--A1L856 is syncd_write_used[10]~88
A1L856 = CARRY(DB2_dffe7a[4] & (!A1L854 # !DB1_dffe7a[4]) # !DB2_dffe7a[4] & !DB1_dffe7a[4] & !A1L854);


--A1L858 is syncd_write_used[10]~90
A1L858 = CARRY(DB2_dffe7a[5] & DB1_dffe7a[5] & !A1L856 # !DB2_dffe7a[5] & (DB1_dffe7a[5] # !A1L856));


--A1L860 is syncd_write_used[10]~92
A1L860 = CARRY(DB2_dffe7a[6] & (!A1L858 # !DB1_dffe7a[6]) # !DB2_dffe7a[6] & !DB1_dffe7a[6] & !A1L858);


--A1L862 is syncd_write_used[10]~94
A1L862 = CARRY(DB2_dffe7a[7] & DB1_dffe7a[7] & !A1L860 # !DB2_dffe7a[7] & (DB1_dffe7a[7] # !A1L860));


--A1L864 is syncd_write_used[10]~96
A1L864 = CARRY(DB2_dffe7a[8] & (!A1L862 # !DB1_dffe7a[8]) # !DB2_dffe7a[8] & !DB1_dffe7a[8] & !A1L862);


--A1L866 is syncd_write_used[10]~98
A1L866 = CARRY(DB2_dffe7a[9] & DB1_dffe7a[9] & !A1L864 # !DB2_dffe7a[9] & (DB1_dffe7a[9] # !A1L864));


--A1L867 is syncd_write_used[10]~99
A1L867 = DB1_dffe7a[10] $ V1_delayed_wrptr_g[10] $ A1L866;


--state_FX.0100 is state_FX.0100
state_FX.0100 = DFFEAS(state_FX.0011, IFCLK,  ,  ,  ,  ,  ,  ,  );


--A1L764 is state_FX~71
A1L764 = FLAGA & state_FX.0010;


--state_FX.0001 is state_FX.0001
state_FX.0001 = DFFEAS(A1L753, IFCLK,  ,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]
K1_power_modified_counter_values[11] = DFFEAS(K1_countera11, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--fifo_enable is fifo_enable
fifo_enable = DFFEAS(A1L421, !BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6]
T1_dffe6a[6] = DFFEAS(H1_delayed_wrptr_g[6], BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[11]
T1_dffe6a[11] = DFFEAS(H1_delayed_wrptr_g[11], BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~77
H1L17 = H1_rdptr_g[11] & T1_dffe6a[11] & (H1_rdptr_g[6] $ !T1_dffe6a[6]) # !H1_rdptr_g[11] & !T1_dffe6a[11] & (H1_rdptr_g[6] $ !T1_dffe6a[6]);


--T1_dffe6a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[9]
T1_dffe6a[9] = DFFEAS(H1_delayed_wrptr_g[9], BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[5]
T1_dffe6a[5] = DFFEAS(H1_delayed_wrptr_g[5], BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~78
H1L18 = H1_rdptr_g[5] & T1_dffe6a[5] & (H1_rdptr_g[9] $ !T1_dffe6a[9]) # !H1_rdptr_g[5] & !T1_dffe6a[5] & (H1_rdptr_g[9] $ !T1_dffe6a[9]);


--T1_dffe6a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[7]
T1_dffe6a[7] = DFFEAS(H1_delayed_wrptr_g[7], BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[1]
T1_dffe6a[1] = DFFEAS(H1_delayed_wrptr_g[1], BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~79
H1L19 = H1_rdptr_g[1] & T1_dffe6a[1] & (H1_rdptr_g[7] $ !T1_dffe6a[7]) # !H1_rdptr_g[1] & !T1_dffe6a[1] & (H1_rdptr_g[7] $ !T1_dffe6a[7]);


--T1_dffe6a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[3]
T1_dffe6a[3] = DFFEAS(H1_delayed_wrptr_g[3], BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4]
T1_dffe6a[4] = DFFEAS(H1_delayed_wrptr_g[4], BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L20 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~80
H1L20 = H1_rdptr_g[4] & T1_dffe6a[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]) # !H1_rdptr_g[4] & !T1_dffe6a[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]);


--H1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~81
H1L21 = H1L17 & H1L18 & H1L19 & H1L20;


--T1_dffe6a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[0]
T1_dffe6a[0] = DFFEAS(H1_delayed_wrptr_g[0], BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[10]
T1_dffe6a[10] = DFFEAS(H1_delayed_wrptr_g[10], BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L22 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~82
H1L22 = H1_rdptr_g[10] & T1_dffe6a[10] & (H1_rdptr_g[0] $ !T1_dffe6a[0]) # !H1_rdptr_g[10] & !T1_dffe6a[10] & (H1_rdptr_g[0] $ !T1_dffe6a[0]);


--T1_dffe6a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[8]
T1_dffe6a[8] = DFFEAS(H1_delayed_wrptr_g[8], BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[2]
T1_dffe6a[2] = DFFEAS(H1_delayed_wrptr_g[2], BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~83
H1L23 = H1_rdptr_g[2] & T1_dffe6a[2] & (H1_rdptr_g[8] $ !T1_dffe6a[8]) # !H1_rdptr_g[2] & !T1_dffe6a[2] & (H1_rdptr_g[8] $ !T1_dffe6a[8]);


--H1_valid_rdreq is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|valid_rdreq
H1_valid_rdreq = fifo_enable & (!H1L23 # !H1L22 # !H1L21);


--K1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]
K1_power_modified_counter_values[6] = DFFEAS(K1_countera6, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]
K1_power_modified_counter_values[5] = DFFEAS(K1_countera5, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]
K1_power_modified_counter_values[9] = DFFEAS(K1_countera9, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]
K1_power_modified_counter_values[1] = DFFEAS(K1_countera1, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]
K1_power_modified_counter_values[7] = DFFEAS(K1_countera7, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]
K1_power_modified_counter_values[4] = DFFEAS(K1_countera4, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]
K1_power_modified_counter_values[3] = DFFEAS(K1_countera3, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]
K1_power_modified_counter_values[10] = DFFEAS(K1_countera10, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]
K1_power_modified_counter_values[0] = DFFEAS(K1_countera0, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]
K1_power_modified_counter_values[2] = DFFEAS(K1_countera2, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]
K1_power_modified_counter_values[8] = DFFEAS(K1_countera8, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--state_PWM.00001 is state_PWM.00001
state_PWM.00001 = DFFEAS(A1L780, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[10] is synced_Rx_used[10]
synced_Rx_used[10] = DFFEAS(A1L897, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[11] is synced_Rx_used[11]
synced_Rx_used[11] = DFFEAS(A1L900, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L417 is Select~5844
A1L417 = !synced_Rx_used[10] & !synced_Rx_used[11];


--S1_q_a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[7]_PORT_A_data_in = VCC;
S1_q_a[7]_PORT_A_data_in_reg = DFFE(S1_q_a[7]_PORT_A_data_in, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_data_in = Rx_register[7];
S1_q_a[7]_PORT_B_data_in_reg = DFFE(S1_q_a[7]_PORT_B_data_in, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[7]_PORT_A_address_reg = DFFE(S1_q_a[7]_PORT_A_address, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[7]_PORT_B_address_reg = DFFE(S1_q_a[7]_PORT_B_address, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_write_enable = GND;
S1_q_a[7]_PORT_A_write_enable_reg = DFFE(S1_q_a[7]_PORT_A_write_enable, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_write_enable = H1L38;
S1_q_a[7]_PORT_B_write_enable_reg = DFFE(S1_q_a[7]_PORT_B_write_enable, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_clock_0 = BCLK;
S1_q_a[7]_clock_1 = A1L402Q;
S1_q_a[7]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[7]_PORT_A_data_out = MEMORY(S1_q_a[7]_PORT_A_data_in_reg, S1_q_a[7]_PORT_B_data_in_reg, S1_q_a[7]_PORT_A_address_reg, S1_q_a[7]_PORT_B_address_reg, S1_q_a[7]_PORT_A_write_enable_reg, S1_q_a[7]_PORT_B_write_enable_reg, , , S1_q_a[7]_clock_0, S1_q_a[7]_clock_1, S1_q_a[7]_clock_enable_0, , , );
S1_q_a[7]_PORT_A_data_out_reg = DFFE(S1_q_a[7]_PORT_A_data_out, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7] = S1_q_a[7]_PORT_A_data_out_reg[0];


--S1_q_a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[6]_PORT_A_data_in = VCC;
S1_q_a[6]_PORT_A_data_in_reg = DFFE(S1_q_a[6]_PORT_A_data_in, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_data_in = Rx_register[6];
S1_q_a[6]_PORT_B_data_in_reg = DFFE(S1_q_a[6]_PORT_B_data_in, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[6]_PORT_A_address_reg = DFFE(S1_q_a[6]_PORT_A_address, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[6]_PORT_B_address_reg = DFFE(S1_q_a[6]_PORT_B_address, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_write_enable = GND;
S1_q_a[6]_PORT_A_write_enable_reg = DFFE(S1_q_a[6]_PORT_A_write_enable, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_write_enable = H1L38;
S1_q_a[6]_PORT_B_write_enable_reg = DFFE(S1_q_a[6]_PORT_B_write_enable, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_clock_0 = BCLK;
S1_q_a[6]_clock_1 = A1L402Q;
S1_q_a[6]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[6]_PORT_A_data_out = MEMORY(S1_q_a[6]_PORT_A_data_in_reg, S1_q_a[6]_PORT_B_data_in_reg, S1_q_a[6]_PORT_A_address_reg, S1_q_a[6]_PORT_B_address_reg, S1_q_a[6]_PORT_A_write_enable_reg, S1_q_a[6]_PORT_B_write_enable_reg, , , S1_q_a[6]_clock_0, S1_q_a[6]_clock_1, S1_q_a[6]_clock_enable_0, , , );
S1_q_a[6]_PORT_A_data_out_reg = DFFE(S1_q_a[6]_PORT_A_data_out, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6] = S1_q_a[6]_PORT_A_data_out_reg[0];


--S1_q_a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[5]_PORT_A_data_in = VCC;
S1_q_a[5]_PORT_A_data_in_reg = DFFE(S1_q_a[5]_PORT_A_data_in, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_data_in = Rx_register[5];
S1_q_a[5]_PORT_B_data_in_reg = DFFE(S1_q_a[5]_PORT_B_data_in, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[5]_PORT_A_address_reg = DFFE(S1_q_a[5]_PORT_A_address, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[5]_PORT_B_address_reg = DFFE(S1_q_a[5]_PORT_B_address, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_write_enable = GND;
S1_q_a[5]_PORT_A_write_enable_reg = DFFE(S1_q_a[5]_PORT_A_write_enable, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_write_enable = H1L38;
S1_q_a[5]_PORT_B_write_enable_reg = DFFE(S1_q_a[5]_PORT_B_write_enable, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_clock_0 = BCLK;
S1_q_a[5]_clock_1 = A1L402Q;
S1_q_a[5]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[5]_PORT_A_data_out = MEMORY(S1_q_a[5]_PORT_A_data_in_reg, S1_q_a[5]_PORT_B_data_in_reg, S1_q_a[5]_PORT_A_address_reg, S1_q_a[5]_PORT_B_address_reg, S1_q_a[5]_PORT_A_write_enable_reg, S1_q_a[5]_PORT_B_write_enable_reg, , , S1_q_a[5]_clock_0, S1_q_a[5]_clock_1, S1_q_a[5]_clock_enable_0, , , );
S1_q_a[5]_PORT_A_data_out_reg = DFFE(S1_q_a[5]_PORT_A_data_out, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5] = S1_q_a[5]_PORT_A_data_out_reg[0];


--S1_q_a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[4]_PORT_A_data_in = VCC;
S1_q_a[4]_PORT_A_data_in_reg = DFFE(S1_q_a[4]_PORT_A_data_in, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_data_in = Rx_register[4];
S1_q_a[4]_PORT_B_data_in_reg = DFFE(S1_q_a[4]_PORT_B_data_in, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[4]_PORT_A_address_reg = DFFE(S1_q_a[4]_PORT_A_address, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[4]_PORT_B_address_reg = DFFE(S1_q_a[4]_PORT_B_address, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_write_enable = GND;
S1_q_a[4]_PORT_A_write_enable_reg = DFFE(S1_q_a[4]_PORT_A_write_enable, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_write_enable = H1L38;
S1_q_a[4]_PORT_B_write_enable_reg = DFFE(S1_q_a[4]_PORT_B_write_enable, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_clock_0 = BCLK;
S1_q_a[4]_clock_1 = A1L402Q;
S1_q_a[4]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[4]_PORT_A_data_out = MEMORY(S1_q_a[4]_PORT_A_data_in_reg, S1_q_a[4]_PORT_B_data_in_reg, S1_q_a[4]_PORT_A_address_reg, S1_q_a[4]_PORT_B_address_reg, S1_q_a[4]_PORT_A_write_enable_reg, S1_q_a[4]_PORT_B_write_enable_reg, , , S1_q_a[4]_clock_0, S1_q_a[4]_clock_1, S1_q_a[4]_clock_enable_0, , , );
S1_q_a[4]_PORT_A_data_out_reg = DFFE(S1_q_a[4]_PORT_A_data_out, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4] = S1_q_a[4]_PORT_A_data_out_reg[0];


--A1L722 is rtl~360
A1L722 = S1_q_a[7] # !S1_q_a[4] # !S1_q_a[5] # !S1_q_a[6];


--S1_q_a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[3]_PORT_A_data_in = VCC;
S1_q_a[3]_PORT_A_data_in_reg = DFFE(S1_q_a[3]_PORT_A_data_in, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_data_in = Rx_register[3];
S1_q_a[3]_PORT_B_data_in_reg = DFFE(S1_q_a[3]_PORT_B_data_in, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[3]_PORT_A_address_reg = DFFE(S1_q_a[3]_PORT_A_address, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[3]_PORT_B_address_reg = DFFE(S1_q_a[3]_PORT_B_address, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_write_enable = GND;
S1_q_a[3]_PORT_A_write_enable_reg = DFFE(S1_q_a[3]_PORT_A_write_enable, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_write_enable = H1L38;
S1_q_a[3]_PORT_B_write_enable_reg = DFFE(S1_q_a[3]_PORT_B_write_enable, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_clock_0 = BCLK;
S1_q_a[3]_clock_1 = A1L402Q;
S1_q_a[3]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[3]_PORT_A_data_out = MEMORY(S1_q_a[3]_PORT_A_data_in_reg, S1_q_a[3]_PORT_B_data_in_reg, S1_q_a[3]_PORT_A_address_reg, S1_q_a[3]_PORT_B_address_reg, S1_q_a[3]_PORT_A_write_enable_reg, S1_q_a[3]_PORT_B_write_enable_reg, , , S1_q_a[3]_clock_0, S1_q_a[3]_clock_1, S1_q_a[3]_clock_enable_0, , , );
S1_q_a[3]_PORT_A_data_out_reg = DFFE(S1_q_a[3]_PORT_A_data_out, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3] = S1_q_a[3]_PORT_A_data_out_reg[0];


--S1_q_a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[2]_PORT_A_data_in = VCC;
S1_q_a[2]_PORT_A_data_in_reg = DFFE(S1_q_a[2]_PORT_A_data_in, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_data_in = Rx_register[2];
S1_q_a[2]_PORT_B_data_in_reg = DFFE(S1_q_a[2]_PORT_B_data_in, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[2]_PORT_A_address_reg = DFFE(S1_q_a[2]_PORT_A_address, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[2]_PORT_B_address_reg = DFFE(S1_q_a[2]_PORT_B_address, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_write_enable = GND;
S1_q_a[2]_PORT_A_write_enable_reg = DFFE(S1_q_a[2]_PORT_A_write_enable, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_write_enable = H1L38;
S1_q_a[2]_PORT_B_write_enable_reg = DFFE(S1_q_a[2]_PORT_B_write_enable, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_clock_0 = BCLK;
S1_q_a[2]_clock_1 = A1L402Q;
S1_q_a[2]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[2]_PORT_A_data_out = MEMORY(S1_q_a[2]_PORT_A_data_in_reg, S1_q_a[2]_PORT_B_data_in_reg, S1_q_a[2]_PORT_A_address_reg, S1_q_a[2]_PORT_B_address_reg, S1_q_a[2]_PORT_A_write_enable_reg, S1_q_a[2]_PORT_B_write_enable_reg, , , S1_q_a[2]_clock_0, S1_q_a[2]_clock_1, S1_q_a[2]_clock_enable_0, , , );
S1_q_a[2]_PORT_A_data_out_reg = DFFE(S1_q_a[2]_PORT_A_data_out, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2] = S1_q_a[2]_PORT_A_data_out_reg[0];


--S1_q_a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[1]_PORT_A_data_in = VCC;
S1_q_a[1]_PORT_A_data_in_reg = DFFE(S1_q_a[1]_PORT_A_data_in, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_data_in = Rx_register[1];
S1_q_a[1]_PORT_B_data_in_reg = DFFE(S1_q_a[1]_PORT_B_data_in, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[1]_PORT_A_address_reg = DFFE(S1_q_a[1]_PORT_A_address, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[1]_PORT_B_address_reg = DFFE(S1_q_a[1]_PORT_B_address, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_write_enable = GND;
S1_q_a[1]_PORT_A_write_enable_reg = DFFE(S1_q_a[1]_PORT_A_write_enable, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_write_enable = H1L38;
S1_q_a[1]_PORT_B_write_enable_reg = DFFE(S1_q_a[1]_PORT_B_write_enable, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_clock_0 = BCLK;
S1_q_a[1]_clock_1 = A1L402Q;
S1_q_a[1]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[1]_PORT_A_data_out = MEMORY(S1_q_a[1]_PORT_A_data_in_reg, S1_q_a[1]_PORT_B_data_in_reg, S1_q_a[1]_PORT_A_address_reg, S1_q_a[1]_PORT_B_address_reg, S1_q_a[1]_PORT_A_write_enable_reg, S1_q_a[1]_PORT_B_write_enable_reg, , , S1_q_a[1]_clock_0, S1_q_a[1]_clock_1, S1_q_a[1]_clock_enable_0, , , );
S1_q_a[1]_PORT_A_data_out_reg = DFFE(S1_q_a[1]_PORT_A_data_out, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1] = S1_q_a[1]_PORT_A_data_out_reg[0];


--S1_q_a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[0]_PORT_A_data_in = VCC;
S1_q_a[0]_PORT_A_data_in_reg = DFFE(S1_q_a[0]_PORT_A_data_in, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_data_in = Rx_register[0];
S1_q_a[0]_PORT_B_data_in_reg = DFFE(S1_q_a[0]_PORT_B_data_in, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[0]_PORT_A_address_reg = DFFE(S1_q_a[0]_PORT_A_address, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[0]_PORT_B_address_reg = DFFE(S1_q_a[0]_PORT_B_address, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_write_enable = GND;
S1_q_a[0]_PORT_A_write_enable_reg = DFFE(S1_q_a[0]_PORT_A_write_enable, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_write_enable = H1L38;
S1_q_a[0]_PORT_B_write_enable_reg = DFFE(S1_q_a[0]_PORT_B_write_enable, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_clock_0 = BCLK;
S1_q_a[0]_clock_1 = A1L402Q;
S1_q_a[0]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[0]_PORT_A_data_out = MEMORY(S1_q_a[0]_PORT_A_data_in_reg, S1_q_a[0]_PORT_B_data_in_reg, S1_q_a[0]_PORT_A_address_reg, S1_q_a[0]_PORT_B_address_reg, S1_q_a[0]_PORT_A_write_enable_reg, S1_q_a[0]_PORT_B_write_enable_reg, , , S1_q_a[0]_clock_0, S1_q_a[0]_clock_1, S1_q_a[0]_clock_enable_0, , , );
S1_q_a[0]_PORT_A_data_out_reg = DFFE(S1_q_a[0]_PORT_A_data_out, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0] = S1_q_a[0]_PORT_A_data_out_reg[0];


--A1L723 is rtl~361
A1L723 = !S1_q_a[0] # !S1_q_a[1] # !S1_q_a[2] # !S1_q_a[3];


--A1L724 is rtl~362
A1L724 = A1L722 # A1L723 # !A1L720;


--state_PWM.00011 is state_PWM.00011
state_PWM.00011 = DFFEAS(A1L423, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L418 is Select~5845
A1L418 = state_PWM.00000 & (A1L724 & state_PWM.00011) # !state_PWM.00000 & (A1L417 # A1L724);


--A1L419 is Select~5846
A1L419 = !A1L418 & (A1L720 # !state_PWM.00100 & !state_PWM.00001);


--A1L779 is state_PWM~124
A1L779 = !A1L722 & !A1L723 & A1L720 & state_PWM.00011;


--H1_p0addr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|p0addr
H1_p0addr = DFFEAS(VCC, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--H1_rdcnt_addr_ena is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdcnt_addr_ena
H1_rdcnt_addr_ena = H1_valid_rdreq # !H1_p0addr;


--Rx_register[13] is Rx_register[13]
Rx_register[13] = DFFEAS(A1L69, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--H1_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]
H1_wrptr_g[0] = DFFEAS(H1L49, A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1]
H1_wrptr_g[1] = DFFEAS(Q1_power_modified_counter_values[1], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2]
H1_wrptr_g[2] = DFFEAS(Q1_power_modified_counter_values[2], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]
H1_wrptr_g[3] = DFFEAS(Q1_power_modified_counter_values[3], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]
H1_wrptr_g[4] = DFFEAS(Q1_power_modified_counter_values[4], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]
H1_wrptr_g[5] = DFFEAS(Q1_power_modified_counter_values[5], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]
H1_wrptr_g[6] = DFFEAS(Q1_power_modified_counter_values[6], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]
H1_wrptr_g[7] = DFFEAS(Q1_power_modified_counter_values[7], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[8]
H1_wrptr_g[8] = DFFEAS(Q1_power_modified_counter_values[8], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9]
H1_wrptr_g[9] = DFFEAS(Q1_power_modified_counter_values[9], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10]
H1_wrptr_g[10] = DFFEAS(Q1_power_modified_counter_values[10], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--H1_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]
H1_wrptr_g[11] = DFFEAS(Q1_power_modified_counter_values[11], A1L402Q,  ,  , H1L38,  ,  ,  ,  );


--Rx_register[12] is Rx_register[12]
Rx_register[12] = DFFEAS(A1L67, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[14] is Rx_register[14]
Rx_register[14] = DFFEAS(A1L71, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[15] is Rx_register[15]
Rx_register[15] = DFFEAS(A1L73, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[11] is Rx_register[11]
Rx_register[11] = DFFEAS(A1L65, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[10] is Rx_register[10]
Rx_register[10] = DFFEAS(A1L63, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[9] is Rx_register[9]
Rx_register[9] = DFFEAS(A1L61, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[8] is Rx_register[8]
Rx_register[8] = DFFEAS(A1L59, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--I_Data[15] is I_Data[15]
I_Data[15] = DFFEAS(I_PWM[15], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[14] is I_Data[14]
I_Data[14] = DFFEAS(I_PWM[14], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[13] is I_Data[13]
I_Data[13] = DFFEAS(I_PWM[13], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[12] is I_Data[12]
I_Data[12] = DFFEAS(I_PWM[12], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[11] is I_Data[11]
I_Data[11] = DFFEAS(I_PWM[11], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[10] is I_Data[10]
I_Data[10] = DFFEAS(I_PWM[10], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[9] is I_Data[9]
I_Data[9] = DFFEAS(I_PWM[9], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[8] is I_Data[8]
I_Data[8] = DFFEAS(I_PWM[8], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[7] is I_Data[7]
I_Data[7] = DFFEAS(I_PWM[7], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[6] is I_Data[6]
I_Data[6] = DFFEAS(I_PWM[6], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[5] is I_Data[5]
I_Data[5] = DFFEAS(I_PWM[5], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[4] is I_Data[4]
I_Data[4] = DFFEAS(I_PWM[4], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[3] is I_Data[3]
I_Data[3] = DFFEAS(I_PWM[3], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[2] is I_Data[2]
I_Data[2] = DFFEAS(I_PWM[2], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[1] is I_Data[1]
I_Data[1] = DFFEAS(I_PWM[1], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--I_Data[0] is I_Data[0]
I_Data[0] = DFFEAS(I_PWM[0], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[15] is Q_Data[15]
Q_Data[15] = DFFEAS(Q_PWM[15], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[14] is Q_Data[14]
Q_Data[14] = DFFEAS(Q_PWM[14], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[13] is Q_Data[13]
Q_Data[13] = DFFEAS(Q_PWM[13], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[12] is Q_Data[12]
Q_Data[12] = DFFEAS(Q_PWM[12], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[11] is Q_Data[11]
Q_Data[11] = DFFEAS(Q_PWM[11], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[10] is Q_Data[10]
Q_Data[10] = DFFEAS(Q_PWM[10], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[9] is Q_Data[9]
Q_Data[9] = DFFEAS(Q_PWM[9], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[8] is Q_Data[8]
Q_Data[8] = DFFEAS(Q_PWM[8], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[7] is Q_Data[7]
Q_Data[7] = DFFEAS(Q_PWM[7], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[6] is Q_Data[6]
Q_Data[6] = DFFEAS(Q_PWM[6], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[5] is Q_Data[5]
Q_Data[5] = DFFEAS(Q_PWM[5], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[4] is Q_Data[4]
Q_Data[4] = DFFEAS(Q_PWM[4], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[3] is Q_Data[3]
Q_Data[3] = DFFEAS(Q_PWM[3], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[2] is Q_Data[2]
Q_Data[2] = DFFEAS(Q_PWM[2], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[1] is Q_Data[1]
Q_Data[1] = DFFEAS(Q_PWM[1], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Q_Data[0] is Q_Data[0]
Q_Data[0] = DFFEAS(Q_PWM[0], !BCLK,  ,  , A1L424,  ,  ,  ,  );


--Left_PWM[5] is Left_PWM[5]
Left_PWM[5] = DFFEAS(S1_q_a[5], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1_TLV_state.000 is I2SAudioOut:I2SAO|TLV_state.000
B1_TLV_state.000 = DFFEAS(B1L24, !LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--B1L57 is I2SAudioOut:I2SAO|local_left_sample[15]~0
B1L57 = LB1_safe_q[8] & !B1_TLV_state.000;


--Left_PWM[6] is Left_PWM[6]
Left_PWM[6] = DFFEAS(S1_q_a[6], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L31 is I2SAudioOut:I2SAO|add~115
B1L31 = B1_bit_count[0] $ !B1_bit_count[1];


--Left_PWM[4] is Left_PWM[4]
Left_PWM[4] = DFFEAS(S1_q_a[4], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[7] is Left_PWM[7]
Left_PWM[7] = DFFEAS(S1_q_a[7], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L32 is I2SAudioOut:I2SAO|add~116
B1L32 = B1_bit_count[2] $ (!B1_bit_count[0] & !B1_bit_count[1]);


--Left_PWM[10] is Left_PWM[10]
Left_PWM[10] = DFFEAS(S1_q_a[10], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[9] is Left_PWM[9]
Left_PWM[9] = DFFEAS(S1_q_a[9], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[8] is Left_PWM[8]
Left_PWM[8] = DFFEAS(S1_q_a[8], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[11] is Left_PWM[11]
Left_PWM[11] = DFFEAS(S1_q_a[11], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L33 is I2SAudioOut:I2SAO|add~117
B1L33 = B1_bit_count[3] $ (!B1_bit_count[0] & !B1_bit_count[1] & !B1_bit_count[2]);


--Left_PWM[1] is Left_PWM[1]
Left_PWM[1] = DFFEAS(S1_q_a[1], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[2] is Left_PWM[2]
Left_PWM[2] = DFFEAS(S1_q_a[2], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[0] is Left_PWM[0]
Left_PWM[0] = DFFEAS(S1_q_a[0], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[3] is Left_PWM[3]
Left_PWM[3] = DFFEAS(S1_q_a[3], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[14] is Left_PWM[14]
Left_PWM[14] = DFFEAS(S1_q_a[14], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[13] is Left_PWM[13]
Left_PWM[13] = DFFEAS(S1_q_a[13], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[12] is Left_PWM[12]
Left_PWM[12] = DFFEAS(S1_q_a[12], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[15] is Left_PWM[15]
Left_PWM[15] = DFFEAS(S1_q_a[15], !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Right_PWM[10] is Right_PWM[10]
Right_PWM[10] = DFFEAS(S1_q_a[10], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[6] is Right_PWM[6]
Right_PWM[6] = DFFEAS(S1_q_a[6], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[2] is Right_PWM[2]
Right_PWM[2] = DFFEAS(S1_q_a[2], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[14] is Right_PWM[14]
Right_PWM[14] = DFFEAS(S1_q_a[14], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[5] is Right_PWM[5]
Right_PWM[5] = DFFEAS(S1_q_a[5], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[9] is Right_PWM[9]
Right_PWM[9] = DFFEAS(S1_q_a[9], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[1] is Right_PWM[1]
Right_PWM[1] = DFFEAS(S1_q_a[1], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[13] is Right_PWM[13]
Right_PWM[13] = DFFEAS(S1_q_a[13], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[8] is Right_PWM[8]
Right_PWM[8] = DFFEAS(S1_q_a[8], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[4] is Right_PWM[4]
Right_PWM[4] = DFFEAS(S1_q_a[4], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[0] is Right_PWM[0]
Right_PWM[0] = DFFEAS(S1_q_a[0], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[12] is Right_PWM[12]
Right_PWM[12] = DFFEAS(S1_q_a[12], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[11] is Right_PWM[11]
Right_PWM[11] = DFFEAS(S1_q_a[11], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[7] is Right_PWM[7]
Right_PWM[7] = DFFEAS(S1_q_a[7], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[3] is Right_PWM[3]
Right_PWM[3] = DFFEAS(S1_q_a[3], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[15] is Right_PWM[15]
Right_PWM[15] = DFFEAS(S1_q_a[15], !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--B1_TLV_state.001 is I2SAudioOut:I2SAO|TLV_state.001
B1_TLV_state.001 = DFFEAS(B1L77, !LB1_safe_q[2],  ,  ,  ,  ,  , !LB1_safe_q[8],  );


--A1L715 is rtl~5
A1L715 = !B1_bit_count[0] & !B1_bit_count[1] & !B1_bit_count[2] & !B1_bit_count[3];


--B1L22 is I2SAudioOut:I2SAO|Select~168
B1L22 = B1_TLV_state.001 & (B1_TLV_state.010 & !A1L715 # !LB1_safe_q[8]) # !B1_TLV_state.001 & B1_TLV_state.010 & (!A1L715);


--B1_TLV_state.011 is I2SAudioOut:I2SAO|TLV_state.011
B1_TLV_state.011 = DFFEAS(B1L25, !LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--B1L23 is I2SAudioOut:I2SAO|Select~169
B1L23 = LB1_safe_q[8] & (B1_TLV_state.011 # B1_TLV_state.100 & !A1L715) # !LB1_safe_q[8] & (B1_TLV_state.100 & !A1L715);


--state_PWM.00101 is state_PWM.00101
state_PWM.00101 = DFFEAS(A1L367, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L367 is Rx_control_0[7]~0
A1L367 = state_PWM.00100 & A1L720;


--FB1_q_a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[0]_PORT_A_data_in = VCC;
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_data_in = register[0];
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_write_enable = !V1L35;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = Tx_read_clock;
FB1_q_a[0]_clock_1 = data_flag;
FB1_q_a[0]_clock_enable_0 = V1L16;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, FB1_q_a[0]_clock_enable_0, , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0] = FB1_q_a[0]_PORT_A_data_out_reg[0];


--FB1_q_a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[1]_PORT_A_data_in = VCC;
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_data_in = register[1];
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_write_enable = !V1L35;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = Tx_read_clock;
FB1_q_a[1]_clock_1 = data_flag;
FB1_q_a[1]_clock_enable_0 = V1L16;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, FB1_q_a[1]_clock_enable_0, , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1] = FB1_q_a[1]_PORT_A_data_out_reg[0];


--FB1_q_a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[2]_PORT_A_data_in = VCC;
FB1_q_a[2]_PORT_A_data_in_reg = DFFE(FB1_q_a[2]_PORT_A_data_in, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_data_in = register[2];
FB1_q_a[2]_PORT_B_data_in_reg = DFFE(FB1_q_a[2]_PORT_B_data_in, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[2]_PORT_A_address_reg = DFFE(FB1_q_a[2]_PORT_A_address, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[2]_PORT_B_address_reg = DFFE(FB1_q_a[2]_PORT_B_address, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_write_enable = GND;
FB1_q_a[2]_PORT_A_write_enable_reg = DFFE(FB1_q_a[2]_PORT_A_write_enable, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_write_enable = !V1L35;
FB1_q_a[2]_PORT_B_write_enable_reg = DFFE(FB1_q_a[2]_PORT_B_write_enable, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_clock_0 = Tx_read_clock;
FB1_q_a[2]_clock_1 = data_flag;
FB1_q_a[2]_clock_enable_0 = V1L16;
FB1_q_a[2]_PORT_A_data_out = MEMORY(FB1_q_a[2]_PORT_A_data_in_reg, FB1_q_a[2]_PORT_B_data_in_reg, FB1_q_a[2]_PORT_A_address_reg, FB1_q_a[2]_PORT_B_address_reg, FB1_q_a[2]_PORT_A_write_enable_reg, FB1_q_a[2]_PORT_B_write_enable_reg, , , FB1_q_a[2]_clock_0, FB1_q_a[2]_clock_1, FB1_q_a[2]_clock_enable_0, , , );
FB1_q_a[2]_PORT_A_data_out_reg = DFFE(FB1_q_a[2]_PORT_A_data_out, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2] = FB1_q_a[2]_PORT_A_data_out_reg[0];


--FB1_q_a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[3]_PORT_A_data_in = VCC;
FB1_q_a[3]_PORT_A_data_in_reg = DFFE(FB1_q_a[3]_PORT_A_data_in, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_data_in = register[3];
FB1_q_a[3]_PORT_B_data_in_reg = DFFE(FB1_q_a[3]_PORT_B_data_in, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[3]_PORT_A_address_reg = DFFE(FB1_q_a[3]_PORT_A_address, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[3]_PORT_B_address_reg = DFFE(FB1_q_a[3]_PORT_B_address, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_write_enable = GND;
FB1_q_a[3]_PORT_A_write_enable_reg = DFFE(FB1_q_a[3]_PORT_A_write_enable, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_write_enable = !V1L35;
FB1_q_a[3]_PORT_B_write_enable_reg = DFFE(FB1_q_a[3]_PORT_B_write_enable, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_clock_0 = Tx_read_clock;
FB1_q_a[3]_clock_1 = data_flag;
FB1_q_a[3]_clock_enable_0 = V1L16;
FB1_q_a[3]_PORT_A_data_out = MEMORY(FB1_q_a[3]_PORT_A_data_in_reg, FB1_q_a[3]_PORT_B_data_in_reg, FB1_q_a[3]_PORT_A_address_reg, FB1_q_a[3]_PORT_B_address_reg, FB1_q_a[3]_PORT_A_write_enable_reg, FB1_q_a[3]_PORT_B_write_enable_reg, , , FB1_q_a[3]_clock_0, FB1_q_a[3]_clock_1, FB1_q_a[3]_clock_enable_0, , , );
FB1_q_a[3]_PORT_A_data_out_reg = DFFE(FB1_q_a[3]_PORT_A_data_out, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3] = FB1_q_a[3]_PORT_A_data_out_reg[0];


--FB1_q_a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[4]_PORT_A_data_in = VCC;
FB1_q_a[4]_PORT_A_data_in_reg = DFFE(FB1_q_a[4]_PORT_A_data_in, FB1_q_a[4]_clock_0, , , FB1_q_a[4]_clock_enable_0);
FB1_q_a[4]_PORT_B_data_in = register[4];
FB1_q_a[4]_PORT_B_data_in_reg = DFFE(FB1_q_a[4]_PORT_B_data_in, FB1_q_a[4]_clock_1, , , );
FB1_q_a[4]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[4]_PORT_A_address_reg = DFFE(FB1_q_a[4]_PORT_A_address, FB1_q_a[4]_clock_0, , , FB1_q_a[4]_clock_enable_0);
FB1_q_a[4]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[4]_PORT_B_address_reg = DFFE(FB1_q_a[4]_PORT_B_address, FB1_q_a[4]_clock_1, , , );
FB1_q_a[4]_PORT_A_write_enable = GND;
FB1_q_a[4]_PORT_A_write_enable_reg = DFFE(FB1_q_a[4]_PORT_A_write_enable, FB1_q_a[4]_clock_0, , , FB1_q_a[4]_clock_enable_0);
FB1_q_a[4]_PORT_B_write_enable = !V1L35;
FB1_q_a[4]_PORT_B_write_enable_reg = DFFE(FB1_q_a[4]_PORT_B_write_enable, FB1_q_a[4]_clock_1, , , );
FB1_q_a[4]_clock_0 = Tx_read_clock;
FB1_q_a[4]_clock_1 = data_flag;
FB1_q_a[4]_clock_enable_0 = V1L16;
FB1_q_a[4]_PORT_A_data_out = MEMORY(FB1_q_a[4]_PORT_A_data_in_reg, FB1_q_a[4]_PORT_B_data_in_reg, FB1_q_a[4]_PORT_A_address_reg, FB1_q_a[4]_PORT_B_address_reg, FB1_q_a[4]_PORT_A_write_enable_reg, FB1_q_a[4]_PORT_B_write_enable_reg, , , FB1_q_a[4]_clock_0, FB1_q_a[4]_clock_1, FB1_q_a[4]_clock_enable_0, , , );
FB1_q_a[4]_PORT_A_data_out_reg = DFFE(FB1_q_a[4]_PORT_A_data_out, FB1_q_a[4]_clock_0, , , FB1_q_a[4]_clock_enable_0);
FB1_q_a[4] = FB1_q_a[4]_PORT_A_data_out_reg[0];


--FB1_q_a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[5]_PORT_A_data_in = VCC;
FB1_q_a[5]_PORT_A_data_in_reg = DFFE(FB1_q_a[5]_PORT_A_data_in, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_data_in = register[5];
FB1_q_a[5]_PORT_B_data_in_reg = DFFE(FB1_q_a[5]_PORT_B_data_in, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[5]_PORT_A_address_reg = DFFE(FB1_q_a[5]_PORT_A_address, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[5]_PORT_B_address_reg = DFFE(FB1_q_a[5]_PORT_B_address, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_write_enable = GND;
FB1_q_a[5]_PORT_A_write_enable_reg = DFFE(FB1_q_a[5]_PORT_A_write_enable, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_write_enable = !V1L35;
FB1_q_a[5]_PORT_B_write_enable_reg = DFFE(FB1_q_a[5]_PORT_B_write_enable, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_clock_0 = Tx_read_clock;
FB1_q_a[5]_clock_1 = data_flag;
FB1_q_a[5]_clock_enable_0 = V1L16;
FB1_q_a[5]_PORT_A_data_out = MEMORY(FB1_q_a[5]_PORT_A_data_in_reg, FB1_q_a[5]_PORT_B_data_in_reg, FB1_q_a[5]_PORT_A_address_reg, FB1_q_a[5]_PORT_B_address_reg, FB1_q_a[5]_PORT_A_write_enable_reg, FB1_q_a[5]_PORT_B_write_enable_reg, , , FB1_q_a[5]_clock_0, FB1_q_a[5]_clock_1, FB1_q_a[5]_clock_enable_0, , , );
FB1_q_a[5]_PORT_A_data_out_reg = DFFE(FB1_q_a[5]_PORT_A_data_out, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5] = FB1_q_a[5]_PORT_A_data_out_reg[0];


--FB1_q_a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[6]_PORT_A_data_in = VCC;
FB1_q_a[6]_PORT_A_data_in_reg = DFFE(FB1_q_a[6]_PORT_A_data_in, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_data_in = register[6];
FB1_q_a[6]_PORT_B_data_in_reg = DFFE(FB1_q_a[6]_PORT_B_data_in, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[6]_PORT_A_address_reg = DFFE(FB1_q_a[6]_PORT_A_address, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[6]_PORT_B_address_reg = DFFE(FB1_q_a[6]_PORT_B_address, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_write_enable = GND;
FB1_q_a[6]_PORT_A_write_enable_reg = DFFE(FB1_q_a[6]_PORT_A_write_enable, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_write_enable = !V1L35;
FB1_q_a[6]_PORT_B_write_enable_reg = DFFE(FB1_q_a[6]_PORT_B_write_enable, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_clock_0 = Tx_read_clock;
FB1_q_a[6]_clock_1 = data_flag;
FB1_q_a[6]_clock_enable_0 = V1L16;
FB1_q_a[6]_PORT_A_data_out = MEMORY(FB1_q_a[6]_PORT_A_data_in_reg, FB1_q_a[6]_PORT_B_data_in_reg, FB1_q_a[6]_PORT_A_address_reg, FB1_q_a[6]_PORT_B_address_reg, FB1_q_a[6]_PORT_A_write_enable_reg, FB1_q_a[6]_PORT_B_write_enable_reg, , , FB1_q_a[6]_clock_0, FB1_q_a[6]_clock_1, FB1_q_a[6]_clock_enable_0, , , );
FB1_q_a[6]_PORT_A_data_out_reg = DFFE(FB1_q_a[6]_PORT_A_data_out, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6] = FB1_q_a[6]_PORT_A_data_out_reg[0];


--FB1_q_a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[7]_PORT_A_data_in = VCC;
FB1_q_a[7]_PORT_A_data_in_reg = DFFE(FB1_q_a[7]_PORT_A_data_in, FB1_q_a[7]_clock_0, , , FB1_q_a[7]_clock_enable_0);
FB1_q_a[7]_PORT_B_data_in = register[7];
FB1_q_a[7]_PORT_B_data_in_reg = DFFE(FB1_q_a[7]_PORT_B_data_in, FB1_q_a[7]_clock_1, , , );
FB1_q_a[7]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[7]_PORT_A_address_reg = DFFE(FB1_q_a[7]_PORT_A_address, FB1_q_a[7]_clock_0, , , FB1_q_a[7]_clock_enable_0);
FB1_q_a[7]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[7]_PORT_B_address_reg = DFFE(FB1_q_a[7]_PORT_B_address, FB1_q_a[7]_clock_1, , , );
FB1_q_a[7]_PORT_A_write_enable = GND;
FB1_q_a[7]_PORT_A_write_enable_reg = DFFE(FB1_q_a[7]_PORT_A_write_enable, FB1_q_a[7]_clock_0, , , FB1_q_a[7]_clock_enable_0);
FB1_q_a[7]_PORT_B_write_enable = !V1L35;
FB1_q_a[7]_PORT_B_write_enable_reg = DFFE(FB1_q_a[7]_PORT_B_write_enable, FB1_q_a[7]_clock_1, , , );
FB1_q_a[7]_clock_0 = Tx_read_clock;
FB1_q_a[7]_clock_1 = data_flag;
FB1_q_a[7]_clock_enable_0 = V1L16;
FB1_q_a[7]_PORT_A_data_out = MEMORY(FB1_q_a[7]_PORT_A_data_in_reg, FB1_q_a[7]_PORT_B_data_in_reg, FB1_q_a[7]_PORT_A_address_reg, FB1_q_a[7]_PORT_B_address_reg, FB1_q_a[7]_PORT_A_write_enable_reg, FB1_q_a[7]_PORT_B_write_enable_reg, , , FB1_q_a[7]_clock_0, FB1_q_a[7]_clock_1, FB1_q_a[7]_clock_enable_0, , , );
FB1_q_a[7]_PORT_A_data_out_reg = DFFE(FB1_q_a[7]_PORT_A_data_out, FB1_q_a[7]_clock_0, , , FB1_q_a[7]_clock_enable_0);
FB1_q_a[7] = FB1_q_a[7]_PORT_A_data_out_reg[0];


--FB1_q_a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[8]_PORT_A_data_in = VCC;
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_data_in = register[8];
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_write_enable = !V1L35;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = Tx_read_clock;
FB1_q_a[8]_clock_1 = data_flag;
FB1_q_a[8]_clock_enable_0 = V1L16;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, FB1_q_a[8]_clock_enable_0, , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8] = FB1_q_a[8]_PORT_A_data_out_reg[0];


--FB1_q_a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[9]_PORT_A_data_in = VCC;
FB1_q_a[9]_PORT_A_data_in_reg = DFFE(FB1_q_a[9]_PORT_A_data_in, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_data_in = register[9];
FB1_q_a[9]_PORT_B_data_in_reg = DFFE(FB1_q_a[9]_PORT_B_data_in, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[9]_PORT_A_address_reg = DFFE(FB1_q_a[9]_PORT_A_address, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[9]_PORT_B_address_reg = DFFE(FB1_q_a[9]_PORT_B_address, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_write_enable = GND;
FB1_q_a[9]_PORT_A_write_enable_reg = DFFE(FB1_q_a[9]_PORT_A_write_enable, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_write_enable = !V1L35;
FB1_q_a[9]_PORT_B_write_enable_reg = DFFE(FB1_q_a[9]_PORT_B_write_enable, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_clock_0 = Tx_read_clock;
FB1_q_a[9]_clock_1 = data_flag;
FB1_q_a[9]_clock_enable_0 = V1L16;
FB1_q_a[9]_PORT_A_data_out = MEMORY(FB1_q_a[9]_PORT_A_data_in_reg, FB1_q_a[9]_PORT_B_data_in_reg, FB1_q_a[9]_PORT_A_address_reg, FB1_q_a[9]_PORT_B_address_reg, FB1_q_a[9]_PORT_A_write_enable_reg, FB1_q_a[9]_PORT_B_write_enable_reg, , , FB1_q_a[9]_clock_0, FB1_q_a[9]_clock_1, FB1_q_a[9]_clock_enable_0, , , );
FB1_q_a[9]_PORT_A_data_out_reg = DFFE(FB1_q_a[9]_PORT_A_data_out, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9] = FB1_q_a[9]_PORT_A_data_out_reg[0];


--FB1_q_a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[10]_PORT_A_data_in = VCC;
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_data_in = register[10];
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_write_enable = !V1L35;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = Tx_read_clock;
FB1_q_a[10]_clock_1 = data_flag;
FB1_q_a[10]_clock_enable_0 = V1L16;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, FB1_q_a[10]_clock_enable_0, , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10] = FB1_q_a[10]_PORT_A_data_out_reg[0];


--FB1_q_a[11] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[11]_PORT_A_data_in = VCC;
FB1_q_a[11]_PORT_A_data_in_reg = DFFE(FB1_q_a[11]_PORT_A_data_in, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_data_in = register[11];
FB1_q_a[11]_PORT_B_data_in_reg = DFFE(FB1_q_a[11]_PORT_B_data_in, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[11]_PORT_A_address_reg = DFFE(FB1_q_a[11]_PORT_A_address, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[11]_PORT_B_address_reg = DFFE(FB1_q_a[11]_PORT_B_address, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_write_enable = GND;
FB1_q_a[11]_PORT_A_write_enable_reg = DFFE(FB1_q_a[11]_PORT_A_write_enable, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_write_enable = !V1L35;
FB1_q_a[11]_PORT_B_write_enable_reg = DFFE(FB1_q_a[11]_PORT_B_write_enable, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_clock_0 = Tx_read_clock;
FB1_q_a[11]_clock_1 = data_flag;
FB1_q_a[11]_clock_enable_0 = V1L16;
FB1_q_a[11]_PORT_A_data_out = MEMORY(FB1_q_a[11]_PORT_A_data_in_reg, FB1_q_a[11]_PORT_B_data_in_reg, FB1_q_a[11]_PORT_A_address_reg, FB1_q_a[11]_PORT_B_address_reg, FB1_q_a[11]_PORT_A_write_enable_reg, FB1_q_a[11]_PORT_B_write_enable_reg, , , FB1_q_a[11]_clock_0, FB1_q_a[11]_clock_1, FB1_q_a[11]_clock_enable_0, , , );
FB1_q_a[11]_PORT_A_data_out_reg = DFFE(FB1_q_a[11]_PORT_A_data_out, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11] = FB1_q_a[11]_PORT_A_data_out_reg[0];


--FB1_q_a[12] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[12]_PORT_A_data_in = VCC;
FB1_q_a[12]_PORT_A_data_in_reg = DFFE(FB1_q_a[12]_PORT_A_data_in, FB1_q_a[12]_clock_0, , , FB1_q_a[12]_clock_enable_0);
FB1_q_a[12]_PORT_B_data_in = register[12];
FB1_q_a[12]_PORT_B_data_in_reg = DFFE(FB1_q_a[12]_PORT_B_data_in, FB1_q_a[12]_clock_1, , , );
FB1_q_a[12]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[12]_PORT_A_address_reg = DFFE(FB1_q_a[12]_PORT_A_address, FB1_q_a[12]_clock_0, , , FB1_q_a[12]_clock_enable_0);
FB1_q_a[12]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[12]_PORT_B_address_reg = DFFE(FB1_q_a[12]_PORT_B_address, FB1_q_a[12]_clock_1, , , );
FB1_q_a[12]_PORT_A_write_enable = GND;
FB1_q_a[12]_PORT_A_write_enable_reg = DFFE(FB1_q_a[12]_PORT_A_write_enable, FB1_q_a[12]_clock_0, , , FB1_q_a[12]_clock_enable_0);
FB1_q_a[12]_PORT_B_write_enable = !V1L35;
FB1_q_a[12]_PORT_B_write_enable_reg = DFFE(FB1_q_a[12]_PORT_B_write_enable, FB1_q_a[12]_clock_1, , , );
FB1_q_a[12]_clock_0 = Tx_read_clock;
FB1_q_a[12]_clock_1 = data_flag;
FB1_q_a[12]_clock_enable_0 = V1L16;
FB1_q_a[12]_PORT_A_data_out = MEMORY(FB1_q_a[12]_PORT_A_data_in_reg, FB1_q_a[12]_PORT_B_data_in_reg, FB1_q_a[12]_PORT_A_address_reg, FB1_q_a[12]_PORT_B_address_reg, FB1_q_a[12]_PORT_A_write_enable_reg, FB1_q_a[12]_PORT_B_write_enable_reg, , , FB1_q_a[12]_clock_0, FB1_q_a[12]_clock_1, FB1_q_a[12]_clock_enable_0, , , );
FB1_q_a[12]_PORT_A_data_out_reg = DFFE(FB1_q_a[12]_PORT_A_data_out, FB1_q_a[12]_clock_0, , , FB1_q_a[12]_clock_enable_0);
FB1_q_a[12] = FB1_q_a[12]_PORT_A_data_out_reg[0];


--FB1_q_a[13] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[13]_PORT_A_data_in = VCC;
FB1_q_a[13]_PORT_A_data_in_reg = DFFE(FB1_q_a[13]_PORT_A_data_in, FB1_q_a[13]_clock_0, , , FB1_q_a[13]_clock_enable_0);
FB1_q_a[13]_PORT_B_data_in = register[13];
FB1_q_a[13]_PORT_B_data_in_reg = DFFE(FB1_q_a[13]_PORT_B_data_in, FB1_q_a[13]_clock_1, , , );
FB1_q_a[13]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[13]_PORT_A_address_reg = DFFE(FB1_q_a[13]_PORT_A_address, FB1_q_a[13]_clock_0, , , FB1_q_a[13]_clock_enable_0);
FB1_q_a[13]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[13]_PORT_B_address_reg = DFFE(FB1_q_a[13]_PORT_B_address, FB1_q_a[13]_clock_1, , , );
FB1_q_a[13]_PORT_A_write_enable = GND;
FB1_q_a[13]_PORT_A_write_enable_reg = DFFE(FB1_q_a[13]_PORT_A_write_enable, FB1_q_a[13]_clock_0, , , FB1_q_a[13]_clock_enable_0);
FB1_q_a[13]_PORT_B_write_enable = !V1L35;
FB1_q_a[13]_PORT_B_write_enable_reg = DFFE(FB1_q_a[13]_PORT_B_write_enable, FB1_q_a[13]_clock_1, , , );
FB1_q_a[13]_clock_0 = Tx_read_clock;
FB1_q_a[13]_clock_1 = data_flag;
FB1_q_a[13]_clock_enable_0 = V1L16;
FB1_q_a[13]_PORT_A_data_out = MEMORY(FB1_q_a[13]_PORT_A_data_in_reg, FB1_q_a[13]_PORT_B_data_in_reg, FB1_q_a[13]_PORT_A_address_reg, FB1_q_a[13]_PORT_B_address_reg, FB1_q_a[13]_PORT_A_write_enable_reg, FB1_q_a[13]_PORT_B_write_enable_reg, , , FB1_q_a[13]_clock_0, FB1_q_a[13]_clock_1, FB1_q_a[13]_clock_enable_0, , , );
FB1_q_a[13]_PORT_A_data_out_reg = DFFE(FB1_q_a[13]_PORT_A_data_out, FB1_q_a[13]_clock_0, , , FB1_q_a[13]_clock_enable_0);
FB1_q_a[13] = FB1_q_a[13]_PORT_A_data_out_reg[0];


--FB1_q_a[14] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[14]_PORT_A_data_in = VCC;
FB1_q_a[14]_PORT_A_data_in_reg = DFFE(FB1_q_a[14]_PORT_A_data_in, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_data_in = register[14];
FB1_q_a[14]_PORT_B_data_in_reg = DFFE(FB1_q_a[14]_PORT_B_data_in, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[14]_PORT_A_address_reg = DFFE(FB1_q_a[14]_PORT_A_address, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[14]_PORT_B_address_reg = DFFE(FB1_q_a[14]_PORT_B_address, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_PORT_A_write_enable = GND;
FB1_q_a[14]_PORT_A_write_enable_reg = DFFE(FB1_q_a[14]_PORT_A_write_enable, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_write_enable = !V1L35;
FB1_q_a[14]_PORT_B_write_enable_reg = DFFE(FB1_q_a[14]_PORT_B_write_enable, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_clock_0 = Tx_read_clock;
FB1_q_a[14]_clock_1 = data_flag;
FB1_q_a[14]_clock_enable_0 = V1L16;
FB1_q_a[14]_PORT_A_data_out = MEMORY(FB1_q_a[14]_PORT_A_data_in_reg, FB1_q_a[14]_PORT_B_data_in_reg, FB1_q_a[14]_PORT_A_address_reg, FB1_q_a[14]_PORT_B_address_reg, FB1_q_a[14]_PORT_A_write_enable_reg, FB1_q_a[14]_PORT_B_write_enable_reg, , , FB1_q_a[14]_clock_0, FB1_q_a[14]_clock_1, FB1_q_a[14]_clock_enable_0, , , );
FB1_q_a[14]_PORT_A_data_out_reg = DFFE(FB1_q_a[14]_PORT_A_data_out, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14] = FB1_q_a[14]_PORT_A_data_out_reg[0];


--FB1_q_a[15] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[15]_PORT_A_data_in = VCC;
FB1_q_a[15]_PORT_A_data_in_reg = DFFE(FB1_q_a[15]_PORT_A_data_in, FB1_q_a[15]_clock_0, , , FB1_q_a[15]_clock_enable_0);
FB1_q_a[15]_PORT_B_data_in = register[15];
FB1_q_a[15]_PORT_B_data_in_reg = DFFE(FB1_q_a[15]_PORT_B_data_in, FB1_q_a[15]_clock_1, , , );
FB1_q_a[15]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[15]_PORT_A_address_reg = DFFE(FB1_q_a[15]_PORT_A_address, FB1_q_a[15]_clock_0, , , FB1_q_a[15]_clock_enable_0);
FB1_q_a[15]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[15]_PORT_B_address_reg = DFFE(FB1_q_a[15]_PORT_B_address, FB1_q_a[15]_clock_1, , , );
FB1_q_a[15]_PORT_A_write_enable = GND;
FB1_q_a[15]_PORT_A_write_enable_reg = DFFE(FB1_q_a[15]_PORT_A_write_enable, FB1_q_a[15]_clock_0, , , FB1_q_a[15]_clock_enable_0);
FB1_q_a[15]_PORT_B_write_enable = !V1L35;
FB1_q_a[15]_PORT_B_write_enable_reg = DFFE(FB1_q_a[15]_PORT_B_write_enable, FB1_q_a[15]_clock_1, , , );
FB1_q_a[15]_clock_0 = Tx_read_clock;
FB1_q_a[15]_clock_1 = data_flag;
FB1_q_a[15]_clock_enable_0 = V1L16;
FB1_q_a[15]_PORT_A_data_out = MEMORY(FB1_q_a[15]_PORT_A_data_in_reg, FB1_q_a[15]_PORT_B_data_in_reg, FB1_q_a[15]_PORT_A_address_reg, FB1_q_a[15]_PORT_B_address_reg, FB1_q_a[15]_PORT_A_write_enable_reg, FB1_q_a[15]_PORT_B_write_enable_reg, , , FB1_q_a[15]_clock_0, FB1_q_a[15]_clock_1, FB1_q_a[15]_clock_enable_0, , , );
FB1_q_a[15]_PORT_A_data_out_reg = DFFE(FB1_q_a[15]_PORT_A_data_out, FB1_q_a[15]_clock_0, , , FB1_q_a[15]_clock_enable_0);
FB1_q_a[15] = FB1_q_a[15]_PORT_A_data_out_reg[0];


--JB1_dffe13a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]
JB1_dffe13a[10] = DFFEAS(JB1_dffe12a[10], data_flag,  ,  ,  ,  ,  ,  ,  );


--data_flag is data_flag
data_flag = DFFEAS(strobe, !BCLK, !data_flag,  ,  ,  ,  ,  ,  );


--V1_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]
V1_wrptr_g[10] = DFFEAS(AB1_power_modified_counter_values[10], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--V1_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]
V1_wrptr_g[9] = DFFEAS(AB1_power_modified_counter_values[9], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor9
BB1_xor9 = V1_wrptr_g[10] $ V1_wrptr_g[9];


--JB1_dffe13a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]
JB1_dffe13a[9] = DFFEAS(JB1_dffe12a[9], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor9
BB2_xor9 = JB1_dffe13a[10] $ JB1_dffe13a[9];


--V1_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8]
V1_wrptr_g[8] = DFFEAS(AB1_power_modified_counter_values[8], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor8
BB1_xor8 = V1_wrptr_g[10] $ V1_wrptr_g[9] $ V1_wrptr_g[8];


--JB1_dffe13a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8]
JB1_dffe13a[8] = DFFEAS(JB1_dffe12a[8], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor8
BB2_xor8 = JB1_dffe13a[10] $ JB1_dffe13a[9] $ JB1_dffe13a[8];


--V1_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]
V1_wrptr_g[7] = DFFEAS(AB1_power_modified_counter_values[7], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor7
BB1_xor7 = V1_wrptr_g[10] $ V1_wrptr_g[9] $ V1_wrptr_g[8] $ V1_wrptr_g[7];


--JB1_dffe13a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7]
JB1_dffe13a[7] = DFFEAS(JB1_dffe12a[7], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor7
BB2_xor7 = JB1_dffe13a[10] $ JB1_dffe13a[9] $ JB1_dffe13a[8] $ JB1_dffe13a[7];


--V1_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]
V1_wrptr_g[6] = DFFEAS(AB1_power_modified_counter_values[6], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor6
BB1_xor6 = BB1_xor7 $ V1_wrptr_g[6];


--JB1_dffe13a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]
JB1_dffe13a[6] = DFFEAS(JB1_dffe12a[6], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor6
BB2_xor6 = BB2_xor7 $ JB1_dffe13a[6];


--V1_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]
V1_wrptr_g[5] = DFFEAS(AB1_power_modified_counter_values[5], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor5
BB1_xor5 = BB1_xor7 $ V1_wrptr_g[6] $ V1_wrptr_g[5];


--JB1_dffe13a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5]
JB1_dffe13a[5] = DFFEAS(JB1_dffe12a[5], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor5
BB2_xor5 = BB2_xor7 $ JB1_dffe13a[6] $ JB1_dffe13a[5];


--V1_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]
V1_wrptr_g[4] = DFFEAS(AB1_power_modified_counter_values[4], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor4
BB1_xor4 = BB1_xor7 $ V1_wrptr_g[6] $ V1_wrptr_g[5] $ V1_wrptr_g[4];


--JB1_dffe13a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]
JB1_dffe13a[4] = DFFEAS(JB1_dffe12a[4], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor4
BB2_xor4 = BB2_xor7 $ JB1_dffe13a[6] $ JB1_dffe13a[5] $ JB1_dffe13a[4];


--V1_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]
V1_wrptr_g[3] = DFFEAS(AB1_power_modified_counter_values[3], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor3
BB1_xor3 = BB1_xor4 $ V1_wrptr_g[3];


--JB1_dffe13a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]
JB1_dffe13a[3] = DFFEAS(JB1_dffe12a[3], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor3
BB2_xor3 = BB2_xor4 $ JB1_dffe13a[3];


--V1_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]
V1_wrptr_g[2] = DFFEAS(AB1_power_modified_counter_values[2], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2
BB1_xor2 = BB1_xor4 $ V1_wrptr_g[3] $ V1_wrptr_g[2];


--JB1_dffe13a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]
JB1_dffe13a[2] = DFFEAS(JB1_dffe12a[2], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2
BB2_xor2 = BB2_xor4 $ JB1_dffe13a[3] $ JB1_dffe13a[2];


--V1_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]
V1_wrptr_g[1] = DFFEAS(AB1_power_modified_counter_values[1], data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1
BB1_xor1 = BB1_xor4 $ V1_wrptr_g[3] $ V1_wrptr_g[2] $ V1_wrptr_g[1];


--JB1_dffe13a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[1]
JB1_dffe13a[1] = DFFEAS(JB1_dffe12a[1], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor1
BB2_xor1 = BB2_xor4 $ JB1_dffe13a[3] $ JB1_dffe13a[2] $ JB1_dffe13a[1];


--V1_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]
V1_wrptr_g[0] = DFFEAS(V1L44, data_flag,  ,  , !V1L35,  ,  ,  ,  );


--BB1_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor0
BB1_xor0 = BB1_xor1 $ V1_wrptr_g[0];


--JB1_dffe13a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[0]
JB1_dffe13a[0] = DFFEAS(JB1_dffe12a[0], data_flag,  ,  ,  ,  ,  ,  ,  );


--BB2_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0
BB2_xor0 = BB2_xor1 $ JB1_dffe13a[0];


--K1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff
K1_parity_ff = DFFEAS(K1_parity, BCLK, H1_rdaclr,  ,  ,  ,  ,  ,  );


--K1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity
K1_parity = H1_rdcnt_addr_ena & (K1_parity_ff $ VCC) # !H1_rdcnt_addr_ena & K1_parity_ff & VCC;

--K1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity~COUT
K1L40 = CARRY(H1_rdcnt_addr_ena & K1_parity_ff);


--K1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0
K1_countera0 = H1_rdcnt_addr_ena & (K1L40 $ (GND # !K1_power_modified_counter_values[0])) # !H1_rdcnt_addr_ena & (K1_power_modified_counter_values[0] # GND);

--K1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0~COUT
K1L15 = CARRY(!K1L40 # !H1_rdcnt_addr_ena);


--K1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1
K1_countera1 = K1L15 & (K1_power_modified_counter_values[1] & VCC) # !K1L15 & (K1_power_modified_counter_values[0] $ (K1_power_modified_counter_values[1] # GND));

--K1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1~COUT
K1L17 = CARRY(!K1_power_modified_counter_values[0] & !K1L15);


--K1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2
K1_countera2 = K1L17 & (K1_power_modified_counter_values[1] $ (K1_power_modified_counter_values[2] & VCC)) # !K1L17 & (K1_power_modified_counter_values[2] # GND);

--K1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2~COUT
K1L19 = CARRY(K1_power_modified_counter_values[1] # !K1L17);


--K1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3
K1_countera3 = K1L19 & (K1_power_modified_counter_values[3] & VCC) # !K1L19 & (K1_power_modified_counter_values[2] $ (K1_power_modified_counter_values[3] # GND));

--K1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3~COUT
K1L21 = CARRY(!K1_power_modified_counter_values[2] & !K1L19);


--K1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4
K1_countera4 = K1L21 & (K1_power_modified_counter_values[3] $ (K1_power_modified_counter_values[4] & VCC)) # !K1L21 & (K1_power_modified_counter_values[4] # GND);

--K1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4~COUT
K1L23 = CARRY(K1_power_modified_counter_values[3] # !K1L21);


--K1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5
K1_countera5 = K1L23 & (K1_power_modified_counter_values[5] & VCC) # !K1L23 & (K1_power_modified_counter_values[4] $ (K1_power_modified_counter_values[5] # GND));

--K1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5~COUT
K1L25 = CARRY(!K1_power_modified_counter_values[4] & !K1L23);


--K1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6
K1_countera6 = K1L25 & (K1_power_modified_counter_values[5] $ (K1_power_modified_counter_values[6] & VCC)) # !K1L25 & (K1_power_modified_counter_values[6] # GND);

--K1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6~COUT
K1L27 = CARRY(K1_power_modified_counter_values[5] # !K1L25);


--K1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7
K1_countera7 = K1L27 & (K1_power_modified_counter_values[7] & VCC) # !K1L27 & (K1_power_modified_counter_values[6] $ (K1_power_modified_counter_values[7] # GND));

--K1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7~COUT
K1L29 = CARRY(!K1_power_modified_counter_values[6] & !K1L27);


--K1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8
K1_countera8 = K1L29 & (K1_power_modified_counter_values[7] $ (K1_power_modified_counter_values[8] & VCC)) # !K1L29 & (K1_power_modified_counter_values[8] # GND);

--K1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8~COUT
K1L31 = CARRY(K1_power_modified_counter_values[7] # !K1L29);


--K1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9
K1_countera9 = K1L31 & (K1_power_modified_counter_values[9] & VCC) # !K1L31 & (K1_power_modified_counter_values[8] $ (K1_power_modified_counter_values[9] # GND));

--K1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9~COUT
K1L33 = CARRY(!K1_power_modified_counter_values[8] & !K1L31);


--K1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10
K1_countera10 = K1L33 & (K1_power_modified_counter_values[9] $ (K1_power_modified_counter_values[10] & VCC)) # !K1L33 & (K1_power_modified_counter_values[10] # GND);

--K1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10~COUT
K1L35 = CARRY(K1_power_modified_counter_values[9] # !K1L33);


--K1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera11
K1_countera11 = K1_power_modified_counter_values[11] $ !K1L35;


--H1_rdaclr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr
H1_rdaclr = DFFEAS(VCC, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00111 is state_PWM.00111
state_PWM.00111 = DFFEAS(A1L425, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.01011 is state_PWM.01011
state_PWM.01011 = DFFEAS(A1L426, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L420 is Select~5847
A1L420 = state_PWM.00111 # state_PWM.00000 & fifo_enable & !state_PWM.01011;


--A1L421 is Select~5848
A1L421 = state_PWM.00011 # A1L420 # !state_PWM.00000 & !A1L417;


--H1_delayed_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[6]
H1_delayed_wrptr_g[6] = DFFEAS(H1_wrptr_g[6], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[11]
H1_delayed_wrptr_g[11] = DFFEAS(H1_wrptr_g[11], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[9]
H1_delayed_wrptr_g[9] = DFFEAS(H1_wrptr_g[9], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[5]
H1_delayed_wrptr_g[5] = DFFEAS(H1_wrptr_g[5], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[7]
H1_delayed_wrptr_g[7] = DFFEAS(H1_wrptr_g[7], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[1]
H1_delayed_wrptr_g[1] = DFFEAS(H1_wrptr_g[1], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3]
H1_delayed_wrptr_g[3] = DFFEAS(H1_wrptr_g[3], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[4]
H1_delayed_wrptr_g[4] = DFFEAS(H1_wrptr_g[4], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[0]
H1_delayed_wrptr_g[0] = DFFEAS(H1_wrptr_g[0], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[10]
H1_delayed_wrptr_g[10] = DFFEAS(H1_wrptr_g[10], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[8]
H1_delayed_wrptr_g[8] = DFFEAS(H1_wrptr_g[8], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[2]
H1_delayed_wrptr_g[2] = DFFEAS(H1_wrptr_g[2], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[10]
N4_dffe5a[10] = DFFEAS(L3_xor10, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[10]
N3_dffe5a[10] = DFFEAS(L4_xor10, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9]
N4_dffe5a[9] = DFFEAS(L3_xor9, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[9]
N3_dffe5a[9] = DFFEAS(L4_xor9, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8]
N4_dffe5a[8] = DFFEAS(L3_xor8, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[8]
N3_dffe5a[8] = DFFEAS(L4_xor8, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[7]
N4_dffe5a[7] = DFFEAS(L3_xor7, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[7]
N3_dffe5a[7] = DFFEAS(L4_xor7, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6]
N4_dffe5a[6] = DFFEAS(L3_xor6, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6]
N3_dffe5a[6] = DFFEAS(L4_xor6, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[5]
N4_dffe5a[5] = DFFEAS(L3_xor5, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[5]
N3_dffe5a[5] = DFFEAS(L4_xor5, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[4]
N4_dffe5a[4] = DFFEAS(L3_xor4, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[4]
N3_dffe5a[4] = DFFEAS(L4_xor4, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[3]
N4_dffe5a[3] = DFFEAS(L3_xor3, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3]
N3_dffe5a[3] = DFFEAS(L4_xor3, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2]
N4_dffe5a[2] = DFFEAS(L3_xor2, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[2]
N3_dffe5a[2] = DFFEAS(L4_xor2, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1]
N4_dffe5a[1] = DFFEAS(L3_xor1, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[1]
N3_dffe5a[1] = DFFEAS(L4_xor1, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0]
N4_dffe5a[0] = DFFEAS(L3_xor0, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[0]
N3_dffe5a[0] = DFFEAS(L4_xor0, A1L402Q,  ,  ,  ,  ,  ,  ,  );


--A1L872 is synced_Rx_used[4]~183
A1L872 = CARRY(N4_dffe5a[0] # !N3_dffe5a[0]);


--A1L874 is synced_Rx_used[4]~185
A1L874 = CARRY(N4_dffe5a[1] & N3_dffe5a[1] & !A1L872 # !N4_dffe5a[1] & (N3_dffe5a[1] # !A1L872));


--A1L876 is synced_Rx_used[4]~187
A1L876 = CARRY(N4_dffe5a[2] & (!A1L874 # !N3_dffe5a[2]) # !N4_dffe5a[2] & !N3_dffe5a[2] & !A1L874);


--A1L878 is synced_Rx_used[4]~189
A1L878 = CARRY(N4_dffe5a[3] & N3_dffe5a[3] & !A1L876 # !N4_dffe5a[3] & (N3_dffe5a[3] # !A1L876));


--A1L879 is synced_Rx_used[4]~190
A1L879 = (N4_dffe5a[4] $ N3_dffe5a[4] $ A1L878) # GND;

--A1L880 is synced_Rx_used[4]~191
A1L880 = CARRY(N4_dffe5a[4] & (!A1L878 # !N3_dffe5a[4]) # !N4_dffe5a[4] & !N3_dffe5a[4] & !A1L878);


--A1L882 is synced_Rx_used[5]~192
A1L882 = N4_dffe5a[5] & (N3_dffe5a[5] & !A1L880 # !N3_dffe5a[5] & A1L880 & VCC) # !N4_dffe5a[5] & (N3_dffe5a[5] & (A1L880 # GND) # !N3_dffe5a[5] & !A1L880);

--A1L883 is synced_Rx_used[5]~193
A1L883 = CARRY(N4_dffe5a[5] & N3_dffe5a[5] & !A1L880 # !N4_dffe5a[5] & (N3_dffe5a[5] # !A1L880));


--A1L885 is synced_Rx_used[6]~194
A1L885 = (N4_dffe5a[6] $ N3_dffe5a[6] $ A1L883) # GND;

--A1L886 is synced_Rx_used[6]~195
A1L886 = CARRY(N4_dffe5a[6] & (!A1L883 # !N3_dffe5a[6]) # !N4_dffe5a[6] & !N3_dffe5a[6] & !A1L883);


--A1L888 is synced_Rx_used[7]~196
A1L888 = N4_dffe5a[7] & (N3_dffe5a[7] & !A1L886 # !N3_dffe5a[7] & A1L886 & VCC) # !N4_dffe5a[7] & (N3_dffe5a[7] & (A1L886 # GND) # !N3_dffe5a[7] & !A1L886);

--A1L889 is synced_Rx_used[7]~197
A1L889 = CARRY(N4_dffe5a[7] & N3_dffe5a[7] & !A1L886 # !N4_dffe5a[7] & (N3_dffe5a[7] # !A1L886));


--A1L891 is synced_Rx_used[8]~198
A1L891 = (N4_dffe5a[8] $ N3_dffe5a[8] $ A1L889) # GND;

--A1L892 is synced_Rx_used[8]~199
A1L892 = CARRY(N4_dffe5a[8] & (!A1L889 # !N3_dffe5a[8]) # !N4_dffe5a[8] & !N3_dffe5a[8] & !A1L889);


--A1L894 is synced_Rx_used[9]~200
A1L894 = N4_dffe5a[9] & (N3_dffe5a[9] & !A1L892 # !N3_dffe5a[9] & A1L892 & VCC) # !N4_dffe5a[9] & (N3_dffe5a[9] & (A1L892 # GND) # !N3_dffe5a[9] & !A1L892);

--A1L895 is synced_Rx_used[9]~201
A1L895 = CARRY(N4_dffe5a[9] & N3_dffe5a[9] & !A1L892 # !N4_dffe5a[9] & (N3_dffe5a[9] # !A1L892));


--A1L897 is synced_Rx_used[10]~202
A1L897 = (N4_dffe5a[10] $ N3_dffe5a[10] $ A1L895) # GND;

--A1L898 is synced_Rx_used[10]~203
A1L898 = CARRY(N4_dffe5a[10] & (!A1L895 # !N3_dffe5a[10]) # !N4_dffe5a[10] & !N3_dffe5a[10] & !A1L895);


--N3_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11]
N3_dffe5a[11] = DFFEAS(U1_dffe8a[11], A1L402Q,  ,  ,  ,  ,  ,  ,  );


--A1L900 is synced_Rx_used[11]~204
A1L900 = N3_dffe5a[11] $ H1_delayed_wrptr_g[11] $ !A1L898;


--Rx_register[7] is Rx_register[7]
Rx_register[7] = DFFEAS(A1L57, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[6] is Rx_register[6]
Rx_register[6] = DFFEAS(A1L55, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[5] is Rx_register[5]
Rx_register[5] = DFFEAS(A1L53, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[4] is Rx_register[4]
Rx_register[4] = DFFEAS(A1L51, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[3] is Rx_register[3]
Rx_register[3] = DFFEAS(A1L49, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[2] is Rx_register[2]
Rx_register[2] = DFFEAS(A1L47, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[1] is Rx_register[1]
Rx_register[1] = DFFEAS(A1L45, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--Rx_register[0] is Rx_register[0]
Rx_register[0] = DFFEAS(A1L43, IFCLK,  ,  , state_FX.0100,  ,  ,  ,  );


--state_PWM.00010 is state_PWM.00010
state_PWM.00010 = DFFEAS(A1L427, !BCLK,  ,  ,  ,  ,  ,  ,  );


--sync_count[0] is sync_count[0]
sync_count[0] = DFFEAS(A1L817, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--sync_count[1] is sync_count[1]
sync_count[1] = DFFEAS(A1L822, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--sync_count[2] is sync_count[2]
sync_count[2] = DFFEAS(A1L825, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--sync_count[3] is sync_count[3]
sync_count[3] = DFFEAS(A1L828, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--A1L725 is rtl~363
A1L725 = sync_count[0] & sync_count[1] & sync_count[2] & sync_count[3];


--sync_count[4] is sync_count[4]
sync_count[4] = DFFEAS(A1L831, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--sync_count[5] is sync_count[5]
sync_count[5] = DFFEAS(A1L834, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--sync_count[6] is sync_count[6]
sync_count[6] = DFFEAS(A1L837, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--sync_count[7] is sync_count[7]
sync_count[7] = DFFEAS(A1L840, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--A1L726 is rtl~364
A1L726 = sync_count[4] & sync_count[5] & sync_count[6] & sync_count[7];


--sync_count[8] is sync_count[8]
sync_count[8] = DFFEAS(A1L843, !BCLK,  ,  , A1L820,  ,  , A1L819,  );


--A1L422 is Select~5849
A1L422 = state_PWM.00010 & A1L725 & A1L726 & !sync_count[8];


--byte_count[0] is byte_count[0]
byte_count[0] = DFFEAS(A1L609, !BCLK,  ,  , A1L627,  ,  , !state_PWM.01100,  );


--byte_count[1] is byte_count[1]
byte_count[1] = DFFEAS(A1L612, !BCLK,  ,  , A1L627,  ,  , !state_PWM.01100,  );


--byte_count[2] is byte_count[2]
byte_count[2] = DFFEAS(A1L615, !BCLK,  ,  , A1L627,  ,  , !state_PWM.01100,  );


--byte_count[3] is byte_count[3]
byte_count[3] = DFFEAS(A1L618, !BCLK,  ,  , A1L627,  ,  , !state_PWM.01100,  );


--A1L727 is rtl~365
A1L727 = byte_count[0] & byte_count[1] & byte_count[2] & byte_count[3];


--byte_count[4] is byte_count[4]
byte_count[4] = DFFEAS(A1L621, !BCLK,  ,  , A1L627,  ,  , !state_PWM.01100,  );


--byte_count[5] is byte_count[5]
byte_count[5] = DFFEAS(A1L624, !BCLK,  ,  , A1L627,  ,  , !state_PWM.01100,  );


--byte_count[6] is byte_count[6]
byte_count[6] = DFFEAS(A1L628, !BCLK,  ,  , A1L627,  ,  , !state_PWM.01100,  );


--A1L716 is rtl~6
A1L716 = A1L727 & byte_count[4] & byte_count[5] & !byte_count[6];


--state_PWM.01101 is state_PWM.01101
state_PWM.01101 = DFFEAS(A1L428, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[4] is synced_Rx_used[4]
synced_Rx_used[4] = DFFEAS(A1L879, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[5] is synced_Rx_used[5]
synced_Rx_used[5] = DFFEAS(A1L882, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[6] is synced_Rx_used[6]
synced_Rx_used[6] = DFFEAS(A1L885, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[7] is synced_Rx_used[7]
synced_Rx_used[7] = DFFEAS(A1L888, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[8] is synced_Rx_used[8]
synced_Rx_used[8] = DFFEAS(A1L891, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[9] is synced_Rx_used[9]
synced_Rx_used[9] = DFFEAS(A1L894, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L208 is LessThan~238
A1L208 = synced_Rx_used[6] # synced_Rx_used[7] # synced_Rx_used[8] # synced_Rx_used[9];


--A1L209 is LessThan~239
A1L209 = synced_Rx_used[4] # synced_Rx_used[5] # A1L208 # !A1L417;


--A1L423 is Select~5850
A1L423 = A1L422 # A1L716 & state_PWM.01101 & A1L209;


--I_PWM[15] is I_PWM[15]
I_PWM[15] = DFFEAS(S1_q_a[15], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--state_PWM.01100 is state_PWM.01100
state_PWM.01100 = DFFEAS(A1L674, !BCLK,  ,  ,  ,  ,  , LB1_safe_q[8],  );


--A1L424 is Select~5851
A1L424 = LB1_safe_q[8] & state_PWM.01100;


--I_PWM[14] is I_PWM[14]
I_PWM[14] = DFFEAS(S1_q_a[14], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[13] is I_PWM[13]
I_PWM[13] = DFFEAS(S1_q_a[13], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[12] is I_PWM[12]
I_PWM[12] = DFFEAS(S1_q_a[12], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[11] is I_PWM[11]
I_PWM[11] = DFFEAS(S1_q_a[11], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[10] is I_PWM[10]
I_PWM[10] = DFFEAS(S1_q_a[10], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[9] is I_PWM[9]
I_PWM[9] = DFFEAS(S1_q_a[9], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[8] is I_PWM[8]
I_PWM[8] = DFFEAS(S1_q_a[8], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[7] is I_PWM[7]
I_PWM[7] = DFFEAS(S1_q_a[7], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[6] is I_PWM[6]
I_PWM[6] = DFFEAS(S1_q_a[6], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[5] is I_PWM[5]
I_PWM[5] = DFFEAS(S1_q_a[5], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[4] is I_PWM[4]
I_PWM[4] = DFFEAS(S1_q_a[4], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[3] is I_PWM[3]
I_PWM[3] = DFFEAS(S1_q_a[3], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[2] is I_PWM[2]
I_PWM[2] = DFFEAS(S1_q_a[2], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[1] is I_PWM[1]
I_PWM[1] = DFFEAS(S1_q_a[1], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[0] is I_PWM[0]
I_PWM[0] = DFFEAS(S1_q_a[0], !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--Q_PWM[15] is Q_PWM[15]
Q_PWM[15] = DFFEAS(S1_q_a[15], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[14] is Q_PWM[14]
Q_PWM[14] = DFFEAS(S1_q_a[14], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[13] is Q_PWM[13]
Q_PWM[13] = DFFEAS(S1_q_a[13], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[12] is Q_PWM[12]
Q_PWM[12] = DFFEAS(S1_q_a[12], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[11] is Q_PWM[11]
Q_PWM[11] = DFFEAS(S1_q_a[11], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[10] is Q_PWM[10]
Q_PWM[10] = DFFEAS(S1_q_a[10], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[9] is Q_PWM[9]
Q_PWM[9] = DFFEAS(S1_q_a[9], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[8] is Q_PWM[8]
Q_PWM[8] = DFFEAS(S1_q_a[8], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[7] is Q_PWM[7]
Q_PWM[7] = DFFEAS(S1_q_a[7], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[6] is Q_PWM[6]
Q_PWM[6] = DFFEAS(S1_q_a[6], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[5] is Q_PWM[5]
Q_PWM[5] = DFFEAS(S1_q_a[5], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[4] is Q_PWM[4]
Q_PWM[4] = DFFEAS(S1_q_a[4], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[3] is Q_PWM[3]
Q_PWM[3] = DFFEAS(S1_q_a[3], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[2] is Q_PWM[2]
Q_PWM[2] = DFFEAS(S1_q_a[2], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[1] is Q_PWM[1]
Q_PWM[1] = DFFEAS(S1_q_a[1], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[0] is Q_PWM[0]
Q_PWM[0] = DFFEAS(S1_q_a[0], !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--B1L24 is I2SAudioOut:I2SAO|Select~170
B1L24 = B1_TLV_state.100 & !A1L715 & (LB1_safe_q[8] # B1_TLV_state.000) # !B1_TLV_state.100 & (LB1_safe_q[8] # B1_TLV_state.000);


--state_PWM.01000 is state_PWM.01000
state_PWM.01000 = DFFEAS(state_PWM.00111, !BCLK,  ,  ,  ,  ,  ,  ,  );


--B1L77 is I2SAudioOut:I2SAO|reduce_or~13
B1L77 = B1_TLV_state.001 # !B1_TLV_state.000;


--B1L25 is I2SAudioOut:I2SAO|Select~171
B1L25 = B1_TLV_state.010 & (A1L715 # B1_TLV_state.011 & !LB1_safe_q[8]) # !B1_TLV_state.010 & (B1_TLV_state.011 & !LB1_safe_q[8]);


--V1_p0addr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|p0addr
V1_p0addr = DFFEAS(VCC, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--V1_rdptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]
V1_rdptr_g[2] = DFFEAS(X1_power_modified_counter_values[2], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--V1_rdptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]
V1_rdptr_g[4] = DFFEAS(X1_power_modified_counter_values[4], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--GB1_dffe8a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]
GB1_dffe8a[4] = DFFEAS(GB1_dffe7a[4], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]
GB1_dffe8a[2] = DFFEAS(GB1_dffe7a[2], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--V1L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~77
V1L17 = V1_rdptr_g[2] & GB1_dffe8a[2] & (V1_rdptr_g[4] $ !GB1_dffe8a[4]) # !V1_rdptr_g[2] & !GB1_dffe8a[2] & (V1_rdptr_g[4] $ !GB1_dffe8a[4]);


--V1_rdptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]
V1_rdptr_g[8] = DFFEAS(X1_power_modified_counter_values[8], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--V1_rdptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]
V1_rdptr_g[10] = DFFEAS(X1_power_modified_counter_values[10], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--GB1_dffe8a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]
GB1_dffe8a[10] = DFFEAS(GB1_dffe7a[10], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]
GB1_dffe8a[8] = DFFEAS(GB1_dffe7a[8], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--V1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78
V1L18 = V1_rdptr_g[8] & GB1_dffe8a[8] & (V1_rdptr_g[10] $ !GB1_dffe8a[10]) # !V1_rdptr_g[8] & !GB1_dffe8a[8] & (V1_rdptr_g[10] $ !GB1_dffe8a[10]);


--V1_rdptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]
V1_rdptr_g[9] = DFFEAS(X1_power_modified_counter_values[9], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--V1_rdptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]
V1_rdptr_g[0] = DFFEAS(X1_power_modified_counter_values[0], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--GB1_dffe8a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[0]
GB1_dffe8a[0] = DFFEAS(GB1_dffe7a[0], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]
GB1_dffe8a[9] = DFFEAS(GB1_dffe7a[9], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--V1L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~79
V1L19 = V1_rdptr_g[9] & GB1_dffe8a[9] & (V1_rdptr_g[0] $ !GB1_dffe8a[0]) # !V1_rdptr_g[9] & !GB1_dffe8a[9] & (V1_rdptr_g[0] $ !GB1_dffe8a[0]);


--V1_rdptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]
V1_rdptr_g[6] = DFFEAS(X1_power_modified_counter_values[6], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--V1_rdptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]
V1_rdptr_g[7] = DFFEAS(X1_power_modified_counter_values[7], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--GB1_dffe8a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]
GB1_dffe8a[7] = DFFEAS(GB1_dffe7a[7], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]
GB1_dffe8a[6] = DFFEAS(GB1_dffe7a[6], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--V1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80
V1L20 = V1_rdptr_g[6] & GB1_dffe8a[6] & (V1_rdptr_g[7] $ !GB1_dffe8a[7]) # !V1_rdptr_g[6] & !GB1_dffe8a[6] & (V1_rdptr_g[7] $ !GB1_dffe8a[7]);


--V1L21 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81
V1L21 = V1L17 & V1L18 & V1L19 & V1L20;


--V1_rdptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]
V1_rdptr_g[3] = DFFEAS(X1_power_modified_counter_values[3], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--V1_rdptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]
V1_rdptr_g[1] = DFFEAS(X1_power_modified_counter_values[1], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--GB1_dffe8a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]
GB1_dffe8a[1] = DFFEAS(GB1_dffe7a[1], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3]
GB1_dffe8a[3] = DFFEAS(GB1_dffe7a[3], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--V1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~82
V1L22 = V1_rdptr_g[3] & GB1_dffe8a[3] & (V1_rdptr_g[1] $ !GB1_dffe8a[1]) # !V1_rdptr_g[3] & !GB1_dffe8a[3] & (V1_rdptr_g[1] $ !GB1_dffe8a[1]);


--V1_rdptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[5]
V1_rdptr_g[5] = DFFEAS(X1_power_modified_counter_values[5], Tx_read_clock,  ,  , V1L16,  ,  ,  ,  );


--GB1_dffe8a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]
GB1_dffe8a[5] = DFFEAS(GB1_dffe7a[5], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--V1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0
V1L16 = V1_rdptr_g[5] $ GB1_dffe8a[5] # !V1L22 # !V1L21;


--V1_rdcnt_addr_ena is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena
V1_rdcnt_addr_ena = V1L16 # !V1_p0addr;


--AB1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]
AB1_power_modified_counter_values[2] = DFFEAS(AB1_countera2, data_flag,  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]
AB1_power_modified_counter_values[4] = DFFEAS(AB1_countera4, data_flag,  ,  ,  ,  ,  ,  ,  );


--V1L36 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~70
V1L36 = JB1_dffe13a[4] & AB1_power_modified_counter_values[4] & (JB1_dffe13a[2] $ !AB1_power_modified_counter_values[2]) # !JB1_dffe13a[4] & !AB1_power_modified_counter_values[4] & (JB1_dffe13a[2] $ !AB1_power_modified_counter_values[2]);


--AB1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]
AB1_power_modified_counter_values[8] = DFFEAS(AB1_countera8, data_flag,  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10]
AB1_power_modified_counter_values[10] = DFFEAS(AB1_countera10, data_flag,  ,  ,  ,  ,  ,  ,  );


--V1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~71
V1L37 = JB1_dffe13a[10] & AB1_power_modified_counter_values[10] & (JB1_dffe13a[8] $ !AB1_power_modified_counter_values[8]) # !JB1_dffe13a[10] & !AB1_power_modified_counter_values[10] & (JB1_dffe13a[8] $ !AB1_power_modified_counter_values[8]);


--AB1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]
AB1_power_modified_counter_values[9] = DFFEAS(AB1_countera9, data_flag,  ,  ,  ,  ,  ,  ,  );


--AB1_counter_ffa[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]
AB1_counter_ffa[0] = DFFEAS(AB1_countera0, data_flag,  ,  ,  ,  ,  ,  ,  );


--V1L38 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~72
V1L38 = JB1_dffe13a[9] & AB1_power_modified_counter_values[9] & (JB1_dffe13a[0] $ AB1_counter_ffa[0]) # !JB1_dffe13a[9] & !AB1_power_modified_counter_values[9] & (JB1_dffe13a[0] $ AB1_counter_ffa[0]);


--AB1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]
AB1_power_modified_counter_values[6] = DFFEAS(AB1_countera6, data_flag,  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]
AB1_power_modified_counter_values[7] = DFFEAS(AB1_countera7, data_flag,  ,  ,  ,  ,  ,  ,  );


--V1L39 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~73
V1L39 = JB1_dffe13a[7] & AB1_power_modified_counter_values[7] & (JB1_dffe13a[6] $ !AB1_power_modified_counter_values[6]) # !JB1_dffe13a[7] & !AB1_power_modified_counter_values[7] & (JB1_dffe13a[6] $ !AB1_power_modified_counter_values[6]);


--V1L40 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~74
V1L40 = V1L36 & V1L37 & V1L38 & V1L39;


--AB1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]
AB1_power_modified_counter_values[1] = DFFEAS(AB1_countera1, data_flag,  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]
AB1_power_modified_counter_values[3] = DFFEAS(AB1_countera3, data_flag,  ,  ,  ,  ,  ,  ,  );


--V1L41 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~75
V1L41 = JB1_dffe13a[3] & AB1_power_modified_counter_values[3] & (JB1_dffe13a[1] $ !AB1_power_modified_counter_values[1]) # !JB1_dffe13a[3] & !AB1_power_modified_counter_values[3] & (JB1_dffe13a[1] $ !AB1_power_modified_counter_values[1]);


--AB1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]
AB1_power_modified_counter_values[5] = DFFEAS(AB1_countera5, data_flag,  ,  ,  ,  ,  ,  ,  );


--V1L35 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~0
V1L35 = V1L40 & V1L41 & (JB1_dffe13a[5] $ !AB1_power_modified_counter_values[5]);


--Tx_read_clock is Tx_read_clock
Tx_read_clock = DFFEAS(A1L430, IFCLK,  ,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]
X1_power_modified_counter_values[0] = DFFEAS(X1_countera0, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]
X1_power_modified_counter_values[1] = DFFEAS(X1_countera1, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]
X1_power_modified_counter_values[2] = DFFEAS(X1_countera2, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]
X1_power_modified_counter_values[3] = DFFEAS(X1_countera3, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]
X1_power_modified_counter_values[4] = DFFEAS(X1_countera4, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]
X1_power_modified_counter_values[5] = DFFEAS(X1_countera5, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]
X1_power_modified_counter_values[6] = DFFEAS(X1_countera6, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]
X1_power_modified_counter_values[7] = DFFEAS(X1_countera7, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]
X1_power_modified_counter_values[8] = DFFEAS(X1_countera8, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]
X1_power_modified_counter_values[9] = DFFEAS(X1_countera9, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]
X1_power_modified_counter_values[10] = DFFEAS(X1_countera10, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--register[0] is register[0]
register[0] = DFFEAS(A1L443, BCLK,  ,  , A1L444,  ,  ,  ,  );


--register[1] is register[1]
register[1] = DFFEAS(A1L447, BCLK,  ,  , A1L691,  ,  ,  ,  );


--register[2] is register[2]
register[2] = DFFEAS(A1L450, BCLK,  ,  , A1L691,  ,  ,  ,  );


--register[3] is register[3]
register[3] = DFFEAS(A1L453, BCLK,  ,  , A1L691,  ,  ,  ,  );


--register[4] is register[4]
register[4] = DFFEAS(A1L456, BCLK,  ,  , A1L691,  ,  ,  ,  );


--register[5] is register[5]
register[5] = DFFEAS(A1L459, BCLK,  ,  , A1L691,  ,  ,  ,  );


--register[6] is register[6]
register[6] = DFFEAS(A1L462, BCLK,  ,  , A1L691,  ,  ,  ,  );


--register[7] is register[7]
register[7] = DFFEAS(A1L473, BCLK,  ,  , A1L444,  ,  ,  ,  );


--register[8] is register[8]
register[8] = DFFEAS(A1L475, BCLK,  ,  , A1L710,  ,  ,  ,  );


--register[9] is register[9]
register[9] = DFFEAS(A1L478, BCLK,  ,  , A1L710,  ,  ,  ,  );


--register[10] is register[10]
register[10] = DFFEAS(A1L480, BCLK,  ,  , A1L710,  ,  ,  ,  );


--register[11] is register[11]
register[11] = DFFEAS(A1L482, BCLK,  ,  , A1L710,  ,  ,  ,  );


--register[12] is register[12]
register[12] = DFFEAS(A1L484, BCLK,  ,  , A1L710,  ,  ,  ,  );


--register[13] is register[13]
register[13] = DFFEAS(A1L486, BCLK,  ,  , A1L710,  ,  ,  ,  );


--register[14] is register[14]
register[14] = DFFEAS(A1L488, BCLK,  ,  , A1L710,  ,  ,  ,  );


--register[15] is register[15]
register[15] = DFFEAS(A1L490, BCLK,  ,  , A1L710,  ,  ,  ,  );


--JB1_dffe12a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10]
JB1_dffe12a[10] = DFFEAS(V1_rdptr_g[10], data_flag,  ,  ,  ,  ,  ,  ,  );


--strobe is strobe
strobe = DFFEAS(A1L494, BCLK,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]
JB1_dffe12a[9] = DFFEAS(V1_rdptr_g[9], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8]
JB1_dffe12a[8] = DFFEAS(V1_rdptr_g[8], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7]
JB1_dffe12a[7] = DFFEAS(V1_rdptr_g[7], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6]
JB1_dffe12a[6] = DFFEAS(V1_rdptr_g[6], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[5]
JB1_dffe12a[5] = DFFEAS(V1_rdptr_g[5], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]
JB1_dffe12a[4] = DFFEAS(V1_rdptr_g[4], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]
JB1_dffe12a[3] = DFFEAS(V1_rdptr_g[3], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2]
JB1_dffe12a[2] = DFFEAS(V1_rdptr_g[2], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1]
JB1_dffe12a[1] = DFFEAS(V1_rdptr_g[1], data_flag,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0]
JB1_dffe12a[0] = DFFEAS(V1_rdptr_g[0], data_flag,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00110 is state_PWM.00110
state_PWM.00110 = DFFEAS(state_PWM.00101, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L425 is Select~5852
A1L425 = state_PWM.00110 # state_PWM.01101 & A1L209 & !A1L716;


--state_PWM.01010 is state_PWM.01010
state_PWM.01010 = DFFEAS(state_PWM.01001, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L426 is Select~5853
A1L426 = state_PWM.01010 # LB1_safe_q[8] & state_PWM.01011;


--L3_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor10
L3_xor10 = H1_wrptr_g[10] $ H1_wrptr_g[11];


--L4_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor10
L4_xor10 = U1_dffe8a[11] $ U1_dffe8a[10];


--L3_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor9
L3_xor9 = H1_wrptr_g[9] $ H1_wrptr_g[10] $ H1_wrptr_g[11];


--L4_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor9
L4_xor9 = U1_dffe8a[11] $ U1_dffe8a[9] $ U1_dffe8a[10];


--L3_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor8
L3_xor8 = H1_wrptr_g[8] $ H1_wrptr_g[9] $ H1_wrptr_g[10] $ H1_wrptr_g[11];


--L4_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor8
L4_xor8 = U1_dffe8a[11] $ U1_dffe8a[9] $ U1_dffe8a[10] $ U1_dffe8a[8];


--L3_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor7
L3_xor7 = H1_wrptr_g[7] $ L3_xor8;


--L4_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor7
L4_xor7 = U1_dffe8a[7] $ L4_xor8;


--L3_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor6
L3_xor6 = H1_wrptr_g[6] $ H1_wrptr_g[7] $ L3_xor8;


--L4_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor6
L4_xor6 = U1_dffe8a[6] $ U1_dffe8a[7] $ L4_xor8;


--L3_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor5
L3_xor5 = H1_wrptr_g[5] $ H1_wrptr_g[6] $ H1_wrptr_g[7] $ L3_xor8;


--L4_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor5
L4_xor5 = U1_dffe8a[6] $ U1_dffe8a[5] $ U1_dffe8a[7] $ L4_xor8;


--L3_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor4
L3_xor4 = H1_wrptr_g[4] $ L3_xor5;


--L4_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor4
L4_xor4 = U1_dffe8a[4] $ L4_xor5;


--L3_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor3
L3_xor3 = H1_wrptr_g[3] $ H1_wrptr_g[4] $ L3_xor5;


--L4_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor3
L4_xor3 = U1_dffe8a[4] $ U1_dffe8a[3] $ L4_xor5;


--L3_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor2
L3_xor2 = H1_wrptr_g[2] $ H1_wrptr_g[3] $ H1_wrptr_g[4] $ L3_xor5;


--L4_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor2
L4_xor2 = U1_dffe8a[4] $ U1_dffe8a[3] $ U1_dffe8a[2] $ L4_xor5;


--L3_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor1
L3_xor1 = H1_wrptr_g[1] $ L3_xor2;


--L4_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor1
L4_xor1 = U1_dffe8a[1] $ L4_xor2;


--L3_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor0
L3_xor0 = H1_wrptr_g[0] $ H1_wrptr_g[1] $ L3_xor2;


--L4_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor0
L4_xor0 = U1_dffe8a[1] $ U1_dffe8a[0] $ L4_xor2;


--A1L728 is rtl~366
A1L728 = A1L725 & A1L726 & !sync_count[8];


--A1L427 is Select~5854
A1L427 = A1L728 & (A1L720 & state_PWM.00001) # !A1L728 & (state_PWM.00010 # A1L720 & state_PWM.00001);


--A1L817 is sync_count[0]~243
A1L817 = sync_count[0] $ VCC;

--A1L818 is sync_count[0]~244
A1L818 = CARRY(sync_count[0]);


--A1L819 is sync_count[0]~245
A1L819 = !state_PWM.00000 & (A1L722 # A1L723 # !A1L720);


--A1L822 is sync_count[1]~246
A1L822 = sync_count[1] & !A1L818 # !sync_count[1] & (A1L818 # GND);

--A1L823 is sync_count[1]~247
A1L823 = CARRY(!A1L818 # !sync_count[1]);


--A1L825 is sync_count[2]~248
A1L825 = sync_count[2] & (A1L823 $ GND) # !sync_count[2] & !A1L823 & VCC;

--A1L826 is sync_count[2]~249
A1L826 = CARRY(sync_count[2] & !A1L823);


--A1L828 is sync_count[3]~250
A1L828 = sync_count[3] & !A1L826 # !sync_count[3] & (A1L826 # GND);

--A1L829 is sync_count[3]~251
A1L829 = CARRY(!A1L826 # !sync_count[3]);


--A1L831 is sync_count[4]~252
A1L831 = sync_count[4] & (A1L829 $ GND) # !sync_count[4] & !A1L829 & VCC;

--A1L832 is sync_count[4]~253
A1L832 = CARRY(sync_count[4] & !A1L829);


--A1L834 is sync_count[5]~254
A1L834 = sync_count[5] & !A1L832 # !sync_count[5] & (A1L832 # GND);

--A1L835 is sync_count[5]~255
A1L835 = CARRY(!A1L832 # !sync_count[5]);


--A1L837 is sync_count[6]~256
A1L837 = sync_count[6] & (A1L835 $ GND) # !sync_count[6] & !A1L835 & VCC;

--A1L838 is sync_count[6]~257
A1L838 = CARRY(sync_count[6] & !A1L835);


--A1L840 is sync_count[7]~258
A1L840 = sync_count[7] & !A1L838 # !sync_count[7] & (A1L838 # GND);

--A1L841 is sync_count[7]~259
A1L841 = CARRY(!A1L838 # !sync_count[7]);


--A1L843 is sync_count[8]~260
A1L843 = sync_count[8] $ !A1L841;


--A1L609 is byte_count[0]~97
A1L609 = LB1_safe_q[8] & (byte_count[0] $ VCC) # !LB1_safe_q[8] & byte_count[0] & VCC;

--A1L610 is byte_count[0]~98
A1L610 = CARRY(LB1_safe_q[8] & byte_count[0]);


--A1L627 is byte_count[6]~99
A1L627 = state_PWM.00000 & (state_PWM.00011 # state_PWM.01100) # !state_PWM.00000 & !A1L417;


--A1L612 is byte_count[1]~100
A1L612 = byte_count[1] & !A1L610 # !byte_count[1] & (A1L610 # GND);

--A1L613 is byte_count[1]~101
A1L613 = CARRY(!A1L610 # !byte_count[1]);


--A1L615 is byte_count[2]~102
A1L615 = byte_count[2] & (A1L613 $ GND) # !byte_count[2] & !A1L613 & VCC;

--A1L616 is byte_count[2]~103
A1L616 = CARRY(byte_count[2] & !A1L613);


--A1L618 is byte_count[3]~104
A1L618 = byte_count[3] & !A1L616 # !byte_count[3] & (A1L616 # GND);

--A1L619 is byte_count[3]~105
A1L619 = CARRY(!A1L616 # !byte_count[3]);


--A1L621 is byte_count[4]~106
A1L621 = byte_count[4] & (A1L619 $ GND) # !byte_count[4] & !A1L619 & VCC;

--A1L622 is byte_count[4]~107
A1L622 = CARRY(byte_count[4] & !A1L619);


--A1L624 is byte_count[5]~108
A1L624 = byte_count[5] & !A1L622 # !byte_count[5] & (A1L622 # GND);

--A1L625 is byte_count[5]~109
A1L625 = CARRY(!A1L622 # !byte_count[5]);


--A1L628 is byte_count[6]~110
A1L628 = byte_count[6] $ !A1L625;


--A1L428 is Select~5855
A1L428 = LB1_safe_q[8] & (state_PWM.01100 # state_PWM.01101 & !A1L209) # !LB1_safe_q[8] & (state_PWM.01101 & !A1L209);


--state_PWM.01001 is state_PWM.01001
state_PWM.01001 = DFFEAS(state_PWM.01000, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L674 is reduce_or~259
A1L674 = state_PWM.01011 # state_PWM.01100;


--V1_rdaclr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr
V1_rdaclr = DFFEAS(VCC, !Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4]
GB1_dffe7a[4] = DFFEAS(V1_delayed_wrptr_g[4], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2]
GB1_dffe7a[2] = DFFEAS(V1_delayed_wrptr_g[2], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10]
GB1_dffe7a[10] = DFFEAS(V1_delayed_wrptr_g[10], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8]
GB1_dffe7a[8] = DFFEAS(V1_delayed_wrptr_g[8], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0]
GB1_dffe7a[0] = DFFEAS(V1_delayed_wrptr_g[0], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9]
GB1_dffe7a[9] = DFFEAS(V1_delayed_wrptr_g[9], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7]
GB1_dffe7a[7] = DFFEAS(V1_delayed_wrptr_g[7], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6]
GB1_dffe7a[6] = DFFEAS(V1_delayed_wrptr_g[6], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1]
GB1_dffe7a[1] = DFFEAS(V1_delayed_wrptr_g[1], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3]
GB1_dffe7a[3] = DFFEAS(V1_delayed_wrptr_g[3], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5]
GB1_dffe7a[5] = DFFEAS(V1_delayed_wrptr_g[5], Tx_read_clock,  ,  ,  ,  ,  ,  ,  );


--AB1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity_ff
AB1_parity_ff = DFFEAS(AB1_parity, data_flag,  ,  ,  ,  ,  ,  ,  );


--AB1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity
AB1_parity = V1L35 & AB1_parity_ff & VCC # !V1L35 & !AB1_parity_ff;

--AB1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity~COUT
AB1L37 = CARRY(!V1L35 & !AB1_parity_ff);


--AB1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0
AB1_countera0 = V1L35 & (AB1_counter_ffa[0] # GND) # !V1L35 & (AB1L37 $ (GND # !AB1_counter_ffa[0]));

--AB1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0~COUT
AB1L14 = CARRY(V1L35 # !AB1L37);


--AB1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1
AB1_countera1 = AB1L14 & (AB1_power_modified_counter_values[1] & VCC) # !AB1L14 & (AB1_counter_ffa[0] $ (!AB1_power_modified_counter_values[1] & VCC));

--AB1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1~COUT
AB1L16 = CARRY(AB1_counter_ffa[0] & !AB1L14);


--AB1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2
AB1_countera2 = AB1L16 & (AB1_power_modified_counter_values[1] $ (AB1_power_modified_counter_values[2] & VCC)) # !AB1L16 & (AB1_power_modified_counter_values[2] # GND);

--AB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2~COUT
AB1L18 = CARRY(AB1_power_modified_counter_values[1] # !AB1L16);


--AB1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3
AB1_countera3 = AB1L18 & (AB1_power_modified_counter_values[3] & VCC) # !AB1L18 & (AB1_power_modified_counter_values[2] $ (AB1_power_modified_counter_values[3] # GND));

--AB1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3~COUT
AB1L20 = CARRY(!AB1_power_modified_counter_values[2] & !AB1L18);


--AB1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4
AB1_countera4 = AB1L20 & (AB1_power_modified_counter_values[3] $ (AB1_power_modified_counter_values[4] & VCC)) # !AB1L20 & (AB1_power_modified_counter_values[4] # GND);

--AB1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4~COUT
AB1L22 = CARRY(AB1_power_modified_counter_values[3] # !AB1L20);


--AB1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5
AB1_countera5 = AB1L22 & (AB1_power_modified_counter_values[5] & VCC) # !AB1L22 & (AB1_power_modified_counter_values[4] $ (AB1_power_modified_counter_values[5] # GND));

--AB1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5~COUT
AB1L24 = CARRY(!AB1_power_modified_counter_values[4] & !AB1L22);


--AB1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6
AB1_countera6 = AB1L24 & (AB1_power_modified_counter_values[5] $ (AB1_power_modified_counter_values[6] & VCC)) # !AB1L24 & (AB1_power_modified_counter_values[6] # GND);

--AB1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6~COUT
AB1L26 = CARRY(AB1_power_modified_counter_values[5] # !AB1L24);


--AB1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7
AB1_countera7 = AB1L26 & (AB1_power_modified_counter_values[7] & VCC) # !AB1L26 & (AB1_power_modified_counter_values[6] $ (AB1_power_modified_counter_values[7] # GND));

--AB1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7~COUT
AB1L28 = CARRY(!AB1_power_modified_counter_values[6] & !AB1L26);


--AB1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8
AB1_countera8 = AB1L28 & (AB1_power_modified_counter_values[7] $ (AB1_power_modified_counter_values[8] & VCC)) # !AB1L28 & (AB1_power_modified_counter_values[8] # GND);

--AB1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8~COUT
AB1L30 = CARRY(AB1_power_modified_counter_values[7] # !AB1L28);


--AB1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9
AB1_countera9 = AB1L30 & (AB1_power_modified_counter_values[9] & VCC) # !AB1L30 & (AB1_power_modified_counter_values[8] $ (AB1_power_modified_counter_values[9] # GND));

--AB1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9~COUT
AB1L32 = CARRY(!AB1_power_modified_counter_values[8] & !AB1L30);


--AB1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera10
AB1_countera10 = AB1_power_modified_counter_values[10] $ AB1L32;


--A1L429 is Select~5856
A1L429 = state_FX.0000 & !state_FX.1001;


--A1L430 is Select~5857
A1L430 = state_FX.1000 # Tx_read_clock & (A1L429 # A1L414);


--X1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff
X1_parity_ff = DFFEAS(X1_parity, Tx_read_clock, V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity
X1_parity = V1_rdcnt_addr_ena & (X1_parity_ff $ VCC) # !V1_rdcnt_addr_ena & X1_parity_ff & VCC;

--X1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT
X1L37 = CARRY(V1_rdcnt_addr_ena & X1_parity_ff);


--X1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0
X1_countera0 = V1_rdcnt_addr_ena & (X1L37 $ (GND # !X1_power_modified_counter_values[0])) # !V1_rdcnt_addr_ena & (X1_power_modified_counter_values[0] # GND);

--X1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT
X1L14 = CARRY(!X1L37 # !V1_rdcnt_addr_ena);


--X1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1
X1_countera1 = X1L14 & (X1_power_modified_counter_values[1] & VCC) # !X1L14 & (X1_power_modified_counter_values[0] $ (X1_power_modified_counter_values[1] # GND));

--X1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT
X1L16 = CARRY(!X1_power_modified_counter_values[0] & !X1L14);


--X1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2
X1_countera2 = X1L16 & (X1_power_modified_counter_values[1] $ (X1_power_modified_counter_values[2] & VCC)) # !X1L16 & (X1_power_modified_counter_values[2] # GND);

--X1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT
X1L18 = CARRY(X1_power_modified_counter_values[1] # !X1L16);


--X1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3
X1_countera3 = X1L18 & (X1_power_modified_counter_values[3] & VCC) # !X1L18 & (X1_power_modified_counter_values[2] $ (X1_power_modified_counter_values[3] # GND));

--X1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT
X1L20 = CARRY(!X1_power_modified_counter_values[2] & !X1L18);


--X1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4
X1_countera4 = X1L20 & (X1_power_modified_counter_values[3] $ (X1_power_modified_counter_values[4] & VCC)) # !X1L20 & (X1_power_modified_counter_values[4] # GND);

--X1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT
X1L22 = CARRY(X1_power_modified_counter_values[3] # !X1L20);


--X1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5
X1_countera5 = X1L22 & (X1_power_modified_counter_values[5] & VCC) # !X1L22 & (X1_power_modified_counter_values[4] $ (X1_power_modified_counter_values[5] # GND));

--X1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT
X1L24 = CARRY(!X1_power_modified_counter_values[4] & !X1L22);


--X1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6
X1_countera6 = X1L24 & (X1_power_modified_counter_values[5] $ (X1_power_modified_counter_values[6] & VCC)) # !X1L24 & (X1_power_modified_counter_values[6] # GND);

--X1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT
X1L26 = CARRY(X1_power_modified_counter_values[5] # !X1L24);


--X1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7
X1_countera7 = X1L26 & (X1_power_modified_counter_values[7] & VCC) # !X1L26 & (X1_power_modified_counter_values[6] $ (X1_power_modified_counter_values[7] # GND));

--X1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT
X1L28 = CARRY(!X1_power_modified_counter_values[6] & !X1L26);


--X1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8
X1_countera8 = X1L28 & (X1_power_modified_counter_values[7] $ (X1_power_modified_counter_values[8] & VCC)) # !X1L28 & (X1_power_modified_counter_values[8] # GND);

--X1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT
X1L30 = CARRY(X1_power_modified_counter_values[7] # !X1L28);


--X1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9
X1_countera9 = X1L30 & (X1_power_modified_counter_values[9] & VCC) # !X1L30 & (X1_power_modified_counter_values[8] $ (X1_power_modified_counter_values[9] # GND));

--X1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT
X1L32 = CARRY(!X1_power_modified_counter_values[8] & !X1L30);


--X1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10
X1_countera10 = X1_power_modified_counter_values[10] $ X1L32;


--AD_state[2] is AD_state[2]
AD_state[2] = DFFEAS(A1L497, BCLK,  ,  ,  ,  ,  ,  ,  );


--q[0] is q[0]
q[0] = DFFEAS(DOUT, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[0] is AD_state[0]
AD_state[0] = DFFEAS(A1L500, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[1] is AD_state[1]
AD_state[1] = DFFEAS(A1L503, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[5] is AD_state[5]
AD_state[5] = DFFEAS(A1L505, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L431 is Select~5858
A1L431 = AD_state[2] & (AD_state[5]) # !AD_state[2] & (AD_state[0] & (!AD_state[5] # !AD_state[1]) # !AD_state[0] & (AD_state[1] # AD_state[5]));


--A1L432 is Select~5859
A1L432 = AD_state[2] & (A1L431) # !AD_state[2] & (A1L431 & (register[0]) # !A1L431 & q[0]);


--Tx_data[0] is Tx_data[0]
Tx_data[0] = DFFEAS(Tx_q[0], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--A1L433 is Select~5860
A1L433 = AD_state[0] & register[0] # !AD_state[0] & (AD_state[1] & register[0] # !AD_state[1] & (Tx_data[0]));


--A1L434 is Select~5861
A1L434 = AD_state[2] & (A1L432 & (A1L433) # !A1L432 & register[0]) # !AD_state[2] & (A1L432);


--A1L435 is Select~5862
A1L435 = AD_state[0] & (AD_state[1] & q[0] # !AD_state[1] & (register[0])) # !AD_state[0] & (register[0]);


--loop_counter[0] is loop_counter[0]
loop_counter[0] = DFFEAS(A1L634, BCLK,  ,  , A1L642,  ,  , A1L31,  );


--loop_counter[1] is loop_counter[1]
loop_counter[1] = DFFEAS(A1L637, BCLK,  ,  , A1L642,  ,  , A1L31,  );


--loop_counter[2] is loop_counter[2]
loop_counter[2] = DFFEAS(A1L643, BCLK,  ,  , A1L642,  ,  , A1L31,  );


--loop_counter[3] is loop_counter[3]
loop_counter[3] = DFFEAS(A1L646, BCLK,  ,  , A1L642,  ,  , A1L31,  );


--A1L729 is rtl~367
A1L729 = loop_counter[0] # loop_counter[1] # loop_counter[2] # loop_counter[3];


--loop_counter[4] is loop_counter[4]
loop_counter[4] = DFFEAS(A1L649, BCLK,  ,  , A1L642,  ,  , A1L31,  );


--loop_counter[5] is loop_counter[5]
loop_counter[5] = DFFEAS(A1L652, BCLK,  ,  , A1L642,  ,  , A1L31,  );


--loop_counter[6] is loop_counter[6]
loop_counter[6] = DFFEAS(A1L655, BCLK,  ,  , A1L642,  ,  , A1L31,  );


--A1L730 is rtl~368
A1L730 = loop_counter[4] # loop_counter[5] # loop_counter[6];


--Rx_control_4[0] is Rx_control_4[0]
Rx_control_4[0] = DFFEAS(S1_q_a[0], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--TX_wait[0] is TX_wait[0]
TX_wait[0] = DFFEAS(A1L527, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--F1_clean_pb is debounce:de_PTT|clean_pb
F1_clean_pb = DFFEAS(F1L3, FX2_CLK,  ,  ,  ,  ,  ,  ,  );


--A1L436 is Select~5863
A1L436 = AD_state[0] & (AD_state[1] # !TX_wait[0]) # !AD_state[0] & (F1_clean_pb & !AD_state[1]);


--A1L437 is Select~5864
A1L437 = AD_state[1] & (A1L436 & !register[0] # !A1L436 & (!Rx_control_4[0])) # !AD_state[1] & (A1L436);


--A1L438 is Select~5865
A1L438 = A1L729 & (register[0]) # !A1L729 & (A1L730 & register[0] # !A1L730 & (!A1L437));


--A1L439 is Select~5866
A1L439 = AD_state[1] & !AD_state[0];


--A1L440 is Select~5867
A1L440 = register[0] # A1L439 & !A1L729 & !A1L730;


--A1L441 is Select~5868
A1L441 = AD_state[5] & (AD_state[2]) # !AD_state[5] & (AD_state[2] & A1L438 # !AD_state[2] & (A1L440));


--A1L442 is Select~5869
A1L442 = AD_state[5] & (A1L441 & (register[0]) # !A1L441 & A1L435) # !AD_state[5] & (A1L441);


--AD_state[4] is AD_state[4]
AD_state[4] = DFFEAS(A1L507, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L443 is Select~5870
A1L443 = AD_state[4] & A1L434 # !AD_state[4] & (A1L442);


--AD_state[3] is AD_state[3]
AD_state[3] = DFFEAS(A1L6, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[6] is AD_state[6]
AD_state[6] = DFFEAS(A1L18, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L444 is Select~5871
A1L444 = !AD_state[3] & !AD_state[6];


--Tx_data[1] is Tx_data[1]
Tx_data[1] = DFFEAS(Tx_q[1], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--A1L686 is register[6]~2398
A1L686 = AD_state[0] & (!AD_state[2]) # !AD_state[0] & (AD_state[4] # AD_state[5]);


--TX_wait[1] is TX_wait[1]
TX_wait[1] = DFFEAS(A1L530, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--A1L687 is register[6]~2399
A1L687 = AD_state[0] # AD_state[4] & !AD_state[5];


--Rx_control_4[1] is Rx_control_4[1]
Rx_control_4[1] = DFFEAS(S1_q_a[1], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L445 is Select~5872
A1L445 = AD_state[1] & (Rx_control_4[1] # !AD_state[2]);


--A1L446 is Select~5873
A1L446 = A1L686 & (A1L687) # !A1L686 & (A1L687 & TX_wait[1] # !A1L687 & (A1L445));


--q[1] is q[1]
q[1] = DFFEAS(q[0], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L447 is Select~5874
A1L447 = A1L686 & (A1L446 & (q[1]) # !A1L446 & Tx_data[1]) # !A1L686 & (A1L446);


--A1L688 is register[6]~2400
A1L688 = AD_state[1] & (AD_state[0] & !AD_state[2] & AD_state[5] # !AD_state[0] & (!AD_state[5])) # !AD_state[1] & (AD_state[2] & !AD_state[5]);


--A1L717 is rtl~8
A1L717 = A1L729 # loop_counter[4] # loop_counter[5] # loop_counter[6];


--A1L689 is register[6]~2401
A1L689 = AD_state[0] & (AD_state[1] # AD_state[5] # !AD_state[2]) # !AD_state[0] & AD_state[5] & (AD_state[1] # !AD_state[2]);


--A1L690 is register[6]~2402
A1L690 = AD_state[4] & (A1L689) # !AD_state[4] & A1L717 & !A1L689;


--A1L691 is register[6]~2403
A1L691 = A1L444 & (A1L688 & (AD_state[4] $ !A1L690) # !A1L688 & AD_state[4] & !A1L690);


--TX_wait[2] is TX_wait[2]
TX_wait[2] = DFFEAS(A1L533, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--Tx_data[2] is Tx_data[2]
Tx_data[2] = DFFEAS(Tx_q[2], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--Rx_control_4[2] is Rx_control_4[2]
Rx_control_4[2] = DFFEAS(S1_q_a[2], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L448 is Select~5875
A1L448 = AD_state[1] & (Rx_control_4[2] # !AD_state[2]);


--A1L449 is Select~5876
A1L449 = A1L687 & (A1L686) # !A1L687 & (A1L686 & Tx_data[2] # !A1L686 & (A1L448));


--q[2] is q[2]
q[2] = DFFEAS(q[1], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L450 is Select~5877
A1L450 = A1L687 & (A1L449 & (q[2]) # !A1L449 & TX_wait[2]) # !A1L687 & (A1L449);


--Tx_data[3] is Tx_data[3]
Tx_data[3] = DFFEAS(Tx_q[3], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--TX_wait[3] is TX_wait[3]
TX_wait[3] = DFFEAS(A1L536, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--Rx_control_4[3] is Rx_control_4[3]
Rx_control_4[3] = DFFEAS(S1_q_a[3], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L451 is Select~5878
A1L451 = AD_state[1] & (Rx_control_4[3] # !AD_state[2]);


--A1L452 is Select~5879
A1L452 = A1L686 & (A1L687) # !A1L686 & (A1L687 & TX_wait[3] # !A1L687 & (A1L451));


--q[3] is q[3]
q[3] = DFFEAS(q[2], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L453 is Select~5880
A1L453 = A1L686 & (A1L452 & (q[3]) # !A1L452 & Tx_data[3]) # !A1L686 & (A1L452);


--TX_wait[4] is TX_wait[4]
TX_wait[4] = DFFEAS(A1L539, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--Tx_data[4] is Tx_data[4]
Tx_data[4] = DFFEAS(Tx_q[4], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--Rx_control_4[4] is Rx_control_4[4]
Rx_control_4[4] = DFFEAS(S1_q_a[4], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L454 is Select~5881
A1L454 = AD_state[1] & (Rx_control_4[4] # !AD_state[2]);


--A1L455 is Select~5882
A1L455 = A1L687 & (A1L686) # !A1L687 & (A1L686 & Tx_data[4] # !A1L686 & (A1L454));


--q[4] is q[4]
q[4] = DFFEAS(q[3], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L456 is Select~5883
A1L456 = A1L687 & (A1L455 & (q[4]) # !A1L455 & TX_wait[4]) # !A1L687 & (A1L455);


--Tx_data[5] is Tx_data[5]
Tx_data[5] = DFFEAS(Tx_q[5], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--TX_wait[5] is TX_wait[5]
TX_wait[5] = DFFEAS(A1L542, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--Rx_control_4[5] is Rx_control_4[5]
Rx_control_4[5] = DFFEAS(S1_q_a[5], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L457 is Select~5884
A1L457 = AD_state[1] & (Rx_control_4[5] # !AD_state[2]);


--A1L458 is Select~5885
A1L458 = A1L686 & (A1L687) # !A1L686 & (A1L687 & TX_wait[5] # !A1L687 & (A1L457));


--q[5] is q[5]
q[5] = DFFEAS(q[4], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L459 is Select~5886
A1L459 = A1L686 & (A1L458 & (q[5]) # !A1L458 & Tx_data[5]) # !A1L686 & (A1L458);


--TX_wait[6] is TX_wait[6]
TX_wait[6] = DFFEAS(A1L545, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--Tx_data[6] is Tx_data[6]
Tx_data[6] = DFFEAS(Tx_q[6], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--Rx_control_4[6] is Rx_control_4[6]
Rx_control_4[6] = DFFEAS(S1_q_a[6], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L460 is Select~5887
A1L460 = AD_state[1] & (Rx_control_4[6] # !AD_state[2]);


--A1L461 is Select~5888
A1L461 = A1L687 & (A1L686) # !A1L687 & (A1L686 & Tx_data[6] # !A1L686 & (A1L460));


--q[6] is q[6]
q[6] = DFFEAS(q[5], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L462 is Select~5889
A1L462 = A1L687 & (A1L461 & (q[6]) # !A1L461 & TX_wait[6]) # !A1L687 & (A1L461);


--q[7] is q[7]
q[7] = DFFEAS(q[6], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L463 is Select~5890
A1L463 = AD_state[2] & (A1L431) # !AD_state[2] & (A1L431 & (register[7]) # !A1L431 & q[7]);


--Tx_data[7] is Tx_data[7]
Tx_data[7] = DFFEAS(Tx_q[7], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--A1L464 is Select~5891
A1L464 = AD_state[0] & register[7] # !AD_state[0] & (AD_state[1] & register[7] # !AD_state[1] & (Tx_data[7]));


--A1L465 is Select~5892
A1L465 = AD_state[2] & (A1L463 & (A1L464) # !A1L463 & register[7]) # !AD_state[2] & (A1L463);


--TX_wait[7] is TX_wait[7]
TX_wait[7] = DFFEAS(A1L548, IFCLK,  ,  , A1L414,  ,  ,  ,  );


--A1L466 is Select~5893
A1L466 = AD_state[2] & !AD_state[1];


--A1L467 is Select~5894
A1L467 = A1L466 & (A1L717 & register[7] # !A1L717 & (TX_wait[7])) # !A1L466 & register[7];


--Rx_control_4[7] is Rx_control_4[7]
Rx_control_4[7] = DFFEAS(S1_q_a[7], !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L468 is Select~5895
A1L468 = AD_state[1] & (Rx_control_4[7] # !AD_state[2]);


--A1L469 is Select~5896
A1L469 = A1L717 & register[7] # !A1L717 & (AD_state[2] & (A1L468) # !AD_state[2] & register[7] & !A1L468);


--A1L470 is Select~5897
A1L470 = AD_state[0] & (AD_state[5]) # !AD_state[0] & (AD_state[5] & register[7] # !AD_state[5] & (A1L469));


--A1L471 is Select~5898
A1L471 = AD_state[1] & (AD_state[2] & register[7] # !AD_state[2] & (q[7])) # !AD_state[1] & register[7];


--A1L472 is Select~5899
A1L472 = AD_state[0] & (A1L470 & (A1L471) # !A1L470 & A1L467) # !AD_state[0] & (A1L470);


--A1L473 is Select~5900
A1L473 = AD_state[4] & A1L465 # !AD_state[4] & (A1L472);


--Tx_data[8] is Tx_data[8]
Tx_data[8] = DFFEAS(Tx_q[8], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[4] is rx_avail[4]
rx_avail[4] = DFFEAS(A1L736, BCLK,  ,  , A1L733,  ,  ,  ,  );


--A1L701 is register[15]~2404
A1L701 = AD_state[0] # !AD_state[2];


--q[8] is q[8]
q[8] = DFFEAS(q[7], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[0] is RX_wait[0]
RX_wait[0] = DFFEAS(A1L319, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L734 is rx_avail[4]~67
A1L734 = !AD_state[4] & !AD_state[3];


--A1L702 is register[15]~2405
A1L702 = AD_state[2] & (AD_state[0] # AD_state[1]);


--A1L474 is Select~5901
A1L474 = A1L711 & (A1L702 & (RX_wait[0]) # !A1L702 & q[8]) # !A1L711 & (!A1L702);


--A1L475 is Select~5902
A1L475 = A1L701 & (A1L474) # !A1L701 & (A1L474 & Tx_data[8] # !A1L474 & (rx_avail[4]));


--A1L703 is register[15]~2406
A1L703 = AD_state[0] & (AD_state[1] & !AD_state[5] # !AD_state[1] & (AD_state[4])) # !AD_state[0] & (AD_state[5] & (AD_state[4]) # !AD_state[5] & AD_state[1]);


--A1L704 is register[15]~2407
A1L704 = AD_state[4] & (!A1L703) # !AD_state[4] & !A1L729 & !A1L730 & A1L703;


--A1L705 is register[15]~2408
A1L705 = !AD_state[2] & !AD_state[3] & !A1L704;


--A1L706 is register[15]~2409
A1L706 = AD_state[4] & !AD_state[2] & !AD_state[1] & !AD_state[5];


--A1L707 is register[15]~2410
A1L707 = AD_state[6] # AD_state[3] & (AD_state[0] # !A1L706);


--A1L476 is Select~5903
A1L476 = !AD_state[5] & !A1L729 & !A1L730;


--A1L708 is register[15]~2411
A1L708 = AD_state[4] & !AD_state[1] & AD_state[5] # !AD_state[4] & AD_state[1];


--A1L709 is register[15]~2412
A1L709 = AD_state[4] & (AD_state[0] # !A1L708) # !AD_state[4] & (AD_state[0] $ !A1L708 # !A1L476);


--A1L710 is register[15]~2413
A1L710 = !A1L705 & !A1L707 & (!A1L709 # !AD_state[2]);


--Tx_data[9] is Tx_data[9]
Tx_data[9] = DFFEAS(Tx_q[9], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[5] is rx_avail[5]
rx_avail[5] = DFFEAS(A1L738, BCLK,  ,  , A1L733,  ,  ,  ,  );


--q[9] is q[9]
q[9] = DFFEAS(q[8], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[1] is RX_wait[1]
RX_wait[1] = DFFEAS(A1L322, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L477 is Select~5904
A1L477 = A1L711 & (A1L702 & (RX_wait[1]) # !A1L702 & q[9]) # !A1L711 & (!A1L702);


--A1L478 is Select~5905
A1L478 = A1L701 & (A1L477) # !A1L701 & (A1L477 & Tx_data[9] # !A1L477 & (rx_avail[5]));


--Tx_data[10] is Tx_data[10]
Tx_data[10] = DFFEAS(Tx_q[10], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[6] is rx_avail[6]
rx_avail[6] = DFFEAS(A1L740, BCLK,  ,  , A1L733,  ,  ,  ,  );


--q[10] is q[10]
q[10] = DFFEAS(q[9], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[2] is RX_wait[2]
RX_wait[2] = DFFEAS(A1L325, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L479 is Select~5906
A1L479 = A1L711 & (A1L702 & (RX_wait[2]) # !A1L702 & q[10]) # !A1L711 & (!A1L702);


--A1L480 is Select~5907
A1L480 = A1L701 & (A1L479) # !A1L701 & (A1L479 & Tx_data[10] # !A1L479 & (rx_avail[6]));


--Tx_data[11] is Tx_data[11]
Tx_data[11] = DFFEAS(Tx_q[11], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[7] is rx_avail[7]
rx_avail[7] = DFFEAS(A1L742, BCLK,  ,  , A1L733,  ,  ,  ,  );


--q[11] is q[11]
q[11] = DFFEAS(q[10], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[3] is RX_wait[3]
RX_wait[3] = DFFEAS(A1L328, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L481 is Select~5908
A1L481 = A1L711 & (A1L702 & (RX_wait[3]) # !A1L702 & q[11]) # !A1L711 & (!A1L702);


--A1L482 is Select~5909
A1L482 = A1L701 & (A1L481) # !A1L701 & (A1L481 & Tx_data[11] # !A1L481 & (rx_avail[7]));


--Tx_data[12] is Tx_data[12]
Tx_data[12] = DFFEAS(Tx_q[12], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[8] is rx_avail[8]
rx_avail[8] = DFFEAS(A1L744, BCLK,  ,  , A1L733,  ,  ,  ,  );


--q[12] is q[12]
q[12] = DFFEAS(q[11], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[4] is RX_wait[4]
RX_wait[4] = DFFEAS(A1L331, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L483 is Select~5910
A1L483 = A1L711 & (A1L702 & (RX_wait[4]) # !A1L702 & q[12]) # !A1L711 & (!A1L702);


--A1L484 is Select~5911
A1L484 = A1L701 & (A1L483) # !A1L701 & (A1L483 & Tx_data[12] # !A1L483 & (rx_avail[8]));


--Tx_data[13] is Tx_data[13]
Tx_data[13] = DFFEAS(Tx_q[13], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[9] is rx_avail[9]
rx_avail[9] = DFFEAS(A1L746, BCLK,  ,  , A1L733,  ,  ,  ,  );


--q[13] is q[13]
q[13] = DFFEAS(q[12], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[5] is RX_wait[5]
RX_wait[5] = DFFEAS(A1L334, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L485 is Select~5912
A1L485 = A1L711 & (A1L702 & (RX_wait[5]) # !A1L702 & q[13]) # !A1L711 & (!A1L702);


--A1L486 is Select~5913
A1L486 = A1L701 & (A1L485) # !A1L701 & (A1L485 & Tx_data[13] # !A1L485 & (rx_avail[9]));


--Tx_data[14] is Tx_data[14]
Tx_data[14] = DFFEAS(Tx_q[14], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[10] is rx_avail[10]
rx_avail[10] = DFFEAS(A1L748, BCLK,  ,  , A1L733,  ,  ,  ,  );


--q[14] is q[14]
q[14] = DFFEAS(q[13], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[6] is RX_wait[6]
RX_wait[6] = DFFEAS(A1L337, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L487 is Select~5914
A1L487 = A1L711 & (A1L702 & (RX_wait[6]) # !A1L702 & q[14]) # !A1L711 & (!A1L702);


--A1L488 is Select~5915
A1L488 = A1L701 & (A1L487) # !A1L701 & (A1L487 & Tx_data[14] # !A1L487 & (rx_avail[10]));


--Tx_data[15] is Tx_data[15]
Tx_data[15] = DFFEAS(Tx_q[15], LB1_safe_q[2],  ,  , A1L30,  ,  ,  ,  );


--rx_avail[11] is rx_avail[11]
rx_avail[11] = DFFEAS(A1L750, BCLK,  ,  , A1L733,  ,  ,  ,  );


--q[15] is q[15]
q[15] = DFFEAS(q[14], BCLK,  ,  ,  ,  ,  ,  ,  );


--RX_wait[7] is RX_wait[7]
RX_wait[7] = DFFEAS(A1L340, IFCLK,  ,  , A1L508,  ,  ,  ,  );


--A1L489 is Select~5916
A1L489 = A1L711 & (A1L702 & (RX_wait[7]) # !A1L702 & q[15]) # !A1L711 & (A1L702);


--A1L490 is Select~5917
A1L490 = A1L701 & (A1L489) # !A1L701 & (A1L489 & (rx_avail[11]) # !A1L489 & Tx_data[15]);


--A1L491 is Select~5918
A1L491 = AD_state[0] & AD_state[1] & AD_state[5] & !AD_state[2];


--A1L492 is Select~5919
A1L492 = A1L491 # A1L476 & (A1L439 # A1L466);


--A1L493 is Select~5920
A1L493 = AD_state[0] & (AD_state[2] # !AD_state[5] # !AD_state[1]) # !AD_state[0] & (AD_state[1] # AD_state[2] $ AD_state[5]);


--A1L494 is Select~5921
A1L494 = A1L444 & (AD_state[4] & (!A1L493) # !AD_state[4] & A1L492);


--V1_delayed_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[4]
V1_delayed_wrptr_g[4] = DFFEAS(V1_wrptr_g[4], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[2]
V1_delayed_wrptr_g[2] = DFFEAS(V1_wrptr_g[2], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[8]
V1_delayed_wrptr_g[8] = DFFEAS(V1_wrptr_g[8], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[0]
V1_delayed_wrptr_g[0] = DFFEAS(V1_wrptr_g[0], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[9]
V1_delayed_wrptr_g[9] = DFFEAS(V1_wrptr_g[9], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[7]
V1_delayed_wrptr_g[7] = DFFEAS(V1_wrptr_g[7], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[6]
V1_delayed_wrptr_g[6] = DFFEAS(V1_wrptr_g[6], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[1]
V1_delayed_wrptr_g[1] = DFFEAS(V1_wrptr_g[1], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3]
V1_delayed_wrptr_g[3] = DFFEAS(V1_wrptr_g[3], data_flag,  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[5]
V1_delayed_wrptr_g[5] = DFFEAS(V1_wrptr_g[5], data_flag,  ,  ,  ,  ,  ,  ,  );


--A1L585 is add~1059
A1L585 = AD_state[0] $ VCC;

--A1L586 is add~1060
A1L586 = CARRY(AD_state[0]);


--A1L588 is add~1062
A1L588 = CARRY(!A1L586 # !AD_state[1]);


--A1L589 is add~1063
A1L589 = AD_state[2] & (A1L588 $ GND) # !AD_state[2] & !A1L588 & VCC;

--A1L590 is add~1064
A1L590 = CARRY(AD_state[2] & !A1L588);


--A1L9 is AD_state[5]~1418
A1L9 = AD_state[2] & (AD_state[1] & !AD_state[0] # !AD_state[4]) # !AD_state[2] & (!AD_state[0] # !AD_state[1]);


--A1L10 is AD_state[5]~1419
A1L10 = AD_state[5] & (AD_state[3] # A1L9);


--A1L11 is AD_state[5]~1420
A1L11 = AD_state[2] & AD_state[0] & AD_state[1];


--A1L12 is AD_state[5]~1421
A1L12 = AD_state[2] # AD_state[1] # AD_state[0] & !AD_state[3];


--A1L13 is AD_state[5]~1422
A1L13 = AD_state[4] & (A1L12 & !AD_state[5]) # !AD_state[4] & AD_state[3];


--A1L14 is AD_state[5]~1423
A1L14 = AD_state[6] # A1L10 # A1L11 # A1L13;


--A1L495 is Select~5922
A1L495 = AD_state[1] & (AD_state[2] # AD_state[4] # AD_state[0]) # !AD_state[1] & AD_state[2] & (!AD_state[0] # !AD_state[4]);


--A1L496 is Select~5923
A1L496 = A1L495 # AD_state[5] & !AD_state[4];


--A1L497 is Select~5924
A1L497 = A1L14 & A1L589 # !A1L14 & (A1L496 & !AD_state[3]);


--A1L498 is Select~5925
A1L498 = AD_state[2] # AD_state[1] # AD_state[5];


--A1L499 is Select~5926
A1L499 = AD_state[6] & A1L585 & A1L734 # !AD_state[6] & (A1L515);


--A1L500 is Select~5927
A1L500 = A1L498 & !AD_state[0] # !A1L498 & (A1L499 # !AD_state[0] & !A1L734);


--A1L28 is Decoder~628
A1L28 = AD_state[4] & AD_state[2] & AD_state[5] & !AD_state[3];


--A1L501 is Select~5928
A1L501 = AD_state[4] & AD_state[3] & !LRCLK # !AD_state[4] & !AD_state[3] & LRCLK;


--A1L502 is Select~5929
A1L502 = A1L28 # A1L501 & !AD_state[2] & !AD_state[5];


--A1L503 is Select~5930
A1L503 = AD_state[0] & !AD_state[1] & (AD_state[6] # !A1L502) # !AD_state[0] & AD_state[1];


--A1L591 is add~1065
A1L591 = AD_state[3] & !A1L590 # !AD_state[3] & (A1L590 # GND);

--A1L592 is add~1066
A1L592 = CARRY(!A1L590 # !AD_state[3]);


--A1L593 is add~1067
A1L593 = AD_state[4] & (A1L592 $ GND) # !AD_state[4] & !A1L592 & VCC;

--A1L594 is add~1068
A1L594 = CARRY(AD_state[4] & !A1L592);


--A1L595 is add~1069
A1L595 = AD_state[5] & !A1L594 # !AD_state[5] & (A1L594 # GND);

--A1L596 is add~1070
A1L596 = CARRY(!A1L594 # !AD_state[5]);


--A1L504 is Select~5931
A1L504 = AD_state[4] & (AD_state[1] # !A1L701) # !AD_state[4] & (AD_state[5]);


--A1L505 is Select~5932
A1L505 = A1L14 & A1L595 # !A1L14 & (A1L504 & !AD_state[3]);


--Tx_q[0] is Tx_q[0]
Tx_q[0] = DFFEAS(CDOUT, LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--TX_state[1] is TX_state[1]
TX_state[1] = DFFEAS(A1L511, LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--TX_state[4] is TX_state[4]
TX_state[4] = DFFEAS(A1L522, LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--TX_state[3] is TX_state[3]
TX_state[3] = DFFEAS(A1L523, LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--TX_state[2] is TX_state[2]
TX_state[2] = DFFEAS(A1L524, LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--A1L29 is Decoder~629
A1L29 = TX_state[4] & !TX_state[3] & !TX_state[2];


--TX_state[0] is TX_state[0]
TX_state[0] = DFFEAS(A1L514, LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--A1L30 is Decoder~630
A1L30 = TX_state[1] & A1L29 & !TX_state[0];


--A1L634 is loop_counter[0]~254
A1L634 = loop_counter[0] $ VCC;

--A1L635 is loop_counter[0]~255
A1L635 = CARRY(loop_counter[0]);


--A1L31 is Decoder~631
A1L31 = AD_state[1] # AD_state[6] # !A1L28 # !AD_state[0];


--A1L640 is loop_counter[2]~256
A1L640 = !loop_counter[3] # !loop_counter[2] # !loop_counter[1] # !loop_counter[0];


--A1L641 is loop_counter[2]~257
A1L641 = loop_counter[6] # !loop_counter[5];


--A1L642 is loop_counter[2]~258
A1L642 = !A1L640 & !A1L641 & loop_counter[4] # !A1L31;


--A1L637 is loop_counter[1]~259
A1L637 = loop_counter[1] & !A1L635 # !loop_counter[1] & (A1L635 # GND);

--A1L638 is loop_counter[1]~260
A1L638 = CARRY(!A1L635 # !loop_counter[1]);


--A1L643 is loop_counter[2]~261
A1L643 = loop_counter[2] & (A1L638 $ GND) # !loop_counter[2] & !A1L638 & VCC;

--A1L644 is loop_counter[2]~262
A1L644 = CARRY(loop_counter[2] & !A1L638);


--A1L646 is loop_counter[3]~263
A1L646 = loop_counter[3] & !A1L644 # !loop_counter[3] & (A1L644 # GND);

--A1L647 is loop_counter[3]~264
A1L647 = CARRY(!A1L644 # !loop_counter[3]);


--A1L649 is loop_counter[4]~265
A1L649 = loop_counter[4] & (A1L647 $ GND) # !loop_counter[4] & !A1L647 & VCC;

--A1L650 is loop_counter[4]~266
A1L650 = CARRY(loop_counter[4] & !A1L647);


--A1L652 is loop_counter[5]~267
A1L652 = loop_counter[5] & !A1L650 # !loop_counter[5] & (A1L650 # GND);

--A1L653 is loop_counter[5]~268
A1L653 = CARRY(!A1L650 # !loop_counter[5]);


--A1L655 is loop_counter[6]~269
A1L655 = loop_counter[6] $ !A1L653;


--A1L527 is TX_wait[0]~80
A1L527 = TX_wait[0] $ VCC;

--A1L528 is TX_wait[0]~81
A1L528 = CARRY(TX_wait[0]);


--F1_pb_history[3] is debounce:de_PTT|pb_history[3]
F1_pb_history[3] = DFFEAS(F1_pb_history[2], FX2_CLK,  ,  ,  ,  ,  ,  ,  );


--F1_pb_history[2] is debounce:de_PTT|pb_history[2]
F1_pb_history[2] = DFFEAS(F1_pb_history[1], FX2_CLK,  ,  ,  ,  ,  ,  ,  );


--F1_count[18] is debounce:de_PTT|count[18]
F1_count[18] = DFFEAS(F1L60, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1L3 is debounce:de_PTT|clean_pb~106
F1L3 = F1_clean_pb & (F1_pb_history[3] # F1_pb_history[2] # !F1_count[18]) # !F1_clean_pb & F1_pb_history[3] & F1_pb_history[2] & F1_count[18];


--A1L506 is Select~5933
A1L506 = AD_state[4] & (AD_state[1] # !AD_state[0]);


--A1L507 is Select~5934
A1L507 = A1L14 & A1L593 # !A1L14 & (AD_state[3] # A1L506);


--A1L6 is AD_state[3]~1424
A1L6 = A1L14 & A1L591 # !A1L14 & (AD_state[3]);


--A1L597 is add~1071
A1L597 = AD_state[6] $ !A1L596;


--A1L675 is reduce_or~260
A1L675 = AD_state[0] & (AD_state[4] # AD_state[1] & AD_state[2]) # !AD_state[0] & AD_state[4] & (AD_state[1] # AD_state[2]);


--A1L16 is AD_state~1425
A1L16 = A1L675 & !AD_state[3];


--A1L676 is reduce_or~261
A1L676 = AD_state[1] & AD_state[0] & !AD_state[2] # !AD_state[1] & (AD_state[2] & AD_state[4]);


--A1L17 is AD_state~1426
A1L17 = AD_state[6] # AD_state[5] & (!A1L676) # !AD_state[5] & A1L16;


--A1L18 is AD_state~1427
A1L18 = A1L597 & (A1L17 # AD_state[3] & !A1L706);


--Tx_q[1] is Tx_q[1]
Tx_q[1] = DFFEAS(Tx_q[0], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--A1L530 is TX_wait[1]~82
A1L530 = TX_wait[1] & !A1L528 # !TX_wait[1] & (A1L528 # GND);

--A1L531 is TX_wait[1]~83
A1L531 = CARRY(!A1L528 # !TX_wait[1]);


--A1L533 is TX_wait[2]~84
A1L533 = TX_wait[2] & (A1L531 $ GND) # !TX_wait[2] & !A1L531 & VCC;

--A1L534 is TX_wait[2]~85
A1L534 = CARRY(TX_wait[2] & !A1L531);


--Tx_q[2] is Tx_q[2]
Tx_q[2] = DFFEAS(Tx_q[1], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--Tx_q[3] is Tx_q[3]
Tx_q[3] = DFFEAS(Tx_q[2], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--A1L536 is TX_wait[3]~86
A1L536 = TX_wait[3] & !A1L534 # !TX_wait[3] & (A1L534 # GND);

--A1L537 is TX_wait[3]~87
A1L537 = CARRY(!A1L534 # !TX_wait[3]);


--A1L539 is TX_wait[4]~88
A1L539 = TX_wait[4] & (A1L537 $ GND) # !TX_wait[4] & !A1L537 & VCC;

--A1L540 is TX_wait[4]~89
A1L540 = CARRY(TX_wait[4] & !A1L537);


--Tx_q[4] is Tx_q[4]
Tx_q[4] = DFFEAS(Tx_q[3], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--Tx_q[5] is Tx_q[5]
Tx_q[5] = DFFEAS(Tx_q[4], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--A1L542 is TX_wait[5]~90
A1L542 = TX_wait[5] & !A1L540 # !TX_wait[5] & (A1L540 # GND);

--A1L543 is TX_wait[5]~91
A1L543 = CARRY(!A1L540 # !TX_wait[5]);


--A1L545 is TX_wait[6]~92
A1L545 = TX_wait[6] & (A1L543 $ GND) # !TX_wait[6] & !A1L543 & VCC;

--A1L546 is TX_wait[6]~93
A1L546 = CARRY(TX_wait[6] & !A1L543);


--Tx_q[6] is Tx_q[6]
Tx_q[6] = DFFEAS(Tx_q[5], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--Tx_q[7] is Tx_q[7]
Tx_q[7] = DFFEAS(Tx_q[6], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--A1L548 is TX_wait[7]~94
A1L548 = TX_wait[7] $ A1L546;


--Tx_q[8] is Tx_q[8]
Tx_q[8] = DFFEAS(Tx_q[7], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[4] is sync_Rx_used[4]
sync_Rx_used[4] = DFFEAS(A1L792, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L735 is rx_avail[4]~68
A1L735 = !AD_state[4] & !AD_state[0] & !AD_state[5] & !AD_state[3];


--A1L733 is rx_avail[4]~7
A1L733 = A1L466 & A1L735 & !A1L717 & !AD_state[6];


--A1L319 is RX_wait[0]~80
A1L319 = RX_wait[0] $ VCC;

--A1L320 is RX_wait[0]~81
A1L320 = CARRY(RX_wait[0]);


--A1L508 is Select~5935
A1L508 = state_FX.0010 & !FLAGA;


--Tx_q[9] is Tx_q[9]
Tx_q[9] = DFFEAS(Tx_q[8], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[5] is sync_Rx_used[5]
sync_Rx_used[5] = DFFEAS(A1L795, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L322 is RX_wait[1]~82
A1L322 = RX_wait[1] & !A1L320 # !RX_wait[1] & (A1L320 # GND);

--A1L323 is RX_wait[1]~83
A1L323 = CARRY(!A1L320 # !RX_wait[1]);


--Tx_q[10] is Tx_q[10]
Tx_q[10] = DFFEAS(Tx_q[9], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[6] is sync_Rx_used[6]
sync_Rx_used[6] = DFFEAS(A1L798, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L325 is RX_wait[2]~84
A1L325 = RX_wait[2] & (A1L323 $ GND) # !RX_wait[2] & !A1L323 & VCC;

--A1L326 is RX_wait[2]~85
A1L326 = CARRY(RX_wait[2] & !A1L323);


--Tx_q[11] is Tx_q[11]
Tx_q[11] = DFFEAS(Tx_q[10], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[7] is sync_Rx_used[7]
sync_Rx_used[7] = DFFEAS(A1L801, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L328 is RX_wait[3]~86
A1L328 = RX_wait[3] & !A1L326 # !RX_wait[3] & (A1L326 # GND);

--A1L329 is RX_wait[3]~87
A1L329 = CARRY(!A1L326 # !RX_wait[3]);


--Tx_q[12] is Tx_q[12]
Tx_q[12] = DFFEAS(Tx_q[11], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[8] is sync_Rx_used[8]
sync_Rx_used[8] = DFFEAS(A1L804, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L331 is RX_wait[4]~88
A1L331 = RX_wait[4] & (A1L329 $ GND) # !RX_wait[4] & !A1L329 & VCC;

--A1L332 is RX_wait[4]~89
A1L332 = CARRY(RX_wait[4] & !A1L329);


--Tx_q[13] is Tx_q[13]
Tx_q[13] = DFFEAS(Tx_q[12], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[9] is sync_Rx_used[9]
sync_Rx_used[9] = DFFEAS(A1L807, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L334 is RX_wait[5]~90
A1L334 = RX_wait[5] & !A1L332 # !RX_wait[5] & (A1L332 # GND);

--A1L335 is RX_wait[5]~91
A1L335 = CARRY(!A1L332 # !RX_wait[5]);


--Tx_q[14] is Tx_q[14]
Tx_q[14] = DFFEAS(Tx_q[13], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[10] is sync_Rx_used[10]
sync_Rx_used[10] = DFFEAS(A1L810, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L337 is RX_wait[6]~92
A1L337 = RX_wait[6] & (A1L335 $ GND) # !RX_wait[6] & !A1L335 & VCC;

--A1L338 is RX_wait[6]~93
A1L338 = CARRY(RX_wait[6] & !A1L335);


--Tx_q[15] is Tx_q[15]
Tx_q[15] = DFFEAS(Tx_q[14], LB1_safe_q[2],  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[11] is sync_Rx_used[11]
sync_Rx_used[11] = DFFEAS(A1L813, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L340 is RX_wait[7]~94
A1L340 = RX_wait[7] $ A1L338;


--A1L599 is add~1073
A1L599 = TX_state[0] & (TX_state[1] $ VCC) # !TX_state[0] & TX_state[1] & VCC;

--A1L600 is add~1074
A1L600 = CARRY(TX_state[0] & TX_state[1]);


--A1L509 is Select~5936
A1L509 = !LB1_safe_q[8] & !TX_state[1];


--A1L32 is Decoder~632
A1L32 = !TX_state[3] & !TX_state[2];


--A1L510 is Select~5937
A1L510 = A1L599 & (!TX_state[4] & !A1L509 # !A1L32);


--A1L511 is Select~5938
A1L511 = A1L510 # TX_state[0] & A1L29 & !TX_state[1];


--A1L601 is add~1075
A1L601 = TX_state[2] & !A1L600 # !TX_state[2] & (A1L600 # GND);

--A1L602 is add~1076
A1L602 = CARRY(!A1L600 # !TX_state[2]);


--A1L603 is add~1077
A1L603 = TX_state[3] & (A1L602 $ GND) # !TX_state[3] & !A1L602 & VCC;

--A1L604 is add~1078
A1L604 = CARRY(TX_state[3] & !A1L602);


--A1L605 is add~1079
A1L605 = TX_state[4] $ A1L604;


--A1L677 is reduce_or~262
A1L677 = TX_state[2] # TX_state[1] & (TX_state[0] # !TX_state[4]) # !TX_state[1] & (TX_state[4]);


--A1L522 is TX_state~114
A1L522 = A1L605 & (TX_state[3] # A1L677);


--A1L523 is TX_state~115
A1L523 = A1L603 & (TX_state[3] # A1L677);


--A1L524 is TX_state~116
A1L524 = A1L601 & (TX_state[3] # A1L677);


--A1L512 is Select~5939
A1L512 = TX_state[1] & (!TX_state[4]) # !TX_state[1] & (TX_state[4] # !LB1_safe_q[8]) # !A1L32;


--A1L513 is Select~5940
A1L513 = !LB1_safe_q[8] & !TX_state[1] & !TX_state[3] & !TX_state[2];


--A1L514 is Select~5941
A1L514 = A1L512 & (A1L513 & !TX_state[4] # !TX_state[0]) # !A1L512 & A1L513 & (!TX_state[4]);


--F1_pb_history[1] is debounce:de_PTT|pb_history[1]
F1_pb_history[1] = DFFEAS(F1_pb_history[0], FX2_CLK,  ,  ,  ,  ,  ,  ,  );


--F1_count[17] is debounce:de_PTT|count[17]
F1_count[17] = DFFEAS(F1L57, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[16] is debounce:de_PTT|count[16]
F1_count[16] = DFFEAS(F1L54, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[15] is debounce:de_PTT|count[15]
F1_count[15] = DFFEAS(F1L51, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[14] is debounce:de_PTT|count[14]
F1_count[14] = DFFEAS(F1L48, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[13] is debounce:de_PTT|count[13]
F1_count[13] = DFFEAS(F1L45, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[12] is debounce:de_PTT|count[12]
F1_count[12] = DFFEAS(F1L42, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[11] is debounce:de_PTT|count[11]
F1_count[11] = DFFEAS(F1L39, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[10] is debounce:de_PTT|count[10]
F1_count[10] = DFFEAS(F1L36, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[9] is debounce:de_PTT|count[9]
F1_count[9] = DFFEAS(F1L33, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[8] is debounce:de_PTT|count[8]
F1_count[8] = DFFEAS(F1L30, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[7] is debounce:de_PTT|count[7]
F1_count[7] = DFFEAS(F1L27, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[6] is debounce:de_PTT|count[6]
F1_count[6] = DFFEAS(F1L24, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[5] is debounce:de_PTT|count[5]
F1_count[5] = DFFEAS(F1L21, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[4] is debounce:de_PTT|count[4]
F1_count[4] = DFFEAS(F1L18, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[3] is debounce:de_PTT|count[3]
F1_count[3] = DFFEAS(F1L15, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[2] is debounce:de_PTT|count[2]
F1_count[2] = DFFEAS(F1L12, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[1] is debounce:de_PTT|count[1]
F1_count[1] = DFFEAS(F1L9, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1_count[0] is debounce:de_PTT|count[0]
F1_count[0] = DFFEAS(F1L6, FX2_CLK,  ,  ,  ,  ,  , F1L1,  );


--F1L6 is debounce:de_PTT|count[0]~253
F1L6 = F1_count[0] & (F1_count[18] $ GND) # !F1_count[0] & !F1_count[18] & VCC;

--F1L7 is debounce:de_PTT|count[0]~254
F1L7 = CARRY(F1_count[0] & !F1_count[18]);


--F1L9 is debounce:de_PTT|count[1]~255
F1L9 = F1_count[1] & !F1L7 # !F1_count[1] & (F1L7 # GND);

--F1L10 is debounce:de_PTT|count[1]~256
F1L10 = CARRY(!F1L7 # !F1_count[1]);


--F1L12 is debounce:de_PTT|count[2]~257
F1L12 = F1_count[2] & (F1L10 $ GND) # !F1_count[2] & !F1L10 & VCC;

--F1L13 is debounce:de_PTT|count[2]~258
F1L13 = CARRY(F1_count[2] & !F1L10);


--F1L15 is debounce:de_PTT|count[3]~259
F1L15 = F1_count[3] & !F1L13 # !F1_count[3] & (F1L13 # GND);

--F1L16 is debounce:de_PTT|count[3]~260
F1L16 = CARRY(!F1L13 # !F1_count[3]);


--F1L18 is debounce:de_PTT|count[4]~261
F1L18 = F1_count[4] & (F1L16 $ GND) # !F1_count[4] & !F1L16 & VCC;

--F1L19 is debounce:de_PTT|count[4]~262
F1L19 = CARRY(F1_count[4] & !F1L16);


--F1L21 is debounce:de_PTT|count[5]~263
F1L21 = F1_count[5] & !F1L19 # !F1_count[5] & (F1L19 # GND);

--F1L22 is debounce:de_PTT|count[5]~264
F1L22 = CARRY(!F1L19 # !F1_count[5]);


--F1L24 is debounce:de_PTT|count[6]~265
F1L24 = F1_count[6] & (F1L22 $ GND) # !F1_count[6] & !F1L22 & VCC;

--F1L25 is debounce:de_PTT|count[6]~266
F1L25 = CARRY(F1_count[6] & !F1L22);


--F1L27 is debounce:de_PTT|count[7]~267
F1L27 = F1_count[7] & !F1L25 # !F1_count[7] & (F1L25 # GND);

--F1L28 is debounce:de_PTT|count[7]~268
F1L28 = CARRY(!F1L25 # !F1_count[7]);


--F1L30 is debounce:de_PTT|count[8]~269
F1L30 = F1_count[8] & (F1L28 $ GND) # !F1_count[8] & !F1L28 & VCC;

--F1L31 is debounce:de_PTT|count[8]~270
F1L31 = CARRY(F1_count[8] & !F1L28);


--F1L33 is debounce:de_PTT|count[9]~271
F1L33 = F1_count[9] & !F1L31 # !F1_count[9] & (F1L31 # GND);

--F1L34 is debounce:de_PTT|count[9]~272
F1L34 = CARRY(!F1L31 # !F1_count[9]);


--F1L36 is debounce:de_PTT|count[10]~273
F1L36 = F1_count[10] & (F1L34 $ GND) # !F1_count[10] & !F1L34 & VCC;

--F1L37 is debounce:de_PTT|count[10]~274
F1L37 = CARRY(F1_count[10] & !F1L34);


--F1L39 is debounce:de_PTT|count[11]~275
F1L39 = F1_count[11] & !F1L37 # !F1_count[11] & (F1L37 # GND);

--F1L40 is debounce:de_PTT|count[11]~276
F1L40 = CARRY(!F1L37 # !F1_count[11]);


--F1L42 is debounce:de_PTT|count[12]~277
F1L42 = F1_count[12] & (F1L40 $ GND) # !F1_count[12] & !F1L40 & VCC;

--F1L43 is debounce:de_PTT|count[12]~278
F1L43 = CARRY(F1_count[12] & !F1L40);


--F1L45 is debounce:de_PTT|count[13]~279
F1L45 = F1_count[13] & !F1L43 # !F1_count[13] & (F1L43 # GND);

--F1L46 is debounce:de_PTT|count[13]~280
F1L46 = CARRY(!F1L43 # !F1_count[13]);


--F1L48 is debounce:de_PTT|count[14]~281
F1L48 = F1_count[14] & (F1L46 $ GND) # !F1_count[14] & !F1L46 & VCC;

--F1L49 is debounce:de_PTT|count[14]~282
F1L49 = CARRY(F1_count[14] & !F1L46);


--F1L51 is debounce:de_PTT|count[15]~283
F1L51 = F1_count[15] & !F1L49 # !F1_count[15] & (F1L49 # GND);

--F1L52 is debounce:de_PTT|count[15]~284
F1L52 = CARRY(!F1L49 # !F1_count[15]);


--F1L54 is debounce:de_PTT|count[16]~285
F1L54 = F1_count[16] & (F1L52 $ GND) # !F1_count[16] & !F1L52 & VCC;

--F1L55 is debounce:de_PTT|count[16]~286
F1L55 = CARRY(F1_count[16] & !F1L52);


--F1L57 is debounce:de_PTT|count[17]~287
F1L57 = F1_count[17] & !F1L55 # !F1_count[17] & (F1L55 # GND);

--F1L58 is debounce:de_PTT|count[17]~288
F1L58 = CARRY(!F1L55 # !F1_count[17]);


--F1L60 is debounce:de_PTT|count[18]~289
F1L60 = F1_count[18] $ !F1L58;


--F1L1 is debounce:de_PTT|always0~0
F1L1 = F1_pb_history[3] $ F1_pb_history[2];


--N2_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]
N2_dffe5a[4] = DFFEAS(L2_xor4, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]
N1_dffe5a[4] = DFFEAS(L1_xor4, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]
N2_dffe5a[3] = DFFEAS(L2_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]
N1_dffe5a[3] = DFFEAS(L1_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]
N2_dffe5a[2] = DFFEAS(L2_xor2, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]
N1_dffe5a[2] = DFFEAS(L1_xor2, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]
N2_dffe5a[1] = DFFEAS(L2_xor1, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]
N1_dffe5a[1] = DFFEAS(L1_xor1, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]
N2_dffe5a[0] = DFFEAS(L2_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]
N1_dffe5a[0] = DFFEAS(L1_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L785 is sync_Rx_used[4]~95
A1L785 = CARRY(N2_dffe5a[0] # !N1_dffe5a[0]);


--A1L787 is sync_Rx_used[4]~97
A1L787 = CARRY(N2_dffe5a[1] & N1_dffe5a[1] & !A1L785 # !N2_dffe5a[1] & (N1_dffe5a[1] # !A1L785));


--A1L789 is sync_Rx_used[4]~99
A1L789 = CARRY(N2_dffe5a[2] & (!A1L787 # !N1_dffe5a[2]) # !N2_dffe5a[2] & !N1_dffe5a[2] & !A1L787);


--A1L791 is sync_Rx_used[4]~101
A1L791 = CARRY(N2_dffe5a[3] & N1_dffe5a[3] & !A1L789 # !N2_dffe5a[3] & (N1_dffe5a[3] # !A1L789));


--A1L792 is sync_Rx_used[4]~102
A1L792 = (N2_dffe5a[4] $ N1_dffe5a[4] $ A1L791) # GND;

--A1L793 is sync_Rx_used[4]~103
A1L793 = CARRY(N2_dffe5a[4] & (!A1L791 # !N1_dffe5a[4]) # !N2_dffe5a[4] & !N1_dffe5a[4] & !A1L791);


--N2_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]
N2_dffe5a[5] = DFFEAS(L2_xor5, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]
N1_dffe5a[5] = DFFEAS(L1_xor5, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L795 is sync_Rx_used[5]~104
A1L795 = N2_dffe5a[5] & (N1_dffe5a[5] & !A1L793 # !N1_dffe5a[5] & A1L793 & VCC) # !N2_dffe5a[5] & (N1_dffe5a[5] & (A1L793 # GND) # !N1_dffe5a[5] & !A1L793);

--A1L796 is sync_Rx_used[5]~105
A1L796 = CARRY(N2_dffe5a[5] & N1_dffe5a[5] & !A1L793 # !N2_dffe5a[5] & (N1_dffe5a[5] # !A1L793));


--N2_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]
N2_dffe5a[6] = DFFEAS(L2_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]
N1_dffe5a[6] = DFFEAS(L1_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L798 is sync_Rx_used[6]~106
A1L798 = (N2_dffe5a[6] $ N1_dffe5a[6] $ A1L796) # GND;

--A1L799 is sync_Rx_used[6]~107
A1L799 = CARRY(N2_dffe5a[6] & (!A1L796 # !N1_dffe5a[6]) # !N2_dffe5a[6] & !N1_dffe5a[6] & !A1L796);


--N2_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]
N2_dffe5a[7] = DFFEAS(L2_xor7, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]
N1_dffe5a[7] = DFFEAS(L1_xor7, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L801 is sync_Rx_used[7]~108
A1L801 = N2_dffe5a[7] & (N1_dffe5a[7] & !A1L799 # !N1_dffe5a[7] & A1L799 & VCC) # !N2_dffe5a[7] & (N1_dffe5a[7] & (A1L799 # GND) # !N1_dffe5a[7] & !A1L799);

--A1L802 is sync_Rx_used[7]~109
A1L802 = CARRY(N2_dffe5a[7] & N1_dffe5a[7] & !A1L799 # !N2_dffe5a[7] & (N1_dffe5a[7] # !A1L799));


--N2_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]
N2_dffe5a[8] = DFFEAS(L2_xor8, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]
N1_dffe5a[8] = DFFEAS(L1_xor8, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L804 is sync_Rx_used[8]~110
A1L804 = (N2_dffe5a[8] $ N1_dffe5a[8] $ A1L802) # GND;

--A1L805 is sync_Rx_used[8]~111
A1L805 = CARRY(N2_dffe5a[8] & (!A1L802 # !N1_dffe5a[8]) # !N2_dffe5a[8] & !N1_dffe5a[8] & !A1L802);


--N2_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]
N2_dffe5a[9] = DFFEAS(L2_xor9, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]
N1_dffe5a[9] = DFFEAS(L1_xor9, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L807 is sync_Rx_used[9]~112
A1L807 = N2_dffe5a[9] & (N1_dffe5a[9] & !A1L805 # !N1_dffe5a[9] & A1L805 & VCC) # !N2_dffe5a[9] & (N1_dffe5a[9] & (A1L805 # GND) # !N1_dffe5a[9] & !A1L805);

--A1L808 is sync_Rx_used[9]~113
A1L808 = CARRY(N2_dffe5a[9] & N1_dffe5a[9] & !A1L805 # !N2_dffe5a[9] & (N1_dffe5a[9] # !A1L805));


--N2_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]
N2_dffe5a[10] = DFFEAS(L2_xor10, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]
N1_dffe5a[10] = DFFEAS(L1_xor10, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L810 is sync_Rx_used[10]~114
A1L810 = (N2_dffe5a[10] $ N1_dffe5a[10] $ A1L808) # GND;

--A1L811 is sync_Rx_used[10]~115
A1L811 = CARRY(N2_dffe5a[10] & (!A1L808 # !N1_dffe5a[10]) # !N2_dffe5a[10] & !N1_dffe5a[10] & !A1L808);


--N2_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]
N2_dffe5a[11] = DFFEAS(T1_dffe6a[11], BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]
N1_dffe5a[11] = DFFEAS(H1_rdptr_g[11], BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L813 is sync_Rx_used[11]~116
A1L813 = N2_dffe5a[11] $ N1_dffe5a[11] $ !A1L811;


--F1_pb_history[0] is debounce:de_PTT|pb_history[0]
F1_pb_history[0] = DFFEAS(PTT, FX2_CLK,  ,  ,  ,  ,  ,  ,  );


--L2_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor8
L2_xor8 = T1_dffe6a[11] $ T1_dffe6a[9] $ T1_dffe6a[10] $ T1_dffe6a[8];


--L2_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor5
L2_xor5 = T1_dffe6a[6] $ T1_dffe6a[5] $ T1_dffe6a[7] $ L2_xor8;


--L2_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor4
L2_xor4 = T1_dffe6a[4] $ L2_xor5;


--L1_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor8
L1_xor8 = H1_rdptr_g[11] $ H1_rdptr_g[9] $ H1_rdptr_g[10] $ H1_rdptr_g[8];


--L1_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor5
L1_xor5 = H1_rdptr_g[6] $ H1_rdptr_g[5] $ H1_rdptr_g[7] $ L1_xor8;


--L1_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor4
L1_xor4 = H1_rdptr_g[4] $ L1_xor5;


--L2_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor3
L2_xor3 = T1_dffe6a[4] $ T1_dffe6a[3] $ L2_xor5;


--L1_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor3
L1_xor3 = H1_rdptr_g[4] $ H1_rdptr_g[3] $ L1_xor5;


--L2_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor2
L2_xor2 = T1_dffe6a[4] $ T1_dffe6a[3] $ T1_dffe6a[2] $ L2_xor5;


--L1_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor2
L1_xor2 = H1_rdptr_g[4] $ H1_rdptr_g[3] $ H1_rdptr_g[2] $ L1_xor5;


--L2_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor1
L2_xor1 = T1_dffe6a[1] $ L2_xor2;


--L1_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor1
L1_xor1 = H1_rdptr_g[1] $ L1_xor2;


--L2_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor0
L2_xor0 = T1_dffe6a[1] $ T1_dffe6a[0] $ L2_xor2;


--L1_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor0
L1_xor0 = H1_rdptr_g[1] $ H1_rdptr_g[0] $ L1_xor2;


--L2_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor6
L2_xor6 = T1_dffe6a[6] $ T1_dffe6a[7] $ L2_xor8;


--L1_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor6
L1_xor6 = H1_rdptr_g[6] $ H1_rdptr_g[7] $ L1_xor8;


--L2_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor7
L2_xor7 = T1_dffe6a[7] $ L2_xor8;


--L1_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor7
L1_xor7 = H1_rdptr_g[7] $ L1_xor8;


--L2_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor9
L2_xor9 = T1_dffe6a[11] $ T1_dffe6a[9] $ T1_dffe6a[10];


--L1_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor9
L1_xor9 = H1_rdptr_g[11] $ H1_rdptr_g[9] $ H1_rdptr_g[10];


--L2_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor10
L2_xor10 = T1_dffe6a[11] $ T1_dffe6a[10];


--L1_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor10
L1_xor10 = H1_rdptr_g[11] $ H1_rdptr_g[10];


--A1L780 is state_PWM~125
A1L780 = !state_PWM.00000 & !A1L724 & (synced_Rx_used[10] # synced_Rx_used[11]);


--A1L820 is sync_count[0]~262
A1L820 = A1L427 # !state_PWM.00000 & (synced_Rx_used[10] # synced_Rx_used[11]);


--A1L711 is register[15]~2414
A1L711 = AD_state[2] & (AD_state[0]) # !AD_state[2] & (AD_state[4] # AD_state[3]);


--A1L515 is Select~5942
A1L515 = AD_state[4] & AD_state[3] & !LRCLK # !AD_state[4] & !AD_state[3] & LRCLK;


--A1L109 is I_Data_in[15]~32
A1L109 = !I_Data[15];


--A1L246 is Q_Data_in[15]~32
A1L246 = !Q_Data[15];


--B1L36 is I2SAudioOut:I2SAO|bit_count[0]~35
B1L36 = !B1_bit_count[0];


--A1L753 is state_FX.0001~6
A1L753 = !state_FX.0000;


--H1L49 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]~24
H1L49 = !Q1_counter_ffa[0];


--V1L44 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]~22
V1L44 = !AB1_counter_ffa[0];


--A1L736 is rx_avail[4]~69
A1L736 = !sync_Rx_used[4];


--A1L738 is rx_avail[5]~70
A1L738 = !sync_Rx_used[5];


--A1L740 is rx_avail[6]~71
A1L740 = !sync_Rx_used[6];


--A1L742 is rx_avail[7]~72
A1L742 = !sync_Rx_used[7];


--A1L744 is rx_avail[8]~73
A1L744 = !sync_Rx_used[8];


--A1L746 is rx_avail[9]~74
A1L746 = !sync_Rx_used[9];


--A1L748 is rx_avail[10]~75
A1L748 = !sync_Rx_used[10];


--A1L750 is rx_avail[11]~76
A1L750 = !sync_Rx_used[11];


--FLAGC is FLAGC
--operation mode is input

FLAGC = INPUT();


--FLAGB is FLAGB
--operation mode is input

FLAGB = INPUT();


--FLAGA is FLAGA
--operation mode is input

FLAGA = INPUT();


--CLK_24MHZ is CLK_24MHZ
--operation mode is input

CLK_24MHZ = INPUT();


--IFCLK is IFCLK
--operation mode is input

IFCLK = INPUT();


--BCLK is BCLK
--operation mode is input

BCLK = INPUT();


--DOUT is DOUT
--operation mode is input

DOUT = INPUT();


--LRCLK is LRCLK
--operation mode is input

LRCLK = INPUT();


--FX2_CLK is FX2_CLK
--operation mode is input

FX2_CLK = INPUT();


--CDOUT is CDOUT
--operation mode is input

CDOUT = INPUT();


--PTT is PTT
--operation mode is input

PTT = INPUT();


--SLWR is SLWR
--operation mode is output

SLWR = OUTPUT(A1L404Q);


--SLRD is SLRD
--operation mode is output

SLRD = OUTPUT(A1L402Q);


--SLOE is SLOE
--operation mode is output

SLOE = OUTPUT(A1L400Q);


--PKEND is PKEND
--operation mode is output

PKEND = OUTPUT(VCC);


--FIFO_ADR[0] is FIFO_ADR[0]
--operation mode is output

FIFO_ADR[0] = OUTPUT(GND);


--FIFO_ADR[1] is FIFO_ADR[1]
--operation mode is output

FIFO_ADR[1] = OUTPUT(A1L36Q);


--LED[0] is LED[0]
--operation mode is output

LED[0] = OUTPUT(H1L38);


--LED[1] is LED[1]
--operation mode is output

LED[1] = OUTPUT(!FLAGB);


--LED[2] is LED[2]
--operation mode is output

LED[2] = OUTPUT(!LED_sync);


--LED[3] is LED[3]
--operation mode is output

LED[3] = OUTPUT(!FLAGA);


--LED[4] is LED[4]
--operation mode is output

LED[4] = OUTPUT(VCC);


--LED[5] is LED[5]
--operation mode is output

LED[5] = OUTPUT(LB1_safe_q[8]);


--LED[6] is LED[6]
--operation mode is output

LED[6] = OUTPUT(LB1_safe_q[2]);


--LED[7] is LED[7]
--operation mode is output

LED[7] = OUTPUT(CLK_24MHZ);


--I_PWM_out is I_PWM_out
--operation mode is output

I_PWM_out = OUTPUT(I_PWM_accumulator[16]);


--Q_PWM_out is Q_PWM_out
--operation mode is output

Q_PWM_out = OUTPUT(Q_PWM_accumulator[16]);


--CBCLK is CBCLK
--operation mode is output

CBCLK = OUTPUT(LB1_safe_q[2]);


--CLRCLK is CLRCLK
--operation mode is output

CLRCLK = OUTPUT(LB1_safe_q[8]);


--CDIN is CDIN
--operation mode is output

CDIN = OUTPUT(B1_outbit_o);


--S0 is S0
--operation mode is output

S0 = OUTPUT(DFS0);


--S1 is S1
--operation mode is output

S1 = OUTPUT(DFS1);


--A1L43 is FX2_FD[0]~15
--operation mode is bidir

A1L43 = FX2_FD[0];

--FX2_FD[0] is FX2_FD[0]
--operation mode is bidir

FX2_FD[0]_tri_out = TRI(FB1_q_a[0], !A1L404Q);
FX2_FD[0] = BIDIR(FX2_FD[0]_tri_out);


--A1L45 is FX2_FD[1]~14
--operation mode is bidir

A1L45 = FX2_FD[1];

--FX2_FD[1] is FX2_FD[1]
--operation mode is bidir

FX2_FD[1]_tri_out = TRI(FB1_q_a[1], !A1L404Q);
FX2_FD[1] = BIDIR(FX2_FD[1]_tri_out);


--A1L47 is FX2_FD[2]~13
--operation mode is bidir

A1L47 = FX2_FD[2];

--FX2_FD[2] is FX2_FD[2]
--operation mode is bidir

FX2_FD[2]_tri_out = TRI(FB1_q_a[2], !A1L404Q);
FX2_FD[2] = BIDIR(FX2_FD[2]_tri_out);


--A1L49 is FX2_FD[3]~12
--operation mode is bidir

A1L49 = FX2_FD[3];

--FX2_FD[3] is FX2_FD[3]
--operation mode is bidir

FX2_FD[3]_tri_out = TRI(FB1_q_a[3], !A1L404Q);
FX2_FD[3] = BIDIR(FX2_FD[3]_tri_out);


--A1L51 is FX2_FD[4]~11
--operation mode is bidir

A1L51 = FX2_FD[4];

--FX2_FD[4] is FX2_FD[4]
--operation mode is bidir

FX2_FD[4]_tri_out = TRI(FB1_q_a[4], !A1L404Q);
FX2_FD[4] = BIDIR(FX2_FD[4]_tri_out);


--A1L53 is FX2_FD[5]~10
--operation mode is bidir

A1L53 = FX2_FD[5];

--FX2_FD[5] is FX2_FD[5]
--operation mode is bidir

FX2_FD[5]_tri_out = TRI(FB1_q_a[5], !A1L404Q);
FX2_FD[5] = BIDIR(FX2_FD[5]_tri_out);


--A1L55 is FX2_FD[6]~9
--operation mode is bidir

A1L55 = FX2_FD[6];

--FX2_FD[6] is FX2_FD[6]
--operation mode is bidir

FX2_FD[6]_tri_out = TRI(FB1_q_a[6], !A1L404Q);
FX2_FD[6] = BIDIR(FX2_FD[6]_tri_out);


--A1L57 is FX2_FD[7]~8
--operation mode is bidir

A1L57 = FX2_FD[7];

--FX2_FD[7] is FX2_FD[7]
--operation mode is bidir

FX2_FD[7]_tri_out = TRI(FB1_q_a[7], !A1L404Q);
FX2_FD[7] = BIDIR(FX2_FD[7]_tri_out);


--A1L59 is FX2_FD[8]~7
--operation mode is bidir

A1L59 = FX2_FD[8];

--FX2_FD[8] is FX2_FD[8]
--operation mode is bidir

FX2_FD[8]_tri_out = TRI(FB1_q_a[8], !A1L404Q);
FX2_FD[8] = BIDIR(FX2_FD[8]_tri_out);


--A1L61 is FX2_FD[9]~6
--operation mode is bidir

A1L61 = FX2_FD[9];

--FX2_FD[9] is FX2_FD[9]
--operation mode is bidir

FX2_FD[9]_tri_out = TRI(FB1_q_a[9], !A1L404Q);
FX2_FD[9] = BIDIR(FX2_FD[9]_tri_out);


--A1L63 is FX2_FD[10]~5
--operation mode is bidir

A1L63 = FX2_FD[10];

--FX2_FD[10] is FX2_FD[10]
--operation mode is bidir

FX2_FD[10]_tri_out = TRI(FB1_q_a[10], !A1L404Q);
FX2_FD[10] = BIDIR(FX2_FD[10]_tri_out);


--A1L65 is FX2_FD[11]~4
--operation mode is bidir

A1L65 = FX2_FD[11];

--FX2_FD[11] is FX2_FD[11]
--operation mode is bidir

FX2_FD[11]_tri_out = TRI(FB1_q_a[11], !A1L404Q);
FX2_FD[11] = BIDIR(FX2_FD[11]_tri_out);


--A1L67 is FX2_FD[12]~3
--operation mode is bidir

A1L67 = FX2_FD[12];

--FX2_FD[12] is FX2_FD[12]
--operation mode is bidir

FX2_FD[12]_tri_out = TRI(FB1_q_a[12], !A1L404Q);
FX2_FD[12] = BIDIR(FX2_FD[12]_tri_out);


--A1L69 is FX2_FD[13]~2
--operation mode is bidir

A1L69 = FX2_FD[13];

--FX2_FD[13] is FX2_FD[13]
--operation mode is bidir

FX2_FD[13]_tri_out = TRI(FB1_q_a[13], !A1L404Q);
FX2_FD[13] = BIDIR(FX2_FD[13]_tri_out);


--A1L71 is FX2_FD[14]~1
--operation mode is bidir

A1L71 = FX2_FD[14];

--FX2_FD[14] is FX2_FD[14]
--operation mode is bidir

FX2_FD[14]_tri_out = TRI(FB1_q_a[14], !A1L404Q);
FX2_FD[14] = BIDIR(FX2_FD[14]_tri_out);


--A1L73 is FX2_FD[15]~0
--operation mode is bidir

A1L73 = FX2_FD[15];

--FX2_FD[15] is FX2_FD[15]
--operation mode is bidir

FX2_FD[15]_tri_out = TRI(FB1_q_a[15], !A1L404Q);
FX2_FD[15] = BIDIR(FX2_FD[15]_tri_out);


--H1L46 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84
H1L46 = !H1L38;


