(global namespace)..()(..)#include <stdint.h>#include "dp83848.h"#include "../Common/idd.h"#include "../Common/io.h"#include "../Common/ts.h"#include "mfxstm32l152.h"#include "otm8009a.h"#include "stmpe811.h"#include "stm32f7xx_hal.h"#include "../Components/mfxstm32l152/mfxstm32l152.h"#include "stm32f769i_eval.h"#include "stm32f769i_eval_io.h"#include <stddef.h>#include "Legacy/stm32_hal_legacy.h"#include "stm32f7xx.h"#include <string.h>#include "../../../Utilities/Fonts/fonts.h"#include "stm32f769i_eval_sdram.h"#include "../Components/otm8009a/otm8009a.h"#include "fonts.h"#include "../../../Utilities/Fonts/font8.c"#include "../../../Utilities/Fonts/font12.c"#include "../../../Utilities/Fonts/font16.c"#include "../../../Utilities/Fonts/font20.c"#include "../../../Utilities/Fonts/font24.c"#include "stm32f769i_eval_lcd.h"#include "stm32f769i_eval_sd.h"#include "stm32f769i_eval_sram.h"#include "cmsis_gcc.h"#include "mpu_armv7.h"#include "cmsis_compiler.h"#include "cmsis_version.h"#include "system_stm32f7xx.h"#include "core_cm7.h"#include "stm32f769xx.h"#include "stm32f7xx_hal_def.h"#include "stm32f7xx_hal_rcc_ex.h"#include "stm32f7xx_hal_gpio_ex.h"#include "stm32f7xx_hal_dma_ex.h"#include "stm32f7xx_hal_adc_ex.h"#include "stm32f7xx_hal_flash_ex.h"#include "stm32f7xx_ll_fmc.h"#include "stm32f7xx_hal_i2c_ex.h"#include "stm32f7xx_hal_dsi.h"#include "stm32f7xx_hal_ltdc_ex.h"#include "stm32f7xx_hal_pwr_ex.h"#include "stm32f7xx_ll_sdmmc.h"#include "stm32f7xx_hal_tim_ex.h"#include "stm32f7xx_hal_uart_ex.h"#include "stm32f7xx_hal_mdios.h"#include "stm32f7xx_hal_uart.h"#include "stm32f7xx_hal_tim.h"#include "stm32f7xx_hal_sd.h"#include "stm32f7xx_hal_sai.h"#include "stm32f7xx_hal_pwr.h"#include "stm32f7xx_hal_ltdc.h"#include "stm32f7xx_hal_i2c.h"#include "stm32f7xx_hal_sdram.h"#include "stm32f7xx_hal_nor.h"#include "stm32f7xx_hal_sram.h"#include "stm32f7xx_hal_flash.h"#include "stm32f7xx_hal_eth.h"#include "stm32f7xx_hal_dcmi.h"#include "stm32f7xx_hal_dma2d.h"#include "stm32f7xx_hal_adc.h"#include "stm32f7xx_hal_cortex.h"#include "stm32f7xx_hal_dma.h"#include "stm32f7xx_hal_gpio.h"#include "stm32f7xx_hal_rcc.h"#include "stm32f7xx_hal_conf.h"#include "event_groups.h"#include "semphr.h"#include "queue.h"#include "timers.h"#include "task.h"#include "FreeRTOS.h"#include "cmsis_os.h"#include "list.h"#include "croutine.h"#include <stdlib.h>#include <assert.h>#include <sys/lock.h>#include <sys/_types.h>#include <sys/cdefs.h>#include <_ansi.h>#include <stdio.h>#include "stack_macros.h"#include "jdata_conf.h"#include <sys/stdio.h>#include <sys/reent.h>#include <stdarg.h>#include "_ansi.h"#include "jconfig.h"#include "jerror.h"#include "jpegint.h"#include "jmorecfg.h"#include "jpeglib.h"#include "jinclude.h"#include "jdct.h"#include "jversion.h"#include "jmemsys.h"#include "lwip/prot/ip.h"#include "lwip/ip6.h"#include "lwip/ip4.h"#include "lwip/netif.h"#include "lwip/err.h"#include "lwip/ip_addr.h"#include "lwip/pbuf.h"#include "lwip/def.h"#include "lwip/opt.h"#include "lwip/prot/udp.h"#include "lwip/ip6_addr.h"#include "lwip/ip.h"#include "lwip/icmp.h"#include "lwip/mem.h"#include "lwip/tcpbase.h"#include "lwip/priv/tcpip_priv.h"#include "lwip/priv/tcp_priv.h"#include "lwip/priv/api_msg.h"#include "lwip/udp.h"#include "lwip/raw.h"#include "lwip/memp.h"#include "lwip/api.h"#include "lwip/mld6.h"#include "lwip/dns.h"#include "lwip/igmp.h"#include "lwip/tcp.h"#include "lwip/errno.h"#include "lwip/sys.h"#include "lwip/netbuf.h"#include "lwip/netdb.h"#include "lwip/sockets.h"#include "lwip/arch.h"#include "lwip/inet.h"#include "lwip/priv/sockets_priv.h"#include "netif/ethernet.h"#include "lwip/etharp.h"#include "lwip/init.h"#include <_newlib_version.h>#include <sys/features.h>#include <machine/ieeefp.h>#include <sys/config.h>#include <newlib.h>#include <machine/_default_types.h>#include <machine/_types.h>#include <alloca.h>#include <machine/stdlib.h>#include <machine/_endian.h>#include <sys/_timespec.h>#include <sys/timespec.h>#include <sys/_timeval.h>#include <sys/_sigset.h>#include <sys/sched.h>#include <machine/types.h>#include <sys/_pthreadtypes.h>#include <sys/select.h>#include <machine/endian.h>#include <sys/_stdint.h>#include <sys/_locale.h>#include <sys/types.h>#include <machine/time.h>#include <machine/_time.h>#include <time.h>#include <sys/time.h>#include "cpu.h"#include <sys/_intsup.h>#include <sys/syslimits.h>#include <limits.h>#include "syslimits.h"#include <ctype.h>#include <inttypes.h>#include "arch/cc.h"#include "lwip/debug.h"#include "lwipopts.h"#include "lwip/prot/iana.h"#include "httpd_opts.h"#include <sys/string.h>#include <strings.h>#include "lwip/apps/fs.h"#include HTTPD_FSDATA_FILE#include "lwip/priv/mem_priv.h"#include "lwip/stats.h"#include "lwip/priv/memp_priv.h"#include "lwip/priv/memp_std.h"#include "lwip/apps/httpd.h"#include "def.h"#include "lwip/ip4_addr.h"#include "lwip/prot/ip4.h"#include "lwip/prot/icmp.h"#include "lwip/altcp_tcp.h"#include "lwip/altcp.h"#include "httpd_structs.h"#include "lwip/inet_chksum.h"#include "netif/ppp/ppp_opts.h"#include "netif/ppp/ppp_impl.h"#include "lwip/nd6.h"#include "lwip/timeouts.h"#include "lwip/autoip.h"#include "lwip/dhcp.h"#include "lwip/snmp.h"#include "lwip/prot/tcp.h"#include "lwip/priv/raw_priv.h"#include "lwip/ip4_frag.h"#include "lwip/tcpip.h"#include "lwip/ip6_frag.h"#include "lwip/priv/nd6_priv.h"#include "lwip/dhcp6.h"#include "lwip/prot/icmp6.h"#include "lwip/icmp6.h"#include "lwip/prot/ieee.h"#include "lwip/prot/ethernet.h"#include "lwip/prot/etharp.h"#include "mpu_wrappers.h"#include "portmacro.h"#include "deprecated_definitions.h"#include "portable.h"#include "projdefs.h"#include "FreeRTOSConfig.h"#include "arch/sys_arch.h"#include <sys/stat.h>#include <sys/_default_fcntl.h>#include <sys/unistd.h>#include <sys/wait.h>#include <unistd.h>#include <reent.h>#include <errno.h>#include <sys/times.h>#include <sys/fcntl.h>#include "main.h"#include "encode.h"#include "lcd_log.h"#include "ethernetif.h"#include "app_ethernet.h"#include "../Components/dp83848/dp83848.h"#include "netif/etharp.h"#include "../Common/camera.h"#include "../Components/ov5640/ov5640.h"#include "../Components/s5k5cag/s5k5cag.h"#include "stm32f769i_eval_camera.h"#include "rtp_protocol.h"#include "rtsp_protocol.h"#include "camera.h"#include "s5k5cag_RGB888.h"#include "stm32f769i_camera.h"#include "stm32f7xx_it.h"#include "lcd_log_conf.h"normal<(unnamed parameter 0)(unnamed parameter 1)(unnamed parameter 2)(unnamed parameter 3)(unnamed parameter 4)(unnamed parameter 5)(unnamed parameter 6)-+~!%|^>++--<<>>==!=>=<=+=-=*=/=%=&=|=^=||<<=>>=definition of (unnamed class/struct/union)definition of pDatadefinition of IOdefinition of Is_Initializeddefinition of DevAddrdefinition of GetTickdefinition of ReadRegdefinition of WriteRegdefinition of DeInitdefinition of Initdefinition of DP83848_GetITStatusdefinition of pObjdefinition of Interruptdefinition of readvaldefinition of statusdefinition of DP83848_ClearITdefinition of DP83848_DisableITdefinition of DP83848_EnableITdefinition of DP83848_DisableLoopbackModedefinition of DP83848_EnableLoopbackModedefinition of DP83848_SetLinkStatedefinition of LinkStatedefinition of bcrvaluedefinition of DP83848_GetLinkStatedefinition of DP83848_StartAutoNegodefinition of DP83848_EnablePowerDownModedefinition of DP83848_DisablePowerDownModedefinition of DP83848_DeInitdefinition of DP83848_Initdefinition of regvaluedefinition of addrdefinition of DP83848_RegisterBusIOdefinition of ioctxdefinition of IDD_SHUNT_USEDdefinition of IDD_CAL_OFFSET_LSBdefinition of IDD_CAL_OFFSET_MSBdefinition of IDD_VALUE_LSBdefinition of IDD_VALUE_MIDdefinition of IDD_VALUE_MSBdefinition of IDD_VDD_MIN_LSBdefinition of IDD_VDD_MIN_MSBdefinition of IDD_GAIN_LSBdefinition of IDD_GAIN_MSBdefinition of IDD_SHUNT4_LSBdefinition of IDD_SHUNT4_MSBdefinition of IDD_SHUNT3_LSBdefinition of IDD_SHUNT3_MSBdefinition of IDD_SHUNT2_LSBdefinition of IDD_SHUNT2_MSBdefinition of IDD_SHUNT1_LSBdefinition of IDD_SHUNT1_MSBdefinition of IDD_SHUNT0_LSBdefinition of IDD_SHUNT0_MSBdefinition of IDD_PRE_DELAYdefinition of IDD_CTRLdefinition of IRQ_PENDINGdefinition of IRQ_SRC_ENdefinition of IRQ_OUTdefinition of ERROR_MSGdefinition of ERROR_SRCdefinition of SYS_CTRLdefinition of mfxstm32l152_reg24_setPinValuedefinition of DeviceAddrdefinition of RegisterAddrdefinition of PinPositiondefinition of PinValuedefinition of tmpdefinition of pin_0_7definition of pin_8_15definition of pin_16_23definition of mfxstm32l152_ReleaseInstancedefinition of idxdefinition of mfxstm32l152_GetInstancedefinition of mfxstm32l152_WriteRegdefinition of RegAddrdefinition of Valuedefinition of mfxstm32l152_ReadRegdefinition of mfxstm32l152_Error_DisableITdefinition of mfxstm32l152_Error_GetITStatusdefinition of mfxstm32l152_Error_ClearITdefinition of mfxstm32l152_Error_EnableITdefinition of mfxstm32l152_Error_ReadMsgdefinition of mfxstm32l152_Error_ReadSrcdefinition of mfxstm32l152_IDD_DisableITdefinition of mfxstm32l152_IDD_GetITStatusdefinition of mfxstm32l152_IDD_ClearITdefinition of mfxstm32l152_IDD_EnableITdefinition of mfxstm32l152_IDD_GetShuntUseddefinition of mfxstm32l152_IDD_GetValuedefinition of ReadValuedefinition of datadefinition of mfxstm32l152_IDD_ConfigShuntNbLimitdefinition of ShuntNbLimitdefinition of modedefinition of mfxstm32l152_IDD_Configdefinition of MfxIddConfigdefinition of valuedefinition of mfxstm32l152_IDD_Startdefinition of mfxstm32l152_TS_ClearITdefinition of mfxstm32l152_TS_ITStatusdefinition of mfxstm32l152_TS_DisableITdefinition of mfxstm32l152_TS_EnableITdefinition of mfxstm32l152_TS_GetXYdefinition of Xdefinition of Ydefinition of data_xydefinition of mfxstm32l152_TS_DetectTouchdefinition of statedefinition of retdefinition of mfxstm32l152_TS_Startdefinition of mfxstm32l152_IO_DisableAFdefinition of mfxstm32l152_IO_EnableAFdefinition of mfxstm32l152_IO_ClearITdefinition of IO_Pindefinition of mfxstm32l152_IO_ITStatusdefinition of tmp1definition of tmp2definition of tmp3definition of mfxstm32l152_IO_DisablePinITdefinition of mfxstm32l152_IO_EnablePinITdefinition of mfxstm32l152_IO_DisableITdefinition of mfxstm32l152_IO_EnableITdefinition of mfxstm32l152_IO_ReadPindefinition of mfxstm32l152_IO_WritePindefinition of PinStatedefinition of mfxstm32l152_IO_SetIrqTypeModedefinition of Typedefinition of mfxstm32l152_IO_SetIrqEvtModedefinition of Evtdefinition of mfxstm32l152_IO_InitPindefinition of Directiondefinition of mfxstm32l152_IO_Configdefinition of IO_Modedefinition of error_codedefinition of mfxstm32l152_IO_Startdefinition of mfxstm32l152_SetIrqOutPinTypedefinition of mfxstm32l152_SetIrqOutPinPolaritydefinition of Polaritydefinition of mfxstm32l152_ClearGlobalITdefinition of Sourcedefinition of mfxstm32l152_GlobalITStatusdefinition of mfxstm32l152_DisableITSourcedefinition of mfxstm32l152_EnableITSourcedefinition of mfxstm32l152_ReadFwVersiondefinition of mfxstm32l152_ReadIDdefinition of iddefinition of mfxstm32l152_WakeUpdefinition of instancedefinition of mfxstm32l152_LowPowerdefinition of mfxstm32l152_Resetdefinition of mfxstm32l152_DeInitdefinition of mfxstm32l152_Initdefinition of emptydefinition of mfxstm32l152definition of mfxstm32l152_idd_drvdefinition of mfxstm32l152_io_drvdefinition of mfxstm32l152_ts_drvdefinition of OTM8009A_ReadIDdefinition of OTM8009A_Initdefinition of ColorCodingdefinition of orientationdefinition of DSI_IO_ReadCmddefinition of Regdefinition of Sizedefinition of DSI_IO_WriteCmddefinition of NbrParamsdefinition of pParamsdefinition of ShortRegData51definition of ShortRegData50definition of ShortRegData49definition of ShortRegData48definition of ShortRegData47definition of ShortRegData46definition of ShortRegData45definition of ShortRegData44definition of ShortRegData43definition of ShortRegData42definition of ShortRegData41definition of ShortRegData40definition of ShortRegData39definition of ShortRegData38definition of ShortRegData37definition of ShortRegData36definition of ShortRegData35definition of ShortRegData34definition of ShortRegData33definition of ShortRegData32definition of ShortRegData31definition of ShortRegData30definition of ShortRegData29definition of ShortRegData28definition of ShortRegData27definition of ShortRegData26definition of ShortRegData25definition of ShortRegData24definition of ShortRegData23definition of ShortRegData22definition of ShortRegData21definition of ShortRegData20definition of ShortRegData19definition of ShortRegData18definition of ShortRegData17definition of ShortRegData16definition of ShortRegData15definition of ShortRegData14definition of ShortRegData13definition of ShortRegData12definition of ShortRegData11definition of ShortRegData10definition of ShortRegData9definition of ShortRegData8definition of ShortRegData7definition of ShortRegData6definition of ShortRegData5definition of ShortRegData4definition of ShortRegData3definition of ShortRegData2definition of ShortRegData1definition of lcdRegData28definition of lcdRegData27definition of lcdRegData25definition of lcdRegData24definition of lcdRegData23definition of lcdRegData22definition of lcdRegData21definition of lcdRegData20definition of lcdRegData19definition of lcdRegData18definition of lcdRegData17definition of lcdRegData16definition of lcdRegData15definition of lcdRegData14definition of lcdRegData13definition of lcdRegData12definition of lcdRegData11definition of lcdRegData10definition of lcdRegData9definition of lcdRegData8definition of lcdRegData7definition of lcdRegData6definition of lcdRegData5definition of lcdRegData4definition of lcdRegData3definition of lcdRegData2definition of lcdRegData1definition of stmpe811_GetInstancedefinition of stmpe811_TS_ClearITdefinition of stmpe811_TS_ITStatusdefinition of stmpe811_TS_DisableITdefinition of stmpe811_TS_EnableITdefinition of stmpe811_TS_GetXYdefinition of dataXYZdefinition of uldataXYZdefinition of stmpe811_TS_DetectTouchdefinition of stmpe811_TS_Startdefinition of stmpe811_IO_ClearITdefinition of stmpe811_IO_ITStatusdefinition of stmpe811_IO_DisablePinITdefinition of stmpe811_IO_EnablePinITdefinition of stmpe811_IO_DisableITdefinition of stmpe811_IO_EnableITdefinition of stmpe811_IO_ReadPindefinition of stmpe811_IO_WritePindefinition of stmpe811_IO_SetEdgeModedefinition of Edgedefinition of stmpe811_IO_EnableAFdefinition of stmpe811_IO_DisableAFdefinition of stmpe811_IO_InitPindefinition of stmpe811_IO_Configdefinition of stmpe811_IO_Startdefinition of stmpe811_ClearGlobalITdefinition of stmpe811_ReadGITStatusdefinition of stmpe811_GlobalITStatusdefinition of stmpe811_SetITTypedefinition of stmpe811_SetITPolaritydefinition of stmpe811_DisableITSourcedefinition of stmpe811_EnableITSourcedefinition of stmpe811_DisableGlobalITdefinition of stmpe811_EnableGlobalITdefinition of stmpe811_ReadIDdefinition of stmpe811_Resetdefinition of stmpe811_Initdefinition of stmpe811definition of stmpe811_io_drvdefinition of stmpe811_ts_drvdefinition of (unnamed enum)definition of DisableITdefinition of GetITStatusdefinition of ClearITdefinition of EnableITdefinition of GetXYdefinition of DetectTouchdefinition of Startdefinition of Resetdefinition of ReadIDdefinition of ITStatusdefinition of ReadPindefinition of WritePindefinition of Configdefinition of ErrorGetCodedefinition of ErrorGetSrcdefinition of ErrorDisableITdefinition of ErrorGetITStatusdefinition of ErrorClearITdefinition of ErrorEnableITdefinition of GetValuedefinition of WakeUpdefinition of LowPowerdefinition of DeltaDelayValuedefinition of DeltaDelayUnitdefinition of MeasureNbdefinition of PreDelayValuedefinition of PreDelayUnitdefinition of Calibrationdefinition of VrefMeasurementdefinition of ShuntNbUseddefinition of ShuntNbOnBoarddefinition of Shunt4StabDelaydefinition of Shunt3StabDelaydefinition of Shunt2StabDelaydefinition of Shunt1StabDelaydefinition of Shunt0StabDelaydefinition of Shunt4Valuedefinition of Shunt3Valuedefinition of Shunt2Valuedefinition of Shunt1Valuedefinition of Shunt0Valuedefinition of VddMindefinition of AmpliGaindefinition of OTM8009A_IO_Delaydefinition of Delaydefinition of TS_IO_Delaydefinition of TS_IO_WriteMultipledefinition of Addrdefinition of Bufferdefinition of Lengthdefinition of TS_IO_ReadMultipledefinition of TS_IO_Readdefinition of TS_IO_Writedefinition of TS_IO_Initdefinition of EEPROM_IO_IsDeviceReadydefinition of DevAddressdefinition of Trialsdefinition of EEPROM_IO_ReadDatadefinition of MemAddressdefinition of pBufferdefinition of BufferSizedefinition of EEPROM_IO_WriteDatadefinition of EEPROM_IO_Initdefinition of CAMERA_Delaydefinition of CAMERA_IO_Readdefinition of read_valuedefinition of CAMERA_IO_Writedefinition of CAMERA_IO_Initdefinition of AUDIO_IO_Delaydefinition of AUDIO_IO_Readdefinition of AUDIO_IO_Writedefinition of AUDIO_IO_DeInitdefinition of AUDIO_IO_Initdefinition of MFX_IO_EnableWakeupPindefinition of MFX_IO_Wakeupdefinition of MFX_IO_Delaydefinition of MFX_IO_ReadMultipledefinition of MFX_IO_Readdefinition of MFX_IO_Writedefinition of MFX_IO_ITConfigdefinition of mfx_io_it_enableddefinition of gpio_init_structuredefinition of tmpregdefinition of MFX_IO_DeInitdefinition of MFX_IO_Initdefinition of IOE_Delaydefinition of IOE_WriteMultipledefinition of IOE_ReadMultipledefinition of IOE_Readdefinition of IOE_Writedefinition of IOE_ITConfigdefinition of IOE_Initdefinition of I2Cx_Errordefinition of I2Cx_IsDeviceReadydefinition of I2Cx_WriteMultipledefinition of I2Cx_ReadMultipledefinition of I2Cx_Readdefinition of I2Cx_Writedefinition of I2Cx_Initdefinition of I2Cx_MspInitdefinition of BSP_JOY_GetStatedefinition of pin_statusdefinition of BSP_JOY_DeInitdefinition of BSP_JOY_Initdefinition of JoyModedefinition of BSP_POTENTIOMETER_GetLeveldefinition of BSP_POTENTIOMETER_Initdefinition of GPIO_InitStructdefinition of ADC_Configdefinition of BSP_COM_DeInitdefinition of COMdefinition of huartdefinition of BSP_COM_Initdefinition of BSP_PB_GetStatedefinition of Buttondefinition of BSP_PB_DeInitdefinition of BSP_PB_Initdefinition of ButtonModedefinition of BSP_LED_Toggledefinition of Leddefinition of BSP_LED_Offdefinition of BSP_LED_Ondefinition of BSP_LED_DeInitdefinition of BSP_LED_Initdefinition of BSP_GetVersiondefinition of hEvalADCdefinition of hEvalI2cdefinition of COM_RX_AFdefinition of COM_TX_AFdefinition of COM_RX_PINdefinition of COM_TX_PINdefinition of COM_RX_PORTdefinition of COM_TX_PORTdefinition of COM_USARTdefinition of BUTTON_IRQndefinition of BUTTON_PINdefinition of BUTTON_PORTdefinition of GPIO_PINdefinition of GPIO_PORTdefinition of BSP_IO_TogglePindefinition of IoPindefinition of BSP_IO_ReadPindefinition of BSP_IO_WritePindefinition of BSP_IO_ConfigIrqOutPindefinition of IoIrqOutPinPolaritydefinition of IoIrqOutPinTypedefinition of BSP_IO_ConfigPindefinition of IoModedefinition of BSP_IO_ITClearPindefinition of IO_Pins_To_Cleardefinition of BSP_IO_ITCleardefinition of BSP_IO_ITGetStatusdefinition of BSP_IO_DeInitdefinition of BSP_IO_Initdefinition of mfxstm32l152Identifierdefinition of IoDrvdefinition of _tFontdefinition of Heightdefinition of Widthdefinition of tabledefinition of pFontdefinition of BackColordefinition of TextColordefinition of Font24definition of Font24_Tabledefinition of Font20definition of Font20_Tabledefinition of Font16definition of Font16_Tabledefinition of Font12definition of Font12_Tabledefinition of Font8definition of Font8_Tabledefinition of LL_ConvertLineToARGB8888definition of pSrcdefinition of pDstdefinition of xSizedefinition of ColorModedefinition of LL_FillBufferdefinition of LayerIndexdefinition of ySizedefinition of OffLinedefinition of ColorIndexdefinition of FillTriangledefinition of x1definition of x2definition of x3definition of y1definition of y2definition of y3definition of deltaxdefinition of deltaydefinition of xdefinition of ydefinition of xinc1definition of xinc2definition of yinc1definition of yinc2definition of dendefinition of numdefinition of numadddefinition of numpixelsdefinition of curpixeldefinition of DrawChardefinition of Xposdefinition of Yposdefinition of cdefinition of idefinition of jdefinition of heightdefinition of widthdefinition of offsetdefinition of pchardefinition of linedefinition of BSP_LCD_DrawPixeldefinition of RGB_Codedefinition of BSP_LCD_MspInitdefinition of BSP_LCD_MspDeInitdefinition of LCD_IO_GetIDdefinition of BSP_LCD_SetBrightnessdefinition of BrightnessValuedefinition of BSP_LCD_DisplayOffdefinition of BSP_LCD_DisplayOndefinition of BSP_LCD_FillEllipsedefinition of XRadiusdefinition of YRadiusdefinition of errdefinition of e2definition of Kdefinition of rad1definition of rad2definition of BSP_LCD_FillPolygondefinition of Pointsdefinition of PointCountdefinition of X2definition of Y2definition of X_centerdefinition of Y_centerdefinition of X_firstdefinition of Y_firstdefinition of pixelXdefinition of pixelYdefinition of counterdefinition of IMAGE_LEFTdefinition of IMAGE_RIGHTdefinition of IMAGE_TOPdefinition of IMAGE_BOTTOMdefinition of BSP_LCD_FillCircledefinition of Radiusdefinition of Ddefinition of CurXdefinition of CurYdefinition of BSP_LCD_FillRectdefinition of Xaddressdefinition of BSP_LCD_DrawBitmapdefinition of pbmpdefinition of indexdefinition of bit_pixeldefinition of Addressdefinition of InputColorModedefinition of BSP_LCD_DrawEllipsedefinition of BSP_LCD_DrawPolygondefinition of BSP_LCD_DrawCircledefinition of BSP_LCD_DrawRectdefinition of BSP_LCD_DrawLinedefinition of BSP_LCD_DrawVLinedefinition of BSP_LCD_DrawHLinedefinition of BSP_LCD_DisplayStringAtLinedefinition of Linedefinition of ptrdefinition of BSP_LCD_DisplayStringAtdefinition of Textdefinition of Modedefinition of refcolumndefinition of sizedefinition of xsizedefinition of BSP_LCD_DisplayChardefinition of Asciidefinition of BSP_LCD_ClearStringLinedefinition of color_backupdefinition of BSP_LCD_Cleardefinition of Colordefinition of BSP_LCD_ReadPixeldefinition of BSP_LCD_GetFontdefinition of BSP_LCD_SetFontdefinition of fontsdefinition of BSP_LCD_GetBackColordefinition of BSP_LCD_SetBackColordefinition of BSP_LCD_GetTextColordefinition of BSP_LCD_SetTextColordefinition of BSP_LCD_ResetColorKeyingdefinition of BSP_LCD_SetColorKeyingdefinition of RGBValuedefinition of BSP_LCD_SetLayerWindowdefinition of BSP_LCD_SetLayerAddressdefinition of BSP_LCD_SetTransparencydefinition of Transparencydefinition of BSP_LCD_SetLayerVisibledefinition of Statedefinition of BSP_LCD_SelectLayerdefinition of BSP_LCD_LayerDefaultInitdefinition of FB_Addressdefinition of Layercfgdefinition of BSP_LCD_SetYSizedefinition of imageHeightPixelsdefinition of BSP_LCD_SetXSizedefinition of imageWidthPixelsdefinition of BSP_LCD_GetYSizedefinition of BSP_LCD_GetXSizedefinition of BSP_LCD_Resetdefinition of BSP_LCD_InitExdefinition of dsiPllInitdefinition of PeriphClkInitStructdefinition of LcdClockdefinition of read_iddefinition of laneByteClk_kHzdefinition of VSAdefinition of VBPdefinition of VFPdefinition of VACTdefinition of HSAdefinition of HBPdefinition of HFPdefinition of HACTdefinition of BSP_LCD_Initdefinition of DrawPropdefinition of ActiveLayerdefinition of lcd_y_sizedefinition of lcd_x_sizedefinition of hdsi_evaldefinition of hltdc_evaldefinition of hdma2d_evaldefinition of hdsivideo_handledefinition of BSP_SD_ReadCpltCallbackdefinition of SdCarddefinition of BSP_SD_WriteCpltCallbackdefinition of BSP_SD_AbortCallbackdefinition of HAL_SD_RxCpltCallbackdefinition of hsddefinition of HAL_SD_TxCpltCallbackdefinition of HAL_SD_AbortCallbackdefinition of BSP_SD_GetCardInfoExdefinition of CardInfodefinition of BSP_SD_GetCardInfodefinition of BSP_SD_GetCardStateExdefinition of BSP_SD_GetCardStatedefinition of BSP_SD_MspDeInitdefinition of Paramsdefinition of dma_rx_handledefinition of dma_tx_handledefinition of dma_rx_handle2definition of dma_tx_handle2definition of BSP_SD_MspInitdefinition of BSP_SD_EraseExdefinition of StartAddrdefinition of EndAddrdefinition of sd_statedefinition of BSP_SD_Erasedefinition of BSP_SD_WriteBlocks_DMAExdefinition of WriteAddrdefinition of NumOfBlocksdefinition of BSP_SD_WriteBlocks_DMAdefinition of BSP_SD_ReadBlocks_DMAExdefinition of ReadAddrdefinition of BSP_SD_ReadBlocks_DMAdefinition of BSP_SD_WriteBlocksExdefinition of Timeoutdefinition of BSP_SD_WriteBlocksdefinition of BSP_SD_ReadBlocksExdefinition of BSP_SD_ReadBlocksdefinition of BSP_SD_IsDetectedExdefinition of BSP_SD_IsDetecteddefinition of BSP_SD_ITConfigExdefinition of BSP_SD_ITConfigdefinition of BSP_SD_DeInitExdefinition of BSP_SD_DeInitdefinition of BSP_SD_InitExdefinition of BSP_SD_Initdefinition of UseExtiModeDetectiondefinition of uSdHandle2definition of uSdHandledefinition of BSP_SDRAM_MspDeInitdefinition of hsdramdefinition of dma_handledefinition of BSP_SDRAM_MspInitdefinition of BSP_SDRAM_Sendcmddefinition of SdramCmddefinition of BSP_SDRAM_WriteData_DMAdefinition of uwStartAddressdefinition of uwDataSizedefinition of BSP_SDRAM_WriteDatadefinition of BSP_SDRAM_ReadData_DMAdefinition of BSP_SDRAM_ReadDatadefinition of BSP_SDRAM_Initialization_sequencedefinition of RefreshCountdefinition of tmpmrddefinition of BSP_SDRAM_DeInitdefinition of sdramstatusdefinition of BSP_SDRAM_Initdefinition of Commanddefinition of Timingdefinition of sdramHandledefinition of BSP_SRAM_MspDeInitdefinition of hsramdefinition of BSP_SRAM_MspInitdefinition of BSP_SRAM_WriteData_DMAdefinition of BSP_SRAM_WriteDatadefinition of BSP_SRAM_ReadData_DMAdefinition of BSP_SRAM_ReadDatadefinition of BSP_SRAM_DeInitdefinition of sram_statusdefinition of BSP_SRAM_Initdefinition of sramHandledefinition of __SMMLAdefinition of op1definition of op2definition of op3definition of resultdefinition of __QSUBdefinition of __QADDdefinition of __SELdefinition of __SMLSLDXdefinition of accdefinition of llreg_udefinition of llrdefinition of __SMLSLDdefinition of __SMLSDXdefinition of __SMLSDdefinition of __SMUSDXdefinition of __SMUSDdefinition of __SMLALDXdefinition of __SMLALDdefinition of __SMLADXdefinition of __SMLADdefinition of __SMUADXdefinition of __SMUADdefinition of __SXTAB16definition of __SXTB16definition of __UXTAB16definition of __UXTB16definition of __USADA8definition of __USAD8definition of __UHSAXdefinition of __UQSAXdefinition of __USAXdefinition of __SHSAXdefinition of __QSAXdefinition of __SSAXdefinition of __UHASXdefinition of __UQASXdefinition of __UASXdefinition of __SHASXdefinition of __QASXdefinition of __SASXdefinition of __UHSUB16definition of __UQSUB16definition of __USUB16definition of __SHSUB16definition of __QSUB16definition of __SSUB16definition of __UHADD16definition of __UQADD16definition of __UADD16definition of __SHADD16definition of __QADD16definition of __SADD16definition of __UHSUB8definition of __UQSUB8definition of __USUB8definition of __SHSUB8definition of __QSUB8definition of __SSUB8definition of __UHADD8definition of __UQADD8definition of __UADD8definition of __SHADD8definition of __QADD8definition of __SADD8definition of __STRTdefinition of __STRHTdefinition of __STRBTdefinition of __LDRTdefinition of __LDRHTdefinition of __LDRBTdefinition of __RRXdefinition of __CLREXdefinition of __STREXWdefinition of __STREXHdefinition of __STREXBdefinition of __LDREXWdefinition of __LDREXHdefinition of __LDREXBdefinition of __CLZdefinition of __RBITdefinition of __RORdefinition of __REVSHdefinition of __REV16definition of __REVdefinition of __DMBdefinition of __DSBdefinition of __ISBdefinition of __set_FPSCRdefinition of fpscrdefinition of __get_FPSCRdefinition of __set_FAULTMASKdefinition of faultMaskdefinition of __get_FAULTMASKdefinition of __set_BASEPRI_MAXdefinition of basePridefinition of __set_BASEPRIdefinition of __get_BASEPRIdefinition of __disable_fault_irqdefinition of __enable_fault_irqdefinition of __set_PRIMASKdefinition of priMaskdefinition of __get_PRIMASKdefinition of __set_MSPdefinition of topOfMainStackdefinition of __get_MSPdefinition of __set_PSPdefinition of topOfProcStackdefinition of __get_PSPdefinition of __get_xPSRdefinition of __get_APSRdefinition of __get_IPSRdefinition of __set_CONTROLdefinition of controldefinition of __get_CONTROLdefinition of __disable_irqdefinition of __enable_irqdefinition of __cmsis_startdefinition of pTabledefinition of T_UINT32_READdefinition of T_UINT32_WRITEdefinition of T_UINT16_READdefinition of T_UINT16_WRITEdefinition of T_UINT32definition of w64definition of w32definition of wlendefinition of destdefinition of srcdefinition of vdefinition of ARM_MPU_Loaddefinition of cntdefinition of rowWordSizedefinition of orderedCpydefinition of dstdefinition of lendefinition of ARM_MPU_SetRegionExdefinition of rnrdefinition of rbardefinition of rasrdefinition of ARM_MPU_SetRegiondefinition of ARM_MPU_ClrRegiondefinition of ARM_MPU_Disabledefinition of ARM_MPU_Enabledefinition of MPU_Controldefinition of RASRdefinition of RBARdefinition of ITM_CheckChardefinition of ITM_ReceiveChardefinition of chdefinition of ITM_SendChardefinition of SysTick_Configdefinition of ticksdefinition of SCB_CleanInvalidateDCache_by_Addrdefinition of dsizedefinition of op_sizedefinition of op_addrdefinition of linesizedefinition of SCB_CleanDCache_by_Addrdefinition of SCB_InvalidateDCache_by_Addrdefinition of SCB_CleanInvalidateDCachedefinition of ccsidrdefinition of setsdefinition of waysdefinition of SCB_CleanDCachedefinition of SCB_InvalidateDCachedefinition of SCB_DisableDCachedefinition of SCB_EnableDCachedefinition of SCB_InvalidateICachedefinition of SCB_DisableICachedefinition of SCB_EnableICachedefinition of SCB_GetFPUTypedefinition of mvfr0definition of __NVIC_SystemResetdefinition of __NVIC_GetVectordefinition of IRQndefinition of vectorsdefinition of __NVIC_SetVectordefinition of vectordefinition of NVIC_DecodePrioritydefinition of Prioritydefinition of PriorityGroupdefinition of pPreemptPrioritydefinition of pSubPrioritydefinition of PriorityGroupTmpdefinition of PreemptPriorityBitsdefinition of SubPriorityBitsdefinition of NVIC_EncodePrioritydefinition of PreemptPrioritydefinition of SubPrioritydefinition of __NVIC_GetPrioritydefinition of __NVIC_SetPrioritydefinition of prioritydefinition of __NVIC_GetActivedefinition of __NVIC_ClearPendingIRQdefinition of __NVIC_SetPendingIRQdefinition of __NVIC_GetPendingIRQdefinition of __NVIC_DisableIRQdefinition of __NVIC_GetEnableIRQdefinition of __NVIC_EnableIRQdefinition of __NVIC_GetPriorityGroupingdefinition of __NVIC_SetPriorityGroupingdefinition of reg_valuedefinition of DEMCRdefinition of DCRDRdefinition of DCRSRdefinition of DHCSRdefinition of MVFR2definition of MVFR1definition of MVFR0definition of FPDSCRdefinition of FPCARdefinition of FPCCRdefinition of RESERVED0definition of RASR_A3definition of RBAR_A3definition of RASR_A2definition of RBAR_A2definition of RASR_A1definition of RBAR_A1definition of RNRdefinition of CTRLdefinition of TYPEdefinition of DEVTYPEdefinition of DEVIDdefinition of RESERVED7definition of CLAIMCLRdefinition of CLAIMSETdefinition of RESERVED5definition of ITCTRLdefinition of FIFO1definition of ITATBCTR0definition of RESERVED4definition of ITATBCTR2definition of FIFO0definition of TRIGGERdefinition of RESERVED3definition of FSCRdefinition of FFCRdefinition of FFSRdefinition of RESERVED2definition of SPPRdefinition of RESERVED1definition of ACPRdefinition of CSPSRdefinition of SSPSRdefinition of LSRdefinition of LARdefinition of FUNCTION3definition of MASK3definition of COMP3definition of FUNCTION2definition of MASK2definition of COMP2definition of FUNCTION1definition of MASK1definition of COMP1definition of FUNCTION0definition of MASK0definition of COMP0definition of PCSRdefinition of FOLDCNTdefinition of LSUCNTdefinition of SLEEPCNTdefinition of EXCCNTdefinition of CPICNTdefinition of CYCCNTdefinition of CID3definition of CID2definition of CID1definition of CID0definition of PID3definition of PID2definition of PID1definition of PID0definition of PID7definition of PID6definition of PID5definition of PID4definition of IMCRdefinition of IRRdefinition of IWRdefinition of TCRdefinition of TPRdefinition of TERdefinition of PORTdefinition of u32definition of u16definition of u8definition of CALIBdefinition of VALdefinition of LOADdefinition of ACTLRdefinition of ICTRdefinition of ABFSRdefinition of RESERVED8definition of AHBSCRdefinition of CACRdefinition of AHBPCRdefinition of DTCMCRdefinition of ITCMCRdefinition of DCCISWdefinition of DCCIMVACdefinition of DCCSWdefinition of DCCMVACdefinition of DCCMVAUdefinition of DCISWdefinition of DCIMVACdefinition of ICIMVAUdefinition of RESERVED6definition of ICIALLUdefinition of STIRdefinition of CPACRdefinition of CSSELRdefinition of CCSIDRdefinition of CTRdefinition of CLIDRdefinition of ID_ISARdefinition of ID_MFRdefinition of ID_AFRdefinition of ID_DFRdefinition of ID_PFRdefinition of AFSRdefinition of BFARdefinition of MMFARdefinition of DFSRdefinition of HFSRdefinition of CFSRdefinition of SHCSRdefinition of SHPRdefinition of CCRdefinition of SCRdefinition of AIRCRdefinition of VTORdefinition of ICSRdefinition of CPUIDdefinition of IPdefinition of IABRdefinition of ICPRdefinition of ISPRdefinition of RSERVED1definition of ICERdefinition of ISERdefinition of wdefinition of bdefinition of _reserved0definition of FPCAdefinition of SPSELdefinition of nPRIVdefinition of Ndefinition of Zdefinition of Cdefinition of Vdefinition of Qdefinition of ICI_IT_2definition of Tdefinition of _reserved1definition of GEdefinition of ICI_IT_1definition of ISRdefinition of WRPCRdefinition of RESERVED10definition of WPCRdefinition of RESERVED9definition of WIFCRdefinition of WISRdefinition of WIERdefinition of WCRdefinition of WCFGRdefinition of TDCCRdefinition of VVACCRdefinition of VVFPCCRdefinition of VVBPCCRdefinition of VVSACCRdefinition of VLCCRdefinition of VHBPCCRdefinition of VHSACCRdefinition of VNPCCRdefinition of VCCCRdefinition of VPCCRdefinition of VMCCRdefinition of LPMCCRdefinition of LCCCRdefinition of LCVCIDRdefinition of VSCRdefinition of FIRdefinition of IERdefinition of PSRdefinition of PTTCRdefinition of PUCRdefinition of PCONFRdefinition of PCTLRdefinition of DLTCRdefinition of CLTCRdefinition of CLCRdefinition of TDCRdefinition of TCCRdefinition of GPSRdefinition of GPDRdefinition of GHCRdefinition of CMCRdefinition of LCCRdefinition of VVACRdefinition of VVFPCRdefinition of VVBPCRdefinition of VVSACRdefinition of VLCRdefinition of VHBPCRdefinition of VHSACRdefinition of VNPCRdefinition of VCCRdefinition of VPCRdefinition of VMCRdefinition of MCRdefinition of GVCIDRdefinition of PCRdefinition of LPMCRdefinition of LPCRdefinition of LCOLCRdefinition of LVCIDRdefinition of CRdefinition of VRdefinition of DOUTR31definition of DOUTR30definition of DOUTR29definition of DOUTR28definition of DOUTR27definition of DOUTR26definition of DOUTR25definition of DOUTR24definition of DOUTR23definition of DOUTR22definition of DOUTR21definition of DOUTR20definition of DOUTR19definition of DOUTR18definition of DOUTR17definition of DOUTR16definition of DOUTR15definition of DOUTR14definition of DOUTR13definition of DOUTR12definition of DOUTR11definition of DOUTR10definition of DOUTR9definition of DOUTR8definition of DOUTR7definition of DOUTR6definition of DOUTR5definition of DOUTR4definition of DOUTR3definition of DOUTR2definition of DOUTR1definition of DOUTR0definition of DINR31definition of DINR30definition of DINR29definition of DINR28definition of DINR27definition of DINR26definition of DINR25definition of DINR24definition of DINR23definition of DINR22definition of DINR21definition of DINR20definition of DINR19definition of DINR18definition of DINR17definition of DINR16definition of DINR15definition of DINR14definition of DINR13definition of DINR12definition of DINR11definition of DINR10definition of DINR9definition of DINR8definition of DINR7definition of DINR6definition of DINR5definition of DINR4definition of DINR3definition of DINR2definition of DINR1definition of DINR0definition of CLRFRdefinition of SRdefinition of CRDFRdefinition of RDFRdefinition of CWRFRdefinition of WRFRdefinition of HUFFENC_DC1definition of HUFFENC_DC0definition of HUFFENC_AC1definition of HUFFENC_AC0definition of Reserved4FCdefinition of DHTMEMdefinition of HUFFSYMBdefinition of HUFFBASEdefinition of HUFFMINdefinition of QMEM3definition of QMEM2definition of QMEM1definition of QMEM0definition of Reserved48definition of DORdefinition of DIRdefinition of Reserved3cdefinition of CFRdefinition of Reserved20definition of CONFR7definition of CONFR6definition of CONFR5definition of CONFR4definition of CONFR3definition of CONFR2definition of CONFR1definition of CONFR0definition of Reserveddefinition of HCDMAdefinition of HCTSIZdefinition of HCINTMSKdefinition of HCINTdefinition of HCSPLTdefinition of HCCHARdefinition of HAINTMSKdefinition of HAINTdefinition of HPTXSTSdefinition of Reserved40Cdefinition of HFNUMdefinition of HFIRdefinition of HCFGdefinition of Reserved18definition of DOEPDMAdefinition of DOEPTSIZdefinition of Reserved0Cdefinition of DOEPINTdefinition of Reserved04definition of DOEPCTLdefinition of DTXFSTSdefinition of DIEPDMAdefinition of DIEPTSIZdefinition of DIEPINTdefinition of DIEPCTLdefinition of DOUTEP1MSKdefinition of Reserved44definition of DINEP1MSKdefinition of Reserved40definition of DEACHMSKdefinition of DEACHINTdefinition of DIEPEMPMSKdefinition of DTHRCTLdefinition of DVBUSPULSEdefinition of DVBUSDISdefinition of Reserved9definition of DAINTMSKdefinition of DAINTdefinition of DOEPMSKdefinition of DIEPMSKdefinition of DSTSdefinition of DCTLdefinition of DCFGdefinition of DIEPTXFdefinition of HPTXFSIZdefinition of Reserved43definition of GDFIFOCFGdefinition of Reserved7definition of GLPMCFGdefinition of Reserved6definition of GHWCFG3definition of Reserved5definition of CIDdefinition of GCCFGdefinition of Reserved30definition of HNPTXSTSdefinition of DIEPTXF0_HNPTXFSIZdefinition of GRXFSIZdefinition of GRXSTSPdefinition of GRXSTSRdefinition of GINTMSKdefinition of GINTSTSdefinition of GRSTCTLdefinition of GUSBCFGdefinition of GAHBCFGdefinition of GOTGINTdefinition of GOTGCTLdefinition of DRdefinition of TDRdefinition of RDRdefinition of ICRdefinition of RQRdefinition of RTORdefinition of GTPRdefinition of BRRdefinition of CR3definition of CR2definition of CR1definition of CNTdefinition of ARRdefinition of CMPdefinition of CFGRdefinition of AF2definition of AF1definition of CCR6definition of CCR5definition of CCMR3definition of ORdefinition of DMARdefinition of DCRdefinition of BDTRdefinition of CCR4definition of CCR3definition of CCR2definition of CCR1definition of RCRdefinition of PSCdefinition of CCERdefinition of CCMR2definition of CCMR1definition of EGRdefinition of DIERdefinition of SMCRdefinition of LPTRdefinition of PIRdefinition of PSMARdefinition of PSMKRdefinition of ABRdefinition of ARdefinition of DLRdefinition of FCRdefinition of I2SPRdefinition of I2SCFGRdefinition of TXCRCRdefinition of RXCRCRdefinition of CRCPRdefinition of FIFOdefinition of FIFOCNTdefinition of MASKdefinition of STAdefinition of DCOUNTdefinition of DCTRLdefinition of DLENdefinition of DTIMERdefinition of RESP4definition of RESP3definition of RESP2definition of RESP1definition of RESPCMDdefinition of CMDdefinition of ARGdefinition of CLKCRdefinition of POWERdefinition of CSRdefinition of IFCRdefinition of IMRdefinition of SLOTRdefinition of FRCRdefinition of GCRdefinition of BKP31Rdefinition of BKP30Rdefinition of BKP29Rdefinition of BKP28Rdefinition of BKP27Rdefinition of BKP26Rdefinition of BKP25Rdefinition of BKP24Rdefinition of BKP23Rdefinition of BKP22Rdefinition of BKP21Rdefinition of BKP20Rdefinition of BKP19Rdefinition of BKP18Rdefinition of BKP17Rdefinition of BKP16Rdefinition of BKP15Rdefinition of BKP14Rdefinition of BKP13Rdefinition of BKP12Rdefinition of BKP11Rdefinition of BKP10Rdefinition of BKP9Rdefinition of BKP8Rdefinition of BKP7Rdefinition of BKP6Rdefinition of BKP5Rdefinition of BKP4Rdefinition of BKP3Rdefinition of BKP2Rdefinition of BKP1Rdefinition of BKP0Rdefinition of ALRMBSSRdefinition of ALRMASSRdefinition of TAMPCRdefinition of CALRdefinition of TSSSRdefinition of TSDRdefinition of TSTRdefinition of SHIFTRdefinition of SSRdefinition of WPRdefinition of ALRMBRdefinition of ALRMARdefinition of reserveddefinition of WUTRdefinition of PRERdefinition of TRdefinition of DCKCFGR2definition of DCKCFGR1definition of PLLSAICFGRdefinition of PLLI2SCFGRdefinition of SSCGRdefinition of BDCRdefinition of APB2LPENRdefinition of APB1LPENRdefinition of AHB3LPENRdefinition of AHB2LPENRdefinition of AHB1LPENRdefinition of APB2ENRdefinition of APB1ENRdefinition of AHB3ENRdefinition of AHB2ENRdefinition of AHB1ENRdefinition of APB2RSTRdefinition of APB1RSTRdefinition of AHB3RSTRdefinition of AHB2RSTRdefinition of AHB1RSTRdefinition of CIRdefinition of PLLCFGRdefinition of CSR2definition of CSR1definition of CLUTWRdefinition of CFBLNRdefinition of CFBLRdefinition of CFBARdefinition of BFCRdefinition of DCCRdefinition of PFCRdefinition of CKCRdefinition of WVPCRdefinition of WHPCRdefinition of CDSRdefinition of CPSRdefinition of LIPCRdefinition of BCCRdefinition of SRCRdefinition of TWCRdefinition of AWCRdefinition of BPCRdefinition of SSCRdefinition of WINRdefinition of RLRdefinition of PRdefinition of KRdefinition of TXDRdefinition of RXDRdefinition of PECRdefinition of TIMEOUTRdefinition of TIMINGRdefinition of OAR2definition of OAR1definition of CMPCRdefinition of CBRdefinition of RESERVEDdefinition of EXTICRdefinition of PMCdefinition of MEMRMPdefinition of AFRdefinition of LCKRdefinition of BSRRdefinition of ODRdefinition of IDRdefinition of PUPDRdefinition of OSPEEDRdefinition of OTYPERdefinition of MODERdefinition of SDSRdefinition of SDRTRdefinition of SDCMRdefinition of SDTRdefinition of SDCRdefinition of ECCRdefinition of PATTdefinition of PMEMdefinition of BWTRdefinition of BTCRdefinition of OPTCR1definition of OPTCRdefinition of OPTKEYRdefinition of KEYRdefinition of ACRdefinition of SWIERdefinition of FTSRdefinition of RTSRdefinition of EMRdefinition of DMACHRBARdefinition of DMACHTBARdefinition of DMACHRDRdefinition of DMACHTDRdefinition of DMARSWTRdefinition of DMAMFBOCRdefinition of DMAIERdefinition of DMAOMRdefinition of DMASRdefinition of DMATDLARdefinition of DMARDLARdefinition of DMARPDRdefinition of DMATPDRdefinition of DMABMRdefinition of PTPPPSCRdefinition of PTPTSSRdefinition of PTPTTLRdefinition of PTPTTHRdefinition of PTPTSARdefinition of PTPTSLURdefinition of PTPTSHURdefinition of PTPTSLRdefinition of PTPTSHRdefinition of PTPSSIRdefinition of PTPTSCRdefinition of MMCRGUFCRdefinition of MMCRFAECRdefinition of MMCRFCECRdefinition of MMCTGFCRdefinition of MMCTGFMSCCRdefinition of MMCTGFSCCRdefinition of MMCTIMRdefinition of MMCRIMRdefinition of MMCTIRdefinition of MMCRIRdefinition of MMCCRdefinition of MACA3LRdefinition of MACA3HRdefinition of MACA2LRdefinition of MACA2HRdefinition of MACA1LRdefinition of MACA1HRdefinition of MACA0LRdefinition of MACA0HRdefinition of MACIMRdefinition of MACSRdefinition of MACDBGRdefinition of MACPMTCSRdefinition of MACRWUFFRdefinition of MACVLANTRdefinition of MACFCRdefinition of MACMIIDRdefinition of MACMIIARdefinition of MACHTLRdefinition of MACHTHRdefinition of MACFFRdefinition of MACCRdefinition of BGCLUTdefinition of FGCLUTdefinition of AMTCRdefinition of LWRdefinition of NLRdefinition of OORdefinition of OMARdefinition of OCOLRdefinition of OPFCCRdefinition of BGCMARdefinition of FGCMARdefinition of BGCOLRdefinition of BGPFCCRdefinition of FGCOLRdefinition of FGPFCCRdefinition of BGORdefinition of BGMARdefinition of FGORdefinition of FGMARdefinition of HIFCRdefinition of LIFCRdefinition of HISRdefinition of LISRdefinition of M1ARdefinition of M0ARdefinition of PARdefinition of NDTRdefinition of CWSIZERdefinition of CWSTRTRdefinition of ESURdefinition of ESCRdefinition of MISRdefinition of RISRdefinition of APB2FZdefinition of APB1FZdefinition of IDCODEdefinition of CHDATINRdefinition of CHWDATARdefinition of CHAWSCDRdefinition of CHCFGR2definition of CHCFGR1definition of FLTCNVTIMRdefinition of FLTEXMINdefinition of FLTEXMAXdefinition of FLTAWCFRdefinition of FLTAWSRdefinition of FLTAWLTRdefinition of FLTAWHTRdefinition of FLTRDATARdefinition of FLTJDATARdefinition of FLTFCRdefinition of FLTJCHGRdefinition of FLTICRdefinition of FLTISRdefinition of FLTCR2definition of FLTCR1definition of DOR2definition of DOR1definition of DHR8RDdefinition of DHR12LDdefinition of DHR12RDdefinition of DHR8R2definition of DHR12L2definition of DHR12R2definition of DHR8R1definition of DHR12L1definition of DHR12R1definition of SWTRIGRdefinition of POLdefinition of INITdefinition of sFilterRegisterdefinition of FA1Rdefinition of FFA1Rdefinition of FS1Rdefinition of FM1Rdefinition of FMRdefinition of sFIFOMailBoxdefinition of sTxMailBoxdefinition of BTRdefinition of ESRdefinition of RF1Rdefinition of RF0Rdefinition of TSRdefinition of MSRdefinition of FR2definition of FR1definition of RDHRdefinition of RDLRdefinition of RDTRdefinition of RIRdefinition of TDHRdefinition of TDLRdefinition of TDTRdefinition of TIRdefinition of CDRdefinition of JDR4definition of JDR3definition of JDR2definition of JDR1definition of JSQRdefinition of SQR3definition of SQR2definition of SQR1definition of LTRdefinition of HTRdefinition of JOFR4definition of JOFR3definition of JOFR2definition of JOFR1definition of SMPR2definition of SMPR1definition of Dfsdm1AudioClockSelectiondefinition of Dfsdm1ClockSelectiondefinition of Sdmmc2ClockSelectiondefinition of Sdmmc1ClockSelectiondefinition of Clk48ClockSelectiondefinition of CecClockSelectiondefinition of Lptim1ClockSelectiondefinition of I2c4ClockSelectiondefinition of I2c3ClockSelectiondefinition of I2c2ClockSelectiondefinition of I2c1ClockSelectiondefinition of Uart8ClockSelectiondefinition of Uart7ClockSelectiondefinition of Usart6ClockSelectiondefinition of Uart5ClockSelectiondefinition of Uart4ClockSelectiondefinition of Usart3ClockSelectiondefinition of Usart2ClockSelectiondefinition of Usart1ClockSelectiondefinition of Sai2ClockSelectiondefinition of Sai1ClockSelectiondefinition of TIMPresSelectiondefinition of I2sClockSelectiondefinition of RTCClockSelectiondefinition of PLLSAIDivRdefinition of PLLSAIDivQdefinition of PLLI2SDivQdefinition of PLLSAIdefinition of PLLI2Sdefinition of PeriphClockSelectiondefinition of PLLSAIPdefinition of PLLSAIRdefinition of PLLSAIQdefinition of PLLSAINdefinition of PLLI2SPdefinition of PLLI2SQdefinition of PLLI2SRdefinition of PLLI2SNdefinition of PLLRdefinition of PLLQdefinition of PLLPdefinition of PLLNdefinition of PLLMdefinition of PLLSourcedefinition of PLLStatedefinition of APB2CLKDividerdefinition of APB1CLKDividerdefinition of AHBCLKDividerdefinition of SYSCLKSourcedefinition of ClockTypedefinition of PLLdefinition of LSIStatedefinition of HSICalibrationValuedefinition of HSIStatedefinition of LSEStatedefinition of HSEStatedefinition of OscillatorTypedefinition of Alternatedefinition of Speeddefinition of Pulldefinition of Pindefinition of __DMA_HandleTypeDefdefinition of StreamIndexdefinition of StreamBaseAddressdefinition of ErrorCodedefinition of XferAbortCallbackdefinition of XferErrorCallbackdefinition of XferM1HalfCpltCallbackdefinition of XferM1CpltCallbackdefinition of XferHalfCpltCallbackdefinition of XferCpltCallbackdefinition of Parentdefinition of Lockdefinition of Instancedefinition of PeriphBurstdefinition of MemBurstdefinition of FIFOThresholddefinition of FIFOModedefinition of MemDataAlignmentdefinition of PeriphDataAlignmentdefinition of MemIncdefinition of PeriphIncdefinition of Channeldefinition of IsBufferabledefinition of IsCacheabledefinition of IsShareabledefinition of DisableExecdefinition of AccessPermissiondefinition of TypeExtFielddefinition of SubRegionDisabledefinition of BaseAddressdefinition of Numberdefinition of Enabledefinition of TwoSamplingDelaydefinition of DMAAccessModedefinition of ExternalTrigInjecConvEdgedefinition of ExternalTrigInjecConvdefinition of AutoInjectedConvdefinition of InjectedDiscontinuousConvModedefinition of InjectedNbrOfConversiondefinition of InjectedOffsetdefinition of InjectedSamplingTimedefinition of InjectedRankdefinition of InjectedChanneldefinition of DMA_Handledefinition of NbrOfCurrentConversionRankdefinition of WatchdogNumberdefinition of ITModedefinition of LowThresholddefinition of HighThresholddefinition of WatchdogModedefinition of Offsetdefinition of SamplingTimedefinition of Rankdefinition of DMAContinuousRequestsdefinition of ExternalTrigConvEdgedefinition of ExternalTrigConvdefinition of NbrOfDiscConversiondefinition of DiscontinuousConvModedefinition of NbrOfConversiondefinition of ContinuousConvModedefinition of EOCSelectiondefinition of ScanConvModedefinition of DataAligndefinition of Resolutiondefinition of ClockPrescalerdefinition of __DMA2D_HandleTypeDefdefinition of LayerCfgdefinition of RedBlueSwapdefinition of AlphaInverteddefinition of InputAlphadefinition of AlphaModedefinition of InputOffsetdefinition of OutputOffsetdefinition of CLUTColorModedefinition of pCLUT1st2nd3rd4th5thdefinition of pBuffPtrdefinition of XferTransferNumberdefinition of XferSizedefinition of XferCountdefinition of LineSelectStartdefinition of LineSelectModedefinition of ByteSelectStartdefinition of ByteSelectModedefinition of JPEGModedefinition of SyncroCodedefinition of ExtendedDataModedefinition of CaptureRatedefinition of HSPolaritydefinition of VSPolaritydefinition of PCKPolaritydefinition of SynchroModedefinition of FrameEndUnmaskdefinition of LineEndUnmaskdefinition of LineStartUnmaskdefinition of FrameStartUnmaskdefinition of FrameEndCodedefinition of LineEndCodedefinition of LineStartCodedefinition of FrameStartCodedefinition of __ETH_BufferTypeDefdefinition of WakeUpForwarddefinition of GlobalUnicastdefinition of MagicPacketdefinition of WakeUpPacketdefinition of ControlPacketsFilterdefinition of BroadcastFilterdefinition of DestAddrInverseFilteringdefinition of SrcAddrInverseFilteringdefinition of SrcAddrFilteringdefinition of PassAllMulticastdefinition of HashMulticastdefinition of HashUnicastdefinition of HachOrPerfectFilterdefinition of ReceiveAllModedefinition of PromiscuousModedefinition of txPtpCallbackdefinition of txFreeCallbackdefinition of rxLinkCallbackdefinition of rxAllocateCallbackdefinition of IsPtpConfigureddefinition of MACLPIEventdefinition of MACWakeUpEventdefinition of MACErrorCodedefinition of DMAErrorCodedefinition of gStatedefinition of RxDescListdefinition of TxDescListdefinition of RxBuffLendefinition of RxDescdefinition of TxDescdefinition of MediaInterfacedefinition of MACAddrdefinition of DescriptorSkipLengthdefinition of EnhancedDescriptorFormatdefinition of SecondFrameOperatedefinition of ReceiveThresholdControldefinition of ForwardUndersizedGoodFramesdefinition of FlushRxPacketdefinition of ForwardErrorFramesdefinition of RxDMABurstLengthdefinition of TransmitThresholdControldefinition of TxDMABurstLengthdefinition of TransmitStoreForwarddefinition of ReceiveStoreForwarddefinition of DropTCPIPChecksumErrorFramedefinition of BurstModedefinition of AddressAlignedBeatsdefinition of DMAArbitrationdefinition of ForwardRxUndersizedGoodPacketdefinition of ForwardRxErrorPacketdefinition of DropTCPIPChecksumErrorPacketdefinition of ReceiveQueueModedefinition of TransmitQueueModedefinition of ReceiveFlowControldefinition of UnicastPausePacketDetectdefinition of TransmitFlowControldefinition of PauseLowThresholddefinition of ZeroQuantaPausedefinition of PauseTimedefinition of WatchdogTimeoutdefinition of ProgrammableWatchdogdefinition of ExtendedInterPacketGapValdefinition of ExtendedInterPacketGapdefinition of GiantPacketSizeLimitdefinition of CRCCheckingRxPacketsdefinition of SlowProtocolDetectdefinition of PreambleLengthdefinition of DeferralCheckdefinition of BackOffLimitdefinition of RetryTransmissiondefinition of CarrierSenseDuringTransmitdefinition of ReceiveOwndefinition of CarrierSenseBeforeTransmitdefinition of LoopbackModedefinition of DuplexModedefinition of JumboPacketdefinition of Jabberdefinition of Watchdogdefinition of AutomaticPadCRCStripdefinition of CRCStripTypePacketdefinition of Support2KPacketdefinition of GiantPacketSizeLimitControldefinition of InterPacketGapValdefinition of ChecksumOffloaddefinition of SourceAddrControldefinition of pRxEnddefinition of pRxStartdefinition of TimeStampdefinition of pRxLastRxDescdefinition of RxBuildDescCntdefinition of RxBuildDescIdxdefinition of RxDataLengthdefinition of RxDescCntdefinition of RxDescIdxdefinition of ItModedefinition of TimeStampHighdefinition of TimeStampLowdefinition of InnerVlanCtrldefinition of InnerVlanTagdefinition of VlanCtrldefinition of VlanTagdefinition of TCPHeaderLendefinition of PayloadLendefinition of MaxSegmentSizedefinition of ChecksumCtrldefinition of CRCPadCtrldefinition of SrcAddrCtrldefinition of TxBufferdefinition of Attributesdefinition of releaseIndexdefinition of BuffersInUsedefinition of CurrentPacketAddressdefinition of PacketAddressdefinition of CurTxDescdefinition of nextdefinition of bufferdefinition of BackupAddr1definition of BackupAddr0definition of DESC7definition of DESC6definition of DESC5definition of DESC4definition of DESC3definition of DESC2definition of DESC1definition of DESC0definition of BootAddr1definition of BootAddr0definition of USERConfigdefinition of BORLeveldefinition of RDPLeveldefinition of WRPSectordefinition of WRPStatedefinition of OptionTypedefinition of VoltageRangedefinition of NbSectorsdefinition of Sectordefinition of Banksdefinition of TypeErasedefinition of VoltageForErasedefinition of NbSectorsToErasedefinition of ProcedureOnGoingdefinition of ModeRegisterDefinitiondefinition of AutoRefreshNumberdefinition of CommandTargetdefinition of CommandModedefinition of RCDDelaydefinition of RPDelaydefinition of WriteRecoveryTimedefinition of RowCycleDelaydefinition of SelfRefreshTimedefinition of ExitSelfRefreshDelaydefinition of LoadToActiveDelaydefinition of ReadPipeDelaydefinition of ReadBurstdefinition of SDClockPerioddefinition of WriteProtectiondefinition of CASLatencydefinition of InternalBankNumberdefinition of MemoryDataWidthdefinition of RowBitsNumberdefinition of ColumnBitsNumberdefinition of SDBankdefinition of HiZSetupTimedefinition of HoldSetupTimedefinition of WaitSetupTimedefinition of SetupTimedefinition of TARSetupTimedefinition of TCLRSetupTimedefinition of ECCPageSizedefinition of EccComputationdefinition of Waitfeaturedefinition of NandBankdefinition of AccessModedefinition of DataLatencydefinition of CLKDivisiondefinition of BusTurnAroundDurationdefinition of DataSetupTimedefinition of AddressHoldTimedefinition of AddressSetupTimedefinition of PageSizedefinition of WriteFifodefinition of ContinuousClockdefinition of WriteBurstdefinition of AsynchronousWaitdefinition of ExtendedModedefinition of WaitSignaldefinition of WriteOperationdefinition of WaitSignalActivedefinition of WaitSignalPolaritydefinition of BurstAccessModedefinition of MemoryTypedefinition of DataAddressMuxdefinition of NSBankdefinition of hdmadefinition of Extendeddefinition of CommandSetdefinition of CFI_4definition of CFI_3definition of CFI_2definition of CFI_1definition of Device_Code3definition of Device_Code2definition of Device_Code1definition of Manufacturer_Codedefinition of __I2C_HandleTypeDefdefinition of Memaddressdefinition of Devaddressdefinition of AddrEventCountdefinition of hdmarxdefinition of hdmatxdefinition of XferISRdefinition of PreviousStatedefinition of XferOptionsdefinition of NoStretchModedefinition of GeneralCallModedefinition of OwnAddress2Masksdefinition of OwnAddress2definition of DualAddressModedefinition of AddressingModedefinition of OwnAddress1definition of ErrorMskdefinition of BTATimeoutdefinition of LowPowerWriteTimeoutdefinition of HighSpeedWritePrespModedefinition of HighSpeedWriteTimeoutdefinition of LowPowerReadTimeoutdefinition of HighSpeedReadTimeoutdefinition of LowPowerReceptionTimeoutdefinition of HighSpeedTransmissionTimeoutdefinition of TimeoutCkdivdefinition of StopWaitTimedefinition of DataLaneMaxReadTimedefinition of DataLaneLP2HSTimedefinition of DataLaneHS2LPTimedefinition of ClockLaneLP2HSTimedefinition of ClockLaneHS2LPTimedefinition of AcknowledgeRequestdefinition of LPMaxReadPacketdefinition of LPDcsLongWritedefinition of LPDcsShortReadNoPdefinition of LPDcsShortWriteOnePdefinition of LPDcsShortWriteNoPdefinition of LPGenLongWritedefinition of LPGenShortReadTwoPdefinition of LPGenShortReadOnePdefinition of LPGenShortReadNoPdefinition of LPGenShortWriteTwoPdefinition of LPGenShortWriteOnePdefinition of LPGenShortWriteNoPdefinition of TEAcknowledgeRequestdefinition of AutomaticRefreshdefinition of VSyncPoldefinition of DEPolaritydefinition of TearingEffectPolaritydefinition of TearingEffectSourcedefinition of CommandSizedefinition of VirtualChannelIDdefinition of FrameBTAAcknowledgeEnabledefinition of LPVerticalSyncActiveEnabledefinition of LPVerticalBackPorchEnabledefinition of LPVerticalFrontPorchEnabledefinition of LPVerticalActiveEnabledefinition of LPHorizontalBackPorchEnabledefinition of LPHorizontalFrontPorchEnabledefinition of LPVACTLargestPacketSizedefinition of LPLargestPacketSizedefinition of LPCommandEnabledefinition of VerticalActivedefinition of VerticalFrontPorchdefinition of VerticalBackPorchdefinition of VerticalSyncActivedefinition of HorizontalLinedefinition of HorizontalBackPorchdefinition of HorizontalSyncActivedefinition of NullPacketSizedefinition of NumberOfChunksdefinition of PacketSizedefinition of LooselyPackeddefinition of PLLODFdefinition of PLLIDFdefinition of PLLNDIVdefinition of NumberOfLanesdefinition of TXEscapeCkdivdefinition of AutomaticClockLaneControldefinition of Backcolordefinition of ImageHeightdefinition of ImageWidthdefinition of FBStartAdressdefinition of BlendingFactor2definition of BlendingFactor1definition of Alpha0definition of Alphadefinition of PixelFormatdefinition of WindowY1definition of WindowY0definition of WindowX1definition of WindowX0definition of TotalHeighdefinition of TotalWidthdefinition of AccumulatedActiveHdefinition of AccumulatedActiveWdefinition of AccumulatedVBPdefinition of AccumulatedHBPdefinition of VerticalSyncdefinition of HorizontalSyncdefinition of PCPolaritydefinition of Reddefinition of Greendefinition of Bluedefinition of PVDLeveldefinition of __SAI_HandleTypeDefdefinition of InterruptServiceRoutinedefinition of mutecallbackdefinition of SlotInitdefinition of FrameInitdefinition of SlotActivedefinition of SlotNumberdefinition of SlotSizedefinition of FirstBitOffsetdefinition of FSOffsetdefinition of FSPolaritydefinition of FSDefinitiondefinition of ActiveFrameLengthdefinition of FrameLengthdefinition of ClockStrobingdefinition of FirstBitdefinition of DataSizedefinition of Protocoldefinition of TriStatedefinition of CompandingModedefinition of MonoStereoModedefinition of Mckdivdefinition of AudioFrequencydefinition of NoDividerdefinition of OutputDrivedefinition of SynchroExtdeclaration of dp83848_Object_tdeclaration of dp83848_IOCtx_tdeclaration of dp83848_GetTick_Funcdeclaration of dp83848_WriteReg_Funcdeclaration of dp83848_ReadReg_Funcdeclaration of dp83848_DeInit_Funcdeclaration of dp83848_Init_Funcdeclaration of DP83848_GetITStatusdeclaration of pObjdeclaration of Interruptdeclaration of DP83848_ClearITdeclaration of DP83848_DisableITdeclaration of DP83848_EnableITdeclaration of DP83848_DisableLoopbackModedeclaration of DP83848_EnableLoopbackModedeclaration of DP83848_SetLinkStatedeclaration of LinkStatedeclaration of DP83848_GetLinkStatedeclaration of DP83848_StartAutoNegodeclaration of DP83848_EnablePowerDownModedeclaration of DP83848_DisablePowerDownModedeclaration of DP83848_DeInitdeclaration of DP83848_Initdeclaration of DP83848_RegisterBusIOdeclaration of ioctxdeclaration of IDD_dbgTypeDefdeclaration of mfxstm32l152_idd_drvdeclaration of mfxstm32l152_io_drvdeclaration of mfxstm32l152_ts_drvdeclaration of MFX_IO_ReadMultipledeclaration of addrdeclaration of regdeclaration of bufferdeclaration of lengthdeclaration of MFX_IO_Readdeclaration of MFX_IO_Writedeclaration of valuedeclaration of MFX_IO_Delaydeclaration of delaydeclaration of MFX_IO_Wakeupdeclaration of MFX_IO_EnableWakeupPindeclaration of MFX_IO_ITConfigdeclaration of MFX_IO_DeInitdeclaration of MFX_IO_Initdeclaration of mfxstm32l152_WriteRegdeclaration of DeviceAddrdeclaration of RegAddrdeclaration of Valuedeclaration of mfxstm32l152_ReadRegdeclaration of mfxstm32l152_Error_DisableITdeclaration of mfxstm32l152_Error_GetITStatusdeclaration of mfxstm32l152_Error_ClearITdeclaration of mfxstm32l152_Error_EnableITdeclaration of mfxstm32l152_Error_ReadMsgdeclaration of mfxstm32l152_Error_ReadSrcdeclaration of mfxstm32l152_IDD_DisableITdeclaration of mfxstm32l152_IDD_GetITStatusdeclaration of mfxstm32l152_IDD_ClearITdeclaration of mfxstm32l152_IDD_EnableITdeclaration of mfxstm32l152_IDD_GetShuntUseddeclaration of mfxstm32l152_IDD_GetValuedeclaration of ReadValuedeclaration of mfxstm32l152_IDD_ConfigShuntNbLimitdeclaration of ShuntNbLimitdeclaration of mfxstm32l152_IDD_Configdeclaration of MfxIddConfigdeclaration of mfxstm32l152_IDD_Startdeclaration of mfxstm32l152_TS_ClearITdeclaration of mfxstm32l152_TS_ITStatusdeclaration of mfxstm32l152_TS_DisableITdeclaration of mfxstm32l152_TS_EnableITdeclaration of mfxstm32l152_TS_GetXYdeclaration of Xdeclaration of Ydeclaration of mfxstm32l152_TS_DetectTouchdeclaration of mfxstm32l152_TS_Startdeclaration of mfxstm32l152_IO_DisablePinITdeclaration of IO_Pindeclaration of mfxstm32l152_IO_EnablePinITdeclaration of mfxstm32l152_IO_SetIrqEvtModedeclaration of Evtdeclaration of mfxstm32l152_IO_SetIrqTypeModedeclaration of Typedeclaration of mfxstm32l152_IO_DisableAFdeclaration of mfxstm32l152_IO_EnableAFdeclaration of mfxstm32l152_IO_InitPindeclaration of Directiondeclaration of mfxstm32l152_IO_ClearITdeclaration of mfxstm32l152_IO_ITStatusdeclaration of mfxstm32l152_IO_DisableITdeclaration of mfxstm32l152_IO_EnableITdeclaration of mfxstm32l152_IO_ReadPindeclaration of mfxstm32l152_IO_WritePindeclaration of PinStatedeclaration of mfxstm32l152_IO_Configdeclaration of IO_Modedeclaration of mfxstm32l152_IO_Startdeclaration of mfxstm32l152_SetIrqOutPinTypedeclaration of mfxstm32l152_SetIrqOutPinPolaritydeclaration of Polaritydeclaration of mfxstm32l152_ClearGlobalITdeclaration of Sourcedeclaration of mfxstm32l152_GlobalITStatusdeclaration of mfxstm32l152_DisableITSourcedeclaration of mfxstm32l152_EnableITSourcedeclaration of mfxstm32l152_WakeUpdeclaration of mfxstm32l152_LowPowerdeclaration of mfxstm32l152_ReadFwVersiondeclaration of mfxstm32l152_ReadIDdeclaration of mfxstm32l152_Resetdeclaration of mfxstm32l152_DeInitdeclaration of mfxstm32l152_Initdeclaration of mfxstm32l152_reg24_setPinValuedeclaration of RegisterAddrdeclaration of PinPositiondeclaration of PinValuedeclaration of mfxstm32l152_ReleaseInstancedeclaration of mfxstm32l152_GetInstancedeclaration of stmpe811_io_drvdeclaration of stmpe811_ts_drvdeclaration of IOE_ReadMultipledeclaration of IOE_Readdeclaration of IOE_Writedeclaration of IOE_Delaydeclaration of IOE_ITConfigdeclaration of IOE_Initdeclaration of stmpe811_TS_ClearITdeclaration of stmpe811_TS_ITStatusdeclaration of stmpe811_TS_DisableITdeclaration of stmpe811_TS_EnableITdeclaration of stmpe811_TS_GetXYdeclaration of stmpe811_TS_DetectTouchdeclaration of stmpe811_TS_Startdeclaration of stmpe811_IO_ClearITdeclaration of stmpe811_IO_ITStatusdeclaration of stmpe811_IO_DisablePinITdeclaration of stmpe811_IO_EnablePinITdeclaration of stmpe811_IO_DisableITdeclaration of stmpe811_IO_EnableITdeclaration of stmpe811_IO_ReadPindeclaration of stmpe811_IO_WritePindeclaration of stmpe811_IO_SetEdgeModedeclaration of Edgedeclaration of stmpe811_IO_DisableAFdeclaration of stmpe811_IO_EnableAFdeclaration of stmpe811_IO_InitPindeclaration of stmpe811_IO_Configdeclaration of stmpe811_IO_Startdeclaration of stmpe811_ClearGlobalITdeclaration of stmpe811_ReadGITStatusdeclaration of stmpe811_GlobalITStatusdeclaration of stmpe811_SetITTypedeclaration of stmpe811_SetITPolaritydeclaration of stmpe811_DisableITSourcedeclaration of stmpe811_EnableITSourcedeclaration of stmpe811_DisableGlobalITdeclaration of stmpe811_EnableGlobalITdeclaration of stmpe811_ReadIDdeclaration of stmpe811_Resetdeclaration of stmpe811_Initdeclaration of stmpe811_GetInstancedeclaration of COM_TypeDefdeclaration of JOYState_TypeDefdeclaration of JOYMode_TypeDefdeclaration of ButtonMode_TypeDefdeclaration of Button_TypeDefdeclaration of Led_TypeDefdeclaration of BSP_JOY_GetStatedeclaration of BSP_JOY_DeInitdeclaration of BSP_JOY_Initdeclaration of JoyModedeclaration of BSP_POTENTIOMETER_GetLeveldeclaration of BSP_POTENTIOMETER_Initdeclaration of BSP_COM_DeInitdeclaration of COMdeclaration of huartdeclaration of BSP_COM_Initdeclaration of husartdeclaration of BSP_PB_GetStatedeclaration of Buttondeclaration of BSP_PB_DeInitdeclaration of BSP_PB_Initdeclaration of ButtonModedeclaration of BSP_LED_Toggledeclaration of Leddeclaration of BSP_LED_Offdeclaration of BSP_LED_Ondeclaration of BSP_LED_DeInitdeclaration of BSP_LED_Initdeclaration of BSP_GetVersiondeclaration of TS_DrvTypeDefdeclaration of IO_DrvTypeDefdeclaration of IO_ModeTypedefdeclaration of IO_PinStatedeclaration of IDD_DrvTypeDefdeclaration of IDD_ConfigTypeDefdeclaration of IO_StatusTypeDefdeclaration of BSP_IO_PinStateTypeDefdeclaration of BSP_IO_TogglePindeclaration of IoPindeclaration of BSP_IO_ReadPindeclaration of BSP_IO_WritePindeclaration of BSP_IO_ConfigPindeclaration of IoModedeclaration of BSP_IO_ITClearPindeclaration of IO_Pins_To_Cleardeclaration of BSP_IO_ITCleardeclaration of BSP_IO_ITGetStatusdeclaration of BSP_IO_ConfigIrqOutPindeclaration of IoIrqOutPinPolaritydeclaration of IoIrqOutPinTypedeclaration of BSP_IO_DeInitdeclaration of BSP_IO_Initdeclaration of OTM8009A_IO_Delaydeclaration of Delaydeclaration of TS_IO_Delaydeclaration of TS_IO_WriteMultipledeclaration of Addrdeclaration of Regdeclaration of Bufferdeclaration of Lengthdeclaration of TS_IO_ReadMultipledeclaration of TS_IO_Readdeclaration of TS_IO_Writedeclaration of TS_IO_Initdeclaration of EEPROM_IO_IsDeviceReadydeclaration of DevAddressdeclaration of Trialsdeclaration of EEPROM_IO_ReadDatadeclaration of MemAddressdeclaration of pBufferdeclaration of BufferSizedeclaration of EEPROM_IO_WriteDatadeclaration of EEPROM_IO_Initdeclaration of CAMERA_IO_Readdeclaration of CAMERA_IO_Writedeclaration of CAMERA_Delaydeclaration of CAMERA_IO_Initdeclaration of AUDIO_IO_Delaydeclaration of AUDIO_IO_Readdeclaration of AUDIO_IO_Writedeclaration of AUDIO_IO_DeInitdeclaration of AUDIO_IO_Initdeclaration of IOE_WriteMultipledeclaration of I2Cx_Errordeclaration of I2Cx_IsDeviceReadydeclaration of I2Cx_WriteMultipledeclaration of MemAddSizedeclaration of I2Cx_ReadMultipledeclaration of I2Cx_Readdeclaration of I2Cx_Writedefinition of Synchrodefinition of AudioModedefinition of DPSMdefinition of TransferModedefinition of TransferDirdefinition of DataBlockSizedefinition of DataLengthdefinition of DataTimeOutdefinition of CPSMdefinition of WaitForInterruptdefinition of Responsedefinition of CmdIndexdefinition of Argumentdefinition of ClockDivdefinition of HardwareFlowControldefinition of BusWidedefinition of ClockPowerSavedefinition of ClockBypassdefinition of ClockEdgedefinition of EraseOffsetdefinition of EraseTimeoutdefinition of EraseSizedefinition of AllocationUnitSizedefinition of PerformanceMovedefinition of SpeedClassdefinition of ProtectedAreaSizedefinition of CardTypedefinition of SecuredModedefinition of DataBusWidthdefinition of Reserved2definition of CID_CRCdefinition of ManufactDatedefinition of Reserved1definition of ProdSNdefinition of ProdRevdefinition of ProdName2definition of ProdName1definition of OEM_AppliIDdefinition of ManufacturerIDdefinition of Reserved4definition of CSD_CRCdefinition of ECCdefinition of FileFormatdefinition of TempWrProtectdefinition of PermWrProtectdefinition of CopyFlagdefinition of FileFormatGroupdefinition of ContentProtectApplidefinition of Reserved3definition of WriteBlockPaPartialdefinition of MaxWrBlockLendefinition of WrSpeedFactdefinition of ManDeflECCdefinition of WrProtectGrEnabledefinition of WrProtectGrSizedefinition of EraseGrMuldefinition of EraseGrSizedefinition of DeviceSizeMuldefinition of MaxWrCurrentVDDMaxdefinition of MaxWrCurrentVDDMindefinition of MaxRdCurrentVDDMaxdefinition of MaxRdCurrentVDDMindefinition of DeviceSizedefinition of DSRImpldefinition of RdBlockMisaligndefinition of WrBlockMisaligndefinition of PartBlockReaddefinition of RdBlockLendefinition of CardComdClassesdefinition of MaxBusClkFrecdefinition of NSACdefinition of TAACdefinition of SysSpecVersiondefinition of CSDStructdefinition of CSDdefinition of Contextdefinition of RxXferSizedefinition of pRxBuffPtrdefinition of TxXferSizedefinition of pTxBuffPtrdefinition of LogBlockSizedefinition of LogBlockNbrdefinition of BlockSizedefinition of BlockNbrdefinition of RelCardAdddefinition of Classdefinition of CardVersiondefinition of Commutation_Delaydefinition of IC1Filterdefinition of IC1Prescalerdefinition of IC1Polaritydefinition of DMABurstStatedefinition of ChannelNStatedefinition of ChannelStatedefinition of AutomaticOutputdefinition of Break2Filterdefinition of Break2Polaritydefinition of Break2Statedefinition of BreakFilterdefinition of BreakPolaritydefinition of BreakStatedefinition of DeadTimedefinition of LockLeveldefinition of OffStateIDLEModedefinition of OffStateRunModedefinition of TriggerFilterdefinition of TriggerPrescalerdefinition of TriggerPolaritydefinition of InputTriggerdefinition of SlaveModedefinition of MasterSlaveModedefinition of MasterOutputTrigger2definition of MasterOutputTriggerdefinition of ClearInputFilterdefinition of ClearInputPrescalerdefinition of ClearInputPolaritydefinition of ClearInputSourcedefinition of ClearInputStatedefinition of ClockFilterdefinition of ClockPolaritydefinition of ClockSourcedefinition of IC2Filterdefinition of IC2Prescalerdefinition of IC2Selectiondefinition of IC2Polaritydefinition of IC1Selectiondefinition of EncoderModedefinition of ICFilterdefinition of ICPrescalerdefinition of ICSelectiondefinition of ICPolaritydefinition of OCNIdleStatedefinition of OCIdleStatedefinition of OCNPolaritydefinition of OCPolaritydefinition of Pulsedefinition of OCModedefinition of OCFastModedefinition of AutoReloadPreloaddefinition of RepetitionCounterdefinition of ClockDivisiondefinition of Perioddefinition of CounterModedefinition of Prescalerdefinition of AddressLengthdefinition of WakeUpEventdefinition of __UART_HandleTypeDefdefinition of RxStatedefinition of TxISRdefinition of RxISRdefinition of RxEventTypedefinition of ReceptionTypedefinition of Maskdefinition of RxXferCountdefinition of TxXferCountdefinition of AdvancedInitdefinition of MSBFirstdefinition of AutoBaudRateModedefinition of AutoBaudRateEnabledefinition of DMADisableonRxErrordefinition of OverrunDisabledefinition of Swapdefinition of DataInvertdefinition of RxPinLevelInvertdefinition of TxPinLevelInvertdefinition of AdvFeatureInitdefinition of OneBitSamplingdefinition of OverSamplingdefinition of HwFlowCtldefinition of Paritydefinition of StopBitsdefinition of WordLengthdefinition of BaudRatedefinition of PreambleCheckdefinition of PortAddressdefinition of HAL_DisableMemorySwappingBankdefinition of HAL_EnableMemorySwappingBankdefinition of HAL_DisableFMCMemorySwappingdefinition of HAL_EnableFMCMemorySwappingdefinition of HAL_DisableCompensationCelldefinition of HAL_EnableCompensationCelldefinition of HAL_DBGMCU_DisableDBGStandbyModedefinition of HAL_DBGMCU_EnableDBGStandbyModedefinition of HAL_DBGMCU_DisableDBGStopModedefinition of HAL_DBGMCU_EnableDBGStopModedefinition of HAL_DBGMCU_DisableDBGSleepModedefinition of HAL_DBGMCU_EnableDBGSleepModedefinition of HAL_GetUIDw2definition of HAL_GetUIDw1definition of HAL_GetUIDw0definition of HAL_GetDEVIDdefinition of HAL_GetREVIDdefinition of HAL_GetHalVersiondefinition of HAL_ResumeTickdefinition of HAL_SuspendTickdefinition of HAL_Delaydefinition of tickstartdefinition of waitdefinition of HAL_GetTickFreqdefinition of HAL_SetTickFreqdefinition of Freqdefinition of prevTickFreqdefinition of HAL_GetTickPriodefinition of HAL_GetTickdefinition of HAL_IncTickdefinition of HAL_InitTickdefinition of TickPrioritydefinition of HAL_MspDeInitdefinition of HAL_MspInitdefinition of HAL_DeInitdefinition of HAL_Initdefinition of uwTickFreqdefinition of uwTickPriodefinition of uwTickdefinition of ADC_DMAErrordefinition of hadcdefinition of ADC_DMAHalfConvCpltdefinition of ADC_DMAConvCpltdefinition of ADC_Initdefinition of HAL_ADC_GetErrordefinition of HAL_ADC_GetStatedefinition of HAL_ADC_AnalogWDGConfigdefinition of AnalogWDGConfigdefinition of HAL_ADC_ConfigChanneldefinition of sConfigdefinition of HAL_ADC_ErrorCallbackdefinition of HAL_ADC_LevelOutOfWindowCallbackdefinition of HAL_ADC_ConvHalfCpltCallbackdefinition of HAL_ADC_ConvCpltCallbackdefinition of HAL_ADC_GetValuedefinition of HAL_ADC_Stop_DMAdefinition of tmp_hal_statusdefinition of HAL_ADC_Start_DMAdefinition of HAL_ADC_IRQHandlerdefinition of tmp_srdefinition of tmp_cr1definition of HAL_ADC_Stop_ITdefinition of HAL_ADC_Start_ITdefinition of HAL_ADC_PollForEventdefinition of EventTypedefinition of HAL_ADC_PollForConversiondefinition of HAL_ADC_Stopdefinition of HAL_ADC_Startdefinition of HAL_ADC_MspDeInitdefinition of HAL_ADC_MspInitdefinition of HAL_ADC_DeInitdefinition of HAL_ADC_Initdefinition of ADC_MultiModeDMAErrordefinition of ADC_MultiModeDMAHalfConvCpltdefinition of ADC_MultiModeDMAConvCpltdefinition of HAL_ADCEx_MultiModeConfigChanneldefinition of multimodedefinition of HAL_ADCEx_InjectedConfigChanneldefinition of sConfigInjecteddefinition of HAL_ADCEx_InjectedConvCpltCallbackdefinition of HAL_ADCEx_MultiModeGetValuedefinition of HAL_ADCEx_MultiModeStop_DMAdefinition of HAL_ADCEx_MultiModeStart_DMAdefinition of HAL_ADCEx_InjectedGetValuedefinition of HAL_ADCEx_InjectedStop_ITdefinition of HAL_ADCEx_InjectedPollForConversiondefinition of HAL_ADCEx_InjectedStopdefinition of HAL_ADCEx_InjectedStart_ITdefinition of HAL_ADCEx_InjectedStartdefinition of HAL_SYSTICK_Callbackdefinition of HAL_SYSTICK_IRQHandlerdefinition of HAL_SYSTICK_CLKSourceConfigdefinition of CLKSourcedefinition of HAL_NVIC_GetActivedefinition of HAL_NVIC_ClearPendingIRQdefinition of HAL_NVIC_GetPendingIRQdefinition of HAL_NVIC_SetPendingIRQdefinition of HAL_NVIC_GetPrioritydefinition of HAL_NVIC_GetPriorityGroupingdefinition of HAL_MPU_ConfigRegiondefinition of MPU_Initdefinition of HAL_MPU_DisableRegiondefinition of RegionNumberdefinition of HAL_MPU_EnableRegiondefinition of HAL_MPU_Enabledefinition of HAL_MPU_Disabledefinition of HAL_SYSTICK_Configdefinition of TicksNumbdefinition of HAL_NVIC_SystemResetdefinition of HAL_NVIC_DisableIRQdefinition of HAL_NVIC_EnableIRQdefinition of HAL_NVIC_SetPrioritydefinition of prioritygroupdefinition of HAL_NVIC_SetPriorityGroupingdefinition of DCMI_DMAErrordefinition of hdcmidefinition of DCMI_DMAXferCpltdefinition of HAL_DCMI_GetErrordefinition of HAL_DCMI_GetStatedefinition of HAL_DCMI_ConfigSyncUnmaskdefinition of SyncUnmaskdefinition of HAL_DCMI_EnableCropdefinition of HAL_DCMI_DisableCropdefinition of HAL_DCMI_ConfigCropdefinition of X0definition of Y0definition of XSizedefinition of YSizedefinition of HAL_DCMI_FrameEventCallbackdefinition of HAL_DCMI_VsyncEventCallbackdefinition of HAL_DCMI_LineEventCallbackdefinition of HAL_DCMI_ErrorCallback6th7thdefinition of HAL_DCMI_IRQHandlerdefinition of isr_valuedefinition of HAL_DCMI_Resumedefinition of HAL_DCMI_Suspenddefinition of countdefinition of HAL_DCMI_Stopdefinition of HAL_DCMI_Start_DMAdefinition of DCMI_Modedefinition of tmp_lengthdefinition of SecondMemAddressdefinition of HAL_DCMI_MspDeInitdefinition of HAL_DCMI_MspInitdefinition of HAL_DCMI_DeInitdefinition of HAL_DCMI_Initdefinition of DMA_CheckFifoParamdefinition of DMA_CalcBaseAndBitshiftdefinition of stream_numberdefinition of flagBitshiftOffsetdefinition of DMA_SetConfigdefinition of SrcAddressdefinition of DstAddressdefinition of HAL_DMA_GetErrordefinition of HAL_DMA_GetStatedefinition of HAL_DMA_UnRegisterCallbackdefinition of CallbackIDdefinition of HAL_DMA_RegisterCallbackdefinition of pCallbackdefinition of HAL_DMA_IRQHandlerdefinition of tmpisrdefinition of timeoutdefinition of regsdefinition of HAL_DMA_PollForTransferdefinition of CompleteLeveldefinition of mask_cpltleveldefinition of HAL_DMA_Abort_ITdefinition of HAL_DMA_Abortdefinition of HAL_DMA_Start_ITdefinition of HAL_DMA_Startdefinition of HAL_DMA_DeInitdefinition of HAL_DMA_Initdefinition of Reserved0definition of DMA2D_SetConfigdefinition of hdma2ddefinition of pdatadefinition of tmp4definition of HAL_DMA2D_GetErrordefinition of HAL_DMA2D_GetStatedefinition of HAL_DMA2D_ConfigDeadTimedefinition of HAL_DMA2D_DisableDeadTimedefinition of HAL_DMA2D_EnableDeadTimedefinition of HAL_DMA2D_ProgramLineEventdefinition of HAL_DMA2D_ConfigCLUTdefinition of CLUTCfgdefinition of LayerIdxdefinition of HAL_DMA2D_ConfigLayerdefinition of pLayerCfgdefinition of regMaskdefinition of regValuedefinition of HAL_DMA2D_CLUTLoadingCpltCallbackdefinition of HAL_DMA2D_LineEventCallbackdefinition of HAL_DMA2D_IRQHandlerdefinition of isrflagsdefinition of crflagsdefinition of HAL_DMA2D_PollForTransferdefinition of layer_startdefinition of HAL_DMA2D_CLUTLoading_Resumedefinition of HAL_DMA2D_CLUTLoading_Suspenddefinition of loadsuspendeddefinition of regdefinition of HAL_DMA2D_CLUTLoading_Abortdefinition of HAL_DMA2D_CLUTLoad_ITdefinition of HAL_DMA2D_CLUTLoaddefinition of HAL_DMA2D_CLUTStartLoad_ITdefinition of HAL_DMA2D_CLUTStartLoaddefinition of HAL_DMA2D_EnableCLUTdefinition of HAL_DMA2D_Resumedefinition of HAL_DMA2D_Suspenddefinition of HAL_DMA2D_Abortdefinition of HAL_DMA2D_BlendingStart_ITdefinition of SrcAddress1definition of SrcAddress2definition of HAL_DMA2D_BlendingStartdefinition of HAL_DMA2D_Start_ITdefinition of HAL_DMA2D_Startdefinition of HAL_DMA2D_MspDeInitdefinition of HAL_DMA2D_MspInitdefinition of HAL_DMA2D_DeInitdefinition of HAL_DMA2D_Initdefinition of DMA_MultiBufferSetConfigdefinition of HAL_DMAEx_ChangeMemorydefinition of memorydefinition of HAL_DMAEx_MultiBufferStart_ITdefinition of HAL_DMAEx_MultiBufferStartdefinition of HAL_DSI_GetErrordefinition of hdsidefinition of HAL_DSI_GetStatedefinition of HAL_DSI_SetContentionDetectionOffdefinition of HAL_DSI_SetPullDowndefinition of HAL_DSI_ForceDataLanesInRXdefinition of HAL_DSI_ForceRXLowPowerdefinition of HAL_DSI_ForceTXStopModedefinition of Lanedefinition of HAL_DSI_SetPHYTimingsdefinition of HAL_DSI_SetLanePinsConfigurationdefinition of CustomLanedefinition of HAL_DSI_SetSDDdefinition of HAL_DSI_SetLowPowerRXFilterdefinition of Frequencydefinition of HAL_DSI_SetSlewRateAndDelayTuningdefinition of CommDelaydefinition of HAL_DSI_PatternGeneratorStopdefinition of HAL_DSI_PatternGeneratorStartdefinition of Orientationdefinition of HAL_DSI_ExitULPMdefinition of HAL_DSI_EnterULPMdefinition of HAL_DSI_ExitULPMDatadefinition of HAL_DSI_EnterULPMDatadefinition of HAL_DSI_Readdefinition of ChannelNbrdefinition of Arraydefinition of DCSCmddefinition of ParametersTabledefinition of datasizedefinition of fifoworddefinition of nbbytesdefinition of HAL_DSI_LongWritedefinition of ChannelIDdefinition of NbParamsdefinition of Param1definition of uicounterdefinition of nbBytesdefinition of pparamsdefinition of HAL_DSI_ShortWritedefinition of Param2definition of HAL_DSI_Shutdowndefinition of Shutdowndefinition of HAL_DSI_ColorModedefinition of HAL_DSI_Refreshdefinition of HAL_DSI_Stopdefinition of HAL_DSI_Startdefinition of HAL_DSI_ConfigHostTimeoutsdefinition of HostTimeoutsdefinition of HAL_DSI_ConfigPhyTimerdefinition of PhyTimersdefinition of maxTimedefinition of HAL_DSI_ConfigFlowControldefinition of FlowControldefinition of HAL_DSI_ConfigCommanddefinition of LPCmddefinition of HAL_DSI_ConfigAdaptedCommandModedefinition of CmdCfgdefinition of HAL_DSI_ConfigVideoModedefinition of VidCfgdefinition of HAL_DSI_SetGenericVCIDdefinition of HAL_DSI_ErrorCallbackdefinition of HAL_DSI_EndOfRefreshCallbackdefinition of HAL_DSI_TearingEffectCallbackdefinition of HAL_DSI_IRQHandlerdefinition of ErrorStatus0definition of ErrorStatus1definition of HAL_DSI_MspDeInitdefinition of HAL_DSI_MspInitdefinition of HAL_DSI_ConfigErrorMonitordefinition of ActiveErrorsdefinition of HAL_DSI_DeInitdefinition of HAL_DSI_Initdefinition of PLLInitdefinition of unitIntervalx4definition of tempIDFdefinition of DSI_ShortWritedefinition of DSI_ConfigPacketHeaderdefinition of DSIxdefinition of DataTypedefinition of Data0definition of Data1definition of ETH_Prepare_Tx_Descriptorsdefinition of hethdefinition of pTxConfigdefinition of dmatxdesclistdefinition of descidxdefinition of firstdescidxdefinition of descnbrdefinition of dmatxdescdefinition of txbufferdefinition of bd_countdefinition of primask_bitdefinition of ETH_DMARxDescListInitdefinition of dmarxdescdefinition of ETH_DMATxDescListInitdefinition of ETH_MACAddressConfigdefinition of MacAddrdefinition of tmpreg1definition of ETH_MACDMAConfigdefinition of macDefaultConfdefinition of dmaDefaultConfdefinition of ETH_SetDMAConfigdefinition of dmaconfdefinition of ETH_SetMACConfigdefinition of macconfdefinition of ETH_FlushTransmitFIFOdefinition of HAL_ETH_GetMACWakeUpSourcedefinition of HAL_ETH_GetMACErrordefinition of HAL_ETH_GetDMAErrordefinition of HAL_ETH_GetErrordefinition of HAL_ETH_GetStatedefinition of HAL_ETH_SetWakeUpFilterdefinition of pFilterdefinition of Countdefinition of regindexdefinition of HAL_ETH_ExitPowerDownModedefinition of HAL_ETH_EnterPowerDownModedefinition of pPowerDownConfigdefinition of powerdownconfigdefinition of HAL_ETH_SetRxVLANIdentifierdefinition of ComparisonBitsdefinition of VLANIdentifierdefinition of HAL_ETH_SetHashTabledefinition of pHashTabledefinition of HAL_ETH_SetSourceMACAddrMatchdefinition of AddrNbrdefinition of pMACAddrdefinition of macaddrlrdefinition of macaddrhrdefinition of HAL_ETH_GetMACFilterConfigdefinition of pFilterConfigdefinition of HAL_ETH_SetMACFilterConfigdefinition of filterconfigdefinition of HAL_ETH_SetMDIOClockRangedefinition of hclkdefinition of HAL_ETH_SetDMAConfigdefinition of HAL_ETH_SetMACConfigdefinition of HAL_ETH_GetDMAConfigdefinition of HAL_ETH_GetMACConfigdefinition of HAL_ETH_WritePHYRegisterdefinition of PHYAddrdefinition of PHYRegdefinition of RegValuedefinition of HAL_ETH_ReadPHYRegisterdefinition of pRegValuedefinition of HAL_ETH_WakeUpCallbackdefinition of HAL_ETH_PMTCallbackdefinition of HAL_ETH_ErrorCallbackdefinition of HAL_ETH_RxCpltCallbackdefinition of HAL_ETH_TxCpltCallbackdefinition of HAL_ETH_IRQHandlerdefinition of mac_flagdefinition of dma_flagdefinition of dma_itsourcedefinition of exti_flagdefinition of HAL_ETH_ReleaseTxPacketdefinition of numOfBufdefinition of pktTxStatusdefinition of pktInUsedefinition of HAL_ETH_TxFreeCallbackdefinition of buffdefinition of HAL_ETH_UnRegisterTxFreeCallbackdefinition of HAL_ETH_RegisterTxFreeCallbackdefinition of HAL_ETH_GetRxDataErrorCodedefinition of pErrorCodedefinition of HAL_ETH_UnRegisterRxLinkCallbackdefinition of HAL_ETH_RegisterRxLinkCallbackdefinition of HAL_ETH_RxLinkCallbackdefinition of pStartdefinition of pEnddefinition of HAL_ETH_RxAllocateCallbackdefinition of HAL_ETH_UnRegisterRxAllocateCallbackdefinition of HAL_ETH_RegisterRxAllocateCallbackdefinition of ETH_UpdateDescriptordefinition of tailidxdefinition of desccountdefinition of allocStatusdefinition of HAL_ETH_ReadDatadefinition of pAppBuffdefinition of desccntdefinition of desccntmaxdefinition of bufflengthdefinition of rxdatareadydefinition of HAL_ETH_Transmit_ITdefinition of HAL_ETH_Transmitdefinition of HAL_ETH_Stop_ITdefinition of descindexdefinition of HAL_ETH_Stopdefinition of HAL_ETH_Start_ITdefinition of HAL_ETH_Startdefinition of HAL_ETH_MspDeInitdefinition of HAL_ETH_MspInitdefinition of HAL_ETH_DeInitdefinition of HAL_ETH_Initdefinition of FLASH_SetErrorCodedefinition of FLASH_Program_Bytedefinition of Datadefinition of FLASH_Program_HalfWorddefinition of FLASH_Program_Worddefinition of FLASH_Program_DoubleWorddefinition of FLASH_WaitForLastOperationdefinition of HAL_FLASH_GetErrordefinition of HAL_FLASH_OB_Launchdefinition of HAL_FLASH_OB_Lockdefinition of HAL_FLASH_OB_Unlockdefinition of HAL_FLASH_Lockdefinition of HAL_FLASH_Unlockdefinition of HAL_FLASH_OperationErrorCallbackdefinition of ReturnValuedefinition of HAL_FLASH_EndOfOperationCallbackdefinition of HAL_FLASH_IRQHandlerdefinition of tempdefinition of HAL_FLASH_Program_ITdefinition of TypeProgramdefinition of HAL_FLASH_Programdefinition of pFlashdefinition of FLASH_OB_GetBootAddressdefinition of BootOptiondefinition of FLASH_OB_GetBORdefinition of FLASH_OB_GetRDPdefinition of readstatusdefinition of FLASH_OB_BootAddressConfigdefinition of FLASH_OB_BOR_LevelConfigdefinition of Leveldefinition of FLASH_OB_RDP_LevelConfigdefinition of FLASH_OB_DisableWRPdefinition of FLASH_OB_EnableWRPdefinition of FLASH_OB_GetUserdefinition of FLASH_OB_UserConfigdefinition of Wwdgdefinition of Iwdgdefinition of Stopdefinition of Stdbydefinition of Iwdgstopdefinition of Iwdgstdbydefinition of NDBankdefinition of NDBootdefinition of useroptionmaskdefinition of useroptionvaluedefinition of FLASH_OB_GetWRPdefinition of FLASH_Erase_Sectordefinition of tmp_psizedefinition of FLASH_MassErasedefinition of HAL_FLASHEx_OBGetConfigdefinition of pOBInitdefinition of HAL_FLASHEx_OBProgramdefinition of HAL_FLASHEx_Erase_ITdefinition of pEraseInitdefinition of HAL_FLASHEx_Erasedefinition of SectorErrordefinition of HAL_GPIO_EXTI_Callbackdefinition of GPIO_Pindefinition of HAL_GPIO_EXTI_IRQHandlerdefinition of HAL_GPIO_LockPindefinition of GPIOxdefinition of HAL_GPIO_TogglePindefinition of odrdefinition of HAL_GPIO_WritePindefinition of HAL_GPIO_ReadPindefinition of bitstatusdefinition of HAL_GPIO_DeInitdefinition of positiondefinition of iopositiondefinition of iocurrentdefinition of HAL_GPIO_Initdefinition of GPIO_Initdefinition of I2C_ConvertOtherXferOptionsdefinition of hi2cdefinition of I2C_Disable_IRQdefinition of InterruptRequestdefinition of I2C_Enable_IRQdefinition of I2C_TransferConfigdefinition of Requestdefinition of I2C_IsErrorOccurreddefinition of Tickstartdefinition of itflagdefinition of I2C_WaitOnRXNEFlagUntilTimeoutdefinition of I2C_WaitOnSTOPFlagUntilTimeoutdefinition of I2C_WaitOnTXISFlagUntilTimeoutdefinition of I2C_WaitOnFlagUntilTimeoutdefinition of Flagdefinition of Statusdefinition of I2C_DMAAbortdefinition of I2C_DMAErrordefinition of treatdmaerrordefinition of I2C_DMASlaveReceiveCpltdefinition of tmpoptionsdefinition of I2C_DMAMasterReceiveCpltdefinition of I2C_DMASlaveTransmitCpltdefinition of I2C_DMAMasterTransmitCpltdefinition of I2C_Flush_TXDRdefinition of I2C_TreatErrorCallbackdefinition of I2C_ITErrordefinition of tmpstatedefinition of tmppreviousstatedefinition of I2C_ITListenCpltdefinition of ITFlagsdefinition of I2C_ITSlaveCpltdefinition of tmpcr1valuedefinition of tmpITFlagsdefinition of I2C_ITMasterCpltdefinition of tmperrordefinition of I2C_ITSlaveSeqCpltdefinition of I2C_ITMasterSeqCpltdefinition of I2C_ITAddrCpltdefinition of transferdirectiondefinition of slaveaddrcodedefinition of ownadd1codedefinition of ownadd2codedefinition of I2C_RequestMemoryReaddefinition of MemAddSizedefinition of I2C_RequestMemoryWritedefinition of I2C_Slave_ISR_DMAdefinition of ITSourcesdefinition of treatdmanackdefinition of I2C_Mem_ISR_DMAdefinition of directiondefinition of I2C_Master_ISR_DMAdefinition of devaddressdefinition of xfermodedefinition of I2C_Slave_ISR_ITdefinition of I2C_Mem_ISR_ITdefinition of I2C_Master_ISR_ITdefinition of HAL_I2C_GetErrordefinition of HAL_I2C_GetModedefinition of HAL_I2C_GetStatedefinition of HAL_I2C_AbortCpltCallbackdefinition of HAL_I2C_ErrorCallbackdefinition of HAL_I2C_MemRxCpltCallbackdefinition of HAL_I2C_MemTxCpltCallbackdefinition of HAL_I2C_ListenCpltCallbackdefinition of HAL_I2C_AddrCallbackdefinition of TransferDirectiondefinition of AddrMatchCodedefinition of HAL_I2C_SlaveRxCpltCallbackdefinition of HAL_I2C_SlaveTxCpltCallbackdefinition of HAL_I2C_MasterRxCpltCallbackdefinition of HAL_I2C_MasterTxCpltCallbackdefinition of HAL_I2C_ER_IRQHandlerdefinition of itflagsdefinition of itsourcesdefinition of HAL_I2C_EV_IRQHandlerdefinition of HAL_I2C_Master_Abort_ITdefinition of tmp_modedefinition of HAL_I2C_DisableListen_ITdefinition of HAL_I2C_EnableListen_ITdefinition of HAL_I2C_Slave_Seq_Receive_DMAdefinition of dmaxferstatusdefinition of HAL_I2C_Slave_Seq_Receive_ITdefinition of HAL_I2C_Slave_Seq_Transmit_DMAdefinition of HAL_I2C_Slave_Seq_Transmit_ITdefinition of HAL_I2C_Master_Seq_Receive_DMAdeclaration of I2Cx_Initdeclaration of I2Cx_MspInitdeclaration of OTM8009A_ReadIDdeclaration of OTM8009A_Initdeclaration of ColorCodingdeclaration of orientationdeclaration of DSI_IO_ReadCmddeclaration of pDatadeclaration of Sizedeclaration of DSI_IO_WriteCmddeclaration of NbrParamsdeclaration of pParamsdeclaration of HAL_LockTypeDefdeclaration of HAL_StatusTypeDefdeclaration of BSP_SDRAM_MspDeInitdeclaration of hsdramdeclaration of Paramsdeclaration of BSP_SDRAM_MspInitdeclaration of BSP_SDRAM_Sendcmddeclaration of SdramCmddeclaration of BSP_SDRAM_WriteData_DMAdeclaration of uwStartAddressdeclaration of uwDataSizedeclaration of BSP_SDRAM_WriteDatadeclaration of BSP_SDRAM_ReadData_DMAdeclaration of BSP_SDRAM_ReadDatadeclaration of BSP_SDRAM_Initialization_sequencedeclaration of RefreshCountdeclaration of BSP_SDRAM_DeInitdeclaration of BSP_SDRAM_Initdeclaration of sFONTdeclaration of Font8declaration of Font12declaration of Font16declaration of Font20declaration of Font24declaration of LCD_OrientationTypeDefdeclaration of Text_AlignModeTypdefdeclaration of pPointdeclaration of Pointdeclaration of LCD_DrawPropTypeDefdeclaration of hdma2d_evaldeclaration of BSP_LCD_SetBrightnessdeclaration of BrightnessValuedeclaration of BSP_LCD_DisplayOndeclaration of BSP_LCD_DisplayOffdeclaration of BSP_LCD_FillEllipsedeclaration of Xposdeclaration of Yposdeclaration of XRadiusdeclaration of YRadiusdeclaration of BSP_LCD_FillPolygondeclaration of Pointsdeclaration of PointCountdeclaration of BSP_LCD_FillCircledeclaration of Radiusdeclaration of BSP_LCD_FillRectdeclaration of Widthdeclaration of Heightdeclaration of BSP_LCD_DrawBitmapdeclaration of pbmpdeclaration of BSP_LCD_DrawEllipsedeclaration of BSP_LCD_DrawPolygondeclaration of BSP_LCD_DrawCircledeclaration of BSP_LCD_DrawRectdeclaration of BSP_LCD_DrawLinedeclaration of x1declaration of y1declaration of x2declaration of y2declaration of BSP_LCD_DrawVLinedeclaration of BSP_LCD_DrawHLinedeclaration of BSP_LCD_DisplayChardeclaration of Asciideclaration of BSP_LCD_DisplayStringAtdeclaration of Textdeclaration of Modedeclaration of BSP_LCD_DisplayStringAtLinedeclaration of Linedeclaration of ptrdeclaration of BSP_LCD_ClearStringLinedeclaration of BSP_LCD_Cleardeclaration of Colordeclaration of BSP_LCD_DrawPixeldeclaration of pixeldeclaration of BSP_LCD_ReadPixeldeclaration of BSP_LCD_GetFontdeclaration of BSP_LCD_SetFontdeclaration of fontsdeclaration of BSP_LCD_GetBackColordeclaration of BSP_LCD_SetBackColordeclaration of BSP_LCD_GetTextColordeclaration of BSP_LCD_SetTextColordeclaration of BSP_LCD_SetLayerVisibledeclaration of LayerIndexdeclaration of Statedeclaration of BSP_LCD_SelectLayerdeclaration of BSP_LCD_SetLayerWindowdeclaration of BSP_LCD_ResetColorKeyingdeclaration of BSP_LCD_SetColorKeyingdeclaration of RGBValuedeclaration of BSP_LCD_SetLayerAddressdeclaration of Addressdeclaration of BSP_LCD_SetTransparencydeclaration of Transparencydeclaration of BSP_LCD_LayerDefaultInitdeclaration of FB_Addressdeclaration of BSP_LCD_SetYSizedeclaration of imageHeightPixelsdeclaration of BSP_LCD_SetXSizedeclaration of imageWidthPixelsdeclaration of BSP_LCD_GetYSizedeclaration of BSP_LCD_GetXSizedeclaration of BSP_LCD_Resetdeclaration of BSP_LCD_MspInitdeclaration of BSP_LCD_MspDeInitdeclaration of BSP_LCD_InitExdeclaration of BSP_LCD_Initdeclaration of LCD_IO_GetIDdeclaration of LL_ConvertLineToARGB8888declaration of pSrcdeclaration of pDstdeclaration of xSizedeclaration of ColorModedeclaration of LL_FillBufferdeclaration of ySizedeclaration of OffLinedeclaration of ColorIndexdeclaration of FillTriangledeclaration of x3declaration of y3declaration of DrawChardeclaration of cdeclaration of BSP_SD_ReadCpltCallbackdeclaration of SdCarddeclaration of BSP_SD_WriteCpltCallbackdeclaration of BSP_SD_AbortCallbackdeclaration of BSP_SD_MspDeInitdeclaration of hsddeclaration of BSP_SD_MspInitdeclaration of BSP_SD_IsDetectedExdeclaration of BSP_SD_IsDetecteddeclaration of BSP_SD_GetCardInfoExdeclaration of CardInfodeclaration of BSP_SD_GetCardInfodeclaration of BSP_SD_GetCardStateExdeclaration of BSP_SD_GetCardStatedeclaration of BSP_SD_EraseExdeclaration of StartAddrdeclaration of EndAddrdeclaration of BSP_SD_Erasedeclaration of BSP_SD_WriteBlocks_DMAExdeclaration of WriteAddrdeclaration of NumOfBlocksdeclaration of BSP_SD_WriteBlocks_DMAdeclaration of BSP_SD_ReadBlocks_DMAExdeclaration of ReadAddrdeclaration of BSP_SD_ReadBlocks_DMAdeclaration of BSP_SD_WriteBlocksExdeclaration of Timeoutdeclaration of BSP_SD_WriteBlocksdeclaration of BSP_SD_ReadBlocksExdeclaration of BSP_SD_ReadBlocksdeclaration of BSP_SD_ITConfigExdeclaration of BSP_SD_ITConfigdeclaration of BSP_SD_DeInitExdeclaration of BSP_SD_DeInitdeclaration of BSP_SD_InitExdeclaration of BSP_SD_Initdeclaration of BSP_SRAM_MspDeInitdeclaration of hsramdeclaration of BSP_SRAM_MspInitdeclaration of BSP_SRAM_WriteData_DMAdeclaration of BSP_SRAM_WriteDatadeclaration of BSP_SRAM_ReadData_DMAdeclaration of BSP_SRAM_ReadDatadeclaration of BSP_SRAM_DeInitdeclaration of BSP_SRAM_Initdeclaration of __zero_table_tdeclaration of __copy_table_tdeclaration of __zero_table_end__declaration of __zero_table_start__declaration of __copy_table_end__declaration of __copy_table_start__declaration of _startdeclaration of ARM_MPU_Region_tdeclaration of CoreDebug_Typedeclaration of FPU_Typedeclaration of MPU_Typedeclaration of TPI_Typedeclaration of DWT_Typedeclaration of ITM_Typedeclaration of SysTick_Typedeclaration of SCnSCB_Typedeclaration of SCB_Typedeclaration of NVIC_Typedeclaration of CONTROL_Typedeclaration of xPSR_Typedeclaration of IPSR_Typedeclaration of APSR_Typedeclaration of ITM_RxBufferdeclaration of SystemCoreClockUpdatedeclaration of SystemInitdeclaration of APBPrescTabledeclaration of AHBPrescTabledeclaration of SystemCoreClockdeclaration of DSI_TypeDefdeclaration of MDIOS_TypeDefdeclaration of JPEG_TypeDefdeclaration of USB_OTG_HostChannelTypeDefdeclaration of USB_OTG_HostTypeDefdeclaration of USB_OTG_OUTEndpointTypeDefdeclaration of USB_OTG_INEndpointTypeDefdeclaration of USB_OTG_DeviceTypeDefdeclaration of USB_OTG_GlobalTypeDefdeclaration of RNG_TypeDefdeclaration of WWDG_TypeDefdeclaration of USART_TypeDefdeclaration of LPTIM_TypeDefdeclaration of TIM_TypeDefdeclaration of QUADSPI_TypeDefdeclaration of SPI_TypeDefdeclaration of SDMMC_TypeDefdeclaration of SPDIFRX_TypeDefdeclaration of SAI_Block_TypeDefdeclaration of SAI_TypeDefdeclaration of RTC_TypeDefdeclaration of RCC_TypeDefdeclaration of PWR_TypeDefdeclaration of LTDC_Layer_TypeDefdeclaration of LTDC_TypeDefdeclaration of IWDG_TypeDefdeclaration of I2C_TypeDefdeclaration of SYSCFG_TypeDefdeclaration of GPIO_TypeDefdeclaration of FMC_Bank5_6_TypeDefdeclaration of FMC_Bank3_TypeDefdeclaration of FMC_Bank1E_TypeDefdeclaration of FMC_Bank1_TypeDefdeclaration of FLASH_TypeDefdeclaration of EXTI_TypeDefdeclaration of ETH_TypeDefdeclaration of DMA2D_TypeDefdeclaration of DMA_TypeDefdeclaration of DMA_Stream_TypeDefdeclaration of DCMI_TypeDefdeclaration of DBGMCU_TypeDefdeclaration of DFSDM_Channel_TypeDefdeclaration of DFSDM_Filter_TypeDefdeclaration of DAC_TypeDefdeclaration of CRC_TypeDefdeclaration of CEC_TypeDefdeclaration of CAN_TypeDefdeclaration of CAN_FilterRegister_TypeDefdeclaration of CAN_FIFOMailBox_TypeDefdeclaration of CAN_TxMailBox_TypeDefdeclaration of ADC_Common_TypeDefdeclaration of ADC_TypeDefdeclaration of IRQn_Typedeclaration of ErrorStatusdeclaration of FunctionalStatedeclaration of ITStatusdeclaration of FlagStatusdeclaration of RCC_PeriphCLKInitTypeDefdeclaration of RCC_PLLSAIInitTypeDefdeclaration of RCC_PLLI2SInitTypeDefdeclaration of RCC_PLLInitTypeDefdeclaration of HAL_RCCEx_DisablePLLSAIdeclaration of HAL_RCCEx_EnablePLLSAIdeclaration of PLLSAIInitdeclaration of HAL_RCCEx_DisablePLLI2Sdeclaration of HAL_RCCEx_EnablePLLI2Sdeclaration of PLLI2SInitdeclaration of HAL_RCCEx_GetPeriphCLKFreqdeclaration of PeriphClkdeclaration of HAL_RCCEx_GetPeriphCLKConfigdeclaration of PeriphClkInitdeclaration of HAL_RCCEx_PeriphCLKConfigdeclaration of RCC_ClkInitTypeDefdeclaration of RCC_OscInitTypeDefdeclaration of HAL_RCC_CSSCallbackdeclaration of HAL_RCC_NMI_IRQHandlerdeclaration of HAL_RCC_GetClockConfigdeclaration of RCC_ClkInitStructdeclaration of pFLatencydeclaration of HAL_RCC_GetOscConfigdeclaration of RCC_OscInitStructdeclaration of HAL_RCC_GetPCLK2Freqdeclaration of HAL_RCC_GetPCLK1Freqdeclaration of HAL_RCC_GetHCLKFreqdeclaration of HAL_RCC_GetSysClockFreqdeclaration of HAL_RCC_DisableCSSdeclaration of HAL_RCC_EnableCSSdeclaration of HAL_RCC_MCOConfigdeclaration of RCC_MCOxdeclaration of RCC_MCOSourcedeclaration of RCC_MCODivdeclaration of HAL_RCC_ClockConfigdeclaration of FLatencydeclaration of HAL_RCC_OscConfigdeclaration of HAL_RCC_DeInitdeclaration of GPIO_PinStatedeclaration of GPIO_InitTypeDefdeclaration of HAL_GPIO_EXTI_Callbackdeclaration of GPIO_Pindeclaration of HAL_GPIO_EXTI_IRQHandlerdeclaration of HAL_GPIO_LockPindeclaration of GPIOxdeclaration of HAL_GPIO_TogglePindeclaration of HAL_GPIO_WritePindeclaration of HAL_GPIO_ReadPindeclaration of HAL_GPIO_DeInitdeclaration of HAL_GPIO_Initdeclaration of GPIO_Initdeclaration of HAL_DMA_MemoryTypeDefdeclaration of HAL_DMAEx_ChangeMemorydeclaration of hdmadeclaration of memorydeclaration of HAL_DMAEx_MultiBufferStart_ITdeclaration of SrcAddressdeclaration of DstAddressdeclaration of SecondMemAddressdeclaration of DataLengthdeclaration of HAL_DMAEx_MultiBufferStartdeclaration of DMA_HandleTypeDefdeclaration of HAL_DMA_CallbackIDTypeDefdeclaration of HAL_DMA_LevelCompleteTypeDefdeclaration of HAL_DMA_StateTypeDefdeclaration of DMA_InitTypeDefdeclaration of HAL_DMA_GetErrordeclaration of HAL_DMA_GetStatedeclaration of HAL_DMA_UnRegisterCallbackdeclaration of CallbackIDdeclaration of HAL_DMA_RegisterCallbackdeclaration of pCallbackdeclaration of HAL_DMA_IRQHandlerdeclaration of HAL_DMA_PollForTransferdeclaration of CompleteLeveldefinition of xferrequestdefinition of HAL_I2C_Master_Seq_Receive_ITdefinition of HAL_I2C_Master_Seq_Transmit_DMAdefinition of sizetoxferdefinition of HAL_I2C_Master_Seq_Transmit_ITdefinition of HAL_I2C_IsDeviceReadydefinition of I2C_Trialsdefinition of HAL_I2C_Mem_Read_DMAdefinition of HAL_I2C_Mem_Write_DMAdefinition of HAL_I2C_Mem_Read_ITdefinition of HAL_I2C_Mem_Write_ITdefinition of HAL_I2C_Mem_Readdefinition of HAL_I2C_Mem_Writedefinition of HAL_I2C_Slave_Receive_DMAdefinition of HAL_I2C_Slave_Transmit_DMAdefinition of HAL_I2C_Master_Receive_DMAdefinition of HAL_I2C_Master_Transmit_DMAdefinition of HAL_I2C_Slave_Receive_ITdefinition of HAL_I2C_Slave_Transmit_ITdefinition of HAL_I2C_Master_Receive_ITdefinition of HAL_I2C_Master_Transmit_ITdefinition of HAL_I2C_Slave_Receivedefinition of HAL_I2C_Slave_Transmitdefinition of tmpXferCountdefinition of errordefinition of HAL_I2C_Master_Receivedefinition of HAL_I2C_Master_Transmitdefinition of HAL_I2C_MspDeInitdefinition of HAL_I2C_MspInitdefinition of HAL_I2C_DeInitdefinition of HAL_I2C_Initdefinition of HAL_I2CEx_DisableFastModePlusdefinition of ConfigFastModePlusdefinition of HAL_I2CEx_EnableFastModePlusdefinition of HAL_I2CEx_ConfigDigitalFilterdefinition of DigitalFilterdefinition of HAL_I2CEx_ConfigAnalogFilterdefinition of AnalogFilterdefinition of LTDC_SetConfigdefinition of hltdcdefinition of HAL_LTDC_GetErrordefinition of HAL_LTDC_GetStatedefinition of HAL_LTDC_DisableCLUT_NoReloaddefinition of HAL_LTDC_EnableCLUT_NoReloaddefinition of HAL_LTDC_DisableColorKeying_NoReloaddefinition of HAL_LTDC_EnableColorKeying_NoReloaddefinition of HAL_LTDC_ConfigColorKeying_NoReloaddefinition of HAL_LTDC_SetPitch_NoReloaddefinition of LinePitchInPixelsdefinition of pitchUpdatedefinition of pixelFormatdefinition of HAL_LTDC_SetAddress_NoReloaddefinition of HAL_LTDC_SetAlpha_NoReloaddefinition of HAL_LTDC_SetPixelFormat_NoReloaddefinition of Pixelformatdefinition of HAL_LTDC_SetWindowPosition_NoReloaddefinition of HAL_LTDC_SetWindowSize_NoReloaddefinition of HAL_LTDC_ConfigLayer_NoReloaddefinition of HAL_LTDC_Reloaddefinition of ReloadTypedefinition of HAL_LTDC_ProgramLineEventdefinition of HAL_LTDC_SetPitchdefinition of HAL_LTDC_SetAddressdefinition of HAL_LTDC_SetAlphadefinition of HAL_LTDC_SetPixelFormatdefinition of HAL_LTDC_SetWindowPositiondefinition of HAL_LTDC_SetWindowSizedefinition of HAL_LTDC_DisableDitherdefinition of HAL_LTDC_EnableDitherdefinition of HAL_LTDC_DisableCLUTdefinition of HAL_LTDC_EnableCLUTdefinition of HAL_LTDC_DisableColorKeyingdefinition of HAL_LTDC_EnableColorKeyingdefinition of HAL_LTDC_ConfigCLUTdefinition of CLUTSizedefinition of pcolorlutdefinition of HAL_LTDC_ConfigColorKeyingdefinition of HAL_LTDC_ConfigLayerdefinition of HAL_LTDC_ReloadEventCallbackdefinition of HAL_LTDC_LineEventCallbackdefinition of HAL_LTDC_ErrorCallbackdefinition of HAL_LTDC_IRQHandlerdefinition of HAL_LTDC_MspDeInitdefinition of HAL_LTDC_MspInitdefinition of HAL_LTDC_DeInitdefinition of HAL_LTDC_Initdefinition of HAL_LTDCEx_StructInitFromAdaptedCommandConfigdefinition of HAL_LTDCEx_StructInitFromVideoConfigdefinition of HAL_PWR_DisableSEVOnPenddefinition of HAL_PWR_EnableSEVOnPenddefinition of HAL_PWR_DisableSleepOnExitdefinition of HAL_PWR_EnableSleepOnExitdefinition of HAL_PWR_PVDCallbackdefinition of HAL_PWR_PVD_IRQHandlerdefinition of HAL_PWR_EnterSTANDBYModedefinition of HAL_PWR_EnterSTOPModedefinition of Regulatordefinition of STOPEntrydefinition of HAL_PWR_EnterSLEEPModedefinition of SLEEPEntrydefinition of HAL_PWR_DisableWakeUpPindefinition of WakeUpPinxdefinition of HAL_PWR_EnableWakeUpPindefinition of WakeUpPinPolaritydefinition of HAL_PWR_DisablePVDdefinition of HAL_PWR_EnablePVDdefinition of HAL_PWR_ConfigPVDdefinition of sConfigPVDdefinition of HAL_PWR_DisableBkUpAccessdefinition of HAL_PWR_EnableBkUpAccessdefinition of HAL_PWR_DeInitdefinition of HAL_PWREx_ControlVoltageScalingdefinition of VoltageScalingdefinition of HAL_PWREx_GetVoltageRangedefinition of HAL_PWREx_EnterUnderDriveSTOPModedefinition of tempregdefinition of HAL_PWREx_DisableOverDrivedefinition of HAL_PWREx_EnableOverDrivedefinition of HAL_PWREx_DisableLowRegulatorLowVoltagedefinition of HAL_PWREx_EnableLowRegulatorLowVoltagedefinition of HAL_PWREx_DisableMainRegulatorLowVoltagedefinition of HAL_PWREx_EnableMainRegulatorLowVoltagedefinition of HAL_PWREx_DisableFlashPowerDowndefinition of HAL_PWREx_EnableFlashPowerDowndefinition of HAL_PWREx_DisableBkUpRegdefinition of HAL_PWREx_EnableBkUpRegdefinition of HAL_RCC_CSSCallbackdefinition of HAL_RCC_NMI_IRQHandlerdefinition of HAL_RCC_GetClockConfigdefinition of RCC_ClkInitStructdefinition of pFLatencydefinition of HAL_RCC_GetOscConfigdefinition of RCC_OscInitStructdefinition of HAL_RCC_GetPCLK2Freqdefinition of HAL_RCC_GetPCLK1Freqdefinition of HAL_RCC_GetHCLKFreqdefinition of HAL_RCC_GetSysClockFreqdefinition of pllmdefinition of pllvcodefinition of pllpdefinition of sysclockfreqdefinition of HAL_RCC_DisableCSSdefinition of HAL_RCC_EnableCSSdefinition of HAL_RCC_MCOConfigdefinition of RCC_MCOxdefinition of RCC_MCOSourcedefinition of RCC_MCODivdefinition of HAL_RCC_ClockConfigdefinition of FLatencydefinition of HAL_RCC_OscConfigdefinition of pll_configdefinition of pwrclkchangeddefinition of HAL_RCC_DeInitdefinition of HAL_RCCEx_DisablePLLSAIdefinition of HAL_RCCEx_EnablePLLSAIdefinition of PLLSAIInitdefinition of HAL_RCCEx_DisablePLLI2Sdefinition of HAL_RCCEx_EnablePLLI2Sdefinition of PLLI2SInitdefinition of HAL_RCCEx_GetPeriphCLKFreqdefinition of PeriphClkdefinition of frequencydefinition of vcoinputdefinition of saiclocksourcedefinition of HAL_RCCEx_GetPeriphCLKConfigdefinition of PeriphClkInitdefinition of HAL_RCCEx_PeriphCLKConfigdefinition of tmpreg0definition of plli2suseddefinition of pllsaiuseddefinition of SDRAM_DMAErrordefinition of SDRAM_DMACpltProtdefinition of SDRAM_DMACpltdefinition of HAL_SDRAM_GetStatedefinition of HAL_SDRAM_GetModeStatusdefinition of HAL_SDRAM_SetAutoRefreshNumberdefinition of HAL_SDRAM_ProgramRefreshRatedefinition of RefreshRatedefinition of HAL_SDRAM_SendCommanddefinition of HAL_SDRAM_WriteProtection_Disabledefinition of HAL_SDRAM_WriteProtection_Enabledefinition of HAL_SDRAM_Write_DMAdefinition of pAddressdefinition of pSrcBufferdefinition of HAL_SDRAM_Read_DMAdefinition of pDstBufferdefinition of HAL_SDRAM_Write_32bdefinition of pSdramAddressdefinition of psrcbuffdefinition of HAL_SDRAM_Read_32bdefinition of pdestbuffdefinition of HAL_SDRAM_Write_16bdefinition of psdramaddressdefinition of HAL_SDRAM_Read_16bdefinition of HAL_SDRAM_Write_8bdefinition of HAL_SDRAM_Read_8bdefinition of HAL_SDRAM_DMA_XferErrorCallbackdefinition of HAL_SDRAM_DMA_XferCpltCallbackdefinition of HAL_SDRAM_RefreshErrorCallbackdefinition of HAL_SDRAM_IRQHandlerdefinition of HAL_SDRAM_MspDeInitdefinition of HAL_SDRAM_MspInitdefinition of HAL_SDRAM_DeInitdefinition of HAL_SDRAM_Initdefinition of TIM_CCxChannelCmddefinition of TIMxdefinition of TIM_ETR_SetConfigdefinition of TIM_ExtTRGPrescalerdefinition of TIM_ExtTRGPolaritydefinition of ExtTRGFilterdefinition of tmpsmcrdefinition of TIM_ITRx_SetConfigdefinition of InputTriggerSourcedefinition of TIM_TI4_SetConfigdefinition of TIM_ICPolaritydefinition of TIM_ICSelectiondefinition of TIM_ICFilterdefinition of tmpccmr2definition of tmpccerdefinition of TIM_TI3_SetConfigdefinition of TIM_TI2_ConfigInputStagedefinition of tmpccmr1definition of TIM_TI2_SetConfigdefinition of TIM_TI1_ConfigInputStagedefinition of TIM_TI1_SetConfigdefinition of TIM_SlaveTimer_SetConfigdefinition of htimdefinition of sSlaveConfigdefinition of TIM_OC6_SetConfigdefinition of OC_Configdefinition of tmpccmrxdefinition of tmpcr2definition of TIM_OC5_SetConfigdefinition of TIM_OC4_SetConfigdefinition of TIM_OC3_SetConfigdefinition of TIM_OC2_SetConfigdefinition of TIM_OC1_SetConfigdefinition of TIM_Base_SetConfigdefinition of Structuredefinition of tmpcr1definition of TIM_DMATriggerHalfCpltdefinition of TIM_DMATriggerCpltdefinition of TIM_DMAPeriodElapsedHalfCpltdefinition of TIM_DMAPeriodElapsedCpltdefinition of TIM_DMACaptureHalfCpltdefinition of TIM_DMACaptureCpltdefinition of TIM_DMADelayPulseHalfCpltdefinition of TIM_DMADelayPulseCpltdefinition of TIM_DMAErrordefinition of HAL_TIM_DMABurstStatedefinition of HAL_TIM_GetChannelStatedefinition of channel_statedefinition of HAL_TIM_GetActiveChanneldefinition of HAL_TIM_Encoder_GetStatedefinition of HAL_TIM_OnePulse_GetStatedefinition of HAL_TIM_IC_GetStatedefinition of HAL_TIM_PWM_GetStatedefinition of HAL_TIM_OC_GetStatedefinition of HAL_TIM_Base_GetStatedefinition of HAL_TIM_ErrorCallbackdefinition of HAL_TIM_TriggerHalfCpltCallbackdefinition of HAL_TIM_TriggerCallbackdefinition of HAL_TIM_PWM_PulseFinishedHalfCpltCallbackdefinition of HAL_TIM_PWM_PulseFinishedCallbackdefinition of HAL_TIM_IC_CaptureHalfCpltCallbackdefinition of HAL_TIM_IC_CaptureCallbackdefinition of HAL_TIM_OC_DelayElapsedCallbackdefinition of HAL_TIM_PeriodElapsedHalfCpltCallbackdefinition of HAL_TIM_PeriodElapsedCallbackdefinition of HAL_TIM_ReadCapturedValuedefinition of HAL_TIM_SlaveConfigSynchro_ITdefinition of HAL_TIM_SlaveConfigSynchrodefinition of HAL_TIM_ConfigTI1Inputdefinition of TI1_Selectiondefinition of HAL_TIM_ConfigClockSourcedefinition of sClockSourceConfigdefinition of HAL_TIM_ConfigOCrefCleardefinition of sClearInputConfigdefinition of HAL_TIM_GenerateEventdefinition of EventSourcedefinition of HAL_TIM_DMABurst_ReadStopdefinition of BurstRequestSrcdefinition of HAL_TIM_DMABurst_MultiReadStartdefinition of BurstBaseAddressdefinition of BurstBufferdefinition of BurstLengthdefinition of HAL_TIM_DMABurst_ReadStartdefinition of HAL_TIM_DMABurst_WriteStopdefinition of HAL_TIM_DMABurst_MultiWriteStartdefinition of HAL_TIM_DMABurst_WriteStartdefinition of HAL_TIM_OnePulse_ConfigChanneldefinition of OutputChanneldefinition of InputChanneldefinition of temp1definition of HAL_TIM_PWM_ConfigChanneldefinition of HAL_TIM_IC_ConfigChanneldefinition of HAL_TIM_OC_ConfigChanneldefinition of HAL_TIM_IRQHandlerdefinition of itsourcedefinition of HAL_TIM_Encoder_Stop_DMAdefinition of HAL_TIM_Encoder_Start_DMAdefinition of pData1definition of pData2definition of channel_1_statedefinition of channel_2_statedefinition of complementary_channel_1_statedefinition of complementary_channel_2_statedefinition of HAL_TIM_Encoder_Stop_ITdefinition of HAL_TIM_Encoder_Start_ITdefinition of HAL_TIM_Encoder_Stopdefinition of HAL_TIM_Encoder_Startdefinition of HAL_TIM_Encoder_MspDeInitdefinition of HAL_TIM_Encoder_MspInitdefinition of HAL_TIM_Encoder_DeInitdefinition of HAL_TIM_Encoder_Initdefinition of HAL_TIM_OnePulse_Stop_ITdefinition of HAL_TIM_OnePulse_Start_ITdefinition of HAL_TIM_OnePulse_Stopdefinition of HAL_TIM_OnePulse_Startdefinition of HAL_TIM_OnePulse_MspDeInitdefinition of HAL_TIM_OnePulse_MspInitdefinition of HAL_TIM_OnePulse_DeInitdefinition of HAL_TIM_OnePulse_Initdefinition of OnePulseModedefinition of HAL_TIM_IC_Stop_DMAdefinition of HAL_TIM_IC_Start_DMAdefinition of complementary_channel_statedefinition of HAL_TIM_IC_Stop_ITdefinition of HAL_TIM_IC_Start_ITdefinition of HAL_TIM_IC_Stopdefinition of HAL_TIM_IC_Startdefinition of HAL_TIM_IC_MspDeInitdefinition of HAL_TIM_IC_MspInitdefinition of HAL_TIM_IC_DeInitdefinition of HAL_TIM_IC_Initdefinition of HAL_TIM_PWM_Stop_DMAdefinition of HAL_TIM_PWM_Start_DMAdefinition of HAL_TIM_PWM_Stop_ITdefinition of HAL_TIM_PWM_Start_ITdefinition of HAL_TIM_PWM_Stopdefinition of HAL_TIM_PWM_Startdefinition of HAL_TIM_PWM_MspDeInitdefinition of HAL_TIM_PWM_MspInitdefinition of HAL_TIM_PWM_DeInitdefinition of HAL_TIM_PWM_Initdefinition of HAL_TIM_OC_Stop_DMAdefinition of HAL_TIM_OC_Start_DMAdefinition of HAL_TIM_OC_Stop_ITdeclaration of 1st parameterdeclaration of 2nd parameterdeclaration of 3rd parameterdeclaration of 4th parameterdeclaration of 5th parameterdefinition of HAL_TIM_OC_Start_ITdefinition of HAL_TIM_OC_Stopdefinition of HAL_TIM_OC_Startdefinition of HAL_TIM_OC_MspDeInitdefinition of HAL_TIM_OC_MspInitdefinition of HAL_TIM_OC_DeInitdefinition of HAL_TIM_OC_Initdefinition of HAL_TIM_Base_Stop_DMAdefinition of HAL_TIM_Base_Start_DMAdefinition of HAL_TIM_Base_Stop_ITdefinition of HAL_TIM_Base_Start_ITdefinition of HAL_TIM_Base_Stopdefinition of HAL_TIM_Base_Startdefinition of HAL_TIM_Base_MspDeInitdefinition of HAL_TIM_Base_MspInitdefinition of HAL_TIM_Base_DeInitdefinition of HAL_TIM_Base_Initdefinition of TIM_CCxNChannelCmddefinition of TIM_DMAErrorCCxNdefinition of TIM_DMADelayPulseNCpltdefinition of TIMEx_DMACommutationHalfCpltdefinition of TIMEx_DMACommutationCpltdefinition of HAL_TIMEx_GetChannelNStatedefinition of ChannelNdefinition of HAL_TIMEx_HallSensor_GetStatedefinition of HAL_TIMEx_Break2Callbackdefinition of HAL_TIMEx_BreakCallbackdefinition of HAL_TIMEx_CommutHalfCpltCallbackdefinition of HAL_TIMEx_CommutCallbackdefinition of HAL_TIMEx_GroupChannel5definition of Channelsdefinition of HAL_TIMEx_RemapConfigdefinition of Remapdefinition of HAL_TIMEx_ConfigBreakInputdefinition of BreakInputdefinition of sBreakInputConfigdefinition of tmporxdefinition of bkin_enable_maskdefinition of bkin_polarity_maskdefinition of bkin_enable_bitposdefinition of bkin_polarity_bitposdefinition of HAL_TIMEx_ConfigBreakDeadTimedefinition of sBreakDeadTimeConfigdefinition of tmpbdtrdefinition of HAL_TIMEx_MasterConfigSynchronizationdefinition of sMasterConfigdefinition of HAL_TIMEx_ConfigCommutEvent_DMAdefinition of CommutationSourcedefinition of HAL_TIMEx_ConfigCommutEvent_ITdefinition of HAL_TIMEx_ConfigCommutEventdefinition of HAL_TIMEx_OnePulseN_Stop_ITdefinition of input_channeldefinition of HAL_TIMEx_OnePulseN_Start_ITdefinition of HAL_TIMEx_OnePulseN_Stopdefinition of HAL_TIMEx_OnePulseN_Startdefinition of HAL_TIMEx_PWMN_Stop_DMAdefinition of HAL_TIMEx_PWMN_Start_DMAdefinition of HAL_TIMEx_PWMN_Stop_ITdefinition of HAL_TIMEx_PWMN_Start_ITdefinition of HAL_TIMEx_PWMN_Stopdefinition of HAL_TIMEx_PWMN_Startdefinition of HAL_TIMEx_OCN_Stop_DMAdefinition of HAL_TIMEx_OCN_Start_DMAdefinition of HAL_TIMEx_OCN_Stop_ITdefinition of HAL_TIMEx_OCN_Start_ITdefinition of HAL_TIMEx_OCN_Stopdefinition of HAL_TIMEx_OCN_Startdefinition of HAL_TIMEx_HallSensor_Stop_DMAdefinition of HAL_TIMEx_HallSensor_Start_DMAdefinition of HAL_TIMEx_HallSensor_Stop_ITdefinition of HAL_TIMEx_HallSensor_Start_ITdefinition of HAL_TIMEx_HallSensor_Stopdefinition of HAL_TIMEx_HallSensor_Startdefinition of HAL_TIMEx_HallSensor_MspDeInitdefinition of HAL_TIMEx_HallSensor_MspInitdefinition of HAL_TIMEx_HallSensor_DeInitdefinition of HAL_TIMEx_HallSensor_Initdefinition of UART_RxISR_16BITdefinition of uhMaskdefinition of uhdatadefinition of valdefinition of UART_RxISR_8BITdefinition of UART_EndTransmit_ITdefinition of UART_TxISR_16BITdefinition of UART_TxISR_8BITdefinition of UART_DMARxOnlyAbortCallbackdefinition of UART_DMATxOnlyAbortCallbackdefinition of UART_DMARxAbortCallbackdefinition of UART_DMATxAbortCallbackdefinition of UART_DMAAbortOnErrordefinition of UART_DMAErrordefinition of gstatedefinition of rxstatedefinition of UART_DMARxHalfCpltdefinition of UART_DMAReceiveCpltdefinition of UART_DMATxHalfCpltdefinition of UART_DMATransmitCpltdefinition of UART_EndRxTransferdefinition of UART_EndTxTransferdefinition of UART_Start_Receive_DMAdefinition of UART_Start_Receive_ITdefinition of UART_WaitOnFlagUntilTimeoutdefinition of UART_CheckIdleStatedefinition of UART_AdvFeatureConfigdefinition of UART_SetConfigdefinition of brrtempdefinition of clocksourcedefinition of usartdivdefinition of pclkdefinition of HAL_UART_GetErrordefinition of HAL_UART_GetStatedefinition of temp2definition of HAL_LIN_SendBreakdefinition of HAL_HalfDuplex_EnableReceiverdefinition of HAL_HalfDuplex_EnableTransmitterdefinition of HAL_MultiProcessor_EnterMuteModedefinition of HAL_MultiProcessor_DisableMuteModedefinition of HAL_MultiProcessor_EnableMuteModedefinition of HAL_UART_DisableReceiverTimeoutdefinition of HAL_UART_EnableReceiverTimeoutdefinition of HAL_UART_ReceiverTimeout_Configdefinition of TimeoutValuedefinition of HAL_UARTEx_WakeupCallbackdefinition of HAL_UARTEx_RxEventCallbackdefinition of HAL_UART_AbortReceiveCpltCallbackdefinition of HAL_UART_AbortTransmitCpltCallbackdefinition of HAL_UART_AbortCpltCallbackdefinition of HAL_UART_ErrorCallbackdefinition of HAL_UART_RxHalfCpltCallbackdefinition of HAL_UART_RxCpltCallbackdefinition of HAL_UART_TxHalfCpltCallbackdefinition of HAL_UART_TxCpltCallbackdefinition of HAL_UART_IRQHandlerdefinition of cr1itsdefinition of cr3itsdefinition of errorflagsdefinition of errorcodedefinition of nb_remaining_rx_datadefinition of nb_rx_datadefinition of HAL_UART_AbortReceive_ITdefinition of HAL_UART_AbortTransmit_ITdefinition of HAL_UART_Abort_ITdefinition of abortcpltdefinition of HAL_UART_AbortReceivedefinition of HAL_UART_AbortTransmitdefinition of HAL_UART_Abortdefinition of HAL_UART_DMAStopdefinition of HAL_UART_DMAResumedefinition of HAL_UART_DMAPausedefinition of HAL_UART_Receive_DMAdefinition of HAL_UART_Transmit_DMAdefinition of HAL_UART_Receive_ITdefinition of HAL_UART_Transmit_ITdefinition of HAL_UART_Receivedefinition of pdata8bitsdefinition of pdata16bitsdefinition of HAL_UART_Transmitdefinition of HAL_UART_MspDeInitdefinition of HAL_UART_MspInitdefinition of HAL_UART_DeInitdefinition of HAL_MultiProcessor_Initdefinition of WakeUpMethoddefinition of HAL_LIN_Initdefinition of BreakDetectLengthdefinition of HAL_HalfDuplex_Initdefinition of HAL_UART_Initdefinition of FMC_SDRAM_GetModeStatusdefinition of Devicedefinition of Bankdefinition of FMC_SDRAM_SetAutoRefreshNumberdefinition of FMC_SDRAM_ProgramRefreshRatedefinition of FMC_SDRAM_SendCommanddefinition of FMC_SDRAM_WriteProtection_Disabledefinition of FMC_SDRAM_WriteProtection_Enabledefinition of FMC_SDRAM_DeInitdefinition of FMC_SDRAM_Timing_Initdefinition of FMC_SDRAM_Initdefinition of FMC_NAND_GetECCdefinition of ECCvaldefinition of FMC_NAND_ECC_Disabledefinition of FMC_NAND_ECC_Enabledefinition of FMC_NAND_DeInitdefinition of FMC_NAND_AttributeSpace_Timing_Initdefinition of FMC_NAND_CommonSpace_Timing_Initdefinition of FMC_NAND_Initdefinition of FMC_NORSRAM_WriteOperation_Disabledefinition of FMC_NORSRAM_WriteOperation_Enabledefinition of FMC_NORSRAM_Extended_Timing_Initdefinition of FMC_NORSRAM_Timing_Initdefinition of tmprdefinition of FMC_NORSRAM_DeInitdefinition of ExDevicedefinition of FMC_NORSRAM_Initdefinition of flashaccessdefinition of btcr_regdefinition of maskdefinition of os_messageQ_defdefinition of os_pool_defdefinition of os_semaphore_defdefinition of os_mutex_defdefinition of os_timer_defdefinition of os_thread_defdefinition of os_mailQ_defdefinition of defdefinition of message_iddefinition of mail_iddefinition of signalsdefinition of pdefinition of item_szdefinition of queue_szdefinition of pooldefinition of pool_szdefinition of dummydefinition of ptimerdefinition of stacksizedefinition of instancesdefinition of tprioritydefinition of pthreaddefinition of namedefinition of cbdefinition of osSemaphoreGetCountdefinition of semaphore_iddefinition of osRecursiveMutexWaitdefinition of mutex_iddefinition of millisecdefinition of osRecursiveMutexReleasedefinition of osRecursiveMutexCreatedefinition of mutex_defdefinition of osMessageDeletedefinition of queue_iddefinition of osMessageAvailableSpacedefinition of osMessageWaitingdefinition of osMessagePeekdefinition of eventdefinition of osThreadListdefinition of osAbortDelaydefinition of thread_iddefinition of osDelayUntildefinition of PreviousWakeTimedefinition of osThreadResumeAlldefinition of osThreadSuspendAlldefinition of osThreadResumedefinition of osThreadSuspenddefinition of osSystickHandlerdefinition of osMailFreedefinition of maildefinition of osMailGetdefinition of taskWokendefinition of osMailPutdefinition of osMailCAllocdefinition of osMailAllocdefinition of osMailCreatedefinition of queue_defdefinition of pool_defdefinition of osMessageGetdefinition of osMessagePutdefinition of infodefinition of osMessageCreatedefinition of osPoolFreedefinition of pool_iddefinition of blockdefinition of osPoolCAllocdefinition of osPoolAllocdefinition of osPoolCreatedefinition of thePooldefinition of itemSizedefinition of osSemaphoreDeletedefinition of osSemaphoreReleasedefinition of osSemaphoreWaitdefinition of osSemaphoreCreatedefinition of semaphore_defdefinition of semadefinition of osMutexDeletedefinition of osMutexReleasedefinition of osMutexWaitdefinition of osMutexCreatedefinition of osSignalWaitdefinition of osSignalSetdefinition of signaldefinition of xHigherPriorityTaskWokendefinition of ulPreviousNotificationValuedefinition of osTimerDeletedefinition of timer_iddefinition of osTimerStopdefinition of osTimerStartdefinition of osTimerCreatedefinition of timer_defdefinition of typedefinition of argumentdefinition of osDelaydefinition of osThreadGetPrioritydefinition of osThreadSetPrioritydefinition of osThreadYielddefinition of osThreadTerminatedefinition of osThreadGetIddefinition of osThreadCreatedefinition of thread_defdefinition of handledefinition of osKernelSysTickdefinition of osKernelRunningdefinition of osKernelStartdefinition of inHandlerModedefinition of makeCmsisPrioritydefinition of fprioritydefinition of makeFreeRtosPrioritydefinition of os_mailQ_cbdefinition of os_pool_cbdefinition of currentIndexdefinition of markersdefinition of corCoRoutineControlBlockdefinition of uxStatedefinition of uxIndexdefinition of uxPrioritydefinition of xEventListItemdefinition of xGenericListItemdefinition of pxCoRoutineFunctiondefinition of uxListRemovedefinition of pxItemToRemovedefinition of pxListdefinition of vListInsertdefinition of pxNewListItemdefinition of pxIteratordefinition of xValueOfInsertiondefinition of vListInsertEnddefinition of pxIndexdefinition of vListInitialiseItemdefinition of pxItemdefinition of vListInitialisedefinition of vPortValidateInterruptPrioritydefinition of ulCurrentInterruptdefinition of ucCurrentPrioritydefinition of vPortEnableVFPdefinition of vPortSetupTimerInterruptdefinition of xPortSysTickHandlerdefinition of PendSV_Handlerdefinition of vPortExitCriticaldefinition of vPortEnterCriticaldefinition of vPortEndSchedulerdefinition of xPortStartSchedulerdefinition of prvPortStartFirstTaskdefinition of SVC_Handlerdefinition of prvTaskExitErrordefinition of ulDummydefinition of pxPortInitialiseStackdefinition of pxTopOfStackdefinition of pxCodedefinition of pvParametersdefinition of pcInterruptPriorityRegistersdefinition of ulMaxPRIGROUPValuedefinition of ucMaxSysCallPrioritydefinition of uxCriticalNestingdefinition of _gluedefinition of __sFILEdefinition of _reentdefinition of _misc_reentdefinition of _rand48definition of _mprecdefinition of __sbufdefinition of _atexitdefinition of _on_exit_argsdefinition of __tmdefinition of _Bigintdefinition of _iobsdefinition of _niobsdefinition of _nextdefinition of _flags2definition of _mbstatedefinition of _lockdefinition of _offsetdefinition of _blksizedefinition of _lbdefinition of _nbufdefinition of _ubufdefinition of _urdefinition of _updefinition of _ubdefinition of _closedefinition of _seekdefinition of _writedefinition of _readdefinition of _cookiedefinition of _datadefinition of _signal_bufdefinition of _miscdefinition of _wcsrtombs_statedefinition of _wcrtomb_statedefinition of _mbsrtowcs_statedefinition of _mbrtowc_statedefinition of _mbrlen_statedefinition of _getdate_errdefinition of _l64a_bufdefinition of _mbtowc_statedefinition of _wctomb_statedefinition of _mblen_statedefinition of _strtok_lastdefinition of __sfdefinition of _sig_funcdefinition of _asctime_bufdefinition of _localtime_bufdefinition of _r48definition of _rand_nextdefinition of _adddefinition of _multdefinition of _seeddefinition of _cvtbufdefinition of _cvtlendefinition of _gamma_signgamdefinition of __cleanupdefinition of _mpdefinition of _freelistdefinition of _p5sdefinition of _result_kdefinition of _resultdefinition of _localedefinition of _emergencydefinition of _incdefinition of _stderrdefinition of _stdoutdefinition of _stdindefinition of _errnodefinition of _lbfsizedefinition of _bfdefinition of _filedefinition of _flagsdefinition of _wdefinition of _rdefinition of _pdefinition of _sizedefinition of _basedefinition of _on_exit_args_ptrdefinition of _fnsdefinition of _inddefinition of _is_cxadefinition of _fntypesdefinition of _dso_handledefinition of _fnargsdefinition of __tm_isdstdefinition of __tm_ydaydefinition of __tm_wdaydefinition of __tm_yeardefinition of __tm_mondefinition of __tm_mdaydefinition of __tm_hourdefinition of __tm_mindefinition of __tm_secdefinition of _xdefinition of _wdsdefinition of _signdefinition of _maxwdsdefinition of _kdefinition of prvInsertBlockIntoFreeListdefinition of pxBlockToInsertdefinition of pucdefinition of prvHeapInitdefinition of pxFirstFreeBlockdefinition of pucAlignedHeapdefinition of uxAddressdefinition of xTotalHeapSizedefinition of vPortInitialiseBlocksdefinition of xPortGetMinimumEverFreeHeapSizedefinition of xPortGetFreeHeapSizedefinition of vPortFreedefinition of pvdefinition of pxLinkdefinition of pvPortMallocdefinition of xWantedSizedefinition of pxBlockdefinition of pxPreviousBlockdefinition of pxNewBlockLinkdefinition of pvReturndefinition of A_BLOCK_LINKdefinition of xBlockSizedefinition of pxNextFreeBlockdefinition of xBlockAllocatedBitdefinition of xMinimumEverFreeBytesRemaining(unnamed class/struct/union)::pData(unnamed class/struct/union)::IO(unnamed class/struct/union)::Is_Initialized(unnamed class/struct/union)::DevAddr(unnamed class/struct/union)::GetTick(unnamed class/struct/union)::ReadReg(unnamed class/struct/union)::WriteReg(unnamed class/struct/union)::DeInit(unnamed class/struct/union)::Init(unnamed class/struct/union)::IDD_SHUNT_USED(unnamed class/struct/union)::IDD_CAL_OFFSET_LSB(unnamed class/struct/union)::IDD_CAL_OFFSET_MSB(unnamed class/struct/union)::IDD_VALUE_LSB(unnamed class/struct/union)::IDD_VALUE_MID(unnamed class/struct/union)::IDD_VALUE_MSB(unnamed class/struct/union)::IDD_VDD_MIN_LSB(unnamed class/struct/union)::IDD_VDD_MIN_MSB(unnamed class/struct/union)::IDD_GAIN_LSB(unnamed class/struct/union)::IDD_GAIN_MSB(unnamed class/struct/union)::IDD_SHUNT4_LSB(unnamed class/struct/union)::IDD_SHUNT4_MSB(unnamed class/struct/union)::IDD_SHUNT3_LSB(unnamed class/struct/union)::IDD_SHUNT3_MSB(unnamed class/struct/union)::IDD_SHUNT2_LSB(unnamed class/struct/union)::IDD_SHUNT2_MSB(unnamed class/struct/union)::IDD_SHUNT1_LSB(unnamed class/struct/union)::IDD_SHUNT1_MSB(unnamed class/struct/union)::IDD_SHUNT0_LSB(unnamed class/struct/union)::IDD_SHUNT0_MSB(unnamed class/struct/union)::IDD_PRE_DELAY(unnamed class/struct/union)::IDD_CTRL(unnamed class/struct/union)::IRQ_PENDING(unnamed class/struct/union)::IRQ_SRC_EN(unnamed class/struct/union)::IRQ_OUT(unnamed class/struct/union)::ERROR_MSG(unnamed class/struct/union)::ERROR_SRC(unnamed class/struct/union)::SYS_CTRL(unnamed class/struct/union)::ShuntNbUsed(unnamed class/struct/union)::VrefMeasurement(unnamed class/struct/union)::Calibration(unnamed class/struct/union)::PreDelayUnit(unnamed class/struct/union)::PreDelayValue(unnamed class/struct/union)::Shunt0Value(unnamed class/struct/union)::Shunt1Value(unnamed class/struct/union)::Shunt2Value(unnamed class/struct/union)::Shunt3Value(unnamed class/struct/union)::Shunt4Value(unnamed class/struct/union)::Shunt0StabDelay(unnamed class/struct/union)::Shunt1StabDelay(unnamed class/struct/union)::Shunt2StabDelay(unnamed class/struct/union)::Shunt3StabDelay(unnamed class/struct/union)::Shunt4StabDelay(unnamed class/struct/union)::AmpliGain(unnamed class/struct/union)::VddMin(unnamed class/struct/union)::MeasureNb(unnamed class/struct/union)::DeltaDelayUnit(unnamed class/struct/union)::DeltaDelayValue(unnamed class/struct/union)::ShuntNbOnBoard(unnamed class/struct/union)::ReadID(unnamed class/struct/union)::Reset(unnamed class/struct/union)::LowPower(unnamed class/struct/union)::WakeUp(unnamed class/struct/union)::Start(unnamed class/struct/union)::Config(unnamed class/struct/union)::GetValue(unnamed class/struct/union)::EnableIT(unnamed class/struct/union)::ClearIT(unnamed class/struct/union)::GetITStatus(unnamed class/struct/union)::DisableIT(unnamed class/struct/union)::ErrorEnableIT(unnamed class/struct/union)::ErrorClearIT(unnamed class/struct/union)::ErrorGetITStatus(unnamed class/struct/union)::ErrorDisableIT(unnamed class/struct/union)::ErrorGetSrc(unnamed class/struct/union)::ErrorGetCode(unnamed class/struct/union)::WritePin(unnamed class/struct/union)::ReadPin(unnamed class/struct/union)::ITStatus(unnamed class/struct/union)::DetectTouch(unnamed class/struct/union)::GetXY(unnamed class/struct/union)::AHB1ENR(unnamed class/struct/union)::APB2ENR(unnamed class/struct/union)::Pin(unnamed class/struct/union)::Pull(unnamed class/struct/union)::Speed(unnamed class/struct/union)::Mode__I2C_HandleTypeDef::Instance__I2C_HandleTypeDef::Init(unnamed class/struct/union)::Timing(unnamed class/struct/union)::OwnAddress1(unnamed class/struct/union)::AddressingMode(unnamed class/struct/union)::DualAddressMode(unnamed class/struct/union)::OwnAddress2(unnamed class/struct/union)::GeneralCallMode(unnamed class/struct/union)::NoStretchMode(unnamed class/struct/union)::Alternate(unnamed class/struct/union)::APB1ENR(unnamed class/struct/union)::APB1RSTR(unnamed class/struct/union)::Instance(unnamed class/struct/union)::ClockPrescaler(unnamed class/struct/union)::Resolution(unnamed class/struct/union)::DataAlign(unnamed class/struct/union)::ScanConvMode(unnamed class/struct/union)::EOCSelection(unnamed class/struct/union)::ContinuousConvMode(unnamed class/struct/union)::NbrOfConversion(unnamed class/struct/union)::DiscontinuousConvMode(unnamed class/struct/union)::NbrOfDiscConversion(unnamed class/struct/union)::ExternalTrigConv(unnamed class/struct/union)::ExternalTrigConvEdge(unnamed class/struct/union)::DMAContinuousRequests(unnamed class/struct/union)::Channel(unnamed class/struct/union)::Rank(unnamed class/struct/union)::SamplingTime(unnamed class/struct/union)::Offset__UART_HandleTypeDef::Instance_tFont::Height_tFont::Width_tFont::table(unnamed class/struct/union)::Y(unnamed class/struct/union)::X(unnamed class/struct/union)::pFont(unnamed class/struct/union)::BackColor(unnamed class/struct/union)::TextColor__DMA2D_HandleTypeDef::Init(unnamed class/struct/union)::ColorMode(unnamed class/struct/union)::OutputOffset__DMA2D_HandleTypeDef::LayerCfg(unnamed class/struct/union)::AlphaMode(unnamed class/struct/union)::InputAlpha(unnamed class/struct/union)::InputColorMode(unnamed class/struct/union)::InputOffset__DMA2D_HandleTypeDef::Instance(unnamed class/struct/union)::LayerCfg(unnamed class/struct/union)::FBStartAdress(unnamed class/struct/union)::APB2RSTR(unnamed class/struct/union)::AHB1RSTR(unnamed class/struct/union)::VirtualChannelID(unnamed class/struct/union)::PixelFormat(unnamed class/struct/union)::CR(unnamed class/struct/union)::SRCR(unnamed class/struct/union)::WindowX0(unnamed class/struct/union)::WindowX1(unnamed class/struct/union)::WindowY0(unnamed class/struct/union)::WindowY1(unnamed class/struct/union)::Alpha(unnamed class/struct/union)::Alpha0(unnamed class/struct/union)::Backcolor(unnamed class/struct/union)::Blue(unnamed class/struct/union)::Green(unnamed class/struct/union)::Red(unnamed class/struct/union)::BlendingFactor1(unnamed class/struct/union)::BlendingFactor2(unnamed class/struct/union)::ImageWidth(unnamed class/struct/union)::ImageHeight(unnamed class/struct/union)::PLLNDIV(unnamed class/struct/union)::PLLIDF(unnamed class/struct/union)::PLLODF(unnamed class/struct/union)::NumberOfLanes(unnamed class/struct/union)::TXEscapeCkdiv(unnamed class/struct/union)::ColorCoding(unnamed class/struct/union)::VSPolarity(unnamed class/struct/union)::HSPolarity(unnamed class/struct/union)::DEPolarity(unnamed class/struct/union)::NullPacketSize(unnamed class/struct/union)::NumberOfChunks(unnamed class/struct/union)::PacketSize(unnamed class/struct/union)::HorizontalSyncActive(unnamed class/struct/union)::HorizontalBackPorch(unnamed class/struct/union)::HorizontalLine(unnamed class/struct/union)::VerticalSyncActive(unnamed class/struct/union)::VerticalBackPorch(unnamed class/struct/union)::VerticalFrontPorch(unnamed class/struct/union)::VerticalActive(unnamed class/struct/union)::LPCommandEnable(unnamed class/struct/union)::LPLargestPacketSize(unnamed class/struct/union)::LPVACTLargestPacketSize(unnamed class/struct/union)::LPHorizontalFrontPorchEnable(unnamed class/struct/union)::LPHorizontalBackPorchEnable(unnamed class/struct/union)::LPVerticalActiveEnable(unnamed class/struct/union)::LPVerticalFrontPorchEnable(unnamed class/struct/union)::LPVerticalBackPorchEnable(unnamed class/struct/union)::LPVerticalSyncActiveEnable(unnamed class/struct/union)::HorizontalSync(unnamed class/struct/union)::AccumulatedHBP(unnamed class/struct/union)::AccumulatedActiveW(unnamed class/struct/union)::TotalWidth(unnamed class/struct/union)::PeriphClockSelection(unnamed class/struct/union)::PLLSAI(unnamed class/struct/union)::PLLSAIN(unnamed class/struct/union)::PLLSAIR(unnamed class/struct/union)::PLLSAIDivR(unnamed class/struct/union)::PCPolarity__DMA_HandleTypeDef::Instance__DMA_HandleTypeDef::Init(unnamed class/struct/union)::Direction(unnamed class/struct/union)::PeriphInc(unnamed class/struct/union)::MemInc(unnamed class/struct/union)::PeriphDataAlignment(unnamed class/struct/union)::MemDataAlignment(unnamed class/struct/union)::Priority(unnamed class/struct/union)::FIFOMode(unnamed class/struct/union)::FIFOThreshold(unnamed class/struct/union)::MemBurst(unnamed class/struct/union)::PeriphBurst(unnamed class/struct/union)::hdmarx__DMA_HandleTypeDef::Parent(unnamed class/struct/union)::hdmatx(unnamed class/struct/union)::ClockEdge(unnamed class/struct/union)::ClockBypass(unnamed class/struct/union)::ClockPowerSave(unnamed class/struct/union)::BusWide(unnamed class/struct/union)::HardwareFlowControl(unnamed class/struct/union)::ClockDiv(unnamed class/struct/union)::AHB3ENR(unnamed class/struct/union)::hdma(unnamed class/struct/union)::CommandMode(unnamed class/struct/union)::CommandTarget(unnamed class/struct/union)::AutoRefreshNumber(unnamed class/struct/union)::ModeRegisterDefinition(unnamed class/struct/union)::LoadToActiveDelay(unnamed class/struct/union)::ExitSelfRefreshDelay(unnamed class/struct/union)::SelfRefreshTime(unnamed class/struct/union)::RowCycleDelay(unnamed class/struct/union)::WriteRecoveryTime(unnamed class/struct/union)::RPDelay(unnamed class/struct/union)::RCDDelay(unnamed class/struct/union)::SDBank(unnamed class/struct/union)::ColumnBitsNumber(unnamed class/struct/union)::RowBitsNumber(unnamed class/struct/union)::MemoryDataWidth(unnamed class/struct/union)::InternalBankNumber(unnamed class/struct/union)::CASLatency(unnamed class/struct/union)::WriteProtection(unnamed class/struct/union)::SDClockPeriod(unnamed class/struct/union)::ReadBurst(unnamed class/struct/union)::ReadPipeDelay(unnamed class/struct/union)::Extended(unnamed class/struct/union)::AddressSetupTime(unnamed class/struct/union)::AddressHoldTime(unnamed class/struct/union)::DataSetupTime(unnamed class/struct/union)::BusTurnAroundDuration(unnamed class/struct/union)::CLKDivision(unnamed class/struct/union)::DataLatency(unnamed class/struct/union)::AccessMode(unnamed class/struct/union)::NSBank(unnamed class/struct/union)::DataAddressMux(unnamed class/struct/union)::MemoryType(unnamed class/struct/union)::BurstAccessMode(unnamed class/struct/union)::WaitSignalPolarity(unnamed class/struct/union)::WaitSignalActive(unnamed class/struct/union)::WriteOperation(unnamed class/struct/union)::WaitSignal(unnamed class/struct/union)::ExtendedMode(unnamed class/struct/union)::AsynchronousWait(unnamed class/struct/union)::WriteBurst(unnamed class/struct/union)::ContinuousClockT_UINT32_READ::vT_UINT32_WRITE::vT_UINT16_READ::vT_UINT16_WRITE::vT_UINT32::v(unnamed class/struct/union)::RBAR(unnamed class/struct/union)::RNR(unnamed class/struct/union)::RASR(unnamed class/struct/union)::SHCSR(unnamed class/struct/union)::CTRL(unnamed class/struct/union)::TCR(unnamed class/struct/union)::TER(unnamed class/struct/union)::PORT(unnamed class/struct/union)::u32(unnamed class/struct/union)::u8(unnamed class/struct/union)::LOAD(unnamed class/struct/union)::VAL(unnamed class/struct/union)::DCCIMVAC(unnamed class/struct/union)::DCCMVAC(unnamed class/struct/union)::DCIMVAC(unnamed class/struct/union)::CSSELR(unnamed class/struct/union)::CCSIDR(unnamed class/struct/union)::DCCISW(unnamed class/struct/union)::DCCSW(unnamed class/struct/union)::DCISW(unnamed class/struct/union)::CCR(unnamed class/struct/union)::ICIALLU(unnamed class/struct/union)::MVFR0(unnamed class/struct/union)::AIRCR(unnamed class/struct/union)::VTOR(unnamed class/struct/union)::IP(unnamed class/struct/union)::SHPR(unnamed class/struct/union)::IABR(unnamed class/struct/union)::ICPR(unnamed class/struct/union)::ISPR(unnamed class/struct/union)::ICER(unnamed class/struct/union)::ISER(unnamed class/struct/union)::DEMCR(unnamed class/struct/union)::DCRDR(unnamed class/struct/union)::DCRSR(unnamed class/struct/union)::DHCSR(unnamed class/struct/union)::MVFR2(unnamed class/struct/union)::MVFR1(unnamed class/struct/union)::FPDSCR(unnamed class/struct/union)::FPCAR(unnamed class/struct/union)::FPCCR(unnamed class/struct/union)::RESERVED0(unnamed class/struct/union)::RASR_A3(unnamed class/struct/union)::RBAR_A3(unnamed class/struct/union)::RASR_A2(unnamed class/struct/union)::RBAR_A2(unnamed class/struct/union)::RASR_A1(unnamed class/struct/union)::RBAR_A1(unnamed class/struct/union)::TYPE(unnamed class/struct/union)::DEVTYPE(unnamed class/struct/union)::DEVID(unnamed class/struct/union)::RESERVED7(unnamed class/struct/union)::CLAIMCLR(unnamed class/struct/union)::CLAIMSET(unnamed class/struct/union)::RESERVED5(unnamed class/struct/union)::ITCTRL(unnamed class/struct/union)::FIFO1(unnamed class/struct/union)::ITATBCTR0(unnamed class/struct/union)::RESERVED4(unnamed class/struct/union)::ITATBCTR2(unnamed class/struct/union)::FIFO0(unnamed class/struct/union)::TRIGGER(unnamed class/struct/union)::RESERVED3(unnamed class/struct/union)::FSCR(unnamed class/struct/union)::FFCR(unnamed class/struct/union)::FFSR(unnamed class/struct/union)::RESERVED2(unnamed class/struct/union)::SPPR(unnamed class/struct/union)::RESERVED1(unnamed class/struct/union)::ACPR(unnamed class/struct/union)::CSPSR(unnamed class/struct/union)::SSPSR(unnamed class/struct/union)::LSR(unnamed class/struct/union)::LAR(unnamed class/struct/union)::FUNCTION3(unnamed class/struct/union)::MASK3(unnamed class/struct/union)::COMP3(unnamed class/struct/union)::FUNCTION2(unnamed class/struct/union)::MASK2(unnamed class/struct/union)::COMP2(unnamed class/struct/union)::FUNCTION1(unnamed class/struct/union)::MASK1(unnamed class/struct/union)::COMP1(unnamed class/struct/union)::FUNCTION0(unnamed class/struct/union)::MASK0(unnamed class/struct/union)::COMP0(unnamed class/struct/union)::PCSR(unnamed class/struct/union)::FOLDCNT(unnamed class/struct/union)::LSUCNT(unnamed class/struct/union)::SLEEPCNT(unnamed class/struct/union)::EXCCNT(unnamed class/struct/union)::CPICNT(unnamed class/struct/union)::CYCCNT(unnamed class/struct/union)::CID3(unnamed class/struct/union)::CID2(unnamed class/struct/union)::CID1(unnamed class/struct/union)::CID0(unnamed class/struct/union)::PID3(unnamed class/struct/union)::PID2(unnamed class/struct/union)::PID1(unnamed class/struct/union)::PID0(unnamed class/struct/union)::PID7(unnamed class/struct/union)::PID6(unnamed class/struct/union)::PID5(unnamed class/struct/union)::PID4(unnamed class/struct/union)::IMCR(unnamed class/struct/union)::IRR(unnamed class/struct/union)::IWR(unnamed class/struct/union)::TPR(unnamed class/struct/union)::u16(unnamed class/struct/union)::CALIB(unnamed class/struct/union)::ACTLR(unnamed class/struct/union)::ICTR(unnamed class/struct/union)::ABFSR(unnamed class/struct/union)::RESERVED8(unnamed class/struct/union)::AHBSCR(unnamed class/struct/union)::CACR(unnamed class/struct/union)::AHBPCR(unnamed class/struct/union)::DTCMCR(unnamed class/struct/union)::ITCMCR(unnamed class/struct/union)::DCCMVAU(unnamed class/struct/union)::ICIMVAU(unnamed class/struct/union)::RESERVED6(unnamed class/struct/union)::STIR(unnamed class/struct/union)::CPACR(unnamed class/struct/union)::CTR(unnamed class/struct/union)::CLIDR(unnamed class/struct/union)::ID_ISAR(unnamed class/struct/union)::ID_MFR(unnamed class/struct/union)::ID_AFR(unnamed class/struct/union)::ID_DFR(unnamed class/struct/union)::ID_PFR(unnamed class/struct/union)::AFSR(unnamed class/struct/union)::BFAR(unnamed class/struct/union)::MMFAR(unnamed class/struct/union)::DFSR(unnamed class/struct/union)::HFSR(unnamed class/struct/union)::CFSR(unnamed class/struct/union)::SCR(unnamed class/struct/union)::ICSR(unnamed class/struct/union)::CPUID(unnamed class/struct/union)::RSERVED1(unnamed class/struct/union)::w(unnamed class/struct/union)::b(unnamed class/struct/union)::_reserved0(unnamed class/struct/union)::FPCA(unnamed class/struct/union)::SPSEL(unnamed class/struct/union)::nPRIV(unnamed class/struct/union)::N(unnamed class/struct/union)::Z(unnamed class/struct/union)::C(unnamed class/struct/union)::V(unnamed class/struct/union)::Q(unnamed class/struct/union)::ICI_IT_2(unnamed class/struct/union)::T(unnamed class/struct/union)::_reserved1(unnamed class/struct/union)::GE(unnamed class/struct/union)::ICI_IT_1(unnamed class/struct/union)::ISRdefinition of xFreeBytesRemainingdefinition of pxEnddefinition of xStartdefinition of xHeapStructSizedefinition of ucHeapdefinition of vQueueUnregisterQueuedefinition of xQueuedefinition of uxdefinition of pcQueueGetNamedefinition of pcReturndefinition of vQueueAddToRegistrydefinition of pcQueueNamedefinition of xQueueIsQueueFullFromISRdefinition of xReturndefinition of pxQueuedefinition of prvIsQueueFulldefinition of xQueueIsQueueEmptyFromISRdefinition of prvIsQueueEmptydefinition of prvUnlockQueuedefinition of cTxLockdefinition of cRxLockdefinition of prvCopyDataFromQueuedefinition of pvBufferdefinition of prvCopyDataToQueuedefinition of pvItemToQueuedefinition of xPositiondefinition of uxMessagesWaitingdefinition of prvGetDisinheritPriorityAfterTimeoutdefinition of uxHighestPriorityOfWaitingTasksdefinition of ucQueueGetQueueTypedefinition of vQueueSetQueueNumberdefinition of uxQueueNumberdefinition of uxQueueGetQueueNumberdefinition of vQueueDeletedefinition of uxQueueMessagesWaitingFromISRdefinition of uxReturndefinition of uxQueueSpacesAvailabledefinition of uxQueueMessagesWaitingdefinition of xQueuePeekFromISRdefinition of uxSavedInterruptStatusdefinition of pcOriginalReadPositiondefinition of xQueueReceiveFromISRdefinition of pxHigherPriorityTaskWokendefinition of xQueuePeekdefinition of xTicksToWaitdefinition of xEntryTimeSetdefinition of xTimeOutdefinition of xQueueSemaphoreTakedefinition of xInheritanceOccurreddefinition of uxSemaphoreCountdefinition of uxHighestWaitingPrioritydefinition of xQueueReceivedefinition of xQueueGiveFromISRdefinition of xQueueGenericSendFromISRdefinition of xCopyPositiondefinition of xQueueGenericSenddefinition of xYieldRequireddefinition of xQueueCreateCountingSemaphoredefinition of uxMaxCountdefinition of uxInitialCountdefinition of xHandledefinition of xQueueTakeMutexRecursivedefinition of xMutexdefinition of pxMutexdefinition of xQueueGiveMutexRecursivedefinition of xQueueCreateMutexdefinition of ucQueueTypedefinition of xNewQueuedefinition of uxMutexLengthdefinition of uxMutexSizedefinition of prvInitialiseMutexdefinition of pxNewQueuedefinition of prvInitialiseNewQueuedefinition of uxQueueLengthdefinition of uxItemSizedefinition of pucQueueStoragedefinition of xQueueGenericCreatedefinition of xQueueSizeInBytesdefinition of xQueueGenericResetdefinition of QUEUE_REGISTRY_ITEMdefinition of QueueDefinitiondefinition of SemaphoreDatadefinition of QueuePointersdefinition of uxLengthdefinition of xTasksWaitingToReceivedefinition of xTasksWaitingToSenddefinition of udefinition of xSemaphoredefinition of uxRecursiveCallCountdefinition of xMutexHolderdefinition of pcReadFromdefinition of pcTaildefinition of pcWriteTodefinition of pcHeaddefinition of xQueueRegistrydefinition of xTASK_STATUSdefinition of xTASK_PARAMETERSdefinition of xMEMORY_REGIONdefinition of xTIME_OUTdefinition of usStackHighWaterMarkdefinition of pxStackBasedefinition of ulRunTimeCounterdefinition of uxBasePrioritydefinition of uxCurrentPrioritydefinition of eCurrentStatedefinition of xTaskNumberdefinition of pcTaskNamedefinition of xRegionsdefinition of puxStackBufferdefinition of usStackDepthdefinition of pcNamedefinition of pvTaskCodedefinition of ulParametersdefinition of ulLengthInBytesdefinition of pvBaseAddressdefinition of xTimeOnEnteringdefinition of xOverflowCountdefinition of prvAddCurrentTaskToDelayedListdefinition of xCanBlockIndefinitelydefinition of xTimeToWakedefinition of xConstTickCountdefinition of xTaskNotifyStateCleardefinition of xTaskdefinition of pxTCBdefinition of vTaskNotifyGiveFromISRdefinition of xTaskToNotifydefinition of ucOriginalNotifyStatedefinition of xTaskGenericNotifyFromISRdefinition of ulValuedefinition of eActiondefinition of pulPreviousNotificationValuedefinition of xTaskGenericNotifydefinition of xTaskNotifyWaitdefinition of ulBitsToClearOnEntrydefinition of ulBitsToClearOnExitdefinition of pulNotificationValuedefinition of ulTaskNotifyTakedefinition of xClearCountOnExitdefinition of ulReturndefinition of pvTaskIncrementMutexHeldCountdefinition of uxTaskResetEventItemValuedefinition of vTaskListdefinition of pcWriteBufferdefinition of pxTaskStatusArraydefinition of uxArraySizedefinition of cStatusdefinition of prvWriteNameToBufferdefinition of pcBufferdefinition of vTaskPriorityDisinheritAfterTimeoutdefinition of pxMutexHolderdefinition of uxHighestPriorityWaitingTaskdefinition of uxPriorityUsedOnEntrydefinition of uxPriorityToUsedefinition of uxOnlyOneMutexHelddefinition of xTaskPriorityDisinheritdefinition of xTaskPriorityInheritdefinition of pxMutexHolderTCBdefinition of xTaskGetSchedulerStatedefinition of xTaskGetCurrentTaskHandledefinition of prvResetNextTaskUnblockTimedefinition of prvDeleteTCBdefinition of prvTaskCheckFreeStackSpacedefinition of pucStackBytedefinition of ulCountdefinition of prvListTasksWithinSingleListdefinition of eStatedefinition of pxNextTCBdefinition of pxFirstTCBdefinition of uxTaskdefinition of pxConstListdefinition of vTaskGetInfodefinition of pxTaskStatusdefinition of xGetFreeStackSpacedefinition of prvCheckTasksWaitingTerminationdefinition of prvInitialiseTaskListsdefinition of prvIdleTaskdefinition of vTaskSetTaskNumberdefinition of uxHandledefinition of uxTaskGetTaskNumberdefinition of vTaskMissedYielddefinition of xTaskCheckForTimeOutdefinition of pxTimeOutdefinition of pxTicksToWaitdefinition of xElapsedTimedefinition of vTaskInternalSetTimeOutStatedefinition of vTaskSetTimeOutStatedefinition of vTaskRemoveFromUnorderedEventListdefinition of pxEventListItemdefinition of xItemValuedefinition of pxUnblockedTCBdefinition of xTaskRemoveFromEventListdefinition of pxEventListdefinition of vTaskPlaceOnUnorderedEventListdefinition of vTaskPlaceOnEventListdefinition of vTaskSwitchContextdefinition of uxTopPrioritydefinition of xTaskIncrementTickdefinition of xSwitchRequireddefinition of pxTempdefinition of uxTaskGetSystemStatedefinition of pulTotalRunTimedefinition of uxQueuedefinition of pcTaskGetNamedefinition of xTaskToQuerydefinition of uxTaskGetNumberOfTasksdefinition of xTaskGetTickCountFromISRdefinition of xTaskGetTickCountdefinition of xTicksdefinition of xTaskResumeAlldefinition of xAlreadyYieldeddefinition of uxPendedCountsdefinition of vTaskSuspendAlldefinition of vTaskEndSchedulerdefinition of vTaskStartSchedulerdefinition of vTaskPrioritySetdefinition of uxNewPrioritydefinition of uxCurrentBasePrioritydefinition of uxTaskPriorityGetFromISRdefinition of uxSavedInterruptStatedefinition of uxTaskPriorityGetdefinition of eTaskGetStatedefinition of eReturndefinition of pxStateListdefinition of pxDelayedListdefinition of pxOverflowedDelayedListdefinition of vTaskDelaydefinition of xTicksToDelaydefinition of vTaskDeletedefinition of xTaskToDeletedefinition of prvAddNewTaskToReadyListdefinition of pxNewTCBdefinition of prvInitialiseNewTaskdefinition of pxTaskCodedefinition of ulStackDepthdefinition of pxCreatedTaskdefinition of xTaskCreatedefinition of pxStackdefinition of tskTaskControlBlockdefinition of ucNotifyStatedefinition of ulNotifiedValuedefinition of uxMutexesHelddefinition of uxTaskNumberdefinition of uxTCBNumberdefinition of xStateListItemdefinition of uxSchedulerSuspendeddefinition of xIdleTaskHandledefinition of xNextTaskUnblockTimedefinition of xNumOfOverflowsdefinition of xYieldPendingdefinition of uxPendedTicksdefinition of xSchedulerRunningdefinition of uxTopReadyPrioritydefinition of xTickCountdefinition of uxCurrentNumberOfTasksdefinition of uxDeletedTasksWaitingCleanUpdefinition of xTasksWaitingTerminationdefinition of xPendingReadyListdefinition of pxOverflowDelayedTaskListdefinition of pxDelayedTaskListdefinition of xDelayedTaskList2definition of xDelayedTaskList1definition of pxReadyTasksListsdefinition of pxCurrentTCBdefinition of __max_align_lddefinition of __max_align_lldefinition of _putchar_unlockeddefinition of _cdefinition of _ptrdefinition of _getchar_unlockeddefinition of __sputc_rdefinition of jpeg_color_quantizerdefinition of jpeg_color_deconverterdefinition of jpeg_upsamplerdefinition of jpeg_inverse_dctdefinition of jpeg_entropy_decoderdefinition of jpeg_marker_readerdefinition of jpeg_input_controllerdefinition of jpeg_d_post_controllerdeclaration of HAL_DMA_Abort_ITdeclaration of HAL_DMA_Abortdeclaration of HAL_DMA_Start_ITdeclaration of HAL_DMA_Startdeclaration of HAL_DMA_DeInitdeclaration of HAL_DMA_Initdeclaration of MPU_Region_InitTypeDefdeclaration of HAL_SYSTICK_Callbackdeclaration of HAL_SYSTICK_IRQHandlerdeclaration of HAL_SYSTICK_CLKSourceConfigdeclaration of CLKSourcedeclaration of HAL_NVIC_GetActivedeclaration of IRQndeclaration of HAL_NVIC_ClearPendingIRQdeclaration of HAL_NVIC_SetPendingIRQdeclaration of HAL_NVIC_GetPendingIRQdeclaration of HAL_NVIC_GetPrioritydeclaration of PriorityGroupdeclaration of pPreemptPrioritydeclaration of pSubPrioritydeclaration of HAL_NVIC_GetPriorityGroupingdeclaration of HAL_MPU_ConfigRegiondeclaration of MPU_Initdeclaration of HAL_MPU_DisableRegiondeclaration of RegionNumberdeclaration of HAL_MPU_EnableRegiondeclaration of HAL_MPU_Disabledeclaration of HAL_MPU_Enabledeclaration of MPU_Controldeclaration of HAL_SYSTICK_Configdeclaration of TicksNumbdeclaration of HAL_NVIC_SystemResetdeclaration of HAL_NVIC_DisableIRQdeclaration of HAL_NVIC_EnableIRQdeclaration of HAL_NVIC_SetPrioritydeclaration of PreemptPrioritydeclaration of SubPrioritydeclaration of HAL_NVIC_SetPriorityGroupingdeclaration of ADC_MultiModeTypeDefdeclaration of ADC_InjectionConfTypeDefdeclaration of HAL_ADCEx_MultiModeConfigChanneldeclaration of hadcdeclaration of multimodedeclaration of HAL_ADCEx_InjectedConfigChanneldeclaration of sConfigInjecteddeclaration of HAL_ADCEx_InjectedConvCpltCallbackdeclaration of HAL_ADCEx_MultiModeGetValuedeclaration of HAL_ADCEx_MultiModeStop_DMAdeclaration of HAL_ADCEx_MultiModeStart_DMAdeclaration of HAL_ADCEx_InjectedGetValuedeclaration of InjectedRankdeclaration of HAL_ADCEx_InjectedStop_ITdeclaration of HAL_ADCEx_InjectedStart_ITdeclaration of HAL_ADCEx_InjectedPollForConversiondeclaration of HAL_ADCEx_InjectedStopdeclaration of HAL_ADCEx_InjectedStartdeclaration of ADC_HandleTypeDefdeclaration of ADC_AnalogWDGConfTypeDefdeclaration of ADC_ChannelConfTypeDefdeclaration of ADC_InitTypeDefdeclaration of HAL_ADC_GetErrordeclaration of HAL_ADC_GetStatedeclaration of HAL_ADC_AnalogWDGConfigdeclaration of AnalogWDGConfigdeclaration of HAL_ADC_ConfigChanneldeclaration of sConfigdeclaration of HAL_ADC_ErrorCallbackdeclaration of HAL_ADC_LevelOutOfWindowCallbackdeclaration of HAL_ADC_ConvHalfCpltCallbackdeclaration of HAL_ADC_ConvCpltCallbackdeclaration of HAL_ADC_GetValuedeclaration of HAL_ADC_Stop_DMAdeclaration of HAL_ADC_Start_DMAdeclaration of HAL_ADC_IRQHandlerdeclaration of HAL_ADC_Stop_ITdeclaration of HAL_ADC_Start_ITdeclaration of HAL_ADC_PollForEventdeclaration of EventTypedeclaration of HAL_ADC_PollForConversiondeclaration of HAL_ADC_Stopdeclaration of HAL_ADC_Startdeclaration of HAL_ADC_MspDeInitdeclaration of HAL_ADC_MspInitdeclaration of HAL_ADC_DeInitdeclaration of HAL_ADC_Initdeclaration of DMA2D_HandleTypeDefdeclaration of HAL_DMA2D_StateTypeDefdeclaration of DMA2D_LayerCfgTypeDefdeclaration of DMA2D_InitTypeDefdeclaration of DMA2D_CLUTCfgTypeDefdeclaration of HAL_DMA2D_GetErrordeclaration of hdma2ddeclaration of HAL_DMA2D_GetStatedeclaration of HAL_DMA2D_ConfigDeadTimedeclaration of DeadTimedeclaration of HAL_DMA2D_DisableDeadTimedeclaration of HAL_DMA2D_EnableDeadTimedeclaration of HAL_DMA2D_ProgramLineEventdeclaration of HAL_DMA2D_ConfigCLUTdeclaration of CLUTCfgdeclaration of LayerIdxdeclaration of HAL_DMA2D_ConfigLayerdeclaration of HAL_DMA2D_CLUTLoadingCpltCallbackdeclaration of HAL_DMA2D_LineEventCallbackdeclaration of HAL_DMA2D_IRQHandlerdeclaration of HAL_DMA2D_PollForTransferdeclaration of HAL_DMA2D_CLUTLoading_Resumedeclaration of HAL_DMA2D_CLUTLoading_Suspenddeclaration of HAL_DMA2D_CLUTLoading_Abortdeclaration of HAL_DMA2D_CLUTLoad_ITdeclaration of HAL_DMA2D_CLUTLoaddeclaration of HAL_DMA2D_CLUTStartLoad_ITdeclaration of HAL_DMA2D_CLUTStartLoaddeclaration of HAL_DMA2D_EnableCLUTdeclaration of HAL_DMA2D_Abortdeclaration of HAL_DMA2D_Resumedeclaration of HAL_DMA2D_Suspenddeclaration of HAL_DMA2D_BlendingStart_ITdeclaration of SrcAddress1declaration of SrcAddress2declaration of HAL_DMA2D_Start_ITdeclaration of pdatadeclaration of HAL_DMA2D_BlendingStartdeclaration of HAL_DMA2D_Startdeclaration of HAL_DMA2D_MspDeInitdeclaration of HAL_DMA2D_MspInitdeclaration of HAL_DMA2D_DeInitdeclaration of HAL_DMA2D_Initdeclaration of DCMI_HandleTypeDefdeclaration of DCMI_InitTypeDefdeclaration of DCMI_SyncUnmaskTypeDefdeclaration of DCMI_CodesInitTypeDefdeclaration of HAL_DCMI_StateTypeDefdeclaration of HAL_DCMI_GetErrordeclaration of hdcmideclaration of HAL_DCMI_GetStatedeclaration of HAL_DCMI_ConfigSyncUnmaskdeclaration of SyncUnmaskdeclaration of HAL_DCMI_DisableCropdeclaration of HAL_DCMI_EnableCropdeclaration of HAL_DCMI_ConfigCropdeclaration of X0declaration of Y0declaration of XSizedeclaration of YSizedeclaration of HAL_DCMI_IRQHandlerdeclaration of HAL_DCMI_VsyncEventCallbackdeclaration of HAL_DCMI_FrameEventCallbackdeclaration of HAL_DCMI_LineEventCallbackdeclaration of HAL_DCMI_ErrorCallbackdeclaration of HAL_DCMI_Resumedeclaration of HAL_DCMI_Suspenddeclaration of HAL_DCMI_Stopdeclaration of HAL_DCMI_Start_DMAdeclaration of DCMI_Modedeclaration of HAL_DCMI_MspDeInitdeclaration of HAL_DCMI_MspInitdeclaration of HAL_DCMI_DeInitdeclaration of HAL_DCMI_Initdeclaration of ETH_PowerDownConfigTypeDefdeclaration of ETH_MACFilterConfigTypeDefdeclaration of ETH_HandleTypeDefdeclaration of pETH_txPtpCallbackTypeDefdeclaration of pETH_txFreeCallbackTypeDefdeclaration of pETH_rxLinkCallbackTypeDefdeclaration of pETH_rxAllocateCallbackTypeDefdeclaration of HAL_ETH_StateTypeDefdeclaration of ETH_InitTypeDefdeclaration of ETH_MediaInterfaceTypeDefdeclaration of ETH_DMAConfigTypeDefdeclaration of ETH_MACConfigTypeDefdeclaration of ETH_RxDescListTypeDefdeclaration of ETH_TimeStampTypeDefdeclaration of ETH_TxPacketConfigTypeDefdeclaration of ETH_TxDescListTypeDefdeclaration of ETH_BufferTypeDefdeclaration of ETH_DMADescTypeDefdeclaration of HAL_ETH_GetMACWakeUpSourcedeclaration of hethdeclaration of HAL_ETH_GetMACErrordeclaration of HAL_ETH_GetDMAErrordeclaration of HAL_ETH_GetErrordeclaration of HAL_ETH_GetStatedeclaration of HAL_ETH_SetWakeUpFilterdeclaration of pFilterdeclaration of Countdeclaration of HAL_ETH_ExitPowerDownModedeclaration of HAL_ETH_EnterPowerDownModedeclaration of pPowerDownConfigdeclaration of HAL_ETH_SetSourceMACAddrMatchdeclaration of AddrNbrdeclaration of pMACAddrdeclaration of HAL_ETH_SetHashTabledeclaration of pHashTabledeclaration of HAL_ETH_SetMACFilterConfigdeclaration of pFilterConfigdeclaration of HAL_ETH_GetMACFilterConfigdeclaration of HAL_ETH_SetRxVLANIdentifierdeclaration of ComparisonBitsdeclaration of VLANIdentifierdeclaration of HAL_ETH_SetMDIOClockRangedeclaration of HAL_ETH_SetDMAConfigdeclaration of dmaconfdeclaration of HAL_ETH_SetMACConfigdeclaration of macconfdeclaration of HAL_ETH_GetDMAConfigdeclaration of HAL_ETH_GetMACConfigdeclaration of HAL_ETH_TxPtpCallbackdeclaration of buffdeclaration of timestampdeclaration of HAL_ETH_TxFreeCallbackdeclaration of HAL_ETH_RxLinkCallbackdeclaration of pStartdeclaration of pEnddeclaration of HAL_ETH_RxAllocateCallbackdeclaration of HAL_ETH_WakeUpCallbackdeclaration of HAL_ETH_PMTCallbackdeclaration of HAL_ETH_ErrorCallbackdeclaration of HAL_ETH_RxCpltCallbackdeclaration of HAL_ETH_TxCpltCallbackdeclaration of HAL_ETH_IRQHandlerdeclaration of HAL_ETH_ReadPHYRegisterdeclaration of PHYAddrdeclaration of PHYRegdeclaration of pRegValuedeclaration of HAL_ETH_WritePHYRegisterdeclaration of RegValuedeclaration of HAL_ETH_Transmit_ITdeclaration of pTxConfigdeclaration of HAL_ETH_Transmitdeclaration of HAL_ETH_ReleaseTxPacketdeclaration of HAL_ETH_UnRegisterTxFreeCallbackdeclaration of HAL_ETH_RegisterTxFreeCallbackdeclaration of txFreeCallbackdeclaration of HAL_ETH_GetRxDataErrorCodedeclaration of pErrorCodedeclaration of HAL_ETH_UnRegisterRxLinkCallbackdeclaration of HAL_ETH_RegisterRxLinkCallbackdeclaration of rxLinkCallbackdeclaration of HAL_ETH_UnRegisterRxAllocateCallbackdeclaration of HAL_ETH_RegisterRxAllocateCallbackdeclaration of rxAllocateCallbackdeclaration of HAL_ETH_ReadDatadeclaration of pAppBuffdeclaration of HAL_ETH_Stop_ITdeclaration of HAL_ETH_Stopdeclaration of HAL_ETH_Start_ITdeclaration of HAL_ETH_Startdeclaration of HAL_ETH_MspDeInitdeclaration of HAL_ETH_MspInitdeclaration of HAL_ETH_DeInitdeclaration of HAL_ETH_Initdeclaration of FLASH_OBProgramInitTypeDefdeclaration of FLASH_EraseInitTypeDefdeclaration of FLASH_Erase_Sectordeclaration of Sectordeclaration of VoltageRangedeclaration of HAL_FLASHEx_OBGetConfigdeclaration of pOBInitdeclaration of HAL_FLASHEx_OBProgramdeclaration of HAL_FLASHEx_Erase_ITdeclaration of pEraseInitdeclaration of HAL_FLASHEx_Erasedeclaration of SectorErrordeclaration of FLASH_ProcessTypeDefdeclaration of FLASH_ProcedureTypeDefdeclaration of FLASH_WaitForLastOperationdeclaration of HAL_FLASH_GetErrordeclaration of HAL_FLASH_OB_Launchdeclaration of HAL_FLASH_OB_Lockdeclaration of HAL_FLASH_OB_Unlockdeclaration of HAL_FLASH_Lockdeclaration of HAL_FLASH_Unlockdeclaration of HAL_FLASH_OperationErrorCallbackdeclaration of ReturnValuedeclaration of HAL_FLASH_EndOfOperationCallbackdeclaration of HAL_FLASH_IRQHandlerdeclaration of HAL_FLASH_Program_ITdeclaration of TypeProgramdeclaration of Datadeclaration of HAL_FLASH_Programdeclaration of FMC_SDRAM_CommandTypeDefdeclaration of FMC_SDRAM_TimingTypeDefdeclaration of FMC_SDRAM_InitTypeDefdeclaration of FMC_NAND_PCC_TimingTypeDefdeclaration of FMC_NAND_InitTypeDefdeclaration of FMC_NORSRAM_TimingTypeDefdeclaration of FMC_NORSRAM_InitTypeDefdeclaration of FMC_SDRAM_GetModeStatusdeclaration of Devicedeclaration of Bankdeclaration of FMC_SDRAM_SetAutoRefreshNumberdeclaration of AutoRefreshNumberdeclaration of FMC_SDRAM_ProgramRefreshRatedefinition of fixed_bindefinition of ac_statsdefinition of dc_statsdefinition of next_restart_numdefinition of restarts_to_godefinition of dc_contextdefinition of last_dc_valdefinition of ctdefinition of zcdefinition of scdefinition of adefinition of pubdefinition of jinit_c_coef_controllerdefinition of cinfodefinition of need_full_bufferdefinition of coefdefinition of compress_datadefinition of input_bufdefinition of MCU_col_numdefinition of last_MCU_coldefinition of last_iMCU_rowdefinition of blkndefinition of bidefinition of cidefinition of yindexdefinition of yoffsetdefinition of blockcntdefinition of yposdefinition of xposdefinition of compptrdefinition of forward_DCTdefinition of start_pass_coefdefinition of pass_modedefinition of start_iMCU_rowdefinition of whole_imagedefinition of MCU_bufferdefinition of MCU_rows_per_iMCU_rowdefinition of MCU_vert_offsetdefinition of mcu_ctrdefinition of iMCU_row_numdefinition of jinit_color_converterdefinition of cconvertdefinition of null_methoddefinition of null_convertdefinition of output_bufdefinition of output_rowdefinition of num_rowsdefinition of inptrdefinition of outptrdefinition of coldefinition of ncdefinition of num_colsdefinition of rgb_convertdefinition of outptr0definition of outptr1definition of outptr2definition of grayscale_convertdefinition of instridedefinition of cmyk_ycck_convertdefinition of rdefinition of gdefinition of ctabdefinition of outptr3definition of rgb_gray_convertdefinition of rgb_ycc_convertdefinition of rgb_ycc_startdefinition of rgb_ycc_tabdefinition of jinit_forward_dctdefinition of fdctdefinition of start_pass_fdctmgrdefinition of qtblnodefinition of methoddefinition of qtbldefinition of dtbldefinition of aanscalesdefinition of aanscalefactordefinition of fdtbldefinition of rowdefinition of forward_DCT_floatdefinition of sample_datadefinition of coef_blocksdefinition of start_rowdefinition of start_coldefinition of num_blocksdefinition of do_dctdefinition of divisorsdefinition of workspacedefinition of output_ptrdefinition of qvaldefinition of float_divisorsdefinition of do_float_dctdefinition of jinit_huff_encoderdefinition of entropydefinition of start_pass_huffdefinition of gather_statisticsdefinition of tbldefinition of finish_pass_gatherdefinition of htblptrdefinition of did_dcdefinition of did_acdefinition of jpeg_gen_optimal_tabledefinition of htbldefinition of freqdefinition of bitsdefinition of codesizedefinition of othersdefinition of c1definition of c2definition of encode_mcu_gatherdefinition of MCU_datadefinition of htest_one_blockdefinition of dc_countsdefinition of ac_countsdefinition of nbitsdefinition of kdefinition of Sedefinition of natural_orderdefinition of finish_pass_huffdefinition of encode_mcu_huffdefinition of encode_one_blockdefinition of dctbldefinition of actbldefinition of encode_mcu_AC_refinedefinition of EOBdefinition of BR_bufferdefinition of BRdefinition of Aldefinition of absvaluesdefinition of encode_mcu_DC_refinedefinition of encode_mcu_AC_firstdefinition of encode_mcu_DC_firstdefinition of emit_restart_edefinition of restart_numdefinition of emit_restart_sdefinition of emit_eobrundefinition of emit_buffered_bitsdefinition of bufstartdefinition of emit_ac_symboldefinition of tbl_nodefinition of symboldefinition of emit_dc_symboldefinition of flush_bits_edefinition of flush_bits_sdefinition of emit_bits_edefinition of codedefinition of put_bufferdefinition of put_bitsdefinition of emit_bits_sdefinition of dump_buffer_edefinition of dump_buffer_sdefinition of jpeg_make_c_derived_tbldefinition of isDCdefinition of tblnodefinition of pdtbldefinition of ldefinition of lastpdefinition of sidefinition of maxsymboldefinition of huffsizedefinition of huffcodedefinition of curdefinition of free_in_bufferdefinition of next_output_bytedefinition of bit_bufferdefinition of BEdefinition of EOBRUNdefinition of ac_tbl_nodefinition of ac_count_ptrsdefinition of dc_count_ptrsdefinition of ac_derived_tblsdefinition of dc_derived_tblsdefinition of saveddefinition of ehufsidefinition of ehufcodefinition of jinit_compress_masterdefinition of jinit_c_main_controllerdefinition of maindefinition of process_data_simple_maindefinition of in_row_ctrdefinition of in_rows_availdefinition of start_pass_maindefinition of suspendeddefinition of rowgroup_ctrdefinition of cur_iMCU_rowdefinition of jinit_marker_writerdefinition of markerdefinition of write_tables_onlydefinition of write_file_trailerdefinition of write_scan_headerdefinition of write_frame_headerdefinition of precdefinition of is_baselinedefinition of write_file_headerdefinition of write_marker_bytedefinition of write_marker_headerdefinition of datalendefinition of emit_adobe_app14definition of emit_jfif_app0definition of emit_pseudo_sosdefinition of emit_sosdefinition of tddefinition of tadefinition of emit_sofdefinition of jpeg_d_coef_controllerdefinition of jpeg_d_main_controllerdefinition of jpeg_decomp_masterdefinition of jpeg_entropy_encoderdefinition of jpeg_forward_dctdefinition of jpeg_downsamplerdefinition of jpeg_color_converterdefinition of jpeg_marker_writerdefinition of jpeg_c_coef_controllerdefinition of jpeg_c_prep_controllerdefinition of jpeg_c_main_controllerdefinition of jpeg_comp_masterdefinition of new_color_mapdefinition of finish_passdefinition of color_quantizedefinition of start_passdefinition of color_convertdefinition of need_context_rowsdefinition of upsampledefinition of inverse_DCTdefinition of decode_mcudefinition of discarded_bytesdefinition of saw_SOFdefinition of saw_SOIdefinition of read_restart_markerdefinition of read_markersdefinition of reset_marker_readerdefinition of eoi_reacheddefinition of has_multiple_scansdefinition of finish_input_passdefinition of start_input_passdefinition of reset_input_controllerdefinition of consume_inputdefinition of post_process_datadefinition of coef_arraysdefinition of decompress_datadefinition of start_output_passdefinition of consume_datadefinition of process_datadefinition of is_dummy_passdefinition of finish_output_passdefinition of prepare_for_output_passdefinition of encode_mcudefinition of downsampledefinition of pre_process_datadefinition of is_last_passdefinition of call_pass_startupdefinition of pass_startupdefinition of prepare_for_passdefinition of jpeg_decompress_structdefinition of jpeg_source_mgrdefinition of jpeg_compress_structdefinition of jpeg_destination_mgrdefinition of jpeg_common_structdefinition of jpeg_progress_mgrdefinition of jpeg_memory_mgrdefinition of jpeg_error_mgrdefinition of jpeg_marker_structdefinition of cquantizedefinition of idctdefinition of inputctldefinition of postdefinition of masterdefinition of unread_markerdefinition of lim_Sedefinition of block_sizedefinition of Ahdefinition of Ssdefinition of MCU_membershipdefinition of blocks_in_MCUdefinition of MCU_rows_in_scandefinition of MCUs_per_rowdefinition of cur_comp_infodefinition of comps_in_scandefinition of sample_range_limitdefinition of total_iMCU_rowsdefinition of min_DCT_v_scaled_sizedefinition of min_DCT_h_scaled_sizedefinition of max_v_samp_factordefinition of max_h_samp_factordefinition of marker_listdefinition of CCIR601_samplingdefinition of Adobe_transformdefinition of saw_Adobe_markerdefinition of Y_densitydefinition of X_densitydefinition of density_unitdefinition of JFIF_minor_versiondefinition of JFIF_major_versiondefinition of saw_JFIF_markerdefinition of restart_intervaldefinition of arith_ac_Kdefinition of arith_dc_Udefinition of arith_dc_Ldefinition of arith_codedefinition of progressive_modedefinition of comp_infodefinition of data_precisiondefinition of ac_huff_tbl_ptrsdefinition of dc_huff_tbl_ptrsdefinition of quant_tbl_ptrsdefinition of coef_bitsdefinition of output_iMCU_rowdefinition of output_scan_numberdefinition of input_iMCU_rowdefinition of input_scan_numberdefinition of output_scanlinedefinition of colormapdefinition of actual_number_of_colorsdefinition of rec_outbuf_heightdefinition of output_componentsdefinition of out_color_componentsdefinition of output_heightdefinition of output_widthdefinition of enable_2pass_quantdefinition of enable_external_quantdefinition of enable_1pass_quantdefinition of desired_number_of_colorsdefinition of two_pass_quantizedefinition of dither_modedefinition of quantize_colorsdefinition of do_block_smoothingdefinition of do_fancy_upsamplingdefinition of dct_methoddefinition of raw_data_outdefinition of buffered_imagedefinition of output_gammadefinition of scale_denomdefinition of scale_numdefinition of out_color_spacedefinition of jpeg_color_spacedefinition of num_componentsdefinition of image_heightdefinition of image_widthdefinition of term_sourcedefinition of resync_to_restartdefinition of skip_input_datadefinition of fill_input_bufferdefinition of init_sourcedefinition of bytes_in_bufferdefinition of next_input_bytedefinition of global_statedefinition of is_decompressordefinition of client_datadefinition of progressdefinition of memdefinition of script_space_sizedefinition of script_spacedefinition of prepdefinition of next_scanlinedefinition of write_Adobe_markerdefinition of write_JFIF_headerdefinition of restart_in_rowsdefinition of smoothing_factordefinition of do_fancy_downsamplingdefinition of optimize_codingdefinition of raw_data_indefinition of scan_infodefinition of num_scansdefinition of q_scale_factordefinition of jpeg_heightdefinition of jpeg_widthdefinition of input_gammadefinition of in_color_spacedefinition of input_componentsdefinition of term_destinationdefinition of empty_output_bufferdefinition of init_destinationdefinition of total_passesdefinition of completed_passesdefinition of pass_limitdefinition of pass_counterdefinition of progress_monitordefinition of max_alloc_chunkdefinition of max_memory_to_usedefinition of self_destructdefinition of free_pooldefinition of access_virt_barraydefinition of access_virt_sarraydefinition of realize_virt_arraysdefinition of request_virt_barraydefinition of request_virt_sarraydefinition of alloc_barraydefinition of alloc_sarraydefinition of alloc_largedefinition of alloc_smalldefinition of last_addon_messagedefinition of first_addon_messagedefinition of addon_message_tabledefinition of last_jpeg_messagedefinition of jpeg_message_tabledefinition of num_warningsdefinition of trace_leveldefinition of msg_parmdefinition of sdefinition of msg_codedefinition of reset_error_mgrdefinition of format_messagedefinition of output_messagedefinition of emit_messagedefinition of error_exitdefinition of data_lengthdefinition of original_lengthdefinition of component_indexdefinition of dct_tabledefinition of quant_tabledefinition of last_row_heightdefinition of last_col_widthdefinition of MCU_sample_widthdefinition of MCU_blocksdefinition of MCU_heightdefinition of MCU_widthdefinition of component_neededdefinition of downsampled_heightdefinition of downsampled_widthdefinition of DCT_v_scaled_sizedefinition of DCT_h_scaled_sizedefinition of height_in_blocksdefinition of width_in_blocksdefinition of dc_tbl_nodefinition of quant_tbl_nodefinition of v_samp_factordefinition of h_samp_factordefinition of component_iddefinition of sent_tabledefinition of huffvaldefinition of quantvaldefinition of jpeg_aritabdefinition of jpeg_write_tablesdefinition of jpeg_write_m_bytedefinition of jpeg_write_m_headerdefinition of jpeg_write_markerdefinition of dataptrdefinition of jpeg_finish_compressdefinition of iMCU_rowdefinition of jpeg_suppress_tablesdefinition of suppressdefinition of jpeg_abort_compressdefinition of jpeg_destroy_compressdefinition of jpeg_CreateCompressdefinition of versiondefinition of structsizedefinition of jpeg_write_raw_datadefinition of num_linesdefinition of lines_per_iMCU_rowdefinition of jpeg_write_scanlinesdefinition of scanlinesdefinition of row_ctrdefinition of rows_leftdefinition of jpeg_start_compressdefinition of write_all_tablesdefinition of jinit_arith_encoderdefinition of stdefinition of kedefinition of v2definition of mdefinition of kexdefinition of emit_restartdefinition of arith_encodedefinition of edefinition of nldefinition of nmdefinition of qedefinition of svdefinition of emit_bytedeclaration of 6th parameterdeclaration of 7th parameterdefinition of emit_dridefinition of emit_dacdefinition of dc_in_usedefinition of ac_in_usedefinition of lengthdefinition of emit_dhtdefinition of is_acdefinition of emit_dqtdefinition of emit_2bytesdefinition of emit_markerdefinition of markdefinition of last_restart_intervaldefinition of jinit_c_master_controldefinition of transcode_onlydefinition of finish_pass_masterdefinition of per_scan_setupdefinition of mcublksdefinition of nominaldefinition of select_scan_parametersdefinition of initial_setupdefinition of ssizedefinition of samplesperrowdefinition of jd_samplesperrowdefinition of jpeg_calc_trans_dimensionsdefinition of jpeg_calc_jpeg_dimensionsdefinition of scan_numberdefinition of pass_numberdefinition of pass_typedefinition of jpeg_alloc_huff_tabledefinition of jpeg_alloc_quant_tabledefinition of jpeg_destroydefinition of jpeg_abortdefinition of jpeg_set_colorspacedefinition of colorspacedefinition of jpeg_default_colorspacedefinition of jpeg_set_defaultsdefinition of std_huff_tablesdefinition of bits_dc_luminancedefinition of val_dc_luminancedefinition of bits_dc_chrominancedefinition of val_dc_chrominancedefinition of bits_ac_luminancedefinition of val_ac_luminancedefinition of bits_ac_chrominancedefinition of val_ac_chrominancedefinition of add_huff_tabledefinition of nsymbolsdefinition of jpeg_set_qualitydefinition of qualitydefinition of force_baselinedefinition of jpeg_quality_scalingdefinition of jpeg_set_linear_qualitydefinition of scale_factordefinition of jpeg_default_qtablesdefinition of jpeg_add_quant_tabledefinition of which_tbldefinition of basic_tabledefinition of qtblptrdefinition of std_chrominance_quant_tbldefinition of std_luminance_quant_tbldefinition of jinit_c_prep_controllerdefinition of create_context_bufferdefinition of rgroup_heightdefinition of true_bufferdefinition of fake_bufferdefinition of pre_process_contextdefinition of out_row_group_ctrdefinition of out_row_groups_availdefinition of numrowsdefinition of buf_heightdefinition of inrowsdefinition of expand_bottom_edgedefinition of image_datadefinition of input_rowsdefinition of output_rowsdefinition of start_pass_prepdefinition of next_buf_stopdefinition of this_row_groupdefinition of next_buf_rowdefinition of rows_to_godefinition of color_bufdefinition of jinit_downsamplerdefinition of smoothokdefinition of h_in_groupdefinition of v_in_groupdefinition of h_out_groupdefinition of v_out_groupdefinition of fullsize_smooth_downsampledefinition of input_datadefinition of output_datadefinition of inrowdefinition of colctrdefinition of output_colsdefinition of above_ptrdefinition of below_ptrdefinition of membersumdefinition of neighsumdefinition of memberscaledefinition of neighscaledefinition of colsumdefinition of lastcolsumdefinition of nextcolsumdefinition of h2v2_smooth_downsampledefinition of outrowdefinition of inptr0definition of inptr1definition of h2v2_downsampledefinition of outcoldefinition of biasdefinition of h2v1_downsampledefinition of fullsize_downsampledefinition of int_downsampledefinition of h_expanddefinition of v_expanddefinition of numpixdefinition of numpix2definition of hdefinition of outcol_hdefinition of outvaluedefinition of sep_downsampledefinition of in_row_indexdefinition of out_row_group_indexdefinition of in_ptrdefinition of out_ptrdefinition of expand_right_edgedefinition of input_colsdefinition of pixvaldefinition of numcolsdefinition of start_pass_downsampledefinition of rowgroup_heightdefinition of methodsdefinition of transencode_coef_controllerdefinition of compress_outputdefinition of xindexdefinition of buffer_ptrdefinition of transencode_master_selectiondefinition of jpeg_copy_critical_parametersdefinition of srcinfodefinition of dstinfodefinition of incompdefinition of outcompdefinition of c_quantdefinition of slot_quantdefinition of coefidefinition of jpeg_write_coefficientsdefinition of dummy_bufferdefinition of jpeg_finish_decompressdefinition of jpeg_has_multiple_scansdefinition of jpeg_input_completedefinition of jpeg_consume_inputdefinition of retcodedefinition of jpeg_read_headerdefinition of require_imagedefinition of default_decompress_parmsdefinition of cid0definition of cid1definition of cid2definition of jpeg_abort_decompressdefinition of jpeg_destroy_decompressdefinition of jpeg_CreateDecompressdefinition of jpeg_read_raw_datadefinition of max_linesdefinition of jpeg_read_scanlinesdefinition of output_pass_setupdefinition of last_scanlinedefinition of jpeg_start_decompressdefinition of jinit_arith_decoderdefinition of coef_bit_ptrdefinition of cindexdefinition of expecteddefinition of signdefinition of decode_mcu_AC_refinedefinition of thiscoefdefinition of p1definition of m1definition of decode_mcu_DC_refinedefinition of decode_mcu_AC_firstdefinition of decode_mcu_DC_firstdefinition of process_restartdefinition of arith_decodedefinition of get_bytedefinition of jpeg_mem_destdefinition of outbufferdefinition of outsizedefinition of term_mem_destinationdefinition of empty_mem_output_bufferdefinition of nextsizedefinition of nextbufferdefinition of init_mem_destinationdefinition of bufsizedefinition of newbufferdefinition of jpeg_mem_srcdefinition of inbufferdefinition of insizedefinition of num_bytesdefinition of fill_mem_input_bufferdefinition of mybufferdefinition of init_mem_sourcedefinition of jinit_d_coef_controllerdefinition of dummy_consume_datadefinition of decompress_onepassdefinition of useful_widthdefinition of output_coldefinition of MCU_ctrdefinition of jinit_color_deconverterdefinition of start_pass_dcolordefinition of ycck_cmyk_convertdefinition of input_rowdefinition of crdefinition of inptr2definition of inptr3definition of range_limitdefinition of Crrtabdefinition of Cbbtabdefinition of Crgtabdefinition of Cbgtabdefinition of gray_rgb_convertdefinition of build_rgb_y_tabledefinition of rgb_y_tabdefinition of ycc_rgb_convertdefinition of build_ycc_rgb_tabledefinition of Cb_g_tabdefinition of Cr_g_tabdefinition of Cb_b_tabdefinition of Cr_r_tabdefinition of jinit_inverse_dctdefinition of method_ptrdefinition of ismtbldefinition of ifmtbldefinition of fmtbldefinition of float_arraydefinition of ifast_arraydefinition of islow_arraydefinition of cur_methoddefinition of jinit_huff_decoderdefinition of start_pass_huff_decoderdefinition of get_bufferdefinition of bits_leftdefinition of br_statedefinition of coef_limitdefinition of nbdefinition of lookdefinition of decode_mcu_subdefinition of num_newnzdefinition of newnz_posdefinition of posdefinition of jpeg_huff_decodedefinition of min_bitsdefinition of jpeg_fill_bit_bufferdefinition of jpeg_make_d_derived_tbldefinition of numsymbolsdefinition of lookbitsdefinition of ctrdefinition of symdefinition of ac_cur_tblsdefinition of dc_cur_tblsdefinition of ac_derived_tbldefinition of derived_tblsdefinition of insufficient_datadefinition of bitstatedefinition of look_symdefinition of look_nbitsdefinition of valoffsetdefinition of maxcodedefinition of bmaskdefinition of jpeg_zigzag_order2definition of jpeg_zigzag_order3definition of jpeg_zigzag_order4definition of jpeg_zigzag_order5definition of jpeg_zigzag_order6definition of jpeg_zigzag_order7definition of jpeg_zigzag_orderdefinition of jinit_input_controllerdefinition of consume_markersdeclaration of status as anonymous 1st parameterdeclaration of arg as anonymous 1st parameterdefinition of latch_quant_tablesdefinition of jpeg_core_output_dimensionsdefinition of inheadersdefinition of jinit_d_main_controllerdefinition of rgroupdefinition of ngroupsdefinition of process_data_crank_postdefinition of out_row_ctrdefinition of out_rows_availdefinition of process_data_context_maindefinition of rowgroups_availdefinition of set_bottom_pointersdefinition of iMCUheightdefinition of xbufdefinition of set_wraparound_pointersdefinition of Mdefinition of xbuf0definition of xbuf1definition of make_funny_pointersdefinition of bufdefinition of alloc_funny_pointersdefinition of iMCU_row_ctrdefinition of context_statedefinition of whichptrdefinition of xbufferdefinition of buffer_fulldefinition of jpeg_set_marker_processordefinition of marker_codedefinition of routinedefinition of jinit_marker_readerdefinition of jpeg_resync_to_restartdefinition of desireddefinition of actiondefinition of first_markerdefinition of datasrcdefinition of next_markerdefinition of skip_variabledefinition of get_interesting_appndefinition of numtoreaddefinition of examine_app14definition of remainingdefinition of flags0definition of flags1definition of transformdefinition of examine_app0definition of totallendefinition of get_dridefinition of get_dqtdefinition of ndefinition of quant_ptrdefinition of get_dhtdefinition of get_dacdefinition of get_sosdefinition of ccdefinition of get_sofdefinition of is_progdefinition of is_arithdefinition of get_soidefinition of bytes_readdefinition of cur_markerdefinition of length_limit_APPndefinition of length_limit_COMdefinition of process_APPndefinition of process_COMdefinition of jinit_master_decompressdefinition of master_selectiondefinition of use_c_bufferdefinition of prepare_range_limit_tabledefinition of jpeg_calc_output_dimensionsdefinition of use_merged_upsampledefinition of quantizer_2passdefinition of quantizer_1passdefinition of using_merged_upsampledefinition of jinit_merged_upsamplerdefinition of h2v2_merged_upsampledefinition of in_row_group_ctrdefinition of creddefinition of cgreendefinition of cbluedefinition of inptr00definition of inptr01definition of h2v1_merged_upsampledefinition of merged_1v_upsampledefinition of in_row_groups_availdefinition of merged_2v_upsampledefinition of work_ptrsdefinition of start_pass_merged_upsampledefinition of out_row_widthdefinition of spare_fulldefinition of spare_rowdefinition of upmethoddefinition of jinit_d_post_controllerdefinition of post_process_2passdefinition of max_rowsdefinition of post_process_prepassdefinition of old_next_rowdefinition of post_process_1passdefinition of start_pass_dpostdefinition of next_rowdefinition of starting_rowdefinition of strip_heightdefinition of jinit_upsamplerdefinition of need_bufferdefinition of h2v2_upsampledefinition of output_data_ptrdefinition of invaluedefinition of outenddefinition of h2v1_upsampledefinition of int_upsampledefinition of noop_upsampledefinition of fullsize_upsampledefinition of sep_upsampledefinition of start_pass_upsampledeclaration of RefreshRatedeclaration of FMC_SDRAM_SendCommanddeclaration of Commanddeclaration of FMC_SDRAM_WriteProtection_Disabledeclaration of FMC_SDRAM_WriteProtection_Enabledeclaration of FMC_SDRAM_DeInitdeclaration of FMC_SDRAM_Timing_Initdeclaration of Timingdeclaration of FMC_SDRAM_Initdeclaration of Initdeclaration of FMC_NAND_GetECCdeclaration of ECCvaldeclaration of FMC_NAND_ECC_Disabledeclaration of FMC_NAND_ECC_Enabledeclaration of FMC_NAND_DeInitdeclaration of FMC_NAND_AttributeSpace_Timing_Initdeclaration of FMC_NAND_CommonSpace_Timing_Initdeclaration of FMC_NAND_Initdeclaration of FMC_NORSRAM_WriteOperation_Disabledeclaration of FMC_NORSRAM_WriteOperation_Enabledeclaration of FMC_NORSRAM_DeInitdeclaration of ExDevicedeclaration of FMC_NORSRAM_Extended_Timing_Initdeclaration of ExtendedModedeclaration of FMC_NORSRAM_Timing_Initdeclaration of FMC_NORSRAM_Initdeclaration of SRAM_HandleTypeDefdeclaration of HAL_SRAM_StateTypeDefdeclaration of HAL_SRAM_GetStatedeclaration of HAL_SRAM_WriteOperation_Disabledeclaration of HAL_SRAM_WriteOperation_Enabledeclaration of HAL_SRAM_DMA_XferErrorCallbackdeclaration of HAL_SRAM_DMA_XferCpltCallbackdeclaration of HAL_SRAM_Write_DMAdeclaration of pAddressdeclaration of pSrcBufferdeclaration of HAL_SRAM_Read_DMAdeclaration of pDstBufferdeclaration of HAL_SRAM_Write_32bdeclaration of HAL_SRAM_Read_32bdeclaration of HAL_SRAM_Write_16bdeclaration of HAL_SRAM_Read_16bdeclaration of HAL_SRAM_Write_8bdeclaration of HAL_SRAM_Read_8bdeclaration of HAL_SRAM_MspDeInitdeclaration of HAL_SRAM_MspInitdeclaration of HAL_SRAM_DeInitdeclaration of HAL_SRAM_Initdeclaration of ExtTimingdeclaration of NOR_HandleTypeDefdeclaration of NOR_CFITypeDefdeclaration of NOR_IDTypeDefdeclaration of HAL_NOR_StatusTypeDefdeclaration of HAL_NOR_StateTypeDefdeclaration of HAL_NOR_GetStatusdeclaration of hnordeclaration of HAL_NOR_GetStatedeclaration of HAL_NOR_WriteOperation_Disabledeclaration of HAL_NOR_WriteOperation_Enabledeclaration of HAL_NOR_Read_CFIdeclaration of pNOR_CFIdeclaration of HAL_NOR_Erase_Chipdeclaration of HAL_NOR_Erase_Blockdeclaration of BlockAddressdeclaration of HAL_NOR_ProgramBufferdeclaration of uwAddressdeclaration of uwBufferSizedeclaration of HAL_NOR_ReadBufferdeclaration of HAL_NOR_Programdeclaration of HAL_NOR_Readdeclaration of HAL_NOR_ReturnToReadModedeclaration of HAL_NOR_Read_IDdeclaration of pNOR_IDdeclaration of HAL_NOR_MspWaitdeclaration of HAL_NOR_MspDeInitdeclaration of HAL_NOR_MspInitdeclaration of HAL_NOR_DeInitdeclaration of HAL_NOR_Initdeclaration of SDRAM_HandleTypeDefdeclaration of HAL_SDRAM_StateTypeDefdeclaration of HAL_SDRAM_GetStatedeclaration of HAL_SDRAM_GetModeStatusdeclaration of HAL_SDRAM_SetAutoRefreshNumberdeclaration of HAL_SDRAM_ProgramRefreshRatedeclaration of HAL_SDRAM_SendCommanddeclaration of HAL_SDRAM_WriteProtection_Disabledeclaration of HAL_SDRAM_WriteProtection_Enabledeclaration of HAL_SDRAM_Write_DMAdeclaration of HAL_SDRAM_Read_DMAdeclaration of HAL_SDRAM_Write_32bdeclaration of HAL_SDRAM_Read_32bdeclaration of HAL_SDRAM_Write_16bdeclaration of HAL_SDRAM_Read_16bdeclaration of HAL_SDRAM_Write_8bdeclaration of HAL_SDRAM_Read_8bdeclaration of HAL_SDRAM_DMA_XferErrorCallbackdeclaration of HAL_SDRAM_DMA_XferCpltCallbackdeclaration of HAL_SDRAM_RefreshErrorCallbackdeclaration of HAL_SDRAM_IRQHandlerdeclaration of HAL_SDRAM_MspDeInitdeclaration of HAL_SDRAM_MspInitdeclaration of HAL_SDRAM_DeInitdeclaration of HAL_SDRAM_Initdeclaration of HAL_I2CEx_DisableFastModePlusdeclaration of ConfigFastModePlusdeclaration of HAL_I2CEx_EnableFastModePlusdeclaration of HAL_I2CEx_ConfigDigitalFilterdeclaration of hi2cdeclaration of DigitalFilterdeclaration of HAL_I2CEx_ConfigAnalogFilterdeclaration of AnalogFilterdeclaration of I2C_HandleTypeDefdeclaration of HAL_I2C_ModeTypeDefdeclaration of HAL_I2C_StateTypeDefdeclaration of I2C_InitTypeDefdeclaration of HAL_I2C_GetErrordeclaration of HAL_I2C_GetModedeclaration of HAL_I2C_GetStatedeclaration of HAL_I2C_AbortCpltCallbackdeclaration of HAL_I2C_ErrorCallbackdeclaration of HAL_I2C_MemRxCpltCallbackdeclaration of HAL_I2C_MemTxCpltCallbackdeclaration of HAL_I2C_ListenCpltCallbackdeclaration of HAL_I2C_AddrCallbackdeclaration of TransferDirectiondeclaration of AddrMatchCodedeclaration of HAL_I2C_SlaveRxCpltCallbackdeclaration of HAL_I2C_SlaveTxCpltCallbackdeclaration of HAL_I2C_MasterRxCpltCallbackdeclaration of HAL_I2C_MasterTxCpltCallbackdeclaration of HAL_I2C_ER_IRQHandlerdeclaration of HAL_I2C_EV_IRQHandlerdeclaration of HAL_I2C_Slave_Seq_Receive_DMAdeclaration of XferOptionsdeclaration of HAL_I2C_Slave_Seq_Transmit_DMAdeclaration of HAL_I2C_Master_Seq_Receive_DMAdeclaration of HAL_I2C_Master_Seq_Transmit_DMAdeclaration of HAL_I2C_Mem_Read_DMAdeclaration of HAL_I2C_Mem_Write_DMAdeclaration of HAL_I2C_Slave_Receive_DMAdeclaration of HAL_I2C_Slave_Transmit_DMAdeclaration of HAL_I2C_Master_Receive_DMAdeclaration of HAL_I2C_Master_Transmit_DMAdeclaration of HAL_I2C_Master_Abort_ITdeclaration of HAL_I2C_DisableListen_ITdeclaration of HAL_I2C_EnableListen_ITdeclaration of HAL_I2C_Slave_Seq_Receive_ITdeclaration of HAL_I2C_Slave_Seq_Transmit_ITdeclaration of HAL_I2C_Master_Seq_Receive_ITdeclaration of HAL_I2C_Master_Seq_Transmit_ITdeclaration of HAL_I2C_Mem_Read_ITdeclaration of HAL_I2C_Mem_Write_ITdeclaration of HAL_I2C_Slave_Receive_ITdeclaration of HAL_I2C_Slave_Transmit_ITdeclaration of HAL_I2C_Master_Receive_ITdeclaration of HAL_I2C_Master_Transmit_ITdeclaration of HAL_I2C_IsDeviceReadydeclaration of HAL_I2C_Mem_Readdeclaration of HAL_I2C_Mem_Writedeclaration of HAL_I2C_Slave_Receivedeclaration of HAL_I2C_Slave_Transmitdeclaration of HAL_I2C_Master_Receivedeclaration of HAL_I2C_Master_Transmitdeclaration of HAL_I2C_MspDeInitdeclaration of HAL_I2C_MspInitdeclaration of HAL_I2C_DeInitdeclaration of HAL_I2C_Initdeclaration of DSI_HandleTypeDefdeclaration of HAL_DSI_StateTypeDefdeclaration of DSI_HOST_TimeoutTypeDefdeclaration of DSI_PHY_TimerTypeDefdeclaration of DSI_LPCmdTypeDefdeclaration of DSI_CmdCfgTypeDefdeclaration of DSI_VidCfgTypeDefdeclaration of DSI_PLLInitTypeDefdeclaration of DSI_InitTypeDefdeclaration of HAL_DSI_GetStatedeclaration of hdsideclaration of HAL_DSI_GetErrordeclaration of HAL_DSI_SetContentionDetectionOffdeclaration of HAL_DSI_SetPullDowndefinition of next_row_outdefinition of transdecode_master_selectiondefinition of nscansdefinition of jpeg_read_coefficientsdefinition of jpeg_std_errordefinition of msgtextdefinition of msgptrdefinition of isstringdefinition of msg_leveldefinition of jpeg_std_message_tabledefinition of jpeg_fdct_floatdefinition of tmp0definition of tmp5definition of tmp6definition of tmp7definition of tmp10definition of tmp11definition of tmp12definition of tmp13definition of z1definition of z2definition of z3definition of z4definition of z5definition of z11definition of z13definition of elemptrdefinition of jpeg_fdct_ifastdefinition of jpeg_fdct_islowdefinition of jpeg_idct_floatdefinition of coef_blockdefinition of z10definition of z12definition of quantptrdefinition of wsptrdefinition of dcvaldefinition of jpeg_idct_ifastdefinition of jpeg_idct_islowdefinition of backing_store_structdefinition of close_backing_storedefinition of write_backing_storedefinition of read_backing_storedefinition of jinit_memory_mgrdefinition of max_to_usedefinition of test_macdefinition of shdr_ptrdefinition of lhdr_ptrdefinition of space_freeddefinition of sptrdefinition of bptrdefinition of next_lhdr_ptrdefinition of next_shdr_ptrdefinition of writabledefinition of end_rowdefinition of undef_rowdefinition of ltempdefinition of bytesperrowdefinition of do_barray_iodefinition of writingdefinition of file_offsetdefinition of byte_countdefinition of rowsdefinition of thisrowdefinition of do_sarray_iodefinition of space_per_minheightdefinition of maximum_spacedefinition of avail_memdefinition of minheightsdefinition of max_minheightsdefinition of pre_zerodefinition of blocksperrowdefinition of maxaccessdefinition of rowsperchunkdefinition of currowdefinition of sizeofobjectdefinition of hdr_ptrdefinition of odd_bytesdefinition of prev_hdr_ptrdefinition of data_ptrdefinition of min_requestdefinition of slopdefinition of out_of_memorydefinition of whichdefinition of large_pool_structdefinition of small_pool_structdefinition of jvirt_barray_controldefinition of jvirt_sarray_controldefinition of last_rowsperchunkdefinition of total_space_allocateddefinition of virt_barray_listdefinition of virt_sarray_listdefinition of large_listdefinition of small_listdefinition of hdrdefinition of bytes_leftdefinition of bytes_useddefinition of b_s_infodefinition of b_s_opendefinition of dirtydefinition of first_undef_rowdefinition of cur_start_rowdefinition of rows_in_memdefinition of rows_in_arraydefinition of mem_bufferdefinition of extra_pool_slopdefinition of first_pool_slopdefinition of jpeg_mem_termdefinition of jpeg_mem_initdefinition of jpeg_open_backing_storedefinition of total_bytes_neededdefinition of jpeg_mem_availabledefinition of min_bytes_neededdefinition of max_bytes_neededdefinition of already_allocateddefinition of jpeg_free_largedefinition of objectdefinition of jpeg_get_largedefinition of jpeg_free_smalldefinition of jpeg_get_smalldefinition of jinit_1pass_quantizerdefinition of new_color_map_1_quantdefinition of finish_pass_1_quantdefinition of start_pass_1_quantdefinition of is_pre_scandefinition of arraysizedefinition of alloc_fs_workspacedefinition of quantize_fs_ditherdefinition of belowerrdefinition of bpreverrdefinition of bnexterrdefinition of deltadefinition of errorptrdefinition of input_ptrdefinition of colorindex_cidefinition of colormap_cidefinition of pixcodedefinition of dirdefinition of dirncdefinition of quantize3_ord_ditherdefinition of colorindex0definition of colorindex1definition of colorindex2definition of dither0definition of dither1definition of dither2definition of row_indexdefinition of col_indexdefinition of quantize_ord_ditherdefinition of ditherdefinition of color_quantize3definition of ptrindefinition of ptrout(unnamed class/struct/union)::WRPCR(unnamed class/struct/union)::RESERVED10(unnamed class/struct/union)::WPCR(unnamed class/struct/union)::RESERVED9(unnamed class/struct/union)::WIFCR(unnamed class/struct/union)::WISR(unnamed class/struct/union)::WIER(unnamed class/struct/union)::WCR(unnamed class/struct/union)::WCFGR(unnamed class/struct/union)::TDCCR(unnamed class/struct/union)::VVACCR(unnamed class/struct/union)::VVFPCCR(unnamed class/struct/union)::VVBPCCR(unnamed class/struct/union)::VVSACCR(unnamed class/struct/union)::VLCCR(unnamed class/struct/union)::VHBPCCR(unnamed class/struct/union)::VHSACCR(unnamed class/struct/union)::VNPCCR(unnamed class/struct/union)::VCCCR(unnamed class/struct/union)::VPCCR(unnamed class/struct/union)::VMCCR(unnamed class/struct/union)::LPMCCR(unnamed class/struct/union)::LCCCR(unnamed class/struct/union)::LCVCIDR(unnamed class/struct/union)::VSCR(unnamed class/struct/union)::FIR(unnamed class/struct/union)::IER(unnamed class/struct/union)::PSR(unnamed class/struct/union)::PTTCR(unnamed class/struct/union)::PUCR(unnamed class/struct/union)::PCONFR(unnamed class/struct/union)::PCTLR(unnamed class/struct/union)::DLTCR(unnamed class/struct/union)::CLTCR(unnamed class/struct/union)::CLCR(unnamed class/struct/union)::TDCR(unnamed class/struct/union)::TCCR(unnamed class/struct/union)::GPSR(unnamed class/struct/union)::GPDR(unnamed class/struct/union)::GHCR(unnamed class/struct/union)::CMCR(unnamed class/struct/union)::LCCR(unnamed class/struct/union)::VVACR(unnamed class/struct/union)::VVFPCR(unnamed class/struct/union)::VVBPCR(unnamed class/struct/union)::VVSACR(unnamed class/struct/union)::VLCR(unnamed class/struct/union)::VHBPCR(unnamed class/struct/union)::VHSACR(unnamed class/struct/union)::VNPCR(unnamed class/struct/union)::VCCR(unnamed class/struct/union)::VPCR(unnamed class/struct/union)::VMCR(unnamed class/struct/union)::MCR(unnamed class/struct/union)::GVCIDR(unnamed class/struct/union)::PCR(unnamed class/struct/union)::LPMCR(unnamed class/struct/union)::LPCR(unnamed class/struct/union)::LCOLCR(unnamed class/struct/union)::LVCIDR(unnamed class/struct/union)::VR(unnamed class/struct/union)::DOUTR31(unnamed class/struct/union)::DOUTR30(unnamed class/struct/union)::DOUTR29(unnamed class/struct/union)::DOUTR28(unnamed class/struct/union)::DOUTR27(unnamed class/struct/union)::DOUTR26(unnamed class/struct/union)::DOUTR25(unnamed class/struct/union)::DOUTR24(unnamed class/struct/union)::DOUTR23(unnamed class/struct/union)::DOUTR22(unnamed class/struct/union)::DOUTR21(unnamed class/struct/union)::DOUTR20(unnamed class/struct/union)::DOUTR19(unnamed class/struct/union)::DOUTR18(unnamed class/struct/union)::DOUTR17(unnamed class/struct/union)::DOUTR16(unnamed class/struct/union)::DOUTR15(unnamed class/struct/union)::DOUTR14(unnamed class/struct/union)::DOUTR13(unnamed class/struct/union)::DOUTR12(unnamed class/struct/union)::DOUTR11(unnamed class/struct/union)::DOUTR10(unnamed class/struct/union)::DOUTR9(unnamed class/struct/union)::DOUTR8(unnamed class/struct/union)::DOUTR7(unnamed class/struct/union)::DOUTR6(unnamed class/struct/union)::DOUTR5(unnamed class/struct/union)::DOUTR4(unnamed class/struct/union)::DOUTR3(unnamed class/struct/union)::DOUTR2(unnamed class/struct/union)::DOUTR1(unnamed class/struct/union)::DOUTR0(unnamed class/struct/union)::DINR31(unnamed class/struct/union)::DINR30(unnamed class/struct/union)::DINR29(unnamed class/struct/union)::DINR28(unnamed class/struct/union)::DINR27(unnamed class/struct/union)::DINR26(unnamed class/struct/union)::DINR25(unnamed class/struct/union)::DINR24(unnamed class/struct/union)::DINR23(unnamed class/struct/union)::DINR22(unnamed class/struct/union)::DINR21(unnamed class/struct/union)::DINR20(unnamed class/struct/union)::DINR19(unnamed class/struct/union)::DINR18(unnamed class/struct/union)::DINR17(unnamed class/struct/union)::DINR16(unnamed class/struct/union)::DINR15(unnamed class/struct/union)::DINR14(unnamed class/struct/union)::DINR13(unnamed class/struct/union)::DINR12(unnamed class/struct/union)::DINR11(unnamed class/struct/union)::DINR10(unnamed class/struct/union)::DINR9(unnamed class/struct/union)::DINR8(unnamed class/struct/union)::DINR7(unnamed class/struct/union)::DINR6(unnamed class/struct/union)::DINR5(unnamed class/struct/union)::DINR4(unnamed class/struct/union)::DINR3(unnamed class/struct/union)::DINR2(unnamed class/struct/union)::DINR1(unnamed class/struct/union)::DINR0(unnamed class/struct/union)::CLRFR(unnamed class/struct/union)::SR(unnamed class/struct/union)::CRDFR(unnamed class/struct/union)::RDFR(unnamed class/struct/union)::CWRFR(unnamed class/struct/union)::WRFR(unnamed class/struct/union)::HUFFENC_DC1(unnamed class/struct/union)::HUFFENC_DC0(unnamed class/struct/union)::HUFFENC_AC1(unnamed class/struct/union)::HUFFENC_AC0(unnamed class/struct/union)::Reserved4FC(unnamed class/struct/union)::DHTMEM(unnamed class/struct/union)::HUFFSYMB(unnamed class/struct/union)::HUFFBASE(unnamed class/struct/union)::HUFFMIN(unnamed class/struct/union)::QMEM3(unnamed class/struct/union)::QMEM2(unnamed class/struct/union)::QMEM1(unnamed class/struct/union)::QMEM0(unnamed class/struct/union)::Reserved48(unnamed class/struct/union)::DOR(unnamed class/struct/union)::DIR(unnamed class/struct/union)::Reserved3c(unnamed class/struct/union)::CFR(unnamed class/struct/union)::Reserved20(unnamed class/struct/union)::CONFR7(unnamed class/struct/union)::CONFR6(unnamed class/struct/union)::CONFR5(unnamed class/struct/union)::CONFR4(unnamed class/struct/union)::CONFR3(unnamed class/struct/union)::CONFR2(unnamed class/struct/union)::CONFR1(unnamed class/struct/union)::CONFR0(unnamed class/struct/union)::Reserved(unnamed class/struct/union)::HCDMA(unnamed class/struct/union)::HCTSIZ(unnamed class/struct/union)::HCINTMSK(unnamed class/struct/union)::HCINT(unnamed class/struct/union)::HCSPLT(unnamed class/struct/union)::HCCHAR(unnamed class/struct/union)::HAINTMSK(unnamed class/struct/union)::HAINT(unnamed class/struct/union)::HPTXSTS(unnamed class/struct/union)::Reserved40C(unnamed class/struct/union)::HFNUM(unnamed class/struct/union)::HFIR(unnamed class/struct/union)::HCFG(unnamed class/struct/union)::Reserved18(unnamed class/struct/union)::DOEPDMA(unnamed class/struct/union)::DOEPTSIZ(unnamed class/struct/union)::Reserved0C(unnamed class/struct/union)::DOEPINT(unnamed class/struct/union)::Reserved04(unnamed class/struct/union)::DOEPCTL(unnamed class/struct/union)::DTXFSTS(unnamed class/struct/union)::DIEPDMA(unnamed class/struct/union)::DIEPTSIZ(unnamed class/struct/union)::DIEPINT(unnamed class/struct/union)::DIEPCTL(unnamed class/struct/union)::DOUTEP1MSK(unnamed class/struct/union)::Reserved44(unnamed class/struct/union)::DINEP1MSK(unnamed class/struct/union)::Reserved40(unnamed class/struct/union)::DEACHMSK(unnamed class/struct/union)::DEACHINT(unnamed class/struct/union)::DIEPEMPMSK(unnamed class/struct/union)::DTHRCTL(unnamed class/struct/union)::DVBUSPULSE(unnamed class/struct/union)::DVBUSDIS(unnamed class/struct/union)::Reserved9(unnamed class/struct/union)::DAINTMSK(unnamed class/struct/union)::DAINT(unnamed class/struct/union)::DOEPMSK(unnamed class/struct/union)::DIEPMSK(unnamed class/struct/union)::DSTS(unnamed class/struct/union)::DCTL(unnamed class/struct/union)::DCFG(unnamed class/struct/union)::DIEPTXF(unnamed class/struct/union)::HPTXFSIZ(unnamed class/struct/union)::Reserved43(unnamed class/struct/union)::GDFIFOCFG(unnamed class/struct/union)::Reserved7(unnamed class/struct/union)::GLPMCFG(unnamed class/struct/union)::Reserved6(unnamed class/struct/union)::GHWCFG3(unnamed class/struct/union)::Reserved5(unnamed class/struct/union)::CID(unnamed class/struct/union)::GCCFG(unnamed class/struct/union)::Reserved30(unnamed class/struct/union)::HNPTXSTS(unnamed class/struct/union)::DIEPTXF0_HNPTXFSIZ(unnamed class/struct/union)::GRXFSIZ(unnamed class/struct/union)::GRXSTSP(unnamed class/struct/union)::GRXSTSR(unnamed class/struct/union)::GINTMSK(unnamed class/struct/union)::GINTSTS(unnamed class/struct/union)::GRSTCTL(unnamed class/struct/union)::GUSBCFG(unnamed class/struct/union)::GAHBCFG(unnamed class/struct/union)::GOTGINT(unnamed class/struct/union)::GOTGCTL(unnamed class/struct/union)::DR(unnamed class/struct/union)::TDR(unnamed class/struct/union)::RDR(unnamed class/struct/union)::ICR(unnamed class/struct/union)::RQR(unnamed class/struct/union)::RTOR(unnamed class/struct/union)::GTPR(unnamed class/struct/union)::BRR(unnamed class/struct/union)::CR3(unnamed class/struct/union)::CR2(unnamed class/struct/union)::CR1(unnamed class/struct/union)::CNT(unnamed class/struct/union)::ARR(unnamed class/struct/union)::CMP(unnamed class/struct/union)::CFGR(unnamed class/struct/union)::AF2(unnamed class/struct/union)::AF1(unnamed class/struct/union)::CCR6(unnamed class/struct/union)::CCR5(unnamed class/struct/union)::CCMR3(unnamed class/struct/union)::OR(unnamed class/struct/union)::DMAR(unnamed class/struct/union)::DCR(unnamed class/struct/union)::BDTR(unnamed class/struct/union)::CCR4(unnamed class/struct/union)::CCR3(unnamed class/struct/union)::CCR2(unnamed class/struct/union)::CCR1(unnamed class/struct/union)::RCR(unnamed class/struct/union)::PSC(unnamed class/struct/union)::CCER(unnamed class/struct/union)::CCMR2(unnamed class/struct/union)::CCMR1(unnamed class/struct/union)::EGR(unnamed class/struct/union)::DIER(unnamed class/struct/union)::SMCR(unnamed class/struct/union)::LPTR(unnamed class/struct/union)::PIR(unnamed class/struct/union)::PSMAR(unnamed class/struct/union)::PSMKR(unnamed class/struct/union)::ABR(unnamed class/struct/union)::AR(unnamed class/struct/union)::DLR(unnamed class/struct/union)::FCR(unnamed class/struct/union)::I2SPR(unnamed class/struct/union)::I2SCFGR(unnamed class/struct/union)::TXCRCR(unnamed class/struct/union)::RXCRCR(unnamed class/struct/union)::CRCPR(unnamed class/struct/union)::FIFO(unnamed class/struct/union)::FIFOCNT(unnamed class/struct/union)::MASK(unnamed class/struct/union)::STA(unnamed class/struct/union)::DCOUNT(unnamed class/struct/union)::DCTRL(unnamed class/struct/union)::DLEN(unnamed class/struct/union)::DTIMER(unnamed class/struct/union)::RESP4(unnamed class/struct/union)::RESP3(unnamed class/struct/union)::RESP2(unnamed class/struct/union)::RESP1(unnamed class/struct/union)::RESPCMD(unnamed class/struct/union)::CMD(unnamed class/struct/union)::ARG(unnamed class/struct/union)::CLKCR(unnamed class/struct/union)::POWER(unnamed class/struct/union)::CSR(unnamed class/struct/union)::IFCR(unnamed class/struct/union)::IMR(unnamed class/struct/union)::SLOTR(unnamed class/struct/union)::FRCR(unnamed class/struct/union)::GCR(unnamed class/struct/union)::BKP31R(unnamed class/struct/union)::BKP30R(unnamed class/struct/union)::BKP29R(unnamed class/struct/union)::BKP28R(unnamed class/struct/union)::BKP27R(unnamed class/struct/union)::BKP26R(unnamed class/struct/union)::BKP25R(unnamed class/struct/union)::BKP24R(unnamed class/struct/union)::BKP23R(unnamed class/struct/union)::BKP22R(unnamed class/struct/union)::BKP21R(unnamed class/struct/union)::BKP20R(unnamed class/struct/union)::BKP19R(unnamed class/struct/union)::BKP18R(unnamed class/struct/union)::BKP17R(unnamed class/struct/union)::BKP16R(unnamed class/struct/union)::BKP15R(unnamed class/struct/union)::BKP14R(unnamed class/struct/union)::BKP13R(unnamed class/struct/union)::BKP12R(unnamed class/struct/union)::BKP11R(unnamed class/struct/union)::BKP10R(unnamed class/struct/union)::BKP9R(unnamed class/struct/union)::BKP8R(unnamed class/struct/union)::BKP7R(unnamed class/struct/union)::BKP6R(unnamed class/struct/union)::BKP5R(unnamed class/struct/union)::BKP4R(unnamed class/struct/union)::BKP3R(unnamed class/struct/union)::BKP2R(unnamed class/struct/union)::BKP1R(unnamed class/struct/union)::BKP0R(unnamed class/struct/union)::ALRMBSSR(unnamed class/struct/union)::ALRMASSR(unnamed class/struct/union)::TAMPCR(unnamed class/struct/union)::CALR(unnamed class/struct/union)::TSSSR(unnamed class/struct/union)::TSDR(unnamed class/struct/union)::TSTR(unnamed class/struct/union)::SHIFTR(unnamed class/struct/union)::SSR(unnamed class/struct/union)::WPR(unnamed class/struct/union)::ALRMBR(unnamed class/struct/union)::ALRMAR(unnamed class/struct/union)::reserved(unnamed class/struct/union)::WUTR(unnamed class/struct/union)::PRER(unnamed class/struct/union)::TR(unnamed class/struct/union)::DCKCFGR2(unnamed class/struct/union)::DCKCFGR1(unnamed class/struct/union)::PLLSAICFGR(unnamed class/struct/union)::PLLI2SCFGR(unnamed class/struct/union)::SSCGR(unnamed class/struct/union)::BDCR(unnamed class/struct/union)::APB2LPENR(unnamed class/struct/union)::APB1LPENR(unnamed class/struct/union)::AHB3LPENR(unnamed class/struct/union)::AHB2LPENR(unnamed class/struct/union)::AHB1LPENR(unnamed class/struct/union)::AHB2ENR(unnamed class/struct/union)::AHB3RSTR(unnamed class/struct/union)::AHB2RSTR(unnamed class/struct/union)::CIR(unnamed class/struct/union)::PLLCFGR(unnamed class/struct/union)::CSR2(unnamed class/struct/union)::CSR1(unnamed class/struct/union)::CLUTWR(unnamed class/struct/union)::CFBLNR(unnamed class/struct/union)::CFBLR(unnamed class/struct/union)::CFBAR(unnamed class/struct/union)::BFCR(unnamed class/struct/union)::DCCR(unnamed class/struct/union)::PFCR(unnamed class/struct/union)::CKCR(unnamed class/struct/union)::WVPCR(unnamed class/struct/union)::WHPCR(unnamed class/struct/union)::CDSR(unnamed class/struct/union)::CPSR(unnamed class/struct/union)::LIPCR(unnamed class/struct/union)::BCCR(unnamed class/struct/union)::TWCR(unnamed class/struct/union)::AWCR(unnamed class/struct/union)::BPCR(unnamed class/struct/union)::SSCR(unnamed class/struct/union)::WINR(unnamed class/struct/union)::RLR(unnamed class/struct/union)::PR(unnamed class/struct/union)::KR(unnamed class/struct/union)::TXDR(unnamed class/struct/union)::RXDR(unnamed class/struct/union)::PECR(unnamed class/struct/union)::TIMEOUTR(unnamed class/struct/union)::TIMINGR(unnamed class/struct/union)::OAR2(unnamed class/struct/union)::OAR1(unnamed class/struct/union)::CMPCR(unnamed class/struct/union)::CBR(unnamed class/struct/union)::RESERVED(unnamed class/struct/union)::EXTICR(unnamed class/struct/union)::PMC(unnamed class/struct/union)::MEMRMP(unnamed class/struct/union)::AFR(unnamed class/struct/union)::LCKR(unnamed class/struct/union)::BSRR(unnamed class/struct/union)::ODR(unnamed class/struct/union)::IDRdefinition of netconn_senddefinition of conndefinition of msgdefinition of netconn_sendtodefinition of portdefinition of netconn_recvdefinition of new_bufdefinition of netconn_recv_udp_raw_netbuf_flagsdefinition of apiflagsdefinition of netconn_recv_udp_raw_netbufdefinition of netconn_recv_tcp_pbuf_flagsdefinition of netconn_recv_tcp_pbufdefinition of netconn_recv_data_tcpdefinition of netconn_tcp_recvddefinition of netconn_tcp_recvd_msgdefinition of netconn_recv_datadefinition of netconn_acceptdefinition of new_conndefinition of accept_ptrdefinition of newconndefinition of netconn_listen_with_backlogdefinition of backlogdefinition of netconn_disconnectdefinition of netconn_connectdefinition of netconn_bind_ifdefinition of if_idxdefinition of netconn_binddefinition of netconn_getaddrdefinition of localdefinition of netconn_deletedefinition of netconn_prepare_deletedefinition of netconn_new_with_proto_and_callbackdefinition of tdefinition of protodefinition of callbackdefinition of netconn_apimsgdefinition of fndefinition of apimsgdefinition of unackeddefinition of unsentdefinition of lwip_netconn_do_closedefinition of lwip_netconn_do_getaddrdefinition of lwip_netconn_do_writedefinition of lwip_netconn_do_writemoredefinition of delayeddefinition of availabledefinition of write_finisheddefinition of diffdefinition of dontblockdefinition of write_moredefinition of out_errdefinition of op_completed_semdefinition of lwip_netconn_do_recvdefinition of recveddefinition of lwip_netconn_do_senddefinition of lwip_netconn_do_listendefinition of lpcbdefinition of lwip_netconn_do_disconnectdefinition of lwip_netconn_do_connectdefinition of non_blockingdefinition of lwip_netconn_do_connecteddefinition of argdefinition of pcbdefinition of was_blockingdefinition of lwip_netconn_do_bind_ifdefinition of netifdefinition of lwip_netconn_do_binddefinition of lwip_netconn_do_delconndefinition of lwip_netconn_do_close_internaldefinition of shutdefinition of shut_rxdefinition of shut_txdefinition of shut_closedefinition of close_finisheddefinition of tpcbdefinition of netconn_draindefinition of netconn_freedefinition of netconn_allocdefinition of init_flagsdefinition of lwip_netconn_do_newconndefinition of pcb_newdefinition of iptypedefinition of accept_functiondefinition of newpcbdefinition of setup_tcpdefinition of err_tcpdefinition of old_statedefinition of mbox_msgdefinition of levdefinition of was_nonblocking_connectdefinition of sent_tcpdefinition of poll_tcpdefinition of recv_tcpdefinition of recv_udpdefinition of lwip_netconn_is_err_msgdefinition of lwip_netconn_err_to_msgdefinition of netconn_closeddefinition of netconn_resetdefinition of netconn_aborteddefinition of err_to_errnodefinition of err_to_errno_tabledefinition of netbuf_firstdefinition of netbuf_nextdefinition of netbuf_datadefinition of netbuf_chaindefinition of headdefinition of taildefinition of netbuf_refdefinition of netbuf_freedefinition of netbuf_allocdefinition of netbuf_deletedefinition of netbuf_newdefinition of lwip_select_cbdefinition of lwip_sockdefinition of lwip_sock_lastdatadefinition of semdefinition of sem_signalleddefinition of poll_nfdsdefinition of poll_fdsdefinition of exceptsetdefinition of writesetdefinition of readsetdefinition of prevdefinition of select_waitingdefinition of erreventdefinition of sendeventdefinition of rcveventdefinition of lastdatadefinition of pbufdefinition of netbufdefinition of netvectordefinition of netconndefinition of netconn_evtdefinition of netconn_statedefinition of netconn_typedefinition of current_msgdefinition of flagsdefinition of socketdefinition of acceptmboxdefinition of recvmboxdefinition of op_completeddefinition of pending_errdefinition of rawdefinition of udpdefinition of tcpdefinition of ipdefinition of lwip_inet_ptondefinition of afdefinition of lwip_inet_ntopdefinition of size_intdefinition of lwip_fcntldefinition of cmddefinition of sockdefinition of op_modedefinition of sockerrdefinition of lwip_ioctldefinition of argpdefinition of lwip_setsockopt_impldefinition of leveldefinition of optnamedefinition of optvaldefinition of optlendefinition of ifacedefinition of lwip_setsockoptdefinition of lwip_getsockopt_impldefinition of lwip_sockopt_to_ipoptdefinition of lwip_getsockoptdefinition of lwip_getsocknamedefinition of namelendefinition of lwip_getpeernamedefinition of lwip_getaddrnamedefinition of saddrdefinition of naddrdefinition of lwip_shutdowndefinition of howdefinition of select_check_waitersdefinition of has_recveventdefinition of has_sendeventdefinition of has_erreventdefinition of scbdefinition of do_signaldefinition of event_callbackdefinition of evtdefinition of check_waitersdefinition of lwip_poll_should_wakedefinition of fddefinition of fdidefinition of pollfddefinition of lwip_polldefinition of fdsdefinition of nfdsdefinition of waitresdefinition of nreadydefinition of msectimeoutdefinition of select_cbdefinition of lwip_pollscandefinition of optsdefinition of lwip_selectdefinition of maxfdp1definition of lreadsetdefinition of lwritesetdefinition of lexceptsetdefinition of maxfdp2definition of msecs_longdefinition of lwip_selscandefinition of readset_indefinition of writeset_indefinition of exceptset_indefinition of readset_outdefinition of writeset_outdefinition of exceptset_outdefinition of _ndefinition of lwip_unlink_select_cbdefinition of lwip_link_select_cbdefinition of lwip_writevdefinition of iovdefinition of iovcntdefinition of lwip_writedefinition of lwip_socketdefinition of domaindefinition of protocoldefinition of lwip_sendtodefinition of todefinition of tolendefinition of short_sizedefinition of remote_portdefinition of lwip_sendmsgdefinition of write_flagsdefinition of writtendefinition of chain_bufdefinition of lwip_senddefinition of lwip_recvmsgdefinition of messagedefinition of buflendefinition of recv_flagsdefinition of recvd_localdefinition of datagram_lendefinition of lwip_recvdefinition of lwip_readvdefinition of lwip_readdefinition of lwip_recvfromdefinition of fromdefinition of fromlendefinition of vecdefinition of lwip_recvfrom_udp_rawdefinition of dbg_sdefinition of copylendefinition of copieddefinition of len_leftdefinition of wrote_msgdefinition of lwip_recv_tcp_fromdefinition of dbg_fndefinition of dbg_retdefinition of tmpaddrdefinition of lwip_sock_make_addrdefinition of fromaddrdefinition of truncateddefinition of lwip_recv_tcpdefinition of recvddefinition of recv_leftdefinition of lwip_listendefinition of lwip_connectdefinition of remote_addrdefinition of lwip_closedefinition of is_tcpdefinition of lwip_binddefinition of local_addrdefinition of local_portdefinition of lwip_acceptdefinition of addrlendefinition of nsockdefinition of newsockdefinition of recveventdefinition of tempaddrdefinition of free_socketdefinition of freeddefinition of free_socket_free_elementsdefinition of free_socket_lockeddefinition of alloc_socketdefinition of accepteddefinition of get_socketdefinition of tryget_socketdefinition of tryget_socket_unconn_lockeddefinition of tryget_socket_unconndefinition of lwip_socket_dbg_get_socketdefinition of tryget_socket_unconn_nousedefinition of lwip_socket_thread_cleanupdefinition of lwip_socket_thread_initdefinition of lwip_pollscan_optsdefinition of sockaddr_aligneddefinition of sindefinition of sadefinition of select_cb_listdefinition of socketsdefinition of mem_free_callbackdefinition of pbuf_free_callbackdefinition of pbuf_free_intdefinition of qdefinition of tcpip_initdefinition of initfuncdefinition of tcpip_callbackmsg_trycallback_fromisrdefinition of tcpip_callbackmsg_trycallbackdefinition of tcpip_callbackmsg_deletedefinition of tcpip_callbackmsg_newdefinition of functiondefinition of ctxdefinition of tcpip_api_calldefinition of calldefinition of tcpip_send_msg_wait_semdefinition of tcpip_try_callbackdefinition of tcpip_callbackdefinition of tcpip_inputdefinition of inpdefinition of tcpip_inpktdefinition of input_fndefinition of tcpip_thread_handle_msgdefinition of tcpip_threaddefinition of tcpip_timeouts_mbox_fetchdefinition of mboxdefinition of sleeptimedefinition of resdefinition of lock_tcpip_coredefinition of tcpip_mboxdefinition of tcpip_init_done_argdefinition of tcpip_init_donedefinition of __valuedefinition of __countdefinition of __wchbdefinition of __wchdefinition of remdefinition of quotdefinition of timevaldefinition of tv_usecdefinition of tv_secdefinition of timespecdefinition of tv_nsecdefinition of itimerspecdefinition of it_valuedefinition of it_intervaldefinition of fd_setdefinition of __fds_bitsdefinition of sched_paramdefinition of sched_prioritydefinition of init_executeddefinition of is_initializeddefinition of clockdefinition of recursivedefinition of detachstatedefinition of schedparamdefinition of schedpolicydefinition of inheritscheddefinition of contentionscopedefinition of stackaddrdefinition of tmdefinition of tm_isdstdefinition of tm_ydaydefinition of tm_wdaydefinition of tm_yeardefinition of tm_mondefinition of tm_mdaydefinition of tm_hourdefinition of tm_mindefinition of tm_secdefinition of tvtosbtdefinition of _tvdefinition of sbttotvdefinition of _sbtdefinition of tstosbtdefinition of _tsdefinition of sbttotsdefinition of timeval2bintimedefinition of _btdefinition of bintime2timevaldefinition of timespec2bintimedefinition of bintime2timespecdefinition of mstosbtdefinition of _msdefinition of sbdefinition of sbttomsdefinition of ustosbtdefinition of _usdefinition of sbttousdefinition of nstosbtdefinition of _nsdefinition of sbttonsdefinition of nsdefinition of sbttobtdefinition of bttosbtdefinition of sbintime_getsecdefinition of bintime_shiftdefinition of _expdefinition of bintime_muldefinition of _p1definition of _p2definition of bintime_subdefinition of _bt2definition of _udefinition of bintime_adddefinition of bintime_addxdefinition of itimervaldefinition of bintimedefinition of timezonedefinition of fracdefinition of secdefinition of tz_dsttimedefinition of tz_minuteswestdefinition of __locale_ctype_ptr_ldefinition of _ldefinition of lwip_iana_port_numberdefinition of lwip_iana_hwtypedefinition of fsdata_filedefinition of fs_filedefinition of pextensiondeclaration of HAL_DSI_ForceDataLanesInRXdeclaration of HAL_DSI_ForceRXLowPowerdeclaration of HAL_DSI_ForceTXStopModedeclaration of Lanedeclaration of HAL_DSI_SetPHYTimingsdeclaration of HAL_DSI_SetLanePinsConfigurationdeclaration of CustomLanedeclaration of HAL_DSI_SetSDDdeclaration of HAL_DSI_SetLowPowerRXFilterdeclaration of Frequencydeclaration of HAL_DSI_SetSlewRateAndDelayTuningdeclaration of CommDelaydeclaration of HAL_DSI_PatternGeneratorStopdeclaration of HAL_DSI_PatternGeneratorStartdeclaration of Orientationdeclaration of HAL_DSI_ExitULPMdeclaration of HAL_DSI_EnterULPMdeclaration of HAL_DSI_ExitULPMDatadeclaration of HAL_DSI_EnterULPMDatadeclaration of HAL_DSI_Readdeclaration of ChannelNbrdeclaration of Arraydeclaration of DCSCmddeclaration of ParametersTabledeclaration of HAL_DSI_LongWritedeclaration of ChannelIDdeclaration of NbParamsdeclaration of Param1declaration of HAL_DSI_ShortWritedeclaration of Param2declaration of HAL_DSI_Shutdowndeclaration of Shutdowndeclaration of HAL_DSI_ColorModedeclaration of HAL_DSI_Refreshdeclaration of HAL_DSI_Stopdeclaration of HAL_DSI_Startdeclaration of HAL_DSI_ConfigHostTimeoutsdeclaration of HostTimeoutsdeclaration of HAL_DSI_ConfigPhyTimerdeclaration of PhyTimersdeclaration of HAL_DSI_ConfigFlowControldeclaration of FlowControldeclaration of HAL_DSI_ConfigCommanddeclaration of LPCmddeclaration of HAL_DSI_ConfigAdaptedCommandModedeclaration of CmdCfgdeclaration of HAL_DSI_ConfigVideoModedeclaration of VidCfgdeclaration of HAL_DSI_SetGenericVCIDdeclaration of VirtualChannelIDdeclaration of HAL_DSI_ErrorCallbackdeclaration of HAL_DSI_EndOfRefreshCallbackdeclaration of HAL_DSI_TearingEffectCallbackdeclaration of HAL_DSI_IRQHandlerdeclaration of HAL_DSI_ConfigErrorMonitordeclaration of ActiveErrorsdeclaration of HAL_DSI_MspDeInitdeclaration of HAL_DSI_MspInitdeclaration of HAL_DSI_DeInitdeclaration of HAL_DSI_Initdeclaration of PLLInitdeclaration of HAL_LTDCEx_StructInitFromAdaptedCommandConfigdeclaration of hltdcdeclaration of HAL_LTDCEx_StructInitFromVideoConfigdeclaration of LTDC_HandleTypeDefdeclaration of HAL_LTDC_StateTypeDefdeclaration of LTDC_LayerCfgTypeDefdeclaration of LTDC_InitTypeDefdeclaration of LTDC_ColorTypeDefdeclaration of HAL_LTDC_GetErrordeclaration of HAL_LTDC_GetStatedeclaration of HAL_LTDC_DisableCLUT_NoReloaddeclaration of HAL_LTDC_EnableCLUT_NoReloaddeclaration of HAL_LTDC_DisableColorKeying_NoReloaddeclaration of HAL_LTDC_EnableColorKeying_NoReloaddeclaration of HAL_LTDC_ConfigColorKeying_NoReloaddeclaration of HAL_LTDC_SetPitch_NoReloaddeclaration of LinePitchInPixelsdeclaration of HAL_LTDC_SetAddress_NoReloaddeclaration of HAL_LTDC_SetAlpha_NoReloaddeclaration of Alphadeclaration of HAL_LTDC_SetPixelFormat_NoReloaddeclaration of Pixelformatdeclaration of HAL_LTDC_SetWindowPosition_NoReloaddeclaration of HAL_LTDC_SetWindowSize_NoReloaddeclaration of HAL_LTDC_ConfigLayer_NoReloaddeclaration of pLayerCfgdeclaration of HAL_LTDC_Reloaddeclaration of ReloadTypedeclaration of HAL_LTDC_DisableDitherdeclaration of HAL_LTDC_EnableDitherdeclaration of HAL_LTDC_ProgramLineEventdeclaration of HAL_LTDC_DisableCLUTdeclaration of HAL_LTDC_EnableCLUTdeclaration of HAL_LTDC_DisableColorKeyingdeclaration of HAL_LTDC_EnableColorKeyingdeclaration of HAL_LTDC_ConfigCLUTdeclaration of pCLUTdeclaration of CLUTSizedeclaration of HAL_LTDC_ConfigColorKeyingdeclaration of HAL_LTDC_SetPitchdeclaration of HAL_LTDC_SetAddressdeclaration of HAL_LTDC_SetAlphadeclaration of HAL_LTDC_SetPixelFormatdeclaration of HAL_LTDC_SetWindowPositiondeclaration of HAL_LTDC_SetWindowSizedeclaration of HAL_LTDC_ConfigLayerdeclaration of HAL_LTDC_IRQHandlerdeclaration of HAL_LTDC_ReloadEventCallbackdeclaration of HAL_LTDC_LineEventCallbackdeclaration of HAL_LTDC_ErrorCallbackdeclaration of HAL_LTDC_MspDeInitdeclaration of HAL_LTDC_MspInitdeclaration of HAL_LTDC_DeInitdeclaration of HAL_LTDC_Initdeclaration of HAL_PWREx_EnterUnderDriveSTOPModedeclaration of Regulatordeclaration of STOPEntrydeclaration of HAL_PWREx_DisableOverDrivedeclaration of HAL_PWREx_EnableOverDrivedeclaration of HAL_PWREx_DisableLowRegulatorLowVoltagedeclaration of HAL_PWREx_EnableLowRegulatorLowVoltagedeclaration of HAL_PWREx_DisableMainRegulatorLowVoltagedeclaration of HAL_PWREx_EnableMainRegulatorLowVoltagedeclaration of HAL_PWREx_DisableBkUpRegdeclaration of HAL_PWREx_EnableBkUpRegdeclaration of HAL_PWREx_DisableFlashPowerDowndeclaration of HAL_PWREx_EnableFlashPowerDowndeclaration of HAL_PWREx_ControlVoltageScalingdeclaration of VoltageScalingdeclaration of HAL_PWREx_GetVoltageRangedeclaration of PWR_PVDTypeDefdeclaration of HAL_PWR_DisableSEVOnPenddeclaration of HAL_PWR_EnableSEVOnPenddeclaration of HAL_PWR_DisableSleepOnExitdeclaration of HAL_PWR_EnableSleepOnExitdeclaration of HAL_PWR_PVDCallbackdeclaration of HAL_PWR_PVD_IRQHandlerdeclaration of HAL_PWR_EnterSTANDBYModedeclaration of HAL_PWR_EnterSLEEPModedeclaration of SLEEPEntrydeclaration of HAL_PWR_EnterSTOPModedeclaration of HAL_PWR_DisableWakeUpPindeclaration of WakeUpPinxdeclaration of HAL_PWR_EnableWakeUpPindeclaration of WakeUpPinPolaritydeclaration of HAL_PWR_DisablePVDdeclaration of HAL_PWR_EnablePVDdeclaration of HAL_PWR_ConfigPVDdeclaration of sConfigPVDdeclaration of HAL_PWR_DisableBkUpAccessdeclaration of HAL_PWR_EnableBkUpAccessdeclaration of HAL_PWR_DeInitdeclaration of SAI_HandleTypeDefdeclaration of SAI_SlotInitTypeDefdeclaration of SAI_FrameInitTypeDefdeclaration of SAI_InitTypeDefdeclaration of SAIcallbackdeclaration of HAL_SAI_StateTypeDefdeclaration of HAL_SAI_GetErrordeclaration of hsaideclaration of HAL_SAI_GetStatedeclaration of HAL_SAI_ErrorCallbackdeclaration of HAL_SAI_RxCpltCallbackdeclaration of HAL_SAI_RxHalfCpltCallbackdeclaration of HAL_SAI_TxCpltCallbackdeclaration of HAL_SAI_TxHalfCpltCallbackdeclaration of HAL_SAI_IRQHandlerdeclaration of HAL_SAI_DisableRxMuteModedeclaration of HAL_SAI_EnableRxMuteModedeclaration of callbackdeclaration of counterdeclaration of HAL_SAI_DisableTxMuteModedeclaration of HAL_SAI_EnableTxMuteModedeclaration of valdeclaration of HAL_SAI_Abortdeclaration of HAL_SAI_DMAStopdeclaration of HAL_SAI_DMAResumedeclaration of HAL_SAI_DMAPausedeclaration of HAL_SAI_Receive_DMAdeclaration of HAL_SAI_Transmit_DMAdeclaration of HAL_SAI_Receive_ITdeclaration of HAL_SAI_Transmit_ITdeclaration of HAL_SAI_Receivedeclaration of HAL_SAI_Transmitdeclaration of HAL_SAI_MspDeInitdeclaration of HAL_SAI_MspInitdeclaration of HAL_SAI_DeInitdeclaration of HAL_SAI_Initdeclaration of HAL_SAI_InitProtocoldeclaration of protocoldeclaration of datasizedeclaration of nbslotdeclaration of SDMMC_DataInitTypeDefdeclaration of SDMMC_CmdInitTypeDefdeclaration of SDMMC_InitTypeDefdeclaration of SDMMC_GetCmdResp7declaration of SDMMCxdeclaration of SDMMC_GetCmdResp6declaration of SD_CMDdeclaration of pRCAdeclaration of SDMMC_GetCmdResp3declaration of SDMMC_GetCmdResp2declaration of SDMMC_GetCmdResp1declaration of SDMMC_CmdSendEXTCSDdeclaration of Argumentdeclaration of SDMMC_CmdSwitchdeclaration of SDMMC_CmdOpConditiondeclaration of SDMMC_CmdStatusRegisterdeclaration of SDMMC_CmdSendStatusdeclaration of SDMMC_CmdSetRelAddMmcdeclaration of RCAdeclaration of SDMMC_CmdSetRelAdddeclaration of SDMMC_CmdSendCSDdeclaration of SDMMC_CmdSendCIDdeclaration of SDMMC_CmdSendSCRdeclaration of SDMMC_CmdBusWidthdeclaration of BusWidthdeclaration of SDMMC_CmdAppOperCommanddeclaration of SDMMC_CmdAppCommanddeclaration of SDMMC_CmdOperConddeclaration of SDMMC_CmdGoIdleStatedeclaration of SDMMC_CmdSelDeseldeclaration of SDMMC_CmdStopTransferdeclaration of SDMMC_CmdErasedeclaration of SDMMC_CmdSDEraseEndAdddeclaration of EndAdddeclaration of SDMMC_CmdEraseEndAdddeclaration of SDMMC_CmdSDEraseStartAdddeclaration of StartAdddeclaration of SDMMC_CmdEraseStartAdddeclaration of SDMMC_CmdWriteMultiBlockdeclaration of WriteAdddeclaration of SDMMC_CmdWriteSingleBlockdeclaration of SDMMC_CmdReadMultiBlockdeclaration of ReadAdddeclaration of SDMMC_CmdReadSingleBlockdeclaration of SDMMC_CmdBlockLengthdeclaration of BlockSizedeclaration of SDMMC_SetSDMMCReadWaitModedeclaration of SDMMC_ReadWaitModedeclaration of SDMMC_GetFIFOCountdeclaration of SDMMC_GetDataCounterdeclaration of SDMMC_ConfigDatadeclaration of SDMMC_GetResponsedeclaration of Responsedeclaration of SDMMC_GetCommandResponsedeclaration of SDMMC_SendCommanddeclaration of SDMMC_GetPowerStatedeclaration of SDMMC_PowerState_OFFdeclaration of SDMMC_PowerState_ONdeclaration of SDMMC_WriteFIFOdeclaration of pWriteDatadeclaration of SDMMC_ReadFIFOdeclaration of SDMMC_Initdefinition of colorindexdefinition of create_odither_tablesdefinition of oditherdefinition of ncidefinition of make_odither_arraydefinition of ncolorsdefinition of create_colorindexdefinition of indexptrdefinition of blksizedefinition of paddefinition of create_colormapdefinition of total_colorsdefinition of blkdistdefinition of largest_input_valuedefinition of maxjdefinition of output_valuedefinition of select_ncolorsdefinition of Ncolorsdefinition of max_colorsdefinition of irootdefinition of changeddefinition of RGB_orderdefinition of on_odd_rowdefinition of fserrorsdefinition of is_paddeddefinition of sv_actualdefinition of sv_colormapdefinition of base_dither_matrixdefinition of jinit_2pass_quantizerdefinition of new_color_map_2_quantdefinition of start_pass_2_quantdefinition of histogramdefinition of finish_pass2definition of finish_pass1definition of init_error_limitdefinition of indefinition of outdefinition of pass2_fs_ditherdefinition of cur0definition of cur1definition of cur2definition of belowerr0definition of belowerr1definition of belowerr2definition of bpreverr0definition of bpreverr1definition of bpreverr2definition of cachepdefinition of dir3definition of error_limitdefinition of colormap0definition of colormap1definition of colormap2definition of pass2_no_ditherdefinition of c0definition of fill_inverse_cmapdefinition of minc0definition of minc1definition of minc2definition of ic0definition of ic1definition of ic2definition of cptrdefinition of colorlistdefinition of numcolorsdefinition of bestcolordefinition of find_best_colorsdefinition of icolordefinition of dist0definition of dist1definition of dist2definition of xx0definition of xx1definition of xx2definition of inc0definition of inc1definition of inc2definition of bestdistdefinition of find_nearby_colorsdefinition of maxc0definition of maxc1definition of maxc2definition of centerc0definition of centerc1definition of centerc2definition of minmaxdistdefinition of min_distdefinition of max_distdefinition of tdistdefinition of mindistdefinition of select_colorsdefinition of desired_colorsdefinition of boxlistdefinition of numboxesdefinition of compute_colordefinition of boxpdefinition of histpdefinition of c0mindefinition of c0maxdefinition of c1mindefinition of c1maxdefinition of c2mindefinition of c2maxdefinition of totaldefinition of c0totaldefinition of c1totaldefinition of c2totaldefinition of median_cutdefinition of lbdefinition of cmaxdefinition of b1definition of b2definition of update_boxdefinition of ccountdefinition of find_biggest_volumedefinition of maxvdefinition of find_biggest_color_popdefinition of maxcdefinition of prescan_quantizedefinition of colorcountdefinition of volumedefinition of error_limiterdefinition of needs_zeroeddefinition of jcopy_block_rowdefinition of jcopy_sample_rowsdefinition of input_arraydefinition of source_rowdefinition of output_arraydefinition of dest_rowdefinition of jround_updefinition of jdiv_round_updefinition of jpeg_natural_order2definition of jpeg_natural_order3definition of jpeg_natural_order4definition of jpeg_natural_order5definition of jpeg_natural_order6definition of jpeg_natural_order7definition of jpeg_natural_orderdefinition of ip_globalsdefinition of ip_pcbdefinition of current_iphdr_destdefinition of current_iphdr_srcdefinition of current_ip_header_tot_lendefinition of current_ip4_headerdefinition of current_input_netifdefinition of current_netifdefinition of ttldefinition of tosdefinition of so_optionsdefinition of netif_idxdefinition of remote_ipdefinition of local_ipdefinition of udp_pcbdefinition of recv_argdefinition of recvdefinition of tcp_ext_arg_callbacksdefinition of tcp_pcbdefinition of tcp_pcb_listendefinition of passive_opendefinition of destroydefinition of keep_cnt_sentdefinition of persist_probedefinition of persist_backoffdefinition of persist_cntdefinition of keep_idledefinition of errfdefinition of polldefinition of connecteddefinition of sentdefinition of listenerdefinition of acceptdefinition of priodefinition of callback_argdefinition of refused_datadefinition of bytes_ackeddefinition of unsent_oversizedefinition of snd_queuelendefinition of snd_bufdefinition of snd_wnd_maxdefinition of snd_wnddefinition of snd_lbbdefinition of snd_wl2definition of snd_wl1definition of snd_nxtdefinition of rto_enddefinition of ssthreshdefinition of cwnddefinition of lastackdefinition of dupacksdefinition of nrtxdefinition of rtodefinition of rtseqdefinition of rttestdefinition of mssdefinition of rtimedefinition of rcv_ann_right_edgedefinition of rcv_ann_wnddefinition of rcv_wnddefinition of rcv_nxtdefinition of tmrdefinition of last_timerdefinition of pollintervaldefinition of polltmrdefinition of netconn_shutdowndefinition of netconn_errdefinition of netconn_closedefinition of netconn_close_shutdowndefinition of netconn_write_vectors_partlydefinition of vectorcntdefinition of bytes_writtendefinition of limiteddefinition of netconn_write_partlydefinition of icmp_time_exceededdefinition of icmp_dest_unreachdefinition of icmp_inputdefinition of iechodefinition of iphdr_indefinition of hlendefinition of alloc_lendefinition of iphdrdefinition of pbuf_custom_refdefinition of ip_reassdatadefinition of originaldefinition of pcdefinition of timerdefinition of udp_hdrdefinition of chksumdefinition of tcp_hdrdefinition of urgpdefinition of wnddefinition of _hdrlen_rsvd_flagsdefinition of acknodefinition of seqnodefinition of tcp_listen_pcbs_tdefinition of tcp_segdefinition of pcbsdefinition of listen_pcbsdefinition of tcphdrdefinition of ip4_outputdefinition of ip4_output_if_srcdefinition of dest_addrdefinition of ip_hlendefinition of ip4_output_ifdefinition of src_useddefinition of ip4_inputdefinition of iphdr_hlendefinition of iphdr_lendefinition of ip4_input_acceptdefinition of ip4_routedefinition of ip_iddefinition of ip4addr_ntoa_rdefinition of s_addrdefinition of invdefinition of rpdefinition of apdefinition of ip4addr_ntoadefinition of strdefinition of ip4addr_atondefinition of cpdefinition of basedefinition of partsdefinition of ppdefinition of ipaddr_addrdefinition of ip4_addr_netmask_validdefinition of netmaskdefinition of nm_hostorderdefinition of ip4_addr_isbroadcast_u32definition of ipaddrdefinition of ip_addr_broadcastdefinition of ip_addr_anydefinition of ip4_fragdefinition of rambufdefinition of newpbufdefinition of newpbuflendefinition of left_to_copydefinition of original_iphdrdefinition of nfbdefinition of leftdefinition of fragsizedefinition of ofodefinition of lastdefinition of poffdefinition of mf_setdefinition of pcrdefinition of plendefinition of ipfrag_free_pbuf_customdefinition of ip_frag_free_pbuf_custom_refdefinition of ip_frag_alloc_pbuf_custom_refdefinition of ip4_reassdefinition of fraghdrdefinition of iprdefinition of iprhdefinition of clendefinition of validdefinition of is_lastdefinition of ipr_prevdefinition of ip_reass_chain_frag_into_datagram_and_validatedefinition of new_pdefinition of iprh_tmpdefinition of iprh_prevdefinition of ip_reass_dequeue_datagramdefinition of ip_reass_enqueue_new_datagramdefinition of ip_reass_remove_oldest_datagramdefinition of pbufs_neededdefinition of oldestdefinition of oldest_prevdefinition of pbufs_freeddefinition of pbufs_freed_currentdefinition of other_datagramsdefinition of ip_reass_free_complete_datagramdefinition of pcurdefinition of ip_reass_tmrdefinition of ip_reass_helperdefinition of enddefinition of startdefinition of next_pbufdefinition of ip_reass_pbufcountdefinition of reassdatagramsdefinition of mem_callocdefinition of alloc_sizedefinition of mem_mallocdefinition of size_indefinition of ptr2definition of mem2definition of mem_trimdefinition of rmemdefinition of new_sizedefinition of newsizedefinition of old_leveldefinition of mem_freedefinition of mem_link_validdefinition of nmemdefinition of pmemdefinition of rmem_idxdefinition of mem_initdefinition of plug_holesdefinition of mem_to_ptrdefinition of ptr_to_memdefinition of useddefinition of lfreedefinition of mem_mutexdefinition of ram_enddefinition of ramdefinition of tcpip_msgdefinition of tcpip_msg_typedefinition of tcpip_api_call_datadefinition of api_msgdefinition of sddefinition of polls_leftdefinition of vector_offdefinition of vector_cntdefinition of addefinition of bcdefinition of memp_PBUF_POOLdefinition of memp_tab_PBUF_POOLdefinition of memp_memory_PBUF_POOL_basedefinition of memp_PBUFdefinition of memp_tab_PBUFdefinition of memp_memory_PBUF_basedefinition of memp_SYS_TIMEOUTdefinition of memp_tab_SYS_TIMEOUTdefinition of memp_memory_SYS_TIMEOUT_basedefinition of memp_TCPIP_MSG_INPKTdefinition of memp_tab_TCPIP_MSG_INPKTdefinition of memp_memory_TCPIP_MSG_INPKT_basedefinition of memp_TCPIP_MSG_APIdefinition of memp_tab_TCPIP_MSG_APIdefinition of memp_memory_TCPIP_MSG_API_basedefinition of memp_NETCONNdefinition of memp_tab_NETCONNdefinition of memp_memory_NETCONN_basedefinition of memp_NETBUFdefinition of memp_tab_NETBUFdefinition of memp_memory_NETBUF_basedefinition of memp_FRAG_PBUFdefinition of memp_tab_FRAG_PBUFdefinition of memp_memory_FRAG_PBUF_basedefinition of memp_REASSDATAdefinition of memp_tab_REASSDATAdefinition of memp_memory_REASSDATA_basedefinition of memp_TCP_SEGdefinition of memp_tab_TCP_SEGdefinition of memp_memory_TCP_SEG_basedefinition of memp_TCP_PCB_LISTENdefinition of memp_tab_TCP_PCB_LISTENdefinition of memp_memory_TCP_PCB_LISTEN_basedefinition of memp_TCP_PCBdefinition of memp_tab_TCP_PCBdefinition of memp_memory_TCP_PCB_basedefinition of memp_UDP_PCBdefinition of memp_tab_UDP_PCBdefinition of memp_memory_UDP_PCB_basedefinition of memp_freedefinition of memp_free_pooldefinition of descdefinition of do_memp_free_pooldefinition of mempdefinition of memp_mallocdefinition of memp_malloc_pooldefinition of do_memp_malloc_pooldefinition of memp_initdefinition of memp_init_pooldefinition of memp_poolsdefinition of netif_finddefinition of netif_get_by_indexdefinition of netif_index_to_namedefinition of netif_name_to_indexdefinition of netif_null_output_ip4definition of netif_set_link_callbackdefinition of link_callbackdefinition of netif_set_link_downdefinition of netif_set_link_updefinition of netif_set_downdefinition of netif_issue_reportsdefinition of report_typedefinition of netif_set_updefinition of netif_set_defaultdefinition of netif_removedefinition of tmp_netifdefinition of netif_set_addrdefinition of gwdefinition of old_nmdefinition of old_gwdefinition of old_addrdefinition of removedefinition of netif_set_gwdefinition of netif_do_set_gwdefinition of netif_set_netmaskdefinition of netif_do_set_netmaskdefinition of netif_set_ipaddrdefinition of netif_do_set_ipaddrdefinition of new_addrdefinition of netif_do_ip_addr_changeddefinition of netif_adddefinition of initdefinition of inputdefinition of netif2definition of num_netifsdefinition of netif_add_noaddrdefinition of netif_inputdefinition of netif_initdefinition of netif_numdefinition of netif_defaultdefinition of netif_listdefinition of pbuf_strstrdefinition of substrdefinition of substr_lendefinition of pbuf_memfinddefinition of mem_lendefinition of start_offsetdefinition of max_cmp_startdefinition of plusdefinition of pbuf_memcmpdeclaration of HAL_SD_CardStatusTypeDefdeclaration of HAL_SD_CardCIDTypeDefdeclaration of HAL_SD_CardCSDTypeDefdeclaration of SD_HandleTypeDefdeclaration of HAL_SD_CardInfoTypeDefdeclaration of HAL_SD_CardStateTypeDefdeclaration of HAL_SD_StateTypeDefdeclaration of HAL_SD_Abort_ITdeclaration of HAL_SD_Abortdeclaration of HAL_SD_GetErrordeclaration of HAL_SD_GetStatedeclaration of HAL_SD_GetCardInfodeclaration of pCardInfodeclaration of HAL_SD_GetCardStatusdeclaration of pStatusdeclaration of HAL_SD_GetCardCSDdeclaration of pCSDdeclaration of HAL_SD_GetCardCIDdeclaration of pCIDdeclaration of HAL_SD_GetCardStatedeclaration of HAL_SD_SendSDStatusdeclaration of pSDstatusdeclaration of HAL_SD_ConfigWideBusOperationdeclaration of WideModedeclaration of HAL_SD_AbortCallbackdeclaration of HAL_SD_ErrorCallbackdeclaration of HAL_SD_RxCpltCallbackdeclaration of HAL_SD_TxCpltCallbackdeclaration of HAL_SD_IRQHandlerdeclaration of HAL_SD_WriteBlocks_DMAdeclaration of BlockAdddeclaration of NumberOfBlocksdeclaration of HAL_SD_ReadBlocks_DMAdeclaration of HAL_SD_WriteBlocks_ITdeclaration of HAL_SD_ReadBlocks_ITdeclaration of HAL_SD_Erasedeclaration of BlockStartAdddeclaration of BlockEndAdddeclaration of HAL_SD_WriteBlocksdeclaration of HAL_SD_ReadBlocksdeclaration of HAL_SD_MspDeInitdeclaration of HAL_SD_MspInitdeclaration of HAL_SD_DeInitdeclaration of HAL_SD_InitCarddeclaration of HAL_SD_Initdeclaration of TIMEx_BreakInputConfigTypeDefdeclaration of TIM_HallSensor_InitTypeDefdeclaration of TIMEx_DMACommutationHalfCpltdeclaration of TIMEx_DMACommutationCpltdeclaration of HAL_TIMEx_GetChannelNStatedeclaration of htimdeclaration of ChannelNdeclaration of HAL_TIMEx_HallSensor_GetStatedeclaration of HAL_TIMEx_Break2Callbackdeclaration of HAL_TIMEx_BreakCallbackdeclaration of HAL_TIMEx_CommutHalfCpltCallbackdeclaration of HAL_TIMEx_CommutCallbackdeclaration of HAL_TIMEx_RemapConfigdeclaration of Remapdeclaration of HAL_TIMEx_GroupChannel5declaration of Channelsdeclaration of HAL_TIMEx_ConfigBreakInputdeclaration of BreakInputdeclaration of sBreakInputConfigdeclaration of HAL_TIMEx_ConfigBreakDeadTimedeclaration of sBreakDeadTimeConfigdeclaration of HAL_TIMEx_MasterConfigSynchronizationdeclaration of sMasterConfigdeclaration of HAL_TIMEx_ConfigCommutEvent_DMAdeclaration of InputTriggerdeclaration of CommutationSourcedeclaration of HAL_TIMEx_ConfigCommutEvent_ITdeclaration of HAL_TIMEx_ConfigCommutEventdeclaration of HAL_TIMEx_OnePulseN_Stop_ITdeclaration of OutputChanneldeclaration of HAL_TIMEx_OnePulseN_Start_ITdeclaration of HAL_TIMEx_OnePulseN_Stopdeclaration of HAL_TIMEx_OnePulseN_Startdeclaration of HAL_TIMEx_PWMN_Stop_DMAdeclaration of Channeldeclaration of HAL_TIMEx_PWMN_Start_DMAdeclaration of HAL_TIMEx_PWMN_Stop_ITdeclaration of HAL_TIMEx_PWMN_Start_ITdeclaration of HAL_TIMEx_PWMN_Stopdeclaration of HAL_TIMEx_PWMN_Startdeclaration of HAL_TIMEx_OCN_Stop_DMAdeclaration of HAL_TIMEx_OCN_Start_DMAdeclaration of HAL_TIMEx_OCN_Stop_ITdeclaration of HAL_TIMEx_OCN_Start_ITdeclaration of HAL_TIMEx_OCN_Stopdeclaration of HAL_TIMEx_OCN_Startdeclaration of HAL_TIMEx_HallSensor_Stop_DMAdeclaration of HAL_TIMEx_HallSensor_Start_DMAdeclaration of HAL_TIMEx_HallSensor_Stop_ITdeclaration of HAL_TIMEx_HallSensor_Start_ITdeclaration of HAL_TIMEx_HallSensor_Stopdeclaration of HAL_TIMEx_HallSensor_Startdeclaration of HAL_TIMEx_HallSensor_MspDeInitdeclaration of HAL_TIMEx_HallSensor_MspInitdeclaration of HAL_TIMEx_HallSensor_DeInitdeclaration of HAL_TIMEx_HallSensor_Initdeclaration of TIM_HandleTypeDefdeclaration of HAL_TIM_ActiveChanneldeclaration of HAL_TIM_DMABurstStateTypeDefdeclaration of HAL_TIM_ChannelStateTypeDefdeclaration of HAL_TIM_StateTypeDefdeclaration of TIM_BreakDeadTimeConfigTypeDefdeclaration of TIM_SlaveConfigTypeDefdeclaration of TIM_MasterConfigTypeDefdeclaration of TIM_ClearInputConfigTypeDefdeclaration of TIM_ClockConfigTypeDefdeclaration of TIM_Encoder_InitTypeDefdeclaration of TIM_IC_InitTypeDefdeclaration of TIM_OnePulse_InitTypeDefdeclaration of TIM_OC_InitTypeDefdeclaration of TIM_Base_InitTypeDefdeclaration of TIM_CCxChannelCmddeclaration of TIMxdeclaration of ChannelStatedeclaration of TIM_DMACaptureHalfCpltdeclaration of TIM_DMACaptureCpltdeclaration of TIM_DMAErrordeclaration of TIM_DMADelayPulseHalfCpltdeclaration of TIM_ETR_SetConfigdeclaration of TIM_ExtTRGPrescalerdeclaration of TIM_ExtTRGPolaritydeclaration of ExtTRGFilterdeclaration of TIM_OC2_SetConfigdeclaration of OC_Configdeclaration of TIM_TI1_SetConfigdeclaration of TIM_ICPolaritydeclaration of TIM_ICSelectiondeclaration of TIM_ICFilterdeclaration of TIM_Base_SetConfigdeclaration of Structuredeclaration of HAL_TIM_DMABurstStatedeclaration of HAL_TIM_GetChannelStatedeclaration of HAL_TIM_GetActiveChanneldeclaration of HAL_TIM_Encoder_GetStatedeclaration of HAL_TIM_OnePulse_GetStatedeclaration of HAL_TIM_IC_GetStatedeclaration of HAL_TIM_PWM_GetStatedeclaration of HAL_TIM_OC_GetStatedeclaration of HAL_TIM_Base_GetStatedeclaration of HAL_TIM_ErrorCallbackdeclaration of HAL_TIM_TriggerHalfCpltCallbackdeclaration of HAL_TIM_TriggerCallbackdeclaration of HAL_TIM_PWM_PulseFinishedHalfCpltCallbackdeclaration of HAL_TIM_PWM_PulseFinishedCallbackdeclaration of HAL_TIM_IC_CaptureHalfCpltCallbackdeclaration of HAL_TIM_IC_CaptureCallbackdeclaration of HAL_TIM_OC_DelayElapsedCallbackdeclaration of HAL_TIM_PeriodElapsedHalfCpltCallbackdeclaration of HAL_TIM_PeriodElapsedCallbackdeclaration of HAL_TIM_ReadCapturedValuedeclaration of HAL_TIM_GenerateEventdeclaration of EventSourcedeclaration of HAL_TIM_DMABurst_ReadStopdeclaration of BurstRequestSrcdeclaration of HAL_TIM_DMABurst_MultiReadStartdeclaration of BurstBaseAddressdeclaration of BurstBufferdeclaration of BurstLengthdeclaration of HAL_TIM_DMABurst_ReadStartdeclaration of HAL_TIM_DMABurst_WriteStopdeclaration of HAL_TIM_DMABurst_MultiWriteStartdeclaration of HAL_TIM_DMABurst_WriteStartdeclaration of HAL_TIM_SlaveConfigSynchro_ITdeclaration of sSlaveConfigdeclaration of HAL_TIM_SlaveConfigSynchrodeclaration of HAL_TIM_ConfigTI1Inputdeclaration of TI1_Selectiondeclaration of HAL_TIM_ConfigClockSourcedeclaration of sClockSourceConfigdeclaration of HAL_TIM_ConfigOCrefCleardeclaration of sClearInputConfigdeclaration of HAL_TIM_OnePulse_ConfigChanneldeclaration of InputChanneldeclaration of HAL_TIM_IC_ConfigChanneldeclaration of HAL_TIM_PWM_ConfigChanneldeclaration of HAL_TIM_OC_ConfigChanneldeclaration of HAL_TIM_IRQHandlerdeclaration of HAL_TIM_Encoder_Stop_DMAdeclaration of HAL_TIM_Encoder_Start_DMAdeclaration of pData1declaration of pData2declaration of HAL_TIM_Encoder_Stop_ITdeclaration of HAL_TIM_Encoder_Start_ITdeclaration of HAL_TIM_Encoder_Stopdeclaration of HAL_TIM_Encoder_Startdeclaration of HAL_TIM_Encoder_MspDeInitdeclaration of HAL_TIM_Encoder_MspInitdeclaration of HAL_TIM_Encoder_DeInitdeclaration of HAL_TIM_Encoder_Initdeclaration of HAL_TIM_OnePulse_Stop_ITdeclaration of HAL_TIM_OnePulse_Start_ITdeclaration of HAL_TIM_OnePulse_Stopdeclaration of HAL_TIM_OnePulse_Startdeclaration of HAL_TIM_OnePulse_MspDeInitdeclaration of HAL_TIM_OnePulse_MspInitdeclaration of HAL_TIM_OnePulse_DeInitdeclaration of HAL_TIM_OnePulse_Initdeclaration of OnePulseModedeclaration of HAL_TIM_IC_Stop_DMAdeclaration of HAL_TIM_IC_Start_DMAdeclaration of HAL_TIM_IC_Stop_ITdeclaration of HAL_TIM_IC_Start_ITdeclaration of HAL_TIM_IC_Stopdeclaration of HAL_TIM_IC_Startdeclaration of HAL_TIM_IC_MspDeInitdeclaration of HAL_TIM_IC_MspInitdeclaration of HAL_TIM_IC_DeInitdeclaration of HAL_TIM_IC_Initdeclaration of HAL_TIM_PWM_Stop_DMAdeclaration of HAL_TIM_PWM_Start_DMAdeclaration of HAL_TIM_PWM_Stop_ITdeclaration of HAL_TIM_PWM_Start_ITdeclaration of HAL_TIM_PWM_Stopdeclaration of HAL_TIM_PWM_Startdeclaration of HAL_TIM_PWM_MspDeInitdeclaration of HAL_TIM_PWM_MspInitdeclaration of HAL_TIM_PWM_DeInitdeclaration of HAL_TIM_PWM_Initdeclaration of HAL_TIM_OC_Stop_DMAdeclaration of HAL_TIM_OC_Start_DMAdeclaration of HAL_TIM_OC_Stop_ITdeclaration of HAL_TIM_OC_Start_ITdeclaration of HAL_TIM_OC_Stopdeclaration of HAL_TIM_OC_Startdeclaration of HAL_TIM_OC_MspDeInitdeclaration of HAL_TIM_OC_MspInitdefinition of s2definition of pbuf_put_atdefinition of q_idxdefinition of pbuf_try_get_atdefinition of pbuf_get_atdefinition of pbuf_clonedefinition of layerdefinition of pbuf_coalescedefinition of pbuf_take_atdefinition of target_offsetdefinition of remaining_lendefinition of src_ptrdefinition of first_copy_lendefinition of pbuf_takedefinition of buf_copy_lendefinition of total_copy_lendefinition of copied_totaldefinition of pbuf_skipdefinition of in_offsetdefinition of out_offsetdefinition of pbuf_skip_constdefinition of offset_leftdefinition of pbuf_get_contiguousdefinition of pbuf_copy_partialdefinition of pbuf_copydefinition of p_todefinition of p_fromdefinition of offset_todefinition of offset_fromdefinition of pbuf_dechaindefinition of tail_gonedefinition of pbuf_chaindefinition of pbuf_catdefinition of pbuf_refdefinition of pbuf_clendefinition of pbuf_freedefinition of alloc_srcdefinition of refdefinition of pbuf_free_headerdefinition of free_leftdefinition of fdefinition of pbuf_header_forcedefinition of header_size_incrementdefinition of pbuf_headerdefinition of pbuf_header_impldefinition of forcedefinition of pbuf_remove_headerdefinition of header_size_decrementdefinition of payloaddefinition of increment_magnitudedefinition of pbuf_add_header_forcedefinition of pbuf_add_headerdefinition of pbuf_add_header_impldefinition of type_internaldefinition of pbuf_reallocdefinition of new_lendefinition of rem_lendefinition of shrinkdefinition of pbuf_alloced_customdefinition of payload_memdefinition of payload_mem_lendefinition of pbuf_alloc_referencedefinition of pbuf_allocdefinition of qlendefinition of payload_lendefinition of pbuf_init_alloced_pbufdefinition of tot_lendefinition of sys_msleepdefinition of msdefinition of delaysemdefinition of tcp_tcp_get_tcp_addrinfodefinition of tcp_debug_state_strdefinition of tcp_netif_ip_addr_changeddefinition of tcp_netif_ip_addr_changed_pcblistdefinition of pcb_listdefinition of tcp_eff_send_mss_netifdefinition of sendmssdefinition of outifdefinition of mss_sdefinition of mtudefinition of tcp_next_issdefinition of issdefinition of tcp_pcb_removedefinition of pcblistdefinition of tcp_tmp_pcbdefinition of tcp_pcb_purgedefinition of tcp_polldefinition of intervaldefinition of tcp_acceptdefinition of tcp_errdefinition of tcp_sentdefinition of tcp_recvdefinition of tcp_argdefinition of tcp_new_ip_typedefinition of tcp_newdefinition of tcp_allocdefinition of tcp_handle_closependdefinition of tcp_kill_timewaitdefinition of inactivedefinition of inactivitydefinition of tcp_kill_statedefinition of tcp_kill_priodefinition of mpriodefinition of tcp_recv_nulldefinition of tcp_setpriodefinition of tcp_seg_freedefinition of segdefinition of tcp_segs_freedefinition of tcp_process_refused_datadefinition of refused_flagsdefinition of tcp_txnowdefinition of tcp_fasttmrdefinition of tcp_slowtmrdefinition of eff_wnddefinition of pcb_removedefinition of pcb_resetdefinition of backoff_cntdefinition of next_slotdefinition of backoff_idxdefinition of calc_rtodefinition of pcb2definition of err_fndefinition of err_argdefinition of last_statedefinition of tcp_connectdefinition of old_local_portdefinition of tcp_new_portdefinition of tcp_recveddefinition of wnd_inflationdefinition of tcp_update_rcv_ann_wnddefinition of new_right_edgedefinition of new_rcv_ann_wnddefinition of tcp_listen_with_backlog_and_errdefinition of tcp_listen_with_backlogdefinition of tcp_accept_nulldefinition of tcp_bind_netifdefinition of tcp_binddefinition of max_pcb_listdefinition of cpcbdefinition of tcp_abortdefinition of tcp_abandondefinition of resetdefinition of errf_argdefinition of send_rstdefinition of tcp_shutdowndefinition of tcp_closedefinition of tcp_close_shutdown_findefinition of tcp_close_shutdowndefinition of rst_on_unacked_datadefinition of tcp_listen_closeddefinition of tcp_remove_listenerdefinition of listdefinition of tcp_tmrdefinition of tcp_free_listendefinition of tcp_freedefinition of tcp_initdefinition of tcp_timer_ctrdefinition of tcp_timerdefinition of tcp_active_pcbs_changeddefinition of tcp_pcb_listsdefinition of tcp_tw_pcbsdefinition of tcp_active_pcbsdefinition of tcp_listen_pcbsdefinition of tcp_bound_pcbsdefinition of tcp_persist_backoffdefinition of tcp_backoffdefinition of tcp_ticksdefinition of tcp_portdefinition of tcp_state_strdefinition of tcp_trigger_input_pcb_closedefinition of tcp_parseoptdefinition of optdefinition of tcp_get_next_optbytedefinition of optidxdefinition of tcp_receivedefinition of right_wnd_edgedefinition of found_dupackdefinition of ackeddefinition of increasedefinition of num_segdefinition of off32definition of new_tot_lendefinition of offdefinition of tcp_free_acked_segmentsdefinition of seg_listdefinition of dbg_list_namedefinition of dbg_other_seg_listdefinition of tcp_processdefinition of rsegdefinition of acceptabledefinition of tcp_timewait_inputdefinition of tcp_listen_inputdefinition of npcbdefinition of rcdefinition of tcp_input_delayed_closedefinition of tcp_inputdefinition of hdrlen_bytesdefinition of opt2lendefinition of acked16definition of tcp_input_pcbdefinition of recv_datadefinition of tcplendefinition of recv_ackeddefinition of tcp_optidxdefinition of tcphdr_opt2definition of tcphdr_opt1lendefinition of tcphdr_optlendefinition of insegdefinition of tcp_zero_window_probedefinition of is_findefinition of ddefinition of tcp_keepalivedefinition of tcp_send_empty_ackdefinition of optflagsdefinition of num_sacksdefinition of tcp_rstdefinition of l_rsysdefinition of l_rpiddefinition of l_xxxdefinition of l_piddefinition of l_lendefinition of l_startdefinition of l_whencedefinition of l_typedefinition of tmsdefinition of tms_cstimedefinition of tms_cutimedefinition of tms_stimedefinition of tms_utimedefinition of _exitdefinition of _execvedefinition of argvdefinition of envdefinition of _forkdefinition of _linkdefinition of olddefinition of newdefinition of _statdefinition of filedefinition of _timesdefinition of _unlinkdefinition of _waitdefinition of _opendefinition of pathdefinition of DataIdxdefinition of _lseekdefinition of _isattydefinition of _fstatdefinition of _killdefinition of piddefinition of sigdefinition of _getpiddefinition of initialise_monitor_handlesdefinition of _gettimeofdaydefinition of tpdefinition of tzpdefinition of _sbrkdefinition of incrdefinition of heap_enddefinition of prev_heap_enddefinition of min_stack_ptrdefinition of ulPortRaiseBASEPRIdefinition of ulOriginalBASEPRIdefinition of ulNewBASEPRIdefinition of vPortRaiseBASEPRIdefinition of ethernet_link_status_updateddefinition of iptxtdefinition of jpeg_encodedefinition of RGB_bufferdefinition of JPEG_bufferdefinition of image_qualitydefinition of row_pointerdefinition of JPEG_ImgSizedefinition of jerrdefinition of ppStartdefinition of ppEnddefinition of ethernet_link_threaddefinition of MACConfdefinition of PHYLinkStatedefinition of linkchangeddefinition of speeddefinition of duplexdefinition of ETH_PHY_IO_GetTickdefinition of ETH_PHY_IO_WriteRegdefinition of RegValdefinition of ETH_PHY_IO_ReadRegdefinition of pRegValdefinition of ETH_PHY_IO_DeInitdefinition of ETH_PHY_IO_Initdefinition of GPIO_InitStructuredefinition of sys_nowdefinition of pbuf_free_customdefinition of custom_pbufdefinition of ethernetif_initdefinition of ethernetif_inputdefinition of low_level_inputdefinition of low_level_outputdefinition of errvaldefinition of Txbufferdefinition of low_level_initdefinition of macaddressdefinition of os_thread_def_EthIfdefinition of pbuf_customdefinition of DP83848_IOCtxdefinition of DP83848definition of TxConfigdefinition of EthHandledefinition of TxPktSemaphoredefinition of EthIfThreaddefinition of RxPktSemaphoredefinition of RxAllocStatusdefinition of memp_RX_POOLdefinition of memp_tab_RX_POOLdefinition of memp_memory_RX_POOL_basedefinition of DMATxDscrTabdefinition of DMARxDscrTabdefinition of rtp_hdr_tdefinition of ssrcdefinition of tsdefinition of seqdefinition of ptdefinition of sock_iddefinition of rtp_send_packetdefinition of rtp_datadefinition of net_destdefinition of rtsp_req_headerdefinition of rtsp_transp_typedefinition of rtsp_seqdefinition of rtsp_respdefinition of conn_sock_iddefinition of Session_Statedefinition of Error_Handlerdefinition of BSP_CAMERA_FrameEventCallbackdefinition of CPU_CACHE_Enabledefinition of SystemClock_Configdefinition of MPU_Configdefinition of MPU_InitStructdefinition of Encode_jpg_Semdefinition of Netif_Configdefinition of os_thread_def_EthLinkdefinition of LCD_Configdefinition of lcd_statusdefinition of StartThreaddefinition of os_semaphore_def_EncJpeg_SEMdefinition of os_semaphore_def_RTPSend_SEMdefinition of os_thread_def_img_Encdefinition of os_thread_def_Startdefinition of RTP_SendSemaphoredefinition of Thr_Encode_Semdefinition of Encoding_jpg_Semaphoredefinition of Netif_LinkSemaphoredefinition of gnetifdefinition of RTP_GetStatedefinition of RTP_struct_ptrdefinition of RTP_Stopdefinition of res_statusdefinition of RTP_Close_Connectiondefinition of Send_Semdefinition of rtp_send_packetsdefinition of rtphdrdefinition of rtp_payloaddefinition of rtp_payload_sizedefinition of rtp_data_indexdefinition of RTP_Initdefinition of os_thread_def_Snddefinition of jpegRTP_headerdefinition of Thr_Send_Semdefinition of Sending_Semaphoredefinition of RTP_structdefinition of RTSP_GetStatedefinition of RTSP_struct_ptrdefinition of RTSP_Stopdefinition of RTSP_SetSequencedefinition of reqdefinition of respdefinition of RTSP_NotValidMethoddefinition of responsedefinition of RTSP_ResponseTeardowndefinition of RTSP_ResponsePlaydefinition of RTSP_ResponseSetupdefinition of RTSP_TransportCheckdefinition of requestdefinition of transportdefinition of RTSP_SessionCheckdefinition of RTSP_ResponseDescribedefinition of RTSP_ResponseOptionsdefinition of RTSP_ResponseURLdefinition of require_hdrdefinition of RTSP_RequireHeaderdefinition of req_headerdefinition of rtsp_threaddefinition of ToAddrdefinition of toddrlendefinition of reception_bufferdefinition of previous_statedefinition of current_statedefinition of RTSP_Initdefinition of rtsp_versiondefinition of rtsp_structdefinition of s5k5cag_ConvertValuedefinition of featuredefinition of s5k5cag_ReadIDdefinition of s5k5cag_Configdefinition of brightness_valuedefinition of value_tmpdefinition of br_valuedefinition of r_gaindefinition of g_gaindefinition of b_gaindefinition of s5k5cag_Initdefinition of resolutiondefinition of S5K5CAG_QQVGAdefinition of S5K5CAG_QVGAdefinition of S5K5CAG_VGAdefinition of S5K5CAG_480x272definition of S5K5CAG_Commondefinition of s5k5cag_drvdefinition of BSP_CAMERA_ErrorCallbackdefinition of BSP_CAMERA_VsyncEventCallbackdefinition of BSP_CAMERA_LineEventCallbackdefinition of BSP_CAMERA_MspDeInitdefinition of BSP_CAMERA_MspInitdefinition of hdma_evaldefinition of GetSizedefinition of BSP_CAMERA_ColorEffectConfigdefinition of Effectdefinition of BSP_CAMERA_BlackWhiteConfigdefinition of BSP_CAMERA_ContrastBrightnessConfigdefinition of contrast_leveldefinition of brightness_leveldefinition of BSP_CAMERA_PwrDowndefinition of BSP_CAMERA_HwResetdefinition of BSP_CAMERA_Stopdefinition of BSP_CAMERA_Resumedefinition of BSP_CAMERA_Suspenddefinition of BSP_CAMERA_SnapshotStartdefinition of BSP_CAMERA_ContinuousStartdefinition of BSP_CAMERA_DeInitdefinition of BSP_CAMERA_Initdefinition of phdcmidefinition of BSP_CAMERA_GetRotationdefinition of BSP_CAMERA_SetRotationdefinition of rotationdefinition of CameraHwAddressdefinition of CameraRotationdefinition of CameraCurrentResolutiondefinition of CameraDrvdefinition of hDcmiEvaldefinition of TIM6_DAC_IRQHandlerdefinition of clkconfigdefinition of uwTimclockdefinition of uwAPB1Prescalerdefinition of uwPrescalerValuedefinition of TimHandledefinition of DCMI_IRQHandlerdefinition of DMA2_Stream1_IRQHandlerdefinition of ETH_IRQHandlerdefinition of SysTick_Handlerdefinition of DebugMon_Handlerdefinition of UsageFault_Handlerdefinition of BusFault_Handlerdefinition of MemManage_Handlerdefinition of HardFault_Handlerdefinition of NMI_Handlerdefinition of SystemCoreClockUpdatedefinition of SystemInitdefinition of APBPrescTabledefinition of AHBPrescTabledefinition of SystemCoreClockdefinition of _LCD_LOG_linedefinition of colordefinition of LCD_LOG_ScrollForwarddefinition of LCD_LOG_ScrollBackdefinition of LCD_LOG_UpdateDisplaydefinition of __io_putchardefinition of cFontdefinition of LCD_LOG_ClearTextZonedefinition of LCD_LOG_SetFooterdefinition of footerdefinition of LCD_LOG_SetHeaderdefinition of headerdefinition of LCD_LOG_DeInitdefinition of LCD_LOG_Initdefinition of LCD_ScrollBackStepdefinition of LCD_Scrolleddefinition of LCD_Lockdefinition of LCD_ScrollActivedefinition of LCD_CacheBuffer_yptr_invertdefinition of LCD_CacheBuffer_yptr_bottom_bakdefinition of LCD_CacheBuffer_yptr_top_bakdefinition of LCD_CacheBuffer_yptr_bottomdefinition of LCD_CacheBuffer_yptr_topdefinition of LCD_CacheBuffer_xptrdefinition of LCD_LineColordefinition of LCD_CacheBufferdefinition of file__index_htmldefinition of file__404_htmldefinition of file__img_sics_gifdefinition of data__index_htmldefinition of data__404_htmldefinition of data__img_sics_gifdefinition of fs_bytes_leftdefinition of fs_closedefinition of fs_opendefinition of pbuf_romdefinition of custom_free_functiondefinition of memp_descdefinition of tabdefinition of tcp_statedefinition of ip4_addrdefinition of lwip_ip_addr_typedefinition of ipv6_addr_state_changed_sdefinition of ipv6_set_sdefinition of ipv4_changed_sdefinition of status_changed_sdefinition of link_changed_sdefinition of netif_mac_filter_actiondefinition of lwip_internal_netif_client_data_indexdefinition of ipv6_addr_state_changeddefinition of ipv6_setdefinition of ipv4_changeddefinition of status_changeddefinition of link_changeddefinition of addressdefinition of addr_indexdefinition of old_addressdefinition of old_netmaskdefinition of rs_countdefinition of hwaddr_lendefinition of hwaddrdefinition of linkoutputdefinition of outputdefinition of ip_addrdefinition of ip_hdrdefinition of ip4_addr_packeddefinition of _chksumdefinition of _protodefinition of _ttldefinition of _iddefinition of _lendefinition of _tosdefinition of _v_hldefinition of icmp_echo_hdrdefinition of icmp_te_typedefinition of icmp_dur_typedefinition of httpd_initdefinition of httpd_init_pcbdefinition of http_acceptdefinition of hsdefinition of http_recvdefinition of parseddefinition of http_polldefinition of closeddefinition of http_sentdefinition of http_errdefinition of http_init_filedefinition of is_09definition of uridefinition of tag_checkdefinition of paramsdefinition of file_startdefinition of http_find_filedefinition of loopdefinition of uri_lendefinition of copy_lendefinition of file_namedefinition of name_lendefinition of name_copy_lendefinition of http_parse_requestdefinition of crlfdefinition of data_lendefinition of sp1definition of sp2definition of left_lendefinition of http_get_404_filedefinition of http_senddefinition of data_to_senddefinition of http_send_data_nonssidefinition of http_check_eofdefinition of http_eofdefinition of http_close_conndefinition of http_close_or_abort_conndefinition of abort_conndefinition of http_writedefinition of max_lendefinition of http_state_freedefinition of http_state_eofdefinition of http_state_allocdefinition of http_state_initdefinition of http_statedefinition of retriesdefinition of file_handledefinition of shtmldefinition of http_uri_bufdefinition of httpd_req_bufdefinition of httpd_default_filenamesdefinition of lwip_itoadefinition of numberdefinition of lwip_strnicmpdefinition of str1definition of str2definition of c1_upcdefinition of c2_upcdefinition of lwip_stricmpdefinition of lwip_strnstrdefinition of tokendefinition of tokenlendefinition of lwip_htonldefinition of lwip_htonsdefinition of inet_chksum_pbufdefinition of swappeddefinition of inet_chksumdefinition of ip_chksum_pseudo_partialdefinition of proto_lendefinition of chksum_lendefinition of inet_chksum_pseudo_partialdefinition of inet_cksum_pseudo_partial_basedefinition of chklendefinition of ip_chksum_pseudodefinition of inet_chksum_pseudodefinition of inet_cksum_pseudo_basedefinition of lwip_standard_chksumdefinition of pbdefinition of psdefinition of sumdefinition of odddefinition of in6_addrdefinition of in_addrdefinition of undefinition of u8_addrdefinition of u32_addrdefinition of in_pktinfodefinition of lingerdefinition of ifreqdefinition of cmsghdrdefinition of msghdrdefinition of iovecdefinition of sockaddr_storagedefinition of sockaddrdefinition of sockaddr_indefinition of reventsdefinition of eventsdefinition of ipi_addrdefinition of ipi_ifindexdefinition of l_lingerdefinition of l_onoffdefinition of ifr_namedefinition of cmsg_typedefinition of cmsg_leveldefinition of cmsg_lendefinition of msg_flagsdefinition of msg_controllendefinition of msg_controldefinition of msg_iovlendefinition of msg_iovdefinition of msg_namelendefinition of msg_namedefinition of iov_lendefinition of iov_basedefinition of s2_data2definition of s2_data1definition of ss_familydefinition of s2_lendefinition of sa_datadefinition of sa_familydefinition of sa_lendefinition of sin_zerodefinition of sin_addrdefinition of sin_portdefinition of sin_familydefinition of sin_lendefinition of sys_timeodefinition of lwip_cyclic_timerdefinition of timedefinition of handlerdefinition of interval_msdefinition of lwip_initdefinition of packed_struct_testdefinition of dummy2definition of dummy1definition of ip_datadefinition of etharp_requestdefinition of etharp_request_dstdefinition of hw_dst_addrdefinition of etharp_rawdefinition of ethsrc_addrdefinition of ethdst_addrdefinition of hwsrc_addrdefinition of ipsrc_addrdefinition of hwdst_addrdefinition of ipdst_addrdefinition of opcodedefinition of etharp_querydefinition of srcaddrdefinition of is_new_entrydefinition of i_errdefinition of copy_neededdefinition of etharp_outputdefinition of mcastaddrdefinition of dst_addrdefinition of etharp_output_to_arp_indexdefinition of arp_idxdefinition of etharp_inputdefinition of sipaddrdefinition of dipaddrdefinition of for_usdefinition of etharp_get_entrydefinition of eth_retdefinition of etharp_find_addrdefinition of ip_retdefinition of etharp_cleanup_netifdefinition of etharp_update_arp_entrydefinition of ethaddrdefinition of etharp_find_entrydefinition of old_pendingdefinition of old_stabledefinition of old_queuedefinition of age_queuedefinition of age_pendingdefinition of age_stabledefinition of etharp_tmrdefinition of etharp_free_entrydefinition of etharp_entrydefinition of etharp_statedefinition of ctimedefinition of etharp_cached_entrydefinition of arp_tabledefinition of icmp_send_responsedefinition of icmphdrdefinition of iphdr_srcdeclaration of I2C_DMAErrordeclaration of I2C_DMASlaveReceiveCpltdeclaration of I2C_DMASlaveTransmitCpltdeclaration of I2C_DMAMasterReceiveCpltdeclaration of I2C_DMAMasterTransmitCpltdeclaration of LTDC_SetConfigdeclaration of SDRAM_DMAErrordeclaration of SDRAM_DMACpltProtdeclaration of SDRAM_DMACpltdeclaration of TIM_SlaveTimer_SetConfigdeclaration of TIM_DMATriggerHalfCpltdeclaration of TIM_DMATriggerCpltdeclaration of TIM_DMADelayPulseCpltdeclaration of TIM_DMAPeriodElapsedHalfCpltdeclaration of TIM_DMAPeriodElapsedCpltdeclaration of TIM_ITRx_SetConfigdeclaration of InputTriggerSourcedeclaration of TIM_TI4_SetConfigdeclaration of TIM_TI3_SetConfigdeclaration of TIM_TI2_ConfigInputStagedeclaration of TIM_TI2_SetConfigdeclaration of TIM_TI1_ConfigInputStagedeclaration of TIM_OC6_SetConfigdeclaration of TIM_OC5_SetConfigdeclaration of TIM_OC4_SetConfigdeclaration of TIM_OC3_SetConfigdeclaration of TIM_OC1_SetConfigdeclaration of TIM_CCxNChannelCmddeclaration of ChannelNStatedeclaration of TIM_DMAErrorCCxNdeclaration of TIM_DMADelayPulseNCpltdeclaration of UART_RxISR_16BITdeclaration of UART_RxISR_8BITdeclaration of UART_EndTransmit_ITdeclaration of UART_TxISR_16BITdeclaration of UART_TxISR_8BITdeclaration of UART_DMARxOnlyAbortCallbackdeclaration of UART_DMATxOnlyAbortCallbackdeclaration of UART_DMARxAbortCallbackdeclaration of UART_DMATxAbortCallbackdeclaration of UART_DMAAbortOnErrordeclaration of UART_DMAErrordeclaration of UART_DMATxHalfCpltdeclaration of UART_DMARxHalfCpltdeclaration of UART_DMAReceiveCpltdeclaration of UART_DMATransmitCpltdeclaration of UART_EndTxTransferdeclaration of UART_EndRxTransferdeclaration of osEventdeclaration of osMessageQDef_tdeclaration of osPoolDef_tdeclaration of osSemaphoreDef_tdeclaration of osMutexDef_tdeclaration of osTimerDef_tdeclaration of osThreadDef_tdeclaration of osMailQIddeclaration of osMailQDef_tdeclaration of osMessageQIddeclaration of osPoolIddeclaration of osSemaphoreIddeclaration of osMutexIddeclaration of osTimerIddeclaration of osThreadIddeclaration of os_ptimerdeclaration of os_pthreaddeclaration of os_timer_typedeclaration of osStatusdeclaration of osPrioritydeclaration of osSemaphoreGetCountdeclaration of semaphore_iddeclaration of osRecursiveMutexWaitdeclaration of mutex_iddeclaration of millisecdeclaration of osRecursiveMutexReleasedeclaration of osRecursiveMutexCreatedeclaration of mutex_defdeclaration of osMessageDeletedeclaration of queue_iddeclaration of osMessageAvailableSpacedeclaration of osMessageWaitingdeclaration of osMessagePeekdeclaration of osThreadListdeclaration of osAbortDelaydeclaration of thread_iddeclaration of osDelayUntildeclaration of PreviousWakeTimedeclaration of osThreadResumeAlldeclaration of osThreadSuspendAlldeclaration of osThreadResumedeclaration of osThreadSuspenddeclaration of osSystickHandlerdeclaration of osMailFreedeclaration of maildeclaration of osMailGetdeclaration of osMailPutdeclaration of osMailCAllocdeclaration of osMailAllocdeclaration of osMailCreatedeclaration of queue_defdeclaration of osMessageGetdeclaration of osMessagePutdeclaration of infodeclaration of osMessageCreatedeclaration of osPoolFreedeclaration of pool_iddeclaration of blockdeclaration of osPoolCAllocdeclaration of osPoolAllocdeclaration of osPoolCreatedeclaration of pool_defdeclaration of osSemaphoreDeletedeclaration of osSemaphoreReleasedeclaration of osSemaphoreWaitdeclaration of osSemaphoreCreatedeclaration of semaphore_defdeclaration of countdeclaration of osMutexDeletedeclaration of osMutexReleasedeclaration of osMutexWaitdeclaration of osMutexCreatedeclaration of osSignalWaitdeclaration of signalsdeclaration of osSignalCleardeclaration of osSignalSetdeclaration of osTimerDeletedeclaration of timer_iddeclaration of osTimerStopdeclaration of osTimerStartdeclaration of osTimerCreatedeclaration of timer_defdeclaration of typedeclaration of argumentdeclaration of osDelaydeclaration of osThreadGetPrioritydeclaration of osThreadSetPrioritydeclaration of prioritydeclaration of osThreadYielddeclaration of osThreadTerminatedeclaration of osThreadGetIddeclaration of osThreadCreatedeclaration of thread_defdeclaration of osKernelSysTickdeclaration of osKernelRunningdeclaration of osKernelStartdeclaration of osKernelInitializedeclaration of os_mailQ_cbdeclaration of os_pool_cbdeclaration of os_mailQ_cb_tdeclaration of os_pool_cb_tdeclaration of signaldeclaration of xPortSysTickHandlerdeclaration of CRCB_tdeclaration of crCOROUTINE_CODEdeclaration of CoRoutineHandle_tdeclaration of xCoRoutineRemoveFromEventListdeclaration of pxEventListdeclaration of vCoRoutineAddToDelayedListdeclaration of xTicksToDelaydeclaration of vCoRoutineScheduledeclaration of xCoRoutineCreatedeclaration of pxCoRoutineCodedeclaration of uxPrioritydeclaration of uxIndexdeclaration of prvTaskExitErrordeclaration of vPortEnableVFPdeclaration of prvPortStartFirstTaskdeclaration of SVC_Handlerdeclaration of PendSV_Handlerdeclaration of vPortSetupTimerInterruptdeclaration of __FILEdeclaration of __locale_tdeclaration of _flock_tdeclaration of __ULongdeclaration of _fwalk_sgluedeclaration of _reclaim_reentdeclaration of __stdio_exit_handlerdeclaration of __atexit0declaration of __atexitdeclaration of _impure_datadeclaration of _impure_ptrdeclaration of __sgluedeclaration of __sfdeclaration of _reentdeclaration of BlockLink_tdeclaration of prvHeapInitdeclaration of prvInsertBlockIntoFreeListdeclaration of pxBlockToInsertdeclaration of QueueSetMemberHandle_tdeclaration of QueueSetHandle_tdeclaration of QueueHandle_tdeclaration of ucQueueGetQueueTypedeclaration of xQueuedeclaration of uxQueueGetQueueNumberdeclaration of vQueueSetQueueNumberdeclaration of uxQueueNumberdeclaration of xQueueGenericResetdeclaration of xNewQueuedeclaration of vQueueWaitForMessageRestricteddeclaration of xTicksToWaitdeclaration of xWaitIndefinitelydeclaration of xQueueSelectFromSetFromISRdeclaration of xQueueSetdeclaration of xQueueSelectFromSetdeclaration of xQueueRemoveFromSetdeclaration of xQueueOrSemaphoredeclaration of xQueueAddToSetdeclaration of xQueueCreateSetdeclaration of uxEventQueueLengthdeclaration of xQueueGenericCreatedeclaration of uxQueueLengthdeclaration of uxItemSizedeclaration of ucQueueTypedeclaration of pcQueueGetNamedeclaration of vQueueUnregisterQueuedeclaration of vQueueAddToRegistrydeclaration of pcQueueNamedeclaration of xQueueGiveMutexRecursivedeclaration of xMutexdeclaration of xQueueTakeMutexRecursivedeclaration of xQueueGetMutexHolderFromISRdeclaration of xSemaphoredeclaration of xQueueGetMutexHolderdeclaration of xQueueSemaphoreTakedeclaration of xQueueCreateCountingSemaphoreStaticdeclaration of uxMaxCountdeclaration of uxInitialCountdeclaration of pxStaticQueuedeclaration of xQueueCreateCountingSemaphoredeclaration of xQueueCreateMutexStaticdeclaration of xQueueCreateMutexdeclaration of xQueueCRReceivedeclaration of pvBufferdeclaration of xQueueCRSenddeclaration of pvItemToQueuedeclaration of xQueueCRReceiveFromISRdeclaration of pxTaskWokendeclaration of xQueueCRSendFromISRdeclaration of xCoRoutinePreviouslyWokendeclaration of uxQueueMessagesWaitingFromISRdeclaration of xQueueIsQueueFullFromISRdeclaration of xQueueIsQueueEmptyFromISRdeclaration of xQueueReceiveFromISRdeclaration of pxHigherPriorityTaskWokendeclaration of xQueueGiveFromISRdeclaration of xQueueGenericSendFromISRdeclaration of xCopyPositiondeclaration of vQueueDeletedeclaration of uxQueueSpacesAvailabledeclaration of uxQueueMessagesWaitingdeclaration of xQueueReceivedeclaration of xQueuePeekFromISRdeclaration of xQueuePeekdeclaration of xQueueGenericSenddeclaration of QueueDefinitiondeclaration of QueueRegistryItem_tdeclaration of xQueueRegistryItemdeclaration of Queue_tdeclaration of xQUEUEdeclaration of SemaphoreData_tdeclaration of QueuePointers_tdeclaration of prvGetDisinheritPriorityAfterTimeoutdeclaration of pxQueuedeclaration of prvInitialiseMutexdeclaration of pxNewQueuedeclaration of prvInitialiseNewQueuedeclaration of pucQueueStoragedeclaration of prvCopyDataFromQueuedeclaration of prvCopyDataToQueuedeclaration of xPositiondeclaration of prvIsQueueFulldeclaration of prvIsQueueEmptydeclaration of prvUnlockQueuedeclaration of eSleepModeStatusdeclaration of TaskStatus_tdeclaration of TaskParameters_tdeclaration of MemoryRegion_tdeclaration of TimeOut_tdeclaration of eNotifyActiondeclaration of eTaskStatedeclaration of TaskHookFunction_tdeclaration of TaskHandle_tdeclaration of vTaskInternalSetTimeOutStatedeclaration of pxTimeOutdeclaration of pvTaskIncrementMutexHeldCountdeclaration of eTaskConfirmSleepModeStatusdeclaration of vTaskStepTickdeclaration of xTicksToJumpdeclaration of vTaskSetTaskNumberdeclaration of xTaskdeclaration of uxHandledeclaration of uxTaskGetTaskNumberdeclaration of vTaskPriorityDisinheritAfterTimeoutdeclaration of pxMutexHolderdeclaration of uxHighestPriorityWaitingTaskdeclaration of xTaskPriorityDisinheritdeclaration of xTaskPriorityInheritdeclaration of xTaskGetSchedulerStatedeclaration of vTaskMissedYielddeclaration of xTaskCheckForTimeOutdeclaration of pxTicksToWaitdeclaration of vTaskSetTimeOutStatedeclaration of xTaskGetCurrentTaskHandledeclaration of uxTaskResetEventItemValuedeclaration of vTaskSwitchContextdeclaration of vTaskRemoveFromUnorderedEventListdeclaration of pxEventListItemdeclaration of xItemValue(unnamed class/struct/union)::PUPDR(unnamed class/struct/union)::OSPEEDR(unnamed class/struct/union)::OTYPER(unnamed class/struct/union)::MODER(unnamed class/struct/union)::SDSR(unnamed class/struct/union)::SDRTR(unnamed class/struct/union)::SDCMR(unnamed class/struct/union)::SDTR(unnamed class/struct/union)::SDCR(unnamed class/struct/union)::ECCR(unnamed class/struct/union)::PATT(unnamed class/struct/union)::PMEM(unnamed class/struct/union)::BWTR(unnamed class/struct/union)::BTCR(unnamed class/struct/union)::OPTCR1(unnamed class/struct/union)::OPTCR(unnamed class/struct/union)::OPTKEYR(unnamed class/struct/union)::KEYR(unnamed class/struct/union)::ACR(unnamed class/struct/union)::SWIER(unnamed class/struct/union)::FTSR(unnamed class/struct/union)::RTSR(unnamed class/struct/union)::EMR(unnamed class/struct/union)::DMACHRBAR(unnamed class/struct/union)::DMACHTBAR(unnamed class/struct/union)::DMACHRDR(unnamed class/struct/union)::DMACHTDR(unnamed class/struct/union)::DMARSWTR(unnamed class/struct/union)::DMAMFBOCR(unnamed class/struct/union)::DMAIER(unnamed class/struct/union)::DMAOMR(unnamed class/struct/union)::DMASR(unnamed class/struct/union)::DMATDLAR(unnamed class/struct/union)::DMARDLAR(unnamed class/struct/union)::DMARPDR(unnamed class/struct/union)::DMATPDR(unnamed class/struct/union)::DMABMR(unnamed class/struct/union)::PTPPPSCR(unnamed class/struct/union)::PTPTSSR(unnamed class/struct/union)::PTPTTLR(unnamed class/struct/union)::PTPTTHR(unnamed class/struct/union)::PTPTSAR(unnamed class/struct/union)::PTPTSLUR(unnamed class/struct/union)::PTPTSHUR(unnamed class/struct/union)::PTPTSLR(unnamed class/struct/union)::PTPTSHR(unnamed class/struct/union)::PTPSSIR(unnamed class/struct/union)::PTPTSCR(unnamed class/struct/union)::MMCRGUFCR(unnamed class/struct/union)::MMCRFAECR(unnamed class/struct/union)::MMCRFCECR(unnamed class/struct/union)::MMCTGFCR(unnamed class/struct/union)::MMCTGFMSCCR(unnamed class/struct/union)::MMCTGFSCCR(unnamed class/struct/union)::MMCTIMR(unnamed class/struct/union)::MMCRIMR(unnamed class/struct/union)::MMCTIR(unnamed class/struct/union)::MMCRIR(unnamed class/struct/union)::MMCCR(unnamed class/struct/union)::MACA3LR(unnamed class/struct/union)::MACA3HR(unnamed class/struct/union)::MACA2LR(unnamed class/struct/union)::MACA2HR(unnamed class/struct/union)::MACA1LR(unnamed class/struct/union)::MACA1HR(unnamed class/struct/union)::MACA0LR(unnamed class/struct/union)::MACA0HR(unnamed class/struct/union)::MACIMR(unnamed class/struct/union)::MACSR(unnamed class/struct/union)::MACDBGR(unnamed class/struct/union)::MACPMTCSR(unnamed class/struct/union)::MACRWUFFR(unnamed class/struct/union)::MACVLANTR(unnamed class/struct/union)::MACFCR(unnamed class/struct/union)::MACMIIDR(unnamed class/struct/union)::MACMIIAR(unnamed class/struct/union)::MACHTLR(unnamed class/struct/union)::MACHTHR(unnamed class/struct/union)::MACFFR(unnamed class/struct/union)::MACCR(unnamed class/struct/union)::BGCLUT(unnamed class/struct/union)::FGCLUT(unnamed class/struct/union)::AMTCR(unnamed class/struct/union)::LWR(unnamed class/struct/union)::NLR(unnamed class/struct/union)::OOR(unnamed class/struct/union)::OMAR(unnamed class/struct/union)::OCOLR(unnamed class/struct/union)::OPFCCR(unnamed class/struct/union)::BGCMAR(unnamed class/struct/union)::FGCMAR(unnamed class/struct/union)::BGCOLR(unnamed class/struct/union)::BGPFCCR(unnamed class/struct/union)::FGCOLR(unnamed class/struct/union)::FGPFCCR(unnamed class/struct/union)::BGOR(unnamed class/struct/union)::BGMAR(unnamed class/struct/union)::FGOR(unnamed class/struct/union)::FGMAR(unnamed class/struct/union)::HIFCR(unnamed class/struct/union)::LIFCR(unnamed class/struct/union)::HISR(unnamed class/struct/union)::LISR(unnamed class/struct/union)::M1AR(unnamed class/struct/union)::M0AR(unnamed class/struct/union)::PAR(unnamed class/struct/union)::NDTR(unnamed class/struct/union)::CWSIZER(unnamed class/struct/union)::CWSTRTR(unnamed class/struct/union)::ESUR(unnamed class/struct/union)::ESCR(unnamed class/struct/union)::MISR(unnamed class/struct/union)::RISR(unnamed class/struct/union)::APB2FZ(unnamed class/struct/union)::APB1FZ(unnamed class/struct/union)::IDCODE(unnamed class/struct/union)::CHDATINR(unnamed class/struct/union)::CHWDATAR(unnamed class/struct/union)::CHAWSCDR(unnamed class/struct/union)::CHCFGR2(unnamed class/struct/union)::CHCFGR1(unnamed class/struct/union)::FLTCNVTIMR(unnamed class/struct/union)::FLTEXMIN(unnamed class/struct/union)::FLTEXMAX(unnamed class/struct/union)::FLTAWCFR(unnamed class/struct/union)::FLTAWSR(unnamed class/struct/union)::FLTAWLTR(unnamed class/struct/union)::FLTAWHTR(unnamed class/struct/union)::FLTRDATAR(unnamed class/struct/union)::FLTJDATAR(unnamed class/struct/union)::FLTFCR(unnamed class/struct/union)::FLTJCHGR(unnamed class/struct/union)::FLTICR(unnamed class/struct/union)::FLTISR(unnamed class/struct/union)::FLTCR2(unnamed class/struct/union)::FLTCR1(unnamed class/struct/union)::DOR2(unnamed class/struct/union)::DOR1(unnamed class/struct/union)::DHR8RD(unnamed class/struct/union)::DHR12LD(unnamed class/struct/union)::DHR12RD(unnamed class/struct/union)::DHR8R2(unnamed class/struct/union)::DHR12L2(unnamed class/struct/union)::DHR12R2(unnamed class/struct/union)::DHR8R1(unnamed class/struct/union)::DHR12L1(unnamed class/struct/union)::DHR12R1(unnamed class/struct/union)::SWTRIGR(unnamed class/struct/union)::POL(unnamed class/struct/union)::INIT(unnamed class/struct/union)::sFilterRegister(unnamed class/struct/union)::FA1R(unnamed class/struct/union)::FFA1R(unnamed class/struct/union)::FS1R(unnamed class/struct/union)::FM1R(unnamed class/struct/union)::FMR(unnamed class/struct/union)::sFIFOMailBox(unnamed class/struct/union)::sTxMailBox(unnamed class/struct/union)::BTR(unnamed class/struct/union)::ESR(unnamed class/struct/union)::RF1R(unnamed class/struct/union)::RF0R(unnamed class/struct/union)::TSR(unnamed class/struct/union)::MSR(unnamed class/struct/union)::FR2(unnamed class/struct/union)::FR1(unnamed class/struct/union)::RDHR(unnamed class/struct/union)::RDLR(unnamed class/struct/union)::RDTR(unnamed class/struct/union)::RIR(unnamed class/struct/union)::TDHR(unnamed class/struct/union)::TDLR(unnamed class/struct/union)::TDTR(unnamed class/struct/union)::TIR(unnamed class/struct/union)::CDR(unnamed class/struct/union)::JDR4(unnamed class/struct/union)::JDR3(unnamed class/struct/union)::JDR2(unnamed class/struct/union)::JDR1(unnamed class/struct/union)::JSQR(unnamed class/struct/union)::SQR3(unnamed class/struct/union)::SQR2(unnamed class/struct/union)::SQR1(unnamed class/struct/union)::LTR(unnamed class/struct/union)::HTR(unnamed class/struct/union)::JOFR4(unnamed class/struct/union)::JOFR3(unnamed class/struct/union)::JOFR2(unnamed class/struct/union)::JOFR1(unnamed class/struct/union)::SMPR2(unnamed class/struct/union)::SMPR1(unnamed class/struct/union)::Dfsdm1AudioClockSelection(unnamed class/struct/union)::Dfsdm1ClockSelection(unnamed class/struct/union)::Sdmmc2ClockSelection(unnamed class/struct/union)::Sdmmc1ClockSelection(unnamed class/struct/union)::Clk48ClockSelection(unnamed class/struct/union)::CecClockSelection(unnamed class/struct/union)::Lptim1ClockSelection(unnamed class/struct/union)::I2c4ClockSelection(unnamed class/struct/union)::I2c3ClockSelection(unnamed class/struct/union)::I2c2ClockSelection(unnamed class/struct/union)::I2c1ClockSelection(unnamed class/struct/union)::Uart8ClockSelection(unnamed class/struct/union)::Uart7ClockSelection(unnamed class/struct/union)::Usart6ClockSelection(unnamed class/struct/union)::Uart5ClockSelection(unnamed class/struct/union)::Uart4ClockSelection(unnamed class/struct/union)::Usart3ClockSelection(unnamed class/struct/union)::Usart2ClockSelection(unnamed class/struct/union)::Usart1ClockSelection(unnamed class/struct/union)::Sai2ClockSelection(unnamed class/struct/union)::Sai1ClockSelection(unnamed class/struct/union)::TIMPresSelection(unnamed class/struct/union)::I2sClockSelection(unnamed class/struct/union)::RTCClockSelection(unnamed class/struct/union)::PLLSAIDivQ(unnamed class/struct/union)::PLLI2SDivQ(unnamed class/struct/union)::PLLI2S(unnamed class/struct/union)::PLLSAIP(unnamed class/struct/union)::PLLSAIQ(unnamed class/struct/union)::PLLI2SP(unnamed class/struct/union)::PLLI2SQ(unnamed class/struct/union)::PLLI2SR(unnamed class/struct/union)::PLLI2SN(unnamed class/struct/union)::PLLR(unnamed class/struct/union)::PLLQ(unnamed class/struct/union)::PLLP(unnamed class/struct/union)::PLLN(unnamed class/struct/union)::PLLM(unnamed class/struct/union)::PLLSource(unnamed class/struct/union)::PLLState(unnamed class/struct/union)::APB2CLKDivider(unnamed class/struct/union)::APB1CLKDivider(unnamed class/struct/union)::AHBCLKDivider(unnamed class/struct/union)::SYSCLKSource(unnamed class/struct/union)::ClockType(unnamed class/struct/union)::PLL(unnamed class/struct/union)::LSIState(unnamed class/struct/union)::HSICalibrationValue(unnamed class/struct/union)::HSIState(unnamed class/struct/union)::LSEState(unnamed class/struct/union)::HSEState(unnamed class/struct/union)::OscillatorType__DMA_HandleTypeDef::StreamIndex__DMA_HandleTypeDef::StreamBaseAddress__DMA_HandleTypeDef::ErrorCode__DMA_HandleTypeDef::XferAbortCallback__DMA_HandleTypeDef::XferErrorCallback__DMA_HandleTypeDef::XferM1HalfCpltCallback__DMA_HandleTypeDef::XferM1CpltCallback__DMA_HandleTypeDef::XferHalfCpltCallback__DMA_HandleTypeDef::XferCpltCallback__DMA_HandleTypeDef::State__DMA_HandleTypeDef::Lock(unnamed class/struct/union)::IsBufferable(unnamed class/struct/union)::IsCacheable(unnamed class/struct/union)::IsShareable(unnamed class/struct/union)::DisableExec(unnamed class/struct/union)::AccessPermission(unnamed class/struct/union)::TypeExtField(unnamed class/struct/union)::SubRegionDisable(unnamed class/struct/union)::Size(unnamed class/struct/union)::BaseAddress(unnamed class/struct/union)::Number(unnamed class/struct/union)::Enable(unnamed class/struct/union)::TwoSamplingDelay(unnamed class/struct/union)::DMAAccessMode(unnamed class/struct/union)::ExternalTrigInjecConvEdge(unnamed class/struct/union)::ExternalTrigInjecConv(unnamed class/struct/union)::AutoInjectedConv(unnamed class/struct/union)::InjectedDiscontinuousConvMode(unnamed class/struct/union)::InjectedNbrOfConversion(unnamed class/struct/union)::InjectedOffset(unnamed class/struct/union)::InjectedSamplingTime(unnamed class/struct/union)::InjectedRank(unnamed class/struct/union)::InjectedChannel(unnamed class/struct/union)::ErrorCode(unnamed class/struct/union)::State(unnamed class/struct/union)::Lock(unnamed class/struct/union)::DMA_Handle(unnamed class/struct/union)::NbrOfCurrentConversionRank(unnamed class/struct/union)::WatchdogNumber(unnamed class/struct/union)::ITMode(unnamed class/struct/union)::LowThreshold(unnamed class/struct/union)::HighThreshold(unnamed class/struct/union)::WatchdogMode__DMA2D_HandleTypeDef::ErrorCode__DMA2D_HandleTypeDef::State__DMA2D_HandleTypeDef::Lock__DMA2D_HandleTypeDef::XferErrorCallback__DMA2D_HandleTypeDef::XferCpltCallback(unnamed class/struct/union)::RedBlueSwap(unnamed class/struct/union)::AlphaInverted(unnamed class/struct/union)::CLUTColorMode(unnamed class/struct/union)::pCLUT(unnamed class/struct/union)::pBuffPtr(unnamed class/struct/union)::XferTransferNumber(unnamed class/struct/union)::XferSize(unnamed class/struct/union)::XferCount(unnamed class/struct/union)::LineSelectStart(unnamed class/struct/union)::LineSelectMode(unnamed class/struct/union)::ByteSelectStart(unnamed class/struct/union)::ByteSelectMode(unnamed class/struct/union)::JPEGMode(unnamed class/struct/union)::SyncroCode(unnamed class/struct/union)::ExtendedDataMode(unnamed class/struct/union)::CaptureRate(unnamed class/struct/union)::PCKPolarity(unnamed class/struct/union)::SynchroMode(unnamed class/struct/union)::FrameEndUnmask(unnamed class/struct/union)::LineEndUnmask(unnamed class/struct/union)::LineStartUnmask(unnamed class/struct/union)::FrameStartUnmask(unnamed class/struct/union)::FrameEndCode(unnamed class/struct/union)::LineEndCode(unnamed class/struct/union)::LineStartCode(unnamed class/struct/union)::FrameStartCode(unnamed class/struct/union)::WakeUpForward(unnamed class/struct/union)::GlobalUnicast(unnamed class/struct/union)::MagicPacket(unnamed class/struct/union)::WakeUpPacket(unnamed class/struct/union)::ControlPacketsFilter(unnamed class/struct/union)::BroadcastFilter(unnamed class/struct/union)::DestAddrInverseFiltering(unnamed class/struct/union)::SrcAddrInverseFiltering(unnamed class/struct/union)::SrcAddrFiltering(unnamed class/struct/union)::PassAllMulticast(unnamed class/struct/union)::HashMulticast(unnamed class/struct/union)::HashUnicast(unnamed class/struct/union)::HachOrPerfectFilter(unnamed class/struct/union)::ReceiveAllMode(unnamed class/struct/union)::PromiscuousMode(unnamed class/struct/union)::txPtpCallback(unnamed class/struct/union)::txFreeCallback(unnamed class/struct/union)::rxLinkCallback(unnamed class/struct/union)::rxAllocateCallback(unnamed class/struct/union)::IsPtpConfigured(unnamed class/struct/union)::MACLPIEvent(unnamed class/struct/union)::MACWakeUpEvent(unnamed class/struct/union)::MACErrorCode(unnamed class/struct/union)::DMAErrorCode(unnamed class/struct/union)::gState(unnamed class/struct/union)::RxDescList(unnamed class/struct/union)::TxDescList(unnamed class/struct/union)::RxBuffLen(unnamed class/struct/union)::RxDesc(unnamed class/struct/union)::TxDesc(unnamed class/struct/union)::MediaInterface(unnamed class/struct/union)::MACAddr(unnamed class/struct/union)::DescriptorSkipLength(unnamed class/struct/union)::EnhancedDescriptorFormat(unnamed class/struct/union)::SecondFrameOperate(unnamed class/struct/union)::ReceiveThresholdControl(unnamed class/struct/union)::ForwardUndersizedGoodFrames(unnamed class/struct/union)::FlushRxPacket(unnamed class/struct/union)::ForwardErrorFrames(unnamed class/struct/union)::RxDMABurstLength(unnamed class/struct/union)::TransmitThresholdControl(unnamed class/struct/union)::TxDMABurstLength(unnamed class/struct/union)::TransmitStoreForward(unnamed class/struct/union)::ReceiveStoreForward(unnamed class/struct/union)::DropTCPIPChecksumErrorFrame(unnamed class/struct/union)::BurstMode(unnamed class/struct/union)::AddressAlignedBeats(unnamed class/struct/union)::DMAArbitration(unnamed class/struct/union)::ForwardRxUndersizedGoodPacket(unnamed class/struct/union)::ForwardRxErrorPacket(unnamed class/struct/union)::DropTCPIPChecksumErrorPacket(unnamed class/struct/union)::ReceiveQueueMode(unnamed class/struct/union)::TransmitQueueMode(unnamed class/struct/union)::ReceiveFlowControl(unnamed class/struct/union)::UnicastPausePacketDetect(unnamed class/struct/union)::TransmitFlowControl(unnamed class/struct/union)::PauseLowThreshold(unnamed class/struct/union)::ZeroQuantaPause(unnamed class/struct/union)::PauseTime(unnamed class/struct/union)::WatchdogTimeout(unnamed class/struct/union)::ProgrammableWatchdog(unnamed class/struct/union)::ExtendedInterPacketGapVal(unnamed class/struct/union)::ExtendedInterPacketGap(unnamed class/struct/union)::GiantPacketSizeLimit(unnamed class/struct/union)::CRCCheckingRxPackets(unnamed class/struct/union)::SlowProtocolDetect(unnamed class/struct/union)::PreambleLength(unnamed class/struct/union)::DeferralCheck(unnamed class/struct/union)::BackOffLimit(unnamed class/struct/union)::RetryTransmission(unnamed class/struct/union)::CarrierSenseDuringTransmit(unnamed class/struct/union)::ReceiveOwn(unnamed class/struct/union)::CarrierSenseBeforeTransmit(unnamed class/struct/union)::LoopbackMode(unnamed class/struct/union)::DuplexMode(unnamed class/struct/union)::JumboPacket(unnamed class/struct/union)::Jabber(unnamed class/struct/union)::Watchdog(unnamed class/struct/union)::AutomaticPadCRCStrip(unnamed class/struct/union)::CRCStripTypePacket(unnamed class/struct/union)::Support2KPacket(unnamed class/struct/union)::GiantPacketSizeLimitControl(unnamed class/struct/union)::InterPacketGapVal(unnamed class/struct/union)::ChecksumOffload(unnamed class/struct/union)::SourceAddrControl(unnamed class/struct/union)::pRxEnd(unnamed class/struct/union)::pRxStart(unnamed class/struct/union)::TimeStamp(unnamed class/struct/union)::pRxLastRxDesc(unnamed class/struct/union)::RxBuildDescCnt(unnamed class/struct/union)::RxBuildDescIdx(unnamed class/struct/union)::RxDataLength(unnamed class/struct/union)::RxDescCnt(unnamed class/struct/union)::RxDescIdx(unnamed class/struct/union)::ItMode(unnamed class/struct/union)::TimeStampHigh(unnamed class/struct/union)::TimeStampLow(unnamed class/struct/union)::InnerVlanCtrl(unnamed class/struct/union)::InnerVlanTag(unnamed class/struct/union)::VlanCtrl(unnamed class/struct/union)::VlanTag(unnamed class/struct/union)::TCPHeaderLen(unnamed class/struct/union)::PayloadLen(unnamed class/struct/union)::MaxSegmentSize(unnamed class/struct/union)::ChecksumCtrl(unnamed class/struct/union)::CRCPadCtrldeclaration of HAL_TIM_OC_DeInitdeclaration of HAL_TIM_OC_Initdeclaration of HAL_TIM_Base_Stop_DMAdeclaration of HAL_TIM_Base_Start_DMAdeclaration of HAL_TIM_Base_Stop_ITdeclaration of HAL_TIM_Base_Start_ITdeclaration of HAL_TIM_Base_Stopdeclaration of HAL_TIM_Base_Startdeclaration of HAL_TIM_Base_MspDeInitdeclaration of HAL_TIM_Base_MspInitdeclaration of HAL_TIM_Base_DeInitdeclaration of HAL_TIM_Base_Initdeclaration of UART_WakeUpTypeDefdeclaration of HAL_UARTEx_GetRxEventTypedeclaration of HAL_UARTEx_ReceiveToIdle_DMAdeclaration of HAL_UARTEx_ReceiveToIdle_ITdeclaration of HAL_UARTEx_ReceiveToIdledeclaration of RxLendeclaration of HAL_MultiProcessorEx_AddressLength_Setdeclaration of AddressLengthdeclaration of HAL_UARTEx_DisableClockStopModedeclaration of HAL_UARTEx_EnableClockStopModedeclaration of HAL_UARTEx_DisableStopModedeclaration of HAL_UARTEx_EnableStopModedeclaration of HAL_UARTEx_StopModeWakeUpSourceConfigdeclaration of WakeUpSelectiondeclaration of HAL_UARTEx_WakeupCallbackdeclaration of HAL_RS485Ex_Initdeclaration of AssertionTimedeclaration of DeassertionTimedeclaration of UART_HandleTypeDefdeclaration of HAL_UART_RxEventTypeTypeDefdeclaration of HAL_UART_RxTypeTypeDefdeclaration of UART_ClockSourceTypeDefdeclaration of HAL_UART_StateTypeDefdeclaration of UART_AdvFeatureInitTypeDefdeclaration of UART_InitTypeDefdeclaration of UART_Start_Receive_DMAdeclaration of UART_Start_Receive_ITdeclaration of UART_AdvFeatureConfigdeclaration of UART_WaitOnFlagUntilTimeoutdeclaration of Flagdeclaration of Statusdeclaration of Tickstartdeclaration of UART_CheckIdleStatedeclaration of UART_SetConfigdeclaration of HAL_UART_GetErrordeclaration of HAL_UART_GetStatedeclaration of HAL_HalfDuplex_EnableReceiverdeclaration of HAL_HalfDuplex_EnableTransmitterdeclaration of HAL_MultiProcessor_EnterMuteModedeclaration of HAL_MultiProcessor_DisableMuteModedeclaration of HAL_MultiProcessor_EnableMuteModedeclaration of HAL_LIN_SendBreakdeclaration of HAL_UART_DisableReceiverTimeoutdeclaration of HAL_UART_EnableReceiverTimeoutdeclaration of HAL_UART_ReceiverTimeout_Configdeclaration of TimeoutValuedeclaration of HAL_UARTEx_RxEventCallbackdeclaration of HAL_UART_AbortReceiveCpltCallbackdeclaration of HAL_UART_AbortTransmitCpltCallbackdeclaration of HAL_UART_AbortCpltCallbackdeclaration of HAL_UART_ErrorCallbackdeclaration of HAL_UART_RxCpltCallbackdeclaration of HAL_UART_RxHalfCpltCallbackdeclaration of HAL_UART_TxCpltCallbackdeclaration of HAL_UART_TxHalfCpltCallbackdeclaration of HAL_UART_IRQHandlerdeclaration of HAL_UART_AbortReceive_ITdeclaration of HAL_UART_AbortTransmit_ITdeclaration of HAL_UART_Abort_ITdeclaration of HAL_UART_AbortReceivedeclaration of HAL_UART_AbortTransmitdeclaration of HAL_UART_Abortdeclaration of HAL_UART_DMAStopdeclaration of HAL_UART_DMAResumedeclaration of HAL_UART_DMAPausedeclaration of HAL_UART_Receive_DMAdeclaration of HAL_UART_Transmit_DMAdeclaration of HAL_UART_Receive_ITdeclaration of HAL_UART_Transmit_ITdeclaration of HAL_UART_Receivedeclaration of HAL_UART_Transmitdeclaration of HAL_UART_MspDeInitdeclaration of HAL_UART_MspInitdeclaration of HAL_UART_DeInitdeclaration of HAL_MultiProcessor_Initdeclaration of WakeUpMethoddeclaration of HAL_LIN_Initdeclaration of BreakDetectLengthdeclaration of HAL_HalfDuplex_Initdeclaration of HAL_UART_Initdeclaration of MDIOS_HandleTypeDefdeclaration of MDIOS_InitTypeDefdeclaration of HAL_MDIOS_StateTypeDefdeclaration of HAL_MDIOS_GetStatedeclaration of hmdiosdeclaration of HAL_MDIOS_GetErrordeclaration of HAL_MDIOS_WakeUpCallbackdeclaration of HAL_MDIOS_ErrorCallbackdeclaration of HAL_MDIOS_ReadCpltCallbackdeclaration of HAL_MDIOS_WriteCpltCallbackdeclaration of HAL_MDIOS_IRQHandlerdeclaration of HAL_MDIOS_EnableEventsdeclaration of HAL_MDIOS_ClearReadRegAddressdeclaration of RegNumdeclaration of HAL_MDIOS_ClearWriteRegAddressdeclaration of HAL_MDIOS_GetReadRegAddressdeclaration of HAL_MDIOS_GetWrittenRegAddressdeclaration of HAL_MDIOS_ReadRegdeclaration of HAL_MDIOS_WriteRegdeclaration of HAL_MDIOS_MspDeInitdeclaration of HAL_MDIOS_MspInitdeclaration of HAL_MDIOS_DeInitdeclaration of HAL_MDIOS_Initdeclaration of HAL_TickFreqTypeDefdeclaration of HAL_DisableMemorySwappingBankdeclaration of HAL_EnableMemorySwappingBankdeclaration of HAL_DisableFMCMemorySwappingdeclaration of HAL_EnableFMCMemorySwappingdeclaration of HAL_DisableCompensationCelldeclaration of HAL_EnableCompensationCelldeclaration of HAL_DBGMCU_DisableDBGStandbyModedeclaration of HAL_DBGMCU_EnableDBGStandbyModedeclaration of HAL_DBGMCU_DisableDBGStopModedeclaration of HAL_DBGMCU_EnableDBGStopModedeclaration of HAL_DBGMCU_DisableDBGSleepModedeclaration of HAL_DBGMCU_EnableDBGSleepModedeclaration of HAL_GetUIDw2declaration of HAL_GetUIDw1declaration of HAL_GetUIDw0declaration of HAL_GetDEVIDdeclaration of HAL_GetREVIDdeclaration of HAL_GetHalVersiondeclaration of HAL_ResumeTickdeclaration of HAL_SuspendTickdeclaration of HAL_GetTickFreqdeclaration of HAL_SetTickFreqdeclaration of Freqdeclaration of HAL_GetTickPriodeclaration of HAL_GetTickdeclaration of HAL_Delaydeclaration of HAL_IncTickdeclaration of uwTickFreqdeclaration of uwTickPriodeclaration of uwTickdeclaration of HAL_InitTickdeclaration of TickPrioritydeclaration of HAL_MspDeInitdeclaration of HAL_MspInitdeclaration of HAL_DeInitdeclaration of HAL_Initdeclaration of ADC_DMAHalfConvCpltdeclaration of ADC_DMAErrordeclaration of ADC_DMAConvCpltdeclaration of ADC_Initdeclaration of ADC_MultiModeDMAHalfConvCpltdeclaration of ADC_MultiModeDMAErrordeclaration of ADC_MultiModeDMAConvCpltdeclaration of DCMI_DMAErrordeclaration of DCMI_DMAXferCpltdeclaration of DMA_Base_Registersdeclaration of DMA_CheckFifoParamdeclaration of DMA_CalcBaseAndBitshiftdeclaration of DMA_SetConfigdeclaration of DMA2D_SetConfigdeclaration of DMA_MultiBufferSetConfigdeclaration of DSI_ShortWritedeclaration of DSI_ConfigPacketHeaderdeclaration of DSIxdeclaration of DataTypedeclaration of Data0declaration of Data1declaration of ETH_MACAddressConfigdeclaration of MacAddrdeclaration of ETH_FlushTransmitFIFOdeclaration of ETH_UpdateDescriptordeclaration of ETH_Prepare_Tx_Descriptorsdeclaration of ItModedeclaration of ETH_DMARxDescListInitdeclaration of ETH_DMATxDescListInitdeclaration of ETH_MACDMAConfigdeclaration of ETH_SetDMAConfigdeclaration of ETH_SetMACConfigdeclaration of FLASH_SetErrorCodedeclaration of FLASH_Program_Bytedeclaration of FLASH_Program_HalfWorddeclaration of FLASH_Program_Worddeclaration of FLASH_Program_DoubleWorddeclaration of FLASH_OB_UserConfigdeclaration of Wwdgdeclaration of Iwdgdeclaration of Stopdeclaration of Stdbydeclaration of Iwdgstopdeclaration of Iwdgstdbydeclaration of NDBankdeclaration of NDBootdeclaration of FLASH_MassErasedeclaration of Banksdeclaration of FLASH_OB_GetBootAddressdeclaration of BootOptiondeclaration of FLASH_OB_GetBORdeclaration of FLASH_OB_GetRDPdeclaration of FLASH_OB_GetWRPdeclaration of FLASH_OB_GetUserdeclaration of FLASH_OB_BootAddressConfigdeclaration of FLASH_OB_BOR_LevelConfigdeclaration of Leveldeclaration of FLASH_OB_RDP_LevelConfigdeclaration of FLASH_OB_DisableWRPdeclaration of WRPSectordeclaration of FLASH_OB_EnableWRPdeclaration of pFlashdeclaration of I2C_ConvertOtherXferOptionsdeclaration of I2C_TransferConfigdeclaration of Requestdeclaration of I2C_Flush_TXDRdeclaration of I2C_TreatErrorCallbackdeclaration of I2C_Disable_IRQdeclaration of InterruptRequestdeclaration of I2C_Enable_IRQdeclaration of I2C_IsErrorOccurreddeclaration of I2C_WaitOnSTOPFlagUntilTimeoutdeclaration of I2C_WaitOnRXNEFlagUntilTimeoutdeclaration of I2C_WaitOnTXISFlagUntilTimeoutdeclaration of I2C_WaitOnFlagUntilTimeoutdeclaration of I2C_Slave_ISR_DMAdeclaration of ITFlagsdeclaration of ITSourcesdeclaration of I2C_Mem_ISR_DMAdeclaration of I2C_Master_ISR_DMAdeclaration of I2C_Slave_ISR_ITdeclaration of I2C_Mem_ISR_ITdeclaration of I2C_Master_ISR_ITdeclaration of I2C_RequestMemoryReaddeclaration of I2C_RequestMemoryWritedeclaration of I2C_ITErrordeclaration of ErrorCodedeclaration of I2C_ITListenCpltdeclaration of I2C_ITSlaveCpltdeclaration of I2C_ITMasterCpltdeclaration of I2C_ITSlaveSeqCpltdeclaration of I2C_ITMasterSeqCpltdeclaration of I2C_ITAddrCpltdeclaration of I2C_DMAAbortdefinition of tcp_output_control_segmentdefinition of tcp_output_fill_optionsdefinition of sacks_lendefinition of tcp_output_alloc_headerdefinition of seqno_bedefinition of tcp_output_alloc_header_commondefinition of src_portdefinition of dst_portdefinition of tcp_rexmit_fastdefinition of tcp_rexmitdefinition of cur_segdefinition of tcp_rexmit_rtodefinition of tcp_rexmit_rto_commitdefinition of tcp_rexmit_rto_preparedefinition of tcp_output_segmentdefinition of tcp_output_segment_busydefinition of tcp_outputdefinition of usegdefinition of tcp_enqueue_flagsdefinition of tcp_send_findefinition of last_unsentdefinition of tcp_split_unsent_segdefinition of splitdefinition of split_flagsdefinition of remainder_flagsdefinition of remainderdefinition of tcp_writedefinition of concat_pdefinition of prev_segdefinition of queuedefinition of queuelendefinition of oversizedefinition of oversize_useddefinition of extendlendefinition of mss_localdefinition of spacedefinition of unsent_optlendefinition of seglendefinition of p2definition of tcp_write_checksdefinition of tcp_pbuf_preallocdefinition of max_lengthdefinition of first_segdefinition of allocdefinition of tcp_create_segmentdefinition of hdrflagsdefinition of tcp_routedefinition of sys_timeouts_sleeptimedefinition of nowdefinition of sys_restart_timeoutsdefinition of sys_check_timeoutsdefinition of tmptimeoutdefinition of sys_untimeoutdefinition of prev_tdefinition of sys_timeoutdefinition of msecsdefinition of next_timeout_timedefinition of sys_timeouts_initdefinition of cyclicdefinition of sys_timeout_absdefinition of abs_timedefinition of tcp_timer_neededdefinition of tcpip_tcp_timerdefinition of tcpip_tcp_timer_activedefinition of current_timeout_due_timedefinition of next_timeoutdefinition of lwip_num_cyclic_timersdefinition of lwip_cyclic_timersdefinition of icmp6_echo_hdrdefinition of icmp6_hdrdefinition of icmp6_pp_codedefinition of icmp6_te_codedefinition of icmp6_dur_codedefinition of icmp6_typedefinition of udp_netif_ip_addr_changeddefinition of upcbdefinition of udp_new_ip_typedefinition of udp_newdefinition of udp_removedefinition of udp_recvdefinition of udp_disconnectdefinition of udp_connectdefinition of ipcbdefinition of udp_bind_netifdefinition of udp_binddefinition of rebinddefinition of udp_sendto_if_srcdefinition of dst_ipdefinition of src_ipdefinition of udphdrdefinition of ip_protodefinition of udp_sendto_ifdefinition of udp_sendtodefinition of udp_senddefinition of udp_inputdefinition of uncon_pcbdefinition of broadcastdefinition of udp_input_local_matchdefinition of udp_new_portdefinition of udp_initdefinition of udp_pcbsdefinition of udp_portdefinition of lwip_ieee_eth_typedefinition of eth_vlan_hdrdefinition of eth_hdrdefinition of eth_addrdefinition of tpiddefinition of prio_viddefinition of etharp_opcodedefinition of etharp_hdrdefinition of ip4_addr_wordaligneddefinition of dhwaddrdefinition of shwaddrdefinition of protolendefinition of hwlendefinition of hwtypedefinition of addrwdefinition of ethernet_outputdefinition of eth_typedefinition of ethhdrdefinition of eth_type_bedefinition of ethernet_inputdefinition of next_hdr_offsetdefinition of ethzerodefinition of ethbroadcastdefinition of vPortSetBASEPRIdefinition of ulNewMaskValuedefinition of xPortIsInsideInterruptdefinition of ucPortCountLeadingZerosdefinition of ulBitmapdefinition of ucReturndefinition of HeapRegiondefinition of xSizeInBytesdefinition of pucStartAddressdefinition of xSTATIC_STREAM_BUFFERdefinition of xSTATIC_TIMERdefinition of xSTATIC_EVENT_GROUPdefinition of xSTATIC_QUEUEdefinition of xSTATIC_TCBdefinition of xSTATIC_LISTdefinition of xSTATIC_MINI_LIST_ITEMdefinition of xSTATIC_LIST_ITEMdefinition of uxDummy4definition of ucDummy3definition of pvDummy2definition of uxDummy1definition of ucDummy8definition of uxDummy7definition of pvDummy6definition of pvDummy5definition of xDummy3definition of xDummy2definition of pvDummy1definition of uxDummy3definition of xDummy1definition of ucDummy9definition of uxDummy8definition of ucDummy5definition of uxDummy2definition of ucDummy19definition of ulDummy18definition of uxDummy12definition of uxDummy10definition of ucDummy7definition of pxDummy6definition of uxDummy5definition of pxDummy1definition of xDummy4definition of pvDummy3definition of xLIST_ITEMdefinition of xLISTdefinition of xMINI_LIST_ITEMdefinition of pvContainerdefinition of xListEnddefinition of pxPreviousdefinition of pxNextdefinition of uxNumberOfItemsdefinition of pvOwnerdefinition of sys_arch_unprotectdefinition of pvaldefinition of sys_arch_protectdefinition of sys_thread_newdefinition of threaddefinition of sys_mutex_unlockdefinition of mutexdefinition of sys_mutex_lockdefinition of sys_mutex_freedefinition of sys_mutex_newdefinition of os_mutex_def_MUTEXdefinition of sys_initdefinition of sys_sem_set_invaliddefinition of sys_sem_validdefinition of sys_sem_freedefinition of sys_sem_signaldefinition of sys_arch_sem_waitdefinition of starttimedefinition of sys_sem_newdefinition of os_semaphore_def_SEMdefinition of sys_mbox_set_invaliddefinition of sys_mbox_validdefinition of sys_arch_mbox_tryfetchdefinition of sys_arch_mbox_fetchdefinition of sys_mbox_trypost_fromisrdefinition of sys_mbox_trypostdefinition of sys_mbox_postdefinition of sys_mbox_freedefinition of sys_mbox_newdefinition of os_messageQ_def_QUEUEdefinition of os_mutex_def_lwip_sys_mutexdefinition of lwip_sys_mutexdefinition of errnodefinition of statdefinition of st_spare4definition of st_blocksdefinition of st_blksizedefinition of st_ctimdefinition of st_mtimdefinition of st_atimdefinition of st_sizedefinition of st_rdevdefinition of st_giddefinition of st_uiddefinition of st_nlinkdefinition of st_modedefinition of st_inodefinition of st_devdefinition of eflockdefinition of flockdeclaration of xTaskRemoveFromEventListdeclaration of vTaskPlaceOnEventListRestricteddeclaration of vTaskPlaceOnUnorderedEventListdeclaration of vTaskPlaceOnEventListdeclaration of xTaskIncrementTickdeclaration of xTaskNotifyStateCleardeclaration of ulTaskNotifyTakedeclaration of xClearCountOnExitdeclaration of vTaskNotifyGiveFromISRdeclaration of xTaskToNotifydeclaration of xTaskNotifyWaitdeclaration of ulBitsToClearOnEntrydeclaration of ulBitsToClearOnExitdeclaration of pulNotificationValuedeclaration of xTaskGenericNotifyFromISRdeclaration of ulValuedeclaration of eActiondeclaration of pulPreviousNotificationValuedeclaration of xTaskGenericNotifydeclaration of xTaskGetIdleRunTimeCounterdeclaration of vTaskGetRunTimeStatsdeclaration of pcWriteBufferdeclaration of vTaskListdeclaration of uxTaskGetSystemStatedeclaration of pxTaskStatusArraydeclaration of uxArraySizedeclaration of pulTotalRunTimedeclaration of xTaskGetIdleTaskHandledeclaration of xTaskCallApplicationTaskHookdeclaration of pvParameterdeclaration of uxTaskGetStackHighWaterMark2declaration of uxTaskGetStackHighWaterMarkdeclaration of xTaskGetHandledeclaration of pcNameToQuerydeclaration of pcTaskGetNamedeclaration of xTaskToQuerydeclaration of uxTaskGetNumberOfTasksdeclaration of xTaskGetTickCountFromISRdeclaration of xTaskGetTickCountdeclaration of xTaskResumeAlldeclaration of vTaskSuspendAlldeclaration of vTaskEndSchedulerdeclaration of vTaskStartSchedulerdeclaration of xTaskResumeFromISRdeclaration of xTaskToResumedeclaration of vTaskResumedeclaration of vTaskSuspenddeclaration of xTaskToSuspenddeclaration of vTaskPrioritySetdeclaration of uxNewPrioritydeclaration of vTaskGetInfodeclaration of pxTaskStatusdeclaration of xGetFreeStackSpacedeclaration of eStatedeclaration of eTaskGetStatedeclaration of uxTaskPriorityGetFromISRdeclaration of uxTaskPriorityGetdeclaration of xTaskAbortDelaydeclaration of vTaskDelayUntildeclaration of pxPreviousWakeTimedeclaration of xTimeIncrementdeclaration of vTaskDelaydeclaration of vTaskDeletedeclaration of xTaskToDeletedeclaration of vTaskAllocateMPURegionsdeclaration of pxRegionsdeclaration of xTaskCreatedeclaration of pxTaskCodedeclaration of pcNamedeclaration of usStackDepthdeclaration of pvParametersdeclaration of pxCreatedTaskdeclaration of tskTaskControlBlockdeclaration of TCB_tdeclaration of tskTCBdeclaration of prvAddNewTaskToReadyListdeclaration of pxNewTCBdeclaration of prvInitialiseNewTaskdeclaration of ulStackDepthdeclaration of xRegionsdeclaration of prvWriteNameToBufferdeclaration of pcBufferdeclaration of pcTaskNamedeclaration of prvResetNextTaskUnblockTimedeclaration of prvTaskCheckFreeStackSpacedeclaration of pucStackBytedeclaration of prvListTasksWithinSingleListdeclaration of pxListdeclaration of prvAddCurrentTaskToDelayedListdeclaration of xCanBlockIndefinitelydeclaration of prvCheckTasksWaitingTerminationdeclaration of prvDeleteTCBdeclaration of pxTCBdeclaration of prvIdleTaskdeclaration of prvInitialiseTaskListsdeclaration of max_align_tdeclaration of wchar_tdeclaration of size_tdeclaration of ptrdiff_tdeclaration of ssize_tdeclaration of off_tdeclaration of fpos_tdeclaration of FILEdeclaration of va_listdeclaration of _funopen_rdeclaration of __cookiedeclaration of __readfndeclaration of __writefndeclaration of __seekfndeclaration of __closefndeclaration of funopendeclaration of __swbuf_rdeclaration of __srget_rdeclaration of fwrite_unlockeddeclaration of _sizedeclaration of _ndeclaration of fread_unlockeddeclaration of fputc_unlockeddeclaration of fgetc_unlockeddeclaration of fflush_unlockeddeclaration of fileno_unlockeddeclaration of ferror_unlockeddeclaration of feof_unlockeddeclaration of clearerr_unlockeddeclaration of __getlinedeclaration of __getdelimdeclaration of fpurgedeclaration of _vsscanf_rdeclaration of _vsprintf_rdeclaration of _vsnprintf_rdeclaration of _vsniprintf_rdeclaration of _vsiscanf_rdeclaration of _vsiprintf_rdeclaration of _vscanf_rdeclaration of _vprintf_rdeclaration of _viscanf_rdeclaration of _viprintf_rdeclaration of _vfscanf_rdeclaration of _vfprintf_rdeclaration of _vfiscanf_rdeclaration of _vfiprintf_rdeclaration of _vdprintf_rdeclaration of _vdiprintf_rdeclaration of _vasprintf_rdeclaration of _vasnprintf_rdeclaration of _vasniprintf_rdeclaration of _vasiprintf_rdeclaration of _ungetc_rdeclaration of _tmpnam_rdeclaration of _tmpfile_rdeclaration of _tempnam_rdeclaration of _sscanf_rdeclaration of _sprintf_rdeclaration of _snprintf_rdeclaration of _sniprintf_rdeclaration of _siscanf_rdeclaration of _siprintf_rdeclaration of _scanf_rdeclaration of _rename_rdeclaration of _olddeclaration of _newdeclaration of _remove_rdeclaration of _puts_rdeclaration of _putchar_rdeclaration of _putchar_unlocked_rdeclaration of _putc_unlocked_rdeclaration of _putc_rdeclaration of _printf_rdeclaration of _perror_rdeclaration of _open_memstream_rdeclaration of _iscanf_rdeclaration of _iprintf_rdeclaration of _gets_rdeclaration of _getchar_unlocked_rdeclaration of _getchar_rdeclaration of _getc_unlocked_rdeclaration of _getc_rdeclaration of _fwrite_unlocked_rdeclaration of _fwrite_rdeclaration of _rewind_rdeclaration of _ftello_rdeclaration of _ftell_rdeclaration of _fseeko_rdeclaration of _fseek_rdeclaration of _fscanf_rdeclaration of _fread_unlocked_rdeclaration of _fread_rdeclaration of _fputs_unlocked_rdeclaration of _fputs_rdeclaration of _fputc_unlocked_rdeclaration of _fputc_rdeclaration of _fpurge_rdeclaration of _fprintf_rdeclaration of _freopen_rdeclaration of _fopen_rdeclaration of _fmemopen_rdeclaration of _fiscanf_rdeclaration of _fiprintf_rdeclaration of _fsetpos_rdeclaration of _fgetpos_rdeclaration of _fgets_unlocked_rdeclaration of _fgets_rdeclaration of _fgetc_unlocked_rdeclaration of _fgetc_rdeclaration of _fflush_rdeclaration of _fdopen_rdeclaration of _fcloseall_rdeclaration of _fclose_rdeclaration of _dprintf_rdeclaration of _diprintf_rdeclaration of _asprintf_rdeclaration of _asnprintf_rdeclaration of _asniprintf_rdeclaration of _asiprintf_rdeclaration of renameatdeclaration of vdprintfdeclaration of open_memstreamdeclaration of fmemopendeclaration of dprintfdeclaration of putchar_unlockeddeclaration of putc_unlockeddeclaration of funlockfiledeclaration of ftrylockfiledeclaration of flockfiledeclaration of getchar_unlockeddeclaration of getc_unlockeddeclaration of putwdeclaration of getwdeclaration of setlinebufdeclaration of setbufferdeclaration of popendeclaration of pclosedeclaration of filenodeclaration of fdopendeclaration of vsniprintfdeclaration of vsiscanfdeclaration of vsiprintfdeclaration of viscanfdeclaration of viprintfdeclaration of vfiscanfdeclaration of vfiprintfdeclaration of vdiprintfdeclaration of vasnprintfdeclaration of vasniprintfdeclaration of vasiprintfdeclaration of sniprintfdeclaration of siscanfdeclaration of siprintfdeclaration of iscanfdeclaration of iprintfdeclaration of fiscanfdeclaration of fiprintfdeclaration of diprintfdeclaration of asnprintfdeclaration of asniprintfdeclaration of asiprintfdeclaration of vsscanfdeclaration of vscanfdeclaration of vfscanfdeclaration of vsnprintfdeclaration of snprintfdeclaration of ftellodeclaration of fseekodeclaration of renamedeclaration of removedeclaration of sprintfdeclaration of fopendeclaration of _namedeclaration of _typedeclaration of perrordeclaration of ferrordeclaration of feofdeclaration of clearerrdeclaration of rewinddeclaration of ftelldeclaration of fsetposdeclaration of fseekdeclaration of fgetposdeclaration of fwritedeclaration of freaddeclaration of ungetcdeclaration of putsdeclaration of putchardeclaration of putcdeclaration of getsdeclaration of getchardeclaration of getcdeclaration of fputsdeclaration of fputcdeclaration of fgetsdeclaration of fgetcdeclaration of vsprintfdeclaration of vprintfdeclaration of vfprintfdeclaration of sscanfdeclaration of scanfdeclaration of printfdeclaration of fscanfdeclaration of fprintfdeclaration of setvbufdeclaration of setbufdeclaration of freopendeclaration of fflushdeclaration of fclosedeclaration of tempnamdeclaration of tmpnamdeclaration of tmpfiledeclaration of ctermiddeclaration of booleandeclaration of JDIMENSIONdeclaration of INT32declaration of INT16declaration of UINT16declaration of UINT8declaration of JOCTETdeclaration of JCOEFdeclaration of JSAMPLEdeclaration of inverse_DCT_method_ptrdeclaration of forward_DCT_ptrdeclaration of J_BUF_MODEdeclaration of jpeg_aritabdeclaration of jpeg_natural_order2declaration of jpeg_natural_order3declaration of jpeg_natural_order4declaration of jpeg_natural_order5declaration of jpeg_natural_order6declaration of jpeg_natural_order7declaration of jpeg_natural_orderdeclaration of jcopy_block_rowdeclaration of input_rowdeclaration of output_rowdeclaration of num_blocksdeclaration of jcopy_sample_rowsdeclaration of input_arraydeclaration of source_rowdeclaration of output_arraydeclaration of dest_rowdeclaration of num_rowsdeclaration of num_colsdeclaration of jround_updeclaration of adeclaration of bdeclaration of jdiv_round_updeclaration of jinit_memory_mgrdeclaration of cinfodeclaration of jinit_merged_upsamplerdeclaration of jinit_2pass_quantizerdeclaration of jinit_1pass_quantizerdeclaration of jinit_color_deconverterdeclaration of jinit_upsamplerdeclaration of jinit_inverse_dctdeclaration of jinit_arith_decoderdeclaration of jinit_huff_decoderdeclaration of jinit_marker_readerdeclaration of jinit_input_controllerdeclaration of jinit_d_post_controllerdeclaration of need_full_bufferdeclaration of jinit_d_coef_controllerdeclaration of jinit_d_main_controllerdeclaration of jinit_master_decompressdeclaration of jinit_marker_writerdeclaration of jinit_arith_encoderdeclaration of jinit_huff_encoderdeclaration of jinit_forward_dctdeclaration of jinit_downsamplerdeclaration of jinit_color_converterdeclaration of jinit_c_coef_controllerdeclaration of jinit_c_prep_controllerdeclaration of jinit_c_main_controllerdeclaration of jinit_c_master_controldeclaration of transcode_onlydeclaration of jinit_compress_masterdeclaration of J_MESSAGE_CODEdeclaration of j_decompress_ptrdeclaration of jpeg_marker_parser_methoddeclaration of j_compress_ptrdeclaration of jvirt_barray_ptrdeclaration of jvirt_barray_controldeclaration of jvirt_sarray_ptrdeclaration of jvirt_sarray_controldeclaration of j_common_ptrdeclaration of J_DITHER_MODEdeclaration of J_DCT_METHODdeclaration of J_COLOR_SPACEdeclaration of jpeg_saved_marker_ptrdeclaration of jpeg_scan_infodeclaration of jpeg_component_infodeclaration of JHUFF_TBLdeclaration of JQUANT_TBLdeclaration of JCOEFPTRdeclaration of JBLOCKIMAGEdeclaration of JBLOCKARRAYdeclaration of JBLOCKROWdeclaration of JBLOCKdeclaration of JSAMPIMAGEdeclaration of JSAMPARRAYdeclaration of JSAMPROWdeclaration of jpeg_resync_to_restartdeclaration of desireddeclaration of jpeg_destroydeclaration of jpeg_abortdeclaration of jpeg_abort_decompressdeclaration of jpeg_abort_compressdeclaration of jpeg_copy_critical_parametersdeclaration of srcinfodeclaration of dstinfodeclaration of jpeg_write_coefficientsdeclaration of coef_arraysdeclaration of jpeg_read_coefficientsdeclaration of jpeg_set_marker_processordeclaration of marker_codedeclaration of routinedeclaration of jpeg_save_markersdeclaration of length_limitdeclaration of jpeg_calc_output_dimensionsdeclaration of jpeg_core_output_dimensionsdeclaration of jpeg_consume_inputdeclaration of jpeg_new_colormapdeclaration of jpeg_input_completedeclaration of jpeg_finish_outputdeclaration of jpeg_start_outputdeclaration of scan_numberdeclaration of jpeg_has_multiple_scansdeclaration of jpeg_read_raw_datadeclaration of datadeclaration of max_linesdeclaration of jpeg_finish_decompressdeclaration of jpeg_read_scanlinesdeclaration of scanlinesdeclaration of jpeg_start_decompressdeclaration of jpeg_read_headerdeclaration of require_imagedeclaration of jpeg_write_tablesdeclaration of jpeg_write_m_bytedeclaration of jpeg_write_m_headerdeclaration of markerdeclaration of datalendeclaration of jpeg_write_markerdeclaration of dataptrdeclaration of jpeg_write_raw_datadeclaration of num_linesdeclaration of jpeg_calc_jpeg_dimensionsdeclaration of jpeg_finish_compressdeclaration of jpeg_write_scanlinesdeclaration of jpeg_start_compressdeclaration of write_all_tablesdeclaration of jpeg_alloc_huff_tabledeclaration of jpeg_alloc_quant_tabledeclaration of jpeg_suppress_tablesdeclaration of suppressdeclaration of jpeg_simple_progressiondeclaration of jpeg_quality_scalingdeclaration of qualitydeclaration of jpeg_add_quant_tabledeclaration of which_tbldeclaration of basic_tabledeclaration of scale_factordeclaration of force_baselinedeclaration of jpeg_default_qtablesdeclaration of jpeg_set_linear_qualitydeclaration of jpeg_set_qualitydeclaration of jpeg_default_colorspacedeclaration of jpeg_set_colorspacedeclaration of colorspacedeclaration of jpeg_set_defaultsdeclaration of jpeg_mem_srcdeclaration of inbufferdeclaration of insizedeclaration of jpeg_mem_destdeclaration of outbufferdeclaration of outsizedeclaration of jpeg_destroy_decompressdeclaration of jpeg_destroy_compressdeclaration of jpeg_CreateDecompressdeclaration of versiondeclaration of structsizedeclaration of jpeg_CreateCompressdeclaration of jpeg_std_errordeclaration of errdeclaration of jpeg_color_quantizerdeclaration of jpeg_color_deconverterdeclaration of jpeg_upsamplerdeclaration of jpeg_inverse_dctdeclaration of jpeg_entropy_decoderdeclaration of jpeg_marker_readerdeclaration of jpeg_input_controllerdeclaration of jpeg_d_post_controllerdeclaration of jpeg_d_coef_controllerdeclaration of jpeg_d_main_controllerdeclaration of jpeg_decomp_masterdeclaration of jpeg_source_mgrdeclaration of jpeg_entropy_encoderdeclaration of jpeg_forward_dctdeclaration of jpeg_downsamplerdeclaration of jpeg_color_converterdeclaration of jpeg_marker_writerdeclaration of jpeg_c_coef_controllerdeclaration of jpeg_c_prep_controllerdeclaration of jpeg_c_main_controllerdeclaration of jpeg_comp_masterdeclaration of jpeg_destination_mgrdeclaration of jpeg_decompress_structdeclaration of jpeg_compress_structdeclaration of jpeg_progress_mgrdeclaration of jpeg_memory_mgrdeclaration of jpeg_error_mgrdeclaration of jpeg_marker_structdeclaration of arith_entropy_ptrdeclaration of arith_entropy_encoderdeclaration of my_coef_ptrdeclaration of my_coef_controllerdeclaration of compress_datadeclaration of input_bufdeclaration of my_cconvert_ptrdeclaration of my_color_converterdeclaration of FLOAT_MULT_TYPEdeclaration of IFAST_MULT_TYPEdeclaration of ISLOW_MULT_TYPEdeclaration of float_DCT_method_ptrdeclaration of forward_DCT_method_ptrdeclaration of DCTELEMdeclaration of jpeg_idct_1x2declaration of compptrdeclaration of coef_blockdeclaration of output_bufdeclaration of output_coldeclaration of jpeg_idct_2x4declaration of jpeg_idct_3x6declaration of jpeg_idct_4x8declaration of jpeg_idct_5x10declaration of jpeg_idct_6x12declaration of jpeg_idct_7x14declaration of jpeg_idct_8x16declaration of jpeg_idct_2x1declaration of jpeg_idct_4x2declaration of jpeg_idct_6x3declaration of jpeg_idct_8x4declaration of jpeg_idct_10x5declaration of jpeg_idct_12x6declaration of jpeg_idct_14x7declaration of jpeg_idct_16x8declaration of jpeg_idct_16x16declaration of jpeg_idct_15x15declaration of jpeg_idct_14x14declaration of jpeg_idct_13x13declaration of jpeg_idct_12x12declaration of jpeg_idct_11x11declaration of jpeg_idct_10x10declaration of jpeg_idct_9x9declaration of jpeg_idct_1x1declaration of jpeg_idct_2x2declaration of jpeg_idct_3x3declaration of jpeg_idct_4x4declaration of jpeg_idct_5x5declaration of jpeg_idct_6x6declaration of jpeg_idct_7x7declaration of jpeg_idct_floatdeclaration of jpeg_idct_ifastdeclaration of jpeg_idct_islowdeclaration of jpeg_fdct_1x2declaration of sample_datadeclaration of start_coldeclaration of jpeg_fdct_2x4declaration of jpeg_fdct_3x6declaration of jpeg_fdct_4x8declaration of jpeg_fdct_5x10declaration of jpeg_fdct_6x12declaration of jpeg_fdct_7x14declaration of jpeg_fdct_8x16declaration of jpeg_fdct_2x1declaration of jpeg_fdct_4x2declaration of jpeg_fdct_6x3declaration of jpeg_fdct_8x4declaration of jpeg_fdct_10x5declaration of jpeg_fdct_12x6declaration of jpeg_fdct_14x7declaration of jpeg_fdct_16x8declaration of jpeg_fdct_16x16declaration of jpeg_fdct_15x15declaration of jpeg_fdct_14x14declaration of jpeg_fdct_13x13declaration of jpeg_fdct_12x12declaration of jpeg_fdct_11x11declaration of jpeg_fdct_10x10declaration of jpeg_fdct_9x9declaration of jpeg_fdct_1x1declaration of jpeg_fdct_2x2declaration of jpeg_fdct_3x3declaration of jpeg_fdct_4x4declaration of jpeg_fdct_5x5declaration of jpeg_fdct_6x6declaration of has_sendeventdeclaration of has_erreventdeclaration of event_callbackdeclaration of conndeclaration of evtdeclaration of lendeclaration of tcpip_thread_handle_msgdeclaration of msgdeclaration of __uintptr_tdeclaration of __intptr_tdeclaration of __uintmax_tdeclaration of __intmax_tdeclaration of __uint_least64_tdeclaration of __int_least64_tdeclaration of __uint_least32_tdeclaration of __int_least32_tdeclaration of __uint_least16_tdeclaration of __int_least16_tdeclaration of __uint_least8_tdeclaration of __int_least8_tdeclaration of __uint64_tdeclaration of __int64_tdeclaration of __uint32_tdeclaration of __int32_tdeclaration of __uint16_tdeclaration of __int16_tdeclaration of __uint8_tdeclaration of __int8_tdeclaration of wint_tdeclaration of __va_listdeclaration of __useconds_tdeclaration of __suseconds_tdeclaration of __nlink_tdeclaration of __nl_itemdeclaration of __socklen_tdeclaration of __sa_family_tdeclaration of __timer_tdeclaration of __daddr_tdeclaration of __clockid_tdeclaration of __time_tdeclaration of __clock_tdeclaration of _iconv_tdeclaration of _mbstate_tdeclaration of __ssize_tdeclaration of _ssize_tdeclaration of __size_tdeclaration of _fpos_tdeclaration of __key_tdeclaration of __loff_tdeclaration of __off_tdeclaration of _off64_tdeclaration of __mode_tdeclaration of __ino_tdeclaration of __id_tdeclaration of __gid_tdeclaration of __uid_tdeclaration of __dev_tdeclaration of __pid_tdeclaration of _off_tdeclaration of __fsfilcnt_tdeclaration of __fsblkcnt_tdeclaration of __blksize_tdeclaration of __blkcnt_tdeclaration of _LOCK_Tdeclaration of __lockdeclaration of __retarget_lock_release_recursivedeclaration of lockdeclaration of __retarget_lock_releasedeclaration of __retarget_lock_try_acquire_recursivedeclaration of __retarget_lock_try_acquiredeclaration of __retarget_lock_acquire_recursivedeclaration of __retarget_lock_acquiredeclaration of __retarget_lock_close_recursivedeclaration of __retarget_lock_closedeclaration of __retarget_lock_init_recursivedeclaration of __retarget_lock_initdeclaration of __assert_funcdeclaration of __assertdeclaration of __compar_fn_tdeclaration of lldiv_tdeclaration of ldiv_tdeclaration of div_tdeclaration of quick_exitdeclaration of at_quick_exitdeclaration of aligned_allocdeclaration of strtolddeclaration of _strtold_rdeclaration of qsort_rdeclaration of __basedeclaration of __nmembdeclaration of __sizedeclaration of __thunkdeclaration of _compardeclaration of __eprintfdeclaration of _system_rdeclaration of _mstats_rdeclaration of _realloc_rdeclaration of _free_rdeclaration of _calloc_rdeclaration of _malloc_rdeclaration of _dtoa_rdeclaration of posix_memaligndeclaration of _unsetenv_rdeclaration of __stringdeclaration of unsetenvdeclaration of cfreedeclaration of _strtoull_rdeclaration of __ndeclaration of __end_PTRdeclaration of strtoulldeclaration of _strtoll_rdeclaration of strtolldeclaration of lldivdeclaration of __numerdeclaration of __denomdeclaration of llabsdeclaration of _atoll_rdeclaration of __nptrdeclaration of atolldeclaration of srandomdeclaration of setstatedeclaration of randomdeclaration of initstatedeclaration of _srand48_rdeclaration of srand48declaration of _seed48_rdeclaration of seed48declaration of _nrand48_rdeclaration of nrand48declaration of _mrand48_rdeclaration of mrand48declaration of _lrand48_rdeclaration of lrand48declaration of _lcong48_rdeclaration of lcong48declaration of _jrand48_rdeclaration of jrand48declaration of _erand48_rdeclaration of erand48declaration of _drand48_rdeclaration of drand48declaration of rand_rdeclaration of __seeddeclaration of utoadeclaration of itoadeclaration of __utoadeclaration of __itoadeclaration of _setenv_rdeclaration of __valuedeclaration of __overwritedeclaration of setenvdeclaration of _reallocf_rdeclaration of _putenv_rdeclaration of putenvdeclaration of _Exitdeclaration of __statusdeclaration of on_exitdeclaration of __funcdeclaration of __argdeclaration of _l64a_rdeclaration of __inputdeclaration of l64adeclaration of a64ldeclaration of systemdeclaration of _strtoul_rdeclaration of strtouldeclaration of _strtol_rdeclaration of strtoldeclaration of strtofdeclaration of _strtod_rdeclaration of strtoddeclaration of sranddeclaration of rpmatchdeclaration of responsedeclaration of realpathdeclaration of pathdeclaration of resolved_pathdeclaration of reallocfdeclaration of reallocarraydeclaration of reallocdeclaration of randdeclaration of qsortdeclaration of _mktemp_rdeclaration of _mkstemps_rdeclaration of _mkstemp_rdeclaration of _mkostemps_rdeclaration of _mkostemp_rdeclaration of _mkdtemp_rdeclaration of mktempdeclaration of mkstempsdeclaration of mkstempdeclaration of mkdtempdeclaration of _wcstombs_rdeclaration of wcstombsdeclaration of _mbstowcs_rdeclaration of mbstowcsdeclaration of _wctomb_rdeclaration of wctombdeclaration of _mbtowc_rdeclaration of mbtowcdeclaration of _mblen_rdeclaration of mblendeclaration of mallocdeclaration of ldivdeclaration of labsdeclaration of getsuboptdeclaration of suboptargdeclaration of _findenv_rdeclaration of _findenvdeclaration of _getenv_rdeclaration of getenvdeclaration of freedeclaration of exitdeclaration of divdeclaration of callocdeclaration of bsearchdeclaration of __keydeclaration of _atol_rdeclaration of atoldeclaration of _atoi_rdeclaration of atoideclaration of atoffdeclaration of atofdeclaration of atexitdeclaration of arc4random_bufdeclaration of arc4random_uniformdeclaration of arc4randomdeclaration of absdeclaration of abortdeclaration of __locale_mb_cur_maxdeclaration of __gnuc_va_listdeclaration of time_tdeclaration of suseconds_tdeclaration of uintptr_tdeclaration of intptr_tdeclaration of uintmax_tdeclaration of intmax_tdeclaration of uint64_tdeclaration of int64_tdeclaration of uint32_tdeclaration of int32_tdeclaration of uint16_tdeclaration of int16_tdeclaration of uint8_tdeclaration of int8_tdeclaration of __sigset_tdeclaration of fd_setdeclaration of fd_maskdeclaration of __fd_maskdeclaration of sigset_tdeclaration of pselectdeclaration of __readfdsdeclaration of __writefdsdeclaration of __exceptfdsdeclaration of __timeoutdeclaration of __setdeclaration of selectdeclaration of pthread_once_tdeclaration of pthread_key_tdeclaration of pthread_condattr_tdeclaration of pthread_cond_tdeclaration of pthread_mutexattr_tdeclaration of pthread_mutex_tdeclaration of pthread_attr_tdeclaration of pthread_tdeclaration of sbintime_tdeclaration of useconds_tdeclaration of timer_tdeclaration of clockid_tdeclaration of nlink_tdeclaration of mode_tdeclaration of key_tdeclaration of pid_tdeclaration of gid_tdeclaration of uid_tdeclaration of dev_tdeclaration of ino_tdeclaration of id_tdeclaration of fsfilcnt_tdeclaration of fsblkcnt_tdeclaration of caddr_tdeclaration of daddr_tdeclaration of clock_tdeclaration of blksize_tdeclaration of blkcnt_tdeclaration of ulongdeclaration of uintdeclaration of ushortdeclaration of u_longdeclaration of u_intdeclaration of u_shortdeclaration of u_chardeclaration of u_register_tdeclaration of in_port_tdeclaration of in_addr_tdeclaration of register_tdeclaration of u_int64_tdeclaration of u_int32_tdeclaration of u_int16_tdeclaration of u_int8_tdeclaration of locale_tdeclaration of _tznamedeclaration of _daylightdeclaration of _timezonedeclaration of _tzset_rdeclaration of tzsetdeclaration of localtime_rdeclaration of gmtime_rdeclaration of ctime_rdeclaration of asctime_rdeclaration of strftime_ldeclaration of _sdeclaration of _maxsizedeclaration of _fmtdeclaration of _tdeclaration of _ldeclaration of strftimedeclaration of localtimedeclaration of _timerdeclaration of gmtimedeclaration of ctimedeclaration of _timedeclaration of asctimedeclaration of _tblockdeclaration of timedeclaration of mktimedeclaration of _timeptrdeclaration of difftimedeclaration of _time2declaration of _time1declaration of clockdeclaration of gettimeofdaydeclaration of __pdeclaration of __tzdeclaration of setitimerdeclaration of __whichdeclaration of __ovaluedeclaration of getitimerdeclaration of settimeofdaydeclaration of lutimesdeclaration of futimesdeclaration of adjtimedeclaration of utimesdeclaration of sys_prot_tdeclaration of uint_fast64_tdeclaration of int_fast64_tdeclaration of uint_fast32_tdeclaration of int_fast32_tdeclaration of uint_fast16_tdeclaration of int_fast16_tdeclaration of uint_fast8_tdeclaration of int_fast8_tdeclaration of uint_least64_tdeclaration of int_least64_tdeclaration of uint_least32_tdeclaration of int_least32_tdeclaration of uint_least16_tdeclaration of int_least16_tdeclaration of uint_least8_tdeclaration of int_least8_tdeclaration of imaxdiv_tdeclaration of wcstoumax_ldeclaration of _restrictdeclaration of wcstoimax_ldeclaration of strtoumax_ldeclaration of strtoimax_ldeclaration of _wcstoumax_rdeclaration of wcstoumaxdeclaration of _wcstoimax_rdeclaration of wcstoimaxdeclaration of _strtoumax_rdeclaration of strtoumaxdeclaration of _strtoimax_rdeclaration of strtoimaxdeclaration of imaxdivdeclaration of __denomerdeclaration of imaxabsdeclaration of _ctype_declaration of toascii_ldeclaration of __cdeclaration of __ldeclaration of isascii_ldeclaration of toupper_ldeclaration of tolower_ldeclaration of isxdigit_ldeclaration of isupper_ldeclaration of isspace_ldeclaration of ispunct_ldeclaration of isprint_ldeclaration of islower_ldeclaration of isgraph_ldeclaration of isdigit_ldeclaration of iscntrl_ldeclaration of isblank_ldeclaration of isalpha_ldeclaration of isalnum_ldeclaration of toasciideclaration of isasciideclaration of isblankdeclaration of toupperdeclaration of tolowerdeclaration of isxdigitdeclaration of isupperdeclaration of isspacedeclaration of ispunctdeclaration of isprintdeclaration of islowerdeclaration of isgraphdeclaration of isdigitdeclaration of iscntrldeclaration of isalphadeclaration of isalnumdeclaration of mem_ptr_tdeclaration of s64_tdeclaration of u64_tdeclaration of s32_tdeclaration of u32_tdeclaration of s16_tdeclaration of u16_tdeclaration of s8_tdeclaration of u8_tdeclaration of lwip_strnstrdeclaration of tokendeclaration of ndeclaration of lwip_stricmpdeclaration of str1declaration of str2declaration of lwip_strnicmpdeclaration of lwip_itoadeclaration of resultdeclaration of bufsizedeclaration of numberdeclaration of lwip_htonldeclaration of xdeclaration of lwip_htonsdeclaration of err_tdeclaration of err_enum_tdeclaration of err_to_errnodeclaration of fs_file_extensiondeclaration of fs_bytes_leftdeclaration of filedeclaration of fs_closedeclaration of fs_opendeclaration of namedeclaration of strncasecmp_ldeclaration of strcasecmp_ldeclaration of strncasecmpdeclaration of strcasecmpdeclaration of rindexdeclaration of indexdeclaration of flslldeclaration of flsldeclaration of flsdeclaration of ffslldeclaration of ffsldeclaration of ffsdeclaration of explicit_bzerodeclaration of bzerodeclaration of bcopydeclaration of bcmpdeclaration of strsignaldeclaration of __signodeclaration of struprdeclaration of strlwrdeclaration of strnstrdeclaration of strsepdeclaration of strnlendeclaration of strlcpydeclaration of strlcatdeclaration of _strerror_rdeclaration of strerror_rdeclaration of _strndup_rdeclaration of strndupdeclaration of _strdup_rdeclaration of strdupdeclaration of stpncpydeclaration of stpcpydeclaration of memccpydeclaration of timingsafe_memcmpdeclaration of timingsafe_bcmpdeclaration of strtok_rdeclaration of strxfrm_ldeclaration of strerror_ldeclaration of strcoll_ldeclaration of strxfrmdeclaration of strtokdeclaration of strstrdeclaration of strspndeclaration of strrchrdeclaration of strpbrkdeclaration of strncpydeclaration of strncmpdeclaration of strncatdeclaration of strlendeclaration of strerrordeclaration of strcspndeclaration of strcpydeclaration of strcolldeclaration of strcmpdeclaration of strchrdeclaration of strcatdeclaration of memsetdeclaration of memmovedeclaration of memcpydeclaration of memcmpdeclaration of memchrdeclaration of lwip_initdeclaration of pbuf_free_custom_fndeclaration of pbuf_typedeclaration of pbuf_layerdeclaration of pbuf_strstrdeclaration of pdeclaration of substrdeclaration of pbuf_memfinddeclaration of memdeclaration of mem_lendeclaration of start_offsetdeclaration of pbuf_memcmpdeclaration of offsetdeclaration of s2declaration of pbuf_put_atdeclaration of pbuf_try_get_atdeclaration of pbuf_get_atdeclaration of pbuf_clonedeclaration of ldeclaration of pbuf_coalescedeclaration of layerdeclaration of pbuf_skipdeclaration of indeclaration of in_offsetdeclaration of out_offsetdeclaration of pbuf_take_atdeclaration of bufdeclaration of pbuf_takedeclaration of pbuf_get_contiguousdeclaration of pbuf_copy_partialdeclaration of pbuf_copydeclaration of p_todeclaration of p_fromdeclaration of pbuf_dechaindeclaration of pbuf_chaindeclaration of headdeclaration of taildeclaration of pbuf_catdeclaration of pbuf_clendeclaration of pbuf_freedeclaration of pbuf_refdeclaration of pbuf_free_headerdeclaration of qdeclaration of sizedeclaration of pbuf_remove_headerdeclaration of header_sizedeclaration of pbuf_add_header_forcedeclaration of header_size_incrementdeclaration of pbuf_add_headerdeclaration of pbuf_header_forcedeclaration of pbuf_headerdeclaration of pbuf_reallocdeclaration of pbuf_alloced_customdeclaration of payload_memdeclaration of payload_mem_lendeclaration of pbuf_alloc_referencedeclaration of payloaddeclaration of pbuf_allocdeclaration of httpd_initdeclaration of mem_size_tdeclaration of mem_freedeclaration of mem_callocdeclaration of mem_mallocdeclaration of mem_trimdeclaration of mem_initdeclaration of memp_free_pooldeclaration of descdeclaration of memp_malloc_pooldeclaration of memp_init_pooldeclaration of memp_tdeclaration of memp_freedeclaration of memp_mallocdeclaration of memp_initdeclaration of memp_poolsdeclaration of tcpwnd_size_tdeclaration of tcp_debug_state_strdeclaration of sdeclaration of ip4_addr_tdeclaration of ip4addr_ntoa_rdeclaration of buflendeclaration of ip4addr_ntoadeclaration of ip4addr_atondeclaration of cpdeclaration of ipaddr_addrdeclaration of ip4_addr_netmask_validdeclaration of netmaskdeclaration of ip4_addr_isbroadcast_u32declaration of netifdeclaration of ip_addr_tdeclaration of ip_addr_broadcastdeclaration of ip_addr_anydeclaration of netif_ext_callback_fndeclaration of netif_ext_callback_args_tdeclaration of netif_nsc_reason_tdeclaration of netif_addr_idx_tdeclaration of netif_init_fndeclaration of netif_status_callback_fndeclaration of netif_linkoutput_fndeclaration of netif_output_fndeclaration of netif_input_fndeclaration of netif_get_by_indexdeclaration of idxdeclaration of netif_index_to_namedeclaration of netif_name_to_indexdeclaration of netif_inputdeclaration of inpdeclaration of netif_set_link_callbackdeclaration of link_callbackdeclaration of netif_set_link_downdeclaration of netif_set_link_updeclaration of netif_set_downdeclaration of netif_set_updeclaration of netif_set_gwdeclaration of gwdeclaration of netif_set_netmaskdeclaration of netif_set_ipaddrdeclaration of ipaddrdeclaration of netif_set_defaultdeclaration of netif_finddeclaration of netif_removedeclaration of netif_set_addrdeclaration of netif_adddeclaration of statedeclaration of initdeclaration of inputdeclaration of netif_add_noaddrdeclaration of netif_initdeclaration of netif_defaultdeclaration of netif_listdeclaration of ip4_addr_p_tdeclaration of ip4_output_if_srcdeclaration of srcdeclaration of destdeclaration of ttldeclaration of tosdeclaration of protodeclaration of ip4_output_ifdeclaration of ip4_outputdeclaration of ip4_inputdeclaration of ip4_routedeclaration of icmp_time_exceededdeclaration of tdeclaration of icmp_dest_unreachdeclaration of icmp_inputdeclaration of default_filenamedeclaration of http_check_eofdeclaration of pcbdeclaration of hsdeclaration of http_polldeclaration of argdeclaration of http_init_filedeclaration of is_09declaration of urideclaration of tag_checkdeclaration of paramsdeclaration of http_find_filedeclaration of http_close_or_abort_conndeclaration of abort_conndeclaration of http_close_conndeclaration of lwip_standard_chksumdeclaration of in6addr_anydeclaration of errnodeclaration of nfds_tdeclaration of socklen_tdeclaration of sa_family_tdeclaration of lwip_inet_ptondeclaration of afdeclaration of dstdeclaration of lwip_inet_ntopdeclaration of lwip_fcntldeclaration of cmddeclaration of lwip_ioctldeclaration of argpdeclaration of lwip_polldeclaration of fdsdeclaration of nfdsdeclaration of timeoutdeclaration of lwip_selectdeclaration of maxfdp1declaration of readsetdeclaration of writesetdeclaration of exceptsetdeclaration of lwip_writevdeclaration of iovdeclaration of iovcntdeclaration of lwip_writedeclaration of lwip_socketdeclaration of domaindeclaration of lwip_sendtodeclaration of flagsdeclaration of todeclaration of tolendeclaration of lwip_sendmsgdeclaration of messagedeclaration of lwip_senddeclaration of lwip_recvmsgdeclaration of lwip_recvfromdeclaration of fromdeclaration of fromlendeclaration of lwip_readvdeclaration of lwip_readdeclaration of lwip_recvdeclaration of lwip_listendeclaration of backlogdeclaration of lwip_connectdeclaration of namelendeclaration of lwip_closedeclaration of lwip_setsockoptdeclaration of leveldeclaration of optnamedeclaration of optvaldeclaration of optlendeclaration of lwip_getsockoptdeclaration of lwip_getsocknamedeclaration of lwip_getpeernamedeclaration of lwip_shutdowndeclaration of howdeclaration of lwip_binddeclaration of lwip_acceptdeclaration of addrlendeclaration of lwip_socket_thread_cleanupdeclaration of lwip_socket_thread_initdeclaration of sys_timeout_handlerdeclaration of lwip_cyclic_timer_handlerdeclaration of sys_timeouts_sleeptimedeclaration of sys_check_timeoutsdeclaration of sys_restart_timeoutsdeclaration of sys_untimeoutdeclaration of handlerdeclaration of sys_timeoutdeclaration of msecsdeclaration of sys_timeouts_initdeclaration of lwip_num_cyclic_timersdeclaration of lwip_cyclic_timersdeclaration of etharp_rawdeclaration of ethsrc_addrdeclaration of ethdst_addrdeclaration of hwsrc_addrdeclaration of ipsrc_addrdeclaration of hwdst_addrdeclaration of ipdst_addrdeclaration of opcodedeclaration of etharp_request_dstdeclaration of hw_dst_addrdeclaration of ip_chksum_pseudo_partialdeclaration of proto_lendeclaration of chksum_lendeclaration of ip_chksum_pseudodeclaration of inet_chksum_pseudo_partialdeclaration of inet_chksum_pseudodeclaration of inet_chksum_pbufdeclaration of inet_chksumdeclaration of icmp_send_responsedeclaration of codedeclaration of ip4_fragdeclaration of ip4_reassdeclaration of ip_reass_tmrdeclaration of ip_reass_initdeclaration of tcp_netif_ip_addr_changeddeclaration of old_addrdeclaration of new_addrdeclaration of tcp_timer_neededdeclaration of tcp_recv_nulldeclaration of tcp_eff_send_mss_netifdeclaration of sendmssdeclaration of outifdeclaration of tcp_trigger_input_pcb_closedeclaration of tcp_zero_window_probedeclaration of tcp_split_unsent_segdeclaration of splitdeclaration of tcp_keepalivedeclaration of tcp_next_issdeclaration of tcp_rstdeclaration of seqnodeclaration of acknodeclaration of local_ipdeclaration of remote_ipdeclaration of local_portdeclaration of remote_portdeclaration of tcp_rexmit_segdeclaration of segdeclaration of tcp_enqueue_flagsdeclaration of tcp_send_findeclaration of tcp_seg_copydeclaration of tcp_seg_freedeclaration of tcp_segs_freedeclaration of tcp_pcb_removedeclaration of pcblistdeclaration of tcp_pcb_purgedeclaration of tcp_pcb_copydeclaration of tcp_pcb_listsdeclaration of tcp_tw_pcbsdeclaration of tcp_active_pcbsdeclaration of tcp_listen_pcbsdeclaration of tcp_bound_pcbsdeclaration of tcp_active_pcbs_changeddeclaration of tcp_ticksdeclaration of tcp_input_pcbdeclaration of tcp_process_refused_datadeclaration of tcp_update_rcv_ann_wnddeclaration of tcp_rexmit_fastdeclaration of tcp_rexmit_rtodeclaration of tcp_rexmit_rto_commitdeclaration of tcp_rexmit_rto_preparedeclaration of tcp_rexmitdeclaration of tcp_send_empty_ackdeclaration of tcp_abandondeclaration of resetdeclaration of tcp_freedeclaration of tcp_allocdeclaration of priodeclaration of tcp_inputdeclaration of tcp_txnowdeclaration of tcp_fasttmrdeclaration of tcp_slowtmrdeclaration of tcp_tmrdeclaration of tcp_initdeclaration of ip_reass_free_complete_datagramdeclaration of iprdeclaration of prevdeclaration of ip_reass_dequeue_datagramdeclaration of api_msgdeclaration of tcpip_callback_msgdeclaration of tcpip_callback_fndeclaration of tcpip_init_done_fndeclaration of mem_free_callbackdeclaration of mdeclaration of pbuf_free_callbackdeclaration of tcpip_callbackmsg_trycallback_fromisrdeclaration of tcpip_callbackmsg_trycallbackdeclaration of tcpip_callbackmsg_deletedeclaration of tcpip_callbackmsg_newdeclaration of functiondeclaration of ctxdeclaration of tcpip_callbackdeclaration of tcpip_try_callbackdeclaration of tcpip_inputdeclaration of tcpip_inpktdeclaration of input_fndeclaration of tcpip_initdeclaration of tcpip_init_donedeclaration of pbufdeclaration of lock_tcpip_coredeclaration of tcpip_api_call_fndeclaration of tcpip_api_calldeclaration of fndeclaration of calldeclaration of tcpip_send_msg_wait_semdeclaration of apimsgdeclaration of semdeclaration of netconn_freedeclaration of netconn_allocdeclaration of lwip_netconn_do_shutdowndeclaration of lwip_netconn_do_closedeclaration of lwip_netconn_do_getaddrdeclaration of lwip_netconn_do_writedeclaration of lwip_netconn_do_recvdeclaration of lwip_netconn_do_senddeclaration of lwip_netconn_do_listendeclaration of lwip_netconn_do_disconnectdeclaration of lwip_netconn_do_connectdeclaration of lwip_netconn_do_bind_ifdeclaration of lwip_netconn_do_binddeclaration of lwip_netconn_do_delconndeclaration of lwip_netconn_do_newconndeclaration of lwip_netconn_is_err_msgdeclaration of udp_pcbdeclaration of netif_null_output_ip4declaration of netif_issue_reportsdeclaration of report_typedeclaration of pbuf_skip_constdeclaration of tcp_close_shutdown_findeclaration of tcp_new_portdeclaration of tcp_input_delayed_closedeclaration of tcp_timewait_inputdeclaration of tcp_listen_inputdeclaration of tcp_parseoptdeclaration of tcp_receivedeclaration of tcp_processdeclaration of tcp_output_segmentdeclaration of ethzerodeclaration of ethbroadcastdeclaration of ethernet_outputdeclaration of eth_typedeclaration of ethernet_inputdeclaration of etharp_inputdeclaration of etharp_cleanup_netifdeclaration of etharp_requestdeclaration of etharp_querydeclaration of etharp_outputdeclaration of etharp_get_entrydeclaration of ideclaration of eth_retdeclaration of etharp_find_addrdeclaration of ip_retdeclaration of etharp_tmrdeclaration of TaskFunction_tdeclaration of TickType_tdeclaration of UBaseType_tdeclaration of BaseType_tdeclaration of StackType_tdeclaration of vPortValidateInterruptPrioritydeclaration of vPortSuppressTicksAndSleepdeclaration of xExpectedIdleTimedeclaration of vPortExitCriticaldeclaration of vPortEnterCriticaldeclaration of HeapRegion_tdeclaration of vPortEndSchedulerdeclaration of xPortStartSchedulerdeclaration of xPortGetMinimumEverFreeHeapSizedeclaration of xPortGetFreeHeapSizedeclaration of vPortInitialiseBlocksdeclaration of vPortFreedeclaration of pvdeclaration of pvPortMallocdeclaration of vPortDefineHeapRegionsdeclaration of pxHeapRegionsdeclaration of pxPortInitialiseStackdeclaration of pxTopOfStackdeclaration of pxCodedeclaration of StaticMessageBuffer_tdeclaration of StaticStreamBuffer_tdeclaration of StaticTimer_tdeclaration of StaticEventGroup_tdeclaration of StaticSemaphore_tdeclaration of StaticQueue_tdeclaration of StaticTask_tdeclaration of StaticList_tdeclaration of StaticMiniListItem_tdeclaration of StaticListItem_tdeclaration of List_tdeclaration of MiniListItem_tdeclaration of ListItem_tdeclaration of uxListRemovedeclaration of pxItemToRemovedeclaration of vListInsertEnddeclaration of pxNewListItemdeclaration of vListInsertdeclaration of vListInitialiseItemdeclaration of pxItemdeclaration of vListInitialisedeclaration of xLISTdeclaration of PendedFunction_tdeclaration of TimerCallbackFunction_tdeclaration of TimerHandle_tdeclaration of tmrTimerControldeclaration of uxTimerGetTimerNumberdeclaration of xTimerdeclaration of vTimerSetTimerNumberdeclaration of uxTimerNumberdeclaration of xTimerGenericCommanddeclaration of xCommandIDdeclaration of xOptionalValuedeclaration of xTimerCreateTimerTaskdeclaration of xTimerGetExpiryTimedeclaration of xTimerGetPerioddeclaration of vTimerSetReloadModedeclaration of uxAutoReloaddeclaration of pcTimerGetNamedeclaration of xTimerPendFunctionCalldeclaration of xFunctionToPenddeclaration of pvParameter1declaration of ulParameter2declaration of xTimerPendFunctionCallFromISRdeclaration of xTimerGetTimerDaemonTaskHandledeclaration of xTimerIsTimerActivedeclaration of vTimerSetTimerIDdeclaration of pvNewIDdeclaration of pvTimerGetTimerIDdeclaration of xTimerCreatedeclaration of pcTimerNamedeclaration of xTimerPeriodInTicksdeclaration of pvTimerIDdeclaration of jpeg_fdct_7x7declaration of jpeg_fdct_floatdeclaration of jpeg_fdct_ifastdeclaration of jpeg_fdct_islowdeclaration of my_fdct_ptrdeclaration of my_fdct_controllerdeclaration of working_statedeclaration of huff_entropy_ptrdeclaration of huff_entropy_encoderdeclaration of savable_statedeclaration of c_derived_tbldeclaration of my_main_ptrdeclaration of my_main_controllerdeclaration of process_data_simple_maindeclaration of in_row_ctrdeclaration of in_rows_availdeclaration of my_marker_ptrdeclaration of my_marker_writerdeclaration of JPEG_MARKERdeclaration of my_master_ptrdeclaration of my_comp_masterdeclaration of c_pass_typedeclaration of my_prep_ptrdeclaration of my_prep_controllerdeclaration of my_downsample_ptrdeclaration of my_downsamplerdeclaration of downsample1_ptrdeclaration of transencode_coef_controllerdeclaration of transencode_master_selectiondeclaration of output_pass_setupdeclaration of arith_entropy_decoderdeclaration of my_mem_dest_ptrdeclaration of my_mem_destination_mgrdeclaration of my_dest_ptrdeclaration of my_destination_mgrdeclaration of decompress_onepassdeclaration of my_color_deconverterdeclaration of multiplier_tabledeclaration of my_idct_ptrdeclaration of my_idct_controllerdeclaration of huff_entropy_decoderdeclaration of bitread_working_statedeclaration of bitread_perm_statedeclaration of bit_buf_typedeclaration of d_derived_tbldeclaration of my_inputctl_ptrdeclaration of my_input_controllerdeclaration of consume_markersdeclaration of process_data_crank_postdeclaration of out_row_ctrdeclaration of out_rows_availdeclaration of process_data_context_maindeclaration of my_marker_readerdeclaration of my_decomp_masterdeclaration of my_upsample_ptrdeclaration of my_upsamplerdeclaration of my_post_ptrdeclaration of my_post_controllerdeclaration of post_process_2passdeclaration of in_row_group_ctrdeclaration of in_row_groups_availdeclaration of post_process_prepassdeclaration of post_process_1passdeclaration of upsample1_ptrdeclaration of transdecode_master_selectiondeclaration of backing_store_infodeclaration of backing_store_ptrdeclaration of jpeg_mem_termdeclaration of jpeg_mem_initdeclaration of jpeg_open_backing_storedeclaration of total_bytes_neededdeclaration of backing_store_structdeclaration of jpeg_mem_availabledeclaration of min_bytes_neededdeclaration of max_bytes_neededdeclaration of already_allocateddeclaration of jpeg_free_largedeclaration of objectdeclaration of sizeofobjectdeclaration of jpeg_get_largedeclaration of jpeg_free_smalldeclaration of jpeg_get_smalldeclaration of my_mem_ptrdeclaration of my_memory_mgrdeclaration of large_pool_hdrdeclaration of large_pool_ptrdeclaration of small_pool_hdrdeclaration of small_pool_ptrdeclaration of large_pool_structdeclaration of small_pool_structdeclaration of my_cquantize_ptrdeclaration of my_cquantizerdeclaration of FSERRPTRdeclaration of LOCFSERRORdeclaration of FSERRORdeclaration of ODITHER_MATRIX_PTRdeclaration of ODITHER_MATRIXdeclaration of boxptrdeclaration of boxdeclaration of hist3ddeclaration of hist2ddeclaration of hist1ddeclaration of histptrdeclaration of histcelldeclaration of ip_datadeclaration of udp_recv_fndeclaration of udp_netif_ip_addr_changeddeclaration of udp_initdeclaration of udp_inputdeclaration of udp_senddeclaration of udp_sendtodeclaration of dst_ipdeclaration of dst_portdeclaration of udp_sendto_if_srcdeclaration of src_ipdeclaration of udp_sendto_ifdeclaration of udp_recvdeclaration of recvdeclaration of recv_argdeclaration of udp_disconnectdeclaration of udp_connectdeclaration of portdeclaration of udp_bind_netifdeclaration of udp_binddeclaration of udp_removedeclaration of udp_new_ip_typedeclaration of udp_newdeclaration of udp_pcbsdeclaration of tcp_extarg_callback_passive_open_fndeclaration of tcp_extarg_callback_pcb_destroyed_fndeclaration of tcp_err_fndeclaration of tcp_poll_fndeclaration of tcp_connected_fndeclaration of tcp_recv_fndeclaration of tcp_sent_fndeclaration of tcp_accept_fndeclaration of tcpflags_tdeclaration of tcp_tcp_get_tcp_addrinfodeclaration of localdeclaration of tcp_outputdeclaration of tcp_setpriodeclaration of tcp_writedeclaration of apiflagsdeclaration of tcp_shutdowndeclaration of shut_rxdeclaration of shut_txdeclaration of tcp_closedeclaration of tcp_abortdeclaration of tcp_listen_with_backlogdeclaration of tcp_listen_with_backlog_and_errdeclaration of tcp_connectdeclaration of connecteddeclaration of tcp_bind_netifdeclaration of tcp_binddeclaration of tcp_recveddeclaration of tcp_polldeclaration of polldeclaration of intervaldeclaration of tcp_acceptdeclaration of acceptdeclaration of tcp_errdeclaration of tcp_sentdeclaration of sentdeclaration of tcp_recvdeclaration of tcp_argdeclaration of tcp_new_ip_typedeclaration of tcp_newdeclaration of tcp_segdeclaration of tcp_pcb_listendeclaration of tcp_pcbdeclaration of netconn_close_shutdowndeclaration of netconn_draindeclaration of lwip_netconn_do_close_internaldeclaration of delayeddeclaration of lwip_netconn_do_writemoredeclaration of lwip_socket_dbg_get_socketdeclaration of fddeclaration of netconndeclaration of netbufdeclaration of netbuf_firstdeclaration of netbuf_nextdeclaration of netbuf_datadeclaration of netbuf_chaindeclaration of netbuf_refdeclaration of netbuf_freedeclaration of netbuf_allocdeclaration of netbuf_deletedeclaration of netbuf_newdeclaration of netconn_callbackdeclaration of raw_pcbdeclaration of netconn_errdeclaration of netconn_shutdowndeclaration of netconn_closedeclaration of netconn_write_vectors_partlydeclaration of vectorsdeclaration of vectorcntdeclaration of bytes_writtendeclaration of netconn_write_partlydeclaration of netconn_senddeclaration of netconn_sendtodeclaration of netconn_tcp_recvddeclaration of netconn_recv_tcp_pbuf_flagsdeclaration of new_bufdeclaration of netconn_recv_tcp_pbufdeclaration of netconn_recv_udp_raw_netbuf_flagsdeclaration of netconn_recv_udp_raw_netbufdeclaration of netconn_recvdeclaration of netconn_acceptdeclaration of new_conndeclaration of netconn_listen_with_backlogdeclaration of netconn_disconnectdeclaration of netconn_connectdeclaration of netconn_bind_ifdeclaration of if_idxdeclaration of netconn_binddeclaration of netconn_getaddrdeclaration of netconn_deletedeclaration of netconn_prepare_deletedeclaration of netconn_new_with_proto_and_callbackdeclaration of ip_pcbdeclaration of free_socket_free_elementsdeclaration of is_tcpdeclaration of lastdatadeclaration of free_socket_lockeddeclaration of sockdeclaration of lwip_setsockopt_impldeclaration of lwip_getsockopt_impldeclaration of select_check_waitersdeclaration of has_recveventdeclaration of pxCallbackFunctiondeclaration of SemaphoreHandle_tdeclaration of EventBits_tdeclaration of EventGroupHandle_tdeclaration of EventGroupDef_tdeclaration of vEventGroupSetNumberdeclaration of xEventGroupdeclaration of uxEventGroupNumberdeclaration of uxEventGroupGetNumberdeclaration of vEventGroupClearBitsCallbackdeclaration of pvEventGroupdeclaration of ulBitsToCleardeclaration of vEventGroupSetBitsCallbackdeclaration of ulBitsToSetdeclaration of vEventGroupDeletedeclaration of xEventGroupGetBitsFromISRdeclaration of xEventGroupSyncdeclaration of uxBitsToSetdeclaration of uxBitsToWaitFordeclaration of xEventGroupSetBitsFromISRdeclaration of xEventGroupSetBitsdeclaration of xEventGroupClearBitsFromISRdeclaration of uxBitsToCleardeclaration of xEventGroupClearBitsdeclaration of xEventGroupWaitBitsdeclaration of xClearOnExitdeclaration of xWaitForAllBitsdeclaration of xEventGroupCreatedeclaration of sys_thread_tdeclaration of sys_mbox_tdeclaration of sys_mutex_tdeclaration of sys_sem_tdeclaration of lwip_thread_fndeclaration of sys_arch_unprotectdeclaration of pvaldeclaration of sys_arch_protectdeclaration of sys_nowdeclaration of sys_jiffiesdeclaration of sys_initdeclaration of sys_thread_newdeclaration of threaddeclaration of stacksizedeclaration of sys_mbox_set_invaliddeclaration of mboxdeclaration of sys_mbox_validdeclaration of sys_mbox_freedeclaration of sys_arch_mbox_tryfetchdeclaration of sys_arch_mbox_fetchdeclaration of sys_mbox_trypost_fromisrdeclaration of sys_mbox_trypostdeclaration of sys_mbox_postdeclaration of sys_mbox_newdeclaration of sys_msleepdeclaration of msdeclaration of sys_sem_set_invaliddeclaration of sys_sem_validdeclaration of sys_sem_freedeclaration of sys_arch_sem_waitdeclaration of sys_sem_signaldeclaration of sys_sem_newdeclaration of sys_mutex_set_invaliddeclaration of mutexdeclaration of sys_mutex_validdeclaration of sys_mutex_freedeclaration of sys_mutex_unlockdeclaration of sys_mutex_lockdeclaration of sys_mutex_newdeclaration of futimensdeclaration of utimensatdeclaration of mknodatdeclaration of mkfifoatdeclaration of mkdiratdeclaration of fstatatdeclaration of fchmodatdeclaration of umaskdeclaration of __maskdeclaration of statdeclaration of __pathdeclaration of __sbufdeclaration of mkfifodeclaration of __modedeclaration of mkdirdeclaration of _pathdeclaration of fstatdeclaration of __fddeclaration of fchmoddeclaration of chmoddeclaration of flockdeclaration of fcntldeclaration of creatdeclaration of openatdeclaration of opendeclaration of timesdeclaration of _gettimeofday_rdeclaration of __tpdeclaration of __tzpdeclaration of _getentropy_rdeclaration of _write_rdeclaration of _wait_rdeclaration of _unlink_rdeclaration of _times_rdeclaration of _stat_rdeclaration of _sbrk_rdeclaration of _read_rdeclaration of _open_rdeclaration of _mkdir_rdeclaration of _lseek_rdeclaration of _link_rdeclaration of _kill_rdeclaration of _isatty_rdeclaration of _getpid_rdeclaration of _fstat_rdeclaration of _fork_rdeclaration of _fcntl_rdeclaration of _execve_rdeclaration of _close_rdeclaration of timezonedeclaration of timevaldeclaration of tmsdeclaration of unlinkatdeclaration of symlinkatdeclaration of readlinkatdeclaration of __dirfd1declaration of __bufdeclaration of __buflendeclaration of symlinkdeclaration of __name1declaration of __name2declaration of readlinkdeclaration of syncdeclaration of setdtablesizedeclaration of gethostnamedeclaration of __namedeclaration of __lendeclaration of ualarmdeclaration of __usecondsdeclaration of __intervaldeclaration of getdtablesizedeclaration of truncatedeclaration of __lengthdeclaration of ftruncatedeclaration of vforkdeclaration of optresetdeclaration of getoptdeclaration of optoptdeclaration of opterrdeclaration of optinddeclaration of optargdeclaration of writedeclaration of __nbytedeclaration of vhangupdeclaration of usleepdeclaration of unlinkdeclaration of ttyname_rdeclaration of ttynamedeclaration of __fildesdeclaration of tcsetpgrpdeclaration of __pgrp_iddeclaration of tcgetpgrpdeclaration of sysconfdeclaration of sleepdeclaration of __secondsdeclaration of setusershelldeclaration of setuiddeclaration of __uiddeclaration of setsiddeclaration of setreuiddeclaration of __ruiddeclaration of __euiddeclaration of setregiddeclaration of __rgiddeclaration of __egiddeclaration of setpgrpdeclaration of setpgiddeclaration of __piddeclaration of __pgiddeclaration of sethostnamedeclaration of setgroupsdeclaration of ngroupsdeclaration of grouplistdeclaration of setgiddeclaration of __giddeclaration of seteuiddeclaration of setegiddeclaration of sbrkdeclaration of __incrdeclaration of ruserokdeclaration of rhostdeclaration of superuserdeclaration of ruserdeclaration of luserdeclaration of rmdirdeclaration of revokedeclaration of rresvportdeclaration of __alportdeclaration of readdeclaration of pwritedeclaration of __nbytesdeclaration of __offsetdeclaration of preaddeclaration of pipedeclaration of pthread_atforkdeclaration of pausedeclaration of pathconfdeclaration of lockfdeclaration of __cmddeclaration of lseekdeclaration of __whencedeclaration of nicedeclaration of __nice_valuedeclaration of linkatdeclaration of __path1declaration of __dirfd2declaration of __path2declaration of __flagsdeclaration of linkdeclaration of lchowndeclaration of __ownerdeclaration of __groupdeclaration of issetugiddeclaration of isattydeclaration of iruserokdeclaration of raddrdeclaration of getwddeclaration of getusershelldeclaration of getuiddeclaration of getsiddeclaration of getppiddeclaration of getpiddeclaration of getpgrpdeclaration of getpgiddeclaration of getpeereiddeclaration of getpagesizedeclaration of getpassdeclaration of __promptdeclaration of getlogindeclaration of gethostiddeclaration of getgroupsdeclaration of __gidsetsizedeclaration of __grouplistdeclaration of getgiddeclaration of geteuiddeclaration of getegiddeclaration of getentropydeclaration of getdomainnamedeclaration of getcwddeclaration of fdatasyncdeclaration of fsyncdeclaration of fpathconfdeclaration of forkdeclaration of fexecvedeclaration of __argvdeclaration of __envpdeclaration of fchownatdeclaration of __dirfddeclaration of fchowndeclaration of fchdirdeclaration of faccessatdeclaration of execvpdeclaration of __filedeclaration of execvedeclaration of execvdeclaration of execlpedeclaration of execlpdeclaration of execledeclaration of execldeclaration of endusershelldeclaration of dup2declaration of __fildes2declaration of dupdeclaration of daemondeclaration of nochdirdeclaration of noclosedeclaration of confstrdeclaration of posix_closedeclaration of __flagdeclaration of closedeclaration of chrootdeclaration of chowndeclaration of chdirdeclaration of alarmdeclaration of __secsdeclaration of accessdeclaration of __amodedeclaration of _exitdeclaration of environdeclaration of _waitdeclaration of waitpiddeclaration of waitdeclaration of enddeclaration of __io_getchardeclaration of __io_putchardeclaration of chdeclaration of jpeg_encodedeclaration of RGB_bufferdeclaration of JPEG_bufferdeclaration of widthdeclaration of heightdeclaration of image_qualitydeclaration of Error_Handlerdeclaration of ethernet_link_status_updateddeclaration of ethernet_link_threaddeclaration of ethernetif_initdeclaration of RxBuff_tdeclaration of RxAllocStatusTypeDefdeclaration of pbuf_free_customdeclaration of ETH_PHY_IO_GetTickdeclaration of ETH_PHY_IO_WriteRegdeclaration of DevAddrdeclaration of RegValdeclaration of ETH_PHY_IO_ReadRegdeclaration of pRegValdeclaration of ETH_PHY_IO_DeInitdeclaration of ETH_PHY_IO_Initdeclaration of ethernetif_inputdeclaration of CAMERA_DrvTypeDefdeclaration of s5k5cag_drvdeclaration of s5k5cag_ReadIDdeclaration of s5k5cag_Configdeclaration of featuredeclaration of BR_valuedeclaration of s5k5cag_Initdeclaration of resolutiondeclaration of ov5640_drvdeclaration of OV5640_GetResolutiondeclaration of OV5640_ZoomConfigdeclaration of Zoomdeclaration of OV5640_MirrorFlipConfigdeclaration of Configdeclaration of OV5640_SetHueDegreedeclaration of Degreedeclaration of OV5640_SetContrastdeclaration of OV5640_SetSaturationdeclaration of OV5640_SetBrightnessdeclaration of OV5640_SetEffectdeclaration of Effectdeclaration of OV5640_SetLightModedeclaration of LightModedeclaration of ov5640_ReadIDdeclaration of ov5640_Configdeclaration of ov5640_Initdeclaration of BSP_CAMERA_GetRotationdeclaration of BSP_CAMERA_SetRotationdeclaration of rotationdeclaration of BSP_CAMERA_MspDeInitdeclaration of BSP_CAMERA_MspInitdeclaration of BSP_CAMERA_ColorEffectConfigdeclaration of BSP_CAMERA_BlackWhiteConfigdeclaration of BSP_CAMERA_ContrastBrightnessConfigdeclaration of contrast_leveldeclaration of brightness_leveldeclaration of BSP_CAMERA_ErrorCallbackdeclaration of BSP_CAMERA_FrameEventCallbackdeclaration of BSP_CAMERA_VsyncEventCallbackdeclaration of BSP_CAMERA_LineEventCallbackdeclaration of BSP_CAMERA_PwrDowndeclaration of BSP_CAMERA_HwResetdeclaration of BSP_CAMERA_Stopdeclaration of BSP_CAMERA_Resumedeclaration of BSP_CAMERA_Suspenddeclaration of BSP_CAMERA_SnapshotStartdeclaration of BSP_CAMERA_ContinuousStartdeclaration of BSP_CAMERA_DeInitdeclaration of BSP_CAMERA_Initdeclaration of Resolutiondeclaration of RTP_HandleTypeDefdeclaration of RTP_StatusTypeDefdeclaration of Connection_StatusTypeDefdeclaration of RTP_Stopdeclaration of RTP_GetStatedeclaration of RTP_struct_ptrdeclaration of RTP_Close_Connectiondeclaration of Send_Semdeclaration of RTP_Initdeclaration of RTSP_HandleTypeDefdeclaration of RTSP_StatusTypeDefdeclaration of RTSP_SessionStatusTypeDefdeclaration of RTSP_GetStatedeclaration of RTSP_struct_ptrdeclaration of RTSP_Stopdeclaration of RTSP_Initdeclaration of LCD_Configdeclaration of Encode_jpg_Semdeclaration of CPU_CACHE_Enabledeclaration of MPU_Configdeclaration of Netif_Configdeclaration of StartThreaddeclaration of SystemClock_Configdeclaration of rtp_send_packetsdeclaration of sock_iddeclaration of net_destdeclaration of JPEG_ImgSizedeclaration of RTP_SendSemaphoredeclaration of RTSP_SetSequencedeclaration of reqdeclaration of respdeclaration of RTSP_NotValidMethoddeclaration of RTSP_ResponseDescribedeclaration of RTSP_ResponseTeardowndeclaration of RTSP_ResponsePlaydeclaration of RTSP_ResponseSetupdeclaration of RTSP_ResponseOptionsdeclaration of RTSP_SessionCheckdeclaration of requestdeclaration of RTSP_TransportCheckdeclaration of transportdeclaration of RTSP_ResponseURLdeclaration of require_hdrdeclaration of RTSP_RequireHeaderdeclaration of req_headerdeclaration of rtsp_threaddeclaration of Thr_Send_Semdeclaration of RTP_structdeclaration of s5k5cag_ConvertValuedeclaration of GetSizedeclaration of TIM6_DAC_IRQHandlerdeclaration of ETH_IRQHandlerdeclaration of SysTick_Handlerdeclaration of DebugMon_Handlerdeclaration of UsageFault_Handlerdeclaration of BusFault_Handlerdeclaration of MemManage_Handlerdeclaration of HardFault_Handlerdeclaration of NMI_Handlerdeclaration of hdsi_evaldeclaration of hDcmiEvaldeclaration of EthHandledeclaration of LCD_LOG_linedeclaration of LCD_LOG_ScrollForwarddeclaration of LCD_LOG_ScrollBackdeclaration of LCD_LOG_UpdateDisplaydeclaration of LCD_LOG_ClearTextZonedeclaration of LCD_LOG_SetFooterdeclaration of LCD_LOG_SetHeaderdeclaration of Titledeclaration of LCD_LOG_DeInitdeclaration of LCD_LOG_Initdeclaration of LCD_LineColordeclaration of Addr as addrdeclaration of Reg as regdeclaration of Buffer as bufferdeclaration of Length as lengthdeclaration of Value as valuedeclaration of Delay as delaydeclaration of huart as husartdeclaration of MemAddress as MemAddSizedeclaration of RGB_Code as pixeldeclaration of signal as signalsdeclaration of arg as dataptrdeclaration of n as xdeclaration of layer as ldeclaration of buf as pdeclaration of h as headdeclaration of t as taildeclaration of header_size_decrement as header_sizedeclaration of header_size_increment as header_sizedeclaration of new_len as sizedeclaration of rmem as memdeclaration of size_in as sizedeclaration of new_size as sizedeclaration of data as dataptrdeclaration of msg as messagedeclaration of initfunc as tcpip_init_donedeclaration of xWantedSize as xSizedeclaration of data as msgdeclaration of status as __statusdeclaration of brightness_value as BR_valuedeclaration of footer as Statusdeclaration of header as Title(unnamed class/struct/union)::SrcAddrCtrl(unnamed class/struct/union)::TxBuffer(unnamed class/struct/union)::Length(unnamed class/struct/union)::Attributes(unnamed class/struct/union)::releaseIndex(unnamed class/struct/union)::BuffersInUse(unnamed class/struct/union)::CurrentPacketAddress(unnamed class/struct/union)::PacketAddress(unnamed class/struct/union)::CurTxDesc__ETH_BufferTypeDef::next__ETH_BufferTypeDef::len__ETH_BufferTypeDef::buffer(unnamed class/struct/union)::BackupAddr1(unnamed class/struct/union)::BackupAddr0(unnamed class/struct/union)::DESC7(unnamed class/struct/union)::DESC6(unnamed class/struct/union)::DESC5(unnamed class/struct/union)::DESC4(unnamed class/struct/union)::DESC3(unnamed class/struct/union)::DESC2(unnamed class/struct/union)::DESC1(unnamed class/struct/union)::DESC0(unnamed class/struct/union)::BootAddr1(unnamed class/struct/union)::BootAddr0(unnamed class/struct/union)::USERConfig(unnamed class/struct/union)::BORLevel(unnamed class/struct/union)::RDPLevel(unnamed class/struct/union)::WRPSector(unnamed class/struct/union)::WRPState(unnamed class/struct/union)::OptionType(unnamed class/struct/union)::VoltageRange(unnamed class/struct/union)::NbSectors(unnamed class/struct/union)::Sector(unnamed class/struct/union)::Banks(unnamed class/struct/union)::TypeErase(unnamed class/struct/union)::Address(unnamed class/struct/union)::VoltageForErase(unnamed class/struct/union)::NbSectorsToErase(unnamed class/struct/union)::ProcedureOnGoing(unnamed class/struct/union)::HiZSetupTime(unnamed class/struct/union)::HoldSetupTime(unnamed class/struct/union)::WaitSetupTime(unnamed class/struct/union)::SetupTime(unnamed class/struct/union)::TARSetupTime(unnamed class/struct/union)::TCLRSetupTime(unnamed class/struct/union)::ECCPageSize(unnamed class/struct/union)::EccComputation(unnamed class/struct/union)::Waitfeature(unnamed class/struct/union)::NandBank(unnamed class/struct/union)::PageSize(unnamed class/struct/union)::WriteFifo(unnamed class/struct/union)::CommandSet(unnamed class/struct/union)::CFI_4(unnamed class/struct/union)::CFI_3(unnamed class/struct/union)::CFI_2(unnamed class/struct/union)::CFI_1(unnamed class/struct/union)::Device_Code3(unnamed class/struct/union)::Device_Code2(unnamed class/struct/union)::Device_Code1(unnamed class/struct/union)::Manufacturer_Code__I2C_HandleTypeDef::Memaddress__I2C_HandleTypeDef::Devaddress__I2C_HandleTypeDef::AddrEventCount__I2C_HandleTypeDef::ErrorCode__I2C_HandleTypeDef::Mode__I2C_HandleTypeDef::State__I2C_HandleTypeDef::Lock__I2C_HandleTypeDef::hdmarx__I2C_HandleTypeDef::hdmatx__I2C_HandleTypeDef::XferISR__I2C_HandleTypeDef::PreviousState__I2C_HandleTypeDef::XferOptions__I2C_HandleTypeDef::XferCount__I2C_HandleTypeDef::XferSize__I2C_HandleTypeDef::pBuffPtr(unnamed class/struct/union)::OwnAddress2Masks(unnamed class/struct/union)::ErrorMsk(unnamed class/struct/union)::BTATimeout(unnamed class/struct/union)::LowPowerWriteTimeout(unnamed class/struct/union)::HighSpeedWritePrespMode(unnamed class/struct/union)::HighSpeedWriteTimeout(unnamed class/struct/union)::LowPowerReadTimeout(unnamed class/struct/union)::HighSpeedReadTimeout(unnamed class/struct/union)::LowPowerReceptionTimeout(unnamed class/struct/union)::HighSpeedTransmissionTimeout(unnamed class/struct/union)::TimeoutCkdiv(unnamed class/struct/union)::StopWaitTime(unnamed class/struct/union)::DataLaneMaxReadTime(unnamed class/struct/union)::DataLaneLP2HSTime(unnamed class/struct/union)::DataLaneHS2LPTime(unnamed class/struct/union)::ClockLaneLP2HSTime(unnamed class/struct/union)::ClockLaneHS2LPTime(unnamed class/struct/union)::AcknowledgeRequest(unnamed class/struct/union)::LPMaxReadPacket(unnamed class/struct/union)::LPDcsLongWrite(unnamed class/struct/union)::LPDcsShortReadNoP(unnamed class/struct/union)::LPDcsShortWriteOneP(unnamed class/struct/union)::LPDcsShortWriteNoP(unnamed class/struct/union)::LPGenLongWrite(unnamed class/struct/union)::LPGenShortReadTwoP(unnamed class/struct/union)::LPGenShortReadOneP(unnamed class/struct/union)::LPGenShortReadNoP(unnamed class/struct/union)::LPGenShortWriteTwoP(unnamed class/struct/union)::LPGenShortWriteOneP(unnamed class/struct/union)::LPGenShortWriteNoP(unnamed class/struct/union)::TEAcknowledgeRequest(unnamed class/struct/union)::AutomaticRefresh(unnamed class/struct/union)::VSyncPol(unnamed class/struct/union)::TearingEffectPolarity(unnamed class/struct/union)::TearingEffectSource(unnamed class/struct/union)::CommandSize(unnamed class/struct/union)::FrameBTAAcknowledgeEnable(unnamed class/struct/union)::LooselyPacked(unnamed class/struct/union)::AutomaticClockLaneControl(unnamed class/struct/union)::TotalHeigh(unnamed class/struct/union)::AccumulatedActiveH(unnamed class/struct/union)::AccumulatedVBP(unnamed class/struct/union)::VerticalSync(unnamed class/struct/union)::PVDLevel__SAI_HandleTypeDef::ErrorCode__SAI_HandleTypeDef::State__SAI_HandleTypeDef::Lock__SAI_HandleTypeDef::InterruptServiceRoutine__SAI_HandleTypeDef::mutecallback__SAI_HandleTypeDef::hdmarx__SAI_HandleTypeDef::hdmatx__SAI_HandleTypeDef::XferCount__SAI_HandleTypeDef::XferSize__SAI_HandleTypeDef::pBuffPtr__SAI_HandleTypeDef::SlotInit__SAI_HandleTypeDef::FrameInit__SAI_HandleTypeDef::Init__SAI_HandleTypeDef::Instance(unnamed class/struct/union)::SlotActive(unnamed class/struct/union)::SlotNumber(unnamed class/struct/union)::SlotSize(unnamed class/struct/union)::FirstBitOffset(unnamed class/struct/union)::FSOffset(unnamed class/struct/union)::FSPolarity(unnamed class/struct/union)::FSDefinition(unnamed class/struct/union)::ActiveFrameLength(unnamed class/struct/union)::FrameLength(unnamed class/struct/union)::ClockStrobing(unnamed class/struct/union)::FirstBit(unnamed class/struct/union)::DataSize(unnamed class/struct/union)::Protocol(unnamed class/struct/union)::TriState(unnamed class/struct/union)::CompandingMode(unnamed class/struct/union)::MonoStereoMode(unnamed class/struct/union)::Mckdiv(unnamed class/struct/union)::AudioFrequency(unnamed class/struct/union)::NoDivider(unnamed class/struct/union)::OutputDrive(unnamed class/struct/union)::SynchroExt(unnamed class/struct/union)::Synchro(unnamed class/struct/union)::AudioMode(unnamed class/struct/union)::DPSM(unnamed class/struct/union)::TransferMode(unnamed class/struct/union)::TransferDir(unnamed class/struct/union)::DataBlockSize(unnamed class/struct/union)::DataLength(unnamed class/struct/union)::DataTimeOut(unnamed class/struct/union)::CPSM(unnamed class/struct/union)::WaitForInterrupt(unnamed class/struct/union)::Response(unnamed class/struct/union)::CmdIndex(unnamed class/struct/union)::Argument(unnamed class/struct/union)::EraseOffset(unnamed class/struct/union)::EraseTimeout(unnamed class/struct/union)::EraseSize(unnamed class/struct/union)::AllocationUnitSize(unnamed class/struct/union)::PerformanceMove(unnamed class/struct/union)::SpeedClass(unnamed class/struct/union)::ProtectedAreaSize(unnamed class/struct/union)::CardType(unnamed class/struct/union)::SecuredMode(unnamed class/struct/union)::DataBusWidth(unnamed class/struct/union)::Reserved2(unnamed class/struct/union)::CID_CRC(unnamed class/struct/union)::ManufactDate(unnamed class/struct/union)::Reserved1(unnamed class/struct/union)::ProdSN(unnamed class/struct/union)::ProdRev(unnamed class/struct/union)::ProdName2(unnamed class/struct/union)::ProdName1(unnamed class/struct/union)::OEM_AppliID(unnamed class/struct/union)::ManufacturerID(unnamed class/struct/union)::Reserved4(unnamed class/struct/union)::CSD_CRC(unnamed class/struct/union)::ECC(unnamed class/struct/union)::FileFormat(unnamed class/struct/union)::TempWrProtect(unnamed class/struct/union)::PermWrProtect(unnamed class/struct/union)::CopyFlag(unnamed class/struct/union)::FileFormatGroup(unnamed class/struct/union)::ContentProtectAppli(unnamed class/struct/union)::Reserved3(unnamed class/struct/union)::WriteBlockPaPartial(unnamed class/struct/union)::MaxWrBlockLen(unnamed class/struct/union)::WrSpeedFact(unnamed class/struct/union)::ManDeflECC(unnamed class/struct/union)::WrProtectGrEnable(unnamed class/struct/union)::WrProtectGrSize(unnamed class/struct/union)::EraseGrMul(unnamed class/struct/union)::EraseGrSize(unnamed class/struct/union)::DeviceSizeMul(unnamed class/struct/union)::MaxWrCurrentVDDMax(unnamed class/struct/union)::MaxWrCurrentVDDMin(unnamed class/struct/union)::MaxRdCurrentVDDMax(unnamed class/struct/union)::MaxRdCurrentVDDMin(unnamed class/struct/union)::DeviceSize(unnamed class/struct/union)::DSRImpl(unnamed class/struct/union)::RdBlockMisalign(unnamed class/struct/union)::WrBlockMisalign(unnamed class/struct/union)::PartBlockRead(unnamed class/struct/union)::RdBlockLen(unnamed class/struct/union)::CardComdClasses(unnamed class/struct/union)::MaxBusClkFrec(unnamed class/struct/union)::NSAC(unnamed class/struct/union)::TAAC(unnamed class/struct/union)::SysSpecVersion(unnamed class/struct/union)::CSDStruct(unnamed class/struct/union)::CSD(unnamed class/struct/union)::SdCard(unnamed class/struct/union)::Context(unnamed class/struct/union)::RxXferSize(unnamed class/struct/union)::pRxBuffPtr(unnamed class/struct/union)::TxXferSize(unnamed class/struct/union)::pTxBuffPtr(unnamed class/struct/union)::LogBlockSize(unnamed class/struct/union)::LogBlockNbr(unnamed class/struct/union)::BlockSize(unnamed class/struct/union)::BlockNbr(unnamed class/struct/union)::RelCardAdd(unnamed class/struct/union)::Class(unnamed class/struct/union)::CardVersion(unnamed class/struct/union)::Polarity(unnamed class/struct/union)::Source(unnamed class/struct/union)::Commutation_Delay(unnamed class/struct/union)::IC1Filter(unnamed class/struct/union)::IC1Prescaler(unnamed class/struct/union)::IC1Polarity(unnamed class/struct/union)::DMABurstState(unnamed class/struct/union)::ChannelNState(unnamed class/struct/union)::ChannelState(unnamed class/struct/union)::AutomaticOutput(unnamed class/struct/union)::Break2Filter(unnamed class/struct/union)::Break2Polarity(unnamed class/struct/union)::Break2State(unnamed class/struct/union)::BreakFilter(unnamed class/struct/union)::BreakPolarity(unnamed class/struct/union)::BreakState(unnamed class/struct/union)::DeadTime(unnamed class/struct/union)::LockLevel(unnamed class/struct/union)::OffStateIDLEMode(unnamed class/struct/union)::OffStateRunMode(unnamed class/struct/union)::TriggerFilter(unnamed class/struct/union)::TriggerPrescaler(unnamed class/struct/union)::TriggerPolarity(unnamed class/struct/union)::InputTrigger(unnamed class/struct/union)::SlaveMode(unnamed class/struct/union)::MasterSlaveMode(unnamed class/struct/union)::MasterOutputTrigger2(unnamed class/struct/union)::MasterOutputTrigger(unnamed class/struct/union)::ClearInputFilter(unnamed class/struct/union)::ClearInputPrescaler(unnamed class/struct/union)::ClearInputPolarity(unnamed class/struct/union)::ClearInputSource(unnamed class/struct/union)::ClearInputState(unnamed class/struct/union)::ClockFilter(unnamed class/struct/union)::ClockPolarity(unnamed class/struct/union)::ClockSource(unnamed class/struct/union)::IC2Filter(unnamed class/struct/union)::IC2Prescaler(unnamed class/struct/union)::IC2Selection(unnamed class/struct/union)::IC2Polarity(unnamed class/struct/union)::IC1Selection(unnamed class/struct/union)::EncoderMode(unnamed class/struct/union)::ICFilter(unnamed class/struct/union)::ICPrescaler(unnamed class/struct/union)::ICSelection(unnamed class/struct/union)::ICPolarity(unnamed class/struct/union)::OCNIdleState(unnamed class/struct/union)::OCIdleState(unnamed class/struct/union)::OCNPolarity(unnamed class/struct/union)::OCPolarity(unnamed class/struct/union)::Pulse(unnamed class/struct/union)::OCMode(unnamed class/struct/union)::OCFastMode(unnamed class/struct/union)::AutoReloadPreload(unnamed class/struct/union)::RepetitionCounter(unnamed class/struct/union)::ClockDivision(unnamed class/struct/union)::Period(unnamed class/struct/union)::CounterMode(unnamed class/struct/union)::Prescaler(unnamed class/struct/union)::AddressLength(unnamed class/struct/union)::WakeUpEvent__UART_HandleTypeDef::ErrorCode__UART_HandleTypeDef::RxState__UART_HandleTypeDef::gState__UART_HandleTypeDef::Lock__UART_HandleTypeDef::hdmarx__UART_HandleTypeDef::hdmatx__UART_HandleTypeDef::TxISR__UART_HandleTypeDef::RxISR__UART_HandleTypeDef::RxEventType__UART_HandleTypeDef::ReceptionType__UART_HandleTypeDef::Mask__UART_HandleTypeDef::RxXferCount__UART_HandleTypeDef::RxXferSize__UART_HandleTypeDef::pRxBuffPtr__UART_HandleTypeDef::TxXferCount__UART_HandleTypeDef::TxXferSize__UART_HandleTypeDef::pTxBuffPtr__UART_HandleTypeDef::AdvancedInit__UART_HandleTypeDef::Init(unnamed class/struct/union)::MSBFirst(unnamed class/struct/union)::AutoBaudRateMode(unnamed class/struct/union)::AutoBaudRateEnable(unnamed class/struct/union)::DMADisableonRxError(unnamed class/struct/union)::OverrunDisable(unnamed class/struct/union)::Swap(unnamed class/struct/union)::DataInvert(unnamed class/struct/union)::RxPinLevelInvert(unnamed class/struct/union)::TxPinLevelInvert(unnamed class/struct/union)::AdvFeatureInit(unnamed class/struct/union)::OneBitSampling(unnamed class/struct/union)::OverSampling(unnamed class/struct/union)::HwFlowCtl(unnamed class/struct/union)::Parity(unnamed class/struct/union)::StopBits(unnamed class/struct/union)::WordLength(unnamed class/struct/union)::BaudRate(unnamed class/struct/union)::PreambleCheck(unnamed class/struct/union)::PortAddress(unnamed class/struct/union)::Reserved0(unnamed class/struct/union)::def(unnamed class/struct/union)::value(unnamed class/struct/union)::status(unnamed class/struct/union)::message_id(unnamed class/struct/union)::mail_id(unnamed class/struct/union)::signals(unnamed class/struct/union)::p(unnamed class/struct/union)::vos_messageQ_def::item_szos_messageQ_def::queue_szos_pool_def::poolos_pool_def::item_szos_pool_def::pool_szos_semaphore_def::dummyos_mutex_def::dummyos_timer_def::ptimeros_thread_def::stacksizeos_thread_def::instancesos_thread_def::tpriorityos_thread_def::pthreados_thread_def::nameos_mailQ_def::cbos_mailQ_def::item_szos_mailQ_def::queue_szos_mailQ_cb::poolos_mailQ_cb::handleos_mailQ_cb::queue_defos_pool_cb::poolos_pool_cb::item_szos_pool_cb::pool_szos_pool_cb::markersos_pool_cb::currentIndexcorCoRoutineControlBlock::uxStatecorCoRoutineControlBlock::uxIndexcorCoRoutineControlBlock::uxPrioritycorCoRoutineControlBlock::xEventListItemcorCoRoutineControlBlock::xGenericListItemcorCoRoutineControlBlock::pxCoRoutineFunctionxLIST_ITEM::pvContainerxLIST_ITEM::pxNextxLIST_ITEM::pxPreviousxLIST::pxIndexxLIST::uxNumberOfItemsxLIST_ITEM::xItemValuexLIST::xListEndxMINI_LIST_ITEM::pxPreviousxMINI_LIST_ITEM::xItemValuexMINI_LIST_ITEM::pxNext_glue::_iobs_glue::_niobs_glue::_next__sFILE::_flags2__sFILE::_mbstate__sFILE::_lock__sFILE::_offset__sFILE::_blksize__sFILE::_lb__sFILE::_nbuf__sFILE::_ubuf__sFILE::_ur__sFILE::_up__sFILE::_ub__sFILE::_close__sFILE::_seek__sFILE::_write__sFILE::_read__sFILE::_cookie__sFILE::_data__sFILE::_lbfsize__sFILE::_bf__sFILE::_file__sFILE::_flags__sFILE::_w__sFILE::_r__sFILE::_p_reent::_signal_buf_reent::_misc_reent::__sf_reent::_sig_func_reent::_asctime_buf_reent::_localtime_buf_reent::_r48_reent::_cvtbuf_reent::_cvtlen_reent::_gamma_signgam_reent::__cleanup_reent::_mp_reent::_locale_reent::_emergency_reent::_inc_reent::_stderr_reent::_stdout_reent::_stdin_reent::_errno_misc_reent::_wcsrtombs_state_misc_reent::_wcrtomb_state_misc_reent::_mbsrtowcs_state_misc_reent::_mbrtowc_state_misc_reent::_mbrlen_state_misc_reent::_getdate_err_misc_reent::_l64a_buf_misc_reent::_mbtowc_state_misc_reent::_wctomb_state_misc_reent::_mblen_state_misc_reent::_strtok_last_rand48::_rand_next_rand48::_add_rand48::_mult_rand48::_seed_mprec::_freelist_mprec::_p5s_mprec::_result_k_mprec::_result__sbuf::_size__sbuf::_base_atexit::_on_exit_args_ptr_atexit::_fns_atexit::_ind_atexit::_next_on_exit_args::_is_cxa_on_exit_args::_fntypes_on_exit_args::_dso_handle_on_exit_args::_fnargs__tm::__tm_isdst__tm::__tm_yday__tm::__tm_wday__tm::__tm_year__tm::__tm_mon__tm::__tm_mday__tm::__tm_hour__tm::__tm_min__tm::__tm_sec_Bigint::_x_Bigint::_wds_Bigint::_sign_Bigint::_maxwds_Bigint::_k_Bigint::_nextA_BLOCK_LINK::pxNextFreeBlockA_BLOCK_LINK::xBlockSizeQUEUE_REGISTRY_ITEM::xHandleQUEUE_REGISTRY_ITEM::pcQueueNameQueueDefinition::uxMessagesWaitingQueueDefinition::uxLengthQueueDefinition::cTxLockQueueDefinition::xTasksWaitingToReceiveQueueDefinition::cRxLockQueueDefinition::xTasksWaitingToSendQueueDefinition::uxItemSizeQueueDefinition::u(unnamed class/struct/union)::xQueueQueuePointers::pcReadFromQueuePointers::pcTailQueueDefinition::pcHead(unnamed class/struct/union)::xSemaphoreSemaphoreData::xMutexHolderQueueDefinition::pcWriteToQueueDefinition::ucQueueTypeQueueDefinition::uxQueueNumberSemaphoreData::uxRecursiveCallCountxTASK_STATUS::usStackHighWaterMarkxTASK_STATUS::pxStackBasexTASK_STATUS::ulRunTimeCounterxTASK_STATUS::uxBasePriorityxTASK_STATUS::uxCurrentPriorityxTASK_STATUS::eCurrentStatexTASK_STATUS::xTaskNumberxTASK_STATUS::pcTaskNamexTASK_STATUS::xHandlexTASK_PARAMETERS::xRegionsxTASK_PARAMETERS::puxStackBufferxTASK_PARAMETERS::uxPriorityxTASK_PARAMETERS::pvParametersxTASK_PARAMETERS::usStackDepthxTASK_PARAMETERS::pcNamexTASK_PARAMETERS::pvTaskCodexMEMORY_REGION::ulParametersxMEMORY_REGION::ulLengthInBytesxMEMORY_REGION::pvBaseAddressxTIME_OUT::xTimeOnEnteringxTIME_OUT::xOverflowCounttskTaskControlBlock::xStateListItemtskTaskControlBlock::uxPrioritytskTaskControlBlock::ucNotifyStatetskTaskControlBlock::ulNotifiedValuetskTaskControlBlock::xEventListItemtskTaskControlBlock::uxMutexesHeldtskTaskControlBlock::uxBasePriorityxLIST_ITEM::pvOwnertskTaskControlBlock::pxStacktskTaskControlBlock::pcTaskNametskTaskControlBlock::uxTCBNumbertskTaskControlBlock::uxTaskNumbertskTaskControlBlock::pxTopOfStack(unnamed class/struct/union)::__max_align_ld(unnamed class/struct/union)::__max_align_lljpeg_color_quantizer::new_color_mapjpeg_color_quantizer::finish_passjpeg_color_quantizer::color_quantizejpeg_color_quantizer::start_passjpeg_color_deconverter::color_convertjpeg_color_deconverter::start_passjpeg_upsampler::need_context_rowsjpeg_upsampler::upsamplejpeg_upsampler::start_passjpeg_inverse_dct::inverse_DCTjpeg_inverse_dct::start_passjpeg_entropy_decoder::decode_mcujpeg_entropy_decoder::start_passjpeg_marker_reader::discarded_bytesjpeg_marker_reader::next_restart_numjpeg_marker_reader::saw_SOFjpeg_marker_reader::saw_SOIjpeg_marker_reader::read_restart_markerjpeg_marker_reader::read_markersjpeg_marker_reader::reset_marker_readerjpeg_input_controller::eoi_reachedjpeg_input_controller::has_multiple_scansjpeg_input_controller::finish_input_passjpeg_input_controller::start_input_passjpeg_input_controller::reset_input_controllerjpeg_input_controller::consume_inputjpeg_d_post_controller::post_process_datajpeg_d_post_controller::start_passjpeg_d_coef_controller::coef_arraysjpeg_d_coef_controller::decompress_datajpeg_d_coef_controller::start_output_passjpeg_d_coef_controller::consume_datajpeg_d_coef_controller::start_input_passjpeg_d_main_controller::process_datajpeg_d_main_controller::start_passjpeg_decomp_master::is_dummy_passjpeg_decomp_master::finish_output_passjpeg_decomp_master::prepare_for_output_passjpeg_entropy_encoder::finish_passjpeg_entropy_encoder::encode_mcujpeg_entropy_encoder::start_passjpeg_forward_dct::forward_DCTjpeg_forward_dct::start_passjpeg_downsampler::need_context_rowsjpeg_downsampler::downsamplejpeg_downsampler::start_passjpeg_color_converter::color_convertjpeg_color_converter::start_passjpeg_marker_writer::write_marker_bytejpeg_marker_writer::write_marker_headerjpeg_marker_writer::write_tables_onlyjpeg_marker_writer::write_file_trailerjpeg_marker_writer::write_scan_headerjpeg_marker_writer::write_frame_headerjpeg_marker_writer::write_file_headerjpeg_c_coef_controller::compress_datajpeg_c_coef_controller::start_passjpeg_c_prep_controller::pre_process_datajpeg_c_prep_controller::start_passjpeg_c_main_controller::process_datajpeg_c_main_controller::start_passjpeg_comp_master::is_last_passjpeg_comp_master::call_pass_startupjpeg_comp_master::finish_passjpeg_comp_master::pass_startupjpeg_comp_master::prepare_for_passjpeg_decompress_struct::cquantizejpeg_decompress_struct::cconvertjpeg_decompress_struct::upsamplejpeg_decompress_struct::idctjpeg_decompress_struct::entropyjpeg_decompress_struct::markerjpeg_decompress_struct::inputctljpeg_decompress_struct::postjpeg_decompress_struct::coefjpeg_decompress_struct::mainjpeg_decompress_struct::masterjpeg_decompress_struct::unread_markerjpeg_decompress_struct::lim_Sejpeg_decompress_struct::natural_orderjpeg_decompress_struct::block_sizejpeg_decompress_struct::Aljpeg_decompress_struct::Ahjpeg_decompress_struct::Sejpeg_decompress_struct::Ssjpeg_decompress_struct::MCU_membershipjpeg_decompress_struct::blocks_in_MCUjpeg_decompress_struct::MCU_rows_in_scanjpeg_decompress_struct::MCUs_per_rowjpeg_decompress_struct::cur_comp_infojpeg_decompress_struct::comps_in_scanjpeg_decompress_struct::sample_range_limitjpeg_decompress_struct::total_iMCU_rowsjpeg_decompress_struct::min_DCT_v_scaled_sizejpeg_decompress_struct::min_DCT_h_scaled_sizejpeg_decompress_struct::max_v_samp_factorjpeg_decompress_struct::max_h_samp_factorjpeg_decompress_struct::marker_listjpeg_decompress_struct::CCIR601_samplingjpeg_decompress_struct::Adobe_transformjpeg_decompress_struct::saw_Adobe_markerjpeg_decompress_struct::Y_densityjpeg_decompress_struct::X_densityjpeg_decompress_struct::density_unitjpeg_decompress_struct::JFIF_minor_versionjpeg_decompress_struct::JFIF_major_versionjpeg_decompress_struct::saw_JFIF_markerjpeg_decompress_struct::restart_intervaljpeg_decompress_struct::arith_ac_Kjpeg_decompress_struct::arith_dc_Ujpeg_decompress_struct::arith_dc_Ljpeg_decompress_struct::arith_codejpeg_decompress_struct::progressive_modejpeg_decompress_struct::is_baselinejpeg_decompress_struct::comp_infojpeg_decompress_struct::data_precisionjpeg_decompress_struct::ac_huff_tbl_ptrsjpeg_decompress_struct::dc_huff_tbl_ptrsjpeg_decompress_struct::quant_tbl_ptrsjpeg_decompress_struct::coef_bitsjpeg_decompress_struct::output_iMCU_rowjpeg_decompress_struct::output_scan_numberjpeg_decompress_struct::input_iMCU_rowjpeg_decompress_struct::input_scan_numberjpeg_decompress_struct::output_scanlinejpeg_decompress_struct::colormapjpeg_decompress_struct::actual_number_of_colorsjpeg_decompress_struct::rec_outbuf_heightjpeg_decompress_struct::output_componentsjpeg_decompress_struct::out_color_componentsjpeg_decompress_struct::output_heightjpeg_decompress_struct::output_widthjpeg_decompress_struct::enable_2pass_quantjpeg_decompress_struct::enable_external_quantjpeg_decompress_struct::enable_1pass_quantjpeg_decompress_struct::desired_number_of_colorsjpeg_decompress_struct::two_pass_quantizejpeg_decompress_struct::dither_modejpeg_decompress_struct::quantize_colorsjpeg_decompress_struct::do_block_smoothingjpeg_decompress_struct::do_fancy_upsamplingjpeg_decompress_struct::dct_methodjpeg_decompress_struct::raw_data_outjpeg_decompress_struct::buffered_imagejpeg_decompress_struct::output_gammajpeg_decompress_struct::scale_denomjpeg_decompress_struct::scale_numjpeg_decompress_struct::out_color_spacejpeg_decompress_struct::jpeg_color_spacejpeg_decompress_struct::num_componentsjpeg_decompress_struct::image_heightjpeg_decompress_struct::image_widthjpeg_decompress_struct::srcjpeg_decompress_struct::global_statejpeg_decompress_struct::is_decompressorjpeg_decompress_struct::client_datajpeg_decompress_struct::progressjpeg_decompress_struct::memjpeg_decompress_struct::errjpeg_source_mgr::term_sourcejpeg_source_mgr::resync_to_restartjpeg_source_mgr::skip_input_datajpeg_source_mgr::fill_input_bufferjpeg_source_mgr::init_sourcejpeg_source_mgr::bytes_in_bufferjpeg_source_mgr::next_input_bytejpeg_compress_struct::script_space_sizejpeg_compress_struct::script_spacejpeg_compress_struct::entropyjpeg_compress_struct::fdctjpeg_compress_struct::downsamplejpeg_compress_struct::cconvertjpeg_compress_struct::markerjpeg_compress_struct::coefjpeg_compress_struct::prepjpeg_compress_struct::mainjpeg_compress_struct::masterjpeg_compress_struct::lim_Sejpeg_compress_struct::natural_orderjpeg_compress_struct::block_sizejpeg_compress_struct::Aljpeg_compress_struct::Ahjpeg_compress_struct::Sejpeg_compress_struct::Ssjpeg_compress_struct::MCU_membershipjpeg_compress_struct::blocks_in_MCUjpeg_compress_struct::MCU_rows_in_scanjpeg_compress_struct::MCUs_per_rowjpeg_compress_struct::cur_comp_infojpeg_compress_struct::comps_in_scanjpeg_compress_struct::total_iMCU_rowsjpeg_compress_struct::min_DCT_v_scaled_sizejpeg_compress_struct::min_DCT_h_scaled_sizejpeg_compress_struct::max_v_samp_factorjpeg_compress_struct::max_h_samp_factorjpeg_compress_struct::progressive_modejpeg_compress_struct::next_scanlinejpeg_compress_struct::write_Adobe_markerjpeg_compress_struct::Y_densityjpeg_compress_struct::X_densityjpeg_compress_struct::density_unitjpeg_compress_struct::JFIF_minor_versionjpeg_compress_struct::JFIF_major_versionjpeg_compress_struct::write_JFIF_headerjpeg_compress_struct::restart_in_rowsjpeg_compress_struct::restart_intervaljpeg_compress_struct::dct_methodjpeg_compress_struct::smoothing_factorjpeg_compress_struct::do_fancy_downsamplingjpeg_compress_struct::CCIR601_samplingjpeg_compress_struct::optimize_codingjpeg_compress_struct::arith_codejpeg_compress_struct::raw_data_injpeg_compress_struct::scan_infojpeg_compress_struct::num_scansjpeg_compress_struct::arith_ac_Kjpeg_compress_struct::arith_dc_Ujpeg_compress_struct::arith_dc_Ljpeg_compress_struct::ac_huff_tbl_ptrsjpeg_compress_struct::dc_huff_tbl_ptrsjpeg_compress_struct::q_scale_factorjpeg_compress_struct::quant_tbl_ptrsjpeg_compress_struct::comp_infojpeg_compress_struct::jpeg_color_spacejpeg_compress_struct::num_componentsjpeg_compress_struct::data_precisionjpeg_compress_struct::jpeg_heightjpeg_compress_struct::jpeg_widthjpeg_compress_struct::scale_denomjpeg_compress_struct::scale_numjpeg_compress_struct::input_gammajpeg_compress_struct::in_color_spacejpeg_compress_struct::input_componentsjpeg_compress_struct::image_heightjpeg_compress_struct::image_widthjpeg_compress_struct::destjpeg_compress_struct::global_statejpeg_compress_struct::is_decompressorjpeg_compress_struct::client_datajpeg_compress_struct::progressjpeg_compress_struct::memjpeg_compress_struct::errjpeg_destination_mgr::term_destinationjpeg_destination_mgr::empty_output_bufferjpeg_destination_mgr::init_destinationjpeg_destination_mgr::free_in_bufferjpeg_destination_mgr::next_output_bytejpeg_common_struct::global_statejpeg_common_struct::is_decompressorjpeg_common_struct::client_datajpeg_common_struct::progressjpeg_common_struct::memjpeg_common_struct::errjpeg_progress_mgr::total_passesjpeg_progress_mgr::completed_passesjpeg_progress_mgr::pass_limitjpeg_progress_mgr::pass_counterjpeg_progress_mgr::progress_monitorjpeg_memory_mgr::max_alloc_chunkjpeg_memory_mgr::max_memory_to_usejpeg_memory_mgr::self_destructjpeg_memory_mgr::free_pooljpeg_memory_mgr::access_virt_barrayjpeg_memory_mgr::access_virt_sarrayjpeg_memory_mgr::realize_virt_arraysjpeg_memory_mgr::request_virt_barrayjpeg_memory_mgr::request_virt_sarrayjpeg_memory_mgr::alloc_barrayjpeg_memory_mgr::alloc_sarrayjpeg_memory_mgr::alloc_largejpeg_memory_mgr::alloc_smalljpeg_error_mgr::last_addon_messagejpeg_error_mgr::first_addon_messagejpeg_error_mgr::addon_message_tablejpeg_error_mgr::last_jpeg_messagejpeg_error_mgr::jpeg_message_tablejpeg_error_mgr::num_warningsjpeg_error_mgr::trace_leveljpeg_error_mgr::msg_parmjpeg_error_mgr::msg_codejpeg_error_mgr::reset_error_mgrjpeg_error_mgr::format_messagejpeg_error_mgr::output_messagejpeg_error_mgr::emit_messagejpeg_error_mgr::error_exit(unnamed class/struct/union)::s(unnamed class/struct/union)::ijpeg_marker_struct::datajpeg_marker_struct::data_lengthjpeg_marker_struct::original_lengthjpeg_marker_struct::markerjpeg_marker_struct::next(unnamed class/struct/union)::Al(unnamed class/struct/union)::Ah(unnamed class/struct/union)::Se(unnamed class/struct/union)::Ss(unnamed class/struct/union)::component_index(unnamed class/struct/union)::comps_in_scan(unnamed class/struct/union)::dct_table(unnamed class/struct/union)::quant_table(unnamed class/struct/union)::last_row_height(unnamed class/struct/union)::last_col_width(unnamed class/struct/union)::MCU_sample_width(unnamed class/struct/union)::MCU_blocks(unnamed class/struct/union)::MCU_height(unnamed class/struct/union)::MCU_width(unnamed class/struct/union)::component_needed(unnamed class/struct/union)::downsampled_height(unnamed class/struct/union)::downsampled_width(unnamed class/struct/union)::DCT_v_scaled_size(unnamed class/struct/union)::DCT_h_scaled_size(unnamed class/struct/union)::height_in_blocks(unnamed class/struct/union)::width_in_blocks(unnamed class/struct/union)::ac_tbl_no(unnamed class/struct/union)::dc_tbl_no(unnamed class/struct/union)::quant_tbl_no(unnamed class/struct/union)::v_samp_factor(unnamed class/struct/union)::h_samp_factor(unnamed class/struct/union)::component_id(unnamed class/struct/union)::sent_table(unnamed class/struct/union)::huffval(unnamed class/struct/union)::bits(unnamed class/struct/union)::quantval(unnamed class/struct/union)::pub(unnamed class/struct/union)::dc_stats(unnamed class/struct/union)::ac_stats(unnamed class/struct/union)::fixed_bin(unnamed class/struct/union)::last_dc_val(unnamed class/struct/union)::dc_context(unnamed class/struct/union)::c(unnamed class/struct/union)::a(unnamed class/struct/union)::sc(unnamed class/struct/union)::zc(unnamed class/struct/union)::ct(unnamed class/struct/union)::buffer(unnamed class/struct/union)::restarts_to_go(unnamed class/struct/union)::next_restart_num(unnamed class/struct/union)::MCU_buffer(unnamed class/struct/union)::whole_image(unnamed class/struct/union)::MCU_rows_per_iMCU_row(unnamed class/struct/union)::iMCU_row_num(unnamed class/struct/union)::MCU_vert_offset(unnamed class/struct/union)::mcu_ctr(unnamed class/struct/union)::rgb_ycc_tab(unnamed class/struct/union)::divisors(unnamed class/struct/union)::float_divisors(unnamed class/struct/union)::do_dct(unnamed class/struct/union)::do_float_dct(unnamed class/struct/union)::dc_derived_tbls(unnamed class/struct/union)::ac_derived_tbls(unnamed class/struct/union)::dc_count_ptrs(unnamed class/struct/union)::ac_count_ptrs(unnamed class/struct/union)::bit_buffer(unnamed class/struct/union)::cinfo(unnamed class/struct/union)::gather_statistics(unnamed class/struct/union)::EOBRUN(unnamed class/struct/union)::BE(unnamed class/struct/union)::saved(unnamed class/struct/union)::put_buffer(unnamed class/struct/union)::put_bits(unnamed class/struct/union)::next_output_byte(unnamed class/struct/union)::free_in_buffer(unnamed class/struct/union)::cur(unnamed class/struct/union)::ehufco(unnamed class/struct/union)::ehufsi(unnamed class/struct/union)::cur_iMCU_row(unnamed class/struct/union)::rowgroup_ctr(unnamed class/struct/union)::suspended(unnamed class/struct/union)::pass_mode(unnamed class/struct/union)::last_restart_interval(unnamed class/struct/union)::pass_type(unnamed class/struct/union)::scan_number(unnamed class/struct/union)::pass_number(unnamed class/struct/union)::total_passes(unnamed class/struct/union)::color_buf(unnamed class/struct/union)::next_buf_stop(unnamed class/struct/union)::next_buf_row(unnamed class/struct/union)::rows_to_go(unnamed class/struct/union)::this_row_group(unnamed class/struct/union)::rowgroup_height(unnamed class/struct/union)::methods(unnamed class/struct/union)::h_expand(unnamed class/struct/union)::v_expand(unnamed class/struct/union)::dummy_buffer(unnamed class/struct/union)::outbuffer(unnamed class/struct/union)::outsize(unnamed class/struct/union)::newbuffer(unnamed class/struct/union)::bufsize(unnamed class/struct/union)::MCU_ctr(unnamed class/struct/union)::Cr_r_tab(unnamed class/struct/union)::Cb_b_tab(unnamed class/struct/union)::Cr_g_tab(unnamed class/struct/union)::Cb_g_tab(unnamed class/struct/union)::rgb_y_tab(unnamed class/struct/union)::cur_method(unnamed class/struct/union)::float_array(unnamed class/struct/union)::ifast_array(unnamed class/struct/union)::islow_array(unnamed class/struct/union)::derived_tbls(unnamed class/struct/union)::ac_derived_tbl(unnamed class/struct/union)::dc_cur_tbls(unnamed class/struct/union)::ac_cur_tbls(unnamed class/struct/union)::coef_limit(unnamed class/struct/union)::bitstate(unnamed class/struct/union)::bits_left(unnamed class/struct/union)::get_buffer(unnamed class/struct/union)::insufficient_data(unnamed class/struct/union)::next_input_byte(unnamed class/struct/union)::bytes_in_buffer(unnamed class/struct/union)::look_nbits(unnamed class/struct/union)::look_sym(unnamed class/struct/union)::maxcode(unnamed class/struct/union)::valoffset(unnamed class/struct/union)::inheaders(unnamed class/struct/union)::buffer_full(unnamed class/struct/union)::xbuffer(unnamed class/struct/union)::whichptr(unnamed class/struct/union)::iMCU_row_ctr(unnamed class/struct/union)::context_state(unnamed class/struct/union)::rowgroups_avail(unnamed class/struct/union)::process_COM(unnamed class/struct/union)::process_APPn(unnamed class/struct/union)::length_limit_COM(unnamed class/struct/union)::length_limit_APPn(unnamed class/struct/union)::cur_marker(unnamed class/struct/union)::bytes_read(unnamed class/struct/union)::quantizer_2pass(unnamed class/struct/union)::quantizer_1pass(unnamed class/struct/union)::using_merged_upsample(unnamed class/struct/union)::out_row_width(unnamed class/struct/union)::upmethod(unnamed class/struct/union)::spare_row(unnamed class/struct/union)::spare_full(unnamed class/struct/union)::strip_height(unnamed class/struct/union)::next_row(unnamed class/struct/union)::starting_row(unnamed class/struct/union)::next_row_outbacking_store_struct::close_backing_storebacking_store_struct::write_backing_storebacking_store_struct::read_backing_store(unnamed class/struct/union)::small_list(unnamed class/struct/union)::large_list(unnamed class/struct/union)::virt_sarray_list(unnamed class/struct/union)::virt_barray_list(unnamed class/struct/union)::total_space_allocatedjvirt_sarray_control::b_s_openjvirt_sarray_control::b_s_infojvirt_sarray_control::nextjvirt_barray_control::b_s_openjvirt_barray_control::b_s_infojvirt_barray_control::nextlarge_pool_struct::hdr(unnamed class/struct/union)::next(unnamed class/struct/union)::bytes_used(unnamed class/struct/union)::bytes_leftsmall_pool_struct::hdrjvirt_barray_control::rows_in_arrayjvirt_barray_control::maxaccessjvirt_barray_control::mem_bufferjvirt_barray_control::cur_start_rowjvirt_barray_control::rows_in_memjvirt_barray_control::dirtyjvirt_barray_control::first_undef_rowjvirt_barray_control::pre_zerojvirt_barray_control::blocksperrowjvirt_sarray_control::rows_in_arrayjvirt_sarray_control::maxaccessjvirt_sarray_control::mem_bufferjvirt_sarray_control::cur_start_rowjvirt_sarray_control::rows_in_memjvirt_sarray_control::dirtyjvirt_sarray_control::first_undef_rowjvirt_sarray_control::pre_zerojvirt_sarray_control::samplesperrowjvirt_barray_control::rowsperchunkjvirt_sarray_control::rowsperchunk(unnamed class/struct/union)::last_rowsperchunklarge_pool_struct::dummysmall_pool_struct::dummy(unnamed class/struct/union)::fserrors(unnamed class/struct/union)::odither(unnamed class/struct/union)::sv_colormap(unnamed class/struct/union)::sv_actual(unnamed class/struct/union)::row_index(unnamed class/struct/union)::is_padded(unnamed class/struct/union)::on_odd_row(unnamed class/struct/union)::colorindex(unnamed class/struct/union)::Ncolors(unnamed class/struct/union)::error_limiter(unnamed class/struct/union)::histogram(unnamed class/struct/union)::needs_zeroed(unnamed class/struct/union)::desired(unnamed class/struct/union)::c0min(unnamed class/struct/union)::c0max(unnamed class/struct/union)::c1min(unnamed class/struct/union)::c1max(unnamed class/struct/union)::c2min(unnamed class/struct/union)::c2max(unnamed class/struct/union)::volume(unnamed class/struct/union)::colorcountip_globals::current_iphdr_destip_globals::current_iphdr_srcip_globals::current_ip_header_tot_lenip_globals::current_ip4_headerip_globals::current_input_netifip_globals::current_netifip_pcb::ttlip_pcb::tosip_pcb::so_optionsip_pcb::netif_idxip_pcb::remote_ipip_pcb::local_ipudp_pcb::recv_argudp_pcb::recvudp_pcb::remote_portudp_pcb::local_portudp_pcb::flagsudp_pcb::nextudp_pcb::ttludp_pcb::tosudp_pcb::so_optionsudp_pcb::netif_idxudp_pcb::remote_ipudp_pcb::local_iptcp_ext_arg_callbacks::passive_opentcp_ext_arg_callbacks::destroytcp_pcb::keep_cnt_senttcp_pcb::persist_probetcp_pcb::persist_backofftcp_pcb::persist_cnttcp_pcb::keep_idletcp_pcb::errftcp_pcb::polltcp_pcb::connectedtcp_pcb::recvtcp_pcb::senttcp_pcb::listenertcp_pcb::refused_datatcp_pcb::unackedtcp_pcb::unsenttcp_pcb::bytes_ackedtcp_pcb::unsent_oversizetcp_pcb::snd_queuelentcp_pcb::snd_buftcp_pcb::snd_wnd_maxtcp_pcb::snd_wndtcp_pcb::snd_lbbtcp_pcb::snd_wl2tcp_pcb::snd_wl1tcp_pcb::snd_nxttcp_pcb::rto_endtcp_pcb::ssthreshtcp_pcb::cwndtcp_pcb::lastacktcp_pcb::dupackstcp_pcb::nrtxtcp_pcb::rtotcp_pcb::svtcp_pcb::satcp_pcb::rtseqtcp_pcb::rttesttcp_pcb::msstcp_pcb::rtimetcp_pcb::rcv_ann_right_edgetcp_pcb::rcv_ann_wndtcp_pcb::rcv_wndtcp_pcb::rcv_nxttcp_pcb::tmrtcp_pcb::last_timertcp_pcb::pollintervaltcp_pcb::polltmrtcp_pcb::flagstcp_pcb::remote_porttcp_pcb::local_porttcp_pcb::priotcp_pcb::statetcp_pcb::callback_argtcp_pcb::nexttcp_pcb::ttltcp_pcb::tostcp_pcb::so_optionstcp_pcb::netif_idxtcp_pcb::remote_iptcp_pcb::local_iptcp_pcb_listen::accepttcp_pcb_listen::local_porttcp_pcb_listen::priotcp_pcb_listen::statetcp_pcb_listen::callback_argtcp_pcb_listen::nexttcp_pcb_listen::ttltcp_pcb_listen::tostcp_pcb_listen::so_optionstcp_pcb_listen::netif_idxtcp_pcb_listen::remote_iptcp_pcb_listen::local_ipnetconn::pending_errapi_msg::connapi_msg::msg(unnamed class/struct/union)::sd(unnamed class/struct/union)::shut(unnamed class/struct/union)::polls_leftnetconn::typenetconn::flagsnetvector::len(unnamed class/struct/union)::vector(unnamed class/struct/union)::vector_cnt(unnamed class/struct/union)::vector_off(unnamed class/struct/union)::apiflags(unnamed class/struct/union)::len(unnamed class/struct/union)::offsetnetvector::ptrnetbuf::addrip4_addr::addrnetbuf::portnetbuf::pnetbuf::ptrnetconn::recvmboxpbuf::tot_lennetconn::callbacknetconn::pcb(unnamed class/struct/union)::ip(unnamed class/struct/union)::rnetconn::acceptmbox(unnamed class/struct/union)::bc(unnamed class/struct/union)::ipaddr(unnamed class/struct/union)::port(unnamed class/struct/union)::if_idx(unnamed class/struct/union)::ad(unnamed class/struct/union)::local(unnamed class/struct/union)::n(unnamed class/struct/union)::proto(unnamed class/struct/union)::tcpnetconn::op_completedapi_msg::errnetconn::statenetconn::current_msg(unnamed class/struct/union)::udpnetconn::socketpbuf::nextpbuf::payloadpbuf::lenpbuf_rom::payloadlwip_select_cb::semlwip_select_cb::sem_signalledlwip_select_cb::poll_nfdslwip_select_cb::poll_fdslwip_select_cb::exceptsetlwip_select_cb::writesetlwip_select_cb::readsetlwip_select_cb::prevlwip_select_cb::nextlwip_sock::select_waitinglwip_sock::erreventlwip_sock::sendeventlwip_sock::rcveventlwip_sock::lastdatalwip_sock::connlwip_sock_lastdata::pbuflwip_sock_lastdata::netbuf(unnamed class/struct/union)::rawifreq::ifr_namesockaddr_in::sin_lensockaddr_in::sin_familysockaddr_in::sin_portsockaddr_in::sin_addrin_addr::s_addrsockaddr_in::sin_zerosockaddr_aligned::sasockaddr::sa_lenfd_set::__fds_bitspollfd::fdpollfd::eventspollfd::reventstimeval::tv_sectimeval::tv_usecmsghdr::msg_namemsghdr::msg_namelenmsghdr::msg_iovmsghdr::msg_iovlenmsghdr::msg_controlmsghdr::msg_controllenmsghdr::msg_flagssockaddr::sa_familyiovec::iov_leniovec::iov_basesockaddr_aligned::sintcpip_msg::typetcpip_msg::msg(unnamed class/struct/union)::cb(unnamed class/struct/union)::function(unnamed class/struct/union)::ctxnetif::flags(unnamed class/struct/union)::inp(unnamed class/struct/union)::netif(unnamed class/struct/union)::input_fn(unnamed class/struct/union)::__value(unnamed class/struct/union)::__count(unnamed class/struct/union)::__wchb(unnamed class/struct/union)::__wch(unnamed class/struct/union)::rem(unnamed class/struct/union)::quottimespec::tv_nsectimespec::tv_secitimerspec::it_valueitimerspec::it_intervalsched_param::sched_priority(unnamed class/struct/union)::init_executed(unnamed class/struct/union)::is_initialized(unnamed class/struct/union)::clock(unnamed class/struct/union)::recursive(unnamed class/struct/union)::detachstate(unnamed class/struct/union)::schedparam(unnamed class/struct/union)::schedpolicy(unnamed class/struct/union)::inheritsched(unnamed class/struct/union)::contentionscope(unnamed class/struct/union)::stacksize(unnamed class/struct/union)::stackaddrtm::tm_isdsttm::tm_ydaytm::tm_wdaytm::tm_yeartm::tm_montm::tm_mdaytm::tm_hourtm::tm_mintm::tm_secbintime::secbintime::fracitimerval::it_valueitimerval::it_intervaltimezone::tz_dsttimetimezone::tz_minuteswestfsdata_file::flagsfsdata_file::lenfsdata_file::datafsdata_file::namefsdata_file::nextfs_file::flagsfs_file::pextensionfs_file::indexfs_file::lenfs_file::datapbuf_custom::custom_free_functionpbuf_custom::pbufpbuf_rom::nextpbuf::if_idxpbuf::refpbuf::flagspbuf::type_internalmemp_desc::tabmemp_desc::basememp_desc::nummemp_desc::sizememp::next(unnamed class/struct/union)::ipv6_addr_state_changed(unnamed class/struct/union)::ipv6_set(unnamed class/struct/union)::ipv4_changed(unnamed class/struct/union)::status_changed(unnamed class/struct/union)::link_changedipv6_addr_state_changed_s::addressipv6_addr_state_changed_s::old_stateipv6_addr_state_changed_s::addr_indexipv6_set_s::old_addressipv6_set_s::addr_indexipv4_changed_s::old_gwipv4_changed_s::old_netmaskipv4_changed_s::old_addressstatus_changed_s::statelink_changed_s::statenetif::rs_countnetif::numnetif::namenetif::hwaddr_lennetif::hwaddrnetif::mtunetif::statenetif::link_callbacknetif::linkoutputnetif::outputnetif::inputnetif::gwnetif::netmasknetif::ip_addrnetif::nextip_hdr::destip_hdr::srcip_hdr::_chksumip_hdr::_protoip_hdr::_ttlip_hdr::_offsetip_hdr::_idip_hdr::_lenip_hdr::_tosip_hdr::_v_hlip4_addr_packed::addricmp_echo_hdr::seqnoicmp_echo_hdr::idicmp_echo_hdr::chksumicmp_echo_hdr::codeicmp_echo_hdr::typehttp_state::pcbhttp_state::handlehttp_state::reqhttp_state::retrieshttp_state::filehttp_state::left(unnamed class/struct/union)::namehttp_state::file_handle(unnamed class/struct/union)::shtmlin6_addr::un(unnamed class/struct/union)::u8_addr(unnamed class/struct/union)::u32_addrin_pktinfo::ipi_addrin_pktinfo::ipi_ifindexlinger::l_lingerlinger::l_onoffcmsghdr::cmsg_typecmsghdr::cmsg_levelcmsghdr::cmsg_lensockaddr_storage::s2_data2sockaddr_storage::s2_data1sockaddr_storage::ss_familysockaddr_storage::s2_lensockaddr::sa_datasys_timeo::argsys_timeo::hsys_timeo::timesys_timeo::nextlwip_cyclic_timer::handlerlwip_cyclic_timer::interval_mspacked_struct_test::dummy2packed_struct_test::dummy1etharp_hdr::opcodeetharp_hdr::shwaddretharp_hdr::dhwaddretharp_hdr::sipaddretharp_hdr::dipaddretharp_hdr::hwtypeetharp_hdr::protoetharp_hdr::hwlenetharp_hdr::protolenetharp_entry::stateetharp_entry::netifetharp_entry::ethaddretharp_entry::qeth_addr::addretharp_entry::ipaddretharp_entry::ctimepbuf_custom_ref::originalpbuf_custom_ref::pcip_reassdata::timerip_reassdata::flagsip_reassdata::datagram_lenip_reassdata::iphdrip_reassdata::pip_reassdata::nextudp_hdr::chksumudp_hdr::lenudp_hdr::destudp_hdr::srctcp_hdr::urgptcp_hdr::chksumtcp_hdr::wndtcp_hdr::_hdrlen_rsvd_flagstcp_hdr::acknotcp_hdr::seqnotcp_hdr::desttcp_hdr::srctcp_listen_pcbs_t::pcbstcp_listen_pcbs_t::listen_pcbstcp_seg::tcphdrtcp_seg::flagstcp_seg::lentcp_seg::ptcp_seg::nextip_reass_helper::next_pbufip_reass_helper::startip_reass_helper::endmem::usedmem::nextmem::prevtcpip_api_call_data::dummyicmp6_echo_hdr::seqnoicmp6_echo_hdr::idicmp6_echo_hdr::chksumicmp6_echo_hdr::codeicmp6_echo_hdr::typeicmp6_hdr::dataicmp6_hdr::chksumicmp6_hdr::codeicmp6_hdr::typeeth_vlan_hdr::tpideth_vlan_hdr::prio_videth_hdr::typeeth_hdr::srceth_hdr::destip4_addr_wordaligned::addrwHeapRegion::xSizeInBytesHeapRegion::pucStartAddressxSTATIC_STREAM_BUFFER::uxDummy4xSTATIC_STREAM_BUFFER::ucDummy3xSTATIC_STREAM_BUFFER::pvDummy2xSTATIC_STREAM_BUFFER::uxDummy1xSTATIC_TIMER::ucDummy8xSTATIC_TIMER::uxDummy7xSTATIC_TIMER::pvDummy6xSTATIC_TIMER::pvDummy5xSTATIC_TIMER::xDummy3xSTATIC_TIMER::xDummy2xSTATIC_TIMER::pvDummy1xSTATIC_EVENT_GROUP::uxDummy3xSTATIC_EVENT_GROUP::xDummy2xSTATIC_EVENT_GROUP::xDummy1xSTATIC_QUEUE::ucDummy9xSTATIC_QUEUE::uxDummy8xSTATIC_QUEUE::ucDummy5xSTATIC_QUEUE::uxDummy4xSTATIC_QUEUE::xDummy3xSTATIC_QUEUE::uxSTATIC_QUEUE::pvDummy1(unnamed class/struct/union)::uxDummy2(unnamed class/struct/union)::pvDummy2xSTATIC_TCB::ucDummy19xSTATIC_TCB::ulDummy18xSTATIC_TCB::uxDummy12xSTATIC_TCB::uxDummy10xSTATIC_TCB::ucDummy7xSTATIC_TCB::pxDummy6xSTATIC_TCB::uxDummy5xSTATIC_TCB::xDummy3xSTATIC_TCB::pxDummy1xSTATIC_LIST::xDummy4xSTATIC_LIST::pvDummy3xSTATIC_LIST::uxDummy2xSTATIC_MINI_LIST_ITEM::pvDummy3xSTATIC_MINI_LIST_ITEM::xDummy2xSTATIC_LIST_ITEM::pvDummy3xSTATIC_LIST_ITEM::xDummy2stat::st_spare4stat::st_blocksstat::st_blksizestat::st_ctimstat::st_mtimstat::st_atimstat::st_sizestat::st_rdevstat::st_gidstat::st_uidstat::st_nlinkstat::st_modestat::st_inostat::st_deveflock::l_rsyseflock::l_rpideflock::l_xxxeflock::l_pideflock::l_leneflock::l_starteflock::l_whenceeflock::l_typeflock::l_xxxflock::l_pidflock::l_lenflock::l_startflock::l_whenceflock::l_typetms::tms_cstimetms::tms_cutimetms::tms_stimetms::tms_utime(unnamed class/struct/union)::buff(unnamed class/struct/union)::pbuf_customrtp_hdr_t::ssrcrtp_hdr_t::tsrtp_hdr_t::seqrtp_hdr_t::ptrtp_hdr_t::version(unnamed class/struct/union)::sock_id(unnamed class/struct/union)::rtp_send_packet(unnamed class/struct/union)::rtp_data(unnamed class/struct/union)::net_dest(unnamed class/struct/union)::rtsp_req_header(unnamed class/struct/union)::rtsp_transp_type(unnamed class/struct/union)::rtsp_seq(unnamed class/struct/union)::rtsp_resp(unnamed class/struct/union)::conn_sock_id(unnamed class/struct/union)::Session_State_LCD_LOG_line::color_LCD_LOG_line::line& ...- ...~ ...! ...* ...++ ...-- ...... >= ...... & ...... == ...... < ...... | ...... != ...... && ...... + ...... <= ...... > ...... || ...... >> ...... << ...... - ...... / ...... * ...... &= ...... |= ...... += ...... -= ...... %= ...type mentioninitializer for readvalinitializer for statusinitializer for bcrvalueinitializer for regvalueinitializer for addrinitializer for tmpinitializer for idxinitializer for modeinitializer for valueinitializer for retinitializer for tmp1initializer for tmp2initializer for tmp3initializer for error_codeinitializer for mfxstm32l152initializer for mfxstm32l152_idd_drvinitializer for mfxstm32l152_io_drvinitializer for mfxstm32l152_ts_drvinitializer for pDatainitializer for ShortRegData51initializer for ShortRegData50initializer for ShortRegData49initializer for ShortRegData48initializer for ShortRegData47initializer for ShortRegData46initializer for ShortRegData45initializer for ShortRegData44initializer for ShortRegData43initializer for ShortRegData42initializer for ShortRegData41initializer for ShortRegData40initializer for ShortRegData39initializer for ShortRegData38initializer for ShortRegData37initializer for ShortRegData36initializer for ShortRegData35initializer for ShortRegData34initializer for ShortRegData33initializer for ShortRegData32initializer for ShortRegData31initializer for ShortRegData30initializer for ShortRegData29initializer for ShortRegData28initializer for ShortRegData27initializer for ShortRegData26initializer for ShortRegData25initializer for ShortRegData24initializer for ShortRegData23initializer for ShortRegData22initializer for ShortRegData21initializer for ShortRegData20initializer for ShortRegData19initializer for ShortRegData18initializer for ShortRegData17initializer for ShortRegData16initializer for ShortRegData15initializer for ShortRegData14initializer for ShortRegData13initializer for ShortRegData12initializer for ShortRegData11initializer for ShortRegData10initializer for ShortRegData9initializer for ShortRegData8initializer for ShortRegData7initializer for ShortRegData6initializer for ShortRegData5initializer for ShortRegData4initializer for ShortRegData3initializer for ShortRegData2initializer for ShortRegData1initializer for lcdRegData28initializer for lcdRegData27initializer for lcdRegData25initializer for lcdRegData24initializer for lcdRegData23initializer for lcdRegData22initializer for lcdRegData21initializer for lcdRegData20initializer for lcdRegData19initializer for lcdRegData18initializer for lcdRegData17initializer for lcdRegData16initializer for lcdRegData15initializer for lcdRegData14initializer for lcdRegData13initializer for lcdRegData12initializer for lcdRegData11initializer for lcdRegData10initializer for lcdRegData9initializer for lcdRegData8initializer for lcdRegData7initializer for lcdRegData6initializer for lcdRegData5initializer for lcdRegData4initializer for lcdRegData3initializer for lcdRegData2initializer for lcdRegData1initializer for stmpe811initializer for stmpe811_io_drvinitializer for stmpe811_ts_drvinitializer for COM1initializer for COM2initializer for JOY_NONEinitializer for JOY_SELinitializer for JOY_DOWNinitializer for JOY_LEFTinitializer for JOY_RIGHTinitializer for JOY_UPinitializer for JOY_MODE_GPIOinitializer for JOY_MODE_EXTIinitializer for BUTTON_MODE_GPIOinitializer for BUTTON_MODE_EXTIinitializer for BUTTON_WAKEUPinitializer for BUTTON_TAMPERinitializer for BUTTON_KEYinitializer for LED1initializer for LED_GREENinitializer for LED2initializer for LED_ORANGEinitializer for LED3initializer for LED_REDinitializer for LED4initializer for LED_BLUEinitializer for IO_MODE_INPUTinitializer for IO_MODE_OUTPUTinitializer for IO_MODE_IT_RISING_EDGEinitializer for IO_MODE_IT_FALLING_EDGEinitializer for IO_MODE_IT_LOW_LEVELinitializer for IO_MODE_IT_HIGH_LEVELinitializer for IO_MODE_ANALOGinitializer for IO_MODE_OFFinitializer for IO_MODE_INPUT_PUinitializer for IO_MODE_INPUT_PDinitializer for IO_MODE_OUTPUT_ODinitializer for IO_MODE_OUTPUT_OD_PUinitializer for IO_MODE_OUTPUT_OD_PDinitializer for IO_MODE_OUTPUT_PPinitializer for IO_MODE_OUTPUT_PP_PUinitializer for IO_MODE_OUTPUT_PP_PDinitializer for IO_MODE_IT_RISING_EDGE_PUinitializer for IO_MODE_IT_RISING_EDGE_PDinitializer for IO_MODE_IT_FALLING_EDGE_PUinitializer for IO_MODE_IT_FALLING_EDGE_PDinitializer for IO_MODE_IT_LOW_LEVEL_PUinitializer for IO_MODE_IT_LOW_LEVEL_PDinitializer for IO_MODE_IT_HIGH_LEVEL_PUinitializer for IO_MODE_IT_HIGH_LEVEL_PDinitializer for IO_PIN_RESETinitializer for IO_PIN_SETinitializer for IO_OKinitializer for IO_ERRORinitializer for IO_TIMEOUTinitializer for BSP_IO_PIN_RESETinitializer for BSP_IO_PIN_SETinitializer for read_valueinitializer for mfx_io_it_enabledinitializer for Valueinitializer for pin_statusinitializer for COM_RX_AFinitializer for COM_TX_AFinitializer for COM_RX_PINinitializer for COM_TX_PINinitializer for COM_RX_PORTinitializer for COM_TX_PORTinitializer for COM_USARTinitializer for BUTTON_IRQninitializer for BUTTON_PINinitializer for BUTTON_PORTinitializer for GPIO_PINinitializer for GPIO_PORTinitializer for IoDrvinitializer for HAL_UNLOCKEDinitializer for HAL_LOCKEDinitializer for HAL_OKinitializer for HAL_ERRORinitializer for HAL_BUSYinitializer for HAL_TIMEOUTinitializer for LCD_ORIENTATION_PORTRAITinitializer for LCD_ORIENTATION_LANDSCAPEinitializer for LCD_ORIENTATION_INVALIDinitializer for CENTER_MODEinitializer for RIGHT_MODEinitializer for LEFT_MODEinitializer for Font24initializer for Font24_Tableinitializer for Font20initializer for Font20_Tableinitializer for Font16initializer for Font16_Tableinitializer for Font12initializer for Font12_Tableinitializer for Font8initializer for Font8_Tableinitializer for deltaxinitializer for deltayinitializer for xinitializer for yinitializer for xinc1initializer for xinc2initializer for yinc1initializer for yinc2initializer for deninitializer for numinitializer for numaddinitializer for numpixelsinitializer for curpixelinitializer for iinitializer for jinitializer for errinitializer for Kinitializer for rad1initializer for rad2initializer for Xinitializer for Yinitializer for X2initializer for Y2initializer for X_centerinitializer for Y_centerinitializer for X_firstinitializer for Y_firstinitializer for pixelXinitializer for pixelYinitializer for counterinitializer for IMAGE_LEFTinitializer for IMAGE_RIGHTinitializer for IMAGE_TOPinitializer for IMAGE_BOTTOMinitializer for Xaddressinitializer for indexinitializer for widthinitializer for heightinitializer for bit_pixelinitializer for InputColorModeinitializer for refcolumninitializer for sizeinitializer for xsizeinitializer for ptrinitializer for color_backupinitializer for LcdClockinitializer for read_idinitializer for laneByteClk_kHzinitializer for ActiveLayerinitializer for lcd_y_sizeinitializer for lcd_x_sizeinitializer for sd_stateinitializer for UseExtiModeDetectioninitializer for tmpmrdinitializer for sdramstatusinitializer for sram_statusinitializer for pTableinitializer for rowWordSizeinitializer for chinitializer for op_sizeinitializer for op_addrinitializer for linesizeinitializer for vectorsinitializer for PriorityGroupTmpinitializer for NonMaskableInt_IRQninitializer for MemoryManagement_IRQninitializer for BusFault_IRQninitializer for UsageFault_IRQninitializer for SVCall_IRQninitializer for DebugMonitor_IRQninitializer for PendSV_IRQninitializer for SysTick_IRQninitializer for WWDG_IRQninitializer for PVD_IRQninitializer for TAMP_STAMP_IRQninitializer for RTC_WKUP_IRQninitializer for FLASH_IRQninitializer for RCC_IRQninitializer for EXTI0_IRQninitializer for EXTI1_IRQninitializer for EXTI2_IRQninitializer for EXTI3_IRQninitializer for EXTI4_IRQninitializer for DMA1_Stream0_IRQninitializer for DMA1_Stream1_IRQninitializer for DMA1_Stream2_IRQninitializer for DMA1_Stream3_IRQninitializer for DMA1_Stream4_IRQninitializer for DMA1_Stream5_IRQninitializer for DMA1_Stream6_IRQninitializer for ADC_IRQninitializer for CAN1_TX_IRQninitializer for CAN1_RX0_IRQninitializer for CAN1_RX1_IRQninitializer for CAN1_SCE_IRQninitializer for EXTI9_5_IRQninitializer for TIM1_BRK_TIM9_IRQninitializer for TIM1_UP_TIM10_IRQninitializer for TIM1_TRG_COM_TIM11_IRQninitializer for TIM1_CC_IRQninitializer for TIM2_IRQninitializer for TIM3_IRQninitializer for TIM4_IRQninitializer for I2C1_EV_IRQninitializer for I2C1_ER_IRQninitializer for I2C2_EV_IRQninitializer for I2C2_ER_IRQninitializer for SPI1_IRQninitializer for SPI2_IRQninitializer for USART1_IRQninitializer for USART2_IRQninitializer for USART3_IRQninitializer for EXTI15_10_IRQninitializer for RTC_Alarm_IRQninitializer for OTG_FS_WKUP_IRQninitializer for TIM8_BRK_TIM12_IRQninitializer for TIM8_UP_TIM13_IRQninitializer for TIM8_TRG_COM_TIM14_IRQninitializer for TIM8_CC_IRQninitializer for DMA1_Stream7_IRQninitializer for FMC_IRQninitializer for SDMMC1_IRQninitializer for TIM5_IRQninitializer for SPI3_IRQninitializer for UART4_IRQninitializer for UART5_IRQninitializer for TIM6_DAC_IRQninitializer for TIM7_IRQninitializer for DMA2_Stream0_IRQninitializer for DMA2_Stream1_IRQninitializer for DMA2_Stream2_IRQninitializer for DMA2_Stream3_IRQninitializer for DMA2_Stream4_IRQninitializer for ETH_IRQninitializer for ETH_WKUP_IRQninitializer for CAN2_TX_IRQninitializer for CAN2_RX0_IRQninitializer for CAN2_RX1_IRQninitializer for CAN2_SCE_IRQninitializer for OTG_FS_IRQninitializer for DMA2_Stream5_IRQninitializer for DMA2_Stream6_IRQninitializer for DMA2_Stream7_IRQninitializer for USART6_IRQninitializer for I2C3_EV_IRQninitializer for I2C3_ER_IRQninitializer for OTG_HS_EP1_OUT_IRQninitializer for OTG_HS_EP1_IN_IRQninitializer for OTG_HS_WKUP_IRQninitializer for OTG_HS_IRQninitializer for DCMI_IRQninitializer for RNG_IRQninitializer for FPU_IRQninitializer for UART7_IRQninitializer for UART8_IRQninitializer for SPI4_IRQninitializer for SPI5_IRQninitializer for SPI6_IRQninitializer for SAI1_IRQninitializer for LTDC_IRQninitializer for LTDC_ER_IRQninitializer for DMA2D_IRQninitializer for SAI2_IRQninitializer for QUADSPI_IRQninitializer for LPTIM1_IRQninitializer for CEC_IRQninitializer for I2C4_EV_IRQninitializer for I2C4_ER_IRQninitializer for SPDIF_RX_IRQninitializer for DSI_IRQninitializer for DFSDM1_FLT0_IRQninitializer for DFSDM1_FLT1_IRQninitializer for DFSDM1_FLT2_IRQninitializer for DFSDM1_FLT3_IRQninitializer for SDMMC2_IRQninitializer for CAN3_TX_IRQninitializer for CAN3_RX0_IRQninitializer for CAN3_RX1_IRQninitializer for CAN3_SCE_IRQninitializer for JPEG_IRQninitializer for MDIOS_IRQninitializer for SUCCESSinitializer for ERRORinitializer for DISABLEinitializer for ENABLEinitializer for RESETinitializer for SETinitializer for GPIO_PIN_RESETinitializer for GPIO_PIN_SETinitializer for MEMORY0initializer for MEMORY1initializer for HAL_DMA_XFER_CPLT_CB_IDinitializer for HAL_DMA_XFER_HALFCPLT_CB_IDinitializer for HAL_DMA_XFER_M1CPLT_CB_IDinitializer for HAL_DMA_XFER_M1HALFCPLT_CB_IDinitializer for HAL_DMA_XFER_ERROR_CB_IDinitializer for HAL_DMA_XFER_ABORT_CB_IDcall to DSI_IO_WriteCmdcall to MFX_IO_ReadMultiplecall to MFX_IO_Readcall to MFX_IO_Writecall to MFX_IO_Delaycall to MFX_IO_Wakeupcall to MFX_IO_EnableWakeupPincall to MFX_IO_ITConfigcall to MFX_IO_DeInitcall to MFX_IO_Initcall to mfxstm32l152_IO_DisablePinITcall to mfxstm32l152_IO_EnablePinITcall to mfxstm32l152_IO_SetIrqEvtModecall to mfxstm32l152_IO_SetIrqTypeModecall to mfxstm32l152_IO_InitPincall to mfxstm32l152_IO_ClearITcall to mfxstm32l152_IO_EnableITcall to mfxstm32l152_SetIrqOutPinTypecall to mfxstm32l152_SetIrqOutPinPolaritycall to mfxstm32l152_ClearGlobalITcall to mfxstm32l152_GlobalITStatuscall to mfxstm32l152_DisableITSourcecall to mfxstm32l152_EnableITSourcecall to mfxstm32l152_reg24_setPinValuecall to mfxstm32l152_ReleaseInstancecall to mfxstm32l152_GetInstancecall to DSI_IO_ReadCmdcall to OTM8009A_IO_Delaycall to IOE_ReadMultiplecall to IOE_Readcall to IOE_Writecall to IOE_Delaycall to IOE_ITConfigcall to IOE_Initcall to stmpe811_IO_EnablePinITcall to stmpe811_IO_EnableITcall to stmpe811_IO_SetEdgeModecall to stmpe811_IO_DisableAFcall to stmpe811_IO_EnableAFcall to stmpe811_IO_InitPincall to stmpe811_ClearGlobalITcall to stmpe811_ReadGITStatuscall to stmpe811_SetITTypecall to stmpe811_SetITPolaritycall to stmpe811_DisableITSourcecall to stmpe811_EnableITSourcecall to stmpe811_DisableGlobalITcall to stmpe811_EnableGlobalITcall to stmpe811_Resetcall to stmpe811_GetInstancecall to HAL_Delaycall to I2Cx_WriteMultiplecall to I2Cx_ReadMultiplecall to I2Cx_Readcall to I2Cx_Writecall to I2Cx_Initcall to I2Cx_IsDeviceReadycall to HAL_GPIO_Initcall to HAL_NVIC_SetPrioritycall to HAL_NVIC_EnableIRQcall to HAL_I2C_DeInitcall to HAL_I2C_IsDeviceReadycall to HAL_I2C_Mem_Writeinitializer for HAL_DMA_XFER_ALL_CB_IDinitializer for HAL_DMA_FULL_TRANSFERinitializer for HAL_DMA_HALF_TRANSFERinitializer for HAL_DMA_STATE_RESETinitializer for HAL_DMA_STATE_READYinitializer for HAL_DMA_STATE_BUSYinitializer for HAL_DMA_STATE_TIMEOUTinitializer for HAL_DMA_STATE_ERRORinitializer for HAL_DMA_STATE_ABORTinitializer for HAL_DMA2D_STATE_RESETinitializer for HAL_DMA2D_STATE_READYinitializer for HAL_DMA2D_STATE_BUSYinitializer for HAL_DMA2D_STATE_TIMEOUTinitializer for HAL_DMA2D_STATE_ERRORinitializer for HAL_DMA2D_STATE_SUSPENDinitializer for HAL_DCMI_STATE_RESETinitializer for HAL_DCMI_STATE_READYinitializer for HAL_DCMI_STATE_BUSYinitializer for HAL_DCMI_STATE_TIMEOUTinitializer for HAL_DCMI_STATE_ERRORinitializer for HAL_DCMI_STATE_SUSPENDEDinitializer for HAL_ETH_MII_MODEinitializer for HAL_ETH_RMII_MODEinitializer for FLASH_PROC_NONEinitializer for FLASH_PROC_SECTERASEinitializer for FLASH_PROC_MASSERASEinitializer for FLASH_PROC_PROGRAMinitializer for HAL_SRAM_STATE_RESETinitializer for HAL_SRAM_STATE_READYinitializer for HAL_SRAM_STATE_BUSYinitializer for HAL_SRAM_STATE_ERRORinitializer for HAL_SRAM_STATE_PROTECTEDinitializer for HAL_NOR_STATUS_SUCCESSinitializer for HAL_NOR_STATUS_ONGOINGinitializer for HAL_NOR_STATUS_ERRORinitializer for HAL_NOR_STATUS_TIMEOUTinitializer for HAL_NOR_STATE_RESETinitializer for HAL_NOR_STATE_READYinitializer for HAL_NOR_STATE_BUSYinitializer for HAL_NOR_STATE_ERRORinitializer for HAL_NOR_STATE_PROTECTEDinitializer for HAL_SDRAM_STATE_RESETinitializer for HAL_SDRAM_STATE_READYinitializer for HAL_SDRAM_STATE_BUSYinitializer for HAL_SDRAM_STATE_ERRORinitializer for HAL_SDRAM_STATE_WRITE_PROTECTEDinitializer for HAL_SDRAM_STATE_PRECHARGEDinitializer for HAL_I2C_MODE_NONEinitializer for HAL_I2C_MODE_MASTERinitializer for HAL_I2C_MODE_SLAVEinitializer for HAL_I2C_MODE_MEMinitializer for HAL_I2C_STATE_RESETinitializer for HAL_I2C_STATE_READYinitializer for HAL_I2C_STATE_BUSYinitializer for HAL_I2C_STATE_BUSY_TXinitializer for HAL_I2C_STATE_BUSY_RXinitializer for HAL_I2C_STATE_LISTENinitializer for HAL_I2C_STATE_BUSY_TX_LISTENinitializer for HAL_I2C_STATE_BUSY_RX_LISTENinitializer for HAL_I2C_STATE_ABORTinitializer for HAL_DSI_STATE_RESETinitializer for HAL_DSI_STATE_READYinitializer for HAL_DSI_STATE_ERRORinitializer for HAL_DSI_STATE_BUSYinitializer for HAL_DSI_STATE_TIMEOUTinitializer for HAL_LTDC_STATE_RESETinitializer for HAL_LTDC_STATE_READYinitializer for HAL_LTDC_STATE_BUSYinitializer for HAL_LTDC_STATE_TIMEOUTinitializer for HAL_LTDC_STATE_ERRORinitializer for HAL_SAI_STATE_RESETinitializer for HAL_SAI_STATE_READYinitializer for HAL_SAI_STATE_BUSYinitializer for HAL_SAI_STATE_BUSY_TXinitializer for HAL_SAI_STATE_BUSY_RXinitializer for HAL_SD_STATE_RESETinitializer for HAL_SD_STATE_READYinitializer for HAL_SD_STATE_TIMEOUTinitializer for HAL_SD_STATE_BUSYinitializer for HAL_SD_STATE_PROGRAMMINGinitializer for HAL_SD_STATE_RECEIVINGinitializer for HAL_SD_STATE_TRANSFERinitializer for HAL_SD_STATE_ERRORinitializer for HAL_TIM_ACTIVE_CHANNEL_1initializer for HAL_TIM_ACTIVE_CHANNEL_2initializer for HAL_TIM_ACTIVE_CHANNEL_3initializer for HAL_TIM_ACTIVE_CHANNEL_4initializer for HAL_TIM_ACTIVE_CHANNEL_5initializer for HAL_TIM_ACTIVE_CHANNEL_6initializer for HAL_TIM_ACTIVE_CHANNEL_CLEAREDinitializer for HAL_DMA_BURST_STATE_RESETinitializer for HAL_DMA_BURST_STATE_READYinitializer for HAL_DMA_BURST_STATE_BUSYinitializer for HAL_TIM_CHANNEL_STATE_RESETinitializer for HAL_TIM_CHANNEL_STATE_READYinitializer for HAL_TIM_CHANNEL_STATE_BUSYinitializer for HAL_TIM_STATE_RESETinitializer for HAL_TIM_STATE_READYinitializer for HAL_TIM_STATE_BUSYinitializer for HAL_TIM_STATE_TIMEOUTinitializer for HAL_TIM_STATE_ERRORinitializer for UART_CLOCKSOURCE_PCLK1initializer for UART_CLOCKSOURCE_PCLK2initializer for UART_CLOCKSOURCE_HSIinitializer for UART_CLOCKSOURCE_SYSCLKinitializer for UART_CLOCKSOURCE_LSEinitializer for UART_CLOCKSOURCE_UNDEFINEDinitializer for HAL_MDIOS_STATE_RESETinitializer for HAL_MDIOS_STATE_READYinitializer for HAL_MDIOS_STATE_BUSYinitializer for HAL_MDIOS_STATE_ERRORinitializer for HAL_TICK_FREQ_10HZinitializer for HAL_TICK_FREQ_100HZinitializer for HAL_TICK_FREQ_1KHZinitializer for HAL_TICK_FREQ_DEFAULTinitializer for tickstartinitializer for waitinitializer for uwTickFreqinitializer for uwTickPrioinitializer for hadcinitializer for tmp_hal_statusinitializer for tmp_srinitializer for tmp_cr1initializer for prioritygroupinitializer for hdcmiinitializer for isr_valueinitializer for countinitializer for tmp_lengthinitializer for stream_numberinitializer for flagBitshiftOffsetinitializer for timeoutinitializer for regsinitializer for isrflagsinitializer for crflagsinitializer for reginitializer for tmpreginitializer for pdatainitializer for datasizeinitializer for pparamsinitializer for dmatxdesclistinitializer for descidxinitializer for firstdescidxinitializer for descnbrinitializer for dmatxdescinitializer for txbufferinitializer for bd_countinitializer for mac_flaginitializer for dma_flaginitializer for dma_itsourceinitializer for exti_flaginitializer for numOfBufinitializer for pktTxStatusinitializer for buffinitializer for allocStatusinitializer for desccntinitializer for rxdatareadyinitializer for tempinitializer for Addressinitializer for readstatusinitializer for useroptionmaskinitializer for useroptionvalueinitializer for tmp_psizeinitializer for iopositioninitializer for iocurrentinitializer for positioninitializer for tmpisrinitializer for itflaginitializer for hi2cinitializer for treatdmaerrorinitializer for tmpoptionsinitializer for tmpstateinitializer for tmpcr1valueinitializer for tmpITFlagsinitializer for treatdmanackinitializer for directioninitializer for itflagsinitializer for itsourcesinitializer for tmp_modeinitializer for xferrequestinitializer for sizetoxferinitializer for I2C_Trialsinitializer for pcolorlutinitializer for tempreginitializer for pllminitializer for pllvcoinitializer for pllpinitializer for sysclockfreqinitializer for pwrclkchangedinitializer for frequencyinitializer for vcoinputinitializer for saiclocksourceinitializer for tmpreg0initializer for tmpreg1initializer for plli2susedinitializer for pllsaiusedinitializer for hsdraminitializer for stateinitializer for pSdramAddressinitializer for psrcbuffinitializer for pdestbuffinitializer for psdramaddressinitializer for htiminitializer for itsourceinitializer for channel_1_stateinitializer for channel_2_stateinitializer for complementary_channel_1_stateinitializer for complementary_channel_2_stateinitializer for channel_stateinitializer for complementary_channel_stateinitializer for tmpbdtrinitializer for input_channelinitializer for uhMaskinitializer for huartinitializer for gstateinitializer for rxstateinitializer for cr1itsinitializer for cr3itsinitializer for nb_remaining_rx_datainitializer for nb_rx_datainitializer for abortcpltinitializer for osTimerOnceinitializer for osTimerPeriodicinitializer for osOKinitializer for osEventSignalinitializer for osEventMessageinitializer for osEventMailinitializer for osEventTimeoutinitializer for osErrorParameterinitializer for osErrorResourceinitializer for osErrorTimeoutResourceinitializer for osErrorISRinitializer for osErrorISRRecursiveinitializer for osErrorPriorityinitializer for osErrorNoMemoryinitializer for osErrorValueinitializer for osErrorOSinitializer for os_status_reservedinitializer for osPriorityIdleinitializer for osPriorityLowinitializer for osPriorityBelowNormalinitializer for osPriorityNormalinitializer for osPriorityAboveNormalinitializer for osPriorityHighinitializer for osPriorityRealtimeinitializer for osPriorityErrorinitializer for resultinitializer for pinitializer for pool_definitializer for taskWokeninitializer for dummyinitializer for itemSizecall to HAL_InitTickcall to HAL_DCMI_ErrorCallbackcall to HAL_DCMI_FrameEventCallbackcall to HAL_DCMI_VsyncEventCallbackcall to HAL_DCMI_LineEventCallbackcall to OTM8009A_Initcall to BSP_IO_ReadPincall to BSP_IO_WritePincall to BSP_IO_ConfigPincall to BSP_IO_Initcall to I2Cx_Errorcall to HAL_I2C_Mem_Readcall to HAL_I2C_GetStatecall to I2Cx_MspInitcall to HAL_I2C_Initcall to HAL_ADC_Startcall to HAL_ADC_PollForConversioncall to HAL_ADC_GetValuecall to HAL_ADC_DeInitcall to HAL_ADC_Initcall to HAL_ADC_ConfigChannelcall to HAL_UART_DeInitcall to HAL_UART_Initcall to HAL_GPIO_ReadPincall to HAL_NVIC_DisableIRQcall to HAL_GPIO_DeInitcall to HAL_GPIO_TogglePincall to HAL_GPIO_WritePincall to BSP_SDRAM_MspDeInitcall to BSP_SDRAM_MspInitcall to BSP_SDRAM_Initialization_sequencecall to BSP_SDRAM_Initcall to BSP_LCD_FillRectcall to BSP_LCD_DrawCirclecall to BSP_LCD_DrawLinecall to BSP_LCD_DrawVLinecall to BSP_LCD_DrawHLinecall to BSP_LCD_DisplayCharcall to BSP_LCD_DisplayStringAtcall to BSP_LCD_DrawPixelcall to BSP_LCD_GetFontcall to BSP_LCD_SetFontcall to BSP_LCD_SetTextColorcall to BSP_LCD_GetYSizecall to BSP_LCD_GetXSizecall to BSP_LCD_Resetcall to BSP_LCD_MspInitcall to BSP_LCD_InitExcall to LL_ConvertLineToARGB8888call to HAL_DMA2D_Initcall to HAL_DMA2D_ConfigLayercall to HAL_DMA2D_Startcall to HAL_DMA2D_PollForTransfercall to LL_FillBuffercall to FillTrianglecall to DrawCharcall to LCD_IO_GetIDcall to HAL_DSI_ShortWritecall to HAL_DSI_LongWritecall to HAL_LTDC_DisableColorKeyingcall to HAL_LTDC_ConfigColorKeyingcall to HAL_LTDC_EnableColorKeyingcall to HAL_LTDC_SetWindowSizecall to HAL_LTDC_SetWindowPositioncall to HAL_LTDC_SetAddresscall to HAL_LTDC_SetAlphacall to HAL_LTDC_ConfigLayercall to HAL_DSI_DeInitcall to HAL_DSI_Initcall to HAL_DSI_ConfigVideoModecall to HAL_RCCEx_PeriphCLKConfigcall to HAL_LTDCEx_StructInitFromVideoConfigcall to HAL_LTDC_Initcall to HAL_DSI_Startcall to BSP_SD_ReadCpltCallbackcall to BSP_SD_WriteCpltCallbackcall to BSP_SD_AbortCallbackcall to BSP_SD_MspDeInitcall to BSP_SD_MspInitcall to BSP_SD_IsDetectedExcall to BSP_SD_IsDetectedcall to BSP_SD_GetCardInfoExcall to BSP_SD_GetCardStateExcall to BSP_SD_EraseExcall to BSP_SD_WriteBlocks_DMAExcall to BSP_SD_ReadBlocks_DMAExcall to BSP_SD_WriteBlocksExcall to BSP_SD_ReadBlocksExcall to BSP_SD_DeInitExcall to BSP_SD_InitExcall to HAL_SD_GetCardInfocall to HAL_SD_GetCardStatecall to HAL_DMA_DeInitcall to HAL_DMA_Initcall to HAL_SD_Erasecall to HAL_SD_WriteBlocks_DMAcall to HAL_SD_ReadBlocks_DMAcall to HAL_SD_WriteBlockscall to HAL_SD_ReadBlockscall to HAL_SD_DeInitcall to HAL_SD_Initcall to HAL_SD_ConfigWideBusOperationcall to HAL_SDRAM_SendCommandcall to HAL_SDRAM_Write_DMAcall to HAL_SDRAM_Write_32bcall to HAL_SDRAM_Read_DMAcall to HAL_SDRAM_Read_32bcall to HAL_SDRAM_ProgramRefreshRatecall to HAL_SDRAM_DeInitcall to HAL_SDRAM_Initcall to BSP_SRAM_MspDeInitcall to BSP_SRAM_MspInitcall to HAL_SRAM_Write_DMAcall to HAL_SRAM_Write_16bcall to HAL_SRAM_Read_DMAcall to HAL_SRAM_Read_16bcall to HAL_SRAM_DeInitcall to HAL_SRAM_Initcall to __builtin_clzcall to __builtin_bswap16call to __builtin_bswap32call to __DMBcall to __DSBcall to __ISBcall to _startcall to orderedCpycall to SysTick_Configcall to __NVIC_SetPrioritycall to __NVIC_SystemResetcall to NVIC_DecodePrioritycall to NVIC_EncodePrioritycall to __NVIC_GetPrioritycall to __NVIC_GetActivecall to __NVIC_ClearPendingIRQcall to __NVIC_SetPendingIRQcall to __NVIC_GetPendingIRQcall to __NVIC_DisableIRQcall to __NVIC_EnableIRQcall to __NVIC_GetPriorityGroupingcall to __NVIC_SetPriorityGroupingcall to HAL_DMAEx_ChangeMemorycall to HAL_DMAEx_MultiBufferStart_ITcall to HAL_DMA_Abort_ITcall to HAL_DMA_Abortcall to HAL_DMA_Start_ITcall to HAL_SYSTICK_Callbackcall to HAL_SYSTICK_Configcall to HAL_NVIC_SetPriorityGroupingcall to HAL_ADCEx_InjectedConvCpltCallbackcall to HAL_ADC_ErrorCallbackcall to HAL_ADC_LevelOutOfWindowCallbackcall to HAL_ADC_ConvHalfCpltCallbackcall to HAL_ADC_ConvCpltCallbackcall to HAL_ADC_MspDeInitcall to HAL_ADC_MspInitcall to HAL_DMA2D_CLUTLoadingCpltCallbackcall to HAL_DMA2D_LineEventCallbackcall to HAL_DMA2D_CLUTLoading_Abortcall to HAL_DMA2D_Abortcall to HAL_DMA2D_MspDeInitcall to HAL_DMA2D_MspInitcall to HAL_DCMI_MspDeInitcall to HAL_DCMI_MspInitcall to HAL_GetTickcall to HAL_MspDeInitcall to HAL_MspInitcall to ADC_Initcall to DCMI_DMAErrorcall to DMA_CheckFifoParamcall to DMA_CalcBaseAndBitshiftcall to DMA_SetConfigcall to DMA2D_SetConfigcall to DMA_MultiBufferSetConfigcall to DSI_ShortWritecall to DSI_ConfigPacketHeader... % ...#define DP83848_AUTONEGO_PAGE_RECEIVED_IT DP83848_INT_1#define DP83848_PARALLEL_DETECTION_FAULT_IT DP83848_INT_2#define DP83848_AUTONEGO_LP_ACK_IT DP83848_INT_3#define DP83848_LINK_DOWN_IT DP83848_INT_4#define DP83848_REMOTE_FAULT_IT DP83848_INT_5#define DP83848_AUTONEGO_COMPLETE_IT DP83848_INT_6#define DP83848_ENERGYON_IT DP83848_INT_7#define DP83848_WOL_IT DP83848_INT_8#define DP83848_STATUS_AUTONEGO_NOTDONE ((int32_t) 6)#define DP83848_STATUS_10MBITS_HALFDUPLEX ((int32_t) 5)#define DP83848_STATUS_10MBITS_FULLDUPLEX ((int32_t) 4)#define DP83848_STATUS_100MBITS_HALFDUPLEX ((int32_t) 3)#define DP83848_STATUS_100MBITS_FULLDUPLEX ((int32_t) 2)#define DP83848_STATUS_LINK_DOWN ((int32_t) 1)#define DP83848_STATUS_OK ((int32_t) 0)#define DP83848_STATUS_ERROR ((int32_t)-1)#define DP83848_STATUS_RESET_TIMEOUT ((int32_t)-2)#define DP83848_STATUS_ADDRESS_ERROR ((int32_t)-3)#define DP83848_STATUS_WRITE_ERROR ((int32_t)-4)#define DP83848_STATUS_READ_ERROR ((int32_t)-5)#define DP83848_PHYSCSR_100BTX_FD ((uint16_t)0x004U)#define DP83848_PHYSCSR_100BTX_HD ((uint16_t)0x000U)#define DP83848_PHYSCSR_10BT_FD ((uint16_t)0x006U)#define DP83848_PHYSCSR_10BT_HD ((uint16_t)0x002U)#define DP83848_PHYSCSR_HCDSPEEDMASK ((uint16_t)0x006U)#define DP83848_PHYSCSR_AUTONEGO_DONE ((uint16_t)0x010U)#define DP83848_INT_1 ((uint16_t)0x0002U)#define DP83848_INT_2 ((uint16_t)0x0004U)#define DP83848_INT_3 ((uint16_t)0x0008U)#define DP83848_INT_4 ((uint16_t)0x0010U)#define DP83848_INT_5 ((uint16_t)0x0020U)#define DP83848_INT_6 ((uint16_t)0x0040U)#define DP83848_INT_7 ((uint16_t)0x0080U)#define DP83848_INT_8 ((uint16_t)0x0100U)#define DP83848_CLR_CABLE_LENGTH ((uint16_t)0xF000U)#define DP83848_SCSIR_XPOLALITY ((uint16_t)0x0010U)#define DP83848_SCSIR_SQE_DISABLE ((uint16_t)0x0800U)#define DP83848_SCSIR_CHANNEL_SELECT ((uint16_t)0x2000U)#define DP83848_SCSIR_AUTO_MDIX_ENABLE ((uint16_t)0x8000U)#define DP83848_TCSR_TDR_CH_LENGTH ((uint16_t)0x00FFU)#define DP83848_TCSR_TDR_CH_STATUS ((uint16_t)0x0100U)#define DP83848_TCSR_TDR_CH_CABLE_MATCH ((uint16_t)0x0600U)#define DP83848_TCSR_TDR_CH_CABLE_OPEN ((uint16_t)0x0400U)#define DP83848_TCSR_TDR_CH_CABLE_SHORTED ((uint16_t)0x0200U)#define DP83848_TCSR_TDR_CH_CABLE_DEFAULT ((uint16_t)0x0000U)#define DP83848_TCSR_TDR_CH_CABLE_TYPE ((uint16_t)0x0600U)#define DP83848_TCSR_TDR_AD_FILTER_ENABLE ((uint16_t)0x4000U)#define DP83848_TCSR_TDR_ENABLE ((uint16_t)0x8000U)#define DP83848_TPDCR_PATTERN_LOW ((uint16_t)0x003FU)#define DP83848_TPDCR_PATTERN_HIGH ((uint16_t)0x0FC0U)#define DP83848_TPDCR_LINE_BREAK_COUNTER ((uint16_t)0x7000U)#define DP83848_TPDCR_DELAY_IN ((uint16_t)0x8000U)#define DP83848_SMR_PHY_ADDR ((uint16_t)0x001FU)#define DP83848_SMR_MODE ((uint16_t)0x00E0U)#define DP83848_MCSR_ENERGYON ((uint16_t)0x0002U)#define DP83848_MCSR_ALTINT ((uint16_t)0x0040U)#define DP83848_MCSR_FARLOOPBACK ((uint16_t)0x0200U)#define DP83848_MCSR_EDPWRDOWN ((uint16_t)0x2000U)#define DP83848_ENCTR_EX_MANUAL_CROSS_OVER ((uint16_t)0x0001U)#define DP83848_ENCTR_EX_CROSS_OVER ((uint16_t)0x0002U)#define DP83848_ENCTR_RX_MAX_INTERVAL_1S ((uint16_t)0x0C00U)#define DP83848_ENCTR_RX_MAX_INTERVAL_512MS ((uint16_t)0x0800U)#define DP83848_ENCTR_RX_MAX_INTERVAL_256MS ((uint16_t)0x0400U)#define DP83848_ENCTR_RX_MAX_INTERVAL_64MS ((uint16_t)0x0000U)#define DP83848_ENCTR_RX_MAX_INTERVAL ((uint16_t)0x0C00U)#define DP83848_ENCTR_RX_ENABLE ((uint16_t)0x1000U)#define DP83848_ENCTR_TX_TIMER_265MS ((uint16_t)0x6000U)#define DP83848_ENCTR_TX_TIMER_512MS ((uint16_t)0x4000U)#define DP83848_ENCTR_TX_TIMER_768MS ((uint16_t)0x2000U)#define DP83848_ENCTR_TX_TIMER_1S ((uint16_t)0x0000U)#define DP83848_ENCTR_TX_TIMER ((uint16_t)0x6000U)#define DP83848_ENCTR_TX_ENABLE ((uint16_t)0x8000U)#define DP83848_MMDACR_MMD_DEV_ADDR ((uint16_t)0x001FU)#define DP83848_MMDACR_MMD_FUNCTION_DATA ((uint16_t)0x4000U)#define DP83848_MMDACR_MMD_FUNCTION_ADDR ((uint16_t)0x0000U)#define DP83848_MMDACR_MMD_FUNCTION ((uint16_t)0xC000U)#define DP83848_ANNPRR_MESSAGE_CODE ((uint16_t)0x07FFU)#define DP83848_ANNPRR_TOGGLE ((uint16_t)0x0800U)#define DP83848_ANNPRR_ACK2 ((uint16_t)0x1000U)#define DP83848_ANNPRR_MESSAGE_PAGE ((uint16_t)0x2000U)#define DP83848_ANNPRR_ACK ((uint16_t)0x4000U)#define DP83848_ANNPRR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANNPTR_MESSAGE_CODE ((uint16_t)0x07FFU)#define DP83848_ANNPTR_TOGGLE ((uint16_t)0x0800U)#define DP83848_ANNPTR_ACK2 ((uint16_t)0x1000U)#define DP83848_ANNPTR_MESSAGE_PAGE ((uint16_t)0x2000U)#define DP83848_ANNPTR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANER_LP_AUTONEG_ABLE ((uint16_t)0x0001U)#define DP83848_ANER_PAGE_RECEIVED ((uint16_t)0x0002U)#define DP83848_ANER_NP_ABLE ((uint16_t)0x0004U)#define DP83848_ANER_LP_NP_ABLE ((uint16_t)0x0008U)#define DP83848_ANER_PARALLEL_DETECT_FAULT ((uint16_t)0x0010U)#define DP83848_ANER_RX_NP_STORAGE_LOCATION ((uint16_t)0x0020U)#define DP83848_ANER_RX_NP_LOCATION_ABLE ((uint16_t)0x0040U)#define DP83848_ANLPAR_SELECTOR_FIELD ((uint16_t)0x000FU)#define DP83848_ANLPAR_10BASE_T ((uint16_t)0x0020U)#define DP83848_ANLPAR_10BASE_T_FD ((uint16_t)0x0040U)#define DP83848_ANLPAR_100BASE_TX ((uint16_t)0x0080U)#define DP83848_ANLPAR_100BASE_TX_FD ((uint16_t)0x0100U)#define DP83848_ANLPAR_PO_ADVERTISE_SUPPORT ((uint16_t)0x0C00U)#define DP83848_ANLPAR_PO_ASYMMETRIC_PAUSE ((uint16_t)0x0800U)#define DP83848_ANLPAR_PO_SYMMETRIC_PAUSE ((uint16_t)0x0400U)#define DP83848_ANLPAR_PO_NOPAUSE ((uint16_t)0x0000U)#define DP83848_ANLPAR_PAUSE_OPERATION ((uint16_t)0x0C00U)#define DP83848_ANLPAR_REMOTE_FAULT ((uint16_t)0x2000U)#define DP83848_ANLPAR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANAR_SELECTOR_FIELD ((uint16_t)0x000FU)#define DP83848_ANAR_10BASE_T ((uint16_t)0x0020U)#define DP83848_ANAR_10BASE_T_FD ((uint16_t)0x0040U)#define DP83848_ANAR_100BASE_TX ((uint16_t)0x0080U)#define DP83848_ANAR_100BASE_TX_FD ((uint16_t)0x0100U)#define DP83848_ANAR_PO_ADVERTISE_SUPPORT ((uint16_t)0x0C00U)#define DP83848_ANAR_PO_ASYMMETRIC_PAUSE ((uint16_t)0x0800U)#define DP83848_ANAR_PO_SYMMETRIC_PAUSE ((uint16_t)0x0400U)#define DP83848_ANAR_PO_NOPAUSE ((uint16_t)0x0000U)#define DP83848_ANAR_PAUSE_OPERATION ((uint16_t)0x0C00U)#define DP83848_ANAR_REMOTE_FAULT ((uint16_t)0x2000U)#define DP83848_ANAR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_PHYI2R_REVISION_NBR ((uint16_t)0x000FU)#define DP83848_PHYI2R_MODEL_NBR ((uint16_t)0x03F0U)#define DP83848_PHYI2R_OUI_19_24 ((uint16_t)0xFC00U)#define DP83848_PHYI1R_OUI_3_18 ((uint16_t)0xFFFFU)#define DP83848_BSR_EXTENDED_CAP ((uint16_t)0x0001U)#define DP83848_BSR_JABBER_DETECT ((uint16_t)0x0002U)#define DP83848_BSR_LINK_STATUS ((uint16_t)0x0004U)#define DP83848_BSR_AUTONEGO_ABILITY ((uint16_t)0x0008U)#define DP83848_BSR_REMOTE_FAULT ((uint16_t)0x0010U)#define DP83848_BSR_AUTONEGO_CPLT ((uint16_t)0x0020U)#define DP83848_BSR_MF_PREAMBLE ((uint16_t)0x0040U)#define DP83848_BSR_10BASE_T_HD ((uint16_t)0x0800U)#define DP83848_BSR_10BASE_T_FD ((uint16_t)0x1000U)#define DP83848_BSR_100BASE_TX_HD ((uint16_t)0x2000U)#define DP83848_BSR_100BASE_TX_FD ((uint16_t)0x4000U)#define DP83848_BSR_100BASE_T4 ((uint16_t)0x8000U)#define DP83848_BCR_DUPLEX_MODE ((uint16_t)0x0100U)#define DP83848_BCR_RESTART_AUTONEGO ((uint16_t)0x0200U)#define DP83848_BCR_ISOLATE ((uint16_t)0x0400U)#define DP83848_BCR_POWER_DOWN ((uint16_t)0x0800U)#define DP83848_BCR_AUTONEGO_EN ((uint16_t)0x1000U)#define DP83848_BCR_SPEED_SELECT ((uint16_t)0x2000U)#define DP83848_BCR_LOOPBACK ((uint16_t)0x4000U)#define DP83848_BCR_SOFT_RESET ((uint16_t)0x8000U)#define DP83848_PHYSCSR ((uint16_t)0x0010U)#define DP83848_IMR ((uint16_t)0x0011U)#define DP83848_ISFR ((uint16_t)0x0012U)#define DP83848_SMR ((uint16_t)0x0019U)#define DP83848_ANNPTR ((uint16_t)0x0007U)#define DP83848_ANER ((uint16_t)0x0006U)#define DP83848_ANLPAR ((uint16_t)0x0005U)#define DP83848_ANAR ((uint16_t)0x0004U)#define DP83848_PHYI2R ((uint16_t)0x0003U)#define DP83848_PHYI1R ((uint16_t)0x0002U)#define DP83848_BSR ((uint16_t)0x0001U)#define DP83848_BCR ((uint16_t)0x0000U)#define DP83848_MAX_DEV_ADDR ((uint32_t)31U)#define MFXSTM32L152_IDD_DELTADELAY_20_MS ((uint8_t) 0x80)#define MFXSTM32L152_IDD_DELTADELAY_0_5_MS ((uint8_t) 0x00)#define MFXSTM32L152_IDD_DELTADELAY_VALUE ((uint8_t) 0x7F)#define MFXSTM32L152_IDD_DELTADELAY_UNIT ((uint8_t) 0x80)#define MFXSTM32L152_IDD_PREDELAY_20_MS ((uint8_t) 0x80)#define MFXSTM32L152_IDD_PREDELAY_0_5_MS ((uint8_t) 0x00)#define MFXSTM32L152_IDD_PREDELAY_VALUE ((uint8_t) 0x7F)#define MFXSTM32L152_IDD_PREDELAY_UNIT ((uint8_t) 0x80)#define MFXSTM32L152_IDD_AUTO_CALIBRATION_DISABLE ((uint8_t) 0x80)#define MFXSTM32L152_IDD_AUTO_CALIBRATION_ENABLE ((uint8_t) 0x00)#define MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_DISABLE ((uint8_t) 0x70)#define MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_ENABLE ((uint8_t) 0x00)#define MFXSTM32L152_IDD_SHUNT_NB_5 ((uint8_t) 0x05)#define MFXSTM32L152_IDD_SHUNT_NB_4 ((uint8_t) 0x04)#define MFXSTM32L152_IDD_SHUNT_NB_3 ((uint8_t) 0x03)#define MFXSTM32L152_IDD_SHUNT_NB_2 ((uint8_t) 0x02)#define MFXSTM32L152_IDD_SHUNT_NB_1 ((uint8_t) 0x01)#define MFXSTM32L152_IDD_CTRL_CAL_DIS ((uint8_t)0x80)#define MFXSTM32L152_IDD_CTRL_VREF_DIS ((uint8_t)0x40)#define MFXSTM32L152_IDD_CTRL_SHUNT_NB ((uint8_t)0x0E)#define MFXSTM32L152_IDD_CTRL_REQ ((uint8_t)0x01)#define MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD ((uint8_t)0x98)#define MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY ((uint8_t)0x97)#define MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS ((uint8_t)0x96)#define MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION ((uint8_t)0x94)#define MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION ((uint8_t)0x93)#define MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION ((uint8_t)0x92)#define MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION ((uint8_t)0x91)#define MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION ((uint8_t)0x90)#define MFXSTM32L152_REG_ADR_IDD_SHUNT_USED ((uint8_t)0x1A)#define MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_LSB ((uint8_t)0x19)#define MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_MSB ((uint8_t)0x18)#define MFXSTM32L152_REG_ADR_IDD_VALUE_LSB ((uint8_t)0x16)#define MFXSTM32L152_REG_ADR_IDD_VALUE_MID ((uint8_t)0x15)#define MFXSTM32L152_REG_ADR_IDD_VALUE_MSB ((uint8_t)0x14)#define MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB ((uint8_t)0x8F)#define MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB ((uint8_t)0x8E)#define MFXSTM32L152_REG_ADR_IDD_GAIN_LSB ((uint8_t)0x8D)#define MFXSTM32L152_REG_ADR_IDD_GAIN_MSB ((uint8_t)0x8C)#define MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB ((uint8_t)0x8B)#define MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB ((uint8_t)0x8A)#define MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB ((uint8_t)0x89)#define MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB ((uint8_t)0x88)#define MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB ((uint8_t)0x87)#define MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB ((uint8_t)0x86)#define MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB ((uint8_t)0x85)#define MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB ((uint8_t)0x84)#define MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB ((uint8_t)0x83)#define MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB ((uint8_t)0x82)#define MFXSTM32L152_REG_ADR_IDD_PRE_DELAY ((uint8_t)0x81)#define MFXSTM32L152_REG_ADR_IDD_CTRL ((uint8_t)0x80)#define MFXSTM32L152_TS_CLEAR_FIFO ((uint8_t)0x80)#define MFXSTM32L152_TS_CTRL_STATUS ((uint8_t)0x08)#define MFXSTM32L152_TS_XY_DATA ((uint8_t)0x24)#define MFXSTM32L152_TS_FIFO_LEVEL ((uint8_t)0x21)#define MFXSTM32L152_TS_FIFO_STA ((uint8_t)0x20)#define MFXSTM32L152_TS_FIFO_TH ((uint8_t)0xA4)#define MFXSTM32L152_TS_TRACK ((uint8_t)0xA3)#define MFXSTM32L152_TS_AVE ((uint8_t)0xA2)#define MFXSTM32L152_TS_TOUCH_DET_DELAY ((uint8_t)0xA1)#define MFXSTM32L152_TS_SETTLING ((uint8_t)0xA0)#define MFXSTM32L152_GPIO_PULL_UP ((uint8_t)0x1)#define MFXSTM32L152_GPIO_PULL_DOWN ((uint8_t)0x0)#define MFXSTM32L152_GPO_OPEN_DRAIN ((uint8_t)0x1)#define MFXSTM32L152_GPO_PUSH_PULL ((uint8_t)0x0)#define MFXSTM32L152_GPI_WITH_PULL_RESISTOR ((uint8_t)0x1)#define MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR ((uint8_t)0x0)#define MFXSTM32L152_IRQ_GPI_TYPE_HLRE ((uint8_t)0x1)#define MFXSTM32L152_IRQ_GPI_TYPE_LLFE ((uint8_t)0x0)#define MFXSTM32L152_IRQ_GPI_EVT_EDGE ((uint8_t)0x1)#define MFXSTM32L152_IRQ_GPI_EVT_LEVEL ((uint8_t)0x0)#define MFXSTM32L152_GPIO_DIR_OUT ((uint8_t)0x1)#define MFXSTM32L152_GPIO_DIR_IN ((uint8_t)0x0)#define MFXSTM32L152_GPIO_PINS_ALL ((uint32_t)0xFFFFFF)#define MFXSTM32L152_AGPIO_PIN_7 MFXSTM32L152_GPIO_PIN_23#define MFXSTM32L152_AGPIO_PIN_6 MFXSTM32L152_GPIO_PIN_22#define MFXSTM32L152_AGPIO_PIN_5 MFXSTM32L152_GPIO_PIN_21#define MFXSTM32L152_AGPIO_PIN_4 MFXSTM32L152_GPIO_PIN_20#define MFXSTM32L152_AGPIO_PIN_3 MFXSTM32L152_GPIO_PIN_19#define MFXSTM32L152_AGPIO_PIN_2 MFXSTM32L152_GPIO_PIN_18#define MFXSTM32L152_AGPIO_PIN_1 MFXSTM32L152_GPIO_PIN_17#define MFXSTM32L152_AGPIO_PIN_0 MFXSTM32L152_GPIO_PIN_16#define MFXSTM32L152_GPIO_PIN_23 ((uint32_t)0x800000)#define MFXSTM32L152_GPIO_PIN_22 ((uint32_t)0x400000)#define MFXSTM32L152_GPIO_PIN_21 ((uint32_t)0x200000)#define MFXSTM32L152_GPIO_PIN_20 ((uint32_t)0x100000)#define MFXSTM32L152_GPIO_PIN_19 ((uint32_t)0x080000)#define MFXSTM32L152_GPIO_PIN_18 ((uint32_t)0x040000)#define MFXSTM32L152_GPIO_PIN_17 ((uint32_t)0x020000)#define MFXSTM32L152_GPIO_PIN_16 ((uint32_t)0x010000)#define MFXSTM32L152_GPIO_PIN_15 ((uint32_t)0x8000)#define MFXSTM32L152_GPIO_PIN_14 ((uint32_t)0x4000)#define MFXSTM32L152_GPIO_PIN_13 ((uint32_t)0x2000)#define MFXSTM32L152_GPIO_PIN_12 ((uint32_t)0x1000)#define MFXSTM32L152_GPIO_PIN_11 ((uint32_t)0x0800)#define MFXSTM32L152_GPIO_PIN_10 ((uint32_t)0x0400)#define MFXSTM32L152_GPIO_PIN_9 ((uint32_t)0x0200)#define MFXSTM32L152_GPIO_PIN_8 ((uint32_t)0x0100)#define MFXSTM32L152_GPIO_PIN_7 ((uint32_t)0x0080)#define MFXSTM32L152_GPIO_PIN_6 ((uint32_t)0x0040)#define MFXSTM32L152_GPIO_PIN_5 ((uint32_t)0x0020)#define MFXSTM32L152_GPIO_PIN_4 ((uint32_t)0x0010)#define MFXSTM32L152_GPIO_PIN_3 ((uint32_t)0x0008)#define MFXSTM32L152_GPIO_PIN_2 ((uint32_t)0x0004)#define MFXSTM32L152_GPIO_PIN_1 ((uint32_t)0x0002)#define MFXSTM32L152_GPIO_PIN_0 ((uint32_t)0x0001)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3 ((uint8_t)0x56)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2 ((uint8_t)0x55)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1 ((uint8_t)0x54)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3 ((uint8_t)0x0E)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2 ((uint8_t)0x0D)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1 ((uint8_t)0x0C)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE3 ((uint8_t)0x52)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE2 ((uint8_t)0x51)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1 ((uint8_t)0x50)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT3 ((uint8_t)0x4E)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT2 ((uint8_t)0x4D)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1 ((uint8_t)0x4C)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC3 ((uint8_t)0x4A)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC2 ((uint8_t)0x49)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1 ((uint8_t)0x48)#define MFXSTM32L152_REG_ADR_GPIO_STATE3 ((uint8_t)0x12)#define MFXSTM32L152_REG_ADR_GPIO_STATE2 ((uint8_t)0x11)#define MFXSTM32L152_REG_ADR_GPIO_STATE1 ((uint8_t)0x10)#define MFXSTM32L152_REG_ADR_GPO_CLR3 ((uint8_t)0x72)#define MFXSTM32L152_REG_ADR_GPO_CLR2 ((uint8_t)0x71)#define MFXSTM32L152_REG_ADR_GPO_CLR1 ((uint8_t)0x70)#define MFXSTM32L152_REG_ADR_GPO_SET3 ((uint8_t)0x6E)#define MFXSTM32L152_REG_ADR_GPO_SET2 ((uint8_t)0x6D)#define MFXSTM32L152_REG_ADR_GPO_SET1 ((uint8_t)0x6C)#define MFXSTM32L152_REG_ADR_GPIO_PUPD3 ((uint8_t)0x6A)#define MFXSTM32L152_REG_ADR_GPIO_PUPD2 ((uint8_t)0x69)#define MFXSTM32L152_REG_ADR_GPIO_PUPD1 ((uint8_t)0x68)#define MFXSTM32L152_REG_ADR_GPIO_TYPE3 ((uint8_t)0x66)#define MFXSTM32L152_REG_ADR_GPIO_TYPE2 ((uint8_t)0x65)#define MFXSTM32L152_REG_ADR_GPIO_TYPE1 ((uint8_t)0x64)#define MFXSTM32L152_REG_ADR_GPIO_DIR3 ((uint8_t)0x62)#define MFXSTM32L152_REG_ADR_GPIO_DIR2 ((uint8_t)0x61)#define MFXSTM32L152_REG_ADR_GPIO_DIR1 ((uint8_t)0x60)#define MFXSTM32L152_IRQ_TS (MFXSTM32L152_IRQ_TS_DET | MFXSTM32L152_IRQ_TS_NE | MFXSTM32L152_IRQ_TS_TH | MFXSTM32L152_IRQ_TS_FULL | MFXSTM32L152_IRQ_TS_OVF )#define MFXSTM32L152_IRQ_ALL ((uint8_t)0xFF)#define MFXSTM32L152_IRQ_GPIO ((uint8_t)0x01)#define MFXSTM32L152_IRQ_IDD ((uint8_t)0x02)#define MFXSTM32L152_IRQ_ERROR ((uint8_t)0x04)#define MFXSTM32L152_IRQ_TS_DET ((uint8_t)0x08)#define MFXSTM32L152_IRQ_TS_NE ((uint8_t)0x10)#define MFXSTM32L152_IRQ_TS_TH ((uint8_t)0x20)#define MFXSTM32L152_IRQ_TS_FULL ((uint8_t)0x40)#define MFXSTM32L152_IRQ_TS_OVF ((uint8_t)0x80)#define MFXSTM32L152_OUT_PIN_POLARITY_HIGH ((uint8_t)0x02)#define MFXSTM32L152_OUT_PIN_POLARITY_LOW ((uint8_t)0x00)#define MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL ((uint8_t)0x01)#define MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN ((uint8_t)0x00)#define MFXSTM32L152_GPIO_ERROR_SRC ((uint8_t)0x01)#define MFXSTM32L152_TS_ERROR_SRC ((uint8_t)0x02)#define MFXSTM32L152_IDD_ERROR_SRC ((uint8_t)0x04)#define MFXSTM32L152_GPIO_EN ((uint8_t)0x01)#define MFXSTM32L152_TS_EN ((uint8_t)0x02)#define MFXSTM32L152_IDD_EN ((uint8_t)0x04)#define MFXSTM32L152_ALTERNATE_GPIO_EN ((uint8_t)0x08)#define MFXSTM32L152_STANDBY ((uint8_t)0x40)#define MFXSTM32L152_SWRST ((uint8_t)0x80)#define MFXSTM32L152_ID_2 ((uint8_t)0x79)#define MFXSTM32L152_ID_1 ((uint8_t)0x7B)#define MFXSTM32L152_REG_ADR_IRQ_ACK ((uint8_t)0x44)#define MFXSTM32L152_REG_ADR_IRQ_PENDING ((uint8_t)0x08)#define MFXSTM32L152_REG_ADR_IRQ_SRC_EN ((uint8_t)0x42)#define MFXSTM32L152_REG_ADR_MFX_IRQ_OUT ((uint8_t)0x41)#define MFXSTM32L152_REG_ADR_ERROR_MSG ((uint8_t)0x04)#define MFXSTM32L152_REG_ADR_ERROR_SRC ((uint8_t)0x03)#define MFXSTM32L152_REG_ADR_VDD_REF_LSB ((uint8_t)0x07)#define MFXSTM32L152_REG_ADR_VDD_REF_MSB ((uint8_t)0x06)#define MFXSTM32L152_REG_ADR_SYS_CTRL ((uint8_t)0x40)#define MFXSTM32L152_REG_ADR_FW_VERSION_LSB ((uint8_t)0x00)#define MFXSTM32L152_REG_ADR_FW_VERSION_MSB ((uint8_t)0x01)#define MFXSTM32L152_REG_ADR_ID ((uint8_t)0x00)#define MFXSTM32L152_MAX_INSTANCE 3#define OTM8009A_CMD_ID1 0xDA#define OTM8009A_FORMAT_RBG565 ((uint32_t)0x02)#define OTM8009A_FORMAT_RGB888 ((uint32_t)0x00)#define OTM8009A_ORIENTATION_LANDSCAPE ((uint32_t)0x01)#define OTM8009A_CMD_NOP 0x00#define OTM8009A_CMD_RAMWR 0x2C#define OTM8009A_CMD_DISPON 0x29#define OTM8009A_CMD_WRCABCMB 0x5E#define OTM8009A_CMD_WRCABC 0x55#define OTM8009A_CMD_WRCTRLD 0x53#define OTM8009A_CMD_WRDISBV 0x51#define OTM8009A_CMD_MADCTR 0x36#define OTM8009A_MADCTR_MODE_LANDSCAPE 0x60#define OTM8009A_CMD_COLMOD 0x3A#define OTM8009A_COLMOD_RGB888 0x77#define OTM8009A_COLMOD_RGB565 0x55#define OTM8009A_CMD_SLPOUT 0x11#define OTM8009A_CMD_PASET 0x2B#define OTM8009A_CMD_CASET 0x2A#define __weak __attribute__((weak))#define STMPE811_TS_CTRL_STATUS 0x80#define STMPE811_TS_CTRL_ENABLE 0x01#define STMPE811_EDGE_RISING 0x02#define STMPE811_EDGE_FALLING 0x01#define STMPE811_POLARITY_HIGH 0x04#define STMPE811_POLARITY_LOW 0x00#define STMPE811_TYPE_EDGE 0x02#define STMPE811_TYPE_LEVEL 0x00#define STMPE811_DIRECTION_OUT 0x01#define STMPE811_DIRECTION_IN 0x00#define STMPE811_PIN_ALL 0xFF#define STMPE811_PIN_7 0x80#define STMPE811_PIN_6 0x40#define STMPE811_PIN_5 0x20#define STMPE811_PIN_4 0x10#define STMPE811_PIN_3 0x08#define STMPE811_PIN_2 0x04#define STMPE811_PIN_1 0x02#define STMPE811_PIN_0 0x01#define STMPE811_TOUCH_IO_ALL (uint32_t)(STMPE811_TOUCH_YD | STMPE811_TOUCH_XD | STMPE811_TOUCH_YU | STMPE811_TOUCH_XU)#define STMPE811_TOUCH_XU STMPE811_PIN_4#define STMPE811_TOUCH_YU STMPE811_PIN_5#define STMPE811_TOUCH_XD STMPE811_PIN_6#define STMPE811_TOUCH_YD STMPE811_PIN_7#define STMPE811_REG_TSC_SHIELD 0x59#define STMPE811_REG_TSC_I_DRIVE 0x58#define STMPE811_REG_TSC_DATA_NON_INC 0xD7#define STMPE811_REG_TSC_DATA_INC 0x57#define STMPE811_REG_TSC_FRACT_XYZ 0x56#define STMPE811_REG_TSC_DATA_XYZ 0x52#define STMPE811_REG_TSC_DATA_Z 0x51#define STMPE811_REG_TSC_DATA_Y 0x4F#define STMPE811_REG_TSC_DATA_X 0x4D#define STMPE811_REG_FIFO_SIZE 0x4C#define STMPE811_REG_FIFO_STA 0x4B#define STMPE811_REG_FIFO_TH 0x4A#define STMPE811_REG_WDM_BL_Y 0x48#define STMPE811_REG_WDM_BL_X 0x46#define STMPE811_REG_WDM_TR_Y 0x44#define STMPE811_REG_WDM_TR_X 0x42#define STMPE811_REG_TSC_CFG 0x41#define STMPE811_REG_TSC_CTRL 0x40#define STMPE811_REG_ADC_DATA_CH7 0x3C#define STMPE811_REG_ADC_DATA_CH6 0x3B#define STMPE811_REG_ADC_DATA_CH5 0x3A#define STMPE811_REG_ADC_DATA_CH4 0x38#define STMPE811_REG_ADC_DATA_CH3 0x36#define STMPE811_REG_ADC_DATA_CH2 0x34#define STMPE811_REG_ADC_DATA_CH1 0x32#define STMPE811_REG_ADC_DATA_CH0 0x30#define STMPE811_REG_ADC_CAPT 0x22#define STMPE811_REG_ADC_CTRL2 0x21#define STMPE811_REG_ADC_CTRL1 0x20#define STMPE811_REG_ADC_INT_STA 0x0F#define STMPE811_REG_ADC_INT_EN 0x0E#define STMPE811_REG_IO_AF 0x17#define STMPE811_REG_IO_FE 0x16#define STMPE811_REG_IO_RE 0x15#define STMPE811_REG_IO_ED 0x14#define STMPE811_REG_IO_DIR 0x13#define STMPE811_REG_IO_MP_STA 0x12#define STMPE811_REG_IO_CLR_PIN 0x11#define STMPE811_REG_IO_SET_PIN 0x10#define STMPE811_REG_IO_INT_STA 0x0D#define STMPE811_REG_IO_INT_EN 0x0C#define STMPE811_REG_INT_STA 0x0B#define STMPE811_REG_INT_EN 0x0A#define STMPE811_REG_INT_CTRL 0x09#define STMPE811_REG_SPI_CFG 0x08#define STMPE811_REG_SYS_CTRL2 0x04#define STMPE811_REG_SYS_CTRL1 0x03#define STMPE811_TS_IT (STMPE811_GIT_TOUCH | STMPE811_GIT_FTH | STMPE811_GIT_FOV | STMPE811_GIT_FF | STMPE811_GIT_FE)#define STMPE811_ALL_GIT 0x1F#define STMPE811_GIT_TOUCH 0x01#define STMPE811_GIT_FTH 0x02#define STMPE811_GIT_FOV 0x04#define STMPE811_GIT_FF 0x08#define STMPE811_GIT_FE 0x10#define STMPE811_GIT_TEMP 0x20#define STMPE811_GIT_ADC 0x40#define STMPE811_GIT_IO 0x80#define STMPE811_TEMPSENS_FCT 0x08#define STMPE811_IO_FCT 0x04#define STMPE811_TS_FCT 0x02#define STMPE811_ADC_FCT 0x01#define STMPE811_GIT_EN 0x01#define STMPE811_REG_ID_VER 0x02#define STMPE811_REG_CHP_ID_MSB 0x01#define STMPE811_REG_CHP_ID_LSB 0x00#define STMPE811_ID 0x0811#define STMPE811_MAX_INSTANCE 2#define EVAL_I2Cx_TIMING ((uint32_t)0x40912732)#define EVAL_I2Cx_ER_IRQn I2C1_ER_IRQn#define EVAL_I2Cx_EV_IRQn I2C1_EV_IRQn#define EVAL_I2Cx_SDA_PIN GPIO_PIN_9#define EVAL_I2Cx_SCL_SDA_AF GPIO_AF4_I2C1#define EVAL_I2Cx_SCL_SDA_GPIO_PORT GPIOB#define EVAL_I2Cx_SCL_PIN GPIO_PIN_8#define EVAL_I2Cx_RELEASE_RESET() __HAL_RCC_I2C1_RELEASE_RESET()#define EVAL_I2Cx_FORCE_RESET() __HAL_RCC_I2C1_FORCE_RESET()#define EVAL_I2Cx_SCL_SDA_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()#define EVAL_DMAx_CLK_ENABLE() __HAL_RCC_DMA1_CLK_ENABLE()#define EVAL_I2Cx_CLK_ENABLE() __HAL_RCC_I2C1_CLK_ENABLE()#define EVAL_I2Cx I2C1#define I2C_SPEED ((uint32_t)100000)#define EEPROM_I2C_ADDRESS_A02 ((uint16_t)0xA6)#define EEPROM_I2C_ADDRESS_A01 ((uint16_t)0xA0)#define AUDIO_I2C_ADDRESS ((uint16_t)0x34)#define CAMERA_I2C_ADDRESS_2 ((uint16_t)0x78)#define CAMERA_I2C_ADDRESS ((uint16_t)0x5A)#define LCD_DSI_ADDRESS_A02 TS_I2C_ADDRESS_A02#define LCD_DSI_ADDRESS TS_I2C_ADDRESS#define TS_I2C_ADDRESS_A02 ((uint16_t)0x70)#define TS_I2C_ADDRESS ((uint16_t)0x54)#define IO_I2C_ADDRESS_2 ((uint16_t)0x86)#define IO_I2C_ADDRESS ((uint16_t)0x84)#define SD_DETECT_PIN SD1_DETECT_PIN#define SD2_DETECT_PIN IO_PIN_10#define SD1_DETECT_PIN IO_PIN_15#define OTG_FS2_POWER_SWITCH_PIN IO_PIN_9#define OTG_FS2_OVER_CURRENT_PIN IO_PIN_8#define OTG_FS1_POWER_SWITCH_PIN IO_PIN_7#define OTG_FS1_OVER_CURRENT_PIN IO_PIN_6#define AUDIO_INT_PIN IO_PIN_5#define TS_INT_PIN IO_PIN_14#define CAM_PLUG_PIN IO_PIN_12#define RSTI_PIN IO_PIN_11#define MII_INT_PIN IO_PIN_13#define XSDN_PIN IO_PIN_16#define JOY_ALL_PINS (IO_PIN_0 | IO_PIN_1 | IO_PIN_2 | IO_PIN_3 | IO_PIN_4)#define JOY_NONE_PIN JOY_ALL_PINS#define JOY_UP_PIN IO_PIN_4#define JOY_RIGHT_PIN IO_PIN_3#define JOY_LEFT_PIN IO_PIN_2#define JOY_DOWN_PIN IO_PIN_1#define JOY_SEL_PIN IO_PIN_0#define ADCx_POLL_TIMEOUT 10#define SAMPLINGTIME ADC_SAMPLETIME_3CYCLES#define ADCx_CHANNEL ADC_CHANNEL_8#define ADCx_CHANNEL_GPIO_PORT GPIOF#define ADCx_CHANNEL_PIN GPIO_PIN_10#define ADCx_RELEASE_RESET() __HAL_RCC_ADC_RELEASE_RESET()#define ADCx_FORCE_RESET() __HAL_RCC_ADC_FORCE_RESET()#define ADCx_CHANNEL_GPIO_CLK_ENABLE() __HAL_RCC_GPIOF_CLK_ENABLE()#define ADCx_CLK_ENABLE() __HAL_RCC_ADC3_CLK_ENABLE()#define ADCx ADC3#define EVAL_COMx_RX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_RX_GPIO_CLK_DISABLE() : 0)#define EVAL_COMx_RX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_RX_GPIO_CLK_ENABLE(); } while(0)+ ...;initializer for xHigherPriorityTaskWokeninitializer for ulPreviousNotificationValueinitializer for ticksinitializer for priorityinitializer for fpriorityinitializer for pxListinitializer for xValueOfInsertioninitializer for pxIndexinitializer for ulDummyinitializer for pcInterruptPriorityRegistersinitializer for ulMaxPRIGROUPValueinitializer for ucMaxSysCallPriorityinitializer for uxCriticalNestinginitializer for xTotalHeapSizeinitializer for pucinitializer for pvReturninitializer for xBlockAllocatedBitinitializer for xMinimumEverFreeBytesRemaininginitializer for xFreeBytesRemaininginitializer for pxEndinitializer for xHeapStructSizeinitializer for pcReturninitializer for pxQueueinitializer for cTxLockinitializer for cRxLockinitializer for xReturninitializer for uxMessagesWaitinginitializer for xEntryTimeSetinitializer for xInheritanceOccurredinitializer for uxSemaphoreCountinitializer for pxMutexinitializer for uxMutexLengthinitializer for uxMutexSizeinitializer for eAbortSleepinitializer for eStandardSleepinitializer for eNoTasksWaitingTimeoutinitializer for eNoActioninitializer for eSetBitsinitializer for eIncrementinitializer for eSetValueWithOverwriteinitializer for eSetValueWithoutOverwriteinitializer for eRunninginitializer for eReadyinitializer for eBlockedinitializer for eSuspendedinitializer for eDeletedinitializer for eInvalidinitializer for xConstTickCountinitializer for pxTCBinitializer for uxOnlyOneMutexHeldinitializer for pxMutexHolderTCBinitializer for ulCountinitializer for uxTaskinitializer for pxConstListinitializer for xElapsedTimeinitializer for xSwitchRequiredinitializer for uxQueueinitializer for xAlreadyYieldedinitializer for uxPendedCountsinitializer for xYieldRequiredinitializer for uxSchedulerSuspendedinitializer for xIdleTaskHandleinitializer for xNextTaskUnblockTimeinitializer for uxTaskNumberinitializer for xNumOfOverflowsinitializer for xYieldPendinginitializer for uxPendedTicksinitializer for xSchedulerRunninginitializer for uxTopReadyPriorityinitializer for xTickCountinitializer for uxCurrentNumberOfTasksinitializer for uxDeletedTasksWaitingCleanUpinitializer for xTasksWaitingTerminationinitializer for xPendingReadyListinitializer for pxOverflowDelayedTaskListinitializer for pxDelayedTaskListinitializer for xDelayedTaskList2initializer for xDelayedTaskList1initializer for pxReadyTasksListsinitializer for pxCurrentTCBinitializer for JBUF_PASS_THRUinitializer for JBUF_SAVE_SOURCEinitializer for JBUF_CRANK_DESTinitializer for JBUF_SAVE_AND_PASSinitializer for JMSG_NOMESSAGEinitializer for JERR_BAD_ALIGN_TYPEinitializer for JERR_BAD_ALLOC_CHUNKinitializer for JERR_BAD_BUFFER_MODEinitializer for JERR_BAD_COMPONENT_IDinitializer for JERR_BAD_CROP_SPECinitializer for JERR_BAD_DCT_COEFinitializer for JERR_BAD_DCTSIZEinitializer for JERR_BAD_DROP_SAMPLINGinitializer for JERR_BAD_HUFF_TABLEinitializer for JERR_BAD_IN_COLORSPACEinitializer for JERR_BAD_J_COLORSPACEinitializer for JERR_BAD_LENGTHinitializer for JERR_BAD_LIB_VERSIONinitializer for JERR_BAD_MCU_SIZEinitializer for JERR_BAD_POOL_IDinitializer for JERR_BAD_PRECISIONinitializer for JERR_BAD_PROGRESSIONinitializer for JERR_BAD_PROG_SCRIPTinitializer for JERR_BAD_SAMPLINGinitializer for JERR_BAD_SCAN_SCRIPTinitializer for JERR_BAD_STATEinitializer for JERR_BAD_STRUCT_SIZEinitializer for JERR_BAD_VIRTUAL_ACCESSinitializer for JERR_BUFFER_SIZEinitializer for JERR_CANT_SUSPENDinitializer for JERR_CCIR601_NOTIMPLinitializer for JERR_COMPONENT_COUNTinitializer for JERR_CONVERSION_NOTIMPLinitializer for JERR_DAC_INDEXinitializer for JERR_DAC_VALUEinitializer for JERR_DHT_INDEXinitializer for JERR_DQT_INDEXinitializer for JERR_EMPTY_IMAGEinitializer for JERR_EMS_READinitializer for JERR_EMS_WRITEinitializer for JERR_EOI_EXPECTEDinitializer for JERR_FILE_READinitializer for JERR_FILE_WRITEinitializer for JERR_FRACT_SAMPLE_NOTIMPLinitializer for JERR_HUFF_CLEN_OVERFLOWinitializer for JERR_HUFF_MISSING_CODEinitializer for JERR_IMAGE_TOO_BIGinitializer for JERR_INPUT_EMPTYinitializer for JERR_INPUT_EOFinitializer for JERR_MISMATCHED_QUANT_TABLEinitializer for JERR_MISSING_DATAinitializer for JERR_MODE_CHANGEinitializer for JERR_NOTIMPLinitializer for JERR_NOT_COMPILEDinitializer for JERR_NO_ARITH_TABLEinitializer for JERR_NO_BACKING_STOREinitializer for JERR_NO_HUFF_TABLEinitializer for JERR_NO_IMAGEinitializer for JERR_NO_QUANT_TABLEinitializer for JERR_NO_SOIinitializer for JERR_OUT_OF_MEMORYinitializer for JERR_QUANT_COMPONENTSinitializer for JERR_QUANT_FEW_COLORSinitializer for JERR_QUANT_MANY_COLORSinitializer for JERR_SOF_DUPLICATEinitializer for JERR_SOF_NO_SOSinitializer for JERR_SOF_UNSUPPORTEDinitializer for JERR_SOI_DUPLICATEinitializer for JERR_SOS_NO_SOFinitializer for JERR_TFILE_CREATEinitializer for JERR_TFILE_READinitializer for JERR_TFILE_SEEKinitializer for JERR_TFILE_WRITEinitializer for JERR_TOO_LITTLE_DATAinitializer for JERR_UNKNOWN_MARKERinitializer for JERR_VIRTUAL_BUGinitializer for JERR_WIDTH_OVERFLOWinitializer for JERR_XMS_READinitializer for JERR_XMS_WRITEinitializer for JMSG_COPYRIGHTinitializer for JMSG_VERSIONinitializer for JTRC_16BIT_TABLESinitializer for JTRC_ADOBEinitializer for JTRC_APP0initializer for JTRC_APP14initializer for JTRC_DACinitializer for JTRC_DHTinitializer for JTRC_DQTinitializer for JTRC_DRIinitializer for JTRC_EMS_CLOSEinitializer for JTRC_EMS_OPENinitializer for JTRC_EOIinitializer for JTRC_HUFFBITSinitializer for JTRC_JFIFinitializer for JTRC_JFIF_BADTHUMBNAILSIZEinitializer for JTRC_JFIF_EXTENSIONinitializer for JTRC_JFIF_THUMBNAILinitializer for JTRC_MISC_MARKERinitializer for JTRC_PARMLESS_MARKERinitializer for JTRC_QUANTVALSinitializer for JTRC_QUANT_3_NCOLORSinitializer for JTRC_QUANT_NCOLORSinitializer for JTRC_QUANT_SELECTEDinitializer for JTRC_RECOVERY_ACTIONinitializer for JTRC_RSTinitializer for JTRC_SMOOTH_NOTIMPLinitializer for JTRC_SOFinitializer for JTRC_SOF_COMPONENTinitializer for JTRC_SOIinitializer for JTRC_SOSinitializer for JTRC_SOS_COMPONENTinitializer for JTRC_SOS_PARAMSinitializer for JTRC_TFILE_CLOSEinitializer for JTRC_TFILE_OPENinitializer for JTRC_THUMB_JPEGinitializer for JTRC_THUMB_PALETTEinitializer for JTRC_THUMB_RGBinitializer for JTRC_UNKNOWN_IDSinitializer for JTRC_XMS_CLOSEinitializer for JTRC_XMS_OPENinitializer for JWRN_ADOBE_XFORMinitializer for JWRN_ARITH_BAD_CODEinitializer for JWRN_BOGUS_PROGRESSIONinitializer for JWRN_EXTRANEOUS_DATAinitializer for JWRN_HIT_MARKERinitializer for JWRN_HUFF_BAD_CODEinitializer for JWRN_JFIF_MAJORinitializer for JWRN_JPEG_EOFinitializer for JWRN_MUST_RESYNCinitializer for JWRN_NOT_SEQUENTIALinitializer for JWRN_TOO_MUCH_DATAinitializer for JMSG_LASTMSGCODEinitializer for JDITHER_NONEinitializer for JDITHER_ORDEREDinitializer for JDITHER_FSinitializer for JDCT_ISLOWinitializer for JDCT_IFASTinitializer for JDCT_FLOATinitializer for JCS_UNKNOWNinitializer for JCS_GRAYSCALEinitializer for JCS_RGBinitializer for JCS_YCbCrinitializer for JCS_CMYKinitializer for JCS_YCCKinitializer for jpeg_aritabinitializer for client_datainitializer for entropyinitializer for einitializer for destinitializer for coefinitializer for last_MCU_colinitializer for last_iMCU_rowinitializer for ncinitializer for num_colsinitializer for instrideinitializer for cconvertinitializer for ctabinitializer for fdctinitializer for methodinitializer for aanscalesinitializer for aanscalefactorinitializer for do_dctinitializer for divisorsinitializer for output_ptrinitializer for Seinitializer for natural_orderinitializer for Alinitializer for tblinitializer for put_bufferinitializer for put_bitsinitializer for cinitializer for maininitializer for markerinitializer for qtblinitializer for qvalinitializer for M_SOF0initializer for M_SOF1initializer for M_SOF2initializer for M_SOF3initializer for M_SOF5initializer for M_SOF6initializer for M_SOF7initializer for M_JPGinitializer for M_SOF9initializer for M_SOF10initializer for M_SOF11initializer for M_SOF13initializer for M_SOF14initializer for M_SOF15initializer for M_DHTinitializer for M_DACinitializer for M_RST0initializer for M_RST1initializer for M_RST2initializer for M_RST3initializer for M_RST4initializer for M_RST5initializer for M_RST6initializer for M_RST7initializer for M_SOIinitializer for M_EOIinitializer for M_SOSinitializer for M_DQTinitializer for M_DNLinitializer for M_DRIinitializer for M_DHPinitializer for M_EXPinitializer for M_APP0initializer for M_APP1initializer for M_APP2initializer for M_APP3call to HAL_ETH_ErrorCallbackcall to HAL_ETH_RxCpltCallbackcall to HAL_ETH_TxCpltCallbackcall to HAL_ETH_TxFreeCallbackcall to HAL_ETH_RxLinkCallbackcall to HAL_ETH_RxAllocateCallbackcall to HAL_ETH_MspInitcall to __CLZcall to __RBITcall to __set_PRIMASKcall to __get_PRIMASKcall to HAL_RCC_CSSCallbackcall to HAL_RCC_GetHCLKFreqcall to HAL_RCC_GetSysClockFreqcall to HAL_GPIO_EXTI_Callbackcall to HAL_DMA_GetErrorcall to HAL_DMA_GetStatecall to HAL_ETH_WakeUpCallbackcall to HAL_ETH_PMTCallbackcall to HAL_ETH_MspDeInitcall to FLASH_Erase_Sectorcall to FLASH_WaitForLastOperationcall to HAL_FLASH_OperationErrorCallbackcall to HAL_FLASH_EndOfOperationCallbackcall to HAL_I2C_AbortCpltCallbackcall to HAL_I2C_ErrorCallbackcall to HAL_I2C_MemRxCpltCallbackcall to HAL_I2C_MemTxCpltCallbackcall to HAL_I2C_ListenCpltCallbackcall to HAL_I2C_AddrCallbackcall to HAL_I2C_SlaveRxCpltCallbackcall to HAL_I2C_SlaveTxCpltCallbackcall to HAL_I2C_MasterRxCpltCallbackcall to HAL_I2C_MasterTxCpltCallbackcall to HAL_I2C_MspDeInitcall to HAL_I2C_MspInitcall to HAL_DSI_ErrorCallbackcall to HAL_DSI_EndOfRefreshCallbackcall to HAL_DSI_TearingEffectCallbackcall to HAL_DSI_MspDeInitcall to HAL_DSI_MspInitcall to HAL_LTDC_ReloadEventCallbackcall to HAL_LTDC_LineEventCallbackcall to HAL_LTDC_ErrorCallbackcall to HAL_LTDC_MspDeInitcall to HAL_LTDC_MspInitcall to HAL_PWR_PVDCallbackcall to ETH_Prepare_Tx_Descriptorscall to ETH_DMARxDescListInitcall to ETH_DMATxDescListInitcall to ETH_MACAddressConfigcall to ETH_MACDMAConfigcall to ETH_SetMACConfigcall to ETH_SetDMAConfigcall to ETH_FlushTransmitFIFOcall to ETH_UpdateDescriptorcall to FLASH_SetErrorCodecall to FLASH_Program_Bytecall to FLASH_Program_HalfWordcall to FLASH_Program_Wordcall to FLASH_Program_DoubleWordcall to FLASH_OB_GetBootAddresscall to FLASH_OB_GetBORcall to FLASH_OB_GetRDPcall to FLASH_OB_BootAddressConfigcall to FLASH_OB_BOR_LevelConfigcall to FLASH_OB_RDP_LevelConfigcall to FLASH_OB_DisableWRPcall to FLASH_OB_EnableWRPcall to FLASH_OB_GetUsercall to FLASH_OB_UserConfigcall to FLASH_OB_GetWRPcall to FLASH_MassErasecall to I2C_ConvertOtherXferOptionscall to I2C_Disable_IRQcall to I2C_Enable_IRQcall to I2C_TransferConfigcall to I2C_IsErrorOccurredcall to I2C_Flush_TXDRcall to I2C_WaitOnRXNEFlagUntilTimeoutcall to I2C_WaitOnSTOPFlagUntilTimeoutcall to I2C_WaitOnTXISFlagUntilTimeoutcall to I2C_WaitOnFlagUntilTimeoutcall to I2C_TreatErrorCallbackcall to I2C_ITErrorcall to I2C_ITSlaveSeqCpltcall to I2C_ITListenCpltcall to I2C_ITSlaveCpltcall to I2C_ITMasterCpltcall to I2C_ITMasterSeqCpltcall to I2C_ITAddrCpltcall to I2C_RequestMemoryReadcall to I2C_RequestMemoryWritecall to LTDC_SetConfig#define EVAL_COMx_TX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_TX_GPIO_CLK_DISABLE() : 0)#define EVAL_COMx_TX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_TX_GPIO_CLK_ENABLE(); } while(0)#define EVAL_COMx_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_CLK_DISABLE() : 0)#define EVAL_COMx_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_CLK_ENABLE(); } while(0)#define EVAL_COM1_IRQn USART1_IRQn#define EVAL_COM1_RX_AF GPIO_AF7_USART1#define EVAL_COM1_RX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()#define EVAL_COM1_RX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define EVAL_COM1_RX_GPIO_PORT GPIOA#define EVAL_COM1_RX_PIN GPIO_PIN_10#define EVAL_COM1_TX_AF GPIO_AF7_USART1#define EVAL_COM1_TX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()#define EVAL_COM1_TX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define EVAL_COM1_TX_GPIO_PORT GPIOA#define EVAL_COM1_TX_PIN GPIO_PIN_9#define EVAL_COM1_CLK_DISABLE() __HAL_RCC_USART1_CLK_DISABLE()#define EVAL_COM1_CLK_ENABLE() __HAL_RCC_USART1_CLK_ENABLE()#define EVAL_COM1 USART1#define COMn ((uint8_t)1)#define BUTTONx_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? WAKEUP_BUTTON_GPIO_CLK_DISABLE() : ((__INDEX__) == 1) ? TAMPER_BUTTON_GPIO_CLK_DISABLE() : KEY_BUTTON_GPIO_CLK_DISABLE())#define BUTTONx_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == 0) WAKEUP_BUTTON_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) TAMPER_BUTTON_GPIO_CLK_ENABLE(); else KEY_BUTTON_GPIO_CLK_ENABLE(); } while(0)#define KEY_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define KEY_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define KEY_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define KEY_BUTTON_GPIO_PORT GPIOC#define KEY_BUTTON_PIN GPIO_PIN_13#define TAMPER_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define TAMPER_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define TAMPER_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define TAMPER_BUTTON_GPIO_PORT GPIOC#define TAMPER_BUTTON_PIN GPIO_PIN_13#define WAKEUP_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define WAKEUP_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define WAKEUP_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define WAKEUP_BUTTON_GPIO_PORT GPIOC#define WAKEUP_BUTTON_PIN GPIO_PIN_13#define BUTTONn ((uint8_t)3)#define MFX_IRQOUT_EXTI_IRQn EXTI9_5_IRQn#define MFX_IRQOUT_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()#define MFX_IRQOUT_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()#define MFX_IRQOUT_GPIO_PORT GPIOI#define MFX_IRQOUT_PIN GPIO_PIN_8#define LEDx_GPIO_CLK_DISABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_DISABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_DISABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_DISABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_DISABLE(); }while(0)#define LEDx_GPIO_CLK_ENABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_ENABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_ENABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_ENABLE(); }while(0)#define LED4_PIN GPIO_PIN_3#define LED4_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED4_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED4_GPIO_PORT GPIOJ#define LED3_PIN GPIO_PIN_1#define LED3_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED3_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED3_GPIO_PORT GPIOJ#define LED2_PIN GPIO_PIN_0#define LED2_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED2_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED2_GPIO_PORT GPIOJ#define LED1_PIN GPIO_PIN_15#define LED1_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()#define LED1_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()#define LED1_GPIO_PORT GPIOI#define LEDn ((uint32_t)4)#define USE_IOEXPANDER 1#define USE_STM32F769I_EVAL 1#define IO_PIN_ALL ((uint32_t)0xFFFFFF)#define IO_PIN_23 ((uint32_t)0x800000)#define IO_PIN_22 ((uint32_t)0x400000)#define IO_PIN_21 ((uint32_t)0x200000)#define IO_PIN_20 ((uint32_t)0x100000)#define IO_PIN_19 ((uint32_t)0x080000)#define IO_PIN_18 ((uint32_t)0x040000)#define IO_PIN_17 ((uint32_t)0x020000)#define IO_PIN_16 ((uint32_t)0x010000)#define IO_PIN_15 ((uint32_t)0x8000)#define IO_PIN_14 ((uint32_t)0x4000)#define IO_PIN_13 ((uint32_t)0x2000)#define IO_PIN_12 ((uint32_t)0x1000)#define IO_PIN_11 ((uint32_t)0x0800)#define IO_PIN_10 ((uint32_t)0x0400)#define IO_PIN_9 ((uint32_t)0x0200)#define IO_PIN_8 ((uint32_t)0x0100)#define IO_PIN_7 ((uint32_t)0x0080)#define IO_PIN_6 ((uint32_t)0x0040)#define IO_PIN_5 ((uint32_t)0x0020)#define IO_PIN_4 ((uint32_t)0x0010)#define IO_PIN_3 ((uint32_t)0x0008)#define IO_PIN_2 ((uint32_t)0x0004)#define IO_PIN_1 ((uint32_t)0x0002)#define IO_PIN_0 ((uint32_t)0x0001)#define I2C_MEMADD_SIZE_8BIT (0x00000001U)#define I2C_MEMADD_SIZE_16BIT (0x00000002U)#define __HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); UNUSED(tmpreg); } while(0)#define __IO volatile#define SET_BIT(REG,BIT) ((REG) |= (BIT))#define RCC ((RCC_TypeDef *) RCC_BASE)#define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)#define PERIPH_BASE 0x40000000UL#define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk#define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)#define RCC_AHB1ENR_GPIOIEN_Pos (8U)#define READ_BIT(REG,BIT) ((REG) & (BIT))#define UNUSED(X) (void)X#define __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk#define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)#define RCC_APB2ENR_SYSCFGEN_Pos (14U)#define GPIO_PIN_8 ((uint16_t)0x0100U)#define GPIO_NOPULL ((uint32_t)0x00000000U)#define GPIO_SPEED_FREQ_LOW ((uint32_t)0x00000000U)#define GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING)#define MODE_INPUT (0x0UL << GPIO_MODE_Pos)#define GPIO_MODE_Pos 0U#define EXTI_IT (0x1UL << EXTI_MODE_Pos)#define EXTI_MODE_Pos 16U#define TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos)#define TRIGGER_MODE_Pos 20U#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)#define I2C1 ((I2C_TypeDef *) I2C1_BASE)#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)#define APB1PERIPH_BASE PERIPH_BASE#define I2C_ADDRESSINGMODE_7BIT (0x00000001U)#define I2C_DUALADDRESS_DISABLE (0x00000000U)#define I2C_GENERALCALL_DISABLE (0x00000000U)#define I2C_NOSTRETCH_DISABLE (0x00000000U)#define __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk#define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)#define RCC_AHB1ENR_GPIOBEN_Pos (1U)#define GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD)#define MODE_AF (0x2UL << GPIO_MODE_Pos)#define OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos)#define OUTPUT_TYPE_Pos 4U#define GPIO_SPEED_FREQ_HIGH ((uint32_t)0x00000002U)#define GPIO_AF4_I2C1 ((uint8_t)0x04U)#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)#define GPIO_PIN_9 ((uint16_t)0x0200U)#define __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0)#define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk#define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)#define RCC_APB1ENR_I2C1EN_Pos (21U)#define __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))#define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk#define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)#define RCC_APB1RSTR_I2C1RST_Pos (21U)#define __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))#define __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk#define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos)#define RCC_APB2ENR_ADC3EN_Pos (10U)#define __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk#define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)#define RCC_AHB1ENR_GPIOFEN_Pos (5U)#define GPIO_PIN_10 ((uint16_t)0x0400U)#define GPIO_MODE_ANALOG MODE_ANALOG#define MODE_ANALOG (0x3UL << GPIO_MODE_Pos)#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)#define ADC3 ((ADC_TypeDef *) ADC3_BASE)#define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)#define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4#define ADC_CLOCK_SYNC_PCLK_DIV4 ((uint32_t)ADC_CCR_ADCPRE_0)#define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos)#define ADC_CCR_ADCPRE_Pos (16U)#define ADC_RESOLUTION_12B ((uint32_t)0x00000000U)#define ADC_DATAALIGN_RIGHT ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGCONV_T1_CC1 ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGCONVEDGE_NONE ((uint32_t)0x00000000U)#define ADC_CHANNEL_8 ((uint32_t)ADC_CR1_AWDCH_3)#define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_Pos (0U)#define ADC_SAMPLETIME_3CYCLES ((uint32_t)0x00000000U)#define __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)#define RCC_APB2ENR_USART1EN_Pos (4U)#define __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk#define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)#define RCC_AHB1ENR_GPIOAEN_Pos (0U)#define __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0)#define GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP)#define OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos)#define GPIO_PULLUP ((uint32_t)0x00000001U)#define __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk#define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)#define RCC_AHB1ENR_GPIOCEN_Pos (2U)#define GPIO_MODE_INPUT MODE_INPUT#define GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)#define TRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos)#define __HAL_RCC_GPIOJ_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOJEN RCC_AHB1ENR_GPIOJEN_Msk#define RCC_AHB1ENR_GPIOJEN_Msk (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)#define RCC_AHB1ENR_GPIOJEN_Pos (9U)#define GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP)#define MODE_OUTPUT (0x1UL << GPIO_MODE_Pos)#define __STM32F769I_EVAL_BSP_VERSION ((__STM32F769I_EVAL_BSP_VERSION_MAIN << 24) |(__STM32F769I_EVAL_BSP_VERSION_SUB1 << 16) |(__STM32F769I_EVAL_BSP_VERSION_SUB2 << 8 ) |(__STM32F769I_EVAL_BSP_VERSION_RC))#define __STM32F769I_EVAL_BSP_VERSION_MAIN (0x02)#define __STM32F769I_EVAL_BSP_VERSION_SUB1 (0x01)#define __STM32F769I_EVAL_BSP_VERSION_SUB2 (0x01)#define __STM32F769I_EVAL_BSP_VERSION_RC (0x00)#define GPIO_AF7_USART1 ((uint8_t)0x07U)#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)#define USART1 ((USART_TypeDef *) USART1_BASE)#define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)#define GPIO_PIN_13 ((uint16_t)0x2000U)#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)#define GPIO_PIN_15 ((uint16_t)0x8000U)#define GPIO_PIN_0 ((uint16_t)0x0001U)#define GPIO_PIN_1 ((uint16_t)0x0002U)#define GPIO_PIN_3 ((uint16_t)0x0008U)#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)#define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400UL)#define NULL ((void *)0)#define OTM8009A_480X800_FREQUENCY_DIVIDER 2#define OTM8009A_CMD_ID3 0xDC#define OTM8009A_CMD_ID2 0xDB#define OTM8009A_CMD_RDSCNL 0x45#define OTM8009A_CMD_WRTESCN 0x44#define OTM8009A_CMD_RAMRDC 0x3E#define OTM8009A_CMD_RAMWRC 0x3C#define OTM8009A_CMD_IDMON 0x39#define OTM8009A_CMD_IDMOFF 0x38#define OTM8009A_MADCTR_MODE_PORTRAIT 0x00#define OTM8009A_TEEON_TELOM_VBLANKING_AND_HBLANKING_INFO 0x01#define OTM8009A_TEEON_TELOM_VBLANKING_INFO_ONLY 0x00#define OTM8009A_CMD_TEEON 0x35#define OTM8009A_CMD_TEOFF 0x34#define OTM8009A_CMD_PLTAR 0x30#define OTM8009A_CMD_RAMRD 0x2E#define OTM8009A_CMD_DISPOFF 0x28#define OTM8009A_CMD_PTLON 0x12#define OTM8009A_CMD_SLPIN 0x10#define OTM8009A_CMD_RDDCOLMOD 0x0C#define OTM8009A_CMD_RDDMADCTL 0x0B#define OTM8009A_CMD_SWRESET 0x01#define OTM8009A_800X480_VFP OTM8009A_480X800_HFP#define OTM8009A_800X480_VBP OTM8009A_480X800_HBP#define OTM8009A_800X480_VSYNC OTM8009A_480X800_HSYNC#define OTM8009A_800X480_HFP OTM8009A_480X800_VFP#define OTM8009A_800X480_HBP OTM8009A_480X800_VBP#define OTM8009A_800X480_HSYNC OTM8009A_480X800_VSYNC#define OTM8009A_480X800_VFP ((uint16_t)16)#define OTM8009A_480X800_VBP ((uint16_t)15)#define OTM8009A_480X800_VSYNC ((uint16_t)1)#define OTM8009A_480X800_HFP ((uint16_t)34)#define OTM8009A_480X800_HBP ((uint16_t)34)#define OTM8009A_480X800_HSYNC ((uint16_t)2)#define OTM8009A_800X480_HEIGHT ((uint16_t)480)#define OTM8009A_800X480_WIDTH ((uint16_t)800)#define OTM8009A_480X800_HEIGHT ((uint16_t)800)#define OTM8009A_480X800_WIDTH ((uint16_t)480)#define OTM8009A_ORIENTATION_PORTRAIT ((uint32_t)0x00)#define OTM8009A_ID 0x40#define __GNUC__ 14#define __NOINLINE __attribute__ ( (noinline) )#define __RAM_FUNC __attribute__((section(".RamFunc")))#define ALIGN_32BYTES(buf) buf __attribute__ ((aligned (32)))#define __ALIGN_END __attribute__ ((aligned (4)))#define __packed __attribute__((__packed__))#define __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U)#define __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U)#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)#define __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0)#define HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U)#define HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT))#define HAL_MAX_DELAY 0xFFFFFFFFU#define USE_RTOS 0U#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE ((uint16_t)0x0200)#define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED ((uint16_t)0x0000)#define SDRAM_MODEREG_OPERATING_MODE_STANDARD ((uint16_t)0x0000)#define SDRAM_MODEREG_CAS_LATENCY_3 ((uint16_t)0x0030)#define SDRAM_MODEREG_CAS_LATENCY_2 ((uint16_t)0x0020)#define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED ((uint16_t)0x0008)#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL ((uint16_t)0x0000)#define SDRAM_MODEREG_BURST_LENGTH_8 ((uint16_t)0x0004)#define SDRAM_MODEREG_BURST_LENGTH_4 ((uint16_t)0x0002)#define SDRAM_MODEREG_BURST_LENGTH_2 ((uint16_t)0x0001)#define SDRAM_MODEREG_BURST_LENGTH_1 ((uint16_t)0x0000)#define BSP_SDRAM_DMA_IRQHandler DMA2_Stream0_IRQHandler#define SDRAM_DMAx_IRQn DMA2_Stream0_IRQn#define SDRAM_DMAx_STREAM DMA2_Stream0#define SDRAM_DMAx_CHANNEL DMA_CHANNEL_0#define __DMAx_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define SDRAM_TIMEOUT ((uint32_t)0xFFFF)#define REFRESH_COUNT ((uint32_t)0x0603)#define SDCLOCK_PERIOD FMC_SDRAM_CLOCK_PERIOD_2#define SDRAM_MEMORY_WIDTH FMC_SDRAM_MEM_BUS_WIDTH_32#define SDRAM_DEVICE_SIZE ((uint32_t)0x2000000)#define SDRAM_DEVICE_ADDR ((uint32_t)0xC0000000)#define SDRAM_ERROR ((uint8_t)0x01)#define SDRAM_OK ((uint8_t)0x00)#define LINE(x) ((x) * (((sFONT *)BSP_LCD_GetFont())->Height))#define LCD_DSI_PIXEL_DATA_FMT_RBG565 DSI_RGB565#define LCD_DSI_PIXEL_DATA_FMT_RBG888 DSI_RGB888#define LCD_DEFAULT_FONT Font24#define LCD_COLOR_TRANSPARENT ((uint32_t) 0xFF000000)#define LCD_COLOR_ORANGE ((uint32_t) 0xFFFFA500)#define LCD_COLOR_BROWN ((uint32_t) 0xFFA52A2A)#define LCD_COLOR_BLACK ((uint32_t) 0xFF000000)#define LCD_COLOR_DARKGRAY ((uint32_t) 0xFF404040)#define LCD_COLOR_GRAY ((uint32_t) 0xFF808080)#define LCD_COLOR_LIGHTGRAY ((uint32_t) 0xFFD3D3D3)#define LCD_COLOR_WHITE ((uint32_t) 0xFFFFFFFF)#define LCD_COLOR_DARKYELLOW ((uint32_t) 0xFF808000)#define LCD_COLOR_DARKMAGENTA ((uint32_t) 0xFF800080)#define LCD_COLOR_DARKCYAN ((uint32_t) 0xFF008080)#define LCD_COLOR_DARKRED ((uint32_t) 0xFF800000)#define LCD_COLOR_DARKGREEN ((uint32_t) 0xFF008000)#define LCD_COLOR_DARKBLUE ((uint32_t) 0xFF000080)#define LCD_COLOR_LIGHTYELLOW ((uint32_t) 0xFFFFFF80)#define LCD_COLOR_LIGHTMAGENTA ((uint32_t) 0xFFFF80FF)#define LCD_COLOR_LIGHTCYAN ((uint32_t) 0xFF80FFFF)#define LCD_COLOR_LIGHTRED ((uint32_t) 0xFFFF8080)#define LCD_COLOR_LIGHTGREEN ((uint32_t) 0xFF80FF80)#define LCD_COLOR_LIGHTBLUE ((uint32_t) 0xFF8080FF)#define LCD_COLOR_YELLOW ((uint32_t) 0xFFFFFF00)#define LCD_COLOR_MAGENTA ((uint32_t) 0xFFFF00FF)#define LCD_COLOR_CYAN ((uint32_t) 0xFF00FFFF)#define LCD_COLOR_RED ((uint32_t) 0xFFFF0000)#define LCD_COLOR_GREEN ((uint32_t) 0xFF00FF00)#define LCD_COLOR_BLUE ((uint32_t) 0xFF0000FF)#define LCD_OTM8009A_ID ((uint32_t) 0)#define LCD_TIMEOUT 0x02#define LCD_ERROR 0x01#define LCD_OK 0x00#define LTDC_DEFAULT_ACTIVE_LAYER LTDC_ACTIVE_LAYER_FOREGROUND#define LTDC_NB_OF_LAYERS ((uint32_t) 2)#define LTDC_ACTIVE_LAYER_FOREGROUND ((uint32_t) 1)#define LTDC_ACTIVE_LAYER_BACKGROUND ((uint32_t) 0)#define LTDC_MAX_LAYER_NUMBER ((uint32_t) 2)#define LCD_FB_START_ADDRESS ((uint32_t)0xC0000000)#define LCD_LayerCfgTypeDef LTDC_LayerCfgTypeDef#define BSP_LCD_LTDC_ER_IRQHandler LTDC_ER_IRQHandler#define BSP_LCD_LTDC_IRQHandler LTDC_IRQHandler#define BSP_LCD_DSI_IRQHandler DSI_IRQHandler#define BSP_LCD_DMA2D_IRQHandler DMA2D_IRQHandler#define DMA2D_M2M_PFC DMA2D_CR_MODE_0#define DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos)#define DMA2D_CR_MODE_Pos (16U)#define DMA2D_OUTPUT_ARGB8888 0x00000000U#define DMA2D_NO_MODIF_ALPHA 0x00000000U#define MAX_DMA2D_LAYER 2U#define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)#define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000UL)#define DMA2D_R2M DMA2D_CR_MODE#define DMA2D_CR_MODE DMA2D_CR_MODE_Msk#define DMA2D_CR_MODE_Msk (0x3UL << DMA2D_CR_MODE_Pos)#define ABS(X) ((X) > 0 ? (X) : -(X))#define MAX_LAYER 2U#define __HAL_RCC_LTDC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk#define RCC_APB2ENR_LTDCEN_Msk (0x1UL << RCC_APB2ENR_LTDCEN_Pos)#define RCC_APB2ENR_LTDCEN_Pos (26U)#define __HAL_RCC_LTDC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_LTDCRST))#define RCC_APB2RSTR_LTDCRST RCC_APB2RSTR_LTDCRST_Msk#define RCC_APB2RSTR_LTDCRST_Msk (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)#define RCC_APB2RSTR_LTDCRST_Pos (26U)#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_LTDCRST))#define __HAL_RCC_DMA2D_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_DMA2DEN RCC_AHB1ENR_DMA2DEN_Msk#define RCC_AHB1ENR_DMA2DEN_Msk (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)#define RCC_AHB1ENR_DMA2DEN_Pos (23U)#define __HAL_RCC_DMA2D_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))#define RCC_AHB1RSTR_DMA2DRST RCC_AHB1RSTR_DMA2DRST_Msk#define RCC_AHB1RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)#define RCC_AHB1RSTR_DMA2DRST_Pos (23U)#define __HAL_RCC_DMA2D_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2DRST))#define __HAL_RCC_DSI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_DSIEN RCC_APB2ENR_DSIEN_Msk#define RCC_APB2ENR_DSIEN_Msk (0x1UL << RCC_APB2ENR_DSIEN_Pos)#define RCC_APB2ENR_DSIEN_Pos (27U)#define __HAL_RCC_DSI_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_DSIRST))#define RCC_APB2RSTR_DSIRST RCC_APB2RSTR_DSIRST_Msk#define RCC_APB2RSTR_DSIRST_Msk (0x1UL << RCC_APB2RSTR_DSIRST_Pos)#define RCC_APB2RSTR_DSIRST_Pos (27U)#define __HAL_RCC_DSI_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DSIRST))#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))#define __HAL_RCC_DMA2D_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2DEN))#define __HAL_RCC_DSI_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DSIEN))#define LCD_DSI_ID 0x11#define DSI_DCS_SHORT_PKT_WRITE_P1 0x00000015U#define DSI_DCS_LONG_PKT_WRITE 0x00000039U#define POLY_X(Z) ((int32_t)((Points + (Z))->X))#define POLY_Y(Z) ((int32_t)((Points + (Z))->Y))#define DMA2D_INPUT_ARGB8888 0x00000000U#define DMA2D_INPUT_RGB565 0x00000002U#define DMA2D_INPUT_RGB888 0x00000001U#define LTDC_PIXEL_FORMAT_ARGB8888 0x00000000U#define LTDC_PIXEL_FORMAT_RGB888 0x00000001U#define LTDC_PIXEL_FORMAT_RGB565 0x00000002U#define LTDC_PIXEL_FORMAT_ARGB4444 0x00000004U#define LTDC_PIXEL_FORMAT_AL88 0x00000007U#define __HAL_LTDC_LAYER_ENABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR |= (uint32_t)LTDC_LxCR_LEN)#define LTDC_LAYER(__HANDLE__,__LAYER__) ((LTDC_Layer_TypeDef *)((uint32_t)( ((uint32_t)((__HANDLE__)->Instance)) + 0x84U + (0x80U*(__LAYER__)))))#define LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk#define LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos)#define LTDC_LxCR_LEN_Pos (0U)#define __HAL_LTDC_LAYER_DISABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR &= ~(uint32_t)LTDC_LxCR_LEN)#define LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk#define __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_IMR)#define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG#define LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos)#define LTDC_SRCR_IMR_Pos (0U)#define LTDC_BLENDING_FACTOR1_PAxCA 0x00000600U#define LTDC_BLENDING_FACTOR2_PAxCA 0x00000007U#define __HAL_RCC_GPIOK_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOKEN RCC_AHB1ENR_GPIOKEN_Msk#define RCC_AHB1ENR_GPIOKEN_Msk (0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)#define RCC_AHB1ENR_GPIOKEN_Pos (10U)#define GPIO_PIN_7 ((uint16_t)0x0080U)#define GPIO_SPEED_FREQ_VERY_HIGH ((uint32_t)0x00000003U)#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)#define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800UL)#define DSI ((DSI_TypeDef *)DSI_BASE)#define DSI_BASE (APB2PERIPH_BASE + 0x6C00UL)#define DSI_PLL_IN_DIV5 0x00000005U#define DSI_PLL_OUT_DIV1 0x00000000U#define DSI_TWO_DATA_LANES 1U#define DSI_RGB888 0x00000005U#define DSI_VSYNC_ACTIVE_HIGH 0x00000000U#define DSI_HSYNC_ACTIVE_HIGH 0x00000000U#define DSI_DATA_ENABLE_ACTIVE_HIGH 0x00000000U#define DSI_VID_MODE_BURST 2U#define DSI_LP_COMMAND_ENABLE DSI_VMCR_LPCE#define DSI_VMCR_LPCE DSI_VMCR_LPCE_Msk#define DSI_VMCR_LPCE_Msk (0x1UL << DSI_VMCR_LPCE_Pos)#define DSI_VMCR_LPCE_Pos (15U)#define DSI_LP_HFP_ENABLE DSI_VMCR_LPHFPE#define DSI_VMCR_LPHFPE DSI_VMCR_LPHFPE_Msk#define DSI_VMCR_LPHFPE_Msk (0x1UL << DSI_VMCR_LPHFPE_Pos)#define DSI_VMCR_LPHFPE_Pos (13U)#define DSI_LP_HBP_ENABLE DSI_VMCR_LPHBPE#define DSI_VMCR_LPHBPE DSI_VMCR_LPHBPE_Msk#define DSI_VMCR_LPHBPE_Msk (0x1UL << DSI_VMCR_LPHBPE_Pos)#define DSI_VMCR_LPHBPE_Pos (12U)#define DSI_LP_VACT_ENABLE DSI_VMCR_LPVAE#define DSI_VMCR_LPVAE DSI_VMCR_LPVAE_Msk#define DSI_VMCR_LPVAE_Msk (0x1UL << DSI_VMCR_LPVAE_Pos)#define DSI_VMCR_LPVAE_Pos (11U)#define DSI_LP_VFP_ENABLE DSI_VMCR_LPVFPE#define DSI_VMCR_LPVFPE DSI_VMCR_LPVFPE_Msk#define DSI_VMCR_LPVFPE_Msk (0x1UL << DSI_VMCR_LPVFPE_Pos)#define DSI_VMCR_LPVFPE_Pos (10U)#define DSI_LP_VBP_ENABLE DSI_VMCR_LPVBPE#define DSI_VMCR_LPVBPE DSI_VMCR_LPVBPE_Msk#define DSI_VMCR_LPVBPE_Msk (0x1UL << DSI_VMCR_LPVBPE_Pos)#define DSI_VMCR_LPVBPE_Pos (9U)#define DSI_LP_VSYNC_ENABLE DSI_VMCR_LPVSAE#define DSI_VMCR_LPVSAE DSI_VMCR_LPVSAE_Msk#define DSI_VMCR_LPVSAE_Msk (0x1UL << DSI_VMCR_LPVSAE_Pos)#define DSI_VMCR_LPVSAE_Pos (8U)#define RCC_PERIPHCLK_LTDC ((uint32_t)0x00000008U)#define RCC_PLLSAIDIVR_2 ((uint32_t)0x00000000U)#define LTDC_PCPOLARITY_IPC 0x00000000U#define LTDC ((LTDC_TypeDef *)LTDC_BASE)#define LTDC_BASE (APB2PERIPH_BASE + 0x6800UL)#define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig#define LCD_DSI_ID_REG 0xA8#define SD_DetectIRQHandler() HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8)#define BSP_SDMMC2_IRQHandler SDMMC2_IRQHandler#define BSP_SDMMC2_DMA_Rx_IRQHandler DMA2_Stream0_IRQHandler#define BSP_SDMMC2_DMA_Tx_IRQHandler DMA2_Stream5_IRQHandler#define SD2_DMAx_Rx_IRQn DMA2_Stream0_IRQn#define SD2_DMAx_Tx_IRQn DMA2_Stream5_IRQn#define SD2_DMAx_Rx_STREAM DMA2_Stream0#define SD2_DMAx_Tx_STREAM DMA2_Stream5#define SD2_DMAx_Rx_CHANNEL DMA_CHANNEL_11#define SD2_DMAx_Tx_CHANNEL DMA_CHANNEL_11#define BSP_SDMMC1_IRQHandler SDMMC1_IRQHandler#define BSP_SDMMC1_DMA_Rx_IRQHandler DMA2_Stream3_IRQHandler#define BSP_SDMMC1_DMA_Tx_IRQHandler DMA2_Stream6_IRQHandler#define SD1_DMAx_Rx_IRQn DMA2_Stream3_IRQn#define SD1_DMAx_Tx_IRQn DMA2_Stream6_IRQn#define SD1_DMAx_Rx_STREAM DMA2_Stream3#define SD1_DMAx_Tx_STREAM DMA2_Stream6#define SD1_DMAx_Rx_CHANNEL DMA_CHANNEL_4#define SD1_DMAx_Tx_CHANNEL DMA_CHANNEL_4#define __DMAx_TxRx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define SD_DATATIMEOUT ((uint32_t)100000000)#define SD_CARD2 ((uint32_t)0x01)#define SD_CARD1 ((uint32_t)0x00)#define SD_NOT_PRESENT ((uint8_t)0x00)#define SD_PRESENT ((uint8_t)0x01)#define SD_TRANSFER_BUSY ((uint8_t)0x01)#define SD_TRANSFER_OK ((uint8_t)0x00)#define MSD_ERROR_SD_NOT_PRESENT ((uint8_t)0x02)#define MSD_ERROR ((uint8_t)0x01)#define MSD_OK ((uint8_t)0x00)#define BSP_SD_CardInfo HAL_SD_CardInfoTypeDef#define HAL_SD_CARD_TRANSFER 0x00000004U#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE)#define SDMMC1_BASE (APB2PERIPH_BASE + 0x2C00UL)initializer for M_APP4initializer for M_APP5initializer for M_APP6initializer for M_APP7initializer for M_APP8initializer for M_APP9initializer for M_APP10initializer for M_APP11initializer for M_APP12initializer for M_APP13initializer for M_APP14initializer for M_APP15initializer for M_JPG0initializer for M_JPG13initializer for M_COMinitializer for M_TEMinitializer for M_ERRORinitializer for masterinitializer for nominalinitializer for main_passinitializer for huff_opt_passinitializer for output_passinitializer for val_ac_chrominanceinitializer for bits_ac_chrominanceinitializer for val_ac_luminanceinitializer for bits_ac_luminanceinitializer for val_dc_chrominanceinitializer for bits_dc_chrominanceinitializer for val_dc_luminanceinitializer for bits_dc_luminanceinitializer for std_chrominance_quant_tblinitializer for std_luminance_quant_tblinitializer for prepinitializer for rgroup_heightinitializer for buf_heightinitializer for smoothokinitializer for output_colsinitializer for downsampleinitializer for numcolsinitializer for retcodeinitializer for cid0initializer for cid1initializer for cid2initializer for _mpinitializer for cindexinitializer for coef_bit_ptrinitializer for expectedinitializer for srcinitializer for mybufferinitializer for range_limitinitializer for Crrtabinitializer for Cbbtabinitializer for Crgtabinitializer for Cbgtabinitializer for num_componentsinitializer for idctinitializer for method_ptrinitializer for ismtblinitializer for ifmtblinitializer for fmtblinitializer for blockinitializer for posinitializer for p1initializer for linitializer for next_input_byteinitializer for bytes_in_bufferinitializer for cinfoinitializer for syminitializer for bmaskinitializer for jpeg_zigzag_order2initializer for jpeg_zigzag_order3initializer for jpeg_zigzag_order4initializer for jpeg_zigzag_order5initializer for jpeg_zigzag_order6initializer for jpeg_zigzag_order7initializer for jpeg_zigzag_orderinitializer for inputctlinitializer for Minitializer for actioninitializer for datasrcinitializer for totalleninitializer for upsamplecall to HAL_TIM_PeriodElapsedCallbackcall to __STREXWcall to __LDREXWcall to HAL_RCC_GetPCLK2Freqcall to HAL_RCC_GetPCLK1Freqcall to FMC_SDRAM_GetModeStatuscall to FMC_SDRAM_SetAutoRefreshNumbercall to FMC_SDRAM_ProgramRefreshRatecall to FMC_SDRAM_SendCommandcall to FMC_SDRAM_WriteProtection_Disablecall to FMC_SDRAM_WriteProtection_Enablecall to FMC_SDRAM_DeInitcall to FMC_SDRAM_Timing_Initcall to FMC_SDRAM_Initcall to HAL_SDRAM_DMA_XferErrorCallbackcall to HAL_SDRAM_DMA_XferCpltCallbackcall to HAL_SDRAM_RefreshErrorCallbackcall to HAL_SDRAM_MspDeInitcall to HAL_SDRAM_MspInitcall to HAL_TIMEx_Break2Callbackcall to HAL_TIMEx_BreakCallbackcall to HAL_TIMEx_CommutHalfCpltCallbackcall to HAL_TIMEx_CommutCallbackcall to HAL_TIMEx_HallSensor_MspDeInitcall to HAL_TIMEx_HallSensor_MspInitcall to TIM_CCxChannelCmdcall to TIM_ETR_SetConfigcall to TIM_OC2_SetConfigcall to TIM_TI1_SetConfigcall to TIM_Base_SetConfigcall to HAL_TIM_ErrorCallbackcall to HAL_TIM_TriggerHalfCpltCallbackcall to HAL_TIM_TriggerCallbackcall to HAL_TIM_PWM_PulseFinishedHalfCpltCallbackcall to HAL_TIM_PWM_PulseFinishedCallbackcall to HAL_TIM_IC_CaptureHalfCpltCallbackcall to HAL_TIM_IC_CaptureCallbackcall to HAL_TIM_OC_DelayElapsedCallbackcall to HAL_TIM_PeriodElapsedHalfCpltCallbackcall to HAL_TIM_DMABurst_MultiReadStartcall to HAL_TIM_DMABurst_MultiWriteStartcall to HAL_TIM_Encoder_MspDeInitcall to HAL_TIM_Encoder_MspInitcall to HAL_TIM_OnePulse_MspDeInitcall to HAL_TIM_OnePulse_MspInitcall to HAL_TIM_IC_MspDeInitcall to HAL_TIM_IC_MspInitcall to HAL_TIM_PWM_MspDeInitcall to HAL_TIM_PWM_MspInitcall to HAL_TIM_OC_MspDeInitcall to HAL_TIM_OC_MspInitcall to HAL_TIM_Base_MspDeInitcall to HAL_TIM_Base_MspInitcall to HAL_UARTEx_WakeupCallbackcall to UART_WaitOnFlagUntilTimeoutcall to UART_CheckIdleStatecall to HAL_UARTEx_RxEventCallbackcall to HAL_UART_AbortReceiveCpltCallbackcall to HAL_UART_AbortTransmitCpltCallbackcall to HAL_UART_AbortCpltCallbackcall to HAL_UART_ErrorCallbackcall to HAL_UART_RxCpltCallbackcall to HAL_UART_RxHalfCpltCallbackcall to HAL_UART_TxCpltCallbackcall to HAL_UART_TxHalfCpltCallbackcall to TIM_ITRx_SetConfigcall to TIM_TI4_SetConfigcall to TIM_TI3_SetConfigcall to TIM_TI2_ConfigInputStagecall to TIM_TI2_SetConfigcall to TIM_TI1_ConfigInputStagecall to TIM_SlaveTimer_SetConfigcall to TIM_OC6_SetConfigcall to TIM_OC5_SetConfigcall to TIM_OC4_SetConfigcall to TIM_OC3_SetConfigcall to TIM_OC1_SetConfigcall to TIM_CCxNChannelCmdcall to UART_EndTransmit_ITcall to UART_EndTxTransfercall to UART_EndRxTransferinitializer for postinitializer for output_datainitializer for msg_codeinitializer for msgtextinitializer for jpeg_std_message_tableinitializer for dcvalinitializer for meminitializer for next_lhdr_ptrinitializer for next_shdr_ptrinitializer for end_rowinitializer for bytesperrowinitializer for extra_pool_slopinitializer for first_pool_slopinitializer for cquantizeinitializer for colorindex0initializer for colorindex1initializer for colorindex2initializer for colorindexinitializer for max_colorsinitializer for RGB_orderinitializer for base_dither_matrixinitializer for desiredinitializer for histograminitializer for arraysizeinitializer for error_limitinitializer for colormap0initializer for colormap1initializer for colormap2initializer for pixcodeinitializer for numcolorsinitializer for totalinitializer for c0totalinitializer for c1totalinitializer for c2totalinitializer for maxvinitializer for whichinitializer for maxcinitializer for jpeg_natural_order2initializer for jpeg_natural_order3initializer for jpeg_natural_order4initializer for jpeg_natural_order5initializer for jpeg_natural_order6initializer for jpeg_natural_order7initializer for jpeg_natural_orderinitializer for bufinitializer for leninitializer for msginitializer for write_finishedinitializer for out_errinitializer for op_completed_seminitializer for remaininginitializer for recvedinitializer for non_blockinginitializer for close_finishedinitializer for newconninitializer for init_flagsinitializer for iptypeinitializer for conninitializer for pcbinitializer for was_nonblocking_connectinitializer for netconn_closedinitializer for netconn_resetinitializer for netconn_abortedinitializer for err_to_errno_tableinitializer for NETCONN_EVT_RCVPLUSinitializer for NETCONN_EVT_RCVMINUSinitializer for NETCONN_EVT_SENDPLUSinitializer for NETCONN_EVT_SENDMINUSinitializer for NETCONN_EVT_ERRORinitializer for NETCONN_NONEinitializer for NETCONN_WRITEinitializer for NETCONN_LISTENinitializer for NETCONN_CONNECTinitializer for NETCONN_CLOSEinitializer for NETCONN_INVALIDinitializer for NETCONN_TCPinitializer for NETCONN_UDPinitializer for NETCONN_UDPLITEinitializer for NETCONN_UDPNOCHKSUMinitializer for NETCONN_RAWinitializer for size_intinitializer for sockinitializer for op_modeinitializer for sockerrinitializer for ninitializer for shut_rxinitializer for shut_txinitializer for do_signalinitializer for pollfdinitializer for waitresinitializer for nreadyinitializer for lastdatainitializer for rcveventinitializer for sendeventinitializer for erreventinitializer for msecs_longinitializer for recv_flagsinitializer for recvd_localinitializer for datagram_leninitializer for len_leftinitializer for wrote_msginitializer for truncatedinitializer for apiflagsinitializer for recvdinitializer for recv_leftinitializer for is_tcpinitializer for portinitializer for sinitializer for LWIP_POLLSCAN_CLEARinitializer for LWIP_POLLSCAN_INC_WAITinitializer for LWIP_POLLSCAN_DEC_WAITinitializer for qinitializer for sbinitializer for LWIP_IANA_PORT_SMTPinitializer for LWIP_IANA_PORT_DHCP_SERVERinitializer for LWIP_IANA_PORT_DHCP_CLIENTinitializer for LWIP_IANA_PORT_TFTPinitializer for LWIP_IANA_PORT_HTTPinitializer for LWIP_IANA_PORT_SNTPinitializer for LWIP_IANA_PORT_NETBIOSinitializer for LWIP_IANA_PORT_SNMPinitializer for LWIP_IANA_PORT_SNMP_TRAPinitializer for LWIP_IANA_PORT_HTTPSinitializer for LWIP_IANA_PORT_SMTPSinitializer for LWIP_IANA_PORT_MQTTinitializer for LWIP_IANA_PORT_MDNSinitializer for LWIP_IANA_PORT_SECURE_MQTTinitializer for LWIP_IANA_HWTYPE_ETHERNETinitializer for ERR_OKinitializer for ERR_MEMinitializer for ERR_BUFinitializer for ERR_TIMEOUTinitializer for ERR_RTEinitializer for ERR_INPROGRESSinitializer for ERR_VALinitializer for ERR_WOULDBLOCKinitializer for ERR_USEinitializer for ERR_ALREADYinitializer for ERR_ISCONNinitializer for ERR_CONNinitializer for ERR_IFinitializer for ERR_ABRTinitializer for ERR_RSTinitializer for ERR_CLSDinitializer for ERR_ARGinitializer for file__index_htmlinitializer for file__404_htmlinitializer for file__img_sics_gifinitializer for data__index_htmlinitializer for data__404_htmlinitializer for data__img_sics_gifinitializer for PBUF_RAMinitializer for PBUF_ROMinitializer for PBUF_REFinitializer for PBUF_POOLinitializer for PBUF_TRANSPORTinitializer for PBUF_IPinitializer for PBUF_LINKinitializer for PBUF_RAW_TXinitializer for PBUF_RAWinitializer for MEMP_UDP_PCBinitializer for MEMP_TCP_PCBinitializer for MEMP_TCP_PCB_LISTENinitializer for MEMP_TCP_SEGcall to __get_IPSRcall to UART_Start_Receive_DMAcall to UART_Start_Receive_ITcall to UART_AdvFeatureConfigcall to UART_SetConfigcall to HAL_UART_MspDeInitcall to HAL_UART_MspInitcall to osMailAlloccall to osPoolFreecall to osPoolAlloccall to osPoolCreatecall to uxQueueMessagesWaitingcall to xQueueTakeMutexRecursivecall to xQueueGiveMutexRecursivecall to xQueueCreateMutexcall to inHandlerModecall to vQueueDeletecall to uxQueueSpacesAvailablecall to uxQueueMessagesWaitingFromISRcall to xQueuePeekcall to vTaskListcall to xTaskResumeAllcall to vTaskSuspendAllcall to xTaskGetSchedulerStatecall to xPortSysTickHandlercall to xQueueReceiveFromISRcall to xQueueReceivecall to xQueueGenericSendFromISRcall to xQueueGenericSendcall to pvPortMalloccall to xQueueGenericCreatecall to vPortFreecall to memsetcall to ulPortRaiseBASEPRIcall to vPortEnterCriticalcall to vPortSetBASEPRIcall to vPortExitCriticalcall to xQueueGiveFromISRcall to xQueueSemaphoreTakecall to xQueueCreateCountingSemaphorecall to xTaskNotifyWaitcall to xTaskGenericNotifyFromISRcall to xTaskGenericNotifycall to vTaskDelaycall to makeCmsisPrioritycall to uxTaskPriorityGetFromISRcall to uxTaskPriorityGetcall to vTaskPrioritySetcall to makeFreeRtosPrioritycall to vTaskDeletecall to xTaskGetCurrentTaskHandlecall to xTaskCreatecall to xTaskGetTickCountFromISRcall to xTaskGetTickCountcall to vTaskStartSchedulercall to uxListRemovecall to vListInsertcall to vListInsertEndcall to vListInitialisecall to vPortValidateInterruptPrioritycall to vPortRaiseBASEPRIcall to vPortEnableVFPcall to vPortSetupTimerInterruptcall to xTaskIncrementTickcall to vPortEndSchedulercall to xPortStartSchedulercall to prvPortStartFirstTaskcall to vTaskSwitchContextcall to prvTaskExitErrorcall to prvInsertBlockIntoFreeListcall to prvHeapInitcall to xQueueGenericResetcall to vQueueUnregisterQueuecall to prvIsQueueFullcall to prvIsQueueEmptycall to prvUnlockQueuecall to xTaskRemoveFromEventListcall to vTaskMissedYieldcall to prvCopyDataFromQueuecall to memcpycall to prvCopyDataToQueuecall to xTaskPriorityDisinheritcall to prvGetDisinheritPriorityAfterTimeoutcall to vTaskInternalSetTimeOutStatecall to xTaskCheckForTimeOutcall to vTaskPlaceOnEventListcall to pvTaskIncrementMutexHeldCountcall to xTaskPriorityInheritcall to vTaskPriorityDisinheritAfterTimeoutcall to prvInitialiseMutexcall to prvInitialiseNewQueuecall to uxTaskGetSystemStatecall to vTaskGetInfocall to eTaskGetStatecall to prvAddCurrentTaskToDelayedListcall to prvWriteNameToBuffercall to sprintfcall to strlencall to strcpycall to prvResetNextTaskUnblockTimecall to prvDeleteTCBcall to prvTaskCheckFreeStackSpacecall to prvListTasksWithinSingleListcall to prvCheckTasksWaitingTerminationcall to ucPortCountLeadingZeros#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)#define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)#define __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDMMC1EN))#define RCC_APB2ENR_SDMMC1EN RCC_APB2ENR_SDMMC1EN_Msk#define RCC_APB2ENR_SDMMC1EN_Msk (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)#define RCC_APB2ENR_SDMMC1EN_Pos (11U)#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)#define __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDMMC2EN))#define RCC_APB2ENR_SDMMC2EN RCC_APB2ENR_SDMMC2EN_Msk#define RCC_APB2ENR_SDMMC2EN_Msk (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)#define RCC_APB2ENR_SDMMC2EN_Pos (7U)#define __HAL_RCC_SDMMC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)#define RCC_AHB1ENR_DMA2EN_Pos (22U)#define __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk#define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)#define RCC_AHB1ENR_GPIODEN_Pos (3U)#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH#define GPIO_AF12_SDMMC1 ((uint8_t)0xCU)#define GPIO_PIN_11 ((uint16_t)0x0800U)#define GPIO_PIN_12 ((uint16_t)0x1000U)#define GPIO_PIN_2 ((uint16_t)0x0004U)#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)#define DMA_CHANNEL_4 0x08000000U#define DMA_PERIPH_TO_MEMORY 0x00000000U#define DMA_PINC_DISABLE 0x00000000U#define DMA_MINC_ENABLE DMA_SxCR_MINC#define DMA_SxCR_MINC DMA_SxCR_MINC_Msk#define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos)#define DMA_SxCR_MINC_Pos (10U)#define DMA_PDATAALIGN_WORD DMA_SxCR_PSIZE_1#define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos)#define DMA_SxCR_PSIZE_Pos (11U)#define DMA_MDATAALIGN_WORD DMA_SxCR_MSIZE_1#define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos)#define DMA_SxCR_MSIZE_Pos (13U)#define DMA_PFCTRL DMA_SxCR_PFCTRL#define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk#define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos)#define DMA_SxCR_PFCTRL_Pos (5U)#define DMA_PRIORITY_VERY_HIGH DMA_SxCR_PL#define DMA_SxCR_PL DMA_SxCR_PL_Msk#define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos)#define DMA_SxCR_PL_Pos (16U)#define DMA_FIFOMODE_ENABLE DMA_SxFCR_DMDIS#define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk#define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos)#define DMA_SxFCR_DMDIS_Pos (2U)#define DMA_FIFO_THRESHOLD_FULL DMA_SxFCR_FTH#define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk#define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FTH_Pos (0U)#define DMA_MBURST_INC4 DMA_SxCR_MBURST_0#define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos)#define DMA_SxCR_MBURST_Pos (23U)#define DMA_PBURST_INC4 DMA_SxCR_PBURST_0#define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_PBURST_Pos (21U)#define DMA_MEMORY_TO_PERIPH DMA_SxCR_DIR_0#define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos)#define DMA_SxCR_DIR_Pos (6U)#define __HAL_RCC_SDMMC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk#define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)#define RCC_AHB1ENR_GPIOGEN_Pos (6U)#define GPIO_AF10_SDMMC2 ((uint8_t)0x0AU)#define GPIO_PIN_4 ((uint16_t)0x0010U)#define GPIO_PIN_6 ((uint16_t)0x0040U)#define GPIO_AF11_SDMMC2 ((uint8_t)0x0BU)#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)#define DMA_CHANNEL_11 0x16000000U#define DMA_MDATAALIGN_BYTE 0x00000000U#define DMA_MBURST_INC16 DMA_SxCR_MBURST#define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk#define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos)#define SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE)#define SDMMC2_BASE (APB2PERIPH_BASE + 0x1C00UL)#define SDMMC_CLOCK_EDGE_RISING 0x00000000U#define SDMMC_CLOCK_BYPASS_DISABLE 0x00000000U#define SDMMC_CLOCK_POWER_SAVE_DISABLE 0x00000000U#define SDMMC_BUS_WIDE_1B 0x00000000U#define SDMMC_HARDWARE_FLOW_CONTROL_DISABLE 0x00000000U#define SDMMC_TRANSFER_CLK_DIV ((uint8_t)0x0)#define SDMMC_BUS_WIDE_4B SDMMC_CLKCR_WIDBUS_0#define SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_WIDBUS_Pos (11U)#define __HAL_RCC_FMC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); UNUSED(tmpreg); } while(0)#define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk#define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)#define RCC_AHB3ENR_FMCEN_Pos (0U)#define __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk#define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)#define RCC_AHB1ENR_GPIOEEN_Pos (4U)#define __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk#define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)#define RCC_AHB1ENR_GPIOHEN_Pos (7U)#define GPIO_AF12_FMC ((uint8_t)0xCU)#define GPIO_PIN_14 ((uint16_t)0x4000U)#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)#define GPIO_PIN_5 ((uint16_t)0x0020U)#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)#define DMA_CHANNEL_0 0x00000000U#define DMA_MEMORY_TO_MEMORY DMA_SxCR_DIR_1#define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos)#define DMA_PINC_ENABLE DMA_SxCR_PINC#define DMA_SxCR_PINC DMA_SxCR_PINC_Msk#define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos)#define DMA_SxCR_PINC_Pos (9U)#define DMA_NORMAL 0x00000000U#define DMA_PRIORITY_HIGH DMA_SxCR_PL_1#define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos)#define DMA_FIFOMODE_DISABLE 0x00000000U#define DMA_MBURST_SINGLE 0x00000000U#define DMA_PBURST_SINGLE 0x00000000U#define FMC_SDRAM_CMD_CLK_ENABLE (0x00000001U)#define FMC_SDRAM_CMD_TARGET_BANK1 FMC_SDCMR_CTB1#define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk#define FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos)#define FMC_SDCMR_CTB1_Pos (4U)#define FMC_SDRAM_CMD_PALL (0x00000002U)#define FMC_SDRAM_CMD_AUTOREFRESH_MODE (0x00000003U)#define FMC_SDRAM_CMD_LOAD_MODE (0x00000004U)#define FMC_SDRAM_DEVICE FMC_Bank5_6#define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL)#define FMC_R_BASE 0xA0000000UL#define FMC_SDRAM_BANK1 (0x00000000U)#define FMC_SDRAM_COLUMN_BITS_NUM_9 (0x00000001U)#define FMC_SDRAM_ROW_BITS_NUM_12 (0x00000004U)#define FMC_SDRAM_MEM_BUS_WIDTH_32 (0x00000020U)#define FMC_SDRAM_INTERN_BANKS_NUM_4 (0x00000040U)#define FMC_SDRAM_CAS_LATENCY_3 (0x00000180U)#define FMC_SDRAM_WRITE_PROTECTION_DISABLE (0x00000000U)#define FMC_SDRAM_CLOCK_PERIOD_2 (0x00000800U)#define FMC_SDRAM_RBURST_ENABLE (0x00001000U)#define FMC_SDRAM_RPIPE_DELAY_0 (0x00000000U)#define BSP_SRAM_DMA_IRQHandler DMA2_Stream4_IRQHandler#define SRAM_DMAx_IRQn DMA2_Stream4_IRQn#define SRAM_DMAx_STREAM DMA2_Stream4#define SRAM_DMAx_CHANNEL DMA_CHANNEL_0#define __SRAM_DMAx_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __SRAM_DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define CONTINUOUSCLOCK_FEATURE FMC_CONTINUOUS_CLOCK_SYNC_ONLY#define SRAM_WRITEBURST FMC_WRITE_BURST_DISABLE#define SRAM_BURSTACCESS FMC_BURST_ACCESS_MODE_DISABLE#define SRAM_MEMORY_WIDTH FMC_NORSRAM_MEM_BUS_WIDTH_16#define SRAM_DEVICE_SIZE ((uint32_t)0x200000)#define SRAM_DEVICE_ADDR ((uint32_t)0x68000000)#define SRAM_ERROR ((uint8_t)0x01)#define SRAM_OK ((uint8_t)0x00)#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)#define DMA_PDATAALIGN_HALFWORD DMA_SxCR_PSIZE_0#define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos)#define DMA_MDATAALIGN_HALFWORD DMA_SxCR_MSIZE_0#define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos)#define FMC_NORSRAM_DEVICE FMC_Bank1#define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)#define FMC_NORSRAM_EXTENDED_DEVICE FMC_Bank1E#define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)#define FMC_ACCESS_MODE_A (0x00000000U)#define FMC_NORSRAM_BANK3 (0x00000004U)#define FMC_DATA_ADDRESS_MUX_DISABLE (0x00000000U)#define FMC_MEMORY_TYPE_SRAM (0x00000000U)#define FMC_NORSRAM_MEM_BUS_WIDTH_16 (0x00000010U)#define FMC_BURST_ACCESS_MODE_DISABLE (0x00000000U)#define FMC_WAIT_SIGNAL_POLARITY_LOW (0x00000000U)#define FMC_WAIT_TIMING_BEFORE_WS (0x00000000U)#define FMC_WRITE_OPERATION_ENABLE (0x00001000U)#define FMC_WAIT_SIGNAL_DISABLE (0x00000000U)#define FMC_EXTENDED_MODE_DISABLE (0x00000000U)#define FMC_ASYNCHRONOUS_WAIT_DISABLE (0x00000000U)#define FMC_WRITE_BURST_DISABLE (0x00000000U)#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY (0x00000000U)#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )#define __CM_CMSIS_VERSION_SUB ( 1U)#define __CM_CMSIS_VERSION_MAIN ( 5U)#define __FPU_PRESENT 1U#define __FPU_USED 1U#define __NO_RETURN __attribute__((__noreturn__))#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )#define __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __CMSIS_GCC_USE_REG(r) "r" (r)#define __CMSIS_GCC_RW_REG(r) "+r" (r)#define __CMSIS_GCC_OUT_REG(r) "=r" (r)#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section(".vectors")))#define __VECTOR_TABLE __Vectors#define __STACK_LIMIT __StackLimit#define __INITIAL_SP __StackTop#define __PROGRAM_START __cmsis_start#define __RESTRICT __restrict#define __ALIGNED(x) __attribute__((aligned(x)))#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)#define __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)#define __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)#define __PACKED_UNION union __attribute__((packed, aligned(1)))#define __PACKED __attribute__((packed, aligned(1)))#define __WEAK __attribute__((weak))#define __USED __attribute__((used))#define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline#define __STATIC_INLINE static inline#define __INLINE inline#define __ASM __asm#define __ARM_FEATURE_DSP 1#define __GNUC_MINOR__ 3#define __ARM_ARCH_7EM__ 1#define __thumb2__ 1#define __thumb__ 1#define MPU_TYPE_RALIASES 4U#define MPU ((MPU_Type *) MPU_BASE )#define MPU_BASE (SCS_BASE + 0x0D90UL)#define SCS_BASE (0xE000E000UL)#define SCB_BASE (SCS_BASE + 0x0D00UL)#define SCB ((SCB_Type *) SCB_BASE )#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)#define SCB_SHCSR_MEMFAULTENA_Pos 16U#define MPU_CTRL_ENABLE_Msk (1UL )#define ARM_MPU_CACHEP_WB_NWA 3U#define ARM_MPU_CACHEP_WT_NWA 2U#define ARM_MPU_CACHEP_WB_WRA 1U#define ARM_MPU_CACHEP_NOCACHE 0U#define ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)#define ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)#define ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))#define ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))#define ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk))#define ARM_MPU_AP_RO 6U#define ARM_MPU_AP_PRO 5U#define ARM_MPU_AP_FULL 3U#define ARM_MPU_AP_URO 2U#define ARM_MPU_AP_PRIV 1U#define ARM_MPU_AP_NONE 0U#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U)#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U)#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U)#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U)#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U)#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U)#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U)#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U)#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U)#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U)#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U)#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U)#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U)#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)#define ITM ((ITM_Type *) ITM_BASE )#define ITM_BASE (0xE0000000UL)#define ITM_TCR_ITMENA_Msk (1UL )#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )#define SysTick_BASE (SCS_BASE + 0x0010UL)#define SysTick ((SysTick_Type *) SysTick_BASE )#define __NVIC_PRIO_BITS 4U#define NVIC_SetPriority __NVIC_SetPriority#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)#define SysTick_CTRL_CLKSOURCE_Pos 2U#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)#define SysTick_CTRL_TICKINT_Pos 1U#define SysTick_CTRL_ENABLE_Msk (1UL )#define __DCACHE_PRESENT 1U#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)#define SCB_CCSIDR_NUMSETS_Pos 13U#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U#define SCB_DCCISW_SET_Pos 5U#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos)#define SCB_DCCISW_WAY_Pos 30U#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos)#define SCB_DCCSW_SET_Pos 5U#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos)#define SCB_DCCSW_WAY_Pos 30U#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos)#define SCB_DCISW_SET_Pos 5U#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos)#define SCB_DCISW_WAY_Pos 30U#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos)#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos)#define SCB_CCR_DC_Pos 16U#define __ICACHE_PRESENT 1U#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos)#define SCB_CCR_IC_Pos 17U#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)#define FPU_MVFR0_Single_precision_Pos 4U#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)#define FPU_MVFR0_Double_precision_Pos 8U#define SCB_AIRCR_VECTKEY_Pos 16U#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)#define SCB_AIRCR_PRIGROUP_Pos 8U#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)#define SCB_AIRCR_SYSRESETREQ_Pos 2U#define NVIC_USER_IRQ_OFFSET 16#define NVIC ((NVIC_Type *) NVIC_BASE )#define NVIC_BASE (SCS_BASE + 0x0100UL)#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL)#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL)#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL)#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)#define EXC_RETURN_HANDLER (0xFFFFFFF1UL)#define NVIC_GetVector __NVIC_GetVector#define NVIC_SetVector __NVIC_SetVector#define NVIC_SystemReset __NVIC_SystemReset#define NVIC_GetPriority __NVIC_GetPriority#define NVIC_GetActive __NVIC_GetActive#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ#define NVIC_DisableIRQ __NVIC_DisableIRQ#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ#define NVIC_EnableIRQ __NVIC_EnableIRQ#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping#define FPU ((FPU_Type *) FPU_BASE )#define FPU_BASE (SCS_BASE + 0x0F30UL)#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)#define TPI ((TPI_Type *) TPI_BASE )#define DWT ((DWT_Type *) DWT_BASE )#define SCnSCB ((SCnSCB_Type *) SCS_BASE )#define CoreDebug_BASE (0xE000EDF0UL)#define TPI_BASE (0xE0040000UL)#define DWT_BASE (0xE0001000UL)#define _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)#define _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)#define CoreDebug_DEMCR_VC_MMERR_Pos 4U#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)#define CoreDebug_DEMCR_VC_STATERR_Pos 7U#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)#define CoreDebug_DEMCR_VC_INTERR_Pos 9U#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)#define CoreDebug_DEMCR_MON_EN_Pos 16U#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)#define CoreDebug_DEMCR_MON_PEND_Pos 17U#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)#define CoreDebug_DEMCR_MON_STEP_Pos 18U#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)#define CoreDebug_DEMCR_MON_REQ_Pos 19U#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)#define CoreDebug_DEMCR_TRCENA_Pos 24U#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )#define CoreDebug_DCRSR_REGSEL_Pos 0U#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)#define CoreDebug_DCRSR_REGWnR_Pos 16U#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)#define CoreDebug_DHCSR_C_HALT_Pos 1U#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)#define CoreDebug_DHCSR_C_STEP_Pos 2U#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)#define CoreDebug_DHCSR_S_REGRDY_Pos 16U#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)#define CoreDebug_DHCSR_S_HALT_Pos 17U#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)#define CoreDebug_DHCSR_S_SLEEP_Pos 18U#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)#define CoreDebug_DHCSR_DBGKEY_Pos 16U#define FPU_MVFR1_FtZ_mode_Msk (0xFUL )#define FPU_MVFR1_FtZ_mode_Pos 0U#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)#define FPU_MVFR1_D_NaN_mode_Pos 4U#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)#define FPU_MVFR1_FP_HPFP_Pos 24U#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)#define FPU_MVFR1_FP_fused_MAC_Pos 28U#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )#define FPU_MVFR0_A_SIMD_registers_Pos 0U#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)#define FPU_MVFR0_FP_excep_trapping_Pos 12U#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)#define FPU_MVFR0_Divide_Pos 16U#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)#define FPU_MVFR0_Square_root_Pos 20U#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)#define FPU_MVFR0_Short_vectors_Pos 24U#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)#define FPU_MVFR0_FP_rounding_modes_Pos 28U#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)#define FPU_FPDSCR_RMode_Pos 22U#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)#define FPU_FPDSCR_FZ_Pos 24U#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)#define FPU_FPDSCR_DN_Pos 25U#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)#define FPU_FPDSCR_AHP_Pos 26U#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)#define FPU_FPCAR_ADDRESS_Pos 3U#define FPU_FPCCR_LSPACT_Msk (1UL )#define FPU_FPCCR_LSPACT_Pos 0U#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)#define FPU_FPCCR_USER_Pos 1U#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)#define FPU_FPCCR_THREAD_Pos 3U#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)#define FPU_FPCCR_HFRDY_Pos 4U#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)#define FPU_FPCCR_MMRDY_Pos 5U#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)#define FPU_FPCCR_BFRDY_Pos 6U#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)#define FPU_FPCCR_MONRDY_Pos 8U#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)#define FPU_FPCCR_LSPEN_Pos 30U#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)#define FPU_FPCCR_ASPEN_Pos 31U#define MPU_RASR_ENABLE_Msk (1UL )#define MPU_RASR_ENABLE_Pos 0U#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)#define MPU_RASR_SIZE_Pos 1U#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)#define MPU_RASR_SRD_Pos 8U#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)#define MPU_RASR_B_Pos 16U#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)#define MPU_RASR_C_Pos 17U#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)#define MPU_RASR_S_Pos 18U#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)#define MPU_RASR_TEX_Pos 19U#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)#define MPU_RASR_AP_Pos 24U#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)#define MPU_RASR_XN_Pos 28U#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)#define MPU_RASR_ATTRS_Pos 16U#define MPU_RBAR_REGION_Msk (0xFUL )#define MPU_RBAR_REGION_Pos 0U#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)#define MPU_RBAR_VALID_Pos 4U#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)#define MPU_RBAR_ADDR_Pos 5U#define MPU_RNR_REGION_Msk (0xFFUL )#define MPU_RNR_REGION_Pos 0U#define MPU_CTRL_ENABLE_Pos 0Ucall to vListInitialiseItemcall to pxPortInitialiseStackcall to prvInitialiseTaskListscall to prvAddNewTaskToReadyListcall to prvInitialiseNewTaskcall to __sputc_rcall to __srget_rcall to __swbuf_rcall to jcopy_sample_rowscall to jdiv_round_upcall to jinit_memory_mgrcall to jinit_marker_readercall to jinit_input_controllercall to jinit_master_decompresscall to jinit_marker_writercall to jinit_arith_encodercall to jinit_huff_encodercall to jinit_forward_dctcall to jinit_downsamplercall to jinit_color_convertercall to jinit_c_coef_controllercall to jinit_c_prep_controllercall to jinit_c_main_controllercall to jinit_c_master_controlcall to jinit_compress_mastercall to jpeg_destroycall to jpeg_abortcall to jpeg_consume_inputcall to jpeg_calc_jpeg_dimensionscall to jpeg_alloc_huff_tablecall to jpeg_alloc_quant_tablecall to jpeg_suppress_tablescall to jpeg_quality_scalingcall to jpeg_add_quant_tablecall to jpeg_set_linear_qualitycall to jpeg_set_qualitycall to jpeg_default_colorspacecall to jpeg_set_colorspacecall to jpeg_set_defaultscall to finish_passcall to emit_restartcall to arith_encodecall to emit_bytecall to start_iMCU_rowcall to jpeg_make_c_derived_tblcall to emit_eobruncall to jpeg_gen_optimal_tablecall to htest_one_blockcall to flush_bits_ecall to flush_bits_scall to emit_restart_scall to encode_one_blockcall to emit_bits_scall to emit_restart_ecall to emit_ac_symbolcall to emit_buffered_bitscall to emit_bits_ecall to emit_dc_symbolcall to dump_buffer_ecall to dump_buffer_scall to emit_markercall to emit_dqtcall to emit_dhtcall to emit_daccall to emit_dricall to emit_soscall to emit_sofcall to emit_pseudo_soscall to emit_jfif_app0call to emit_adobe_app14call to emit_2bytescall to initial_setupcall to select_scan_parameterscall to per_scan_setupcall to jpeg_calc_trans_dimensionscall to std_huff_tablescall to add_huff_tablecall to create_context_buffercall to expand_bottom_edgecall to expand_right_edgecall to transencode_coef_controllercall to transencode_master_selectioncall to default_decompress_parmscall to output_pass_setupcall to process_restartcall to arith_decodecall to get_bytecall to malloccall to freecall to build_rgb_y_tablecall to build_ycc_rgb_tablecall to jpeg_make_d_derived_tblcall to jpeg_fill_bit_buffercall to jpeg_huff_decodecall to start_input_passcall to latch_quant_tablescall to alloc_funny_pointerscall to set_bottom_pointerscall to set_wraparound_pointerscall to make_funny_pointerscall to reset_marker_readercall to skip_variablecall to next_markercall to first_markercall to get_soicall to get_sofcall to get_soscall to get_daccall to get_dhtcall to get_dqtcall to get_dricall to printfcall to jround_upcall to jinit_merged_upsamplercall to jinit_2pass_quantizercall to jinit_1pass_quantizercall to jinit_color_deconvertercall to jinit_upsamplercall to jinit_inverse_dctcall to jinit_arith_decodercall to jinit_huff_decodercall to jinit_d_post_controllercall to jinit_d_coef_controllercall to jinit_d_main_controllercall to jpeg_calc_output_dimensionscall to jpeg_core_output_dimensionscall to examine_app0call to examine_app14call to master_selectioncall to prepare_range_limit_tablecall to use_merged_upsamplecall to transdecode_master_selectioncall to jpeg_mem_termcall to jpeg_mem_initcall to jpeg_open_backing_storecall to jpeg_mem_availablecall to jpeg_free_largecall to jpeg_get_largecall to jpeg_free_smallcall to jpeg_get_smallcall to alloc_smallcall to alloc_largecall to alloc_sarraycall to alloc_barraycall to free_poolcall to do_barray_iocall to do_sarray_iocall to out_of_memorycall to create_colormapcall to create_colorindexcall to alloc_fs_workspacecall to create_odither_tablescall to make_odither_arraycall to largest_input_valuecall to select_ncolorscall to output_valuecall to init_error_limitcall to select_colorscall to fill_inverse_cmapcall to find_nearby_colorscall to find_best_colorscall to update_boxcall to median_cutcall to compute_colorcall to find_biggest_color_popcall to find_biggest_volumecall to udp_sendcall to udp_sendtocall to udp_recvcall to udp_disconnectcall to udp_connectcall to udp_bind_netifcall to udp_bindcall to udp_removecall to udp_new_ip_typecall to tcp_outputcall to tcp_writecall to tcp_shutdowncall to tcp_closecall to tcp_abortcall to tcp_listen_with_backlog_and_errcall to tcp_connectcall to tcp_bind_netifcall to tcp_bindcall to tcp_recvedcall to tcp_pollcall to tcp_acceptcall to tcp_errcall to tcp_sentcall to tcp_recvcall to tcp_argcall to tcp_new_ip_typecall to netconn_shutdowncall to netconn_close_shutdowncall to netconn_errcall to sys_arch_protectcall to sys_arch_unprotectcall to netconn_apimsgcall to netconn_write_vectors_partlycall to netconn_sendcall to memp_malloccall to netconn_recv_data_tcpcall to memp_freecall to netconn_recv_datacall to sys_mbox_validcall to netconn_tcp_recvd_msgcall to sys_arch_mbox_tryfetchcall to sys_arch_mbox_fetchcall to lwip_netconn_is_err_msgcall to netconn_getaddrcall to netconn_prepare_deletecall to netconn_freecall to netconn_alloccall to sys_sem_validcall to sys_sem_freecall to sys_mbox_freecall to tcpip_send_msg_wait_semcall to netconn_draincall to lwip_netconn_do_close_internalcall to sys_mutex_unlockcall to sys_arch_sem_waitcall to sys_mutex_lockcall to lwip_netconn_do_writemorecall to sys_sem_signalcall to sys_mbox_set_invalidcall to sys_mbox_newcall to setup_tcpcall to netif_get_by_indexcall to pbuf_freecall to netbuf_deletecall to sys_sem_set_invalidcall to sys_sem_newcall to pcb_newcall to sys_mbox_trypostcall to lwip_netconn_err_to_msgcall to err_to_errnocall to pbuf_catcall to pbuf_alloccall to ip4addr_atoncall to ip4addr_ntoa_rcall to get_socketcall to lwip_setsockopt_implcall to tryget_socketcall to lwip_sockopt_to_ipoptcall to netif_findcall to lwip_getsockopt_implcall to lwip_getaddrnamecall to lwip_htonscall to select_check_waiterscall to lwip_poll_should_wakecall to lwip_pollscancall to lwip_link_select_cbcall to lwip_unlink_select_cbcall to tryget_socket_unconn_lockedcall to lwip_selscandefault: call to udp_initcall to udp_inputcall to tcp_setpriocall to tcp_listen_with_backlogcall to netconn_write_partlycall to netconn_recv_udp_raw_netbuf_flagscall to netconn_recv_tcp_pbuf_flagscall to netconn_tcp_recvdcall to netconn_acceptcall to netconn_listen_with_backlogcall to netconn_disconnectcall to netconn_connectcall to netconn_bindcall to netconn_deletecall to netconn_new_with_proto_and_callbackcall to netbuf_refcall to netbuf_freecall to lwip_sendmsgcall to lwip_sendcall to alloc_socketcall to lwip_sendtocall to lwip_recvmsgcall to lwip_recv_tcpcall to lwip_recvfrom_udp_rawcall to lwip_recvfromcall to lwip_recv_tcp_fromcall to pbuf_copy_partialcall to lwip_sock_make_addrcall to pbuf_free_headercall to free_socketcall to free_socket_lockedcall to free_socket_free_elementscall to tryget_socket_unconncall to tryget_socket_unconn_nousecall to tcpip_try_callbackcall to mem_freecall to lwip_initcall to sys_mutex_newcall to sys_thread_newcall to sys_mbox_trypost_fromisrcall to sys_mbox_postcall to tcpip_inpktcall to tcpip_thread_handle_msgcall to tcpip_timeouts_mbox_fetchcall to sys_timeouts_sleeptimecall to sys_check_timeoutscall to ustosbtcall to sbttouscall to nstosbtcall to sbttonscall to lwip_strnstrcall to lwip_htonlcall to fs_bytes_leftcall to fs_closecall to fs_opencall to strncmpcall to strcmpcall to strchrcall to memmovecall to pbuf_clonecall to pbuf_copycall to pbuf_clencall to pbuf_refcall to pbuf_remove_headercall to pbuf_add_headercall to pbuf_header_forcecall to pbuf_realloccall to pbuf_alloced_customcall to mem_malloccall to mem_initcall to memp_initcall to ip4_addr_isbroadcast_u32call to netif_initcall to ip4_output_if_srccall to ip4_output_ifcall to ip4_routecall to icmp_dest_unreachcall to icmp_inputcall to httpd_init_pcbcall to http_state_alloccall to http_close_conncall to http_parse_requestcall to http_sendcall to http_state_freecall to http_init_filecall to http_find_filecall to http_get_404_filecall to http_check_eofcall to http_send_data_nonssicall to http_eofcall to http_writecall to http_close_or_abort_conncall to http_state_eofcall to http_state_initcall to inet_chksum_pbufcall to lwip_standard_chksumcall to inet_chksum_pseudo_partialcall to inet_cksum_pseudo_partial_basecall to inet_chksum_pseudocall to inet_cksum_pseudo_basecall to sys_timeouts_initcall to sys_initcall to tcp_initcall to etharp_requestcall to etharp_request_dstcall to etharp_rawcall to ethernet_outputcall to etharp_querycall to etharp_find_entrycall to etharp_output_to_arp_indexcall to etharp_update_arp_entrycall to etharp_free_entrycall to icmp_send_responsecall to ip4_fragcall to ip4_reasscall to tcp_inputcall to ip4_input_acceptcall to ip_frag_alloc_pbuf_custom_refcall to ip_frag_free_pbuf_custom_refcall to ip_reass_remove_oldest_datagramcall to ip_reass_enqueue_new_datagramcall to ip_reass_chain_frag_into_datagram_and_validatecall to ip_reass_dequeue_datagramcall to ip_reass_free_complete_datagram#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)#define MPU_CTRL_HFNMIENA_Pos 1U#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)#define MPU_CTRL_PRIVDEFENA_Pos 2U#define MPU_TYPE_SEPARATE_Msk (1UL )#define MPU_TYPE_SEPARATE_Pos 0U#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)#define MPU_TYPE_DREGION_Pos 8U#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)#define MPU_TYPE_IREGION_Pos 16U#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)#define TPI_DEVTYPE_MajorType_Pos 0U#define TPI_DEVTYPE_SubType_Msk (0xFUL )#define TPI_DEVTYPE_SubType_Pos 4U#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )#define TPI_DEVID_NrTraceInput_Pos 0U#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)#define TPI_DEVID_AsynClkIn_Pos 5U#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)#define TPI_DEVID_MinBufSz_Pos 6U#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)#define TPI_DEVID_PTINVALID_Pos 9U#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)#define TPI_DEVID_MANCVALID_Pos 10U#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)#define TPI_DEVID_NRZVALID_Pos 11U#define TPI_ITCTRL_Mode_Msk (0x3UL )#define TPI_ITCTRL_Mode_Pos 0U#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL )#define TPI_ITATBCTR0_ATREADY1_Pos 0U#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL )#define TPI_ITATBCTR0_ATREADY2_Pos 0U#define TPI_FIFO1_ITM0_Msk (0xFFUL )#define TPI_FIFO1_ITM0_Pos 0U#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)#define TPI_FIFO1_ITM1_Pos 8U#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)#define TPI_FIFO1_ITM2_Pos 16U#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)#define TPI_FIFO1_ETM_bytecount_Pos 24U#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)#define TPI_FIFO1_ETM_ATVALID_Pos 26U#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)#define TPI_FIFO1_ITM_bytecount_Pos 27U#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)#define TPI_FIFO1_ITM_ATVALID_Pos 29U#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL )#define TPI_ITATBCTR2_ATREADY1_Pos 0U#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL )#define TPI_ITATBCTR2_ATREADY2_Pos 0U#define TPI_FIFO0_ETM0_Msk (0xFFUL )#define TPI_FIFO0_ETM0_Pos 0U#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)#define TPI_FIFO0_ETM1_Pos 8U#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)#define TPI_FIFO0_ETM2_Pos 16U#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)#define TPI_FIFO0_ETM_bytecount_Pos 24U#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)#define TPI_FIFO0_ETM_ATVALID_Pos 26U#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)#define TPI_FIFO0_ITM_bytecount_Pos 27U#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)#define TPI_FIFO0_ITM_ATVALID_Pos 29U#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )#define TPI_TRIGGER_TRIGGER_Pos 0U#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)#define TPI_FFCR_EnFCont_Pos 1U#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)#define TPI_FFCR_TrigIn_Pos 8U#define TPI_FFSR_FlInProg_Msk (0x1UL )#define TPI_FFSR_FlInProg_Pos 0U#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)#define TPI_FFSR_FtStopped_Pos 1U#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)#define TPI_FFSR_TCPresent_Pos 2U#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)#define TPI_FFSR_FtNonStop_Pos 3U#define TPI_SPPR_TXMODE_Msk (0x3UL )#define TPI_SPPR_TXMODE_Pos 0U#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )#define TPI_ACPR_PRESCALER_Pos 0U#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )#define DWT_FUNCTION_FUNCTION_Pos 0U#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)#define DWT_FUNCTION_EMITRANGE_Pos 5U#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)#define DWT_FUNCTION_CYCMATCH_Pos 7U#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)#define DWT_FUNCTION_DATAVMATCH_Pos 8U#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)#define DWT_FUNCTION_LNK1ENA_Pos 9U#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)#define DWT_FUNCTION_DATAVSIZE_Pos 10U#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)#define DWT_FUNCTION_DATAVADDR0_Pos 12U#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)#define DWT_FUNCTION_DATAVADDR1_Pos 16U#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)#define DWT_FUNCTION_MATCHED_Pos 24U#define DWT_MASK_MASK_Msk (0x1FUL )#define DWT_MASK_MASK_Pos 0U#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )#define DWT_FOLDCNT_FOLDCNT_Pos 0U#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )#define DWT_LSUCNT_LSUCNT_Pos 0U#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )#define DWT_EXCCNT_EXCCNT_Pos 0U#define DWT_CPICNT_CPICNT_Msk (0xFFUL )#define DWT_CPICNT_CPICNT_Pos 0U#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )#define DWT_CTRL_CYCCNTENA_Pos 0U#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)#define DWT_CTRL_POSTPRESET_Pos 1U#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)#define DWT_CTRL_POSTINIT_Pos 5U#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)#define DWT_CTRL_CYCTAP_Pos 9U#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)#define DWT_CTRL_SYNCTAP_Pos 10U#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)#define DWT_CTRL_PCSAMPLENA_Pos 12U#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)#define DWT_CTRL_EXCTRCENA_Pos 16U#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)#define DWT_CTRL_CPIEVTENA_Pos 17U#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)#define DWT_CTRL_EXCEVTENA_Pos 18U#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)#define DWT_CTRL_SLEEPEVTENA_Pos 19U#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)#define DWT_CTRL_LSUEVTENA_Pos 20U#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)#define DWT_CTRL_FOLDEVTENA_Pos 21U#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)#define DWT_CTRL_CYCEVTENA_Pos 22U#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)#define DWT_CTRL_NOPRFCNT_Pos 24U#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)#define DWT_CTRL_NOCYCCNT_Pos 25U#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)#define DWT_CTRL_NOEXTTRIG_Pos 26U#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)#define DWT_CTRL_NOTRCPKT_Pos 27U#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)#define DWT_CTRL_NUMCOMP_Pos 28U#define ITM_LSR_Present_Msk (1UL )#define ITM_LSR_Present_Pos 0U#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)#define ITM_LSR_Access_Pos 1U#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)#define ITM_LSR_ByteAcc_Pos 2U#define ITM_IMCR_INTEGRATION_Msk (1UL )#define ITM_IMCR_INTEGRATION_Pos 0U#define ITM_IRR_ATREADYM_Msk (1UL )#define ITM_IRR_ATREADYM_Pos 0U#define ITM_IWR_ATVALIDM_Msk (1UL )#define ITM_IWR_ATVALIDM_Pos 0U#define ITM_TCR_ITMENA_Pos 0U#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)#define ITM_TCR_TSENA_Pos 1U#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)#define ITM_TCR_SYNCENA_Pos 2U#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)#define ITM_TCR_DWTENA_Pos 3U#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)#define ITM_TCR_SWOENA_Pos 4U#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)#define ITM_TCR_TSPrescale_Pos 8U#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)#define ITM_TCR_GTSFREQ_Pos 10U#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)#define ITM_TCR_TraceBusID_Pos 16U#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)#define ITM_TCR_BUSY_Pos 23U#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL )#define ITM_TPR_PRIVMASK_Pos 0U#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )#define SysTick_CALIB_TENMS_Pos 0U#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)#define SysTick_CALIB_SKEW_Pos 30U#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)#define SysTick_CALIB_NOREF_Pos 31U#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )#define SysTick_VAL_CURRENT_Pos 0U#define SysTick_LOAD_RELOAD_Pos 0U#define SysTick_CTRL_ENABLE_Pos 0U#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)#define SysTick_CTRL_COUNTFLAG_Pos 16U#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)#define SCnSCB_ACTLR_DISFOLD_Pos 2U#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)#define SCnSCB_ACTLR_DISRAMODE_Pos 11U#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )#define SCnSCB_ICTR_INTLINESNUM_Pos 0U#define SCB_ABFSR_ITCM_Msk (1UL )#define SCB_ABFSR_ITCM_Pos 0U#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos)#define SCB_ABFSR_DTCM_Pos 1U#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos)#define SCB_ABFSR_AHBP_Pos 2U#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos)#define SCB_ABFSR_AXIM_Pos 3U#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos)#define SCB_ABFSR_EPPB_Pos 4U#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos)#define SCB_ABFSR_AXIMTYPE_Pos 8U#define SCB_AHBSCR_CTL_Msk (3UL )#define SCB_AHBSCR_CTL_Pos 0U#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos)#define SCB_AHBSCR_TPRI_Pos 2U#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)#define SCB_AHBSCR_INITCOUNT_Pos 11U#define SCB_CACR_SIWT_Msk (1UL )#define SCB_CACR_SIWT_Pos 0U#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos)#define SCB_CACR_ECCEN_Pos 1U#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos)#define SCB_CACR_FORCEWT_Pos 2U#define SCB_AHBPCR_EN_Msk (1UL )#define SCB_AHBPCR_EN_Pos 0U#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos)#define SCB_AHBPCR_SZ_Pos 1U#define SCB_DTCMCR_EN_Msk (1UL )#define SCB_DTCMCR_EN_Pos 0U#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos)#define SCB_DTCMCR_RMW_Pos 1U#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos)#define SCB_DTCMCR_RETEN_Pos 2U#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos)#define SCB_DTCMCR_SZ_Pos 3U#define SCB_ITCMCR_EN_Msk (1UL )#define SCB_ITCMCR_EN_Pos 0U#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos)#define SCB_ITCMCR_RMW_Pos 1U#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos)#define SCB_ITCMCR_RETEN_Pos 2U#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos)#define SCB_ITCMCR_SZ_Pos 3U#define SCB_STIR_INTID_Msk (0x1FFUL )#define SCB_STIR_INTID_Pos 0U#define SCB_CSSELR_IND_Msk (1UL )#define SCB_CSSELR_IND_Pos 0U#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos)#define SCB_CSSELR_LEVEL_Pos 1U#define SCB_CCSIDR_LINESIZE_Msk (7UL )#define SCB_CCSIDR_LINESIZE_Pos 0U#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos)#define SCB_CCSIDR_WA_Pos 28U#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos)#define SCB_CCSIDR_RA_Pos 29U#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos)#define SCB_CCSIDR_WB_Pos 30U#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos)#define SCB_CCSIDR_WT_Pos 31U#define SCB_CTR_IMINLINE_Msk (0xFUL )#define SCB_CTR_IMINLINE_Pos 0U#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos)#define SCB_CTR_DMINLINE_Pos 16U#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos)#define SCB_CTR_ERG_Pos 20U#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos)#define SCB_CTR_CWG_Pos 24U#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos)#define SCB_CTR_FORMAT_Pos 29U#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos)#define SCB_CLIDR_LOC_Pos 24U#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos)#define SCB_CLIDR_LOUU_Pos 27U#define SCB_DFSR_HALTED_Msk (1UL )#define SCB_DFSR_HALTED_Pos 0U#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)#define SCB_DFSR_BKPT_Pos 1U#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)#define SCB_DFSR_DWTTRAP_Pos 2U#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)#define SCB_DFSR_VCATCH_Pos 3U#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)#define SCB_DFSR_EXTERNAL_Pos 4U#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)#define SCB_HFSR_VECTTBL_Pos 1U#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)#define SCB_HFSR_FORCED_Pos 30U#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)#define SCB_HFSR_DEBUGEVT_Pos 31U#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos)#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U)#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)#define SCB_CFSR_IACCVIOL_Msk (1UL )#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos)#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U)#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )#define SCB_CFSR_MEMFAULTSR_Pos 0U#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)#define SCB_CFSR_BUSFAULTSR_Pos 8U#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)#define SCB_CFSR_USGFAULTSR_Pos 16U#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )#define SCB_SHCSR_MEMFAULTACT_Pos 0U#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)#define SCB_SHCSR_BUSFAULTACT_Pos 1U#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)#define SCB_SHCSR_USGFAULTACT_Pos 3U#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)#define SCB_SHCSR_SVCALLACT_Pos 7U#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)#define SCB_SHCSR_MONITORACT_Pos 8U#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)#define SCB_SHCSR_PENDSVACT_Pos 10U#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)#define SCB_SHCSR_SYSTICKACT_Pos 11U#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)#define SCB_SHCSR_USGFAULTPENDED_Pos 12U#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)#define SCB_SHCSR_SVCALLPENDED_Pos 15U#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)#define SCB_SHCSR_BUSFAULTENA_Pos 17U#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)#define SCB_SHCSR_USGFAULTENA_Pos 18U#define SCB_CCR_NONBASETHRDENA_Msk (1UL )#define SCB_CCR_NONBASETHRDENA_Pos 0U#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)#define SCB_CCR_USERSETMPEND_Pos 1U#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)#define SCB_CCR_UNALIGN_TRP_Pos 3U#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)#define SCB_CCR_DIV_0_TRP_Pos 4U#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)#define SCB_CCR_BFHFNMIGN_Pos 8U#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)#define SCB_CCR_STKALIGN_Pos 9U#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos)#define SCB_CCR_BP_Pos 18U#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)#define SCB_SCR_SLEEPONEXIT_Pos 1U#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)#define SCB_SCR_SLEEPDEEP_Pos 2U#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)#define SCB_SCR_SEVONPEND_Pos 4U#define SCB_AIRCR_VECTRESET_Msk (1UL )#define SCB_AIRCR_VECTRESET_Pos 0U#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)#define SCB_AIRCR_ENDIANESS_Pos 15U#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)#define SCB_AIRCR_VECTKEYSTAT_Pos 16U#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)#define SCB_VTOR_TBLOFF_Pos 7U#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )#define SCB_ICSR_VECTACTIVE_Pos 0U#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)#define SCB_ICSR_RETTOBASE_Pos 11U#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)#define SCB_ICSR_VECTPENDING_Pos 12U#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)#define SCB_ICSR_ISRPENDING_Pos 22U#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)#define SCB_ICSR_ISRPREEMPT_Pos 23U#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)#define SCB_ICSR_PENDSTCLR_Pos 25U#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)#define SCB_ICSR_PENDSTSET_Pos 26U#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)#define SCB_ICSR_PENDSVCLR_Pos 27U#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)#define SCB_ICSR_PENDSVSET_Pos 28U#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)#define SCB_ICSR_NMIPENDSET_Pos 31U#define SCB_CPUID_REVISION_Msk (0xFUL )#define SCB_CPUID_REVISION_Pos 0U#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)#define SCB_CPUID_PARTNO_Pos 4U#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)#define SCB_CPUID_ARCHITECTURE_Pos 16U#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)#define SCB_CPUID_VARIANT_Pos 20U#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)#define SCB_CPUID_IMPLEMENTER_Pos 24U#define NVIC_STIR_INTID_Msk (0x1FFUL )#define NVIC_STIR_INTID_Pos 0U#define CONTROL_nPRIV_Msk (1UL )#define CONTROL_nPRIV_Pos 0U#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)#define CONTROL_SPSEL_Pos 1U#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)#define CONTROL_FPCA_Pos 2U#define xPSR_ISR_Msk (0x1FFUL )#define xPSR_ISR_Pos 0U#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)#define xPSR_ICI_IT_1_Pos 10U#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)#define xPSR_GE_Pos 16U#define xPSR_T_Msk (1UL << xPSR_T_Pos)#define xPSR_T_Pos 24U#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)#define xPSR_ICI_IT_2_Pos 25U#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)#define xPSR_Q_Pos 27U#define xPSR_V_Msk (1UL << xPSR_V_Pos)#define xPSR_V_Pos 28U#define xPSR_C_Msk (1UL << xPSR_C_Pos)#define xPSR_C_Pos 29U#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)#define xPSR_Z_Pos 30U#define xPSR_N_Msk (1UL << xPSR_N_Pos)#define xPSR_N_Pos 31U#define IPSR_ISR_Msk (0x1FFUL )#define IPSR_ISR_Pos 0U#define APSR_GE_Msk (0xFUL << APSR_GE_Pos)#define APSR_GE_Pos 16U#define APSR_Q_Msk (1UL << APSR_Q_Pos)#define APSR_Q_Pos 27U#define APSR_V_Msk (1UL << APSR_V_Pos)#define APSR_V_Pos 28U#define APSR_C_Msk (1UL << APSR_C_Pos)#define APSR_C_Pos 29U#define APSR_Z_Msk (1UL << APSR_Z_Pos)#define APSR_Z_Pos 30U#define APSR_N_Msk (1UL << APSR_N_Pos)#define APSR_N_Pos 31U#define __IOM volatile#define __OM volatile#define __IM volatile const#define __O volatile#define __I volatile const#define __CORTEX_M (7U)#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB )#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB)#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)#define __MPU_PRESENT 1U#define __Vendor_SysTickConfig 0U#define __VFP_FP__ 1#define HASH_RNG_IRQHandler RNG_IRQHandler#define HASH_RNG_IRQn RNG_IRQn#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))#define IS_WWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == WWDG)#define IS_IWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == IWDG)#define IS_IRDA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_SMARTCARD_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_LIN_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_HWFLOW_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_HALFDUPLEX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_DRIVER_ENABLE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_UART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_USART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_TIM_COMMUTATION_EVENT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_REPETITION_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCK_DIVISION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_TIM_TRGO2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) )#define IS_TIM_CCXN_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))))#define IS_TIM_CCX_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM2) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM3) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM4) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM5) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM9) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM10) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM11) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM12) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM13) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM14) && (((__CHANNEL__) == TIM_CHANNEL_1))))#define IS_TIM_REMAP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM11))#define IS_TIM_ETR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_SLAVE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_MASTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8))#define IS_TIM_XOR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_OCXREF_CLEAR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5))#define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMABURST_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMA_CC_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7))#define IS_TIM_CCDMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC6_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC5_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC4_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC3_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_CC1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_32B_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5))#define IS_TIM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_SPI_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3) || ((__INSTANCE__) == SPI4) || ((__INSTANCE__) == SPI5) || ((__INSTANCE__) == SPI6))#define IS_SPDIFRX_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == SPDIFRX)#define IS_SDMMC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SDMMC1) || ((__INSTANCE__) == SDMMC2))#define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE#define IS_SAI_ALL_INSTANCE(__PERIPH__) (((__PERIPH__) == SAI1_Block_A) || ((__PERIPH__) == SAI1_Block_B) || ((__PERIPH__) == SAI2_Block_A) || ((__PERIPH__) == SAI2_Block_B))#define IS_RTC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RTC)#define IS_RNG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RNG)#define IS_JPEG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == JPEG)#define IS_MDIOS_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == MDIOS)#define IS_LTDC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LTDC)#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)#define IS_I2S_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3))#define IS_SMBUS_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))#define IS_I2C_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)#define IS_GPIO_AF_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))#define IS_GPIO_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))#define IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == DMA1_Stream0) || ((__INSTANCE__) == DMA1_Stream1) || ((__INSTANCE__) == DMA1_Stream2) || ((__INSTANCE__) == DMA1_Stream3) || ((__INSTANCE__) == DMA1_Stream4) || ((__INSTANCE__) == DMA1_Stream5) || ((__INSTANCE__) == DMA1_Stream6) || ((__INSTANCE__) == DMA1_Stream7) || ((__INSTANCE__) == DMA2_Stream0) || ((__INSTANCE__) == DMA2_Stream1) || ((__INSTANCE__) == DMA2_Stream2) || ((__INSTANCE__) == DMA2_Stream3) || ((__INSTANCE__) == DMA2_Stream4) || ((__INSTANCE__) == DMA2_Stream5) || ((__INSTANCE__) == DMA2_Stream6) || ((__INSTANCE__) == DMA2_Stream7))#define IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D)#define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || ((INSTANCE) == DFSDM1_Channel1) || ((INSTANCE) == DFSDM1_Channel2) || ((INSTANCE) == DFSDM1_Channel3) || ((INSTANCE) == DFSDM1_Channel4) || ((INSTANCE) == DFSDM1_Channel5) || ((INSTANCE) == DFSDM1_Channel6) || ((INSTANCE) == DFSDM1_Channel7))#define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || ((INSTANCE) == DFSDM1_Filter1) || ((INSTANCE) == DFSDM1_Filter2) || ((INSTANCE) == DFSDM1_Filter3))#define IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI)#define IS_DAC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DAC1)#define IS_CRC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CRC)#define IS_CAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == CAN1) || ((__INSTANCE__) == CAN2) || ((__INSTANCE__) == CAN3))#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)#define IS_ADC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == ADC1) || ((__INSTANCE__) == ADC2) || ((__INSTANCE__) == ADC3))#define DSI_WRPCR_REGEN DSI_WRPCR_REGEN_Msk#define DSI_WRPCR_REGEN_Msk (0x1UL << DSI_WRPCR_REGEN_Pos)#define DSI_WRPCR_REGEN_Pos (24U)#define DSI_WRPCR_PLL_ODF1 DSI_WRPCR_PLL_ODF1_Msk#define DSI_WRPCR_PLL_ODF1_Msk (0x1UL << DSI_WRPCR_PLL_ODF1_Pos)#define DSI_WRPCR_PLL_ODF1_Pos (17U)#define DSI_WRPCR_PLL_ODF0 DSI_WRPCR_PLL_ODF0_Msk#define DSI_WRPCR_PLL_ODF0_Msk (0x1UL << DSI_WRPCR_PLL_ODF0_Pos)#define DSI_WRPCR_PLL_ODF0_Pos (16U)#define DSI_WRPCR_PLL_ODF DSI_WRPCR_PLL_ODF_Msk#define DSI_WRPCR_PLL_ODF_Msk (0x3UL << DSI_WRPCR_PLL_ODF_Pos)#define DSI_WRPCR_PLL_ODF_Pos (16U)#define DSI_WRPCR_PLL_IDF3 DSI_WRPCR_PLL_IDF3_Msk#define DSI_WRPCR_PLL_IDF3_Msk (0x1UL << DSI_WRPCR_PLL_IDF3_Pos)#define DSI_WRPCR_PLL_IDF3_Pos (14U)#define DSI_WRPCR_PLL_IDF2 DSI_WRPCR_PLL_IDF2_Msk#define DSI_WRPCR_PLL_IDF2_Msk (0x1UL << DSI_WRPCR_PLL_IDF2_Pos)#define DSI_WRPCR_PLL_IDF2_Pos (13U)#define DSI_WRPCR_PLL_IDF1 DSI_WRPCR_PLL_IDF1_Msk#define DSI_WRPCR_PLL_IDF1_Msk (0x1UL << DSI_WRPCR_PLL_IDF1_Pos)#define DSI_WRPCR_PLL_IDF1_Pos (12U)#define DSI_WRPCR_PLL_IDF0 DSI_WRPCR_PLL_IDF0_Msk#define DSI_WRPCR_PLL_IDF0_Msk (0x1UL << DSI_WRPCR_PLL_IDF0_Pos)#define DSI_WRPCR_PLL_IDF0_Pos (11U)#define DSI_WRPCR_PLL_IDF DSI_WRPCR_PLL_IDF_Msk#define DSI_WRPCR_PLL_IDF_Msk (0xFUL << DSI_WRPCR_PLL_IDF_Pos)#define DSI_WRPCR_PLL_IDF_Pos (11U)#define DSI_WRPCR_PLL_NDIV6 DSI_WRPCR_PLL_NDIV6_Msk#define DSI_WRPCR_PLL_NDIV6_Msk (0x1UL << DSI_WRPCR_PLL_NDIV6_Pos)#define DSI_WRPCR_PLL_NDIV6_Pos (8U)#define DSI_WRPCR_PLL_NDIV5 DSI_WRPCR_PLL_NDIV5_Msk#define DSI_WRPCR_PLL_NDIV5_Msk (0x1UL << DSI_WRPCR_PLL_NDIV5_Pos)#define DSI_WRPCR_PLL_NDIV5_Pos (7U)#define DSI_WRPCR_PLL_NDIV4 DSI_WRPCR_PLL_NDIV4_Msk#define DSI_WRPCR_PLL_NDIV4_Msk (0x1UL << DSI_WRPCR_PLL_NDIV4_Pos)#define DSI_WRPCR_PLL_NDIV4_Pos (6U)#define DSI_WRPCR_PLL_NDIV3 DSI_WRPCR_PLL_NDIV3_Msk#define DSI_WRPCR_PLL_NDIV3_Msk (0x1UL << DSI_WRPCR_PLL_NDIV3_Pos)#define DSI_WRPCR_PLL_NDIV3_Pos (5U)#define DSI_WRPCR_PLL_NDIV2 DSI_WRPCR_PLL_NDIV2_Msk#define DSI_WRPCR_PLL_NDIV2_Msk (0x1UL << DSI_WRPCR_PLL_NDIV2_Pos)#define DSI_WRPCR_PLL_NDIV2_Pos (4U)#define DSI_WRPCR_PLL_NDIV1 DSI_WRPCR_PLL_NDIV1_Msk#define DSI_WRPCR_PLL_NDIV1_Msk (0x1UL << DSI_WRPCR_PLL_NDIV1_Pos)#define DSI_WRPCR_PLL_NDIV1_Pos (3U)#define DSI_WRPCR_PLL_NDIV0 DSI_WRPCR_PLL_NDIV0_Msk#define DSI_WRPCR_PLL_NDIV0_Msk (0x1UL << DSI_WRPCR_PLL_NDIV0_Pos)#define DSI_WRPCR_PLL_NDIV0_Pos (2U)#define DSI_WRPCR_PLL_NDIV DSI_WRPCR_PLL_NDIV_Msk#define DSI_WRPCR_PLL_NDIV_Msk (0x7FUL << DSI_WRPCR_PLL_NDIV_Pos)#define DSI_WRPCR_PLL_NDIV_Pos (2U)#define DSI_WRPCR_PLLEN DSI_WRPCR_PLLEN_Msk#define DSI_WRPCR_PLLEN_Msk (0x1UL << DSI_WRPCR_PLLEN_Pos)#define DSI_WRPCR_PLLEN_Pos (0U)#define DSI_WPCR4_TCLKPOST7 DSI_WPCR4_TCLKPOST7_Msk#define DSI_WPCR4_TCLKPOST7_Msk (0x1UL << DSI_WPCR4_TCLKPOST7_Pos)#define DSI_WPCR4_TCLKPOST7_Pos (7U)#define DSI_WPCR4_TCLKPOST6 DSI_WPCR4_TCLKPOST6_Msk#define DSI_WPCR4_TCLKPOST6_Msk (0x1UL << DSI_WPCR4_TCLKPOST6_Pos)#define DSI_WPCR4_TCLKPOST6_Pos (6U)#define DSI_WPCR4_TCLKPOST5 DSI_WPCR4_TCLKPOST5_Msk#define DSI_WPCR4_TCLKPOST5_Msk (0x1UL << DSI_WPCR4_TCLKPOST5_Pos)#define DSI_WPCR4_TCLKPOST5_Pos (5U)#define DSI_WPCR4_TCLKPOST4 DSI_WPCR4_TCLKPOST4_Msk#define DSI_WPCR4_TCLKPOST4_Msk (0x1UL << DSI_WPCR4_TCLKPOST4_Pos)#define DSI_WPCR4_TCLKPOST4_Pos (4U)#define DSI_WPCR4_TCLKPOST3 DSI_WPCR4_TCLKPOST3_Msk#define DSI_WPCR4_TCLKPOST3_Msk (0x1UL << DSI_WPCR4_TCLKPOST3_Pos)#define DSI_WPCR4_TCLKPOST3_Pos (3U)#define DSI_WPCR4_TCLKPOST2 DSI_WPCR4_TCLKPOST2_Msk#define DSI_WPCR4_TCLKPOST2_Msk (0x1UL << DSI_WPCR4_TCLKPOST2_Pos)#define DSI_WPCR4_TCLKPOST2_Pos (2U)#define DSI_WPCR4_TCLKPOST1 DSI_WPCR4_TCLKPOST1_Msk#define DSI_WPCR4_TCLKPOST1_Msk (0x1UL << DSI_WPCR4_TCLKPOST1_Pos)#define DSI_WPCR4_TCLKPOST1_Pos (1U)#define DSI_WPCR4_TCLKPOST0 DSI_WPCR4_TCLKPOST0_Msk#define DSI_WPCR4_TCLKPOST0_Msk (0x1UL << DSI_WPCR4_TCLKPOST0_Pos)#define DSI_WPCR4_TCLKPOST0_Pos (0U)#define DSI_WPCR4_TCLKPOST DSI_WPCR4_TCLKPOST_Msk#define DSI_WPCR4_TCLKPOST_Msk (0xFFUL << DSI_WPCR4_TCLKPOST_Pos)#define DSI_WPCR4_TCLKPOST_Pos (0U)#define DSI_WPCR3_TLPXC7 DSI_WPCR3_TLPXC7_Msk#define DSI_WPCR3_TLPXC7_Msk (0x1UL << DSI_WPCR3_TLPXC7_Pos)#define DSI_WPCR3_TLPXC7_Pos (31U)#define DSI_WPCR3_TLPXC6 DSI_WPCR3_TLPXC6_Msk#define DSI_WPCR3_TLPXC6_Msk (0x1UL << DSI_WPCR3_TLPXC6_Pos)#define DSI_WPCR3_TLPXC6_Pos (30U)#define DSI_WPCR3_TLPXC5 DSI_WPCR3_TLPXC5_Msk#define DSI_WPCR3_TLPXC5_Msk (0x1UL << DSI_WPCR3_TLPXC5_Pos)#define DSI_WPCR3_TLPXC5_Pos (29U)#define DSI_WPCR3_TLPXC4 DSI_WPCR3_TLPXC4_Msk#define DSI_WPCR3_TLPXC4_Msk (0x1UL << DSI_WPCR3_TLPXC4_Pos)#define DSI_WPCR3_TLPXC4_Pos (28U)#define DSI_WPCR3_TLPXC3 DSI_WPCR3_TLPXC3_Msk#define DSI_WPCR3_TLPXC3_Msk (0x1UL << DSI_WPCR3_TLPXC3_Pos)#define DSI_WPCR3_TLPXC3_Pos (27U)#define DSI_WPCR3_TLPXC2 DSI_WPCR3_TLPXC2_Msk#define DSI_WPCR3_TLPXC2_Msk (0x1UL << DSI_WPCR3_TLPXC2_Pos)#define DSI_WPCR3_TLPXC2_Pos (26U)#define DSI_WPCR3_TLPXC1 DSI_WPCR3_TLPXC1_Msk#define DSI_WPCR3_TLPXC1_Msk (0x1UL << DSI_WPCR3_TLPXC1_Pos)#define DSI_WPCR3_TLPXC1_Pos (25U)#define DSI_WPCR3_TLPXC0 DSI_WPCR3_TLPXC0_Msk#define DSI_WPCR3_TLPXC0_Msk (0x1UL << DSI_WPCR3_TLPXC0_Pos)#define DSI_WPCR3_TLPXC0_Pos (24U)#define DSI_WPCR3_TLPXC DSI_WPCR3_TLPXC_Msk#define DSI_WPCR3_TLPXC_Msk (0xFFUL << DSI_WPCR3_TLPXC_Pos)#define DSI_WPCR3_TLPXC_Pos (24U)#define DSI_WPCR3_THSEXIT7 DSI_WPCR3_THSEXIT7_Msk#define DSI_WPCR3_THSEXIT7_Msk (0x1UL << DSI_WPCR3_THSEXIT7_Pos)#define DSI_WPCR3_THSEXIT7_Pos (23U)#define DSI_WPCR3_THSEXIT6 DSI_WPCR3_THSEXIT6_Msk#define DSI_WPCR3_THSEXIT6_Msk (0x1UL << DSI_WPCR3_THSEXIT6_Pos)#define DSI_WPCR3_THSEXIT6_Pos (22U)#define DSI_WPCR3_THSEXIT5 DSI_WPCR3_THSEXIT5_Msk#define DSI_WPCR3_THSEXIT5_Msk (0x1UL << DSI_WPCR3_THSEXIT5_Pos)#define DSI_WPCR3_THSEXIT5_Pos (21U)#define DSI_WPCR3_THSEXIT4 DSI_WPCR3_THSEXIT4_Msk#define DSI_WPCR3_THSEXIT4_Msk (0x1UL << DSI_WPCR3_THSEXIT4_Pos)#define DSI_WPCR3_THSEXIT4_Pos (20U)#define DSI_WPCR3_THSEXIT3 DSI_WPCR3_THSEXIT3_Msk#define DSI_WPCR3_THSEXIT3_Msk (0x1UL << DSI_WPCR3_THSEXIT3_Pos)#define DSI_WPCR3_THSEXIT3_Pos (19U)#define DSI_WPCR3_THSEXIT2 DSI_WPCR3_THSEXIT2_Msk#define DSI_WPCR3_THSEXIT2_Msk (0x1UL << DSI_WPCR3_THSEXIT2_Pos)#define DSI_WPCR3_THSEXIT2_Pos (18U)#define DSI_WPCR3_THSEXIT1 DSI_WPCR3_THSEXIT1_Msk#define DSI_WPCR3_THSEXIT1_Msk (0x1UL << DSI_WPCR3_THSEXIT1_Pos)#define DSI_WPCR3_THSEXIT1_Pos (17U)#define DSI_WPCR3_THSEXIT0 DSI_WPCR3_THSEXIT0_Msk#define DSI_WPCR3_THSEXIT0_Msk (0x1UL << DSI_WPCR3_THSEXIT0_Pos)#define DSI_WPCR3_THSEXIT0_Pos (16U)#define DSI_WPCR3_THSEXIT DSI_WPCR3_THSEXIT_Msk#define DSI_WPCR3_THSEXIT_Msk (0xFFUL << DSI_WPCR3_THSEXIT_Pos)#define DSI_WPCR3_THSEXIT_Pos (16U)#define DSI_WPCR3_TLPXD7 DSI_WPCR3_TLPXD7_Msk#define DSI_WPCR3_TLPXD7_Msk (0x1UL << DSI_WPCR3_TLPXD7_Pos)#define DSI_WPCR3_TLPXD7_Pos (15U)#define DSI_WPCR3_TLPXD6 DSI_WPCR3_TLPXD6_Msk#define DSI_WPCR3_TLPXD6_Msk (0x1UL << DSI_WPCR3_TLPXD6_Pos)#define DSI_WPCR3_TLPXD6_Pos (14U)#define DSI_WPCR3_TLPXD5 DSI_WPCR3_TLPXD5_Msk#define DSI_WPCR3_TLPXD5_Msk (0x1UL << DSI_WPCR3_TLPXD5_Pos)#define DSI_WPCR3_TLPXD5_Pos (13U)#define DSI_WPCR3_TLPXD4 DSI_WPCR3_TLPXD4_Msk#define DSI_WPCR3_TLPXD4_Msk (0x1UL << DSI_WPCR3_TLPXD4_Pos)#define DSI_WPCR3_TLPXD4_Pos (12U)#define DSI_WPCR3_TLPXD3 DSI_WPCR3_TLPXD3_Msk#define DSI_WPCR3_TLPXD3_Msk (0x1UL << DSI_WPCR3_TLPXD3_Pos)#define DSI_WPCR3_TLPXD3_Pos (11U)#define DSI_WPCR3_TLPXD2 DSI_WPCR3_TLPXD2_Msk#define DSI_WPCR3_TLPXD2_Msk (0x1UL << DSI_WPCR3_TLPXD2_Pos)#define DSI_WPCR3_TLPXD2_Pos (10U)#define DSI_WPCR3_TLPXD1 DSI_WPCR3_TLPXD1_Msk#define DSI_WPCR3_TLPXD1_Msk (0x1UL << DSI_WPCR3_TLPXD1_Pos)#define DSI_WPCR3_TLPXD1_Pos (9U)#define DSI_WPCR3_TLPXD0 DSI_WPCR3_TLPXD0_Msk#define DSI_WPCR3_TLPXD0_Msk (0x1UL << DSI_WPCR3_TLPXD0_Pos)#define DSI_WPCR3_TLPXD0_Pos (8U)#define DSI_WPCR3_TLPXD DSI_WPCR3_TLPXD_Msk#define DSI_WPCR3_TLPXD_Msk (0xFFUL << DSI_WPCR3_TLPXD_Pos)#define DSI_WPCR3_TLPXD_Pos (8U)#define DSI_WPCR3_THSZERO7 DSI_WPCR3_THSZERO7_Msk#define DSI_WPCR3_THSZERO7_Msk (0x1UL << DSI_WPCR3_THSZERO7_Pos)#define DSI_WPCR3_THSZERO7_Pos (7U)#define DSI_WPCR3_THSZERO6 DSI_WPCR3_THSZERO6_Msk#define DSI_WPCR3_THSZERO6_Msk (0x1UL << DSI_WPCR3_THSZERO6_Pos)#define DSI_WPCR3_THSZERO6_Pos (6U)#define DSI_WPCR3_THSZERO5 DSI_WPCR3_THSZERO5_Msk#define DSI_WPCR3_THSZERO5_Msk (0x1UL << DSI_WPCR3_THSZERO5_Pos)#define DSI_WPCR3_THSZERO5_Pos (5U)#define DSI_WPCR3_THSZERO4 DSI_WPCR3_THSZERO4_Msk#define DSI_WPCR3_THSZERO4_Msk (0x1UL << DSI_WPCR3_THSZERO4_Pos)#define DSI_WPCR3_THSZERO4_Pos (4U)#define DSI_WPCR3_THSZERO3 DSI_WPCR3_THSZERO3_Msk#define DSI_WPCR3_THSZERO3_Msk (0x1UL << DSI_WPCR3_THSZERO3_Pos)#define DSI_WPCR3_THSZERO3_Pos (3U)#define DSI_WPCR3_THSZERO2 DSI_WPCR3_THSZERO2_Msk#define DSI_WPCR3_THSZERO2_Msk (0x1UL << DSI_WPCR3_THSZERO2_Pos)#define DSI_WPCR3_THSZERO2_Pos (2U)#define DSI_WPCR3_THSZERO1 DSI_WPCR3_THSZERO1_Msk#define DSI_WPCR3_THSZERO1_Msk (0x1UL << DSI_WPCR3_THSZERO1_Pos)#define DSI_WPCR3_THSZERO1_Pos (1U)#define DSI_WPCR3_THSZERO0 DSI_WPCR3_THSZERO0_Msk#define DSI_WPCR3_THSZERO0_Msk (0x1UL << DSI_WPCR3_THSZERO0_Pos)#define DSI_WPCR3_THSZERO0_Pos (0U)#define DSI_WPCR3_THSZERO DSI_WPCR3_THSZERO_Msk#define DSI_WPCR3_THSZERO_Msk (0xFFUL << DSI_WPCR3_THSZERO_Pos)#define DSI_WPCR3_THSZERO_Pos (0U)#define DSI_WPCR2_THSTRAIL7 DSI_WPCR2_THSTRAIL7_Msk#define DSI_WPCR2_THSTRAIL7_Msk (0x1UL << DSI_WPCR2_THSTRAIL7_Pos)#define DSI_WPCR2_THSTRAIL7_Pos (31U)#define DSI_WPCR2_THSTRAIL6 DSI_WPCR2_THSTRAIL6_Msk#define DSI_WPCR2_THSTRAIL6_Msk (0x1UL << DSI_WPCR2_THSTRAIL6_Pos)#define DSI_WPCR2_THSTRAIL6_Pos (30U)#define DSI_WPCR2_THSTRAIL5 DSI_WPCR2_THSTRAIL5_Msk#define DSI_WPCR2_THSTRAIL5_Msk (0x1UL << DSI_WPCR2_THSTRAIL5_Pos)#define DSI_WPCR2_THSTRAIL5_Pos (29U)#define DSI_WPCR2_THSTRAIL4 DSI_WPCR2_THSTRAIL4_Msk#define DSI_WPCR2_THSTRAIL4_Msk (0x1UL << DSI_WPCR2_THSTRAIL4_Pos)#define DSI_WPCR2_THSTRAIL4_Pos (28U)#define DSI_WPCR2_THSTRAIL3 DSI_WPCR2_THSTRAIL3_Msk#define DSI_WPCR2_THSTRAIL3_Msk (0x1UL << DSI_WPCR2_THSTRAIL3_Pos)#define DSI_WPCR2_THSTRAIL3_Pos (27U)#define DSI_WPCR2_THSTRAIL2 DSI_WPCR2_THSTRAIL2_Msk#define DSI_WPCR2_THSTRAIL2_Msk (0x1UL << DSI_WPCR2_THSTRAIL2_Pos)#define DSI_WPCR2_THSTRAIL2_Pos (26U)#define DSI_WPCR2_THSTRAIL1 DSI_WPCR2_THSTRAIL1_Msk#define DSI_WPCR2_THSTRAIL1_Msk (0x1UL << DSI_WPCR2_THSTRAIL1_Pos)#define DSI_WPCR2_THSTRAIL1_Pos (25U)#define DSI_WPCR2_THSTRAIL0 DSI_WPCR2_THSTRAIL0_Msk#define DSI_WPCR2_THSTRAIL0_Msk (0x1UL << DSI_WPCR2_THSTRAIL0_Pos)#define DSI_WPCR2_THSTRAIL0_Pos (24U)#define DSI_WPCR2_THSTRAIL DSI_WPCR2_THSTRAIL_Msk#define DSI_WPCR2_THSTRAIL_Msk (0xFFUL << DSI_WPCR2_THSTRAIL_Pos)#define DSI_WPCR2_THSTRAIL_Pos (24U)#define DSI_WPCR2_THSPREP7 DSI_WPCR2_THSPREP7_Msk#define DSI_WPCR2_THSPREP7_Msk (0x1UL << DSI_WPCR2_THSPREP7_Pos)#define DSI_WPCR2_THSPREP7_Pos (23U)#define DSI_WPCR2_THSPREP6 DSI_WPCR2_THSPREP6_Msk#define DSI_WPCR2_THSPREP6_Msk (0x1UL << DSI_WPCR2_THSPREP6_Pos)#define DSI_WPCR2_THSPREP6_Pos (22U)#define DSI_WPCR2_THSPREP5 DSI_WPCR2_THSPREP5_Msk#define DSI_WPCR2_THSPREP5_Msk (0x1UL << DSI_WPCR2_THSPREP5_Pos)#define DSI_WPCR2_THSPREP5_Pos (21U)#define DSI_WPCR2_THSPREP4 DSI_WPCR2_THSPREP4_Msk#define DSI_WPCR2_THSPREP4_Msk (0x1UL << DSI_WPCR2_THSPREP4_Pos)#define DSI_WPCR2_THSPREP4_Pos (20U)#define DSI_WPCR2_THSPREP3 DSI_WPCR2_THSPREP3_Msk#define DSI_WPCR2_THSPREP3_Msk (0x1UL << DSI_WPCR2_THSPREP3_Pos)#define DSI_WPCR2_THSPREP3_Pos (19U)#define DSI_WPCR2_THSPREP2 DSI_WPCR2_THSPREP2_Msk#define DSI_WPCR2_THSPREP2_Msk (0x1UL << DSI_WPCR2_THSPREP2_Pos)#define DSI_WPCR2_THSPREP2_Pos (18U)#define DSI_WPCR2_THSPREP1 DSI_WPCR2_THSPREP1_Msk#define DSI_WPCR2_THSPREP1_Msk (0x1UL << DSI_WPCR2_THSPREP1_Pos)#define DSI_WPCR2_THSPREP1_Pos (17U)#define DSI_WPCR2_THSPREP0 DSI_WPCR2_THSPREP0_Msk#define DSI_WPCR2_THSPREP0_Msk (0x1UL << DSI_WPCR2_THSPREP0_Pos)#define DSI_WPCR2_THSPREP0_Pos (16U)#define DSI_WPCR2_THSPREP DSI_WPCR2_THSPREP_Msk#define DSI_WPCR2_THSPREP_Msk (0xFFUL << DSI_WPCR2_THSPREP_Pos)#define DSI_WPCR2_THSPREP_Pos (16U)#define DSI_WPCR2_TCLKZERO7 DSI_WPCR2_TCLKZERO7_Msk#define DSI_WPCR2_TCLKZERO7_Msk (0x1UL << DSI_WPCR2_TCLKZERO7_Pos)#define DSI_WPCR2_TCLKZERO7_Pos (15U)#define DSI_WPCR2_TCLKZERO6 DSI_WPCR2_TCLKZERO6_Msk#define DSI_WPCR2_TCLKZERO6_Msk (0x1UL << DSI_WPCR2_TCLKZERO6_Pos)#define DSI_WPCR2_TCLKZERO6_Pos (14U)#define DSI_WPCR2_TCLKZERO5 DSI_WPCR2_TCLKZERO5_Msk#define DSI_WPCR2_TCLKZERO5_Msk (0x1UL << DSI_WPCR2_TCLKZERO5_Pos)#define DSI_WPCR2_TCLKZERO5_Pos (13U)#define DSI_WPCR2_TCLKZERO4 DSI_WPCR2_TCLKZERO4_Msk#define DSI_WPCR2_TCLKZERO4_Msk (0x1UL << DSI_WPCR2_TCLKZERO4_Pos)#define DSI_WPCR2_TCLKZERO4_Pos (12U)#define DSI_WPCR2_TCLKZERO3 DSI_WPCR2_TCLKZERO3_Msk#define DSI_WPCR2_TCLKZERO3_Msk (0x1UL << DSI_WPCR2_TCLKZERO3_Pos)#define DSI_WPCR2_TCLKZERO3_Pos (11U)#define DSI_WPCR2_TCLKZERO2 DSI_WPCR2_TCLKZERO2_Msk#define DSI_WPCR2_TCLKZERO2_Msk (0x1UL << DSI_WPCR2_TCLKZERO2_Pos)#define DSI_WPCR2_TCLKZERO2_Pos (10U)#define DSI_WPCR2_TCLKZERO1 DSI_WPCR2_TCLKZERO1_Msk#define DSI_WPCR2_TCLKZERO1_Msk (0x1UL << DSI_WPCR2_TCLKZERO1_Pos)#define DSI_WPCR2_TCLKZERO1_Pos (9U)#define DSI_WPCR2_TCLKZERO0 DSI_WPCR2_TCLKZERO0_Msk#define DSI_WPCR2_TCLKZERO0_Msk (0x1UL << DSI_WPCR2_TCLKZERO0_Pos)#define DSI_WPCR2_TCLKZERO0_Pos (8U)#define DSI_WPCR2_TCLKZERO DSI_WPCR2_TCLKZERO_Msk#define DSI_WPCR2_TCLKZERO_Msk (0xFFUL << DSI_WPCR2_TCLKZERO_Pos)#define DSI_WPCR2_TCLKZERO_Pos (8U)#define DSI_WPCR2_TCLKPREP7 DSI_WPCR2_TCLKPREP7_Msk#define DSI_WPCR2_TCLKPREP7_Msk (0x1UL << DSI_WPCR2_TCLKPREP7_Pos)#define DSI_WPCR2_TCLKPREP7_Pos (7U)#define DSI_WPCR2_TCLKPREP6 DSI_WPCR2_TCLKPREP6_Msk#define DSI_WPCR2_TCLKPREP6_Msk (0x1UL << DSI_WPCR2_TCLKPREP6_Pos)#define DSI_WPCR2_TCLKPREP6_Pos (6U)#define DSI_WPCR2_TCLKPREP5 DSI_WPCR2_TCLKPREP5_Msk#define DSI_WPCR2_TCLKPREP5_Msk (0x1UL << DSI_WPCR2_TCLKPREP5_Pos)#define DSI_WPCR2_TCLKPREP5_Pos (5U)#define DSI_WPCR2_TCLKPREP4 DSI_WPCR2_TCLKPREP4_Msk#define DSI_WPCR2_TCLKPREP4_Msk (0x1UL << DSI_WPCR2_TCLKPREP4_Pos)#define DSI_WPCR2_TCLKPREP4_Pos (4U)#define DSI_WPCR2_TCLKPREP3 DSI_WPCR2_TCLKPREP3_Msk#define DSI_WPCR2_TCLKPREP3_Msk (0x1UL << DSI_WPCR2_TCLKPREP3_Pos)#define DSI_WPCR2_TCLKPREP3_Pos (3U)#define DSI_WPCR2_TCLKPREP2 DSI_WPCR2_TCLKPREP2_Msk#define DSI_WPCR2_TCLKPREP2_Msk (0x1UL << DSI_WPCR2_TCLKPREP2_Pos)#define DSI_WPCR2_TCLKPREP2_Pos (2U)#define DSI_WPCR2_TCLKPREP1 DSI_WPCR2_TCLKPREP1_Msk#define DSI_WPCR2_TCLKPREP1_Msk (0x1UL << DSI_WPCR2_TCLKPREP1_Pos)#define DSI_WPCR2_TCLKPREP1_Pos (1U)#define DSI_WPCR2_TCLKPREP0 DSI_WPCR2_TCLKPREP0_Msk#define DSI_WPCR2_TCLKPREP0_Msk (0x1UL << DSI_WPCR2_TCLKPREP0_Pos)#define DSI_WPCR2_TCLKPREP0_Pos (0U)#define DSI_WPCR2_TCLKPREP DSI_WPCR2_TCLKPREP_Msk#define DSI_WPCR2_TCLKPREP_Msk (0xFFUL << DSI_WPCR2_TCLKPREP_Pos)#define DSI_WPCR2_TCLKPREP_Pos (0U)#define DSI_WPCR1_LPRXFT1 DSI_WPCR1_LPRXFT1_Msk#define DSI_WPCR1_LPRXFT1_Msk (0x1UL << DSI_WPCR1_LPRXFT1_Pos)#define DSI_WPCR1_LPRXFT1_Pos (26U)#define DSI_WPCR1_LPRXFT0 DSI_WPCR1_LPRXFT0_Msk#define DSI_WPCR1_LPRXFT0_Msk (0x1UL << DSI_WPCR1_LPRXFT0_Pos)#define DSI_WPCR1_LPRXFT0_Pos (25U)#define DSI_WPCR1_LPRXFT DSI_WPCR1_LPRXFT_Msk#define DSI_WPCR1_LPRXFT_Msk (0x3UL << DSI_WPCR1_LPRXFT_Pos)#define DSI_WPCR1_LPRXFT_Pos (25U)#define DSI_WPCR1_FLPRXLPM DSI_WPCR1_FLPRXLPM_Msk#define DSI_WPCR1_FLPRXLPM_Msk (0x1UL << DSI_WPCR1_FLPRXLPM_Pos)#define DSI_WPCR1_FLPRXLPM_Pos (22U)#define DSI_WPCR1_HSTXSRCDL1 DSI_WPCR1_HSTXSRCDL1_Msk#define DSI_WPCR1_HSTXSRCDL1_Msk (0x1UL << DSI_WPCR1_HSTXSRCDL1_Pos)#define DSI_WPCR1_HSTXSRCDL1_Pos (19U)#define DSI_WPCR1_HSTXSRCDL0 DSI_WPCR1_HSTXSRCDL0_Msk#define DSI_WPCR1_HSTXSRCDL0_Msk (0x1UL << DSI_WPCR1_HSTXSRCDL0_Pos)#define DSI_WPCR1_HSTXSRCDL0_Pos (18U)#define DSI_WPCR1_HSTXSRCDL DSI_WPCR1_HSTXSRCDL_Msk#define DSI_WPCR1_HSTXSRCDL_Msk (0x3UL << DSI_WPCR1_HSTXSRCDL_Pos)#define DSI_WPCR1_HSTXSRCDL_Pos (18U)#define DSI_WPCR1_HSTXSRCCL1 DSI_WPCR1_HSTXSRCCL1_Msk#define DSI_WPCR1_HSTXSRCCL1_Msk (0x1UL << DSI_WPCR1_HSTXSRCCL1_Pos)#define DSI_WPCR1_HSTXSRCCL1_Pos (17U)#define DSI_WPCR1_HSTXSRCCL0 DSI_WPCR1_HSTXSRCCL0_Msk#define DSI_WPCR1_HSTXSRCCL0_Msk (0x1UL << DSI_WPCR1_HSTXSRCCL0_Pos)#define DSI_WPCR1_HSTXSRCCL0_Pos (16U)#define DSI_WPCR1_HSTXSRCCL DSI_WPCR1_HSTXSRCCL_Msk#define DSI_WPCR1_HSTXSRCCL_Msk (0x3UL << DSI_WPCR1_HSTXSRCCL_Pos)#define DSI_WPCR1_HSTXSRCCL_Pos (16U)#define DSI_WPCR1_LPRXVCDL1 DSI_WPCR1_LPRXVCDL1_Msk#define DSI_WPCR1_LPRXVCDL1_Msk (0x1UL << DSI_WPCR1_LPRXVCDL1_Pos)#define DSI_WPCR1_LPRXVCDL1_Pos (15U)#define DSI_WPCR1_LPRXVCDL0 DSI_WPCR1_LPRXVCDL0_Msk#define DSI_WPCR1_LPRXVCDL0_Msk (0x1UL << DSI_WPCR1_LPRXVCDL0_Pos)#define DSI_WPCR1_LPRXVCDL0_Pos (14U)#define DSI_WPCR1_LPRXVCDL DSI_WPCR1_LPRXVCDL_Msk#define DSI_WPCR1_LPRXVCDL_Msk (0x3UL << DSI_WPCR1_LPRXVCDL_Pos)#define DSI_WPCR1_LPRXVCDL_Pos (14U)#define DSI_WPCR1_SDDC DSI_WPCR1_SDDC_Msk#define DSI_WPCR1_SDDC_Msk (0x1UL << DSI_WPCR1_SDDC_Pos)#define DSI_WPCR1_SDDC_Pos (12U)#define DSI_WPCR1_LPSRCDL1 DSI_WPCR1_LPSRCDL1_Msk#define DSI_WPCR1_LPSRCDL1_Msk (0x1UL << DSI_WPCR1_LPSRCDL1_Pos)#define DSI_WPCR1_LPSRCDL1_Pos (9U)#define DSI_WPCR1_LPSRCDL0 DSI_WPCR1_LPSRCDL0_Msk#define DSI_WPCR1_LPSRCDL0_Msk (0x1UL << DSI_WPCR1_LPSRCDL0_Pos)#define DSI_WPCR1_LPSRCDL0_Pos (8U)#define DSI_WPCR1_LPSRCDL DSI_WPCR1_LPSRCDL_Msk#define DSI_WPCR1_LPSRCDL_Msk (0x3UL << DSI_WPCR1_LPSRCDL_Pos)#define DSI_WPCR1_LPSRCDL_Pos (8U)#define DSI_WPCR1_LPSRCCL1 DSI_WPCR1_LPSRCCL1_Msk#define DSI_WPCR1_LPSRCCL1_Msk (0x1UL << DSI_WPCR1_LPSRCCL1_Pos)#define DSI_WPCR1_LPSRCCL1_Pos (7U)#define DSI_WPCR1_LPSRCCL0 DSI_WPCR1_LPSRCCL0_Msk#define DSI_WPCR1_LPSRCCL0_Msk (0x1UL << DSI_WPCR1_LPSRCCL0_Pos)#define DSI_WPCR1_LPSRCCL0_Pos (6U)#define DSI_WPCR1_LPSRCCL DSI_WPCR1_LPSRCCL_Msk#define DSI_WPCR1_LPSRCCL_Msk (0x3UL << DSI_WPCR1_LPSRCCL_Pos)#define DSI_WPCR1_LPSRCCL_Pos (6U)#define DSI_WPCR1_HSTXDDL1 DSI_WPCR1_HSTXDDL1_Msk#define DSI_WPCR1_HSTXDDL1_Msk (0x1UL << DSI_WPCR1_HSTXDDL1_Pos)#define DSI_WPCR1_HSTXDDL1_Pos (3U)#define DSI_WPCR1_HSTXDDL0 DSI_WPCR1_HSTXDDL0_Msk#define DSI_WPCR1_HSTXDDL0_Msk (0x1UL << DSI_WPCR1_HSTXDDL0_Pos)#define DSI_WPCR1_HSTXDDL0_Pos (2U)#define DSI_WPCR1_HSTXDDL DSI_WPCR1_HSTXDDL_Msk#define DSI_WPCR1_HSTXDDL_Msk (0x3UL << DSI_WPCR1_HSTXDDL_Pos)#define DSI_WPCR1_HSTXDDL_Pos (2U)#define DSI_WPCR1_HSTXDCL1 DSI_WPCR1_HSTXDCL1_Msk#define DSI_WPCR1_HSTXDCL1_Msk (0x1UL << DSI_WPCR1_HSTXDCL1_Pos)#define DSI_WPCR1_HSTXDCL1_Pos (1U)#define DSI_WPCR1_HSTXDCL0 DSI_WPCR1_HSTXDCL0_Msk#define DSI_WPCR1_HSTXDCL0_Msk (0x1UL << DSI_WPCR1_HSTXDCL0_Pos)#define DSI_WPCR1_HSTXDCL0_Pos (0U)#define DSI_WPCR1_HSTXDCL DSI_WPCR1_HSTXDCL_Msk#define DSI_WPCR1_HSTXDCL_Msk (0x3UL << DSI_WPCR1_HSTXDCL_Pos)#define DSI_WPCR1_HSTXDCL_Pos (0U)#define DSI_WPCR0_TCLKPOSTEN DSI_WPCR0_TCLKPOSTEN_Msk#define DSI_WPCR0_TCLKPOSTEN_Msk (0x1UL << DSI_WPCR0_TCLKPOSTEN_Pos)#define DSI_WPCR0_TCLKPOSTEN_Pos (27U)#define DSI_WPCR0_TLPXCEN DSI_WPCR0_TLPXCEN_Msk#define DSI_WPCR0_TLPXCEN_Msk (0x1UL << DSI_WPCR0_TLPXCEN_Pos)#define DSI_WPCR0_TLPXCEN_Pos (26U)#define DSI_WPCR0_THSEXITEN DSI_WPCR0_THSEXITEN_Msk#define DSI_WPCR0_THSEXITEN_Msk (0x1UL << DSI_WPCR0_THSEXITEN_Pos)#define DSI_WPCR0_THSEXITEN_Pos (25U)#define DSI_WPCR0_TLPXDEN DSI_WPCR0_TLPXDEN_Msk#define DSI_WPCR0_TLPXDEN_Msk (0x1UL << DSI_WPCR0_TLPXDEN_Pos)#define DSI_WPCR0_TLPXDEN_Pos (24U)#define DSI_WPCR0_THSZEROEN DSI_WPCR0_THSZEROEN_Msk#define DSI_WPCR0_THSZEROEN_Msk (0x1UL << DSI_WPCR0_THSZEROEN_Pos)#define DSI_WPCR0_THSZEROEN_Pos (23U)#define DSI_WPCR0_THSTRAILEN DSI_WPCR0_THSTRAILEN_Msk#define DSI_WPCR0_THSTRAILEN_Msk (0x1UL << DSI_WPCR0_THSTRAILEN_Pos)#define DSI_WPCR0_THSTRAILEN_Pos (22U)#define DSI_WPCR0_THSPREPEN DSI_WPCR0_THSPREPEN_Msk#define DSI_WPCR0_THSPREPEN_Msk (0x1UL << DSI_WPCR0_THSPREPEN_Pos)#define DSI_WPCR0_THSPREPEN_Pos (21U)#define DSI_WPCR0_TCLKZEROEN DSI_WPCR0_TCLKZEROEN_Msk#define DSI_WPCR0_TCLKZEROEN_Msk (0x1UL << DSI_WPCR0_TCLKZEROEN_Pos)#define DSI_WPCR0_TCLKZEROEN_Pos (20U)#define DSI_WPCR0_TCLKPREPEN DSI_WPCR0_TCLKPREPEN_Msk#define DSI_WPCR0_TCLKPREPEN_Msk (0x1UL << DSI_WPCR0_TCLKPREPEN_Pos)#define DSI_WPCR0_TCLKPREPEN_Pos (19U)#define DSI_WPCR0_PDEN DSI_WPCR0_PDEN_Msk#define DSI_WPCR0_PDEN_Msk (0x1UL << DSI_WPCR0_PDEN_Pos)#define DSI_WPCR0_PDEN_Pos (18U)#define DSI_WPCR0_TDDL DSI_WPCR0_TDDL_Msk#define DSI_WPCR0_TDDL_Msk (0x1UL << DSI_WPCR0_TDDL_Pos)#define DSI_WPCR0_TDDL_Pos (16U)#define DSI_WPCR0_CDOFFDL DSI_WPCR0_CDOFFDL_Msk#define DSI_WPCR0_CDOFFDL_Msk (0x1UL << DSI_WPCR0_CDOFFDL_Pos)#define DSI_WPCR0_CDOFFDL_Pos (14U)#define DSI_WPCR0_FTXSMDL DSI_WPCR0_FTXSMDL_Msk#define DSI_WPCR0_FTXSMDL_Msk (0x1UL << DSI_WPCR0_FTXSMDL_Pos)#define DSI_WPCR0_FTXSMDL_Pos (13U)#define DSI_WPCR0_FTXSMCL DSI_WPCR0_FTXSMCL_Msk#define DSI_WPCR0_FTXSMCL_Msk (0x1UL << DSI_WPCR0_FTXSMCL_Pos)#define DSI_WPCR0_FTXSMCL_Pos (12U)#define DSI_WPCR0_HSIDL1 DSI_WPCR0_HSIDL1_Msk#define DSI_WPCR0_HSIDL1_Msk (0x1UL << DSI_WPCR0_HSIDL1_Pos)#define DSI_WPCR0_HSIDL1_Pos (11U)#define DSI_WPCR0_HSIDL0 DSI_WPCR0_HSIDL0_Msk#define DSI_WPCR0_HSIDL0_Msk (0x1UL << DSI_WPCR0_HSIDL0_Pos)#define DSI_WPCR0_HSIDL0_Pos (10U)#define DSI_WPCR0_HSICL DSI_WPCR0_HSICL_Msk#define DSI_WPCR0_HSICL_Msk (0x1UL << DSI_WPCR0_HSICL_Pos)#define DSI_WPCR0_HSICL_Pos (9U)#define DSI_WPCR0_SWDL1 DSI_WPCR0_SWDL1_Msk#define DSI_WPCR0_SWDL1_Msk (0x1UL << DSI_WPCR0_SWDL1_Pos)#define DSI_WPCR0_SWDL1_Pos (8U)#define DSI_WPCR0_SWDL0 DSI_WPCR0_SWDL0_Msk#define DSI_WPCR0_SWDL0_Msk (0x1UL << DSI_WPCR0_SWDL0_Pos)#define DSI_WPCR0_SWDL0_Pos (7U)#define DSI_WPCR0_SWCL DSI_WPCR0_SWCL_Msk#define DSI_WPCR0_SWCL_Msk (0x1UL << DSI_WPCR0_SWCL_Pos)#define DSI_WPCR0_SWCL_Pos (6U)#define DSI_WPCR0_UIX4_5 (0x20UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_4 (0x10UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_3 (0x08UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_2 (0x04UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_1 (0x02UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_0 (0x01UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4 DSI_WPCR0_UIX4_Msk... ^ ...#define DSI_WPCR0_UIX4_Msk (0x3FUL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_Pos (0U)#define DSI_WIFCR_CRRIF DSI_WIFCR_CRRIF_Msk#define DSI_WIFCR_CRRIF_Msk (0x1UL << DSI_WIFCR_CRRIF_Pos)#define DSI_WIFCR_CRRIF_Pos (13U)#define DSI_WIFCR_CPLLUIF DSI_WIFCR_CPLLUIF_Msk#define DSI_WIFCR_CPLLUIF_Msk (0x1UL << DSI_WIFCR_CPLLUIF_Pos)#define DSI_WIFCR_CPLLUIF_Pos (10U)#define DSI_WIFCR_CPLLLIF DSI_WIFCR_CPLLLIF_Msk#define DSI_WIFCR_CPLLLIF_Msk (0x1UL << DSI_WIFCR_CPLLLIF_Pos)#define DSI_WIFCR_CPLLLIF_Pos (9U)#define DSI_WIFCR_CERIF DSI_WIFCR_CERIF_Msk#define DSI_WIFCR_CERIF_Msk (0x1UL << DSI_WIFCR_CERIF_Pos)#define DSI_WIFCR_CERIF_Pos (1U)#define DSI_WIFCR_CTEIF DSI_WIFCR_CTEIF_Msk#define DSI_WIFCR_CTEIF_Msk (0x1UL << DSI_WIFCR_CTEIF_Pos)#define DSI_WIFCR_CTEIF_Pos (0U)#define DSI_WISR_RRIF DSI_WISR_RRIF_Msk#define DSI_WISR_RRIF_Msk (0x1UL << DSI_WISR_RRIF_Pos)#define DSI_WISR_RRIF_Pos (13U)#define DSI_WISR_RRS DSI_WISR_RRS_Msk#define DSI_WISR_RRS_Msk (0x1UL << DSI_WISR_RRS_Pos)#define DSI_WISR_RRS_Pos (12U)#define DSI_WISR_PLLUIF DSI_WISR_PLLUIF_Msk#define DSI_WISR_PLLUIF_Msk (0x1UL << DSI_WISR_PLLUIF_Pos)#define DSI_WISR_PLLUIF_Pos (10U)#define DSI_WISR_PLLLIF DSI_WISR_PLLLIF_Msk#define DSI_WISR_PLLLIF_Msk (0x1UL << DSI_WISR_PLLLIF_Pos)#define DSI_WISR_PLLLIF_Pos (9U)#define DSI_WISR_PLLLS DSI_WISR_PLLLS_Msk#define DSI_WISR_PLLLS_Msk (0x1UL << DSI_WISR_PLLLS_Pos)#define DSI_WISR_PLLLS_Pos (8U)#define DSI_WISR_BUSY DSI_WISR_BUSY_Msk#define DSI_WISR_BUSY_Msk (0x1UL << DSI_WISR_BUSY_Pos)#define DSI_WISR_BUSY_Pos (2U)#define DSI_WISR_ERIF DSI_WISR_ERIF_Msk#define DSI_WISR_ERIF_Msk (0x1UL << DSI_WISR_ERIF_Pos)#define DSI_WISR_ERIF_Pos (1U)#define DSI_WISR_TEIF DSI_WISR_TEIF_Msk#define DSI_WISR_TEIF_Msk (0x1UL << DSI_WISR_TEIF_Pos)#define DSI_WISR_TEIF_Pos (0U)#define DSI_WIER_RRIE DSI_WIER_RRIE_Msk#define DSI_WIER_RRIE_Msk (0x1UL << DSI_WIER_RRIE_Pos)#define DSI_WIER_RRIE_Pos (13U)#define DSI_WIER_PLLUIE DSI_WIER_PLLUIE_Msk#define DSI_WIER_PLLUIE_Msk (0x1UL << DSI_WIER_PLLUIE_Pos)#define DSI_WIER_PLLUIE_Pos (10U)#define DSI_WIER_PLLLIE DSI_WIER_PLLLIE_Msk#define DSI_WIER_PLLLIE_Msk (0x1UL << DSI_WIER_PLLLIE_Pos)#define DSI_WIER_PLLLIE_Pos (9U)#define DSI_WIER_ERIE DSI_WIER_ERIE_Msk#define DSI_WIER_ERIE_Msk (0x1UL << DSI_WIER_ERIE_Pos)#define DSI_WIER_ERIE_Pos (1U)#define DSI_WIER_TEIE DSI_WIER_TEIE_Msk#define DSI_WIER_TEIE_Msk (0x1UL << DSI_WIER_TEIE_Pos)#define DSI_WIER_TEIE_Pos (0U)#define DSI_WCR_DSIEN DSI_WCR_DSIEN_Msk#define DSI_WCR_DSIEN_Msk (0x1UL << DSI_WCR_DSIEN_Pos)#define DSI_WCR_DSIEN_Pos (3U)#define DSI_WCR_LTDCEN DSI_WCR_LTDCEN_Msk#define DSI_WCR_LTDCEN_Msk (0x1UL << DSI_WCR_LTDCEN_Pos)#define DSI_WCR_LTDCEN_Pos (2U)#define DSI_WCR_SHTDN DSI_WCR_SHTDN_Msk#define DSI_WCR_SHTDN_Msk (0x1UL << DSI_WCR_SHTDN_Pos)#define DSI_WCR_SHTDN_Pos (1U)#define DSI_WCR_COLM DSI_WCR_COLM_Msk#define DSI_WCR_COLM_Msk (0x1UL << DSI_WCR_COLM_Pos)#define DSI_WCR_COLM_Pos (0U)#define DSI_WCFGR_VSPOL DSI_WCFGR_VSPOL_Msk#define DSI_WCFGR_VSPOL_Msk (0x1UL << DSI_WCFGR_VSPOL_Pos)#define DSI_WCFGR_VSPOL_Pos (7U)#define DSI_WCFGR_AR DSI_WCFGR_AR_Msk#define DSI_WCFGR_AR_Msk (0x1UL << DSI_WCFGR_AR_Pos)#define DSI_WCFGR_AR_Pos (6U)#define DSI_WCFGR_TEPOL DSI_WCFGR_TEPOL_Msk#define DSI_WCFGR_TEPOL_Msk (0x1UL << DSI_WCFGR_TEPOL_Pos)#define DSI_WCFGR_TEPOL_Pos (5U)#define DSI_WCFGR_TESRC DSI_WCFGR_TESRC_Msk#define DSI_WCFGR_TESRC_Msk (0x1UL << DSI_WCFGR_TESRC_Pos)#define DSI_WCFGR_TESRC_Pos (4U)#define DSI_WCFGR_COLMUX2 DSI_WCFGR_COLMUX2_Msk#define DSI_WCFGR_COLMUX2_Msk (0x1UL << DSI_WCFGR_COLMUX2_Pos)#define DSI_WCFGR_COLMUX2_Pos (3U)#define DSI_WCFGR_COLMUX1 DSI_WCFGR_COLMUX1_Msk#define DSI_WCFGR_COLMUX1_Msk (0x1UL << DSI_WCFGR_COLMUX1_Pos)#define DSI_WCFGR_COLMUX1_Pos (2U)#define DSI_WCFGR_COLMUX0 DSI_WCFGR_COLMUX0_Msk#define DSI_WCFGR_COLMUX0_Msk (0x1UL << DSI_WCFGR_COLMUX0_Pos)#define DSI_WCFGR_COLMUX0_Pos (1U)#define DSI_WCFGR_COLMUX DSI_WCFGR_COLMUX_Msk#define DSI_WCFGR_COLMUX_Msk (0x7UL << DSI_WCFGR_COLMUX_Pos)#define DSI_WCFGR_COLMUX_Pos (1U)#define DSI_WCFGR_DSIM DSI_WCFGR_DSIM_Msk#define DSI_WCFGR_DSIM_Msk (0x1UL << DSI_WCFGR_DSIM_Pos)#define DSI_WCFGR_DSIM_Pos (0U)#define DSI_TDCCR_S3DC DSI_TDCCR_S3DC_Msk#define DSI_TDCCR_S3DC_Msk (0x1UL << DSI_TDCCR_S3DC_Pos)#define DSI_TDCCR_S3DC_Pos (16U)#define DSI_TDCCR_RF DSI_TDCCR_RF_Msk#define DSI_TDCCR_RF_Msk (0x1UL << DSI_TDCCR_RF_Pos)#define DSI_TDCCR_RF_Pos (5U)#define DSI_TDCCR_SVS DSI_TDCCR_SVS_Msk#define DSI_TDCCR_SVS_Msk (0x1UL << DSI_TDCCR_SVS_Pos)#define DSI_TDCCR_SVS_Pos (4U)#define DSI_TDCCR_3DF1 0x00000008U#define DSI_TDCCR_3DF0 0x00000004U#define DSI_TDCCR_3DF 0x0000000CU#define DSI_TDCCR_3DM1 0x00000002U#define DSI_TDCCR_3DM0 0x00000001U#define DSI_TDCCR_3DM 0x00000003U#define DSI_VVACCR_VA13 DSI_VVACCR_VA13_Msk#define DSI_VVACCR_VA13_Msk (0x1UL << DSI_VVACCR_VA13_Pos)#define DSI_VVACCR_VA13_Pos (13U)#define DSI_VVACCR_VA12 DSI_VVACCR_VA12_Msk#define DSI_VVACCR_VA12_Msk (0x1UL << DSI_VVACCR_VA12_Pos)#define DSI_VVACCR_VA12_Pos (12U)#define DSI_VVACCR_VA11 DSI_VVACCR_VA11_Msk#define DSI_VVACCR_VA11_Msk (0x1UL << DSI_VVACCR_VA11_Pos)#define DSI_VVACCR_VA11_Pos (11U)#define DSI_VVACCR_VA10 DSI_VVACCR_VA10_Msk#define DSI_VVACCR_VA10_Msk (0x1UL << DSI_VVACCR_VA10_Pos)#define DSI_VVACCR_VA10_Pos (10U)#define DSI_VVACCR_VA9 DSI_VVACCR_VA9_Msk#define DSI_VVACCR_VA9_Msk (0x1UL << DSI_VVACCR_VA9_Pos)#define DSI_VVACCR_VA9_Pos (9U)#define DSI_VVACCR_VA8 DSI_VVACCR_VA8_Msk#define DSI_VVACCR_VA8_Msk (0x1UL << DSI_VVACCR_VA8_Pos)#define DSI_VVACCR_VA8_Pos (8U)#define DSI_VVACCR_VA7 DSI_VVACCR_VA7_Msk#define DSI_VVACCR_VA7_Msk (0x1UL << DSI_VVACCR_VA7_Pos)#define DSI_VVACCR_VA7_Pos (7U)#define DSI_VVACCR_VA6 DSI_VVACCR_VA6_Msk#define DSI_VVACCR_VA6_Msk (0x1UL << DSI_VVACCR_VA6_Pos)#define DSI_VVACCR_VA6_Pos (6U)#define DSI_VVACCR_VA5 DSI_VVACCR_VA5_Msk#define DSI_VVACCR_VA5_Msk (0x1UL << DSI_VVACCR_VA5_Pos)#define DSI_VVACCR_VA5_Pos (5U)#define DSI_VVACCR_VA4 DSI_VVACCR_VA4_Msk#define DSI_VVACCR_VA4_Msk (0x1UL << DSI_VVACCR_VA4_Pos)#define DSI_VVACCR_VA4_Pos (4U)#define DSI_VVACCR_VA3 DSI_VVACCR_VA3_Msk#define DSI_VVACCR_VA3_Msk (0x1UL << DSI_VVACCR_VA3_Pos)#define DSI_VVACCR_VA3_Pos (3U)#define DSI_VVACCR_VA2 DSI_VVACCR_VA2_Msk#define DSI_VVACCR_VA2_Msk (0x1UL << DSI_VVACCR_VA2_Pos)#define DSI_VVACCR_VA2_Pos (2U)#define DSI_VVACCR_VA1 DSI_VVACCR_VA1_Msk#define DSI_VVACCR_VA1_Msk (0x1UL << DSI_VVACCR_VA1_Pos)#define DSI_VVACCR_VA1_Pos (1U)#define DSI_VVACCR_VA0 DSI_VVACCR_VA0_Msk#define DSI_VVACCR_VA0_Msk (0x1UL << DSI_VVACCR_VA0_Pos)#define DSI_VVACCR_VA0_Pos (0U)#define DSI_VVACCR_VA DSI_VVACCR_VA_Msk#define DSI_VVACCR_VA_Msk (0x3FFFUL << DSI_VVACCR_VA_Pos)#define DSI_VVACCR_VA_Pos (0U)#define DSI_VVFPCCR_VFP9 DSI_VVFPCCR_VFP9_Msk#define DSI_VVFPCCR_VFP9_Msk (0x1UL << DSI_VVFPCCR_VFP9_Pos)#define DSI_VVFPCCR_VFP9_Pos (9U)#define DSI_VVFPCCR_VFP8 DSI_VVFPCCR_VFP8_Msk#define DSI_VVFPCCR_VFP8_Msk (0x1UL << DSI_VVFPCCR_VFP8_Pos)#define DSI_VVFPCCR_VFP8_Pos (8U)#define DSI_VVFPCCR_VFP7 DSI_VVFPCCR_VFP7_Msk#define DSI_VVFPCCR_VFP7_Msk (0x1UL << DSI_VVFPCCR_VFP7_Pos)#define DSI_VVFPCCR_VFP7_Pos (7U)#define DSI_VVFPCCR_VFP6 DSI_VVFPCCR_VFP6_Msk#define DSI_VVFPCCR_VFP6_Msk (0x1UL << DSI_VVFPCCR_VFP6_Pos)#define DSI_VVFPCCR_VFP6_Pos (6U)#define DSI_VVFPCCR_VFP5 DSI_VVFPCCR_VFP5_Msk#define DSI_VVFPCCR_VFP5_Msk (0x1UL << DSI_VVFPCCR_VFP5_Pos)#define DSI_VVFPCCR_VFP5_Pos (5U)#define DSI_VVFPCCR_VFP4 DSI_VVFPCCR_VFP4_Msk#define DSI_VVFPCCR_VFP4_Msk (0x1UL << DSI_VVFPCCR_VFP4_Pos)#define DSI_VVFPCCR_VFP4_Pos (4U)#define DSI_VVFPCCR_VFP3 DSI_VVFPCCR_VFP3_Msk#define DSI_VVFPCCR_VFP3_Msk (0x1UL << DSI_VVFPCCR_VFP3_Pos)#define DSI_VVFPCCR_VFP3_Pos (3U)#define DSI_VVFPCCR_VFP2 DSI_VVFPCCR_VFP2_Msk#define DSI_VVFPCCR_VFP2_Msk (0x1UL << DSI_VVFPCCR_VFP2_Pos)#define DSI_VVFPCCR_VFP2_Pos (2U)#define DSI_VVFPCCR_VFP1 DSI_VVFPCCR_VFP1_Msk#define DSI_VVFPCCR_VFP1_Msk (0x1UL << DSI_VVFPCCR_VFP1_Pos)#define DSI_VVFPCCR_VFP1_Pos (1U)#define DSI_VVFPCCR_VFP0 DSI_VVFPCCR_VFP0_Msk#define DSI_VVFPCCR_VFP0_Msk (0x1UL << DSI_VVFPCCR_VFP0_Pos)#define DSI_VVFPCCR_VFP0_Pos (0U)#define DSI_VVFPCCR_VFP DSI_VVFPCCR_VFP_Msk#define DSI_VVFPCCR_VFP_Msk (0x3FFUL << DSI_VVFPCCR_VFP_Pos)#define DSI_VVFPCCR_VFP_Pos (0U)#define DSI_VVBPCCR_VBP9 DSI_VVBPCCR_VBP9_Msk#define DSI_VVBPCCR_VBP9_Msk (0x1UL << DSI_VVBPCCR_VBP9_Pos)#define DSI_VVBPCCR_VBP9_Pos (9U)#define DSI_VVBPCCR_VBP8 DSI_VVBPCCR_VBP8_Msk#define DSI_VVBPCCR_VBP8_Msk (0x1UL << DSI_VVBPCCR_VBP8_Pos)#define DSI_VVBPCCR_VBP8_Pos (8U)#define DSI_VVBPCCR_VBP7 DSI_VVBPCCR_VBP7_Msk#define DSI_VVBPCCR_VBP7_Msk (0x1UL << DSI_VVBPCCR_VBP7_Pos)#define DSI_VVBPCCR_VBP7_Pos (7U)#define DSI_VVBPCCR_VBP6 DSI_VVBPCCR_VBP6_Msk#define DSI_VVBPCCR_VBP6_Msk (0x1UL << DSI_VVBPCCR_VBP6_Pos)#define DSI_VVBPCCR_VBP6_Pos (6U)#define DSI_VVBPCCR_VBP5 DSI_VVBPCCR_VBP5_Msk#define DSI_VVBPCCR_VBP5_Msk (0x1UL << DSI_VVBPCCR_VBP5_Pos)#define DSI_VVBPCCR_VBP5_Pos (5U)#define DSI_VVBPCCR_VBP4 DSI_VVBPCCR_VBP4_Msk#define DSI_VVBPCCR_VBP4_Msk (0x1UL << DSI_VVBPCCR_VBP4_Pos)#define DSI_VVBPCCR_VBP4_Pos (4U)#define DSI_VVBPCCR_VBP3 DSI_VVBPCCR_VBP3_Msk#define DSI_VVBPCCR_VBP3_Msk (0x1UL << DSI_VVBPCCR_VBP3_Pos)#define DSI_VVBPCCR_VBP3_Pos (3U)#define DSI_VVBPCCR_VBP2 DSI_VVBPCCR_VBP2_Msk#define DSI_VVBPCCR_VBP2_Msk (0x1UL << DSI_VVBPCCR_VBP2_Pos)#define DSI_VVBPCCR_VBP2_Pos (2U)#define DSI_VVBPCCR_VBP1 DSI_VVBPCCR_VBP1_Msk#define DSI_VVBPCCR_VBP1_Msk (0x1UL << DSI_VVBPCCR_VBP1_Pos)#define DSI_VVBPCCR_VBP1_Pos (1U)#define DSI_VVBPCCR_VBP0 DSI_VVBPCCR_VBP0_Msk#define DSI_VVBPCCR_VBP0_Msk (0x1UL << DSI_VVBPCCR_VBP0_Pos)#define DSI_VVBPCCR_VBP0_Pos (0U)#define DSI_VVBPCCR_VBP DSI_VVBPCCR_VBP_Msk#define DSI_VVBPCCR_VBP_Msk (0x3FFUL << DSI_VVBPCCR_VBP_Pos)#define DSI_VVBPCCR_VBP_Pos (0U)#define DSI_VVSACCR_VSA9 DSI_VVSACCR_VSA9_Msk#define DSI_VVSACCR_VSA9_Msk (0x1UL << DSI_VVSACCR_VSA9_Pos)#define DSI_VVSACCR_VSA9_Pos (9U)#define DSI_VVSACCR_VSA8 DSI_VVSACCR_VSA8_Msk#define DSI_VVSACCR_VSA8_Msk (0x1UL << DSI_VVSACCR_VSA8_Pos)#define DSI_VVSACCR_VSA8_Pos (8U)#define DSI_VVSACCR_VSA7 DSI_VVSACCR_VSA7_Msk#define DSI_VVSACCR_VSA7_Msk (0x1UL << DSI_VVSACCR_VSA7_Pos)#define DSI_VVSACCR_VSA7_Pos (7U)#define DSI_VVSACCR_VSA6 DSI_VVSACCR_VSA6_Msk#define DSI_VVSACCR_VSA6_Msk (0x1UL << DSI_VVSACCR_VSA6_Pos)#define DSI_VVSACCR_VSA6_Pos (6U)#define DSI_VVSACCR_VSA5 DSI_VVSACCR_VSA5_Msk#define DSI_VVSACCR_VSA5_Msk (0x1UL << DSI_VVSACCR_VSA5_Pos)#define DSI_VVSACCR_VSA5_Pos (5U)#define DSI_VVSACCR_VSA4 DSI_VVSACCR_VSA4_Msk#define DSI_VVSACCR_VSA4_Msk (0x1UL << DSI_VVSACCR_VSA4_Pos)#define DSI_VVSACCR_VSA4_Pos (4U)#define DSI_VVSACCR_VSA3 DSI_VVSACCR_VSA3_Msk#define DSI_VVSACCR_VSA3_Msk (0x1UL << DSI_VVSACCR_VSA3_Pos)#define DSI_VVSACCR_VSA3_Pos (3U)#define DSI_VVSACCR_VSA2 DSI_VVSACCR_VSA2_Msk#define DSI_VVSACCR_VSA2_Msk (0x1UL << DSI_VVSACCR_VSA2_Pos)#define DSI_VVSACCR_VSA2_Pos (2U)#define DSI_VVSACCR_VSA1 DSI_VVSACCR_VSA1_Msk#define DSI_VVSACCR_VSA1_Msk (0x1UL << DSI_VVSACCR_VSA1_Pos)#define DSI_VVSACCR_VSA1_Pos (1U)#define DSI_VVSACCR_VSA0 DSI_VVSACCR_VSA0_Msk#define DSI_VVSACCR_VSA0_Msk (0x1UL << DSI_VVSACCR_VSA0_Pos)#define DSI_VVSACCR_VSA0_Pos (0U)#define DSI_VVSACCR_VSA DSI_VVSACCR_VSA_Msk#define DSI_VVSACCR_VSA_Msk (0x3FFUL << DSI_VVSACCR_VSA_Pos)#define DSI_VVSACCR_VSA_Pos (0U)#define DSI_VLCCR_HLINE14 DSI_VLCCR_HLINE14_Msk#define DSI_VLCCR_HLINE14_Msk (0x1UL << DSI_VLCCR_HLINE14_Pos)#define DSI_VLCCR_HLINE14_Pos (14U)#define DSI_VLCCR_HLINE13 DSI_VLCCR_HLINE13_Msk#define DSI_VLCCR_HLINE13_Msk (0x1UL << DSI_VLCCR_HLINE13_Pos)#define DSI_VLCCR_HLINE13_Pos (13U)#define DSI_VLCCR_HLINE12 DSI_VLCCR_HLINE12_Msk#define DSI_VLCCR_HLINE12_Msk (0x1UL << DSI_VLCCR_HLINE12_Pos)#define DSI_VLCCR_HLINE12_Pos (12U)#define DSI_VLCCR_HLINE11 DSI_VLCCR_HLINE11_Msk#define DSI_VLCCR_HLINE11_Msk (0x1UL << DSI_VLCCR_HLINE11_Pos)#define DSI_VLCCR_HLINE11_Pos (11U)#define DSI_VLCCR_HLINE10 DSI_VLCCR_HLINE10_Msk#define DSI_VLCCR_HLINE10_Msk (0x1UL << DSI_VLCCR_HLINE10_Pos)#define DSI_VLCCR_HLINE10_Pos (10U)#define DSI_VLCCR_HLINE9 DSI_VLCCR_HLINE9_Msk#define DSI_VLCCR_HLINE9_Msk (0x1UL << DSI_VLCCR_HLINE9_Pos)#define DSI_VLCCR_HLINE9_Pos (9U)#define DSI_VLCCR_HLINE8 DSI_VLCCR_HLINE8_Msk#define DSI_VLCCR_HLINE8_Msk (0x1UL << DSI_VLCCR_HLINE8_Pos)#define DSI_VLCCR_HLINE8_Pos (8U)#define DSI_VLCCR_HLINE7 DSI_VLCCR_HLINE7_Msk#define DSI_VLCCR_HLINE7_Msk (0x1UL << DSI_VLCCR_HLINE7_Pos)#define DSI_VLCCR_HLINE7_Pos (7U)#define DSI_VLCCR_HLINE6 DSI_VLCCR_HLINE6_Msk#define DSI_VLCCR_HLINE6_Msk (0x1UL << DSI_VLCCR_HLINE6_Pos)#define DSI_VLCCR_HLINE6_Pos (6U)#define DSI_VLCCR_HLINE5 DSI_VLCCR_HLINE5_Msk#define DSI_VLCCR_HLINE5_Msk (0x1UL << DSI_VLCCR_HLINE5_Pos)#define DSI_VLCCR_HLINE5_Pos (5U)#define DSI_VLCCR_HLINE4 DSI_VLCCR_HLINE4_Msk#define DSI_VLCCR_HLINE4_Msk (0x1UL << DSI_VLCCR_HLINE4_Pos)#define DSI_VLCCR_HLINE4_Pos (4U)#define DSI_VLCCR_HLINE3 DSI_VLCCR_HLINE3_Msk#define DSI_VLCCR_HLINE3_Msk (0x1UL << DSI_VLCCR_HLINE3_Pos)#define DSI_VLCCR_HLINE3_Pos (3U)#define DSI_VLCCR_HLINE2 DSI_VLCCR_HLINE2_Msk#define DSI_VLCCR_HLINE2_Msk (0x1UL << DSI_VLCCR_HLINE2_Pos)#define DSI_VLCCR_HLINE2_Pos (2U)#define DSI_VLCCR_HLINE1 DSI_VLCCR_HLINE1_Msk#define DSI_VLCCR_HLINE1_Msk (0x1UL << DSI_VLCCR_HLINE1_Pos)#define DSI_VLCCR_HLINE1_Pos (1U)#define DSI_VLCCR_HLINE0 DSI_VLCCR_HLINE0_Msk#define DSI_VLCCR_HLINE0_Msk (0x1UL << DSI_VLCCR_HLINE0_Pos)#define DSI_VLCCR_HLINE0_Pos (0U)#define DSI_VLCCR_HLINE DSI_VLCCR_HLINE_Msk#define DSI_VLCCR_HLINE_Msk (0x7FFFUL << DSI_VLCCR_HLINE_Pos)#define DSI_VLCCR_HLINE_Pos (0U)#define DSI_VHBPCCR_HBP11 DSI_VHBPCCR_HBP11_Msk#define DSI_VHBPCCR_HBP11_Msk (0x1UL << DSI_VHBPCCR_HBP11_Pos)#define DSI_VHBPCCR_HBP11_Pos (11U)#define DSI_VHBPCCR_HBP10 DSI_VHBPCCR_HBP10_Msk#define DSI_VHBPCCR_HBP10_Msk (0x1UL << DSI_VHBPCCR_HBP10_Pos)#define DSI_VHBPCCR_HBP10_Pos (10U)#define DSI_VHBPCCR_HBP9 DSI_VHBPCCR_HBP9_Msk#define DSI_VHBPCCR_HBP9_Msk (0x1UL << DSI_VHBPCCR_HBP9_Pos)#define DSI_VHBPCCR_HBP9_Pos (9U)#define DSI_VHBPCCR_HBP8 DSI_VHBPCCR_HBP8_Msk#define DSI_VHBPCCR_HBP8_Msk (0x1UL << DSI_VHBPCCR_HBP8_Pos)#define DSI_VHBPCCR_HBP8_Pos (8U)#define DSI_VHBPCCR_HBP7 DSI_VHBPCCR_HBP7_Msk#define DSI_VHBPCCR_HBP7_Msk (0x1UL << DSI_VHBPCCR_HBP7_Pos)#define DSI_VHBPCCR_HBP7_Pos (7U)#define DSI_VHBPCCR_HBP6 DSI_VHBPCCR_HBP6_Msk#define DSI_VHBPCCR_HBP6_Msk (0x1UL << DSI_VHBPCCR_HBP6_Pos)#define DSI_VHBPCCR_HBP6_Pos (6U)#define DSI_VHBPCCR_HBP5 DSI_VHBPCCR_HBP5_Msk#define DSI_VHBPCCR_HBP5_Msk (0x1UL << DSI_VHBPCCR_HBP5_Pos)#define DSI_VHBPCCR_HBP5_Pos (5U)#define DSI_VHBPCCR_HBP4 DSI_VHBPCCR_HBP4_Msk#define DSI_VHBPCCR_HBP4_Msk (0x1UL << DSI_VHBPCCR_HBP4_Pos)#define DSI_VHBPCCR_HBP4_Pos (4U)#define DSI_VHBPCCR_HBP3 DSI_VHBPCCR_HBP3_Msk#define DSI_VHBPCCR_HBP3_Msk (0x1UL << DSI_VHBPCCR_HBP3_Pos)#define DSI_VHBPCCR_HBP3_Pos (3U)#define DSI_VHBPCCR_HBP2 DSI_VHBPCCR_HBP2_Msk#define DSI_VHBPCCR_HBP2_Msk (0x1UL << DSI_VHBPCCR_HBP2_Pos)#define DSI_VHBPCCR_HBP2_Pos (2U)#define DSI_VHBPCCR_HBP1 DSI_VHBPCCR_HBP1_Msk#define DSI_VHBPCCR_HBP1_Msk (0x1UL << DSI_VHBPCCR_HBP1_Pos)#define DSI_VHBPCCR_HBP1_Pos (1U)#define DSI_VHBPCCR_HBP0 DSI_VHBPCCR_HBP0_Msk#define DSI_VHBPCCR_HBP0_Msk (0x1UL << DSI_VHBPCCR_HBP0_Pos)#define DSI_VHBPCCR_HBP0_Pos (0U)#define DSI_VHBPCCR_HBP DSI_VHBPCCR_HBP_Msk#define DSI_VHBPCCR_HBP_Msk (0xFFFUL << DSI_VHBPCCR_HBP_Pos)#define DSI_VHBPCCR_HBP_Pos (0U)#define DSI_VHSACCR_HSA11 DSI_VHSACCR_HSA11_Msk#define DSI_VHSACCR_HSA11_Msk (0x1UL << DSI_VHSACCR_HSA11_Pos)#define DSI_VHSACCR_HSA11_Pos (11U)#define DSI_VHSACCR_HSA10 DSI_VHSACCR_HSA10_Msk#define DSI_VHSACCR_HSA10_Msk (0x1UL << DSI_VHSACCR_HSA10_Pos)#define DSI_VHSACCR_HSA10_Pos (10U)#define DSI_VHSACCR_HSA9 DSI_VHSACCR_HSA9_Msk#define DSI_VHSACCR_HSA9_Msk (0x1UL << DSI_VHSACCR_HSA9_Pos)#define DSI_VHSACCR_HSA9_Pos (9U)#define DSI_VHSACCR_HSA8 DSI_VHSACCR_HSA8_Msk#define DSI_VHSACCR_HSA8_Msk (0x1UL << DSI_VHSACCR_HSA8_Pos)#define DSI_VHSACCR_HSA8_Pos (8U)#define DSI_VHSACCR_HSA7 DSI_VHSACCR_HSA7_Msk#define DSI_VHSACCR_HSA7_Msk (0x1UL << DSI_VHSACCR_HSA7_Pos)#define DSI_VHSACCR_HSA7_Pos (7U)#define DSI_VHSACCR_HSA6 DSI_VHSACCR_HSA6_Msk#define DSI_VHSACCR_HSA6_Msk (0x1UL << DSI_VHSACCR_HSA6_Pos)#define DSI_VHSACCR_HSA6_Pos (6U)#define DSI_VHSACCR_HSA5 DSI_VHSACCR_HSA5_Msk#define DSI_VHSACCR_HSA5_Msk (0x1UL << DSI_VHSACCR_HSA5_Pos)#define DSI_VHSACCR_HSA5_Pos (5U)#define DSI_VHSACCR_HSA4 DSI_VHSACCR_HSA4_Msk#define DSI_VHSACCR_HSA4_Msk (0x1UL << DSI_VHSACCR_HSA4_Pos)#define DSI_VHSACCR_HSA4_Pos (4U)#define DSI_VHSACCR_HSA3 DSI_VHSACCR_HSA3_Msk#define DSI_VHSACCR_HSA3_Msk (0x1UL << DSI_VHSACCR_HSA3_Pos)#define DSI_VHSACCR_HSA3_Pos (3U)#define DSI_VHSACCR_HSA2 DSI_VHSACCR_HSA2_Msk#define DSI_VHSACCR_HSA2_Msk (0x1UL << DSI_VHSACCR_HSA2_Pos)#define DSI_VHSACCR_HSA2_Pos (2U)#define DSI_VHSACCR_HSA1 DSI_VHSACCR_HSA1_Msk#define DSI_VHSACCR_HSA1_Msk (0x1UL << DSI_VHSACCR_HSA1_Pos)#define DSI_VHSACCR_HSA1_Pos (1U)#define DSI_VHSACCR_HSA0 DSI_VHSACCR_HSA0_Msk#define DSI_VHSACCR_HSA0_Msk (0x1UL << DSI_VHSACCR_HSA0_Pos)#define DSI_VHSACCR_HSA0_Pos (0U)#define DSI_VHSACCR_HSA DSI_VHSACCR_HSA_Msk#define DSI_VHSACCR_HSA_Msk (0xFFFUL << DSI_VHSACCR_HSA_Pos)#define DSI_VHSACCR_HSA_Pos (0U)#define DSI_VNPCCR_NPSIZE12 DSI_VNPCCR_NPSIZE12_Msk#define DSI_VNPCCR_NPSIZE12_Msk (0x1UL << DSI_VNPCCR_NPSIZE12_Pos)#define DSI_VNPCCR_NPSIZE12_Pos (12U)#define DSI_VNPCCR_NPSIZE11 DSI_VNPCCR_NPSIZE11_Msk#define DSI_VNPCCR_NPSIZE11_Msk (0x1UL << DSI_VNPCCR_NPSIZE11_Pos)#define DSI_VNPCCR_NPSIZE11_Pos (11U)#define DSI_VNPCCR_NPSIZE10 DSI_VNPCCR_NPSIZE10_Msk#define DSI_VNPCCR_NPSIZE10_Msk (0x1UL << DSI_VNPCCR_NPSIZE10_Pos)#define DSI_VNPCCR_NPSIZE10_Pos (10U)#define DSI_VNPCCR_NPSIZE9 DSI_VNPCCR_NPSIZE9_Msk#define DSI_VNPCCR_NPSIZE9_Msk (0x1UL << DSI_VNPCCR_NPSIZE9_Pos)#define DSI_VNPCCR_NPSIZE9_Pos (9U)#define DSI_VNPCCR_NPSIZE8 DSI_VNPCCR_NPSIZE8_Msk#define DSI_VNPCCR_NPSIZE8_Msk (0x1UL << DSI_VNPCCR_NPSIZE8_Pos)#define DSI_VNPCCR_NPSIZE8_Pos (8U)#define DSI_VNPCCR_NPSIZE7 DSI_VNPCCR_NPSIZE7_Msk#define DSI_VNPCCR_NPSIZE7_Msk (0x1UL << DSI_VNPCCR_NPSIZE7_Pos)#define DSI_VNPCCR_NPSIZE7_Pos (7U)#define DSI_VNPCCR_NPSIZE6 DSI_VNPCCR_NPSIZE6_Msk#define DSI_VNPCCR_NPSIZE6_Msk (0x1UL << DSI_VNPCCR_NPSIZE6_Pos)#define DSI_VNPCCR_NPSIZE6_Pos (6U)#define DSI_VNPCCR_NPSIZE5 DSI_VNPCCR_NPSIZE5_Msk#define DSI_VNPCCR_NPSIZE5_Msk (0x1UL << DSI_VNPCCR_NPSIZE5_Pos)#define DSI_VNPCCR_NPSIZE5_Pos (5U)#define DSI_VNPCCR_NPSIZE4 DSI_VNPCCR_NPSIZE4_Msk#define DSI_VNPCCR_NPSIZE4_Msk (0x1UL << DSI_VNPCCR_NPSIZE4_Pos)#define DSI_VNPCCR_NPSIZE4_Pos (4U)#define DSI_VNPCCR_NPSIZE3 DSI_VNPCCR_NPSIZE3_Msk#define DSI_VNPCCR_NPSIZE3_Msk (0x1UL << DSI_VNPCCR_NPSIZE3_Pos)#define DSI_VNPCCR_NPSIZE3_Pos (3U)#define DSI_VNPCCR_NPSIZE2 DSI_VNPCCR_NPSIZE2_Msk#define DSI_VNPCCR_NPSIZE2_Msk (0x1UL << DSI_VNPCCR_NPSIZE2_Pos)#define DSI_VNPCCR_NPSIZE2_Pos (2U)#define DSI_VNPCCR_NPSIZE1 DSI_VNPCCR_NPSIZE1_Msk#define DSI_VNPCCR_NPSIZE1_Msk (0x1UL << DSI_VNPCCR_NPSIZE1_Pos)#define DSI_VNPCCR_NPSIZE1_Pos (1U)#define DSI_VNPCCR_NPSIZE0 DSI_VNPCCR_NPSIZE0_Msk#define DSI_VNPCCR_NPSIZE0_Msk (0x1UL << DSI_VNPCCR_NPSIZE0_Pos)#define DSI_VNPCCR_NPSIZE0_Pos (0U)#define DSI_VNPCCR_NPSIZE DSI_VNPCCR_NPSIZE_Msk#define DSI_VNPCCR_NPSIZE_Msk (0x1FFFUL << DSI_VNPCCR_NPSIZE_Pos)#define DSI_VNPCCR_NPSIZE_Pos (0U)#define DSI_VCCCR_NUMC12 DSI_VCCCR_NUMC12_Msk#define DSI_VCCCR_NUMC12_Msk (0x1UL << DSI_VCCCR_NUMC12_Pos)#define DSI_VCCCR_NUMC12_Pos (12U)#define DSI_VCCCR_NUMC11 DSI_VCCCR_NUMC11_Msk#define DSI_VCCCR_NUMC11_Msk (0x1UL << DSI_VCCCR_NUMC11_Pos)#define DSI_VCCCR_NUMC11_Pos (11U)#define DSI_VCCCR_NUMC10 DSI_VCCCR_NUMC10_Msk#define DSI_VCCCR_NUMC10_Msk (0x1UL << DSI_VCCCR_NUMC10_Pos)#define DSI_VCCCR_NUMC10_Pos (10U)#define DSI_VCCCR_NUMC9 DSI_VCCCR_NUMC9_Msk#define DSI_VCCCR_NUMC9_Msk (0x1UL << DSI_VCCCR_NUMC9_Pos)#define DSI_VCCCR_NUMC9_Pos (9U)#define DSI_VCCCR_NUMC8 DSI_VCCCR_NUMC8_Msk#define DSI_VCCCR_NUMC8_Msk (0x1UL << DSI_VCCCR_NUMC8_Pos)#define DSI_VCCCR_NUMC8_Pos (8U)#define DSI_VCCCR_NUMC7 DSI_VCCCR_NUMC7_Msk#define DSI_VCCCR_NUMC7_Msk (0x1UL << DSI_VCCCR_NUMC7_Pos)#define DSI_VCCCR_NUMC7_Pos (7U)#define DSI_VCCCR_NUMC6 DSI_VCCCR_NUMC6_Msk#define DSI_VCCCR_NUMC6_Msk (0x1UL << DSI_VCCCR_NUMC6_Pos)#define DSI_VCCCR_NUMC6_Pos (6U)#define DSI_VCCCR_NUMC5 DSI_VCCCR_NUMC5_Msk#define DSI_VCCCR_NUMC5_Msk (0x1UL << DSI_VCCCR_NUMC5_Pos)#define DSI_VCCCR_NUMC5_Pos (5U)#define DSI_VCCCR_NUMC4 DSI_VCCCR_NUMC4_Msk#define DSI_VCCCR_NUMC4_Msk (0x1UL << DSI_VCCCR_NUMC4_Pos)#define DSI_VCCCR_NUMC4_Pos (4U)#define DSI_VCCCR_NUMC3 DSI_VCCCR_NUMC3_Msk#define DSI_VCCCR_NUMC3_Msk (0x1UL << DSI_VCCCR_NUMC3_Pos)#define DSI_VCCCR_NUMC3_Pos (3U)#define DSI_VCCCR_NUMC2 DSI_VCCCR_NUMC2_Msk#define DSI_VCCCR_NUMC2_Msk (0x1UL << DSI_VCCCR_NUMC2_Pos)#define DSI_VCCCR_NUMC2_Pos (2U)#define DSI_VCCCR_NUMC1 DSI_VCCCR_NUMC1_Msk#define DSI_VCCCR_NUMC1_Msk (0x1UL << DSI_VCCCR_NUMC1_Pos)#define DSI_VCCCR_NUMC1_Pos (1U)#define DSI_VCCCR_NUMC0 DSI_VCCCR_NUMC0_Msk#define DSI_VCCCR_NUMC0_Msk (0x1UL << DSI_VCCCR_NUMC0_Pos)#define DSI_VCCCR_NUMC0_Pos (0U)#define DSI_VCCCR_NUMC DSI_VCCCR_NUMC_Msk#define DSI_VCCCR_NUMC_Msk (0x1FFFUL << DSI_VCCCR_NUMC_Pos)#define DSI_VCCCR_NUMC_Pos (0U)#define DSI_VPCCR_VPSIZE13 DSI_VPCCR_VPSIZE13_Msk#define DSI_VPCCR_VPSIZE13_Msk (0x1UL << DSI_VPCCR_VPSIZE13_Pos)#define DSI_VPCCR_VPSIZE13_Pos (13U)#define DSI_VPCCR_VPSIZE12 DSI_VPCCR_VPSIZE12_Msk#define DSI_VPCCR_VPSIZE12_Msk (0x1UL << DSI_VPCCR_VPSIZE12_Pos)#define DSI_VPCCR_VPSIZE12_Pos (12U)#define DSI_VPCCR_VPSIZE11 DSI_VPCCR_VPSIZE11_Msk#define DSI_VPCCR_VPSIZE11_Msk (0x1UL << DSI_VPCCR_VPSIZE11_Pos)#define DSI_VPCCR_VPSIZE11_Pos (11U)#define DSI_VPCCR_VPSIZE10 DSI_VPCCR_VPSIZE10_Msk#define DSI_VPCCR_VPSIZE10_Msk (0x1UL << DSI_VPCCR_VPSIZE10_Pos)#define DSI_VPCCR_VPSIZE10_Pos (10U)#define DSI_VPCCR_VPSIZE9 DSI_VPCCR_VPSIZE9_Msk#define DSI_VPCCR_VPSIZE9_Msk (0x1UL << DSI_VPCCR_VPSIZE9_Pos)#define DSI_VPCCR_VPSIZE9_Pos (9U)#define DSI_VPCCR_VPSIZE8 DSI_VPCCR_VPSIZE8_Msk#define DSI_VPCCR_VPSIZE8_Msk (0x1UL << DSI_VPCCR_VPSIZE8_Pos)#define DSI_VPCCR_VPSIZE8_Pos (8U)#define DSI_VPCCR_VPSIZE7 DSI_VPCCR_VPSIZE7_Msk#define DSI_VPCCR_VPSIZE7_Msk (0x1UL << DSI_VPCCR_VPSIZE7_Pos)#define DSI_VPCCR_VPSIZE7_Pos (7U)#define DSI_VPCCR_VPSIZE6 DSI_VPCCR_VPSIZE6_Msk#define DSI_VPCCR_VPSIZE6_Msk (0x1UL << DSI_VPCCR_VPSIZE6_Pos)#define DSI_VPCCR_VPSIZE6_Pos (6U)#define DSI_VPCCR_VPSIZE5 DSI_VPCCR_VPSIZE5_Msk#define DSI_VPCCR_VPSIZE5_Msk (0x1UL << DSI_VPCCR_VPSIZE5_Pos)#define DSI_VPCCR_VPSIZE5_Pos (5U)#define DSI_VPCCR_VPSIZE4 DSI_VPCCR_VPSIZE4_Msk#define DSI_VPCCR_VPSIZE4_Msk (0x1UL << DSI_VPCCR_VPSIZE4_Pos)#define DSI_VPCCR_VPSIZE4_Pos (4U)#define DSI_VPCCR_VPSIZE3 DSI_VPCCR_VPSIZE3_Msk#define DSI_VPCCR_VPSIZE3_Msk (0x1UL << DSI_VPCCR_VPSIZE3_Pos)#define DSI_VPCCR_VPSIZE3_Pos (3U)#define DSI_VPCCR_VPSIZE2 DSI_VPCCR_VPSIZE2_Msk#define DSI_VPCCR_VPSIZE2_Msk (0x1UL << DSI_VPCCR_VPSIZE2_Pos)#define DSI_VPCCR_VPSIZE2_Pos (2U)do (...) ...{...}... ? ... : ...#else#define DSI_VPCCR_VPSIZE1 DSI_VPCCR_VPSIZE1_Msk#define DSI_VPCCR_VPSIZE1_Msk (0x1UL << DSI_VPCCR_VPSIZE1_Pos)#define DSI_VPCCR_VPSIZE1_Pos (1U)#define DSI_VPCCR_VPSIZE0 DSI_VPCCR_VPSIZE0_Msk#define DSI_VPCCR_VPSIZE0_Msk (0x1UL << DSI_VPCCR_VPSIZE0_Pos)#define DSI_VPCCR_VPSIZE0_Pos (0U)#define DSI_VPCCR_VPSIZE DSI_VPCCR_VPSIZE_Msk#define DSI_VPCCR_VPSIZE_Msk (0x3FFFUL << DSI_VPCCR_VPSIZE_Pos)#define DSI_VPCCR_VPSIZE_Pos (0U)#define DSI_VMCCR_LPCE DSI_VMCCR_LPCE_Msk#define DSI_VMCCR_LPCE_Msk (0x1UL << DSI_VMCCR_LPCE_Pos)#define DSI_VMCCR_LPCE_Pos (15U)#define DSI_VMCCR_FBTAAE DSI_VMCCR_FBTAAE_Msk#define DSI_VMCCR_FBTAAE_Msk (0x1UL << DSI_VMCCR_FBTAAE_Pos)#define DSI_VMCCR_FBTAAE_Pos (14U)#define DSI_VMCCR_LPHFE DSI_VMCCR_LPHFE_Msk#define DSI_VMCCR_LPHFE_Msk (0x1UL << DSI_VMCCR_LPHFE_Pos)#define DSI_VMCCR_LPHFE_Pos (13U)#define DSI_VMCCR_LPHBPE DSI_VMCCR_LPHBPE_Msk#define DSI_VMCCR_LPHBPE_Msk (0x1UL << DSI_VMCCR_LPHBPE_Pos)#define DSI_VMCCR_LPHBPE_Pos (12U)#define DSI_VMCCR_LPVAE DSI_VMCCR_LPVAE_Msk#define DSI_VMCCR_LPVAE_Msk (0x1UL << DSI_VMCCR_LPVAE_Pos)#define DSI_VMCCR_LPVAE_Pos (11U)#define DSI_VMCCR_LPVFPE DSI_VMCCR_LPVFPE_Msk#define DSI_VMCCR_LPVFPE_Msk (0x1UL << DSI_VMCCR_LPVFPE_Pos)#define DSI_VMCCR_LPVFPE_Pos (10U)#define DSI_VMCCR_LPVBPE DSI_VMCCR_LPVBPE_Msk#define DSI_VMCCR_LPVBPE_Msk (0x1UL << DSI_VMCCR_LPVBPE_Pos)#define DSI_VMCCR_LPVBPE_Pos (9U)#define DSI_VMCCR_LPVSAE DSI_VMCCR_LPVSAE_Msk#define DSI_VMCCR_LPVSAE_Msk (0x1UL << DSI_VMCCR_LPVSAE_Pos)#define DSI_VMCCR_LPVSAE_Pos (8U)#define DSI_VMCCR_VMT1 DSI_VMCCR_VMT1_Msk#define DSI_VMCCR_VMT1_Msk (0x1UL << DSI_VMCCR_VMT1_Pos)#define DSI_VMCCR_VMT1_Pos (1U)#define DSI_VMCCR_VMT0 DSI_VMCCR_VMT0_Msk#define DSI_VMCCR_VMT0_Msk (0x1UL << DSI_VMCCR_VMT0_Pos)#define DSI_VMCCR_VMT0_Pos (0U)#define DSI_VMCCR_VMT DSI_VMCCR_VMT_Msk#define DSI_VMCCR_VMT_Msk (0x3UL << DSI_VMCCR_VMT_Pos)#define DSI_VMCCR_VMT_Pos (0U)#define DSI_LPMCCR_LPSIZE7 DSI_LPMCCR_LPSIZE7_Msk#define DSI_LPMCCR_LPSIZE7_Msk (0x1UL << DSI_LPMCCR_LPSIZE7_Pos)#define DSI_LPMCCR_LPSIZE7_Pos (23U)#define DSI_LPMCCR_LPSIZE6 DSI_LPMCCR_LPSIZE6_Msk#define DSI_LPMCCR_LPSIZE6_Msk (0x1UL << DSI_LPMCCR_LPSIZE6_Pos)#define DSI_LPMCCR_LPSIZE6_Pos (22U)#define DSI_LPMCCR_LPSIZE5 DSI_LPMCCR_LPSIZE5_Msk#define DSI_LPMCCR_LPSIZE5_Msk (0x1UL << DSI_LPMCCR_LPSIZE5_Pos)#define DSI_LPMCCR_LPSIZE5_Pos (21U)#define DSI_LPMCCR_LPSIZE4 DSI_LPMCCR_LPSIZE4_Msk#define DSI_LPMCCR_LPSIZE4_Msk (0x1UL << DSI_LPMCCR_LPSIZE4_Pos)#define DSI_LPMCCR_LPSIZE4_Pos (20U)#define DSI_LPMCCR_LPSIZE3 DSI_LPMCCR_LPSIZE3_Msk#define DSI_LPMCCR_LPSIZE3_Msk (0x1UL << DSI_LPMCCR_LPSIZE3_Pos)#define DSI_LPMCCR_LPSIZE3_Pos (19U)#define DSI_LPMCCR_LPSIZE2 DSI_LPMCCR_LPSIZE2_Msk#define DSI_LPMCCR_LPSIZE2_Msk (0x1UL << DSI_LPMCCR_LPSIZE2_Pos)#define DSI_LPMCCR_LPSIZE2_Pos (18U)#define DSI_LPMCCR_LPSIZE1 DSI_LPMCCR_LPSIZE1_Msk#define DSI_LPMCCR_LPSIZE1_Msk (0x1UL << DSI_LPMCCR_LPSIZE1_Pos)#define DSI_LPMCCR_LPSIZE1_Pos (17U)#define DSI_LPMCCR_LPSIZE0 DSI_LPMCCR_LPSIZE0_Msk#define DSI_LPMCCR_LPSIZE0_Msk (0x1UL << DSI_LPMCCR_LPSIZE0_Pos)#define DSI_LPMCCR_LPSIZE0_Pos (16U)#define DSI_LPMCCR_LPSIZE DSI_LPMCCR_LPSIZE_Msk#define DSI_LPMCCR_LPSIZE_Msk (0xFFUL << DSI_LPMCCR_LPSIZE_Pos)#define DSI_LPMCCR_LPSIZE_Pos (16U)#define DSI_LPMCCR_VLPSIZE7 DSI_LPMCCR_VLPSIZE7_Msk#define DSI_LPMCCR_VLPSIZE7_Msk (0x1UL << DSI_LPMCCR_VLPSIZE7_Pos)#define DSI_LPMCCR_VLPSIZE7_Pos (7U)#define DSI_LPMCCR_VLPSIZE6 DSI_LPMCCR_VLPSIZE6_Msk#define DSI_LPMCCR_VLPSIZE6_Msk (0x1UL << DSI_LPMCCR_VLPSIZE6_Pos)#define DSI_LPMCCR_VLPSIZE6_Pos (6U)#define DSI_LPMCCR_VLPSIZE5 DSI_LPMCCR_VLPSIZE5_Msk#define DSI_LPMCCR_VLPSIZE5_Msk (0x1UL << DSI_LPMCCR_VLPSIZE5_Pos)#define DSI_LPMCCR_VLPSIZE5_Pos (5U)#define DSI_LPMCCR_VLPSIZE4 DSI_LPMCCR_VLPSIZE4_Msk#define DSI_LPMCCR_VLPSIZE4_Msk (0x1UL << DSI_LPMCCR_VLPSIZE4_Pos)#define DSI_LPMCCR_VLPSIZE4_Pos (4U)#define DSI_LPMCCR_VLPSIZE3 DSI_LPMCCR_VLPSIZE3_Msk#define DSI_LPMCCR_VLPSIZE3_Msk (0x1UL << DSI_LPMCCR_VLPSIZE3_Pos)#define DSI_LPMCCR_VLPSIZE3_Pos (3U)#define DSI_LPMCCR_VLPSIZE2 DSI_LPMCCR_VLPSIZE2_Msk#define DSI_LPMCCR_VLPSIZE2_Msk (0x1UL << DSI_LPMCCR_VLPSIZE2_Pos)#define DSI_LPMCCR_VLPSIZE2_Pos (2U)#define DSI_LPMCCR_VLPSIZE1 DSI_LPMCCR_VLPSIZE1_Msk#define DSI_LPMCCR_VLPSIZE1_Msk (0x1UL << DSI_LPMCCR_VLPSIZE1_Pos)#define DSI_LPMCCR_VLPSIZE1_Pos (1U)#define DSI_LPMCCR_VLPSIZE0 DSI_LPMCCR_VLPSIZE0_Msk#define DSI_LPMCCR_VLPSIZE0_Msk (0x1UL << DSI_LPMCCR_VLPSIZE0_Pos)#define DSI_LPMCCR_VLPSIZE0_Pos (0U)#define DSI_LPMCCR_VLPSIZE DSI_LPMCCR_VLPSIZE_Msk#define DSI_LPMCCR_VLPSIZE_Msk (0xFFUL << DSI_LPMCCR_VLPSIZE_Pos)#define DSI_LPMCCR_VLPSIZE_Pos (0U)#define DSI_LCCCR_LPE DSI_LCCCR_LPE_Msk#define DSI_LCCCR_LPE_Msk (0x1UL << DSI_LCCCR_LPE_Pos)#define DSI_LCCCR_LPE_Pos (8U)#define DSI_LCCCR_COLC3 DSI_LCCCR_COLC3_Msk#define DSI_LCCCR_COLC3_Msk (0x1UL << DSI_LCCCR_COLC3_Pos)#define DSI_LCCCR_COLC3_Pos (3U)#define DSI_LCCCR_COLC2 DSI_LCCCR_COLC2_Msk#define DSI_LCCCR_COLC2_Msk (0x1UL << DSI_LCCCR_COLC2_Pos)#define DSI_LCCCR_COLC2_Pos (2U)#define DSI_LCCCR_COLC1 DSI_LCCCR_COLC1_Msk#define DSI_LCCCR_COLC1_Msk (0x1UL << DSI_LCCCR_COLC1_Pos)#define DSI_LCCCR_COLC1_Pos (1U)#define DSI_LCCCR_COLC0 DSI_LCCCR_COLC0_Msk#define DSI_LCCCR_COLC0_Msk (0x1UL << DSI_LCCCR_COLC0_Pos)#define DSI_LCCCR_COLC0_Pos (0U)#define DSI_LCCCR_COLC DSI_LCCCR_COLC_Msk#define DSI_LCCCR_COLC_Msk (0xFUL << DSI_LCCCR_COLC_Pos)#define DSI_LCCCR_COLC_Pos (0U)#define DSI_LCVCIDR_VCID1 DSI_LCVCIDR_VCID1_Msk#define DSI_LCVCIDR_VCID1_Msk (0x1UL << DSI_LCVCIDR_VCID1_Pos)#define DSI_LCVCIDR_VCID1_Pos (1U)#define DSI_LCVCIDR_VCID0 DSI_LCVCIDR_VCID0_Msk#define DSI_LCVCIDR_VCID0_Msk (0x1UL << DSI_LCVCIDR_VCID0_Pos)#define DSI_LCVCIDR_VCID0_Pos (0U)#define DSI_LCVCIDR_VCID DSI_LCVCIDR_VCID_Msk#define DSI_LCVCIDR_VCID_Msk (0x3UL << DSI_LCVCIDR_VCID_Pos)#define DSI_LCVCIDR_VCID_Pos (0U)#define DSI_VSCR_UR DSI_VSCR_UR_Msk#define DSI_VSCR_UR_Msk (0x1UL << DSI_VSCR_UR_Pos)#define DSI_VSCR_UR_Pos (8U)#define DSI_VSCR_EN DSI_VSCR_EN_Msk#define DSI_VSCR_EN_Msk (0x1UL << DSI_VSCR_EN_Pos)#define DSI_VSCR_EN_Pos (0U)#define DSI_FIR1_FGPRXE DSI_FIR1_FGPRXE_Msk#define DSI_FIR1_FGPRXE_Msk (0x1UL << DSI_FIR1_FGPRXE_Pos)#define DSI_FIR1_FGPRXE_Pos (12U)#define DSI_FIR1_FGPRDE DSI_FIR1_FGPRDE_Msk#define DSI_FIR1_FGPRDE_Msk (0x1UL << DSI_FIR1_FGPRDE_Pos)#define DSI_FIR1_FGPRDE_Pos (11U)#define DSI_FIR1_FGPTXE DSI_FIR1_FGPTXE_Msk#define DSI_FIR1_FGPTXE_Msk (0x1UL << DSI_FIR1_FGPTXE_Pos)#define DSI_FIR1_FGPTXE_Pos (10U)#define DSI_FIR1_FGPWRE DSI_FIR1_FGPWRE_Msk#define DSI_FIR1_FGPWRE_Msk (0x1UL << DSI_FIR1_FGPWRE_Pos)#define DSI_FIR1_FGPWRE_Pos (9U)#define DSI_FIR1_FGCWRE DSI_FIR1_FGCWRE_Msk#define DSI_FIR1_FGCWRE_Msk (0x1UL << DSI_FIR1_FGCWRE_Pos)#define DSI_FIR1_FGCWRE_Pos (8U)#define DSI_FIR1_FLPWRE DSI_FIR1_FLPWRE_Msk#define DSI_FIR1_FLPWRE_Msk (0x1UL << DSI_FIR1_FLPWRE_Pos)#define DSI_FIR1_FLPWRE_Pos (7U)#define DSI_FIR1_FEOTPE DSI_FIR1_FEOTPE_Msk#define DSI_FIR1_FEOTPE_Msk (0x1UL << DSI_FIR1_FEOTPE_Pos)#define DSI_FIR1_FEOTPE_Pos (6U)#define DSI_FIR1_FPSE DSI_FIR1_FPSE_Msk#define DSI_FIR1_FPSE_Msk (0x1UL << DSI_FIR1_FPSE_Pos)#define DSI_FIR1_FPSE_Pos (5U)#define DSI_FIR1_FCRCE DSI_FIR1_FCRCE_Msk#define DSI_FIR1_FCRCE_Msk (0x1UL << DSI_FIR1_FCRCE_Pos)#define DSI_FIR1_FCRCE_Pos (4U)#define DSI_FIR1_FECCME DSI_FIR1_FECCME_Msk#define DSI_FIR1_FECCME_Msk (0x1UL << DSI_FIR1_FECCME_Pos)#define DSI_FIR1_FECCME_Pos (3U)#define DSI_FIR1_FECCSE DSI_FIR1_FECCSE_Msk#define DSI_FIR1_FECCSE_Msk (0x1UL << DSI_FIR1_FECCSE_Pos)#define DSI_FIR1_FECCSE_Pos (2U)#define DSI_FIR1_FTOLPRX DSI_FIR1_FTOLPRX_Msk#define DSI_FIR1_FTOLPRX_Msk (0x1UL << DSI_FIR1_FTOLPRX_Pos)#define DSI_FIR1_FTOLPRX_Pos (1U)#define DSI_FIR1_FTOHSTX DSI_FIR1_FTOHSTX_Msk#define DSI_FIR1_FTOHSTX_Msk (0x1UL << DSI_FIR1_FTOHSTX_Pos)#define DSI_FIR1_FTOHSTX_Pos (0U)#define DSI_FIR0_FPE4 DSI_FIR0_FPE4_Msk#define DSI_FIR0_FPE4_Msk (0x1UL << DSI_FIR0_FPE4_Pos)#define DSI_FIR0_FPE4_Pos (20U)#define DSI_FIR0_FPE3 DSI_FIR0_FPE3_Msk#define DSI_FIR0_FPE3_Msk (0x1UL << DSI_FIR0_FPE3_Pos)#define DSI_FIR0_FPE3_Pos (19U)#define DSI_FIR0_FPE2 DSI_FIR0_FPE2_Msk#define DSI_FIR0_FPE2_Msk (0x1UL << DSI_FIR0_FPE2_Pos)#define DSI_FIR0_FPE2_Pos (18U)#define DSI_FIR0_FPE1 DSI_FIR0_FPE1_Msk#define DSI_FIR0_FPE1_Msk (0x1UL << DSI_FIR0_FPE1_Pos)#define DSI_FIR0_FPE1_Pos (17U)#define DSI_FIR0_FPE0 DSI_FIR0_FPE0_Msk#define DSI_FIR0_FPE0_Msk (0x1UL << DSI_FIR0_FPE0_Pos)#define DSI_FIR0_FPE0_Pos (16U)#define DSI_FIR0_FAE15 DSI_FIR0_FAE15_Msk#define DSI_FIR0_FAE15_Msk (0x1UL << DSI_FIR0_FAE15_Pos)#define DSI_FIR0_FAE15_Pos (15U)#define DSI_FIR0_FAE14 DSI_FIR0_FAE14_Msk#define DSI_FIR0_FAE14_Msk (0x1UL << DSI_FIR0_FAE14_Pos)#define DSI_FIR0_FAE14_Pos (14U)#define DSI_FIR0_FAE13 DSI_FIR0_FAE13_Msk#define DSI_FIR0_FAE13_Msk (0x1UL << DSI_FIR0_FAE13_Pos)#define DSI_FIR0_FAE13_Pos (13U)#define DSI_FIR0_FAE12 DSI_FIR0_FAE12_Msk#define DSI_FIR0_FAE12_Msk (0x1UL << DSI_FIR0_FAE12_Pos)#define DSI_FIR0_FAE12_Pos (12U)#define DSI_FIR0_FAE11 DSI_FIR0_FAE11_Msk#define DSI_FIR0_FAE11_Msk (0x1UL << DSI_FIR0_FAE11_Pos)#define DSI_FIR0_FAE11_Pos (11U)#define DSI_FIR0_FAE10 DSI_FIR0_FAE10_Msk#define DSI_FIR0_FAE10_Msk (0x1UL << DSI_FIR0_FAE10_Pos)#define DSI_FIR0_FAE10_Pos (10U)#define DSI_FIR0_FAE9 DSI_FIR0_FAE9_Msk#define DSI_FIR0_FAE9_Msk (0x1UL << DSI_FIR0_FAE9_Pos)#define DSI_FIR0_FAE9_Pos (9U)#define DSI_FIR0_FAE8 DSI_FIR0_FAE8_Msk#define DSI_FIR0_FAE8_Msk (0x1UL << DSI_FIR0_FAE8_Pos)#define DSI_FIR0_FAE8_Pos (8U)#define DSI_FIR0_FAE7 DSI_FIR0_FAE7_Msk#define DSI_FIR0_FAE7_Msk (0x1UL << DSI_FIR0_FAE7_Pos)#define DSI_FIR0_FAE7_Pos (7U)#define DSI_FIR0_FAE6 DSI_FIR0_FAE6_Msk#define DSI_FIR0_FAE6_Msk (0x1UL << DSI_FIR0_FAE6_Pos)#define DSI_FIR0_FAE6_Pos (6U)#define DSI_FIR0_FAE5 DSI_FIR0_FAE5_Msk#define DSI_FIR0_FAE5_Msk (0x1UL << DSI_FIR0_FAE5_Pos)#define DSI_FIR0_FAE5_Pos (5U)#define DSI_FIR0_FAE4 DSI_FIR0_FAE4_Msk#define DSI_FIR0_FAE4_Msk (0x1UL << DSI_FIR0_FAE4_Pos)#define DSI_FIR0_FAE4_Pos (4U)#define DSI_FIR0_FAE3 DSI_FIR0_FAE3_Msk#define DSI_FIR0_FAE3_Msk (0x1UL << DSI_FIR0_FAE3_Pos)#define DSI_FIR0_FAE3_Pos (3U)#define DSI_FIR0_FAE2 DSI_FIR0_FAE2_Msk#define DSI_FIR0_FAE2_Msk (0x1UL << DSI_FIR0_FAE2_Pos)#define DSI_FIR0_FAE2_Pos (2U)#define DSI_FIR0_FAE1 DSI_FIR0_FAE1_Msk#define DSI_FIR0_FAE1_Msk (0x1UL << DSI_FIR0_FAE1_Pos)#define DSI_FIR0_FAE1_Pos (1U)#define DSI_FIR0_FAE0 DSI_FIR0_FAE0_Msk#define DSI_FIR0_FAE0_Msk (0x1UL << DSI_FIR0_FAE0_Pos)#define DSI_FIR0_FAE0_Pos (0U)#define DSI_IER1_GPRXEIE DSI_IER1_GPRXEIE_Msk#define DSI_IER1_GPRXEIE_Msk (0x1UL << DSI_IER1_GPRXEIE_Pos)#define DSI_IER1_GPRXEIE_Pos (12U)#define DSI_IER1_GPRDEIE DSI_IER1_GPRDEIE_Msk#define DSI_IER1_GPRDEIE_Msk (0x1UL << DSI_IER1_GPRDEIE_Pos)#define DSI_IER1_GPRDEIE_Pos (11U)#define DSI_IER1_GPTXEIE DSI_IER1_GPTXEIE_Msk#define DSI_IER1_GPTXEIE_Msk (0x1UL << DSI_IER1_GPTXEIE_Pos)#define DSI_IER1_GPTXEIE_Pos (10U)#define DSI_IER1_GPWREIE DSI_IER1_GPWREIE_Msk#define DSI_IER1_GPWREIE_Msk (0x1UL << DSI_IER1_GPWREIE_Pos)#define DSI_IER1_GPWREIE_Pos (9U)#define DSI_IER1_GCWREIE DSI_IER1_GCWREIE_Msk#define DSI_IER1_GCWREIE_Msk (0x1UL << DSI_IER1_GCWREIE_Pos)#define DSI_IER1_GCWREIE_Pos (8U)#define DSI_IER1_LPWREIE DSI_IER1_LPWREIE_Msk#define DSI_IER1_LPWREIE_Msk (0x1UL << DSI_IER1_LPWREIE_Pos)#define DSI_IER1_LPWREIE_Pos (7U)#define DSI_IER1_EOTPEIE DSI_IER1_EOTPEIE_Msk#define DSI_IER1_EOTPEIE_Msk (0x1UL << DSI_IER1_EOTPEIE_Pos)#define DSI_IER1_EOTPEIE_Pos (6U)#define DSI_IER1_PSEIE DSI_IER1_PSEIE_Msk#define DSI_IER1_PSEIE_Msk (0x1UL << DSI_IER1_PSEIE_Pos)#define DSI_IER1_PSEIE_Pos (5U)#define DSI_IER1_CRCEIE DSI_IER1_CRCEIE_Msk#define DSI_IER1_CRCEIE_Msk (0x1UL << DSI_IER1_CRCEIE_Pos)#define DSI_IER1_CRCEIE_Pos (4U)#define DSI_IER1_ECCMEIE DSI_IER1_ECCMEIE_Msk#define DSI_IER1_ECCMEIE_Msk (0x1UL << DSI_IER1_ECCMEIE_Pos)#define DSI_IER1_ECCMEIE_Pos (3U)#define DSI_IER1_ECCSEIE DSI_IER1_ECCSEIE_Msk#define DSI_IER1_ECCSEIE_Msk (0x1UL << DSI_IER1_ECCSEIE_Pos)#define DSI_IER1_ECCSEIE_Pos (2U)#define DSI_IER1_TOLPRXIE DSI_IER1_TOLPRXIE_Msk#define DSI_IER1_TOLPRXIE_Msk (0x1UL << DSI_IER1_TOLPRXIE_Pos)#define DSI_IER1_TOLPRXIE_Pos (1U)#define DSI_IER1_TOHSTXIE DSI_IER1_TOHSTXIE_Msk#define DSI_IER1_TOHSTXIE_Msk (0x1UL << DSI_IER1_TOHSTXIE_Pos)#define DSI_IER1_TOHSTXIE_Pos (0U)#define DSI_IER0_PE4IE DSI_IER0_PE4IE_Msk#define DSI_IER0_PE4IE_Msk (0x1UL << DSI_IER0_PE4IE_Pos)#define DSI_IER0_PE4IE_Pos (20U)#define DSI_IER0_PE3IE DSI_IER0_PE3IE_Msk#define DSI_IER0_PE3IE_Msk (0x1UL << DSI_IER0_PE3IE_Pos)#define DSI_IER0_PE3IE_Pos (19U)#define DSI_IER0_PE2IE DSI_IER0_PE2IE_Msk#define DSI_IER0_PE2IE_Msk (0x1UL << DSI_IER0_PE2IE_Pos)#define DSI_IER0_PE2IE_Pos (18U)#define DSI_IER0_PE1IE DSI_IER0_PE1IE_Msk#define DSI_IER0_PE1IE_Msk (0x1UL << DSI_IER0_PE1IE_Pos)#define DSI_IER0_PE1IE_Pos (17U)#define DSI_IER0_PE0IE DSI_IER0_PE0IE_Msk#define DSI_IER0_PE0IE_Msk (0x1UL << DSI_IER0_PE0IE_Pos)#define DSI_IER0_PE0IE_Pos (16U)#define DSI_IER0_AE15IE DSI_IER0_AE15IE_Msk#define DSI_IER0_AE15IE_Msk (0x1UL << DSI_IER0_AE15IE_Pos)#define DSI_IER0_AE15IE_Pos (15U)#define DSI_IER0_AE14IE DSI_IER0_AE14IE_Msk#define DSI_IER0_AE14IE_Msk (0x1UL << DSI_IER0_AE14IE_Pos)#define DSI_IER0_AE14IE_Pos (14U)#define DSI_IER0_AE13IE DSI_IER0_AE13IE_Msk#define DSI_IER0_AE13IE_Msk (0x1UL << DSI_IER0_AE13IE_Pos)#define DSI_IER0_AE13IE_Pos (13U)#define DSI_IER0_AE12IE DSI_IER0_AE12IE_Msk#define DSI_IER0_AE12IE_Msk (0x1UL << DSI_IER0_AE12IE_Pos)#define DSI_IER0_AE12IE_Pos (12U)#define DSI_IER0_AE11IE DSI_IER0_AE11IE_Msk#define DSI_IER0_AE11IE_Msk (0x1UL << DSI_IER0_AE11IE_Pos)#define DSI_IER0_AE11IE_Pos (11U)#define DSI_IER0_AE10IE DSI_IER0_AE10IE_Msk#define DSI_IER0_AE10IE_Msk (0x1UL << DSI_IER0_AE10IE_Pos)#define DSI_IER0_AE10IE_Pos (10U)#define DSI_IER0_AE9IE DSI_IER0_AE9IE_Msk#define DSI_IER0_AE9IE_Msk (0x1UL << DSI_IER0_AE9IE_Pos)#define DSI_IER0_AE9IE_Pos (9U)#define DSI_IER0_AE8IE DSI_IER0_AE8IE_Msk#define DSI_IER0_AE8IE_Msk (0x1UL << DSI_IER0_AE8IE_Pos)#define DSI_IER0_AE8IE_Pos (8U)#define DSI_IER0_AE7IE DSI_IER0_AE7IE_Msk#define DSI_IER0_AE7IE_Msk (0x1UL << DSI_IER0_AE7IE_Pos)#define DSI_IER0_AE7IE_Pos (7U)#define DSI_IER0_AE6IE DSI_IER0_AE6IE_Msk#define DSI_IER0_AE6IE_Msk (0x1UL << DSI_IER0_AE6IE_Pos)#define DSI_IER0_AE6IE_Pos (6U)#define DSI_IER0_AE5IE DSI_IER0_AE5IE_Msk#define DSI_IER0_AE5IE_Msk (0x1UL << DSI_IER0_AE5IE_Pos)#define DSI_IER0_AE5IE_Pos (5U)#define DSI_IER0_AE4IE DSI_IER0_AE4IE_Msk#define DSI_IER0_AE4IE_Msk (0x1UL << DSI_IER0_AE4IE_Pos)#define DSI_IER0_AE4IE_Pos (4U)#define DSI_IER0_AE3IE DSI_IER0_AE3IE_Msk#define DSI_IER0_AE3IE_Msk (0x1UL << DSI_IER0_AE3IE_Pos)#define DSI_IER0_AE3IE_Pos (3U)#define DSI_IER0_AE2IE DSI_IER0_AE2IE_Msk#define DSI_IER0_AE2IE_Msk (0x1UL << DSI_IER0_AE2IE_Pos)#define DSI_IER0_AE2IE_Pos (2U)#define DSI_IER0_AE1IE DSI_IER0_AE1IE_Msk#define DSI_IER0_AE1IE_Msk (0x1UL << DSI_IER0_AE1IE_Pos)#define DSI_IER0_AE1IE_Pos (1U)#define DSI_IER0_AE0IE DSI_IER0_AE0IE_Msk#define DSI_IER0_AE0IE_Msk (0x1UL << DSI_IER0_AE0IE_Pos)#define DSI_IER0_AE0IE_Pos (0U)#define DSI_ISR1_GPRXE DSI_ISR1_GPRXE_Msk#define DSI_ISR1_GPRXE_Msk (0x1UL << DSI_ISR1_GPRXE_Pos)#define DSI_ISR1_GPRXE_Pos (12U)#define DSI_ISR1_GPRDE DSI_ISR1_GPRDE_Msk#define DSI_ISR1_GPRDE_Msk (0x1UL << DSI_ISR1_GPRDE_Pos)#define DSI_ISR1_GPRDE_Pos (11U)#define DSI_ISR1_GPTXE DSI_ISR1_GPTXE_Msk#define DSI_ISR1_GPTXE_Msk (0x1UL << DSI_ISR1_GPTXE_Pos)#define DSI_ISR1_GPTXE_Pos (10U)#define DSI_ISR1_GPWRE DSI_ISR1_GPWRE_Msk#define DSI_ISR1_GPWRE_Msk (0x1UL << DSI_ISR1_GPWRE_Pos)#define DSI_ISR1_GPWRE_Pos (9U)#define DSI_ISR1_GCWRE DSI_ISR1_GCWRE_Msk#define DSI_ISR1_GCWRE_Msk (0x1UL << DSI_ISR1_GCWRE_Pos)#define DSI_ISR1_GCWRE_Pos (8U)#define DSI_ISR1_LPWRE DSI_ISR1_LPWRE_Msk#define DSI_ISR1_LPWRE_Msk (0x1UL << DSI_ISR1_LPWRE_Pos)#define DSI_ISR1_LPWRE_Pos (7U)#define DSI_ISR1_EOTPE DSI_ISR1_EOTPE_Msk#define DSI_ISR1_EOTPE_Msk (0x1UL << DSI_ISR1_EOTPE_Pos)#define DSI_ISR1_EOTPE_Pos (6U)#define DSI_ISR1_PSE DSI_ISR1_PSE_Msk#define DSI_ISR1_PSE_Msk (0x1UL << DSI_ISR1_PSE_Pos)#define DSI_ISR1_PSE_Pos (5U)#define DSI_ISR1_CRCE DSI_ISR1_CRCE_Msk#define DSI_ISR1_CRCE_Msk (0x1UL << DSI_ISR1_CRCE_Pos)#define DSI_ISR1_CRCE_Pos (4U)#define DSI_ISR1_ECCME DSI_ISR1_ECCME_Msk#define DSI_ISR1_ECCME_Msk (0x1UL << DSI_ISR1_ECCME_Pos)#define DSI_ISR1_ECCME_Pos (3U)#define DSI_ISR1_ECCSE DSI_ISR1_ECCSE_Msk#define DSI_ISR1_ECCSE_Msk (0x1UL << DSI_ISR1_ECCSE_Pos)#define DSI_ISR1_ECCSE_Pos (2U)#define DSI_ISR1_TOLPRX DSI_ISR1_TOLPRX_Msk#define DSI_ISR1_TOLPRX_Msk (0x1UL << DSI_ISR1_TOLPRX_Pos)#define DSI_ISR1_TOLPRX_Pos (1U)#define DSI_ISR1_TOHSTX DSI_ISR1_TOHSTX_Msk#define DSI_ISR1_TOHSTX_Msk (0x1UL << DSI_ISR1_TOHSTX_Pos)#define DSI_ISR1_TOHSTX_Pos (0U)#define DSI_ISR0_PE4 DSI_ISR0_PE4_Msk#define DSI_ISR0_PE4_Msk (0x1UL << DSI_ISR0_PE4_Pos)#define DSI_ISR0_PE4_Pos (20U)#define DSI_ISR0_PE3 DSI_ISR0_PE3_Msk#define DSI_ISR0_PE3_Msk (0x1UL << DSI_ISR0_PE3_Pos)#define DSI_ISR0_PE3_Pos (19U)#define DSI_ISR0_PE2 DSI_ISR0_PE2_Msk#define DSI_ISR0_PE2_Msk (0x1UL << DSI_ISR0_PE2_Pos)#define DSI_ISR0_PE2_Pos (18U)#define DSI_ISR0_PE1 DSI_ISR0_PE1_Msk#define DSI_ISR0_PE1_Msk (0x1UL << DSI_ISR0_PE1_Pos)#define DSI_ISR0_PE1_Pos (17U)#define DSI_ISR0_PE0 DSI_ISR0_PE0_Msk#define DSI_ISR0_PE0_Msk (0x1UL << DSI_ISR0_PE0_Pos)#define DSI_ISR0_PE0_Pos (16U)#define DSI_ISR0_AE15 DSI_ISR0_AE15_Msk#define DSI_ISR0_AE15_Msk (0x1UL << DSI_ISR0_AE15_Pos)#define DSI_ISR0_AE15_Pos (15U)#define DSI_ISR0_AE14 DSI_ISR0_AE14_Msk#define DSI_ISR0_AE14_Msk (0x1UL << DSI_ISR0_AE14_Pos)#define DSI_ISR0_AE14_Pos (14U)#define DSI_ISR0_AE13 DSI_ISR0_AE13_Msk#define DSI_ISR0_AE13_Msk (0x1UL << DSI_ISR0_AE13_Pos)#define DSI_ISR0_AE13_Pos (13U)#define DSI_ISR0_AE12 DSI_ISR0_AE12_Msk#define DSI_ISR0_AE12_Msk (0x1UL << DSI_ISR0_AE12_Pos)#define DSI_ISR0_AE12_Pos (12U)#define DSI_ISR0_AE11 DSI_ISR0_AE11_Msk#define DSI_ISR0_AE11_Msk (0x1UL << DSI_ISR0_AE11_Pos)#define DSI_ISR0_AE11_Pos (11U)#define DSI_ISR0_AE10 DSI_ISR0_AE10_Msk#define DSI_ISR0_AE10_Msk (0x1UL << DSI_ISR0_AE10_Pos)#define DSI_ISR0_AE10_Pos (10U)#define DSI_ISR0_AE9 DSI_ISR0_AE9_Msk#define DSI_ISR0_AE9_Msk (0x1UL << DSI_ISR0_AE9_Pos)#define DSI_ISR0_AE9_Pos (9U)#define DSI_ISR0_AE8 DSI_ISR0_AE8_Msk#define DSI_ISR0_AE8_Msk (0x1UL << DSI_ISR0_AE8_Pos)#define DSI_ISR0_AE8_Pos (8U)#define DSI_ISR0_AE7 DSI_ISR0_AE7_Msk#define DSI_ISR0_AE7_Msk (0x1UL << DSI_ISR0_AE7_Pos)#define DSI_ISR0_AE7_Pos (7U)#define DSI_ISR0_AE6 DSI_ISR0_AE6_Msk#define DSI_ISR0_AE6_Msk (0x1UL << DSI_ISR0_AE6_Pos)#define DSI_ISR0_AE6_Pos (6U)#define DSI_ISR0_AE5 DSI_ISR0_AE5_Msk#define DSI_ISR0_AE5_Msk (0x1UL << DSI_ISR0_AE5_Pos)#define DSI_ISR0_AE5_Pos (5U)#define DSI_ISR0_AE4 DSI_ISR0_AE4_Msk#define DSI_ISR0_AE4_Msk (0x1UL << DSI_ISR0_AE4_Pos)#define DSI_ISR0_AE4_Pos (4U)#define DSI_ISR0_AE3 DSI_ISR0_AE3_Msk#define DSI_ISR0_AE3_Msk (0x1UL << DSI_ISR0_AE3_Pos)#define DSI_ISR0_AE3_Pos (3U)#define DSI_ISR0_AE2 DSI_ISR0_AE2_Msk#define DSI_ISR0_AE2_Msk (0x1UL << DSI_ISR0_AE2_Pos)#define DSI_ISR0_AE2_Pos (2U)#define DSI_ISR0_AE1 DSI_ISR0_AE1_Msk#define DSI_ISR0_AE1_Msk (0x1UL << DSI_ISR0_AE1_Pos)#define DSI_ISR0_AE1_Pos (1U)#define DSI_ISR0_AE0 DSI_ISR0_AE0_Msk#define DSI_ISR0_AE0_Msk (0x1UL << DSI_ISR0_AE0_Pos)#define DSI_ISR0_AE0_Pos (0U)#define DSI_PSR_UAN1 DSI_PSR_UAN1_Msk#define DSI_PSR_UAN1_Msk (0x1UL << DSI_PSR_UAN1_Pos)#define DSI_PSR_UAN1_Pos (8U)#define DSI_PSR_PSS1 DSI_PSR_PSS1_Msk#define DSI_PSR_PSS1_Msk (0x1UL << DSI_PSR_PSS1_Pos)#define DSI_PSR_PSS1_Pos (7U)#define DSI_PSR_RUE0 DSI_PSR_RUE0_Msk#define DSI_PSR_RUE0_Msk (0x1UL << DSI_PSR_RUE0_Pos)#define DSI_PSR_RUE0_Pos (6U)#define DSI_PSR_UAN0 DSI_PSR_UAN0_Msk#define DSI_PSR_UAN0_Msk (0x1UL << DSI_PSR_UAN0_Pos)#define DSI_PSR_UAN0_Pos (5U)#define DSI_PSR_PSS0 DSI_PSR_PSS0_Msk#define DSI_PSR_PSS0_Msk (0x1UL << DSI_PSR_PSS0_Pos)#define DSI_PSR_PSS0_Pos (4U)#define DSI_PSR_UANC DSI_PSR_UANC_Msk#define DSI_PSR_UANC_Msk (0x1UL << DSI_PSR_UANC_Pos)#define DSI_PSR_UANC_Pos (3U)#define DSI_PSR_PSSC DSI_PSR_PSSC_Msk#define DSI_PSR_PSSC_Msk (0x1UL << DSI_PSR_PSSC_Pos)#define DSI_PSR_PSSC_Pos (2U)#define DSI_PSR_PD DSI_PSR_PD_Msk#define DSI_PSR_PD_Msk (0x1UL << DSI_PSR_PD_Pos)#define DSI_PSR_PD_Pos (1U)#define DSI_PTTCR_TX_TRIG3 DSI_PTTCR_TX_TRIG3_Msk#define DSI_PTTCR_TX_TRIG3_Msk (0x1UL << DSI_PTTCR_TX_TRIG3_Pos)#define DSI_PTTCR_TX_TRIG3_Pos (3U)#define DSI_PTTCR_TX_TRIG2 DSI_PTTCR_TX_TRIG2_Msk#define DSI_PTTCR_TX_TRIG2_Msk (0x1UL << DSI_PTTCR_TX_TRIG2_Pos)#define DSI_PTTCR_TX_TRIG2_Pos (2U)#define DSI_PTTCR_TX_TRIG1 DSI_PTTCR_TX_TRIG1_Msk#define DSI_PTTCR_TX_TRIG1_Msk (0x1UL << DSI_PTTCR_TX_TRIG1_Pos)#define DSI_PTTCR_TX_TRIG1_Pos (1U)#define DSI_PTTCR_TX_TRIG0 DSI_PTTCR_TX_TRIG0_Msk#define DSI_PTTCR_TX_TRIG0_Msk (0x1UL << DSI_PTTCR_TX_TRIG0_Pos)#define DSI_PTTCR_TX_TRIG0_Pos (0U)#define DSI_PTTCR_TX_TRIG DSI_PTTCR_TX_TRIG_Msk#define DSI_PTTCR_TX_TRIG_Msk (0xFUL << DSI_PTTCR_TX_TRIG_Pos)#define DSI_PTTCR_TX_TRIG_Pos (0U)#define DSI_PUCR_UEDL DSI_PUCR_UEDL_Msk#define DSI_PUCR_UEDL_Msk (0x1UL << DSI_PUCR_UEDL_Pos)#define DSI_PUCR_UEDL_Pos (3U)#define DSI_PUCR_URDL DSI_PUCR_URDL_Msk#define DSI_PUCR_URDL_Msk (0x1UL << DSI_PUCR_URDL_Pos)#define DSI_PUCR_URDL_Pos (2U)#define DSI_PUCR_UECL DSI_PUCR_UECL_Msk#define DSI_PUCR_UECL_Msk (0x1UL << DSI_PUCR_UECL_Pos)#define DSI_PUCR_UECL_Pos (1U)#define DSI_PUCR_URCL DSI_PUCR_URCL_Msk#define DSI_PUCR_URCL_Msk (0x1UL << DSI_PUCR_URCL_Pos)#define DSI_PUCR_URCL_Pos (0U)#define DSI_PCONFR_SW_TIME7 DSI_PCONFR_SW_TIME7_Msk#define DSI_PCONFR_SW_TIME7_Msk (0x1UL << DSI_PCONFR_SW_TIME7_Pos)#define DSI_PCONFR_SW_TIME7_Pos (15U)#define DSI_PCONFR_SW_TIME6 DSI_PCONFR_SW_TIME6_Msk#define DSI_PCONFR_SW_TIME6_Msk (0x1UL << DSI_PCONFR_SW_TIME6_Pos)#define DSI_PCONFR_SW_TIME6_Pos (14U)#define DSI_PCONFR_SW_TIME5 DSI_PCONFR_SW_TIME5_Msk#define DSI_PCONFR_SW_TIME5_Msk (0x1UL << DSI_PCONFR_SW_TIME5_Pos)#define DSI_PCONFR_SW_TIME5_Pos (13U)#define DSI_PCONFR_SW_TIME4 DSI_PCONFR_SW_TIME4_Msk#define DSI_PCONFR_SW_TIME4_Msk (0x1UL << DSI_PCONFR_SW_TIME4_Pos)#define DSI_PCONFR_SW_TIME4_Pos (12U)#define DSI_PCONFR_SW_TIME3 DSI_PCONFR_SW_TIME3_Msk#define DSI_PCONFR_SW_TIME3_Msk (0x1UL << DSI_PCONFR_SW_TIME3_Pos)(...)#define DSI_VLCR_HLINE12_Msk (0x1UL << DSI_VLCR_HLINE12_Pos)#define DSI_VLCR_HLINE12_Pos (12U)#define DSI_VLCR_HLINE11 DSI_VLCR_HLINE11_Msk#define DSI_VLCR_HLINE11_Msk (0x1UL << DSI_VLCR_HLINE11_Pos)#define DSI_VLCR_HLINE11_Pos (11U)#define DSI_VLCR_HLINE10 DSI_VLCR_HLINE10_Msk#define DSI_VLCR_HLINE10_Msk (0x1UL << DSI_VLCR_HLINE10_Pos)#define DSI_VLCR_HLINE10_Pos (10U)#define DSI_VLCR_HLINE9 DSI_VLCR_HLINE9_Msk#define DSI_VLCR_HLINE9_Msk (0x1UL << DSI_VLCR_HLINE9_Pos)#define DSI_VLCR_HLINE9_Pos (9U)#define DSI_VLCR_HLINE8 DSI_VLCR_HLINE8_Msk#define DSI_VLCR_HLINE8_Msk (0x1UL << DSI_VLCR_HLINE8_Pos)#define DSI_VLCR_HLINE8_Pos (8U)#define DSI_VLCR_HLINE7 DSI_VLCR_HLINE7_Msk#define DSI_VLCR_HLINE7_Msk (0x1UL << DSI_VLCR_HLINE7_Pos)#define DSI_VLCR_HLINE7_Pos (7U)#define DSI_VLCR_HLINE6 DSI_VLCR_HLINE6_Msk#define DSI_VLCR_HLINE6_Msk (0x1UL << DSI_VLCR_HLINE6_Pos)#define DSI_VLCR_HLINE6_Pos (6U)#define DSI_VLCR_HLINE5 DSI_VLCR_HLINE5_Msk#define DSI_VLCR_HLINE5_Msk (0x1UL << DSI_VLCR_HLINE5_Pos)#define DSI_VLCR_HLINE5_Pos (5U)#define DSI_VLCR_HLINE4 DSI_VLCR_HLINE4_Msk#define DSI_VLCR_HLINE4_Msk (0x1UL << DSI_VLCR_HLINE4_Pos)#define DSI_VLCR_HLINE4_Pos (4U)#define DSI_VLCR_HLINE3 DSI_VLCR_HLINE3_Msk#define DSI_VLCR_HLINE3_Msk (0x1UL << DSI_VLCR_HLINE3_Pos)#define DSI_VLCR_HLINE3_Pos (3U)#define DSI_VLCR_HLINE2 DSI_VLCR_HLINE2_Msk#define DSI_VLCR_HLINE2_Msk (0x1UL << DSI_VLCR_HLINE2_Pos)#define DSI_VLCR_HLINE2_Pos (2U)#define DSI_VLCR_HLINE1 DSI_VLCR_HLINE1_Msk#define DSI_VLCR_HLINE1_Msk (0x1UL << DSI_VLCR_HLINE1_Pos)#define DSI_VLCR_HLINE1_Pos (1U)#define DSI_VLCR_HLINE0 DSI_VLCR_HLINE0_Msk#define DSI_VLCR_HLINE0_Msk (0x1UL << DSI_VLCR_HLINE0_Pos)#define DSI_VLCR_HLINE0_Pos (0U)#define DSI_VLCR_HLINE DSI_VLCR_HLINE_Msk#define DSI_VLCR_HLINE_Msk (0x7FFFUL << DSI_VLCR_HLINE_Pos)#define DSI_VLCR_HLINE_Pos (0U)#define DSI_VHBPCR_HBP11 DSI_VHBPCR_HBP11_Msk#define DSI_VHBPCR_HBP11_Msk (0x1UL << DSI_VHBPCR_HBP11_Pos)#define DSI_VHBPCR_HBP11_Pos (11U)#define DSI_VHBPCR_HBP10 DSI_VHBPCR_HBP10_Msk#define DSI_VHBPCR_HBP10_Msk (0x1UL << DSI_VHBPCR_HBP10_Pos)#define DSI_VHBPCR_HBP10_Pos (10U)#define DSI_VHBPCR_HBP9 DSI_VHBPCR_HBP9_Msk#define DSI_VHBPCR_HBP9_Msk (0x1UL << DSI_VHBPCR_HBP9_Pos)#define DSI_VHBPCR_HBP9_Pos (9U)#define DSI_VHBPCR_HBP8 DSI_VHBPCR_HBP8_Msk#define DSI_VHBPCR_HBP8_Msk (0x1UL << DSI_VHBPCR_HBP8_Pos)#define DSI_VHBPCR_HBP8_Pos (8U)#define DSI_VHBPCR_HBP7 DSI_VHBPCR_HBP7_Msk#define DSI_VHBPCR_HBP7_Msk (0x1UL << DSI_VHBPCR_HBP7_Pos)#define DSI_VHBPCR_HBP7_Pos (7U)#define DSI_VHBPCR_HBP6 DSI_VHBPCR_HBP6_Msk#define DSI_VHBPCR_HBP6_Msk (0x1UL << DSI_VHBPCR_HBP6_Pos)#define DSI_VHBPCR_HBP6_Pos (6U)#define DSI_VHBPCR_HBP5 DSI_VHBPCR_HBP5_Msk#define DSI_VHBPCR_HBP5_Msk (0x1UL << DSI_VHBPCR_HBP5_Pos)#define DSI_VHBPCR_HBP5_Pos (5U)#define DSI_VHBPCR_HBP4 DSI_VHBPCR_HBP4_Msk#define DSI_VHBPCR_HBP4_Msk (0x1UL << DSI_VHBPCR_HBP4_Pos)#define DSI_VHBPCR_HBP4_Pos (4U)#define DSI_VHBPCR_HBP3 DSI_VHBPCR_HBP3_Msk#define DSI_VHBPCR_HBP3_Msk (0x1UL << DSI_VHBPCR_HBP3_Pos)#define DSI_VHBPCR_HBP3_Pos (3U)#define DSI_VHBPCR_HBP2 DSI_VHBPCR_HBP2_Msk#define DSI_VHBPCR_HBP2_Msk (0x1UL << DSI_VHBPCR_HBP2_Pos)#define DSI_VHBPCR_HBP2_Pos (2U)#define DSI_VHBPCR_HBP1 DSI_VHBPCR_HBP1_Msk#define DSI_VHBPCR_HBP1_Msk (0x1UL << DSI_VHBPCR_HBP1_Pos)#define DSI_VHBPCR_HBP1_Pos (1U)#define DSI_VHBPCR_HBP0 DSI_VHBPCR_HBP0_Msk#define DSI_VHBPCR_HBP0_Msk (0x1UL << DSI_VHBPCR_HBP0_Pos)#define DSI_VHBPCR_HBP0_Pos (0U)#define DSI_VHBPCR_HBP DSI_VHBPCR_HBP_Msk#define DSI_VHBPCR_HBP_Msk (0xFFFUL << DSI_VHBPCR_HBP_Pos)#define DSI_VHBPCR_HBP_Pos (0U)#define DSI_VHSACR_HSA11 DSI_VHSACR_HSA11_Msk#define DSI_VHSACR_HSA11_Msk (0x1UL << DSI_VHSACR_HSA11_Pos)#define DSI_VHSACR_HSA11_Pos (11U)#define DSI_VHSACR_HSA10 DSI_VHSACR_HSA10_Msk#define DSI_VHSACR_HSA10_Msk (0x1UL << DSI_VHSACR_HSA10_Pos)#define DSI_VHSACR_HSA10_Pos (10U)#define DSI_VHSACR_HSA9 DSI_VHSACR_HSA9_Msk#define DSI_VHSACR_HSA9_Msk (0x1UL << DSI_VHSACR_HSA9_Pos)#define DSI_VHSACR_HSA9_Pos (9U)#define DSI_VHSACR_HSA8 DSI_VHSACR_HSA8_Msk#define DSI_VHSACR_HSA8_Msk (0x1UL << DSI_VHSACR_HSA8_Pos)#define DSI_VHSACR_HSA8_Pos (8U)#define DSI_VHSACR_HSA7 DSI_VHSACR_HSA7_Msk#define DSI_VHSACR_HSA7_Msk (0x1UL << DSI_VHSACR_HSA7_Pos)#define DSI_VHSACR_HSA7_Pos (7U)#define DSI_VHSACR_HSA6 DSI_VHSACR_HSA6_Msk#define DSI_VHSACR_HSA6_Msk (0x1UL << DSI_VHSACR_HSA6_Pos)#define DSI_VHSACR_HSA6_Pos (6U)#define DSI_VHSACR_HSA5 DSI_VHSACR_HSA5_Msk#define DSI_VHSACR_HSA5_Msk (0x1UL << DSI_VHSACR_HSA5_Pos)#define DSI_VHSACR_HSA5_Pos (5U)#define DSI_VHSACR_HSA4 DSI_VHSACR_HSA4_Msk#define DSI_VHSACR_HSA4_Msk (0x1UL << DSI_VHSACR_HSA4_Pos)#define DSI_VHSACR_HSA4_Pos (4U)#define DSI_VHSACR_HSA3 DSI_VHSACR_HSA3_Msk#define DSI_VHSACR_HSA3_Msk (0x1UL << DSI_VHSACR_HSA3_Pos)#define DSI_VHSACR_HSA3_Pos (3U)#define DSI_VHSACR_HSA2 DSI_VHSACR_HSA2_Msk#define DSI_VHSACR_HSA2_Msk (0x1UL << DSI_VHSACR_HSA2_Pos)#define DSI_VHSACR_HSA2_Pos (2U)#define DSI_VHSACR_HSA1 DSI_VHSACR_HSA1_Msk#define DSI_VHSACR_HSA1_Msk (0x1UL << DSI_VHSACR_HSA1_Pos)#define DSI_VHSACR_HSA1_Pos (1U)#define DSI_VHSACR_HSA0 DSI_VHSACR_HSA0_Msk#define DSI_VHSACR_HSA0_Msk (0x1UL << DSI_VHSACR_HSA0_Pos)#define DSI_VHSACR_HSA0_Pos (0U)#define DSI_VHSACR_HSA DSI_VHSACR_HSA_Msk#define DSI_VHSACR_HSA_Msk (0xFFFUL << DSI_VHSACR_HSA_Pos)#define DSI_VHSACR_HSA_Pos (0U)#define DSI_VNPCR_NPSIZE12 DSI_VNPCR_NPSIZE12_Msk#define DSI_VNPCR_NPSIZE12_Msk (0x1UL << DSI_VNPCR_NPSIZE12_Pos)#define DSI_VNPCR_NPSIZE12_Pos (12U)#define DSI_VNPCR_NPSIZE11 DSI_VNPCR_NPSIZE11_Msk#define DSI_VNPCR_NPSIZE11_Msk (0x1UL << DSI_VNPCR_NPSIZE11_Pos)#define DSI_VNPCR_NPSIZE11_Pos (11U)#define DSI_VNPCR_NPSIZE10 DSI_VNPCR_NPSIZE10_Msk#define DSI_VNPCR_NPSIZE10_Msk (0x1UL << DSI_VNPCR_NPSIZE10_Pos)#define DSI_VNPCR_NPSIZE10_Pos (10U)#define DSI_VNPCR_NPSIZE9 DSI_VNPCR_NPSIZE9_Msk#define DSI_VNPCR_NPSIZE9_Msk (0x1UL << DSI_VNPCR_NPSIZE9_Pos)#define DSI_VNPCR_NPSIZE9_Pos (9U)#define DSI_VNPCR_NPSIZE8 DSI_VNPCR_NPSIZE8_Msk#define DSI_VNPCR_NPSIZE8_Msk (0x1UL << DSI_VNPCR_NPSIZE8_Pos)#define DSI_VNPCR_NPSIZE8_Pos (8U)#define DSI_VNPCR_NPSIZE7 DSI_VNPCR_NPSIZE7_Msk#define DSI_VNPCR_NPSIZE7_Msk (0x1UL << DSI_VNPCR_NPSIZE7_Pos)#define DSI_VNPCR_NPSIZE7_Pos (7U)#define DSI_VNPCR_NPSIZE6 DSI_VNPCR_NPSIZE6_Msk#define DSI_VNPCR_NPSIZE6_Msk (0x1UL << DSI_VNPCR_NPSIZE6_Pos)#define DSI_VNPCR_NPSIZE6_Pos (6U)#define DSI_VNPCR_NPSIZE5 DSI_VNPCR_NPSIZE5_Msk#define DSI_VNPCR_NPSIZE5_Msk (0x1UL << DSI_VNPCR_NPSIZE5_Pos)#define DSI_VNPCR_NPSIZE5_Pos (5U)#define DSI_VNPCR_NPSIZE4 DSI_VNPCR_NPSIZE4_Msk#define DSI_VNPCR_NPSIZE4_Msk (0x1UL << DSI_VNPCR_NPSIZE4_Pos)#define DSI_VNPCR_NPSIZE4_Pos (4U)#define DSI_VNPCR_NPSIZE3 DSI_VNPCR_NPSIZE3_Msk#define DSI_VNPCR_NPSIZE3_Msk (0x1UL << DSI_VNPCR_NPSIZE3_Pos)#define DSI_VNPCR_NPSIZE3_Pos (3U)#define DSI_VNPCR_NPSIZE2 DSI_VNPCR_NPSIZE2_Msk#define DSI_VNPCR_NPSIZE2_Msk (0x1UL << DSI_VNPCR_NPSIZE2_Pos)#define DSI_VNPCR_NPSIZE2_Pos (2U)#define DSI_VNPCR_NPSIZE1 DSI_VNPCR_NPSIZE1_Msk#define DSI_VNPCR_NPSIZE1_Msk (0x1UL << DSI_VNPCR_NPSIZE1_Pos)#define DSI_VNPCR_NPSIZE1_Pos (1U)#define DSI_VNPCR_NPSIZE0 DSI_VNPCR_NPSIZE0_Msk#define DSI_VNPCR_NPSIZE0_Msk (0x1UL << DSI_VNPCR_NPSIZE0_Pos)#define DSI_VNPCR_NPSIZE0_Pos (0U)#define DSI_VNPCR_NPSIZE DSI_VNPCR_NPSIZE_Msk#define DSI_VNPCR_NPSIZE_Msk (0x1FFFUL << DSI_VNPCR_NPSIZE_Pos)#define DSI_VNPCR_NPSIZE_Pos (0U)#define DSI_VCCR_NUMC12 DSI_VCCR_NUMC12_Msk#define DSI_VCCR_NUMC12_Msk (0x1UL << DSI_VCCR_NUMC12_Pos)#define DSI_VCCR_NUMC12_Pos (12U)#define DSI_VCCR_NUMC11 DSI_VCCR_NUMC11_Msk#define DSI_VCCR_NUMC11_Msk (0x1UL << DSI_VCCR_NUMC11_Pos)#define DSI_VCCR_NUMC11_Pos (11U)#define DSI_VCCR_NUMC10 DSI_VCCR_NUMC10_Msk#define DSI_VCCR_NUMC10_Msk (0x1UL << DSI_VCCR_NUMC10_Pos)#define DSI_VCCR_NUMC10_Pos (10U)#define DSI_VCCR_NUMC9 DSI_VCCR_NUMC9_Msk#define DSI_VCCR_NUMC9_Msk (0x1UL << DSI_VCCR_NUMC9_Pos)#define DSI_VCCR_NUMC9_Pos (9U)#define DSI_VCCR_NUMC8 DSI_VCCR_NUMC8_Msk#define DSI_VCCR_NUMC8_Msk (0x1UL << DSI_VCCR_NUMC8_Pos)#define DSI_VCCR_NUMC8_Pos (8U)#define DSI_VCCR_NUMC7 DSI_VCCR_NUMC7_Msk#define DSI_VCCR_NUMC7_Msk (0x1UL << DSI_VCCR_NUMC7_Pos)#define DSI_VCCR_NUMC7_Pos (7U)#define DSI_VCCR_NUMC6 DSI_VCCR_NUMC6_Msk#define DSI_VCCR_NUMC6_Msk (0x1UL << DSI_VCCR_NUMC6_Pos)#define DSI_VCCR_NUMC6_Pos (6U)#define DSI_VCCR_NUMC5 DSI_VCCR_NUMC5_Msk#define DSI_VCCR_NUMC5_Msk (0x1UL << DSI_VCCR_NUMC5_Pos)#define DSI_VCCR_NUMC5_Pos (5U)#define DSI_VCCR_NUMC4 DSI_VCCR_NUMC4_Msk#define DSI_VCCR_NUMC4_Msk (0x1UL << DSI_VCCR_NUMC4_Pos)#define DSI_VCCR_NUMC4_Pos (4U)#define DSI_VCCR_NUMC3 DSI_VCCR_NUMC3_Msk#define DSI_VCCR_NUMC3_Msk (0x1UL << DSI_VCCR_NUMC3_Pos)#define DSI_VCCR_NUMC3_Pos (3U)#define DSI_VCCR_NUMC2 DSI_VCCR_NUMC2_Msk#define DSI_VCCR_NUMC2_Msk (0x1UL << DSI_VCCR_NUMC2_Pos)#define DSI_VCCR_NUMC2_Pos (2U)#define DSI_VCCR_NUMC1 DSI_VCCR_NUMC1_Msk#define DSI_VCCR_NUMC1_Msk (0x1UL << DSI_VCCR_NUMC1_Pos)#define DSI_VCCR_NUMC1_Pos (1U)#define DSI_VCCR_NUMC0 DSI_VCCR_NUMC0_Msk#define DSI_VCCR_NUMC0_Msk (0x1UL << DSI_VCCR_NUMC0_Pos)#define DSI_VCCR_NUMC0_Pos (0U)#define DSI_VCCR_NUMC DSI_VCCR_NUMC_Msk#define DSI_VCCR_NUMC_Msk (0x1FFFUL << DSI_VCCR_NUMC_Pos)#define DSI_VCCR_NUMC_Pos (0U)#define DSI_VPCR_VPSIZE13 DSI_VPCR_VPSIZE13_Msk#define DSI_VPCR_VPSIZE13_Msk (0x1UL << DSI_VPCR_VPSIZE13_Pos)#define DSI_VPCR_VPSIZE13_Pos (13U)#define DSI_VPCR_VPSIZE12 DSI_VPCR_VPSIZE12_Msk#define DSI_VPCR_VPSIZE12_Msk (0x1UL << DSI_VPCR_VPSIZE12_Pos)#define DSI_VPCR_VPSIZE12_Pos (12U)#define DSI_VPCR_VPSIZE11 DSI_VPCR_VPSIZE11_Msk#define DSI_VPCR_VPSIZE11_Msk (0x1UL << DSI_VPCR_VPSIZE11_Pos)#define DSI_VPCR_VPSIZE11_Pos (11U)#define DSI_VPCR_VPSIZE10 DSI_VPCR_VPSIZE10_Msk#define DSI_VPCR_VPSIZE10_Msk (0x1UL << DSI_VPCR_VPSIZE10_Pos)#define DSI_VPCR_VPSIZE10_Pos (10U)#define DSI_VPCR_VPSIZE9 DSI_VPCR_VPSIZE9_Msk#define DSI_VPCR_VPSIZE9_Msk (0x1UL << DSI_VPCR_VPSIZE9_Pos)#define DSI_VPCR_VPSIZE9_Pos (9U)#define DSI_VPCR_VPSIZE8 DSI_VPCR_VPSIZE8_Msk#define DSI_VPCR_VPSIZE8_Msk (0x1UL << DSI_VPCR_VPSIZE8_Pos)#define DSI_VPCR_VPSIZE8_Pos (8U)#define DSI_VPCR_VPSIZE7 DSI_VPCR_VPSIZE7_Msk#define DSI_VPCR_VPSIZE7_Msk (0x1UL << DSI_VPCR_VPSIZE7_Pos)#define DSI_VPCR_VPSIZE7_Pos (7U)#define DSI_VPCR_VPSIZE6 DSI_VPCR_VPSIZE6_Msk#define DSI_VPCR_VPSIZE6_Msk (0x1UL << DSI_VPCR_VPSIZE6_Pos)#define DSI_VPCR_VPSIZE6_Pos (6U)#define DSI_VPCR_VPSIZE5 DSI_VPCR_VPSIZE5_Msk#define DSI_VPCR_VPSIZE5_Msk (0x1UL << DSI_VPCR_VPSIZE5_Pos)#define DSI_VPCR_VPSIZE5_Pos (5U)#define DSI_VPCR_VPSIZE4 DSI_VPCR_VPSIZE4_Msk#define DSI_VPCR_VPSIZE4_Msk (0x1UL << DSI_VPCR_VPSIZE4_Pos)#define DSI_VPCR_VPSIZE4_Pos (4U)#define DSI_VPCR_VPSIZE3 DSI_VPCR_VPSIZE3_Msk#define DSI_VPCR_VPSIZE3_Msk (0x1UL << DSI_VPCR_VPSIZE3_Pos)#define DSI_VPCR_VPSIZE3_Pos (3U)#define DSI_VPCR_VPSIZE2 DSI_VPCR_VPSIZE2_Msk#define DSI_VPCR_VPSIZE2_Msk (0x1UL << DSI_VPCR_VPSIZE2_Pos)#define DSI_VPCR_VPSIZE2_Pos (2U)#define DSI_VPCR_VPSIZE1 DSI_VPCR_VPSIZE1_Msk#define DSI_VPCR_VPSIZE1_Msk (0x1UL << DSI_VPCR_VPSIZE1_Pos)#define DSI_VPCR_VPSIZE1_Pos (1U)#define DSI_VPCR_VPSIZE0 DSI_VPCR_VPSIZE0_Msk#define DSI_VPCR_VPSIZE0_Msk (0x1UL << DSI_VPCR_VPSIZE0_Pos)#define DSI_VPCR_VPSIZE0_Pos (0U)#define DSI_VPCR_VPSIZE DSI_VPCR_VPSIZE_Msk#define DSI_VPCR_VPSIZE_Msk (0x3FFFUL << DSI_VPCR_VPSIZE_Pos)#define DSI_VPCR_VPSIZE_Pos (0U)#define DSI_VMCR_PGO DSI_VMCR_PGO_Msk#define DSI_VMCR_PGO_Msk (0x1UL << DSI_VMCR_PGO_Pos)#define DSI_VMCR_PGO_Pos (24U)#define DSI_VMCR_PGM DSI_VMCR_PGM_Msk#define DSI_VMCR_PGM_Msk (0x1UL << DSI_VMCR_PGM_Pos)#define DSI_VMCR_PGM_Pos (20U)#define DSI_VMCR_PGE DSI_VMCR_PGE_Msk#define DSI_VMCR_PGE_Msk (0x1UL << DSI_VMCR_PGE_Pos)#define DSI_VMCR_PGE_Pos (16U)#define DSI_VMCR_FBTAAE DSI_VMCR_FBTAAE_Msk#define DSI_VMCR_FBTAAE_Msk (0x1UL << DSI_VMCR_FBTAAE_Pos)#define DSI_VMCR_FBTAAE_Pos (14U)#define DSI_VMCR_VMT1 DSI_VMCR_VMT1_Msk#define DSI_VMCR_VMT1_Msk (0x1UL << DSI_VMCR_VMT1_Pos)#define DSI_VMCR_VMT1_Pos (1U)#define DSI_VMCR_VMT0 DSI_VMCR_VMT0_Msk#define DSI_VMCR_VMT0_Msk (0x1UL << DSI_VMCR_VMT0_Pos)#define DSI_VMCR_VMT0_Pos (0U)#define DSI_VMCR_VMT DSI_VMCR_VMT_Msk#define DSI_VMCR_VMT_Msk (0x3UL << DSI_VMCR_VMT_Pos)#define DSI_VMCR_VMT_Pos (0U)#define DSI_MCR_CMDM DSI_MCR_CMDM_Msk#define DSI_MCR_CMDM_Msk (0x1UL << DSI_MCR_CMDM_Pos)#define DSI_MCR_CMDM_Pos (0U)#define DSI_GVCIDR_VCID1 DSI_GVCIDR_VCID1_Msk#define DSI_GVCIDR_VCID1_Msk (0x1UL << DSI_GVCIDR_VCID1_Pos)#define DSI_GVCIDR_VCID1_Pos (1U)#define DSI_GVCIDR_VCID0 DSI_GVCIDR_VCID0_Msk#define DSI_GVCIDR_VCID0_Msk (0x1UL << DSI_GVCIDR_VCID0_Pos)#define DSI_GVCIDR_VCID0_Pos (0U)#define DSI_GVCIDR_VCID DSI_GVCIDR_VCID_Msk#define DSI_GVCIDR_VCID_Msk (0x3UL << DSI_GVCIDR_VCID_Pos)#define DSI_GVCIDR_VCID_Pos (0U)#define DSI_PCR_CRCRXE DSI_PCR_CRCRXE_Msk#define DSI_PCR_CRCRXE_Msk (0x1UL << DSI_PCR_CRCRXE_Pos)#define DSI_PCR_CRCRXE_Pos (4U)#define DSI_PCR_ECCRXE DSI_PCR_ECCRXE_Msk#define DSI_PCR_ECCRXE_Msk (0x1UL << DSI_PCR_ECCRXE_Pos)#define DSI_PCR_ECCRXE_Pos (3U)#define DSI_PCR_BTAE DSI_PCR_BTAE_Msk#define DSI_PCR_BTAE_Msk (0x1UL << DSI_PCR_BTAE_Pos)#define DSI_PCR_BTAE_Pos (2U)#define DSI_PCR_ETRXE DSI_PCR_ETRXE_Msk#define DSI_PCR_ETRXE_Msk (0x1UL << DSI_PCR_ETRXE_Pos)#define DSI_PCR_ETRXE_Pos (1U)#define DSI_PCR_ETTXE DSI_PCR_ETTXE_Msk#define DSI_PCR_ETTXE_Msk (0x1UL << DSI_PCR_ETTXE_Pos)#define DSI_PCR_ETTXE_Pos (0U)#define DSI_LPMCR_LPSIZE7 DSI_LPMCR_LPSIZE7_Msk#define DSI_LPMCR_LPSIZE7_Msk (0x1UL << DSI_LPMCR_LPSIZE7_Pos)#define DSI_LPMCR_LPSIZE7_Pos (23U)#define DSI_LPMCR_LPSIZE6 DSI_LPMCR_LPSIZE6_Msk#define DSI_LPMCR_LPSIZE6_Msk (0x1UL << DSI_LPMCR_LPSIZE6_Pos)#define DSI_LPMCR_LPSIZE6_Pos (22U)#define DSI_LPMCR_LPSIZE5 DSI_LPMCR_LPSIZE5_Msk#define DSI_LPMCR_LPSIZE5_Msk (0x1UL << DSI_LPMCR_LPSIZE5_Pos)#define DSI_LPMCR_LPSIZE5_Pos (21U)#define DSI_LPMCR_LPSIZE4 DSI_LPMCR_LPSIZE4_Msk#define DSI_LPMCR_LPSIZE4_Msk (0x1UL << DSI_LPMCR_LPSIZE4_Pos)#define DSI_LPMCR_LPSIZE4_Pos (20U)#define DSI_LPMCR_LPSIZE3 DSI_LPMCR_LPSIZE3_Msk#define DSI_LPMCR_LPSIZE3_Msk (0x1UL << DSI_LPMCR_LPSIZE3_Pos)#define DSI_LPMCR_LPSIZE3_Pos (19U)#define DSI_LPMCR_LPSIZE2 DSI_LPMCR_LPSIZE2_Msk#define DSI_LPMCR_LPSIZE2_Msk (0x1UL << DSI_LPMCR_LPSIZE2_Pos)#define DSI_LPMCR_LPSIZE2_Pos (18U)#define DSI_LPMCR_LPSIZE1 DSI_LPMCR_LPSIZE1_Msk#define DSI_LPMCR_LPSIZE1_Msk (0x1UL << DSI_LPMCR_LPSIZE1_Pos)#define DSI_LPMCR_LPSIZE1_Pos (17U)#define DSI_LPMCR_LPSIZE0 DSI_LPMCR_LPSIZE0_Msk#define DSI_LPMCR_LPSIZE0_Msk (0x1UL << DSI_LPMCR_LPSIZE0_Pos)#define DSI_LPMCR_LPSIZE0_Pos (16U)#define DSI_LPMCR_LPSIZE DSI_LPMCR_LPSIZE_Msk#define DSI_LPMCR_LPSIZE_Msk (0xFFUL << DSI_LPMCR_LPSIZE_Pos)#define DSI_LPMCR_LPSIZE_Pos (16U)#define DSI_LPMCR_VLPSIZE7 DSI_LPMCR_VLPSIZE7_Msk#define DSI_LPMCR_VLPSIZE7_Msk (0x1UL << DSI_LPMCR_VLPSIZE7_Pos)#define DSI_LPMCR_VLPSIZE7_Pos (7U)#define DSI_LPMCR_VLPSIZE6 DSI_LPMCR_VLPSIZE6_Msk#define DSI_LPMCR_VLPSIZE6_Msk (0x1UL << DSI_LPMCR_VLPSIZE6_Pos)#define DSI_LPMCR_VLPSIZE6_Pos (6U)#define DSI_LPMCR_VLPSIZE5 DSI_LPMCR_VLPSIZE5_Msk#define DSI_LPMCR_VLPSIZE5_Msk (0x1UL << DSI_LPMCR_VLPSIZE5_Pos)#define DSI_LPMCR_VLPSIZE5_Pos (5U)#define DSI_LPMCR_VLPSIZE4 DSI_LPMCR_VLPSIZE4_Msk#define DSI_LPMCR_VLPSIZE4_Msk (0x1UL << DSI_LPMCR_VLPSIZE4_Pos)#define DSI_LPMCR_VLPSIZE4_Pos (4U)#define DSI_LPMCR_VLPSIZE3 DSI_LPMCR_VLPSIZE3_Msk#define DSI_LPMCR_VLPSIZE3_Msk (0x1UL << DSI_LPMCR_VLPSIZE3_Pos)#define DSI_LPMCR_VLPSIZE3_Pos (3U)#define DSI_LPMCR_VLPSIZE2 DSI_LPMCR_VLPSIZE2_Msk#define DSI_LPMCR_VLPSIZE2_Msk (0x1UL << DSI_LPMCR_VLPSIZE2_Pos)#define DSI_LPMCR_VLPSIZE2_Pos (2U)#define DSI_LPMCR_VLPSIZE1 DSI_LPMCR_VLPSIZE1_Msk#define DSI_LPMCR_VLPSIZE1_Msk (0x1UL << DSI_LPMCR_VLPSIZE1_Pos)#define DSI_LPMCR_VLPSIZE1_Pos (1U)#define DSI_LPMCR_VLPSIZE0 DSI_LPMCR_VLPSIZE0_Msk#define DSI_LPMCR_VLPSIZE0_Msk (0x1UL << DSI_LPMCR_VLPSIZE0_Pos)#define DSI_LPMCR_VLPSIZE0_Pos (0U)#define DSI_LPMCR_VLPSIZE DSI_LPMCR_VLPSIZE_Msk#define DSI_LPMCR_VLPSIZE_Msk (0xFFUL << DSI_LPMCR_VLPSIZE_Pos)#define DSI_LPMCR_VLPSIZE_Pos (0U)#define DSI_LPCR_HSP DSI_LPCR_HSP_Msk#define DSI_LPCR_HSP_Msk (0x1UL << DSI_LPCR_HSP_Pos)#define DSI_LPCR_HSP_Pos (2U)#define DSI_LPCR_VSP DSI_LPCR_VSP_Msk#define DSI_LPCR_VSP_Msk (0x1UL << DSI_LPCR_VSP_Pos)#define DSI_LPCR_VSP_Pos (1U)#define DSI_LPCR_DEP DSI_LPCR_DEP_Msk#define DSI_LPCR_DEP_Msk (0x1UL << DSI_LPCR_DEP_Pos)#define DSI_LPCR_DEP_Pos (0U)#define DSI_LCOLCR_LPE DSI_LCOLCR_LPE_Msk#define DSI_LCOLCR_LPE_Msk (0x1UL << DSI_LCOLCR_LPE_Pos)#define DSI_LCOLCR_LPE_Pos (8U)#define DSI_LCOLCR_COLC3 DSI_LCOLCR_COLC3_Msk#define DSI_LCOLCR_COLC3_Msk (0x1UL << DSI_LCOLCR_COLC3_Pos)#define DSI_LCOLCR_COLC3_Pos (7U)#define DSI_LCOLCR_COLC2 DSI_LCOLCR_COLC2_Msk#define DSI_LCOLCR_COLC2_Msk (0x1UL << DSI_LCOLCR_COLC2_Pos)#define DSI_LCOLCR_COLC2_Pos (6U)#define DSI_LCOLCR_COLC1 DSI_LCOLCR_COLC1_Msk#define DSI_LCOLCR_COLC1_Msk (0x1UL << DSI_LCOLCR_COLC1_Pos)#define DSI_LCOLCR_COLC1_Pos (5U)#define DSI_LCOLCR_COLC0 DSI_LCOLCR_COLC0_Msk#define DSI_LCOLCR_COLC0_Msk (0x1UL << DSI_LCOLCR_COLC0_Pos)#define DSI_LCOLCR_COLC0_Pos (0U)#define DSI_LCOLCR_COLC DSI_LCOLCR_COLC_Msk#define DSI_LCOLCR_COLC_Msk (0xFUL << DSI_LCOLCR_COLC_Pos)#define DSI_LCOLCR_COLC_Pos (0U)#define DSI_LVCIDR_VCID1 DSI_LVCIDR_VCID1_Msk#define DSI_LVCIDR_VCID1_Msk (0x1UL << DSI_LVCIDR_VCID1_Pos)#define DSI_LVCIDR_VCID1_Pos (1U)#define DSI_LVCIDR_VCID0 DSI_LVCIDR_VCID0_Msk#define DSI_LVCIDR_VCID0_Msk (0x1UL << DSI_LVCIDR_VCID0_Pos)#define DSI_LVCIDR_VCID0_Pos (0U)#define DSI_LVCIDR_VCID DSI_LVCIDR_VCID_Msk#define DSI_LVCIDR_VCID_Msk (0x3UL << DSI_LVCIDR_VCID_Pos)#define DSI_LVCIDR_VCID_Pos (0U)#define DSI_CCR_TOCKDIV7 DSI_CCR_TOCKDIV7_Msk#define DSI_CCR_TOCKDIV7_Msk (0x1UL << DSI_CCR_TOCKDIV7_Pos)#define DSI_CCR_TOCKDIV7_Pos (15U)#define DSI_CCR_TOCKDIV6 DSI_CCR_TOCKDIV6_Msk#define DSI_CCR_TOCKDIV6_Msk (0x1UL << DSI_CCR_TOCKDIV6_Pos)#define DSI_CCR_TOCKDIV6_Pos (14U)#define DSI_CCR_TOCKDIV5 DSI_CCR_TOCKDIV5_Msk#define DSI_CCR_TOCKDIV5_Msk (0x1UL << DSI_CCR_TOCKDIV5_Pos)#define DSI_CCR_TOCKDIV5_Pos (13U)#define DSI_CCR_TOCKDIV4 DSI_CCR_TOCKDIV4_Msk#define DSI_CCR_TOCKDIV4_Msk (0x1UL << DSI_CCR_TOCKDIV4_Pos)#define DSI_CCR_TOCKDIV4_Pos (12U)#define DSI_CCR_TOCKDIV3 DSI_CCR_TOCKDIV3_Msk#define DSI_CCR_TOCKDIV3_Msk (0x1UL << DSI_CCR_TOCKDIV3_Pos)#define DSI_CCR_TOCKDIV3_Pos (11U)#define DSI_CCR_TOCKDIV2 DSI_CCR_TOCKDIV2_Msk#define DSI_CCR_TOCKDIV2_Msk (0x1UL << DSI_CCR_TOCKDIV2_Pos)#define DSI_CCR_TOCKDIV2_Pos (10U)#define DSI_CCR_TOCKDIV1 DSI_CCR_TOCKDIV1_Msk#define DSI_CCR_TOCKDIV1_Msk (0x1UL << DSI_CCR_TOCKDIV1_Pos)#define DSI_CCR_TOCKDIV1_Pos (9U)#define DSI_CCR_TOCKDIV0 DSI_CCR_TOCKDIV0_Msk#define DSI_CCR_TOCKDIV0_Msk (0x1UL << DSI_CCR_TOCKDIV0_Pos)#define DSI_CCR_TOCKDIV0_Pos (8U)#define DSI_CCR_TOCKDIV DSI_CCR_TOCKDIV_Msk#define DSI_CCR_TOCKDIV_Msk (0xFFUL << DSI_CCR_TOCKDIV_Pos)#define DSI_CCR_TOCKDIV_Pos (8U)#define DSI_CCR_TXECKDIV7 DSI_CCR_TXECKDIV7_Msk#define DSI_CCR_TXECKDIV7_Msk (0x1UL << DSI_CCR_TXECKDIV7_Pos)#define DSI_CCR_TXECKDIV7_Pos (7U)#define DSI_CCR_TXECKDIV6 DSI_CCR_TXECKDIV6_Msk#define DSI_CCR_TXECKDIV6_Msk (0x1UL << DSI_CCR_TXECKDIV6_Pos)#define DSI_CCR_TXECKDIV6_Pos (6U)#define DSI_CCR_TXECKDIV5 DSI_CCR_TXECKDIV5_Msk#define DSI_CCR_TXECKDIV5_Msk (0x1UL << DSI_CCR_TXECKDIV5_Pos)#define DSI_CCR_TXECKDIV5_Pos (5U)#define DSI_CCR_TXECKDIV4 DSI_CCR_TXECKDIV4_Msk#define DSI_CCR_TXECKDIV4_Msk (0x1UL << DSI_CCR_TXECKDIV4_Pos)#define DSI_CCR_TXECKDIV4_Pos (4U)#define DSI_CCR_TXECKDIV3 DSI_CCR_TXECKDIV3_Msk#define DSI_CCR_TXECKDIV3_Msk (0x1UL << DSI_CCR_TXECKDIV3_Pos)#define DSI_CCR_TXECKDIV3_Pos (3U)#define DSI_CCR_TXECKDIV2 DSI_CCR_TXECKDIV2_Msk#define DSI_CCR_TXECKDIV2_Msk (0x1UL << DSI_CCR_TXECKDIV2_Pos)#define DSI_CCR_TXECKDIV2_Pos (2U)#define DSI_CCR_TXECKDIV1 DSI_CCR_TXECKDIV1_Msk#define DSI_CCR_TXECKDIV1_Msk (0x1UL << DSI_CCR_TXECKDIV1_Pos)#define DSI_CCR_TXECKDIV1_Pos (1U)#define DSI_CCR_TXECKDIV0 DSI_CCR_TXECKDIV0_Msk#define DSI_CCR_TXECKDIV0_Msk (0x1UL << DSI_CCR_TXECKDIV0_Pos)#define DSI_CCR_TXECKDIV0_Pos (0U)#define DSI_CCR_TXECKDIV DSI_CCR_TXECKDIV_Msk#define DSI_CCR_TXECKDIV_Msk (0xFFUL << DSI_CCR_TXECKDIV_Pos)#define DSI_CCR_TXECKDIV_Pos (0U)#define DSI_CR_EN DSI_CR_EN_Msk#define DSI_CR_EN_Msk (0x1UL << DSI_CR_EN_Pos)#define DSI_CR_EN_Pos (0U)#define DSI_VR DSI_VR_Msk#define DSI_VR_Msk (0x18999815UL << DSI_VR_Pos)#define DSI_VR_Pos (1U)#define MDIOS_CLRFR_CTERF MDIOS_CLRFR_CTERF_Msk#define MDIOS_CLRFR_CTERF_Msk (0x1UL << MDIOS_CLRFR_CTERF_Pos)#define MDIOS_CLRFR_CTERF_Pos (2U)#define MDIOS_CLRFR_CSERF MDIOS_CLRFR_CSERF_Msk#define MDIOS_CLRFR_CSERF_Msk (0x1UL << MDIOS_CLRFR_CSERF_Pos)#define MDIOS_CLRFR_CSERF_Pos (1U)#define MDIOS_CLRFR_CPERF MDIOS_CLRFR_CPERF_Msk#define MDIOS_CLRFR_CPERF_Msk (0x1UL << MDIOS_CLRFR_CPERF_Pos)#define MDIOS_CLRFR_CPERF_Pos (0U)#define MDIOS_SR_TERF MDIOS_SR_TERF_Msk#define MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos)#define MDIOS_SR_TERF_Pos (2U)#define MDIOS_SR_SERF MDIOS_SR_SERF_Msk#define MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos)#define MDIOS_SR_SERF_Pos (1U)#define MDIOS_SR_PERF MDIOS_SR_PERF_Msk#define MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos)#define MDIOS_SR_PERF_Pos (0U)#define MDIOS_CRDFR_CRDF MDIOS_CRDFR_CRDF_Msk#define MDIOS_CRDFR_CRDF_Msk (0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)#define MDIOS_CRDFR_CRDF_Pos (0U)#define MDIOS_RDFR_RDF MDIOS_RDFR_RDF_Msk#define MDIOS_RDFR_RDF_Msk (0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)#define MDIOS_RDFR_RDF_Pos (0U)#define MDIOS_CWRFR_CWRF MDIOS_CWRFR_CWRF_Msk#define MDIOS_CWRFR_CWRF_Msk (0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)#define MDIOS_CWRFR_CWRF_Pos (0U)#define MDIOS_WRFR_WRF MDIOS_WRFR_WRF_Msk#define MDIOS_WRFR_WRF_Msk (0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)#define MDIOS_WRFR_WRF_Pos (0U)#define MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk#define MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_Pos (8U)#define MDIOS_CR_DPC MDIOS_CR_DPC_Msk#define MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos)#define MDIOS_CR_DPC_Pos (7U)#define MDIOS_CR_EIE MDIOS_CR_EIE_Msk#define MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos)#define MDIOS_CR_EIE_Pos (3U)#define MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk#define MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos)#define MDIOS_CR_RDIE_Pos (2U)#define MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk#define MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos)#define MDIOS_CR_WRIE_Pos (1U)#define MDIOS_CR_EN MDIOS_CR_EN_Msk#define MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos)#define MDIOS_CR_EN_Pos (0U)#define JPEG_DOR_DATAOUT JPEG_DOR_DATAOUT_Mskaccess to array#define JPEG_DOR_DATAOUT_Msk (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)#define JPEG_DOR_DATAOUT_Pos (0U)#define JPEG_DIR_DATAIN JPEG_DIR_DATAIN_Msk#define JPEG_DIR_DATAIN_Msk (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)#define JPEG_DIR_DATAIN_Pos (0U)#define JPEG_CFR_CHPDF JPEG_CFR_CHPDF_Msk#define JPEG_CFR_CHPDF_Msk (0x1UL << JPEG_CFR_CHPDF_Pos)#define JPEG_CFR_CHPDF_Pos (6U)#define JPEG_CFR_CEOCF JPEG_CFR_CEOCF_Msk#define JPEG_CFR_CEOCF_Msk (0x1UL << JPEG_CFR_CEOCF_Pos)#define JPEG_CFR_CEOCF_Pos (5U)#define JPEG_SR_COF JPEG_SR_COF_Msk#define JPEG_SR_COF_Msk (0x1UL << JPEG_SR_COF_Pos)#define JPEG_SR_COF_Pos (7U)#define JPEG_SR_HPDF JPEG_SR_HPDF_Msk#define JPEG_SR_HPDF_Msk (0x1UL << JPEG_SR_HPDF_Pos)#define JPEG_SR_HPDF_Pos (6U)#define JPEG_SR_EOCF JPEG_SR_EOCF_Msk#define JPEG_SR_EOCF_Msk (0x1UL << JPEG_SR_EOCF_Pos)#define JPEG_SR_EOCF_Pos (5U)#define JPEG_SR_OFNEF JPEG_SR_OFNEF_Msk#define JPEG_SR_OFNEF_Msk (0x1UL << JPEG_SR_OFNEF_Pos)#define JPEG_SR_OFNEF_Pos (4U)#define JPEG_SR_OFTF JPEG_SR_OFTF_Msk#define JPEG_SR_OFTF_Msk (0x1UL << JPEG_SR_OFTF_Pos)#define JPEG_SR_OFTF_Pos (3U)#define JPEG_SR_IFNFF JPEG_SR_IFNFF_Msk#define JPEG_SR_IFNFF_Msk (0x1UL << JPEG_SR_IFNFF_Pos)#define JPEG_SR_IFNFF_Pos (2U)#define JPEG_SR_IFTF JPEG_SR_IFTF_Msk#define JPEG_SR_IFTF_Msk (0x1UL << JPEG_SR_IFTF_Pos)#define JPEG_SR_IFTF_Pos (1U)#define JPEG_CR_OFF JPEG_CR_OFF_Msk#define JPEG_CR_OFF_Msk (0x1UL << JPEG_CR_OFF_Pos)#define JPEG_CR_OFF_Pos (14U)#define JPEG_CR_IFF JPEG_CR_IFF_Msk#define JPEG_CR_IFF_Msk (0x1UL << JPEG_CR_IFF_Pos)#define JPEG_CR_IFF_Pos (13U)#define JPEG_CR_ODMAEN JPEG_CR_ODMAEN_Msk#define JPEG_CR_ODMAEN_Msk (0x1UL << JPEG_CR_ODMAEN_Pos)#define JPEG_CR_ODMAEN_Pos (12U)#define JPEG_CR_IDMAEN JPEG_CR_IDMAEN_Msk#define JPEG_CR_IDMAEN_Msk (0x1UL << JPEG_CR_IDMAEN_Pos)#define JPEG_CR_IDMAEN_Pos (11U)#define JPEG_CR_HPDIE JPEG_CR_HPDIE_Msk#define JPEG_CR_HPDIE_Msk (0x1UL << JPEG_CR_HPDIE_Pos)#define JPEG_CR_HPDIE_Pos (6U)#define JPEG_CR_EOCIE JPEG_CR_EOCIE_Msk#define JPEG_CR_EOCIE_Msk (0x1UL << JPEG_CR_EOCIE_Pos)#define JPEG_CR_EOCIE_Pos (5U)#define JPEG_CR_OFNEIE JPEG_CR_OFNEIE_Msk#define JPEG_CR_OFNEIE_Msk (0x1UL << JPEG_CR_OFNEIE_Pos)#define JPEG_CR_OFNEIE_Pos (4U)#define JPEG_CR_OFTIE JPEG_CR_OFTIE_Msk#define JPEG_CR_OFTIE_Msk (0x1UL << JPEG_CR_OFTIE_Pos)#define JPEG_CR_OFTIE_Pos (3U)#define JPEG_CR_IFNFIE JPEG_CR_IFNFIE_Msk#define JPEG_CR_IFNFIE_Msk (0x1UL << JPEG_CR_IFNFIE_Pos)#define JPEG_CR_IFNFIE_Pos (2U)#define JPEG_CR_IFTIE JPEG_CR_IFTIE_Msk#define JPEG_CR_IFTIE_Msk (0x1UL << JPEG_CR_IFTIE_Pos)#define JPEG_CR_IFTIE_Pos (1U)#define JPEG_CR_JCEN JPEG_CR_JCEN_Msk#define JPEG_CR_JCEN_Msk (0x1UL << JPEG_CR_JCEN_Pos)#define JPEG_CR_JCEN_Pos (0U)#define JPEG_CONFR7_HSF_3 (0x8UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_2 (0x4UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_1 (0x2UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_0 (0x1UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF JPEG_CONFR7_HSF_Msk#define JPEG_CONFR7_HSF_Msk (0xFUL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_Pos (12U)#define JPEG_CONFR7_VSF_3 (0x8UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_2 (0x4UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_1 (0x2UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_0 (0x1UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF JPEG_CONFR7_VSF_Msk#define JPEG_CONFR7_VSF_Msk (0xFUL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_Pos (8U)#define JPEG_CONFR7_NB_3 (0x8UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_2 (0x4UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_1 (0x2UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_0 (0x1UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB JPEG_CONFR7_NB_Msk#define JPEG_CONFR7_NB_Msk (0xFUL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_Pos (4U)#define JPEG_CONFR7_QT_1 (0x2UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT_0 (0x1UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT JPEG_CONFR7_QT_Msk#define JPEG_CONFR7_QT_Msk (0x3UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT_Pos (2U)#define JPEG_CONFR7_HA JPEG_CONFR7_HA_Msk#define JPEG_CONFR7_HA_Msk (0x1UL << JPEG_CONFR7_HA_Pos)#define JPEG_CONFR7_HA_Pos (1U)#define JPEG_CONFR7_HD JPEG_CONFR7_HD_Msk#define JPEG_CONFR7_HD_Msk (0x1UL << JPEG_CONFR7_HD_Pos)#define JPEG_CONFR7_HD_Pos (0U)#define JPEG_CONFR6_HSF_3 (0x8UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_2 (0x4UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_1 (0x2UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_0 (0x1UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF JPEG_CONFR6_HSF_Msk#define JPEG_CONFR6_HSF_Msk (0xFUL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_Pos (12U)#define JPEG_CONFR6_VSF_3 (0x8UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_2 (0x4UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_1 (0x2UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_0 (0x1UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF JPEG_CONFR6_VSF_Msk#define JPEG_CONFR6_VSF_Msk (0xFUL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_Pos (8U)#define JPEG_CONFR6_NB_3 (0x8UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_2 (0x4UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_1 (0x2UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_0 (0x1UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB JPEG_CONFR6_NB_Msk#define JPEG_CONFR6_NB_Msk (0xFUL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_Pos (4U)#define JPEG_CONFR6_QT_1 (0x2UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT_0 (0x1UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT JPEG_CONFR6_QT_Msk#define JPEG_CONFR6_QT_Msk (0x3UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT_Pos (2U)#define JPEG_CONFR6_HA JPEG_CONFR6_HA_Msk#define JPEG_CONFR6_HA_Msk (0x1UL << JPEG_CONFR6_HA_Pos)#define JPEG_CONFR6_HA_Pos (1U)#define JPEG_CONFR6_HD JPEG_CONFR6_HD_Msk#define JPEG_CONFR6_HD_Msk (0x1UL << JPEG_CONFR6_HD_Pos)#define JPEG_CONFR6_HD_Pos (0U)#define JPEG_CONFR5_HSF_3 (0x8UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_2 (0x4UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_1 (0x2UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_0 (0x1UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF JPEG_CONFR5_HSF_Msk#define JPEG_CONFR5_HSF_Msk (0xFUL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_Pos (12U)#define JPEG_CONFR5_VSF_3 (0x8UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_2 (0x4UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_1 (0x2UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_0 (0x1UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF JPEG_CONFR5_VSF_Msk#define JPEG_CONFR5_VSF_Msk (0xFUL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_Pos (8U)#define JPEG_CONFR5_NB_3 (0x8UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_2 (0x4UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_1 (0x2UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_0 (0x1UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB JPEG_CONFR5_NB_Msk#define JPEG_CONFR5_NB_Msk (0xFUL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_Pos (4U)#define JPEG_CONFR5_QT_1 (0x2UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT_0 (0x1UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT JPEG_CONFR5_QT_Msk#define JPEG_CONFR5_QT_Msk (0x3UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT_Pos (2U)#define JPEG_CONFR5_HA JPEG_CONFR5_HA_Msk#define JPEG_CONFR5_HA_Msk (0x1UL << JPEG_CONFR5_HA_Pos)#define JPEG_CONFR5_HA_Pos (1U)#define JPEG_CONFR5_HD JPEG_CONFR5_HD_Msk#define JPEG_CONFR5_HD_Msk (0x1UL << JPEG_CONFR5_HD_Pos)#define JPEG_CONFR5_HD_Pos (0U)#define JPEG_CONFR4_HSF_3 (0x8UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_2 (0x4UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_1 (0x2UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_0 (0x1UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF JPEG_CONFR4_HSF_Msk#define JPEG_CONFR4_HSF_Msk (0xFUL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_Pos (12U)#define JPEG_CONFR4_VSF_3 (0x8UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_2 (0x4UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_1 (0x2UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_0 (0x1UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF JPEG_CONFR4_VSF_Msk#define JPEG_CONFR4_VSF_Msk (0xFUL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_Pos (8U)#define JPEG_CONFR4_NB_3 (0x8UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_2 (0x4UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_1 (0x2UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_0 (0x1UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB JPEG_CONFR4_NB_Msk#define JPEG_CONFR4_NB_Msk (0xFUL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_Pos (4U)#define JPEG_CONFR4_QT_1 (0x2UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT_0 (0x1UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT JPEG_CONFR4_QT_Msk#define JPEG_CONFR4_QT_Msk (0x3UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT_Pos (2U)#define JPEG_CONFR4_HA JPEG_CONFR4_HA_Msk#define JPEG_CONFR4_HA_Msk (0x1UL << JPEG_CONFR4_HA_Pos)#define JPEG_CONFR4_HA_Pos (1U)#define JPEG_CONFR4_HD JPEG_CONFR4_HD_Msk#define JPEG_CONFR4_HD_Msk (0x1UL << JPEG_CONFR4_HD_Pos)#define JPEG_CONFR4_HD_Pos (0U)#define JPEG_CONFR3_XSIZE JPEG_CONFR3_XSIZE_Msk#define JPEG_CONFR3_XSIZE_Msk (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)#define JPEG_CONFR3_XSIZE_Pos (16U)#define JPEG_CONFR3_NRST JPEG_CONFR3_NRST_Msk#define JPEG_CONFR3_NRST_Msk (0xFFFFUL << JPEG_CONFR3_NRST_Pos)#define JPEG_CONFR3_NRST_Pos (0U)#define JPEG_CONFR2_NMCU JPEG_CONFR2_NMCU_Msk#define JPEG_CONFR2_NMCU_Msk (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)#define JPEG_CONFR2_NMCU_Pos (0U)#define JPEG_CONFR1_YSIZE JPEG_CONFR1_YSIZE_Msk#define JPEG_CONFR1_YSIZE_Msk (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)#define JPEG_CONFR1_YSIZE_Pos (16U)#define JPEG_CONFR1_HDR JPEG_CONFR1_HDR_Msk#define JPEG_CONFR1_HDR_Msk (0x1UL << JPEG_CONFR1_HDR_Pos)#define JPEG_CONFR1_HDR_Pos (8U)#define JPEG_CONFR1_NS_1 (0x2UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS_0 (0x1UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS JPEG_CONFR1_NS_Msk#define JPEG_CONFR1_NS_Msk (0x3UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS_Pos (6U)#define JPEG_CONFR1_COLORSPACE_1 (0x2UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE_0 (0x1UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE JPEG_CONFR1_COLORSPACE_Msk#define JPEG_CONFR1_COLORSPACE_Msk (0x3UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE_Pos (4U)#define JPEG_CONFR1_DE JPEG_CONFR1_DE_Msk#define JPEG_CONFR1_DE_Msk (0x1UL << JPEG_CONFR1_DE_Pos)#define JPEG_CONFR1_DE_Pos (3U)#define JPEG_CONFR1_RE JPEG_CONFR1_RE_Msk#define JPEG_CONFR1_RE_Msk (0x1UL << JPEG_CONFR1_RE_Pos)#define JPEG_CONFR1_RE_Pos (2U)#define JPEG_CONFR1_NF_1 (0x2UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF_0 (0x1UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF JPEG_CONFR1_NF_Msk#define JPEG_CONFR1_NF_Msk (0x3UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF_Pos (0U)#define JPEG_CONFR0_START JPEG_CONFR0_START_Msk#define JPEG_CONFR0_START_Msk (0x1UL << JPEG_CONFR0_START_Pos)#define JPEG_CONFR0_START_Pos (0U)#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk#define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)#define USB_OTG_PCGCCTL_GATECLK_Pos (1U)#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk#define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)#define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk#define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)#define USB_OTG_DOEPINT_STPKTRX_Pos (15U)#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)#define USB_OTG_DOEPINT_NYET_Pos (14U)#define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk#define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos)#define USB_OTG_DOEPINT_NAK_Pos (13U)#define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk#define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)#define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)#define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk#define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)#define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)#define USB_OTG_DOEPINT_STUP_Pos (3U)#define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk#define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)#define USB_OTG_DOEPINT_AHBERR_Pos (2U)#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)#define USB_OTG_DOEPINT_EPDISD_Pos (1U)#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)#define USB_OTG_DOEPINT_XFRC_Pos (0U)#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)#define USB_OTG_DOEPCTL_EPENA_Pos (31U)#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)#define USB_OTG_DOEPCTL_SNAK_Pos (27U)#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)#define USB_OTG_DOEPCTL_CNAK_Pos (26U)#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)#define USB_OTG_DOEPCTL_STALL_Pos (21U)#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)#define USB_OTG_DOEPCTL_SNPM_Pos (20U)#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)#define USB_OTG_HCDMA_DMAADDR_Pos (0U)#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID_Pos (29U)#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)#define USB_OTG_HCTSIZ_DOPING_Pos (31U)#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)#define USB_OTG_HCINTMSK_NYET_Pos (6U)#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)#define USB_OTG_HCINTMSK_ACKM_Pos (5U)#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)#define USB_OTG_HCINTMSK_NAKM_Pos (4U)#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)#define USB_OTG_HCINTMSK_STALLM_Pos (3U)#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)#define USB_OTG_HCINTMSK_CHHM_Pos (1U)#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)#define USB_OTG_DIEPINT_NAK_Pos (13U)#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)#define USB_OTG_DIEPINT_BERR_Pos (12U)#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)#define USB_OTG_DIEPINT_BNA_Pos (9U)#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)#define USB_OTG_DIEPINT_TXFE_Pos (7U)#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)#define USB_OTG_DIEPINT_INEPNE_Pos (6U)#define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk#define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)#define USB_OTG_DIEPINT_INEPNM_Pos (5U)#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)#define USB_OTG_DIEPINT_TOC_Pos (3U)#define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk#define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)#define USB_OTG_DIEPINT_AHBERR_Pos (2U)#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)#define USB_OTG_DIEPINT_EPDISD_Pos (1U)#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)#define USB_OTG_DIEPINT_XFRC_Pos (0U)#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)#define USB_OTG_HCINT_DTERR_Pos (10U)#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)#define USB_OTG_HCINT_FRMOR_Pos (9U)#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)#define USB_OTG_HCINT_BBERR_Pos (8U)#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)#define USB_OTG_HCINT_TXERR_Pos (7U)#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)#define USB_OTG_HCINT_NYET_Pos (6U)#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)#define USB_OTG_HCINT_ACK_Pos (5U)#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)#define USB_OTG_HCINT_NAK_Pos (4U)#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)#define USB_OTG_HCINT_STALL_Pos (3U)#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)#define USB_OTG_HCINT_AHBERR_Pos (2U)#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)#define USB_OTG_HCINT_CHH_Pos (1U)#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)#define USB_OTG_HCINT_XFRC_Pos (0U)#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)#define USB_OTG_HCCHAR_CHENA_Pos (31U)array to pointer conversion#define DSI_TCCR1_HSRD_TOCNT0_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT0_Pos)#define DSI_TCCR1_HSRD_TOCNT0_Pos (0U)#define DSI_TCCR1_HSRD_TOCNT DSI_TCCR1_HSRD_TOCNT_Msk#define DSI_TCCR1_HSRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR1_HSRD_TOCNT_Pos)#define DSI_TCCR1_HSRD_TOCNT_Pos (0U)#define DSI_TCCR0_HSTX_TOCNT15 DSI_TCCR0_HSTX_TOCNT15_Msk#define DSI_TCCR0_HSTX_TOCNT15_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT15_Pos)#define DSI_TCCR0_HSTX_TOCNT15_Pos (31U)#define DSI_TCCR0_HSTX_TOCNT14 DSI_TCCR0_HSTX_TOCNT14_Msk#define DSI_TCCR0_HSTX_TOCNT14_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT14_Pos)#define DSI_TCCR0_HSTX_TOCNT14_Pos (30U)#define DSI_TCCR0_HSTX_TOCNT13 DSI_TCCR0_HSTX_TOCNT13_Msk#define DSI_TCCR0_HSTX_TOCNT13_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT13_Pos)#define DSI_TCCR0_HSTX_TOCNT13_Pos (29U)#define DSI_TCCR0_HSTX_TOCNT12 DSI_TCCR0_HSTX_TOCNT12_Msk#define DSI_TCCR0_HSTX_TOCNT12_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT12_Pos)#define DSI_TCCR0_HSTX_TOCNT12_Pos (28U)#define DSI_TCCR0_HSTX_TOCNT11 DSI_TCCR0_HSTX_TOCNT11_Msk#define DSI_TCCR0_HSTX_TOCNT11_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT11_Pos)#define DSI_TCCR0_HSTX_TOCNT11_Pos (27U)#define DSI_TCCR0_HSTX_TOCNT10 DSI_TCCR0_HSTX_TOCNT10_Msk#define DSI_TCCR0_HSTX_TOCNT10_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT10_Pos)#define DSI_TCCR0_HSTX_TOCNT10_Pos (26U)#define DSI_TCCR0_HSTX_TOCNT9 DSI_TCCR0_HSTX_TOCNT9_Msk#define DSI_TCCR0_HSTX_TOCNT9_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT9_Pos)#define DSI_TCCR0_HSTX_TOCNT9_Pos (25U)#define DSI_TCCR0_HSTX_TOCNT8 DSI_TCCR0_HSTX_TOCNT8_Msk#define DSI_TCCR0_HSTX_TOCNT8_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT8_Pos)#define DSI_TCCR0_HSTX_TOCNT8_Pos (24U)#define DSI_TCCR0_HSTX_TOCNT7 DSI_TCCR0_HSTX_TOCNT7_Msk#define DSI_TCCR0_HSTX_TOCNT7_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT7_Pos)#define DSI_TCCR0_HSTX_TOCNT7_Pos (23U)#define DSI_TCCR0_HSTX_TOCNT6 DSI_TCCR0_HSTX_TOCNT6_Msk#define DSI_TCCR0_HSTX_TOCNT6_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT6_Pos)#define DSI_TCCR0_HSTX_TOCNT6_Pos (22U)#define DSI_TCCR0_HSTX_TOCNT5 DSI_TCCR0_HSTX_TOCNT5_Msk#define DSI_TCCR0_HSTX_TOCNT5_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT5_Pos)#define DSI_TCCR0_HSTX_TOCNT5_Pos (21U)#define DSI_TCCR0_HSTX_TOCNT4 DSI_TCCR0_HSTX_TOCNT4_Msk#define DSI_TCCR0_HSTX_TOCNT4_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT4_Pos)#define DSI_TCCR0_HSTX_TOCNT4_Pos (20U)#define DSI_TCCR0_HSTX_TOCNT3 DSI_TCCR0_HSTX_TOCNT3_Msk#define DSI_TCCR0_HSTX_TOCNT3_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT3_Pos)#define DSI_TCCR0_HSTX_TOCNT3_Pos (19U)#define DSI_TCCR0_HSTX_TOCNT2 DSI_TCCR0_HSTX_TOCNT2_Msk#define DSI_TCCR0_HSTX_TOCNT2_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT2_Pos)#define DSI_TCCR0_HSTX_TOCNT2_Pos (18U)#define DSI_TCCR0_HSTX_TOCNT1 DSI_TCCR0_HSTX_TOCNT1_Msk#define DSI_TCCR0_HSTX_TOCNT1_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT1_Pos)#define DSI_TCCR0_HSTX_TOCNT1_Pos (17U)#define DSI_TCCR0_HSTX_TOCNT0 DSI_TCCR0_HSTX_TOCNT0_Msk#define DSI_TCCR0_HSTX_TOCNT0_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT0_Pos)#define DSI_TCCR0_HSTX_TOCNT0_Pos (16U)#define DSI_TCCR0_HSTX_TOCNT DSI_TCCR0_HSTX_TOCNT_Msk#define DSI_TCCR0_HSTX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_HSTX_TOCNT_Pos)#define DSI_TCCR0_HSTX_TOCNT_Pos (16U)#define DSI_TCCR0_LPRX_TOCNT15 DSI_TCCR0_LPRX_TOCNT15_Msk#define DSI_TCCR0_LPRX_TOCNT15_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT15_Pos)#define DSI_TCCR0_LPRX_TOCNT15_Pos (15U)#define DSI_TCCR0_LPRX_TOCNT14 DSI_TCCR0_LPRX_TOCNT14_Msk#define DSI_TCCR0_LPRX_TOCNT14_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT14_Pos)#define DSI_TCCR0_LPRX_TOCNT14_Pos (14U)#define DSI_TCCR0_LPRX_TOCNT13 DSI_TCCR0_LPRX_TOCNT13_Msk#define DSI_TCCR0_LPRX_TOCNT13_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT13_Pos)#define DSI_TCCR0_LPRX_TOCNT13_Pos (13U)#define DSI_TCCR0_LPRX_TOCNT12 DSI_TCCR0_LPRX_TOCNT12_Msk#define DSI_TCCR0_LPRX_TOCNT12_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT12_Pos)#define DSI_TCCR0_LPRX_TOCNT12_Pos (12U)#define DSI_TCCR0_LPRX_TOCNT11 DSI_TCCR0_LPRX_TOCNT11_Msk#define DSI_TCCR0_LPRX_TOCNT11_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT11_Pos)#define DSI_TCCR0_LPRX_TOCNT11_Pos (11U)#define DSI_TCCR0_LPRX_TOCNT10 DSI_TCCR0_LPRX_TOCNT10_Msk#define DSI_TCCR0_LPRX_TOCNT10_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT10_Pos)#define DSI_TCCR0_LPRX_TOCNT10_Pos (10U)#define DSI_TCCR0_LPRX_TOCNT9 DSI_TCCR0_LPRX_TOCNT9_Msk#define DSI_TCCR0_LPRX_TOCNT9_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT9_Pos)#define DSI_TCCR0_LPRX_TOCNT9_Pos (9U)#define DSI_TCCR0_LPRX_TOCNT8 DSI_TCCR0_LPRX_TOCNT8_Msk#define DSI_TCCR0_LPRX_TOCNT8_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT8_Pos)#define DSI_TCCR0_LPRX_TOCNT8_Pos (8U)#define DSI_TCCR0_LPRX_TOCNT7 DSI_TCCR0_LPRX_TOCNT7_Msk#define DSI_TCCR0_LPRX_TOCNT7_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT7_Pos)#define DSI_TCCR0_LPRX_TOCNT7_Pos (7U)#define DSI_TCCR0_LPRX_TOCNT6 DSI_TCCR0_LPRX_TOCNT6_Msk#define DSI_TCCR0_LPRX_TOCNT6_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT6_Pos)#define DSI_TCCR0_LPRX_TOCNT6_Pos (6U)#define DSI_TCCR0_LPRX_TOCNT5 DSI_TCCR0_LPRX_TOCNT5_Msk#define DSI_TCCR0_LPRX_TOCNT5_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT5_Pos)#define DSI_TCCR0_LPRX_TOCNT5_Pos (5U)#define DSI_TCCR0_LPRX_TOCNT4 DSI_TCCR0_LPRX_TOCNT4_Msk#define DSI_TCCR0_LPRX_TOCNT4_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT4_Pos)#define DSI_TCCR0_LPRX_TOCNT4_Pos (4U)#define DSI_TCCR0_LPRX_TOCNT3 DSI_TCCR0_LPRX_TOCNT3_Msk#define DSI_TCCR0_LPRX_TOCNT3_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT3_Pos)#define DSI_TCCR0_LPRX_TOCNT3_Pos (3U)#define DSI_TCCR0_LPRX_TOCNT2 DSI_TCCR0_LPRX_TOCNT2_Msk#define DSI_TCCR0_LPRX_TOCNT2_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT2_Pos)#define DSI_TCCR0_LPRX_TOCNT2_Pos (2U)#define DSI_TCCR0_LPRX_TOCNT1 DSI_TCCR0_LPRX_TOCNT1_Msk#define DSI_TCCR0_LPRX_TOCNT1_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT1_Pos)#define DSI_TCCR0_LPRX_TOCNT1_Pos (1U)#define DSI_TCCR0_LPRX_TOCNT0 DSI_TCCR0_LPRX_TOCNT0_Msk#define DSI_TCCR0_LPRX_TOCNT0_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT0_Pos)#define DSI_TCCR0_LPRX_TOCNT0_Pos (0U)#define DSI_TCCR0_LPRX_TOCNT DSI_TCCR0_LPRX_TOCNT_Msk#define DSI_TCCR0_LPRX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_LPRX_TOCNT_Pos)#define DSI_TCCR0_LPRX_TOCNT_Pos (0U)#define DSI_GPSR_RCB DSI_GPSR_RCB_Msk#define DSI_GPSR_RCB_Msk (0x1UL << DSI_GPSR_RCB_Pos)#define DSI_GPSR_RCB_Pos (6U)#define DSI_GPSR_PRDFF DSI_GPSR_PRDFF_Msk#define DSI_GPSR_PRDFF_Msk (0x1UL << DSI_GPSR_PRDFF_Pos)#define DSI_GPSR_PRDFF_Pos (5U)#define DSI_GPSR_PRDFE DSI_GPSR_PRDFE_Msk#define DSI_GPSR_PRDFE_Msk (0x1UL << DSI_GPSR_PRDFE_Pos)#define DSI_GPSR_PRDFE_Pos (4U)#define DSI_GPSR_PWRFF DSI_GPSR_PWRFF_Msk#define DSI_GPSR_PWRFF_Msk (0x1UL << DSI_GPSR_PWRFF_Pos)#define DSI_GPSR_PWRFF_Pos (3U)#define DSI_GPSR_PWRFE DSI_GPSR_PWRFE_Msk#define DSI_GPSR_PWRFE_Msk (0x1UL << DSI_GPSR_PWRFE_Pos)#define DSI_GPSR_PWRFE_Pos (2U)#define DSI_GPSR_CMDFF DSI_GPSR_CMDFF_Msk#define DSI_GPSR_CMDFF_Msk (0x1UL << DSI_GPSR_CMDFF_Pos)#define DSI_GPSR_CMDFF_Pos (1U)#define DSI_GPSR_CMDFE DSI_GPSR_CMDFE_Msk#define DSI_GPSR_CMDFE_Msk (0x1UL << DSI_GPSR_CMDFE_Pos)#define DSI_GPSR_CMDFE_Pos (0U)#define DSI_GPDR_DATA4_7 (0x80UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_6 (0x40UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_5 (0x20UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_4 (0x10UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_3 (0x08UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_2 (0x04UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_1 (0x02UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_0 (0x01UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4 DSI_GPDR_DATA4_Msk#define DSI_GPDR_DATA4_Msk (0xFFUL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_Pos (24U)#define DSI_GPDR_DATA3_7 (0x80UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_6 (0x40UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_5 (0x20UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_4 (0x10UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_3 (0x08UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_2 (0x04UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_1 (0x02UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_0 (0x01UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3 DSI_GPDR_DATA3_Msk#define DSI_GPDR_DATA3_Msk (0xFFUL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_Pos (16U)#define DSI_GPDR_DATA2_7 (0x80UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_6 (0x40UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_5 (0x20UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_4 (0x10UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_3 (0x08UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_2 (0x04UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_1 (0x02UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_0 (0x01UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2 DSI_GPDR_DATA2_Msk#define DSI_GPDR_DATA2_Msk (0xFFUL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_Pos (8U)#define DSI_GPDR_DATA1_7 (0x80UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_6 (0x40UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_5 (0x20UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_4 (0x10UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_3 (0x08UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_2 (0x04UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_1 (0x02UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_0 (0x01UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1 DSI_GPDR_DATA1_Msk#define DSI_GPDR_DATA1_Msk (0xFFUL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_Pos (0U)#define DSI_GHCR_WCMSB7 DSI_GHCR_WCMSB7_Msk#define DSI_GHCR_WCMSB7_Msk (0x1UL << DSI_GHCR_WCMSB7_Pos)#define DSI_GHCR_WCMSB7_Pos (23U)#define DSI_GHCR_WCMSB6 DSI_GHCR_WCMSB6_Msk#define DSI_GHCR_WCMSB6_Msk (0x1UL << DSI_GHCR_WCMSB6_Pos)#define DSI_GHCR_WCMSB6_Pos (22U)#define DSI_GHCR_WCMSB5 DSI_GHCR_WCMSB5_Msk#define DSI_GHCR_WCMSB5_Msk (0x1UL << DSI_GHCR_WCMSB5_Pos)#define DSI_GHCR_WCMSB5_Pos (21U)#define DSI_GHCR_WCMSB4 DSI_GHCR_WCMSB4_Msk#define DSI_GHCR_WCMSB4_Msk (0x1UL << DSI_GHCR_WCMSB4_Pos)#define DSI_GHCR_WCMSB4_Pos (20U)#define DSI_GHCR_WCMSB3 DSI_GHCR_WCMSB3_Msk#define DSI_GHCR_WCMSB3_Msk (0x1UL << DSI_GHCR_WCMSB3_Pos)#define DSI_GHCR_WCMSB3_Pos (19U)#define DSI_GHCR_WCMSB2 DSI_GHCR_WCMSB2_Msk#define DSI_GHCR_WCMSB2_Msk (0x1UL << DSI_GHCR_WCMSB2_Pos)#define DSI_GHCR_WCMSB2_Pos (18U)#define DSI_GHCR_WCMSB1 DSI_GHCR_WCMSB1_Msk#define DSI_GHCR_WCMSB1_Msk (0x1UL << DSI_GHCR_WCMSB1_Pos)#define DSI_GHCR_WCMSB1_Pos (17U)#define DSI_GHCR_WCMSB0 DSI_GHCR_WCMSB0_Msk#define DSI_GHCR_WCMSB0_Msk (0x1UL << DSI_GHCR_WCMSB0_Pos)#define DSI_GHCR_WCMSB0_Pos (16U)#define DSI_GHCR_WCMSB DSI_GHCR_WCMSB_Msk#define DSI_GHCR_WCMSB_Msk (0xFFUL << DSI_GHCR_WCMSB_Pos)#define DSI_GHCR_WCMSB_Pos (16U)#define DSI_GHCR_WCLSB7 DSI_GHCR_WCLSB7_Msk#define DSI_GHCR_WCLSB7_Msk (0x1UL << DSI_GHCR_WCLSB7_Pos)#define DSI_GHCR_WCLSB7_Pos (15U)#define DSI_GHCR_WCLSB6 DSI_GHCR_WCLSB6_Msk#define DSI_GHCR_WCLSB6_Msk (0x1UL << DSI_GHCR_WCLSB6_Pos)#define DSI_GHCR_WCLSB6_Pos (14U)#define DSI_GHCR_WCLSB5 DSI_GHCR_WCLSB5_Msk#define DSI_GHCR_WCLSB5_Msk (0x1UL << DSI_GHCR_WCLSB5_Pos)#define DSI_GHCR_WCLSB5_Pos (13U)#define DSI_GHCR_WCLSB4 DSI_GHCR_WCLSB4_Msk#define DSI_GHCR_WCLSB4_Msk (0x1UL << DSI_GHCR_WCLSB4_Pos)#define DSI_GHCR_WCLSB4_Pos (12U)#define DSI_GHCR_WCLSB3 DSI_GHCR_WCLSB3_Msk#define DSI_GHCR_WCLSB3_Msk (0x1UL << DSI_GHCR_WCLSB3_Pos)#define DSI_GHCR_WCLSB3_Pos (11U)#define DSI_GHCR_WCLSB2 DSI_GHCR_WCLSB2_Msk#define DSI_GHCR_WCLSB2_Msk (0x1UL << DSI_GHCR_WCLSB2_Pos)#define DSI_GHCR_WCLSB2_Pos (10U)#define DSI_GHCR_WCLSB1 DSI_GHCR_WCLSB1_Msk#define DSI_GHCR_WCLSB1_Msk (0x1UL << DSI_GHCR_WCLSB1_Pos)#define DSI_GHCR_WCLSB1_Pos (9U)#define DSI_GHCR_WCLSB0 DSI_GHCR_WCLSB0_Msk#define DSI_GHCR_WCLSB0_Msk (0x1UL << DSI_GHCR_WCLSB0_Pos)#define DSI_GHCR_WCLSB0_Pos (8U)#define DSI_GHCR_WCLSB DSI_GHCR_WCLSB_Msk#define DSI_GHCR_WCLSB_Msk (0xFFUL << DSI_GHCR_WCLSB_Pos)#define DSI_GHCR_WCLSB_Pos (8U)#define DSI_GHCR_VCID1 DSI_GHCR_VCID1_Msk#define DSI_GHCR_VCID1_Msk (0x1UL << DSI_GHCR_VCID1_Pos)#define DSI_GHCR_VCID1_Pos (7U)#define DSI_GHCR_VCID0 DSI_GHCR_VCID0_Msk#define DSI_GHCR_VCID0_Msk (0x1UL << DSI_GHCR_VCID0_Pos)#define DSI_GHCR_VCID0_Pos (6U)#define DSI_GHCR_VCID DSI_GHCR_VCID_Msk#define DSI_GHCR_VCID_Msk (0x3UL << DSI_GHCR_VCID_Pos)#define DSI_GHCR_VCID_Pos (6U)#define DSI_GHCR_DT5 DSI_GHCR_DT5_Msk#define DSI_GHCR_DT5_Msk (0x1UL << DSI_GHCR_DT5_Pos)#define DSI_GHCR_DT5_Pos (5U)#define DSI_GHCR_DT4 DSI_GHCR_DT4_Msk#define DSI_GHCR_DT4_Msk (0x1UL << DSI_GHCR_DT4_Pos)#define DSI_GHCR_DT4_Pos (4U)#define DSI_GHCR_DT3 DSI_GHCR_DT3_Msk#define DSI_GHCR_DT3_Msk (0x1UL << DSI_GHCR_DT3_Pos)#define DSI_GHCR_DT3_Pos (3U)#define DSI_GHCR_DT2 DSI_GHCR_DT2_Msk#define DSI_GHCR_DT2_Msk (0x1UL << DSI_GHCR_DT2_Pos)#define DSI_GHCR_DT2_Pos (2U)#define DSI_GHCR_DT1 DSI_GHCR_DT1_Msk#define DSI_GHCR_DT1_Msk (0x1UL << DSI_GHCR_DT1_Pos)#define DSI_GHCR_DT1_Pos (1U)#define DSI_GHCR_DT0 DSI_GHCR_DT0_Msk#define DSI_GHCR_DT0_Msk (0x1UL << DSI_GHCR_DT0_Pos)#define DSI_GHCR_DT0_Pos (0U)#define DSI_GHCR_DT DSI_GHCR_DT_Msk#define DSI_GHCR_DT_Msk (0x3FUL << DSI_GHCR_DT_Pos)#define DSI_GHCR_DT_Pos (0U)#define DSI_CMCR_MRDPS DSI_CMCR_MRDPS_Msk#define DSI_CMCR_MRDPS_Msk (0x1UL << DSI_CMCR_MRDPS_Pos)#define DSI_CMCR_MRDPS_Pos (24U)#define DSI_CMCR_DLWTX DSI_CMCR_DLWTX_Msk#define DSI_CMCR_DLWTX_Msk (0x1UL << DSI_CMCR_DLWTX_Pos)#define DSI_CMCR_DLWTX_Pos (19U)#define DSI_CMCR_DSR0TX DSI_CMCR_DSR0TX_Msk#define DSI_CMCR_DSR0TX_Msk (0x1UL << DSI_CMCR_DSR0TX_Pos)#define DSI_CMCR_DSR0TX_Pos (18U)#define DSI_CMCR_DSW1TX DSI_CMCR_DSW1TX_Msk#define DSI_CMCR_DSW1TX_Msk (0x1UL << DSI_CMCR_DSW1TX_Pos)#define DSI_CMCR_DSW1TX_Pos (17U)#define DSI_CMCR_DSW0TX DSI_CMCR_DSW0TX_Msk#define DSI_CMCR_DSW0TX_Msk (0x1UL << DSI_CMCR_DSW0TX_Pos)#define DSI_CMCR_DSW0TX_Pos (16U)#define DSI_CMCR_GLWTX DSI_CMCR_GLWTX_Msk#define DSI_CMCR_GLWTX_Msk (0x1UL << DSI_CMCR_GLWTX_Pos)#define DSI_CMCR_GLWTX_Pos (14U)#define DSI_CMCR_GSR2TX DSI_CMCR_GSR2TX_Msk#define DSI_CMCR_GSR2TX_Msk (0x1UL << DSI_CMCR_GSR2TX_Pos)#define DSI_CMCR_GSR2TX_Pos (13U)#define DSI_CMCR_GSR1TX DSI_CMCR_GSR1TX_Msk#define DSI_CMCR_GSR1TX_Msk (0x1UL << DSI_CMCR_GSR1TX_Pos)#define DSI_CMCR_GSR1TX_Pos (12U)#define DSI_CMCR_GSR0TX DSI_CMCR_GSR0TX_Msk#define DSI_CMCR_GSR0TX_Msk (0x1UL << DSI_CMCR_GSR0TX_Pos)#define DSI_CMCR_GSR0TX_Pos (11U)#define DSI_CMCR_GSW2TX DSI_CMCR_GSW2TX_Msk#define DSI_CMCR_GSW2TX_Msk (0x1UL << DSI_CMCR_GSW2TX_Pos)#define DSI_CMCR_GSW2TX_Pos (10U)#define DSI_CMCR_GSW1TX DSI_CMCR_GSW1TX_Msk#define DSI_CMCR_GSW1TX_Msk (0x1UL << DSI_CMCR_GSW1TX_Pos)#define DSI_CMCR_GSW1TX_Pos (9U)#define DSI_CMCR_GSW0TX DSI_CMCR_GSW0TX_Msk#define DSI_CMCR_GSW0TX_Msk (0x1UL << DSI_CMCR_GSW0TX_Pos)#define DSI_CMCR_GSW0TX_Pos (8U)#define DSI_CMCR_ARE DSI_CMCR_ARE_Msk#define DSI_CMCR_ARE_Msk (0x1UL << DSI_CMCR_ARE_Pos)#define DSI_CMCR_ARE_Pos (1U)#define DSI_CMCR_TEARE DSI_CMCR_TEARE_Msk#define DSI_CMCR_TEARE_Msk (0x1UL << DSI_CMCR_TEARE_Pos)#define DSI_CMCR_TEARE_Pos (0U)#define DSI_LCCR_CMDSIZE15 DSI_LCCR_CMDSIZE15_Msk#define DSI_LCCR_CMDSIZE15_Msk (0x1UL << DSI_LCCR_CMDSIZE15_Pos)#define DSI_LCCR_CMDSIZE15_Pos (15U)#define DSI_LCCR_CMDSIZE14 DSI_LCCR_CMDSIZE14_Msk#define DSI_LCCR_CMDSIZE14_Msk (0x1UL << DSI_LCCR_CMDSIZE14_Pos)#define DSI_LCCR_CMDSIZE14_Pos (14U)#define DSI_LCCR_CMDSIZE13 DSI_LCCR_CMDSIZE13_Msk#define DSI_LCCR_CMDSIZE13_Msk (0x1UL << DSI_LCCR_CMDSIZE13_Pos)#define DSI_LCCR_CMDSIZE13_Pos (13U)#define DSI_LCCR_CMDSIZE12 DSI_LCCR_CMDSIZE12_Msk#define DSI_LCCR_CMDSIZE12_Msk (0x1UL << DSI_LCCR_CMDSIZE12_Pos)#define DSI_LCCR_CMDSIZE12_Pos (12U)#define DSI_LCCR_CMDSIZE11 DSI_LCCR_CMDSIZE11_Msk#define DSI_LCCR_CMDSIZE11_Msk (0x1UL << DSI_LCCR_CMDSIZE11_Pos)#define DSI_LCCR_CMDSIZE11_Pos (11U)#define DSI_LCCR_CMDSIZE10 DSI_LCCR_CMDSIZE10_Msk#define DSI_LCCR_CMDSIZE10_Msk (0x1UL << DSI_LCCR_CMDSIZE10_Pos)#define DSI_LCCR_CMDSIZE10_Pos (10U)#define DSI_LCCR_CMDSIZE9 DSI_LCCR_CMDSIZE9_Msk#define DSI_LCCR_CMDSIZE9_Msk (0x1UL << DSI_LCCR_CMDSIZE9_Pos)#define DSI_LCCR_CMDSIZE9_Pos (9U)#define DSI_LCCR_CMDSIZE8 DSI_LCCR_CMDSIZE8_Msk#define DSI_LCCR_CMDSIZE8_Msk (0x1UL << DSI_LCCR_CMDSIZE8_Pos)#define DSI_LCCR_CMDSIZE8_Pos (8U)#define DSI_LCCR_CMDSIZE7 DSI_LCCR_CMDSIZE7_Msk#define DSI_LCCR_CMDSIZE7_Msk (0x1UL << DSI_LCCR_CMDSIZE7_Pos)#define DSI_LCCR_CMDSIZE7_Pos (7U)#define DSI_LCCR_CMDSIZE6 DSI_LCCR_CMDSIZE6_Msk#define DSI_LCCR_CMDSIZE6_Msk (0x1UL << DSI_LCCR_CMDSIZE6_Pos)#define DSI_LCCR_CMDSIZE6_Pos (6U)#define DSI_LCCR_CMDSIZE5 DSI_LCCR_CMDSIZE5_Msk#define DSI_LCCR_CMDSIZE5_Msk (0x1UL << DSI_LCCR_CMDSIZE5_Pos)#define DSI_LCCR_CMDSIZE5_Pos (5U)#define DSI_LCCR_CMDSIZE4 DSI_LCCR_CMDSIZE4_Msk#define DSI_LCCR_CMDSIZE4_Msk (0x1UL << DSI_LCCR_CMDSIZE4_Pos)#define DSI_LCCR_CMDSIZE4_Pos (4U)#define DSI_LCCR_CMDSIZE3 DSI_LCCR_CMDSIZE3_Msk#define DSI_LCCR_CMDSIZE3_Msk (0x1UL << DSI_LCCR_CMDSIZE3_Pos)#define DSI_LCCR_CMDSIZE3_Pos (3U)#define DSI_LCCR_CMDSIZE2 DSI_LCCR_CMDSIZE2_Msk#define DSI_LCCR_CMDSIZE2_Msk (0x1UL << DSI_LCCR_CMDSIZE2_Pos)#define DSI_LCCR_CMDSIZE2_Pos (2U)#define DSI_LCCR_CMDSIZE1 DSI_LCCR_CMDSIZE1_Msk#define DSI_LCCR_CMDSIZE1_Msk (0x1UL << DSI_LCCR_CMDSIZE1_Pos)#define DSI_LCCR_CMDSIZE1_Pos (1U)#define DSI_LCCR_CMDSIZE0 DSI_LCCR_CMDSIZE0_Msk#define DSI_LCCR_CMDSIZE0_Msk (0x1UL << DSI_LCCR_CMDSIZE0_Pos)#define DSI_LCCR_CMDSIZE0_Pos (0U)#define DSI_LCCR_CMDSIZE DSI_LCCR_CMDSIZE_Msk#define DSI_LCCR_CMDSIZE_Msk (0xFFFFUL << DSI_LCCR_CMDSIZE_Pos)#define DSI_LCCR_CMDSIZE_Pos (0U)#define DSI_VVACR_VA13 DSI_VVACR_VA13_Msk#define DSI_VVACR_VA13_Msk (0x1UL << DSI_VVACR_VA13_Pos)#define DSI_VVACR_VA13_Pos (13U)#define DSI_VVACR_VA12 DSI_VVACR_VA12_Msk#define DSI_VVACR_VA12_Msk (0x1UL << DSI_VVACR_VA12_Pos)#define DSI_VVACR_VA12_Pos (12U)#define DSI_VVACR_VA11 DSI_VVACR_VA11_Msk#define DSI_VVACR_VA11_Msk (0x1UL << DSI_VVACR_VA11_Pos)#define DSI_VVACR_VA11_Pos (11U)#define DSI_VVACR_VA10 DSI_VVACR_VA10_Msk#define DSI_VVACR_VA10_Msk (0x1UL << DSI_VVACR_VA10_Pos)#define DSI_VVACR_VA10_Pos (10U)#define DSI_VVACR_VA9 DSI_VVACR_VA9_Msk#define DSI_VVACR_VA9_Msk (0x1UL << DSI_VVACR_VA9_Pos)#define DSI_VVACR_VA9_Pos (9U)#define DSI_VVACR_VA8 DSI_VVACR_VA8_Msk#define DSI_VVACR_VA8_Msk (0x1UL << DSI_VVACR_VA8_Pos)#define DSI_VVACR_VA8_Pos (8U)#define DSI_VVACR_VA7 DSI_VVACR_VA7_Msk#define DSI_VVACR_VA7_Msk (0x1UL << DSI_VVACR_VA7_Pos)#define DSI_VVACR_VA7_Pos (7U)#define DSI_VVACR_VA6 DSI_VVACR_VA6_Msk#define DSI_VVACR_VA6_Msk (0x1UL << DSI_VVACR_VA6_Pos)#define DSI_VVACR_VA6_Pos (6U)#define DSI_VVACR_VA5 DSI_VVACR_VA5_Msk#define DSI_VVACR_VA5_Msk (0x1UL << DSI_VVACR_VA5_Pos)#define DSI_VVACR_VA5_Pos (5U)#define DSI_VVACR_VA4 DSI_VVACR_VA4_Msk#define DSI_VVACR_VA4_Msk (0x1UL << DSI_VVACR_VA4_Pos)#define DSI_VVACR_VA4_Pos (4U)#define DSI_VVACR_VA3 DSI_VVACR_VA3_Msk#define DSI_VVACR_VA3_Msk (0x1UL << DSI_VVACR_VA3_Pos)#define DSI_VVACR_VA3_Pos (3U)#define DSI_VVACR_VA2 DSI_VVACR_VA2_Msk#define DSI_VVACR_VA2_Msk (0x1UL << DSI_VVACR_VA2_Pos)#define DSI_VVACR_VA2_Pos (2U)#define DSI_VVACR_VA1 DSI_VVACR_VA1_Msk#define DSI_VVACR_VA1_Msk (0x1UL << DSI_VVACR_VA1_Pos)#define DSI_VVACR_VA1_Pos (1U)#define DSI_VVACR_VA0 DSI_VVACR_VA0_Msk#define DSI_VVACR_VA0_Msk (0x1UL << DSI_VVACR_VA0_Pos)#define DSI_VVACR_VA0_Pos (0U)#define DSI_VVACR_VA DSI_VVACR_VA_Msk#define DSI_VVACR_VA_Msk (0x3FFFUL << DSI_VVACR_VA_Pos)#define DSI_VVACR_VA_Pos (0U)#define DSI_VVFPCR_VFP9 DSI_VVFPCR_VFP9_Msk#define DSI_VVFPCR_VFP9_Msk (0x1UL << DSI_VVFPCR_VFP9_Pos)#define DSI_VVFPCR_VFP9_Pos (9U)#define DSI_VVFPCR_VFP8 DSI_VVFPCR_VFP8_Msk#define DSI_VVFPCR_VFP8_Msk (0x1UL << DSI_VVFPCR_VFP8_Pos)#define DSI_VVFPCR_VFP8_Pos (8U)#define DSI_VVFPCR_VFP7 DSI_VVFPCR_VFP7_Msk#define DSI_VVFPCR_VFP7_Msk (0x1UL << DSI_VVFPCR_VFP7_Pos)#define DSI_VVFPCR_VFP7_Pos (7U)#define DSI_VVFPCR_VFP6 DSI_VVFPCR_VFP6_Msk#define DSI_VVFPCR_VFP6_Msk (0x1UL << DSI_VVFPCR_VFP6_Pos)#define DSI_VVFPCR_VFP6_Pos (6U)#define DSI_VVFPCR_VFP5 DSI_VVFPCR_VFP5_Msk#define DSI_VVFPCR_VFP5_Msk (0x1UL << DSI_VVFPCR_VFP5_Pos)#define DSI_VVFPCR_VFP5_Pos (5U)#define DSI_VVFPCR_VFP4 DSI_VVFPCR_VFP4_Msk#define DSI_VVFPCR_VFP4_Msk (0x1UL << DSI_VVFPCR_VFP4_Pos)#define DSI_VVFPCR_VFP4_Pos (4U)#define DSI_VVFPCR_VFP3 DSI_VVFPCR_VFP3_Msk#define DSI_VVFPCR_VFP3_Msk (0x1UL << DSI_VVFPCR_VFP3_Pos)#define DSI_VVFPCR_VFP3_Pos (3U)#define DSI_VVFPCR_VFP2 DSI_VVFPCR_VFP2_Msk#define DSI_VVFPCR_VFP2_Msk (0x1UL << DSI_VVFPCR_VFP2_Pos)#define DSI_VVFPCR_VFP2_Pos (2U)#define DSI_VVFPCR_VFP1 DSI_VVFPCR_VFP1_Msk#define DSI_VVFPCR_VFP1_Msk (0x1UL << DSI_VVFPCR_VFP1_Pos)#define DSI_VVFPCR_VFP1_Pos (1U)#define DSI_VVFPCR_VFP0 DSI_VVFPCR_VFP0_Msk#define DSI_VVFPCR_VFP0_Msk (0x1UL << DSI_VVFPCR_VFP0_Pos)#define DSI_VVFPCR_VFP0_Pos (0U)#define DSI_VVFPCR_VFP DSI_VVFPCR_VFP_Msk#define DSI_VVFPCR_VFP_Msk (0x3FFUL << DSI_VVFPCR_VFP_Pos)#define DSI_VVFPCR_VFP_Pos (0U)#define DSI_VVBPCR_VBP9 DSI_VVBPCR_VBP9_Msk#define DSI_VVBPCR_VBP9_Msk (0x1UL << DSI_VVBPCR_VBP9_Pos)#define DSI_VVBPCR_VBP9_Pos (9U)#define DSI_VVBPCR_VBP8 DSI_VVBPCR_VBP8_Msk#define DSI_VVBPCR_VBP8_Msk (0x1UL << DSI_VVBPCR_VBP8_Pos)#define DSI_VVBPCR_VBP8_Pos (8U)#define DSI_VVBPCR_VBP7 DSI_VVBPCR_VBP7_Msk#define DSI_VVBPCR_VBP7_Msk (0x1UL << DSI_VVBPCR_VBP7_Pos)#define DSI_VVBPCR_VBP7_Pos (7U)#define DSI_VVBPCR_VBP6 DSI_VVBPCR_VBP6_Msk#define DSI_VVBPCR_VBP6_Msk (0x1UL << DSI_VVBPCR_VBP6_Pos)#define DSI_VVBPCR_VBP6_Pos (6U)#define DSI_VVBPCR_VBP5 DSI_VVBPCR_VBP5_Msk#define DSI_VVBPCR_VBP5_Msk (0x1UL << DSI_VVBPCR_VBP5_Pos)#define DSI_VVBPCR_VBP5_Pos (5U)#define DSI_VVBPCR_VBP4 DSI_VVBPCR_VBP4_Msk#define DSI_VVBPCR_VBP4_Msk (0x1UL << DSI_VVBPCR_VBP4_Pos)#define DSI_VVBPCR_VBP4_Pos (4U)#define DSI_VVBPCR_VBP3 DSI_VVBPCR_VBP3_Msk#define DSI_VVBPCR_VBP3_Msk (0x1UL << DSI_VVBPCR_VBP3_Pos)#define DSI_VVBPCR_VBP3_Pos (3U)#define DSI_VVBPCR_VBP2 DSI_VVBPCR_VBP2_Msk#define DSI_VVBPCR_VBP2_Msk (0x1UL << DSI_VVBPCR_VBP2_Pos)#define DSI_VVBPCR_VBP2_Pos (2U)#define DSI_VVBPCR_VBP1 DSI_VVBPCR_VBP1_Msk#define DSI_VVBPCR_VBP1_Msk (0x1UL << DSI_VVBPCR_VBP1_Pos)#define DSI_VVBPCR_VBP1_Pos (1U)#define DSI_VVBPCR_VBP0 DSI_VVBPCR_VBP0_Msk#define DSI_VVBPCR_VBP0_Msk (0x1UL << DSI_VVBPCR_VBP0_Pos)#define DSI_VVBPCR_VBP0_Pos (0U)#define DSI_VVBPCR_VBP DSI_VVBPCR_VBP_Msk#define DSI_VVBPCR_VBP_Msk (0x3FFUL << DSI_VVBPCR_VBP_Pos)#define DSI_VVBPCR_VBP_Pos (0U)#define DSI_VVSACR_VSA9 DSI_VVSACR_VSA9_Msk#define DSI_VVSACR_VSA9_Msk (0x1UL << DSI_VVSACR_VSA9_Pos)#define DSI_VVSACR_VSA9_Pos (9U)#define DSI_VVSACR_VSA8 DSI_VVSACR_VSA8_Msk#define DSI_VVSACR_VSA8_Msk (0x1UL << DSI_VVSACR_VSA8_Pos)#define DSI_VVSACR_VSA8_Pos (8U)#define DSI_VVSACR_VSA7 DSI_VVSACR_VSA7_Msk#define DSI_VVSACR_VSA7_Msk (0x1UL << DSI_VVSACR_VSA7_Pos)#define DSI_VVSACR_VSA7_Pos (7U)#define DSI_VVSACR_VSA6 DSI_VVSACR_VSA6_Msk#define DSI_VVSACR_VSA6_Msk (0x1UL << DSI_VVSACR_VSA6_Pos)#define DSI_VVSACR_VSA6_Pos (6U)#define DSI_VVSACR_VSA5 DSI_VVSACR_VSA5_Msk#define DSI_VVSACR_VSA5_Msk (0x1UL << DSI_VVSACR_VSA5_Pos)#define DSI_VVSACR_VSA5_Pos (5U)#define DSI_VVSACR_VSA4 DSI_VVSACR_VSA4_Msk#define DSI_VVSACR_VSA4_Msk (0x1UL << DSI_VVSACR_VSA4_Pos)#define DSI_VVSACR_VSA4_Pos (4U)#define DSI_VVSACR_VSA3 DSI_VVSACR_VSA3_Msk#define DSI_VVSACR_VSA3_Msk (0x1UL << DSI_VVSACR_VSA3_Pos)#define DSI_VVSACR_VSA3_Pos (3U)#define DSI_VVSACR_VSA2 DSI_VVSACR_VSA2_Msk#define DSI_VVSACR_VSA2_Msk (0x1UL << DSI_VVSACR_VSA2_Pos)#define DSI_VVSACR_VSA2_Pos (2U)#define DSI_VVSACR_VSA1 DSI_VVSACR_VSA1_Msk#define DSI_VVSACR_VSA1_Msk (0x1UL << DSI_VVSACR_VSA1_Pos)#define DSI_VVSACR_VSA1_Pos (1U)#define DSI_VVSACR_VSA0 DSI_VVSACR_VSA0_Msk#define DSI_VVSACR_VSA0_Msk (0x1UL << DSI_VVSACR_VSA0_Pos)#define DSI_VVSACR_VSA0_Pos (0U)#define DSI_VVSACR_VSA DSI_VVSACR_VSA_Msk#define DSI_VVSACR_VSA_Msk (0x3FFUL << DSI_VVSACR_VSA_Pos)#define DSI_VVSACR_VSA_Pos (0U)#define DSI_VLCR_HLINE14 DSI_VLCR_HLINE14_Msk#define DSI_VLCR_HLINE14_Msk (0x1UL << DSI_VLCR_HLINE14_Pos)#define DSI_VLCR_HLINE14_Pos (14U)#define DSI_VLCR_HLINE13 DSI_VLCR_HLINE13_Msk#define DSI_VLCR_HLINE13_Msk (0x1UL << DSI_VLCR_HLINE13_Pos)#define DSI_VLCR_HLINE13_Pos (13U)#define DSI_VLCR_HLINE12 DSI_VLCR_HLINE12_Msk#define ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk#define ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos)#define ETH_DMAIER_RBUIE_Pos (7U)#define ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk#define ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos)#define ETH_DMAIER_RPSIE_Pos (8U)#define ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk#define ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos)#define ETH_DMAIER_RWTIE_Pos (9U)#define ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk#define ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos)#define ETH_DMAIER_ETIE_Pos (10U)#define ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk#define ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos)#define ETH_DMAIER_FBEIE_Pos (13U)#define ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk#define ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos)#define ETH_DMAIER_ERIE_Pos (14U)#define ETH_DMAIER_AISE ETH_DMAIER_AISE_Msk#define ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos)#define ETH_DMAIER_AISE_Pos (15U)#define ETH_DMAIER_NISE ETH_DMAIER_NISE_Msk#define ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos)#define ETH_DMAIER_NISE_Pos (16U)#define ETH_DMAOMR_SR ETH_DMAOMR_SR_Msk#define ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos)#define ETH_DMAOMR_SR_Pos (1U)#define ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk#define ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos)#define ETH_DMAOMR_OSF_Pos (2U)#define ETH_DMAOMR_RTC_128Bytes 0x00000018U#define ETH_DMAOMR_RTC_96Bytes 0x00000010U#define ETH_DMAOMR_RTC_32Bytes 0x00000008U#define ETH_DMAOMR_RTC_64Bytes 0x00000000U#define ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk#define ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos)#define ETH_DMAOMR_RTC_Pos (3U)#define ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk#define ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos)#define ETH_DMAOMR_FUGF_Pos (6U)#define ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk#define ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos)#define ETH_DMAOMR_FEF_Pos (7U)#define ETH_DMAOMR_ST ETH_DMAOMR_ST_Msk#define ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos)#define ETH_DMAOMR_ST_Pos (13U)#define ETH_DMAOMR_TTC_16Bytes 0x0001C000U#define ETH_DMAOMR_TTC_24Bytes 0x00018000U#define ETH_DMAOMR_TTC_32Bytes 0x00014000U#define ETH_DMAOMR_TTC_40Bytes 0x00010000U#define ETH_DMAOMR_TTC_256Bytes 0x0000C000U#define ETH_DMAOMR_TTC_192Bytes 0x00008000U#define ETH_DMAOMR_TTC_128Bytes 0x00004000U#define ETH_DMAOMR_TTC_64Bytes 0x00000000U#define ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk#define ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos)#define ETH_DMAOMR_TTC_Pos (14U)#define ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk#define ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos)#define ETH_DMAOMR_FTF_Pos (20U)#define ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk#define ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos)#define ETH_DMAOMR_TSF_Pos (21U)#define ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk#define ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos)#define ETH_DMAOMR_DFRF_Pos (24U)#define ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk#define ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos)#define ETH_DMAOMR_RSF_Pos (25U)#define ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk#define ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos)#define ETH_DMAOMR_DTCEFD_Pos (26U)#define ETH_DMASR_TS ETH_DMASR_TS_Msk#define ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos)#define ETH_DMASR_TS_Pos (0U)#define ETH_DMASR_TPSS ETH_DMASR_TPSS_Msk#define ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos)#define ETH_DMASR_TPSS_Pos (1U)#define ETH_DMASR_TBUS ETH_DMASR_TBUS_Msk#define ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos)#define ETH_DMASR_TBUS_Pos (2U)#define ETH_DMASR_TJTS ETH_DMASR_TJTS_Msk#define ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos)#define ETH_DMASR_TJTS_Pos (3U)#define ETH_DMASR_ROS ETH_DMASR_ROS_Msk#define ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos)#define ETH_DMASR_ROS_Pos (4U)#define ETH_DMASR_TUS ETH_DMASR_TUS_Msk#define ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos)#define ETH_DMASR_TUS_Pos (5U)#define ETH_DMASR_RS ETH_DMASR_RS_Msk#define ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos)#define ETH_DMASR_RS_Pos (6U)#define ETH_DMASR_RBUS ETH_DMASR_RBUS_Msk#define ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos)#define ETH_DMASR_RBUS_Pos (7U)#define ETH_DMASR_RPSS ETH_DMASR_RPSS_Msk#define ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos)#define ETH_DMASR_RPSS_Pos (8U)#define ETH_DMASR_RWTS ETH_DMASR_RWTS_Msk#define ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos)#define ETH_DMASR_RWTS_Pos (9U)#define ETH_DMASR_ETS ETH_DMASR_ETS_Msk#define ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos)#define ETH_DMASR_ETS_Pos (10U)#define ETH_DMASR_FBES ETH_DMASR_FBES_Msk#define ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos)#define ETH_DMASR_FBES_Pos (13U)#define ETH_DMASR_ERS ETH_DMASR_ERS_Msk#define ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos)#define ETH_DMASR_ERS_Pos (14U)#define ETH_DMASR_AIS ETH_DMASR_AIS_Msk#define ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos)#define ETH_DMASR_AIS_Pos (15U)#define ETH_DMASR_NIS ETH_DMASR_NIS_Msk#define ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos)#define ETH_DMASR_NIS_Pos (16U)#define ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk#define ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos)#define ETH_DMASR_RPS_Queuing_Pos (17U)#define ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk#define ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos)#define ETH_DMASR_RPS_Closing_Pos (17U)#define ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk#define ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos)#define ETH_DMASR_RPS_Suspended_Pos (19U)#define ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk#define ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos)#define ETH_DMASR_RPS_Waiting_Pos (17U)#define ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk#define ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos)#define ETH_DMASR_RPS_Fetching_Pos (17U)#define ETH_DMASR_RPS_Stopped 0x00000000U#define ETH_DMASR_RPS ETH_DMASR_RPS_Msk#define ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos)#define ETH_DMASR_RPS_Pos (17U)#define ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk#define ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos)#define ETH_DMASR_TPS_Closing_Pos (20U)#define ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk#define ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos)#define ETH_DMASR_TPS_Suspended_Pos (21U)#define ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk#define ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos)#define ETH_DMASR_TPS_Reading_Pos (20U)#define ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk#define ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos)#define ETH_DMASR_TPS_Waiting_Pos (21U)#define ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk#define ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos)#define ETH_DMASR_TPS_Fetching_Pos (20U)#define ETH_DMASR_TPS_Stopped 0x00000000U#define ETH_DMASR_TPS ETH_DMASR_TPS_Msk#define ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos)#define ETH_DMASR_TPS_Pos (20U)#define ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk#define ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)#define ETH_DMASR_EBS_DataTransfTx_Pos (23U)#define ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk#define ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)#define ETH_DMASR_EBS_ReadTransf_Pos (24U)#define ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk#define ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)#define ETH_DMASR_EBS_DescAccess_Pos (25U)#define ETH_DMASR_EBS ETH_DMASR_EBS_Msk#define ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos)#define ETH_DMASR_EBS_Pos (23U)#define ETH_DMASR_MMCS ETH_DMASR_MMCS_Msk#define ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos)#define ETH_DMASR_MMCS_Pos (27U)#define ETH_DMASR_PMTS ETH_DMASR_PMTS_Msk#define ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos)#define ETH_DMASR_PMTS_Pos (28U)#define ETH_DMASR_TSTS ETH_DMASR_TSTS_Msk#define ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos)#define ETH_DMASR_TSTS_Pos (29U)#define ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk#define ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)#define ETH_DMATDLAR_STL_Pos (0U)#define ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk#define ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)#define ETH_DMARDLAR_SRL_Pos (0U)#define ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk#define ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)#define ETH_DMARPDR_RPD_Pos (0U)#define ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk#define ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)#define ETH_DMATPDR_TPD_Pos (0U)#define ETH_DMABMR_SR ETH_DMABMR_SR_Msk#define ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos)#define ETH_DMABMR_SR_Pos (0U)#define ETH_DMABMR_DA ETH_DMABMR_DA_Msk#define ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos)#define ETH_DMABMR_DA_Pos (1U)#define ETH_DMABMR_DSL ETH_DMABMR_DSL_Msk#define ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos)#define ETH_DMABMR_DSL_Pos (2U)#define ETH_DMABMR_EDE ETH_DMABMR_EDE_Msk#define ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos)#define ETH_DMABMR_EDE_Pos (7U)#define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U#define ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U#define ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U#define ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U#define ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U#define ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U#define ETH_DMABMR_PBL_32Beat 0x00002000U#define ETH_DMABMR_PBL_16Beat 0x00001000U#define ETH_DMABMR_PBL_8Beat 0x00000800U#define ETH_DMABMR_PBL_4Beat 0x00000400U#define ETH_DMABMR_PBL_2Beat 0x00000200U#define ETH_DMABMR_PBL_1Beat 0x00000100U#define ETH_DMABMR_PBL ETH_DMABMR_PBL_Msk#define ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos)#define ETH_DMABMR_PBL_Pos (8U)#define ETH_DMABMR_RTPR_4_1 0x0000C000U#define ETH_DMABMR_RTPR_3_1 0x00008000U#define ETH_DMABMR_RTPR_2_1 0x00004000U#define ETH_DMABMR_RTPR_1_1 0x00000000U#define ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk#define ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos)#define ETH_DMABMR_RTPR_Pos (14U)#define ETH_DMABMR_FB ETH_DMABMR_FB_Msk#define ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos)#define ETH_DMABMR_FB_Pos (16U)#define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U#define ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U#define ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U#define ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U#define ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U#define ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U#define ETH_DMABMR_RDP_32Beat 0x00400000U#define ETH_DMABMR_RDP_16Beat 0x00200000U#define ETH_DMABMR_RDP_8Beat 0x00100000U#define ETH_DMABMR_RDP_4Beat 0x00080000U#define ETH_DMABMR_RDP_2Beat 0x00040000U#define ETH_DMABMR_RDP_1Beat 0x00020000U#define ETH_DMABMR_RDP ETH_DMABMR_RDP_Msk#define ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos)#define ETH_DMABMR_RDP_Pos (17U)#define ETH_DMABMR_USP ETH_DMABMR_USP_Msk#define ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos)#define ETH_DMABMR_USP_Pos (23U)#define ETH_DMABMR_FPM ETH_DMABMR_FPM_Msk#define ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos)#define ETH_DMABMR_FPM_Pos (24U)#define ETH_DMABMR_AAB ETH_DMABMR_AAB_Msk#define ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos)#define ETH_DMABMR_AAB_Pos (25U)#define ETH_DMABMR_MB ETH_DMABMR_MB_Msk#define ETH_DMABMR_MB_Msk (0x1UL << ETH_DMABMR_MB_Pos)#define ETH_DMABMR_MB_Pos (26U)#define ETH_PTPPPSCR_PPSFREQ ETH_PTPPPSCR_PPSFREQ_Msk#define ETH_PTPPPSCR_PPSFREQ_Msk (0x0FUL << ETH_PTPPPSCR_PPSFREQ_Pos)#define ETH_PTPPPSCR_PPSFREQ_Pos (0U)#define ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk#define ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos)#define ETH_PTPTSSR_TSSO_Pos (4U)#define ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk#define ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos)#define ETH_PTPTSSR_TSTTR_Pos (5U)#define ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk#define ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)#define ETH_PTPTTLR_TTSL_Pos (0U)#define ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk#define ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)#define ETH_PTPTTHR_TTSH_Pos (0U)#define ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk#define ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)#define ETH_PTPTSAR_TSA_Pos (0U)#define ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk#define ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)#define ETH_PTPTSLUR_TSUSS_Pos (0U)#define ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk#define ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)#define ETH_PTPTSLUR_TSUPNS_Pos (31U)#define ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk#define ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)#define ETH_PTPTSHUR_TSUS_Pos (0U)#define ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk#define ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)#define ETH_PTPTSLR_STSS_Pos (0U)#define ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk#define ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos)#define ETH_PTPTSLR_STPNS_Pos (31U)#define ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk#define ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)#define ETH_PTPTSHR_STS_Pos (0U)#define ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk#define ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos)#define ETH_PTPSSIR_STSSI_Pos (0U)#define ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk#define ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos)#define ETH_PTPTSCR_TSE_Pos (0U)#define ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk#define ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos)#define ETH_PTPTSCR_TSFCU_Pos (1U)#define ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk#define ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos)#define ETH_PTPTSCR_TSSTI_Pos (2U)#define ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk#define ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos)#define ETH_PTPTSCR_TSSTU_Pos (3U)#define ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk#define ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos)#define ETH_PTPTSCR_TSITE_Pos (4U)#define ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk#define ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos)#define ETH_PTPTSCR_TSARU_Pos (5U)#define ETH_PTPTSCR_TSSARFE ETH_PTPTSCR_TSSARFE_Msk#define ETH_PTPTSCR_TSSARFE_Msk (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)#define ETH_PTPTSCR_TSSARFE_Pos (8U)#define ETH_PTPTSCR_TSSSR ETH_PTPTSCR_TSSSR_Msk#define ETH_PTPTSCR_TSSSR_Msk (0x1UL << ETH_PTPTSCR_TSSSR_Pos)#define ETH_PTPTSCR_TSSSR_Pos (9U)#define ETH_PTPTSCR_TSPTPPSV2E ETH_PTPTSCR_TSPTPPSV2E_Msk#define ETH_PTPTSCR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)#define ETH_PTPTSCR_TSPTPPSV2E_Pos (10U)#define ETH_PTPTSCR_TSSPTPOEFE ETH_PTPTSCR_TSSPTPOEFE_Msk#define ETH_PTPTSCR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)#define ETH_PTPTSCR_TSSPTPOEFE_Pos (11U)#define ETH_PTPTSCR_TSSIPV6FE ETH_PTPTSCR_TSSIPV6FE_Msk#define ETH_PTPTSCR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)#define ETH_PTPTSCR_TSSIPV6FE_Pos (12U)#define ETH_PTPTSCR_TSSIPV4FE ETH_PTPTSCR_TSSIPV4FE_Msk#define ETH_PTPTSCR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)#define ETH_PTPTSCR_TSSIPV4FE_Pos (13U)#define ETH_PTPTSCR_TSSEME ETH_PTPTSCR_TSSEME_Msk#define ETH_PTPTSCR_TSSEME_Msk (0x1UL << ETH_PTPTSCR_TSSEME_Pos)#define ETH_PTPTSCR_TSSEME_Pos (14U)#define ETH_PTPTSCR_TSSMRME ETH_PTPTSCR_TSSMRME_Msk#define ETH_PTPTSCR_TSSMRME_Msk (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)#define ETH_PTPTSCR_TSSMRME_Pos (15U)#define ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk#define ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos)#define ETH_PTPTSCR_TSCNT_Pos (16U)#define ETH_PTPTSCR_TSPFFMAE ETH_PTPTSCR_TSPFFMAE_Msk#define ETH_PTPTSCR_TSPFFMAE_Msk (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)#define ETH_PTPTSCR_TSPFFMAE_Pos (18U)#define ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk#define ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)#define ETH_MMCRGUFCR_RGUFC_Pos (0U)#define ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk#define ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)#define ETH_MMCRFAECR_RFAEC_Pos (0U)#define ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk#define ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)#define ETH_MMCRFCECR_RFCEC_Pos (0U)#define ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk#define ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)#define ETH_MMCTGFCR_TGFC_Pos (0U)#define ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk#define ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)#define ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U)#define ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk#define ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)#define ETH_MMCTGFSCCR_TGFSCC_Pos (0U)#define ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk#define ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)#define ETH_MMCTIMR_TGFSCM_Pos (14U)#define ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk#define ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)#define ETH_MMCTIMR_TGFMSCM_Pos (15U)#define ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk#define ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos)#define ETH_MMCTIMR_TGFM_Pos (21U)#define ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk#define ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos)#define ETH_MMCRIMR_RFCEM_Pos (5U)#define ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk#define ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos)#define ETH_MMCRIMR_RFAEM_Pos (6U)#define ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk#define ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos)#define ETH_MMCRIMR_RGUFM_Pos (17U)#define ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk#define ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos)#define ETH_MMCTIR_TGFSCS_Pos (14U)#define ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk#define ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)#define ETH_MMCTIR_TGFMSCS_Pos (15U)#define ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk#define ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos)#define ETH_MMCTIR_TGFS_Pos (21U)#define ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk#define ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos)#define ETH_MMCRIR_RFCES_Pos (5U)#define ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk#define ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos)#define ETH_MMCRIR_RFAES_Pos (6U)#define ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk#define ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos)#define ETH_MMCRIR_RGUFS_Pos (17U)#define ETH_MMCCR_CR ETH_MMCCR_CR_Msk#define ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos)#define ETH_MMCCR_CR_Pos (0U)#define ETH_MMCCR_CSR ETH_MMCCR_CSR_Msk#define ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos)#define ETH_MMCCR_CSR_Pos (1U)#define ETH_MMCCR_ROR ETH_MMCCR_ROR_Msk#define ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos)#define ETH_MMCCR_ROR_Pos (2U)#define ETH_MMCCR_MCF ETH_MMCCR_MCF_Msk#define ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos)#define ETH_MMCCR_MCF_Pos (3U)#define ETH_MMCCR_MCP ETH_MMCCR_MCP_Msk#define ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos)#define ETH_MMCCR_MCP_Pos (4U)#define ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk#define ETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos)#define ETH_MMCCR_MCFHP_Pos (5U)#define ETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk#define ETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)#define ETH_MACA3LR_MACA3L_Pos (0U)#define ETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk#define ETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)#define ETH_MACA3HR_MACA3H_Pos (0U)#define ETH_MACA3HR_MBC_LBits7_0 0x01000000U#define ETH_MACA3HR_MBC_LBits15_8 0x02000000U#define ETH_MACA3HR_MBC_LBits23_16 0x04000000U#define ETH_MACA3HR_MBC_LBits31_24 0x08000000U#define ETH_MACA3HR_MBC_HBits7_0 0x10000000U#define ETH_MACA3HR_MBC_HBits15_8 0x20000000U#define ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk#define ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos)#define ETH_MACA3HR_MBC_Pos (24U)#define ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk#define ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos)#define ETH_MACA3HR_SA_Pos (30U)#define ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk#define ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos)#define ETH_MACA3HR_AE_Pos (31U)#define ETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk#define ETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)#define ETH_MACA2LR_MACA2L_Pos (0U)#define ETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk#define ETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)#define ETH_MACA2HR_MACA2H_Pos (0U)#define ETH_MACA2HR_MBC_LBits7_0 0x01000000U#define ETH_MACA2HR_MBC_LBits15_8 0x02000000U#define ETH_MACA2HR_MBC_LBits23_16 0x04000000U#define ETH_MACA2HR_MBC_LBits31_24 0x08000000U#define ETH_MACA2HR_MBC_HBits7_0 0x10000000U#define ETH_MACA2HR_MBC_HBits15_8 0x20000000U#define ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk#define ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos)#define ETH_MACA2HR_MBC_Pos (24U)#define ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk#define ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos)#define ETH_MACA2HR_SA_Pos (30U)#define ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk#define ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos)#define ETH_MACA2HR_AE_Pos (31U)#define ETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk#define ETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)#define ETH_MACA1LR_MACA1L_Pos (0U)#define ETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk#define ETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)#define ETH_MACA1HR_MACA1H_Pos (0U)#define ETH_MACA1HR_MBC_LBits7_0 0x01000000U#define ETH_MACA1HR_MBC_LBits15_8 0x02000000U#define ETH_MACA1HR_MBC_LBits23_16 0x04000000U#define ETH_MACA1HR_MBC_LBits31_24 0x08000000U#define ETH_MACA1HR_MBC_HBits7_0 0x10000000U#define ETH_MACA1HR_MBC_HBits15_8 0x20000000U#define ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk#define ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos)#define ETH_MACA1HR_MBC_Pos (24U)#define ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk#define ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos)#define ETH_MACA1HR_SA_Pos (30U)#define ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk#define ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos)#define ETH_MACA1HR_AE_Pos (31U)#define ETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk#define ETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)#define ETH_MACA0LR_MACA0L_Pos (0U)#define ETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk#define ETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)#define ETH_MACA0HR_MACA0H_Pos (0U)#define ETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk#define ETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos)#define ETH_MACIMR_PMTIM_Pos (3U)#define ETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk#define ETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos)#define ETH_MACIMR_TSTIM_Pos (9U)#define ETH_MACSR_PMTS ETH_MACSR_PMTS_Msk#define ETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos)#define ETH_MACSR_PMTS_Pos (3U)#define ETH_MACSR_MMCS ETH_MACSR_MMCS_Msk#define ETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos)#define ETH_MACSR_MMCS_Pos (4U)#define ETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk#define ETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos)#define ETH_MACSR_MMMCRS_Pos (5U)#define ETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk#define ETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos)#define ETH_MACSR_MMCTS_Pos (6U)#define ETH_MACSR_TSTS ETH_MACSR_TSTS_Msk#define ETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos)#define DSI_PCONFR_SW_TIME3_Pos (11U)#define DSI_PCONFR_SW_TIME2 DSI_PCONFR_SW_TIME2_Msk#define DSI_PCONFR_SW_TIME2_Msk (0x1UL << DSI_PCONFR_SW_TIME2_Pos)#define DSI_PCONFR_SW_TIME2_Pos (10U)#define DSI_PCONFR_SW_TIME1 DSI_PCONFR_SW_TIME1_Msk#define DSI_PCONFR_SW_TIME1_Msk (0x1UL << DSI_PCONFR_SW_TIME1_Pos)#define DSI_PCONFR_SW_TIME1_Pos (9U)#define DSI_PCONFR_SW_TIME0 DSI_PCONFR_SW_TIME0_Msk#define DSI_PCONFR_SW_TIME0_Msk (0x1UL << DSI_PCONFR_SW_TIME0_Pos)#define DSI_PCONFR_SW_TIME0_Pos (8U)#define DSI_PCONFR_SW_TIME DSI_PCONFR_SW_TIME_Msk#define DSI_PCONFR_SW_TIME_Msk (0xFFUL << DSI_PCONFR_SW_TIME_Pos)#define DSI_PCONFR_SW_TIME_Pos (8U)#define DSI_PCONFR_NL1 DSI_PCONFR_NL1_Msk#define DSI_PCONFR_NL1_Msk (0x1UL << DSI_PCONFR_NL1_Pos)#define DSI_PCONFR_NL1_Pos (1U)#define DSI_PCONFR_NL0 DSI_PCONFR_NL0_Msk#define DSI_PCONFR_NL0_Msk (0x1UL << DSI_PCONFR_NL0_Pos)#define DSI_PCONFR_NL0_Pos (0U)#define DSI_PCONFR_NL DSI_PCONFR_NL_Msk#define DSI_PCONFR_NL_Msk (0x3UL << DSI_PCONFR_NL_Pos)#define DSI_PCONFR_NL_Pos (0U)#define DSI_PCTLR_CKE DSI_PCTLR_CKE_Msk#define DSI_PCTLR_CKE_Msk (0x1UL << DSI_PCTLR_CKE_Pos)#define DSI_PCTLR_CKE_Pos (2U)#define DSI_PCTLR_DEN DSI_PCTLR_DEN_Msk#define DSI_PCTLR_DEN_Msk (0x1UL << DSI_PCTLR_DEN_Pos)#define DSI_PCTLR_DEN_Pos (1U)#define DSI_DLTCR_HS2LP_TIME7 DSI_DLTCR_HS2LP_TIME7_Msk#define DSI_DLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME7_Pos)#define DSI_DLTCR_HS2LP_TIME7_Pos (31U)#define DSI_DLTCR_HS2LP_TIME6 DSI_DLTCR_HS2LP_TIME6_Msk#define DSI_DLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME6_Pos)#define DSI_DLTCR_HS2LP_TIME6_Pos (30U)#define DSI_DLTCR_HS2LP_TIME5 DSI_DLTCR_HS2LP_TIME5_Msk#define DSI_DLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME5_Pos)#define DSI_DLTCR_HS2LP_TIME5_Pos (29U)#define DSI_DLTCR_HS2LP_TIME4 DSI_DLTCR_HS2LP_TIME4_Msk#define DSI_DLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME4_Pos)#define DSI_DLTCR_HS2LP_TIME4_Pos (28U)#define DSI_DLTCR_HS2LP_TIME3 DSI_DLTCR_HS2LP_TIME3_Msk#define DSI_DLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME3_Pos)#define DSI_DLTCR_HS2LP_TIME3_Pos (27U)#define DSI_DLTCR_HS2LP_TIME2 DSI_DLTCR_HS2LP_TIME2_Msk#define DSI_DLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME2_Pos)#define DSI_DLTCR_HS2LP_TIME2_Pos (26U)#define DSI_DLTCR_HS2LP_TIME1 DSI_DLTCR_HS2LP_TIME1_Msk#define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos)#define DSI_DLTCR_HS2LP_TIME1_Pos (25U)#define DSI_DLTCR_HS2LP_TIME0 DSI_DLTCR_HS2LP_TIME0_Msk#define DSI_DLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME0_Pos)#define DSI_DLTCR_HS2LP_TIME0_Pos (24U)#define DSI_DLTCR_HS2LP_TIME DSI_DLTCR_HS2LP_TIME_Msk#define DSI_DLTCR_HS2LP_TIME_Msk (0xFFUL << DSI_DLTCR_HS2LP_TIME_Pos)#define DSI_DLTCR_HS2LP_TIME_Pos (24U)#define DSI_DLTCR_LP2HS_TIME7 DSI_DLTCR_LP2HS_TIME7_Msk#define DSI_DLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME7_Pos)#define DSI_DLTCR_LP2HS_TIME7_Pos (23U)#define DSI_DLTCR_LP2HS_TIME6 DSI_DLTCR_LP2HS_TIME6_Msk#define DSI_DLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME6_Pos)#define DSI_DLTCR_LP2HS_TIME6_Pos (22U)#define DSI_DLTCR_LP2HS_TIME5 DSI_DLTCR_LP2HS_TIME5_Msk#define DSI_DLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME5_Pos)#define DSI_DLTCR_LP2HS_TIME5_Pos (21U)#define DSI_DLTCR_LP2HS_TIME4 DSI_DLTCR_LP2HS_TIME4_Msk#define DSI_DLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME4_Pos)#define DSI_DLTCR_LP2HS_TIME4_Pos (20U)#define DSI_DLTCR_LP2HS_TIME3 DSI_DLTCR_LP2HS_TIME3_Msk#define DSI_DLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME3_Pos)#define DSI_DLTCR_LP2HS_TIME3_Pos (19U)#define DSI_DLTCR_LP2HS_TIME2 DSI_DLTCR_LP2HS_TIME2_Msk#define DSI_DLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME2_Pos)#define DSI_DLTCR_LP2HS_TIME2_Pos (18U)#define DSI_DLTCR_LP2HS_TIME1 DSI_DLTCR_LP2HS_TIME1_Msk#define DSI_DLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME1_Pos)#define DSI_DLTCR_LP2HS_TIME1_Pos (17U)#define DSI_DLTCR_LP2HS_TIME0 DSI_DLTCR_LP2HS_TIME0_Msk#define DSI_DLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME0_Pos)#define DSI_DLTCR_LP2HS_TIME0_Pos (16U)#define DSI_DLTCR_LP2HS_TIME DSI_DLTCR_LP2HS_TIME_Msk#define DSI_DLTCR_LP2HS_TIME_Msk (0xFFUL << DSI_DLTCR_LP2HS_TIME_Pos)#define DSI_DLTCR_LP2HS_TIME_Pos (16U)#define DSI_DLTCR_MRD_TIME14 DSI_DLTCR_MRD_TIME14_Msk#define DSI_DLTCR_MRD_TIME14_Msk (0x1UL << DSI_DLTCR_MRD_TIME14_Pos)#define DSI_DLTCR_MRD_TIME14_Pos (14U)#define DSI_DLTCR_MRD_TIME13 DSI_DLTCR_MRD_TIME13_Msk#define DSI_DLTCR_MRD_TIME13_Msk (0x1UL << DSI_DLTCR_MRD_TIME13_Pos)#define DSI_DLTCR_MRD_TIME13_Pos (13U)#define DSI_DLTCR_MRD_TIME12 DSI_DLTCR_MRD_TIME12_Msk#define DSI_DLTCR_MRD_TIME12_Msk (0x1UL << DSI_DLTCR_MRD_TIME12_Pos)#define DSI_DLTCR_MRD_TIME12_Pos (12U)#define DSI_DLTCR_MRD_TIME11 DSI_DLTCR_MRD_TIME11_Msk#define DSI_DLTCR_MRD_TIME11_Msk (0x1UL << DSI_DLTCR_MRD_TIME11_Pos)#define DSI_DLTCR_MRD_TIME11_Pos (11U)#define DSI_DLTCR_MRD_TIME10 DSI_DLTCR_MRD_TIME10_Msk#define DSI_DLTCR_MRD_TIME10_Msk (0x1UL << DSI_DLTCR_MRD_TIME10_Pos)#define DSI_DLTCR_MRD_TIME10_Pos (10U)#define DSI_DLTCR_MRD_TIME9 DSI_DLTCR_MRD_TIME9_Msk#define DSI_DLTCR_MRD_TIME9_Msk (0x1UL << DSI_DLTCR_MRD_TIME9_Pos)#define DSI_DLTCR_MRD_TIME9_Pos (9U)#define DSI_DLTCR_MRD_TIME8 DSI_DLTCR_MRD_TIME8_Msk#define DSI_DLTCR_MRD_TIME8_Msk (0x1UL << DSI_DLTCR_MRD_TIME8_Pos)#define DSI_DLTCR_MRD_TIME8_Pos (8U)#define DSI_DLTCR_MRD_TIME7 DSI_DLTCR_MRD_TIME7_Msk#define DSI_DLTCR_MRD_TIME7_Msk (0x1UL << DSI_DLTCR_MRD_TIME7_Pos)#define DSI_DLTCR_MRD_TIME7_Pos (7U)#define DSI_DLTCR_MRD_TIME6 DSI_DLTCR_MRD_TIME6_Msk#define DSI_DLTCR_MRD_TIME6_Msk (0x1UL << DSI_DLTCR_MRD_TIME6_Pos)#define DSI_DLTCR_MRD_TIME6_Pos (6U)#define DSI_DLTCR_MRD_TIME5 DSI_DLTCR_MRD_TIME5_Msk#define DSI_DLTCR_MRD_TIME5_Msk (0x1UL << DSI_DLTCR_MRD_TIME5_Pos)#define DSI_DLTCR_MRD_TIME5_Pos (5U)#define DSI_DLTCR_MRD_TIME4 DSI_DLTCR_MRD_TIME4_Msk#define DSI_DLTCR_MRD_TIME4_Msk (0x1UL << DSI_DLTCR_MRD_TIME4_Pos)#define DSI_DLTCR_MRD_TIME4_Pos (4U)#define DSI_DLTCR_MRD_TIME3 DSI_DLTCR_MRD_TIME3_Msk#define DSI_DLTCR_MRD_TIME3_Msk (0x1UL << DSI_DLTCR_MRD_TIME3_Pos)#define DSI_DLTCR_MRD_TIME3_Pos (3U)#define DSI_DLTCR_MRD_TIME2 DSI_DLTCR_MRD_TIME2_Msk#define DSI_DLTCR_MRD_TIME2_Msk (0x1UL << DSI_DLTCR_MRD_TIME2_Pos)#define DSI_DLTCR_MRD_TIME2_Pos (2U)#define DSI_DLTCR_MRD_TIME1 DSI_DLTCR_MRD_TIME1_Msk#define DSI_DLTCR_MRD_TIME1_Msk (0x1UL << DSI_DLTCR_MRD_TIME1_Pos)#define DSI_DLTCR_MRD_TIME1_Pos (1U)#define DSI_DLTCR_MRD_TIME0 DSI_DLTCR_MRD_TIME0_Msk#define DSI_DLTCR_MRD_TIME0_Msk (0x1UL << DSI_DLTCR_MRD_TIME0_Pos)#define DSI_DLTCR_MRD_TIME0_Pos (0U)#define DSI_DLTCR_MRD_TIME DSI_DLTCR_MRD_TIME_Msk#define DSI_DLTCR_MRD_TIME_Msk (0x7FFFUL << DSI_DLTCR_MRD_TIME_Pos)#define DSI_DLTCR_MRD_TIME_Pos (0U)#define DSI_CLTCR_HS2LP_TIME9 DSI_CLTCR_HS2LP_TIME9_Msk#define DSI_CLTCR_HS2LP_TIME9_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME9_Pos)#define DSI_CLTCR_HS2LP_TIME9_Pos (25U)#define DSI_CLTCR_HS2LP_TIME8 DSI_CLTCR_HS2LP_TIME8_Msk#define DSI_CLTCR_HS2LP_TIME8_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME8_Pos)#define DSI_CLTCR_HS2LP_TIME8_Pos (24U)#define DSI_CLTCR_HS2LP_TIME7 DSI_CLTCR_HS2LP_TIME7_Msk#define DSI_CLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME7_Pos)#define DSI_CLTCR_HS2LP_TIME7_Pos (23U)#define DSI_CLTCR_HS2LP_TIME6 DSI_CLTCR_HS2LP_TIME6_Msk#define DSI_CLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME6_Pos)#define DSI_CLTCR_HS2LP_TIME6_Pos (22U)#define DSI_CLTCR_HS2LP_TIME5 DSI_CLTCR_HS2LP_TIME5_Msk#define DSI_CLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME5_Pos)#define DSI_CLTCR_HS2LP_TIME5_Pos (21U)#define DSI_CLTCR_HS2LP_TIME4 DSI_CLTCR_HS2LP_TIME4_Msk#define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos)#define DSI_CLTCR_HS2LP_TIME4_Pos (20U)#define DSI_CLTCR_HS2LP_TIME3 DSI_CLTCR_HS2LP_TIME3_Msk#define DSI_CLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME3_Pos)#define DSI_CLTCR_HS2LP_TIME3_Pos (19U)#define DSI_CLTCR_HS2LP_TIME2 DSI_CLTCR_HS2LP_TIME2_Msk#define DSI_CLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME2_Pos)#define DSI_CLTCR_HS2LP_TIME2_Pos (18U)#define DSI_CLTCR_HS2LP_TIME1 DSI_CLTCR_HS2LP_TIME1_Msk#define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos)#define DSI_CLTCR_HS2LP_TIME1_Pos (17U)#define DSI_CLTCR_HS2LP_TIME0 DSI_CLTCR_HS2LP_TIME0_Msk#define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos)#define DSI_CLTCR_HS2LP_TIME0_Pos (16U)#define DSI_CLTCR_HS2LP_TIME DSI_CLTCR_HS2LP_TIME_Msk#define DSI_CLTCR_HS2LP_TIME_Msk (0x3FFUL << DSI_CLTCR_HS2LP_TIME_Pos)#define DSI_CLTCR_HS2LP_TIME_Pos (16U)#define DSI_CLTCR_LP2HS_TIME9 DSI_CLTCR_LP2HS_TIME9_Msk#define DSI_CLTCR_LP2HS_TIME9_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME9_Pos)#define DSI_CLTCR_LP2HS_TIME9_Pos (9U)#define DSI_CLTCR_LP2HS_TIME8 DSI_CLTCR_LP2HS_TIME8_Msk#define DSI_CLTCR_LP2HS_TIME8_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME8_Pos)#define DSI_CLTCR_LP2HS_TIME8_Pos (8U)#define DSI_CLTCR_LP2HS_TIME7 DSI_CLTCR_LP2HS_TIME7_Msk#define DSI_CLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME7_Pos)#define DSI_CLTCR_LP2HS_TIME7_Pos (7U)#define DSI_CLTCR_LP2HS_TIME6 DSI_CLTCR_LP2HS_TIME6_Msk#define DSI_CLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME6_Pos)#define DSI_CLTCR_LP2HS_TIME6_Pos (6U)#define DSI_CLTCR_LP2HS_TIME5 DSI_CLTCR_LP2HS_TIME5_Msk#define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos)#define DSI_CLTCR_LP2HS_TIME5_Pos (5U)#define DSI_CLTCR_LP2HS_TIME4 DSI_CLTCR_LP2HS_TIME4_Msk#define DSI_CLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME4_Pos)#define DSI_CLTCR_LP2HS_TIME4_Pos (4U)#define DSI_CLTCR_LP2HS_TIME3 DSI_CLTCR_LP2HS_TIME3_Msk#define DSI_CLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME3_Pos)#define DSI_CLTCR_LP2HS_TIME3_Pos (3U)#define DSI_CLTCR_LP2HS_TIME2 DSI_CLTCR_LP2HS_TIME2_Msk#define DSI_CLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME2_Pos)#define DSI_CLTCR_LP2HS_TIME2_Pos (2U)#define DSI_CLTCR_LP2HS_TIME1 DSI_CLTCR_LP2HS_TIME1_Msk#define DSI_CLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME1_Pos)#define DSI_CLTCR_LP2HS_TIME1_Pos (1U)#define DSI_CLTCR_LP2HS_TIME0 DSI_CLTCR_LP2HS_TIME0_Msk#define DSI_CLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME0_Pos)#define DSI_CLTCR_LP2HS_TIME0_Pos (0U)#define DSI_CLTCR_LP2HS_TIME DSI_CLTCR_LP2HS_TIME_Msk#define DSI_CLTCR_LP2HS_TIME_Msk (0x3FFUL << DSI_CLTCR_LP2HS_TIME_Pos)#define DSI_CLTCR_LP2HS_TIME_Pos (0U)#define DSI_CLCR_ACR DSI_CLCR_ACR_Msk#define DSI_CLCR_ACR_Msk (0x1UL << DSI_CLCR_ACR_Pos)#define DSI_CLCR_ACR_Pos (1U)#define DSI_CLCR_DPCC DSI_CLCR_DPCC_Msk#define DSI_CLCR_DPCC_Msk (0x1UL << DSI_CLCR_DPCC_Pos)#define DSI_CLCR_DPCC_Pos (0U)#define DSI_TDCR_S3DC DSI_TDCR_S3DC_Msk#define DSI_TDCR_S3DC_Msk (0x1UL << DSI_TDCR_S3DC_Pos)#define DSI_TDCR_S3DC_Pos (16U)#define DSI_TDCR_RF DSI_TDCR_RF_Msk#define DSI_TDCR_RF_Msk (0x1UL << DSI_TDCR_RF_Pos)#define DSI_TDCR_RF_Pos (5U)#define DSI_TDCR_SVS DSI_TDCR_SVS_Msk#define DSI_TDCR_SVS_Msk (0x1UL << DSI_TDCR_SVS_Pos)#define DSI_TDCR_SVS_Pos (4U)#define DSI_TDCR_3DF1 0x00000008U#define DSI_TDCR_3DF0 0x00000004U#define DSI_TDCR_3DF 0x0000000CU#define DSI_TDCR_3DM1 0x00000002U#define DSI_TDCR_3DM0 0x00000001U#define DSI_TDCR_3DM 0x00000003U#define DSI_TCCR5_BTA_TOCNT15 DSI_TCCR5_BTA_TOCNT15_Msk#define DSI_TCCR5_BTA_TOCNT15_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT15_Pos)#define DSI_TCCR5_BTA_TOCNT15_Pos (15U)#define DSI_TCCR5_BTA_TOCNT14 DSI_TCCR5_BTA_TOCNT14_Msk#define DSI_TCCR5_BTA_TOCNT14_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT14_Pos)#define DSI_TCCR5_BTA_TOCNT14_Pos (14U)#define DSI_TCCR5_BTA_TOCNT13 DSI_TCCR5_BTA_TOCNT13_Msk#define DSI_TCCR5_BTA_TOCNT13_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT13_Pos)#define DSI_TCCR5_BTA_TOCNT13_Pos (13U)#define DSI_TCCR5_BTA_TOCNT12 DSI_TCCR5_BTA_TOCNT12_Msk#define DSI_TCCR5_BTA_TOCNT12_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT12_Pos)#define DSI_TCCR5_BTA_TOCNT12_Pos (12U)#define DSI_TCCR5_BTA_TOCNT11 DSI_TCCR5_BTA_TOCNT11_Msk#define DSI_TCCR5_BTA_TOCNT11_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT11_Pos)#define DSI_TCCR5_BTA_TOCNT11_Pos (11U)#define DSI_TCCR5_BTA_TOCNT10 DSI_TCCR5_BTA_TOCNT10_Msk#define DSI_TCCR5_BTA_TOCNT10_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT10_Pos)#define DSI_TCCR5_BTA_TOCNT10_Pos (10U)#define DSI_TCCR5_BTA_TOCNT9 DSI_TCCR5_BTA_TOCNT9_Msk#define DSI_TCCR5_BTA_TOCNT9_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT9_Pos)#define DSI_TCCR5_BTA_TOCNT9_Pos (9U)#define DSI_TCCR5_BTA_TOCNT8 DSI_TCCR5_BTA_TOCNT8_Msk#define DSI_TCCR5_BTA_TOCNT8_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT8_Pos)#define DSI_TCCR5_BTA_TOCNT8_Pos (8U)#define DSI_TCCR5_BTA_TOCNT7 DSI_TCCR5_BTA_TOCNT7_Msk#define DSI_TCCR5_BTA_TOCNT7_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT7_Pos)#define DSI_TCCR5_BTA_TOCNT7_Pos (7U)#define DSI_TCCR5_BTA_TOCNT6 DSI_TCCR5_BTA_TOCNT6_Msk#define DSI_TCCR5_BTA_TOCNT6_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT6_Pos)#define DSI_TCCR5_BTA_TOCNT6_Pos (6U)#define DSI_TCCR5_BTA_TOCNT5 DSI_TCCR5_BTA_TOCNT5_Msk#define DSI_TCCR5_BTA_TOCNT5_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT5_Pos)#define DSI_TCCR5_BTA_TOCNT5_Pos (5U)#define DSI_TCCR5_BTA_TOCNT4 DSI_TCCR5_BTA_TOCNT4_Msk#define DSI_TCCR5_BTA_TOCNT4_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT4_Pos)#define DSI_TCCR5_BTA_TOCNT4_Pos (4U)#define DSI_TCCR5_BTA_TOCNT3 DSI_TCCR5_BTA_TOCNT3_Msk#define DSI_TCCR5_BTA_TOCNT3_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT3_Pos)#define DSI_TCCR5_BTA_TOCNT3_Pos (3U)#define DSI_TCCR5_BTA_TOCNT2 DSI_TCCR5_BTA_TOCNT2_Msk#define DSI_TCCR5_BTA_TOCNT2_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT2_Pos)#define DSI_TCCR5_BTA_TOCNT2_Pos (2U)#define DSI_TCCR5_BTA_TOCNT1 DSI_TCCR5_BTA_TOCNT1_Msk#define DSI_TCCR5_BTA_TOCNT1_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT1_Pos)#define DSI_TCCR5_BTA_TOCNT1_Pos (1U)#define DSI_TCCR5_BTA_TOCNT0 DSI_TCCR5_BTA_TOCNT0_Msk#define DSI_TCCR5_BTA_TOCNT0_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT0_Pos)#define DSI_TCCR5_BTA_TOCNT0_Pos (0U)#define DSI_TCCR5_BTA_TOCNT DSI_TCCR5_BTA_TOCNT_Msk#define DSI_TCCR5_BTA_TOCNT_Msk (0xFFFFUL << DSI_TCCR5_BTA_TOCNT_Pos)#define DSI_TCCR5_BTA_TOCNT_Pos (0U)#define DSI_TCCR4_LPWR_TOCNT15 DSI_TCCR4_LPWR_TOCNT15_Msk#define DSI_TCCR4_LPWR_TOCNT15_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT15_Pos)#define DSI_TCCR4_LPWR_TOCNT15_Pos (15U)#define DSI_TCCR4_LPWR_TOCNT14 DSI_TCCR4_LPWR_TOCNT14_Msk#define DSI_TCCR4_LPWR_TOCNT14_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT14_Pos)#define DSI_TCCR4_LPWR_TOCNT14_Pos (14U)#define DSI_TCCR4_LPWR_TOCNT13 DSI_TCCR4_LPWR_TOCNT13_Msk#define DSI_TCCR4_LPWR_TOCNT13_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT13_Pos)#define DSI_TCCR4_LPWR_TOCNT13_Pos (13U)#define DSI_TCCR4_LPWR_TOCNT12 DSI_TCCR4_LPWR_TOCNT12_Msk#define DSI_TCCR4_LPWR_TOCNT12_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT12_Pos)#define DSI_TCCR4_LPWR_TOCNT12_Pos (12U)#define DSI_TCCR4_LPWR_TOCNT11 DSI_TCCR4_LPWR_TOCNT11_Msk#define DSI_TCCR4_LPWR_TOCNT11_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT11_Pos)#define DSI_TCCR4_LPWR_TOCNT11_Pos (11U)#define DSI_TCCR4_LPWR_TOCNT10 DSI_TCCR4_LPWR_TOCNT10_Msk#define DSI_TCCR4_LPWR_TOCNT10_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT10_Pos)#define DSI_TCCR4_LPWR_TOCNT10_Pos (10U)#define DSI_TCCR4_LPWR_TOCNT9 DSI_TCCR4_LPWR_TOCNT9_Msk#define DSI_TCCR4_LPWR_TOCNT9_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT9_Pos)#define DSI_TCCR4_LPWR_TOCNT9_Pos (9U)#define DSI_TCCR4_LPWR_TOCNT8 DSI_TCCR4_LPWR_TOCNT8_Msk#define DSI_TCCR4_LPWR_TOCNT8_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT8_Pos)#define DSI_TCCR4_LPWR_TOCNT8_Pos (8U)#define DSI_TCCR4_LPWR_TOCNT7 DSI_TCCR4_LPWR_TOCNT7_Msk#define DSI_TCCR4_LPWR_TOCNT7_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT7_Pos)#define DSI_TCCR4_LPWR_TOCNT7_Pos (7U)#define DSI_TCCR4_LPWR_TOCNT6 DSI_TCCR4_LPWR_TOCNT6_Msk#define DSI_TCCR4_LPWR_TOCNT6_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT6_Pos)#define DSI_TCCR4_LPWR_TOCNT6_Pos (6U)#define DSI_TCCR4_LPWR_TOCNT5 DSI_TCCR4_LPWR_TOCNT5_Msk#define DSI_TCCR4_LPWR_TOCNT5_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT5_Pos)#define DSI_TCCR4_LPWR_TOCNT5_Pos (5U)#define DSI_TCCR4_LPWR_TOCNT4 DSI_TCCR4_LPWR_TOCNT4_Msk#define DSI_TCCR4_LPWR_TOCNT4_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT4_Pos)#define DSI_TCCR4_LPWR_TOCNT4_Pos (4U)#define DSI_TCCR4_LPWR_TOCNT3 DSI_TCCR4_LPWR_TOCNT3_Msk#define DSI_TCCR4_LPWR_TOCNT3_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT3_Pos)#define DSI_TCCR4_LPWR_TOCNT3_Pos (3U)#define DSI_TCCR4_LPWR_TOCNT2 DSI_TCCR4_LPWR_TOCNT2_Msk#define DSI_TCCR4_LPWR_TOCNT2_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT2_Pos)#define DSI_TCCR4_LPWR_TOCNT2_Pos (2U)#define DSI_TCCR4_LPWR_TOCNT1 DSI_TCCR4_LPWR_TOCNT1_Msk#define DSI_TCCR4_LPWR_TOCNT1_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT1_Pos)#define DSI_TCCR4_LPWR_TOCNT1_Pos (1U)#define DSI_TCCR4_LPWR_TOCNT0 DSI_TCCR4_LPWR_TOCNT0_Msk#define DSI_TCCR4_LPWR_TOCNT0_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT0_Pos)#define DSI_TCCR4_LPWR_TOCNT0_Pos (0U)#define DSI_TCCR4_LPWR_TOCNT DSI_TCCR4_LPWR_TOCNT_Msk#define DSI_TCCR4_LPWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR4_LPWR_TOCNT_Pos)#define DSI_TCCR4_LPWR_TOCNT_Pos (0U)#define DSI_TCCR3_PM DSI_TCCR3_PM_Msk#define DSI_TCCR3_PM_Msk (0x1UL << DSI_TCCR3_PM_Pos)#define DSI_TCCR3_PM_Pos (24U)#define DSI_TCCR3_HSWR_TOCNT15 DSI_TCCR3_HSWR_TOCNT15_Msk#define DSI_TCCR3_HSWR_TOCNT15_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT15_Pos)#define DSI_TCCR3_HSWR_TOCNT15_Pos (15U)#define DSI_TCCR3_HSWR_TOCNT14 DSI_TCCR3_HSWR_TOCNT14_Msk#define DSI_TCCR3_HSWR_TOCNT14_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT14_Pos)#define DSI_TCCR3_HSWR_TOCNT14_Pos (14U)#define DSI_TCCR3_HSWR_TOCNT13 DSI_TCCR3_HSWR_TOCNT13_Msk#define DSI_TCCR3_HSWR_TOCNT13_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT13_Pos)#define DSI_TCCR3_HSWR_TOCNT13_Pos (13U)#define DSI_TCCR3_HSWR_TOCNT12 DSI_TCCR3_HSWR_TOCNT12_Msk#define DSI_TCCR3_HSWR_TOCNT12_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT12_Pos)#define DSI_TCCR3_HSWR_TOCNT12_Pos (12U)#define DSI_TCCR3_HSWR_TOCNT11 DSI_TCCR3_HSWR_TOCNT11_Msk#define DSI_TCCR3_HSWR_TOCNT11_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT11_Pos)#define DSI_TCCR3_HSWR_TOCNT11_Pos (11U)#define DSI_TCCR3_HSWR_TOCNT10 DSI_TCCR3_HSWR_TOCNT10_Msk#define DSI_TCCR3_HSWR_TOCNT10_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT10_Pos)#define DSI_TCCR3_HSWR_TOCNT10_Pos (10U)#define DSI_TCCR3_HSWR_TOCNT9 DSI_TCCR3_HSWR_TOCNT9_Msk#define DSI_TCCR3_HSWR_TOCNT9_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT9_Pos)#define DSI_TCCR3_HSWR_TOCNT9_Pos (9U)#define DSI_TCCR3_HSWR_TOCNT8 DSI_TCCR3_HSWR_TOCNT8_Msk#define DSI_TCCR3_HSWR_TOCNT8_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT8_Pos)#define DSI_TCCR3_HSWR_TOCNT8_Pos (8U)#define DSI_TCCR3_HSWR_TOCNT7 DSI_TCCR3_HSWR_TOCNT7_Msk#define DSI_TCCR3_HSWR_TOCNT7_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT7_Pos)#define DSI_TCCR3_HSWR_TOCNT7_Pos (7U)#define DSI_TCCR3_HSWR_TOCNT6 DSI_TCCR3_HSWR_TOCNT6_Msk#define DSI_TCCR3_HSWR_TOCNT6_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT6_Pos)#define DSI_TCCR3_HSWR_TOCNT6_Pos (6U)#define DSI_TCCR3_HSWR_TOCNT5 DSI_TCCR3_HSWR_TOCNT5_Msk#define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos)#define DSI_TCCR3_HSWR_TOCNT5_Pos (5U)#define DSI_TCCR3_HSWR_TOCNT4 DSI_TCCR3_HSWR_TOCNT4_Msk#define DSI_TCCR3_HSWR_TOCNT4_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT4_Pos)#define DSI_TCCR3_HSWR_TOCNT4_Pos (4U)#define DSI_TCCR3_HSWR_TOCNT3 DSI_TCCR3_HSWR_TOCNT3_Msk#define DSI_TCCR3_HSWR_TOCNT3_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT3_Pos)#define DSI_TCCR3_HSWR_TOCNT3_Pos (3U)#define DSI_TCCR3_HSWR_TOCNT2 DSI_TCCR3_HSWR_TOCNT2_Msk#define DSI_TCCR3_HSWR_TOCNT2_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT2_Pos)#define DSI_TCCR3_HSWR_TOCNT2_Pos (2U)#define DSI_TCCR3_HSWR_TOCNT1 DSI_TCCR3_HSWR_TOCNT1_Msk#define DSI_TCCR3_HSWR_TOCNT1_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT1_Pos)#define DSI_TCCR3_HSWR_TOCNT1_Pos (1U)#define DSI_TCCR3_HSWR_TOCNT0 DSI_TCCR3_HSWR_TOCNT0_Msk#define DSI_TCCR3_HSWR_TOCNT0_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT0_Pos)#define DSI_TCCR3_HSWR_TOCNT0_Pos (0U)#define DSI_TCCR3_HSWR_TOCNT DSI_TCCR3_HSWR_TOCNT_Msk#define DSI_TCCR3_HSWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR3_HSWR_TOCNT_Pos)#define DSI_TCCR3_HSWR_TOCNT_Pos (0U)#define DSI_TCCR2_LPRD_TOCNT15 DSI_TCCR2_LPRD_TOCNT15_Msk#define DSI_TCCR2_LPRD_TOCNT15_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT15_Pos)#define DSI_TCCR2_LPRD_TOCNT15_Pos (15U)#define DSI_TCCR2_LPRD_TOCNT14 DSI_TCCR2_LPRD_TOCNT14_Msk#define DSI_TCCR2_LPRD_TOCNT14_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT14_Pos)#define DSI_TCCR2_LPRD_TOCNT14_Pos (14U)#define DSI_TCCR2_LPRD_TOCNT13 DSI_TCCR2_LPRD_TOCNT13_Msk#define DSI_TCCR2_LPRD_TOCNT13_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT13_Pos)#define DSI_TCCR2_LPRD_TOCNT13_Pos (13U)#define DSI_TCCR2_LPRD_TOCNT12 DSI_TCCR2_LPRD_TOCNT12_Msk#define DSI_TCCR2_LPRD_TOCNT12_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT12_Pos)#define DSI_TCCR2_LPRD_TOCNT12_Pos (12U)#define DSI_TCCR2_LPRD_TOCNT11 DSI_TCCR2_LPRD_TOCNT11_Msk#define DSI_TCCR2_LPRD_TOCNT11_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT11_Pos)#define DSI_TCCR2_LPRD_TOCNT11_Pos (11U)#define DSI_TCCR2_LPRD_TOCNT10 DSI_TCCR2_LPRD_TOCNT10_Msk#define DSI_TCCR2_LPRD_TOCNT10_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT10_Pos)#define DSI_TCCR2_LPRD_TOCNT10_Pos (10U)#define DSI_TCCR2_LPRD_TOCNT9 DSI_TCCR2_LPRD_TOCNT9_Msk#define DSI_TCCR2_LPRD_TOCNT9_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT9_Pos)#define DSI_TCCR2_LPRD_TOCNT9_Pos (9U)#define DSI_TCCR2_LPRD_TOCNT8 DSI_TCCR2_LPRD_TOCNT8_Msk#define DSI_TCCR2_LPRD_TOCNT8_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT8_Pos)#define DSI_TCCR2_LPRD_TOCNT8_Pos (8U)#define DSI_TCCR2_LPRD_TOCNT7 DSI_TCCR2_LPRD_TOCNT7_Msk#define DSI_TCCR2_LPRD_TOCNT7_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT7_Pos)#define DSI_TCCR2_LPRD_TOCNT7_Pos (7U)#define DSI_TCCR2_LPRD_TOCNT6 DSI_TCCR2_LPRD_TOCNT6_Msk#define DSI_TCCR2_LPRD_TOCNT6_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT6_Pos)#define DSI_TCCR2_LPRD_TOCNT6_Pos (6U)#define DSI_TCCR2_LPRD_TOCNT5 DSI_TCCR2_LPRD_TOCNT5_Msk#define DSI_TCCR2_LPRD_TOCNT5_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT5_Pos)#define DSI_TCCR2_LPRD_TOCNT5_Pos (5U)#define DSI_TCCR2_LPRD_TOCNT4 DSI_TCCR2_LPRD_TOCNT4_Msk#define DSI_TCCR2_LPRD_TOCNT4_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT4_Pos)#define DSI_TCCR2_LPRD_TOCNT4_Pos (4U)#define DSI_TCCR2_LPRD_TOCNT3 DSI_TCCR2_LPRD_TOCNT3_Msk#define DSI_TCCR2_LPRD_TOCNT3_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT3_Pos)#define DSI_TCCR2_LPRD_TOCNT3_Pos (3U)#define DSI_TCCR2_LPRD_TOCNT2 DSI_TCCR2_LPRD_TOCNT2_Msk#define DSI_TCCR2_LPRD_TOCNT2_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT2_Pos)#define DSI_TCCR2_LPRD_TOCNT2_Pos (2U)#define DSI_TCCR2_LPRD_TOCNT1 DSI_TCCR2_LPRD_TOCNT1_Msk#define DSI_TCCR2_LPRD_TOCNT1_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT1_Pos)#define DSI_TCCR2_LPRD_TOCNT1_Pos (1U)#define DSI_TCCR2_LPRD_TOCNT0 DSI_TCCR2_LPRD_TOCNT0_Msk#define DSI_TCCR2_LPRD_TOCNT0_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT0_Pos)#define DSI_TCCR2_LPRD_TOCNT0_Pos (0U)#define DSI_TCCR2_LPRD_TOCNT DSI_TCCR2_LPRD_TOCNT_Msk#define DSI_TCCR2_LPRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR2_LPRD_TOCNT_Pos)#define DSI_TCCR2_LPRD_TOCNT_Pos (0U)#define DSI_TCCR1_HSRD_TOCNT15 DSI_TCCR1_HSRD_TOCNT15_Msk#define DSI_TCCR1_HSRD_TOCNT15_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT15_Pos)#define DSI_TCCR1_HSRD_TOCNT15_Pos (15U)#define DSI_TCCR1_HSRD_TOCNT14 DSI_TCCR1_HSRD_TOCNT14_Msk#define DSI_TCCR1_HSRD_TOCNT14_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT14_Pos)#define DSI_TCCR1_HSRD_TOCNT14_Pos (14U)#define DSI_TCCR1_HSRD_TOCNT13 DSI_TCCR1_HSRD_TOCNT13_Msk#define DSI_TCCR1_HSRD_TOCNT13_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT13_Pos)#define DSI_TCCR1_HSRD_TOCNT13_Pos (13U)#define DSI_TCCR1_HSRD_TOCNT12 DSI_TCCR1_HSRD_TOCNT12_Msk#define DSI_TCCR1_HSRD_TOCNT12_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT12_Pos)#define DSI_TCCR1_HSRD_TOCNT12_Pos (12U)#define DSI_TCCR1_HSRD_TOCNT11 DSI_TCCR1_HSRD_TOCNT11_Msk#define DSI_TCCR1_HSRD_TOCNT11_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT11_Pos)#define DSI_TCCR1_HSRD_TOCNT11_Pos (11U)#define DSI_TCCR1_HSRD_TOCNT10 DSI_TCCR1_HSRD_TOCNT10_Msk#define DSI_TCCR1_HSRD_TOCNT10_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT10_Pos)#define DSI_TCCR1_HSRD_TOCNT10_Pos (10U)#define DSI_TCCR1_HSRD_TOCNT9 DSI_TCCR1_HSRD_TOCNT9_Msk#define DSI_TCCR1_HSRD_TOCNT9_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT9_Pos)#define DSI_TCCR1_HSRD_TOCNT9_Pos (9U)#define DSI_TCCR1_HSRD_TOCNT8 DSI_TCCR1_HSRD_TOCNT8_Msk#define DSI_TCCR1_HSRD_TOCNT8_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT8_Pos)#define DSI_TCCR1_HSRD_TOCNT8_Pos (8U)#define DSI_TCCR1_HSRD_TOCNT7 DSI_TCCR1_HSRD_TOCNT7_Msk#define DSI_TCCR1_HSRD_TOCNT7_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT7_Pos)#define DSI_TCCR1_HSRD_TOCNT7_Pos (7U)#define DSI_TCCR1_HSRD_TOCNT6 DSI_TCCR1_HSRD_TOCNT6_Msk#define DSI_TCCR1_HSRD_TOCNT6_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT6_Pos)#define DSI_TCCR1_HSRD_TOCNT6_Pos (6U)#define DSI_TCCR1_HSRD_TOCNT5 DSI_TCCR1_HSRD_TOCNT5_Msk#define DSI_TCCR1_HSRD_TOCNT5_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT5_Pos)#define DSI_TCCR1_HSRD_TOCNT5_Pos (5U)#define DSI_TCCR1_HSRD_TOCNT4 DSI_TCCR1_HSRD_TOCNT4_Msk#define DSI_TCCR1_HSRD_TOCNT4_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT4_Pos)#define DSI_TCCR1_HSRD_TOCNT4_Pos (4U)#define DSI_TCCR1_HSRD_TOCNT3 DSI_TCCR1_HSRD_TOCNT3_Msk#define DSI_TCCR1_HSRD_TOCNT3_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT3_Pos)#define DSI_TCCR1_HSRD_TOCNT3_Pos (3U)#define DSI_TCCR1_HSRD_TOCNT2 DSI_TCCR1_HSRD_TOCNT2_Msk#define DSI_TCCR1_HSRD_TOCNT2_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT2_Pos)#define DSI_TCCR1_HSRD_TOCNT2_Pos (2U)#define DSI_TCCR1_HSRD_TOCNT1 DSI_TCCR1_HSRD_TOCNT1_Msk#define DSI_TCCR1_HSRD_TOCNT1_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT1_Pos)#define DSI_TCCR1_HSRD_TOCNT1_Pos (1U)#define DSI_TCCR1_HSRD_TOCNT0 DSI_TCCR1_HSRD_TOCNT0_Msk#define ETH_MACSR_TSTS_Pos (9U)#define ETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk#define ETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos)#define ETH_MACDBGR_MMRPEA_Pos (0U)#define ETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk#define ETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS_Pos (1U)#define ETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk#define ETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos)#define ETH_MACDBGR_RFWRA_Pos (4U)#define ETH_MACDBGR_RFRCS_IDLE 0x00000000U#define ETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk#define ETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)#define ETH_MACDBGR_RFRCS_DATAREADING_Pos (5U)#define ETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)#define ETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U)#define ETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk#define ETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)#define ETH_MACDBGR_RFRCS_FLUSHING_Pos (5U)#define ETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk#define ETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos)#define ETH_MACDBGR_RFRCS_Pos (5U)#define ETH_MACDBGR_RFFL_EMPTY 0x00000000U#define ETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk#define ETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)#define ETH_MACDBGR_RFFL_BELOWFCT_Pos (8U)#define ETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)#define USB_OTG_HCCHAR_CHDIS_Pos (30U)#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_Pos (22U)#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC_Pos (20U)#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP_Pos (18U)#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)#define USB_OTG_HCCHAR_LSDEV_Pos (17U)#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)#define USB_OTG_HCCHAR_EPDIR_Pos (15U)#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_Pos (11U)#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)#define USB_OTG_DIEPCTL_EPENA_Pos (31U)#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)#define USB_OTG_DIEPCTL_SNAK_Pos (27U)#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)#define USB_OTG_DIEPCTL_CNAK_Pos (26U)#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)#define USB_OTG_DIEPCTL_STALL_Pos (21U)#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk#define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)#define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk#define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)#define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk#define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)#define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD_Pos (17U)#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_Pos (13U)#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)#define USB_OTG_HPRT_PPWR_Pos (12U)#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS_Pos (10U)#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)#define USB_OTG_HPRT_PRST_Pos (8U)#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)#define USB_OTG_HPRT_PSUSP_Pos (7U)#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)#define USB_OTG_HPRT_PRES_Pos (6U)#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)#define USB_OTG_HPRT_POCCHNG_Pos (5U)#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)#define USB_OTG_HPRT_POCA_Pos (4U)#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)#define USB_OTG_HPRT_PENCHNG_Pos (3U)#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)#define USB_OTG_HPRT_PENA_Pos (2U)#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)#define USB_OTG_HPRT_PCDET_Pos (1U)#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)#define USB_OTG_HPRT_PCSTS_Pos (0U)#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk#define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)#define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk#define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)#define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk#define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)#define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)#define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk#define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)#define USB_OTG_GLPMCFG_ENBESL_Pos (28U)#define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)#define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk#define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)#define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)#define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk#define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)#define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)#define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk#define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)#define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)#define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk#define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)#define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)#define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk#define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)#define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)#define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk#define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)#define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)#define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk#define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)#define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)#define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk#define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)#define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)#define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk#define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)#define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)#define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk#define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)#define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)#define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk#define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)#define USB_OTG_GLPMCFG_BESL_Pos (2U)#define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk#define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)#define USB_OTG_GLPMCFG_LPMACK_Pos (1U)#define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk#define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)#define USB_OTG_GLPMCFG_LPMEN_Pos (0U)#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)#define USB_OTG_CID_PRODUCT_ID_Pos (0U)#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)#define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk#define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)#define USB_OTG_GCCFG_VBDEN_Pos (21U)#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)#define USB_OTG_GCCFG_PWRDWN_Pos (16U)#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)#define USB_OTG_TX0FD_Pos (16U)#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)#define USB_OTG_TX0FSA_Pos (0U)#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)#define USB_OTG_NPTXFD_Pos (16U)#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)#define USB_OTG_NPTXFSA_Pos (0U)#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_Pos (21U)#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_Pos (0U)#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_Pos (17U)#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID USB_OTG_DPID_Msk#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID_Pos (15U)#define USB_OTG_BCNT USB_OTG_BCNT_Msk#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)#define USB_OTG_BCNT_Pos (4U)#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_Pos (0U)#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)#define USB_OTG_DAINTMSK_OEPM_Pos (16U)#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)#define USB_OTG_DAINTMSK_IEPM_Pos (0U)#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)#define USB_OTG_GRXSTSP_DPID_Pos (15U)#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)#define USB_OTG_GRXSTSP_BCNT_Pos (4U)#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)#define USB_OTG_DAINT_OEPINT_Pos (16U)#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)#define USB_OTG_DAINT_IEPINT_Pos (0U)#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)#define USB_OTG_GINTMSK_WUIM_Pos (31U)#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)#define USB_OTG_GINTMSK_SRQIM_Pos (30U)#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)#define USB_OTG_GINTMSK_DISCINT_Pos (29U)#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)#define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk#define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)#define USB_OTG_GINTMSK_LPMINTM_Pos (27U)#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)#define USB_OTG_GINTMSK_HCIM_Pos (25U)#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)#define USB_OTG_GINTMSK_PRTIM_Pos (24U)#define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk#define USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)#define USB_OTG_GINTMSK_RSTDEM_Pos (23U)#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)#define USB_OTG_GINTMSK_OEPINT_Pos (19U)#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)#define USB_OTG_GINTMSK_IEPINT_Pos (18U)#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)#define USB_OTG_GINTMSK_EPMISM_Pos (17U)#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)#define USB_OTG_GINTMSK_EOPFM_Pos (15U)#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)#define USB_OTG_GINTMSK_USBRST_Pos (12U)#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)#define USB_OTG_GINTMSK_SOFM_Pos (3U)#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)#define USB_OTG_GINTMSK_OTGINT_Pos (2U)#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)#define USB_OTG_GINTMSK_MMISM_Pos (1U)#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)#define USB_OTG_GINTSTS_WKUINT_Pos (31U)#define SDMMC_MASK_TXACTIE_Pos (12U)#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk#define SDMMC_MASK_CMDACTIE_Msk (0x1UL << SDMMC_MASK_CMDACTIE_Pos)#define SDMMC_MASK_CMDACTIE_Pos (11U)#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk#define SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)#define SDMMC_MASK_DBCKENDIE_Pos (10U)#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk#define SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos)#define SDMMC_MASK_DATAENDIE_Pos (8U)#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk#define SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)#define SDMMC_MASK_CMDSENTIE_Pos (7U)#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk#define SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)#define SDMMC_MASK_CMDRENDIE_Pos (6U)#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk#define SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)#define SDMMC_MASK_RXOVERRIE_Pos (5U)#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk#define SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)#define SDMMC_MASK_TXUNDERRIE_Pos (4U)#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk#define SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)#define SDMMC_MASK_DCRCFAILIE_Pos (1U)#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk#define SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)#define SDMMC_MASK_CCRCFAILIE_Pos (0U)#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk#define SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos)#define SDMMC_ICR_SDIOITC_Pos (22U)#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk#define SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos)#define SDMMC_ICR_DBCKENDC_Pos (10U)#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk#define SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos)#define SDMMC_ICR_DATAENDC_Pos (8U)#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk#define SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos)#define SDMMC_ICR_CMDSENTC_Pos (7U)#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk#define SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos)#define SDMMC_ICR_CMDRENDC_Pos (6U)#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk#define SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos)#define SDMMC_ICR_RXOVERRC_Pos (5U)#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk#define SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)#define SDMMC_ICR_TXUNDERRC_Pos (4U)#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk#define SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)#define SDMMC_ICR_DTIMEOUTC_Pos (3U)#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk#define SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)#define SDMMC_ICR_CTIMEOUTC_Pos (2U)#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk#define SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)#define SDMMC_ICR_DCRCFAILC_Pos (1U)#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk#define SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)#define SDMMC_ICR_CCRCFAILC_Pos (0U)#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk#define SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos)#define SDMMC_STA_SDIOIT_Pos (22U)#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk#define SDMMC_STA_RXDAVL_Msk (0x1UL << SDMMC_STA_RXDAVL_Pos)#define SDMMC_STA_RXDAVL_Pos (21U)#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk#define SDMMC_STA_TXDAVL_Msk (0x1UL << SDMMC_STA_TXDAVL_Pos)#define SDMMC_STA_TXDAVL_Pos (20U)#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk#define SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos)#define SDMMC_STA_RXFIFOE_Pos (19U)#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk#define SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos)#define SDMMC_STA_TXFIFOE_Pos (18U)#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk#define SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos)#define SDMMC_STA_RXFIFOF_Pos (17U)#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk#define SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos)#define SDMMC_STA_TXFIFOF_Pos (16U)#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk#define SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos)#define SDMMC_STA_RXFIFOHF_Pos (15U)#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk#define SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos)#define SDMMC_STA_TXFIFOHE_Pos (14U)#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk#define SDMMC_STA_RXACT_Msk (0x1UL << SDMMC_STA_RXACT_Pos)#define SDMMC_STA_RXACT_Pos (13U)#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk#define SDMMC_STA_TXACT_Msk (0x1UL << SDMMC_STA_TXACT_Pos)#define SDMMC_STA_TXACT_Pos (12U)#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk#define SDMMC_STA_CMDACT_Msk (0x1UL << SDMMC_STA_CMDACT_Pos)#define SDMMC_STA_CMDACT_Pos (11U)#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk#define SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos)#define SDMMC_STA_DBCKEND_Pos (10U)#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk#define SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos)#define SDMMC_STA_DATAEND_Pos (8U)#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk#define SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos)#define SDMMC_STA_CMDSENT_Pos (7U)#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk#define SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos)#define SDMMC_STA_CMDREND_Pos (6U)#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk#define SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos)#define SDMMC_STA_RXOVERR_Pos (5U)#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk#define SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos)#define SDMMC_STA_TXUNDERR_Pos (4U)#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk#define SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos)#define SDMMC_STA_DTIMEOUT_Pos (3U)#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk#define SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos)#define SDMMC_STA_CTIMEOUT_Pos (2U)#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk#define SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos)#define SDMMC_STA_DCRCFAIL_Pos (1U)#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk#define SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos)#define SDMMC_STA_CCRCFAIL_Pos (0U)#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk#define SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)#define SDMMC_DCTRL_SDIOEN_Pos (11U)#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk#define SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos)#define SDMMC_DCTRL_RWMOD_Pos (10U)#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk#define SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)#define SDMMC_DCTRL_RWSTOP_Pos (9U)#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk#define SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos)#define SDMMC_DCTRL_RWSTART_Pos (8U)#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk#define SDMMC_DCTRL_DMAEN_Msk (0x1UL << SDMMC_DCTRL_DMAEN_Pos)#define SDMMC_DCTRL_DMAEN_Pos (3U)#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk#define SDMMC_DCTRL_DTMODE_Msk (0x1UL << SDMMC_DCTRL_DTMODE_Pos)#define SDMMC_DCTRL_DTMODE_Pos (2U)#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk#define SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos)#define SDMMC_DCTRL_DTDIR_Pos (1U)#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk#define SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos)#define SDMMC_DCTRL_DTEN_Pos (0U)#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)#define SDMMC_DLEN_DATALENGTH_Pos (0U)#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)#define SDMMC_DTIMER_DATATIME_Pos (0U)#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)#define SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk#define SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)#define SDMMC_RESP0_CARDSTATUS0_Pos (0U)#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)#define SDMMC_RESPCMD_RESPCMD_Pos (0U)#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk#define SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos)#define SDMMC_CMD_CPSMEN_Pos (10U)#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk#define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos)#define SDMMC_CMD_WAITPEND_Pos (9U)#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk#define SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos)#define SDMMC_CMD_WAITINT_Pos (8U)#define SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk#define SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP_Pos (6U)#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk#define SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)#define SDMMC_CMD_CMDINDEX_Pos (0U)#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)#define SDMMC_ARG_CMDARG_Pos (0U)#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk#define SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)#define SDMMC_CLKCR_HWFC_EN_Pos (14U)#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk#define SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)#define SDMMC_CLKCR_NEGEDGE_Pos (13U)#define SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk#define SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk#define SDMMC_CLKCR_BYPASS_Msk (0x1UL << SDMMC_CLKCR_BYPASS_Pos)#define SDMMC_CLKCR_BYPASS_Pos (10U)#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk#define SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)#define SDMMC_CLKCR_PWRSAV_Pos (9U)#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk#define SDMMC_CLKCR_CLKEN_Msk (0x1UL << SDMMC_CLKCR_CLKEN_Pos)#define SDMMC_CLKCR_CLKEN_Pos (8U)#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk#define SDMMC_CLKCR_CLKDIV_Msk (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)#define SDMMC_CLKCR_CLKDIV_Pos (0U)#define SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk#define SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL_Pos (0U)#define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk#define SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)#define SPDIFRX_DIR_TLO_Pos (16U)#define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk#define SPDIFRX_DIR_THI_Msk (0x13FFUL << SPDIFRX_DIR_THI_Pos)#define SPDIFRX_DIR_THI_Pos (0U)#define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk#define SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos)#define SPDIFRX_CSR_SOB_Pos (24U)#define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk#define SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos)#define SPDIFRX_CSR_CS_Pos (16U)#define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk#define SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos)#define SPDIFRX_CSR_USR_Pos (0U)#define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk#define SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)#define SPDIFRX_DR1_DRNL2_Pos (0U)#define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk#define SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)#define SPDIFRX_DR1_DRNL1_Pos (16U)#define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk#define SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos)#define SPDIFRX_DR1_PE_Pos (0U)#define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk#define SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos)#define SPDIFRX_DR1_V_Pos (1U)#define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk#define SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos)#define SPDIFRX_DR1_U_Pos (2U)#define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk#define SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos)#define SPDIFRX_DR1_C_Pos (3U)#define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk#define SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos)#define SPDIFRX_DR1_PT_Pos (4U)#define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk#define SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)#define SPDIFRX_DR1_DR_Pos (8U)#define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk#define SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos)#define SPDIFRX_DR0_PT_Pos (28U)#define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk#define SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos)#define SPDIFRX_DR0_C_Pos (27U)#define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk#define SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos)#define SPDIFRX_DR0_U_Pos (26U)#define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk#define SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos)#define SPDIFRX_DR0_V_Pos (25U)#define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk#define SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos)#define SPDIFRX_DR0_PE_Pos (24U)#define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk#define SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)#define SPDIFRX_DR0_DR_Pos (0U)#define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk#define SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)#define SPDIFRX_IFCR_SYNCDCF_Pos (5U)#define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk#define SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)#define SPDIFRX_IFCR_SBDCF_Pos (4U)#define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk#define SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)#define SPDIFRX_IFCR_OVRCF_Pos (3U)#define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk#define SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)#define SPDIFRX_IFCR_PERRCF_Pos (2U)#define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk#define SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)#define SPDIFRX_SR_WIDTH5_Pos (16U)#define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk#define SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos)#define SPDIFRX_SR_TERR_Pos (8U)#define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk#define SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos)#define SPDIFRX_SR_SERR_Pos (7U)#define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk#define SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos)#define SPDIFRX_SR_FERR_Pos (6U)#define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk#define SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos)#define SPDIFRX_SR_SYNCD_Pos (5U)#define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk#define SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos)#define SPDIFRX_SR_SBD_Pos (4U)#define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk#define SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos)#define SPDIFRX_SR_OVR_Pos (3U)#define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk#define SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos)#define SPDIFRX_SR_PERR_Pos (2U)#define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk#define SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos)#define SPDIFRX_SR_CSRNE_Pos (1U)#define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk#define SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos)#define SPDIFRX_SR_RXNE_Pos (0U)#define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk#define SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos)#define SPDIFRX_IMR_IFEIE_Pos (6U)#define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk#define SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)#define SPDIFRX_IMR_SYNCDIE_Pos (5U)#define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk#define SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)#define SPDIFRX_IMR_SBLKIE_Pos (4U)#define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk#define SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos)#define SPDIFRX_IMR_OVRIE_Pos (3U)#define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk#define SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos)#define SPDIFRX_IMR_PERRIE_Pos (2U)#define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk#define SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)#define SPDIFRX_IMR_CSRNEIE_Pos (1U)#define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk#define SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)#define SPDIFRX_IMR_RXNEIE_Pos (0U)#define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk#define SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos)#define SPDIFRX_CR_INSEL_Pos (16U)#define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk#define SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos)#define SPDIFRX_CR_WFA_Pos (14U)#define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk#define SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos)#define SPDIFRX_CR_NBTR_Pos (12U)#define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk#define SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos)#define SPDIFRX_CR_CHSEL_Pos (11U)#define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk#define SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)#define SPDIFRX_CR_CBDMAEN_Pos (10U)#define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk#define SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos)#define SPDIFRX_CR_PTMSK_Pos (9U)#define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk#define SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos)#define SPDIFRX_CR_CUMSK_Pos (8U)#define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk#define SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos)#define SPDIFRX_CR_VMSK_Pos (7U)#define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk#define SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos)#define SPDIFRX_CR_PMSK_Pos (6U)#define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk#define SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos)#define SPDIFRX_CR_DRFMT_Pos (4U)#define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk#define SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos)#define SPDIFRX_CR_RXSTEO_Pos (3U)#define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk#define SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)#define SPDIFRX_CR_RXDMAEN_Pos (2U)#define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk#define SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)#define SPDIFRX_CR_SPDIFEN_Pos (0U)#define SAI_xDR_DATA SAI_xDR_DATA_Msk#define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)#define SAI_xDR_DATA_Pos (0U)#define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk#define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)#define SAI_xCLRFR_CLFSDET_Pos (6U)#define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk#define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)#define SAI_xCLRFR_CAFSDET_Pos (5U)#define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk#define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)#define SAI_xCLRFR_CCNRDY_Pos (4U)#define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk#define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)#define SAI_xCLRFR_CFREQ_Pos (3U)#define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk#define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)#define SAI_xCLRFR_CWCKCFG_Pos (2U)#define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk#define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)#define SAI_xCLRFR_CMUTEDET_Pos (1U)#define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk#define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)#define SAI_xCLRFR_COVRUDR_Pos (0U)#define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL SAI_xSR_FLVL_Msk#define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_Pos (16U)#define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk#define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)#define SAI_xSR_LFSDET_Pos (6U)#define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk#define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)#define SAI_xSR_AFSDET_Pos (5U)#define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk#define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)#define SAI_xSR_CNRDY_Pos (4U)#define SAI_xSR_FREQ SAI_xSR_FREQ_Msk#define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)#define SAI_xSR_FREQ_Pos (3U)#define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk#define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)#define SAI_xSR_WCKCFG_Pos (2U)#define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk#define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)#define SAI_xSR_MUTEDET_Pos (1U)#define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk#define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)#define SAI_xSR_OVRUDR_Pos (0U)#define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk#define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)#define SAI_xIMR_LFSDETIE_Pos (6U)#define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk#define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)#define SAI_xIMR_AFSDETIE_Pos (5U)#define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk#define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)#define SAI_xIMR_CNRDYIE_Pos (4U)#define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk#define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)#define SAI_xIMR_FREQIE_Pos (3U)#define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk#define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)#define SAI_xIMR_WCKCFGIE_Pos (2U)#define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk#define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)#define SAI_xIMR_MUTEDETIE_Pos (1U)#define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk#define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)#define SAI_xIMR_OVRUDRIE_Pos (0U)#define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk#define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)#define SAI_xSLOTR_SLOTEN_Pos (16U)#define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk#define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_Pos (8U)#define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk#define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ_Pos (6U)#define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk#define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_Pos (0U)#define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL#define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk#define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)#define SAI_xFRCR_FSOFF_Pos (18U)#define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk#define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)#define USART_ISR_TC_Pos (6U)#define USART_ISR_RXNE USART_ISR_RXNE_Msk#define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)#define USART_ISR_RXNE_Pos (5U)#define USART_ISR_IDLE USART_ISR_IDLE_Msk#define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)#define USART_ISR_IDLE_Pos (4U)#define USART_ISR_ORE USART_ISR_ORE_Msk#define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)#define USART_ISR_ORE_Pos (3U)#define USART_ISR_NE USART_ISR_NE_Msk#define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)#define USART_ISR_NE_Pos (2U)#define USART_ISR_FE USART_ISR_FE_Msk#define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)#define USART_ISR_FE_Pos (1U)#define USART_ISR_PE USART_ISR_PE_Msk#define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)#define USART_ISR_PE_Pos (0U)#define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk#define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)#define USART_RQR_TXFRQ_Pos (4U)#define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk#define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)#define USART_RQR_RXFRQ_Pos (3U)#define USART_RQR_MMRQ USART_RQR_MMRQ_Msk#define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)#define USART_RQR_MMRQ_Pos (2U)#define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk#define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)#define USART_RQR_SBKRQ_Pos (1U)#define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk#define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)#define USART_RQR_ABRRQ_Pos (0U)#define USART_RTOR_BLEN USART_RTOR_BLEN_Msk#define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)#define USART_RTOR_BLEN_Pos (24U)#define USART_RTOR_RTO USART_RTOR_RTO_Msk#define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)#define USART_RTOR_RTO_Pos (0U)#define USART_GTPR_GT USART_GTPR_GT_Msk#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)#define USART_GTPR_GT_Pos (8U)#define USART_GTPR_PSC USART_GTPR_PSC_Msk#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)#define USART_GTPR_PSC_Pos (0U)#define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk#define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)#define USART_BRR_DIV_MANTISSA_Pos (4U)#define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk#define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)#define USART_BRR_DIV_FRACTION_Pos (0U)#define USART_CR3_UCESM USART_CR3_UCESM_Msk#define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos)#define USART_CR3_UCESM_Pos (23U)#define USART_CR3_WUFIE USART_CR3_WUFIE_Msk#define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)#define USART_CR3_WUFIE_Pos (22U)#define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS USART_CR3_WUS_Msk#define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS_Pos (20U)#define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk#define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_Pos (17U)#define USART_CR3_DEP USART_CR3_DEP_Msk#define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)#define USART_CR3_DEP_Pos (15U)#define USART_CR3_DEM USART_CR3_DEM_Msk#define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)#define USART_CR3_DEM_Pos (14U)#define USART_CR3_DDRE USART_CR3_DDRE_Msk#define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)#define USART_CR3_DDRE_Pos (13U)#define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk#define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)#define USART_CR3_OVRDIS_Pos (12U)#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)#define USART_CR3_ONEBIT_Pos (11U)#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)#define USART_CR3_CTSIE_Pos (10U)#define USART_CR3_CTSE USART_CR3_CTSE_Msk#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)#define USART_CR3_CTSE_Pos (9U)#define USART_CR3_RTSE USART_CR3_RTSE_Msk#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)#define USART_CR3_RTSE_Pos (8U)#define USART_CR3_DMAT USART_CR3_DMAT_Msk#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)#define USART_CR3_DMAT_Pos (7U)#define USART_CR3_DMAR USART_CR3_DMAR_Msk#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)#define USART_CR3_DMAR_Pos (6U)#define USART_CR3_SCEN USART_CR3_SCEN_Msk#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)#define USART_CR3_SCEN_Pos (5U)#define USART_CR3_NACK USART_CR3_NACK_Msk#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)#define USART_CR3_NACK_Pos (4U)#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)#define USART_CR3_HDSEL_Pos (3U)#define USART_CR3_IRLP USART_CR3_IRLP_Msk#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)#define USART_CR3_IRLP_Pos (2U)#define USART_CR3_IREN USART_CR3_IREN_Msk#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)#define USART_CR3_IREN_Pos (1U)#define USART_CR3_EIE USART_CR3_EIE_Msk#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)#define USART_CR3_EIE_Pos (0U)#define USART_CR2_ADD USART_CR2_ADD_Msk#define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)#define USART_CR2_ADD_Pos (24U)#define USART_CR2_RTOEN USART_CR2_RTOEN_Msk#define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)#define USART_CR2_RTOEN_Pos (23U)#define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk#define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE_Pos (21U)#define USART_CR2_ABREN USART_CR2_ABREN_Msk#define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)#define USART_CR2_ABREN_Pos (20U)#define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk#define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)#define USART_CR2_MSBFIRST_Pos (19U)#define USART_CR2_DATAINV USART_CR2_DATAINV_Msk#define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)#define USART_CR2_DATAINV_Pos (18U)#define USART_CR2_TXINV USART_CR2_TXINV_Msk#define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)#define USART_CR2_TXINV_Pos (17U)#define USART_CR2_RXINV USART_CR2_RXINV_Msk#define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)#define USART_CR2_RXINV_Pos (16U)#define USART_CR2_SWAP USART_CR2_SWAP_Msk#define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)#define USART_CR2_SWAP_Pos (15U)#define USART_CR2_LINEN USART_CR2_LINEN_Msk#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)#define USART_CR2_LINEN_Pos (14U)#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP USART_CR2_STOP_Msk#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP_Pos (12U)#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)#define USART_CR2_CLKEN_Pos (11U)#define USART_CR2_CPOL USART_CR2_CPOL_Msk#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)#define USART_CR2_CPOL_Pos (10U)#define USART_CR2_CPHA USART_CR2_CPHA_Msk#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)#define USART_CR2_CPHA_Pos (9U)#define USART_CR2_LBCL USART_CR2_LBCL_Msk#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)#define USART_CR2_LBCL_Pos (8U)#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)#define USART_CR2_LBDIE_Pos (6U)#define USART_CR2_LBDL USART_CR2_LBDL_Msk#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)#define USART_CR2_LBDL_Pos (5U)#define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk#define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)#define USART_CR2_ADDM7_Pos (4U)#define USART_CR1_M_1 USART_CR1_M1#define USART_CR1_M_0 USART_CR1_M0#define USART_CR1_M1 0x10000000U#define USART_CR1_EOBIE USART_CR1_EOBIE_Msk#define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)#define USART_CR1_EOBIE_Pos (27U)#define USART_CR1_RTOIE USART_CR1_RTOIE_Msk#define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)#define USART_CR1_RTOIE_Pos (26U)#define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT USART_CR1_DEAT_Msk#define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_Pos (21U)#define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT USART_CR1_DEDT_Msk#define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_Pos (16U)#define USART_CR1_OVER8 USART_CR1_OVER8_Msk#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)#define USART_CR1_OVER8_Pos (15U)#define USART_CR1_CMIE USART_CR1_CMIE_Msk#define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)#define USART_CR1_CMIE_Pos (14U)#define USART_CR1_MME USART_CR1_MME_Msk#define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)#define USART_CR1_MME_Pos (13U)#define USART_CR1_M0 (0x00001UL << USART_CR1_M_Pos)#define USART_CR1_M USART_CR1_M_Msk#define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)#define USART_CR1_M_Pos (12U)#define USART_CR1_WAKE USART_CR1_WAKE_Msk#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)#define USART_CR1_WAKE_Pos (11U)#define USART_CR1_PCE USART_CR1_PCE_Msk#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)#define USART_CR1_PCE_Pos (10U)#define USART_CR1_PS USART_CR1_PS_Msk#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)#define USART_CR1_PS_Pos (9U)#define USART_CR1_PEIE USART_CR1_PEIE_Msk#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)#define USART_CR1_PEIE_Pos (8U)#define USART_CR1_TXEIE USART_CR1_TXEIE_Msk#define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)#define USART_CR1_TXEIE_Pos (7U)#define USART_CR1_TCIE USART_CR1_TCIE_Msk#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)#define USART_CR1_TCIE_Pos (6U)#define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk#define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)#define USART_CR1_RXNEIE_Pos (5U)#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)#define USART_CR1_IDLEIE_Pos (4U)#define USART_CR1_TE USART_CR1_TE_Msk#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)#define USART_CR1_TE_Pos (3U)#define USART_CR1_RE USART_CR1_RE_Msk#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)#define USART_CR1_RE_Pos (2U)#define USART_CR1_UESM USART_CR1_UESM_Msk#define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)#define USART_CR1_UESM_Pos (1U)#define USART_CR1_UE USART_CR1_UE_Msk#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)#define USART_CR1_UE_Pos (0U)#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk#define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)#define LPTIM_CNT_CNT_Pos (0U)#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk#define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)#define LPTIM_ARR_ARR_Pos (0U)#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk#define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)#define LPTIM_CMP_CMP_Pos (0U)#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk#define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)#define LPTIM_CR_CNTSTRT_Pos (2U)#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk#define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)#define LPTIM_CR_SNGSTRT_Pos (1U)#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk#define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)#define LPTIM_CR_ENABLE_Pos (0U)#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk#define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)#define LPTIM_CFGR_ENC_Pos (24U)#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk#define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)#define LPTIM_CFGR_COUNTMODE_Pos (23U)#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk#define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)#define LPTIM_CFGR_PRELOAD_Pos (22U)#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk#define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)#define LPTIM_CFGR_WAVPOL_Pos (21U)#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk#define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)#define LPTIM_CFGR_WAVE_Pos (20U)#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk#define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)#define LPTIM_CFGR_TIMOUT_Pos (19U)#define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk#define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN_Pos (17U)#define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk#define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_Pos (13U)#define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk#define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_Pos (9U)#define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk#define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT_Pos (6U)#define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk#define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT_Pos (3U)#define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk#define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL_Pos (1U)#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk#define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)#define LPTIM_CFGR_CKSEL_Pos (0U)#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk#define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)#define LPTIM_IER_DOWNIE_Pos (6U)#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk#define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)#define LPTIM_IER_UPIE_Pos (5U)#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk#define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)#define LPTIM_IER_ARROKIE_Pos (4U)#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk#define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)#define LPTIM_IER_CMPOKIE_Pos (3U)#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk#define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)#define LPTIM_IER_EXTTRIGIE_Pos (2U)#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk#define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)#define LPTIM_IER_ARRMIE_Pos (1U)#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk#define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)#define LPTIM_IER_CMPMIE_Pos (0U)#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk#define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)#define LPTIM_ICR_DOWNCF_Pos (6U)#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk#define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)#define LPTIM_ICR_UPCF_Pos (5U)#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk#define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)#define LPTIM_ICR_ARROKCF_Pos (4U)#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk#define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)#define LPTIM_ICR_CMPOKCF_Pos (3U)#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk#define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)#define LPTIM_ICR_EXTTRIGCF_Pos (2U)#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk#define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)#define LPTIM_ICR_ARRMCF_Pos (1U)#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk#define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)#define LPTIM_ICR_CMPMCF_Pos (0U)#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk#define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)#define LPTIM_ISR_DOWN_Pos (6U)#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk#define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)#define LPTIM_ISR_UP_Pos (5U)#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk#define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)#define LPTIM_ISR_ARROK_Pos (4U)#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk#define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)#define LPTIM_ISR_CMPOK_Pos (3U)#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk#define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)#define LPTIM_ISR_EXTTRIG_Pos (2U)#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk#define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)#define LPTIM_ISR_ARRM_Pos (1U)#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk#define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)#define LPTIM_ISR_CMPM_Pos (0U)#define TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk#define TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos)#define TIM8_AF2_BK2INP_Pos (9U)#define TIM8_AF2_BK2DF1BKE TIM8_AF2_BK2DF1BKE_Msk#define TIM8_AF2_BK2DF1BKE_Msk (0x1UL << TIM8_AF2_BK2DF1BKE_Pos)#define TIM8_AF2_BK2DF1BKE_Pos (8U)#define TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk#define TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos)#define TIM8_AF2_BK2INE_Pos (0U)#define TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk#define TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos)#define TIM8_AF1_BKINP_Pos (9U)#define TIM8_AF1_BKDF1BKE TIM8_AF1_BKDF1BKE_Msk#define TIM8_AF1_BKDF1BKE_Msk (0x1UL << TIM8_AF1_BKDF1BKE_Pos)#define TIM8_AF1_BKDF1BKE_Pos (8U)#define TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk#define TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos)#define TIM8_AF1_BKINE_Pos (0U)#define TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk#define TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos)#define TIM1_AF2_BK2INP_Pos (9U)#define TIM1_AF2_BK2DF1BKE TIM1_AF2_BK2DF1BKE_Msk#define TIM1_AF2_BK2DF1BKE_Msk (0x1UL << TIM1_AF2_BK2DF1BKE_Pos)#define TIM1_AF2_BK2DF1BKE_Pos (8U)#define TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk#define TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos)#define TIM1_AF2_BK2INE_Pos (0U)#define TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk#define TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos)#define TIM1_AF1_BKINP_Pos (9U)#define TIM1_AF1_BKDF1BKE TIM1_AF1_BKDF1BKE_Msk#define TIM1_AF1_BKDF1BKE_Msk (0x1UL << TIM1_AF1_BKDF1BKE_Pos)#define TIM1_AF1_BKDF1BKE_Pos (8U)#define TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk#define TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos)#define TIM1_AF1_BKINE_Pos (0U)#define TIM_CCR6_CCR6 ((uint16_t)0xFFFFU)#define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk#define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)#define TIM_CCR5_GC5C3_Pos (31U)#define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk#define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)#define TIM_CCR5_GC5C2_Pos (30U)#define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk#define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)#define TIM_CCR5_GC5C1_Pos (29U)#define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk#define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)#define TIM_CCR5_CCR5_Pos (0U)#define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk#define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)#define TIM_CCMR3_OC6CE_Pos (15U)#define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk#define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_Pos (12U)#define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk#define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)#define TIM_CCMR3_OC6PE_Pos (11U)#define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk#define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)#define TIM_CCMR3_OC6FE_Pos (10U)#define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk#define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)#define TIM_CCMR3_OC5CE_Pos (7U)#define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk#define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_Pos (4U)#define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk#define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)#define TIM_CCMR3_OC5PE_Pos (3U)#define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk#define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)#define TIM_CCMR3_OC5FE_Pos (2U)#define TIM11_OR_TI1_RMP_1 (0x2UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP_0 (0x1UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP TIM11_OR_TI1_RMP_Msk#define TIM11_OR_TI1_RMP_Msk (0x3UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP_Pos (0U)#define TIM5_OR_TI4_RMP_1 (0x2UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP_0 (0x1UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP TIM5_OR_TI4_RMP_Msk#define TIM5_OR_TI4_RMP_Msk (0x3UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP_Pos (6U)#define TIM2_OR_ITR1_RMP_1 (0x2UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP_0 (0x1UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP TIM2_OR_ITR1_RMP_Msk#define TIM2_OR_ITR1_RMP_Msk (0x3UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP_Pos (10U)#define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk#define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP_Pos (10U)#define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk#define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP_Pos (6U)#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)#define TIM_DMAR_DMAB_Pos (0U)#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL TIM_DCR_DBL_Msk#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_Pos (8U)#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)#define USB_OTG_GINTSTS_SRQINT_Pos (30U)#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)#define USB_OTG_GINTSTS_DISCINT_Pos (29U)#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)#define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk#define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)#define USB_OTG_GINTSTS_LPMINT_Pos (27U)#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)#define USB_OTG_GINTSTS_PTXFE_Pos (26U)#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)#define USB_OTG_GINTSTS_HCINT_Pos (25U)#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)#define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk#define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)#define USB_OTG_GINTSTS_RSTDET_Pos (23U)#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)#define USB_OTG_GINTSTS_OEPINT_Pos (19U)#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)#define USB_OTG_GINTSTS_IEPINT_Pos (18U)#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)#define USB_OTG_GINTSTS_EOPF_Pos (15U)#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)#define USB_OTG_GINTSTS_USBRST_Pos (12U)#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)#define USB_OTG_GINTSTS_ESUSP_Pos (10U)#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)#define USB_OTG_GINTSTS_SOF_Pos (3U)#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)#define USB_OTG_GINTSTS_OTGINT_Pos (2U)#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)#define USB_OTG_GINTSTS_MMIS_Pos (1U)#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)#define USB_OTG_GINTSTS_CMOD_Pos (0U)#define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk#define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)#define USB_OTG_DOEPMSK_NYETM_Pos (14U)#define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk#define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)#define USB_OTG_DOEPMSK_NAKM_Pos (13U)#define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk#define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)#define USB_OTG_DOEPMSK_BERRM_Pos (12U)#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)#define USB_OTG_DOEPMSK_BOIM_Pos (9U)#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)#define USB_OTG_DOEPMSK_OPEM_Pos (8U)#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)#define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk#define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)#define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)#define USB_OTG_DOEPMSK_STUPM_Pos (3U)#define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk#define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)#define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)#define USB_OTG_DOEPMSK_EPDM_Pos (1U)#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)#define USB_OTG_HAINT_HAINT_Pos (0U)#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)#define USB_OTG_DIEPMSK_BIM_Pos (9U)#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)#define USB_OTG_DIEPMSK_TOM_Pos (3U)#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)#define USB_OTG_DIEPMSK_EPDM_Pos (1U)#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)#define USB_OTG_GRSTCTL_FCRST_Pos (2U)#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)#define USB_OTG_GRSTCTL_HSRST_Pos (1U)#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)#define USB_OTG_GRSTCTL_CSRST_Pos (0U)#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)#define USB_OTG_GUSBCFG_PTCI_Pos (24U)#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)#define USB_OTG_GUSBCFG_PCCI_Pos (23U)#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_Pos (10U)#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)#define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)#define USB_OTG_GAHBCFG_GINT_Pos (0U)#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)#define USB_OTG_DSTS_FNSOF_Pos (8U)#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)#define USB_OTG_DSTS_EERR_Pos (3U)#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD_Pos (1U)#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)#define USB_OTG_DSTS_SUSPSTS_Pos (0U)#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)#define USB_OTG_HFNUM_FTREM_Pos (16U)#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)#define USB_OTG_HFNUM_FRNUM_Pos (0U)#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)#define USB_OTG_HFIR_FRIVL_Pos (0U)#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)#define USB_OTG_DCTL_POPRGDNE_Pos (11U)#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)#define USB_OTG_DCTL_CGONAK_Pos (10U)#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)#define USB_OTG_DCTL_SGONAK_Pos (9U)#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)#define USB_OTG_DCTL_CGINAK_Pos (8U)#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)#define USB_OTG_DCTL_SGINAK_Pos (7U)#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_Pos (4U)#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)#define USB_OTG_DCTL_GONSTS_Pos (3U)#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)#define USB_OTG_DCTL_GINSTS_Pos (2U)#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)#define USB_OTG_DCTL_SDIS_Pos (1U)#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)#define USB_OTG_DCTL_RWUSIG_Pos (0U)#define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk#define USB_OTG_GOTGINT_IDCHNG_Msk (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)#define USB_OTG_GOTGINT_IDCHNG_Pos (20U)#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)#define USB_OTG_GOTGINT_HNGDET_Pos (17U)#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)#define USB_OTG_GOTGINT_SEDET_Pos (2U)#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk#define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)#define USB_OTG_PCGCR_PHYSUSP_Pos (4U)#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk#define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)#define USB_OTG_PCGCR_GATEHCLK_Pos (1U)#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk#define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)#define USB_OTG_PCGCR_STPPCLK_Pos (0U)#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL_Pos (11U)#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_Pos (4U)#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD_Pos (0U)#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)#define USB_OTG_HCFG_FSLSS_Pos (2U)#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS_Pos (0U)#define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk#define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)#define USB_OTG_GOTGCTL_OTGVER_Pos (20U)#define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk#define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)#define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)#define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk#define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)#define USB_OTG_GOTGCTL_ASVLD_Pos (18U)#define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk#define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)#define USB_OTG_GOTGCTL_DBCT_Pos (17U)#define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk#define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)#define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)#define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk#define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)#define USB_OTG_GOTGCTL_EHEN_Pos (12U)#define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk#define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)#define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)#define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk#define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)#define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)#define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk#define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)#define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)#define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk#define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)#define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)#define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk#define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)#define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)#define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk#define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)#define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)#define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk#define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)#define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)#define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk#define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)#define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)#define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk#define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)#define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)#define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk#define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)#define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)#define USB_OTG_GOTGCTL_SRQ_Pos (1U)#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)#define ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk#define ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)#define ETH_DMACHRBAR_HRBAP_Pos (0U)#define ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk#define ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)#define ETH_DMACHTBAR_HTBAP_Pos (0U)#define ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk#define ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)#define ETH_DMACHRDR_HRDAP_Pos (0U)#define ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk#define ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)#define ETH_DMACHTDR_HTDAP_Pos (0U)#define ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk#define ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)#define ETH_DMAMFBOCR_MFC_Pos (0U)#define ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk#define ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)#define ETH_DMAMFBOCR_OMFC_Pos (16U)#define ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk#define ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)#define ETH_DMAMFBOCR_MFA_Pos (17U)#define ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk#define ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)#define ETH_DMAMFBOCR_OFOC_Pos (28U)#define ETH_DMAIER_TIE ETH_DMAIER_TIE_Msk#define ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos)#define ETH_DMAIER_TIE_Pos (0U)#define ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk#define ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos)#define ETH_DMAIER_TPSIE_Pos (1U)#define ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk#define ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos)#define ETH_DMAIER_TBUIE_Pos (2U)#define ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk#define ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos)#define ETH_DMAIER_TJTIE_Pos (3U)#define ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk#define ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos)#define ETH_DMAIER_ROIE_Pos (4U)#define ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk#define ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos)#define ETH_DMAIER_TUIE_Pos (5U)#define ETH_DMAIER_RIE ETH_DMAIER_RIE_Msk#define ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos)#define ETH_DMAIER_RIE_Pos (6U)#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA TIM_DCR_DBA_Msk#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_Pos (0U)#define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk#define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)#define TIM_BDTR_BK2P_Pos (25U)#define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk#define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)#define TIM_BDTR_BK2E_Pos (24U)#define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk#define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)#define TIM_BDTR_BK2F_Pos (20U)#define TIM_BDTR_BKF TIM_BDTR_BKF_Msk#define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)#define TIM_BDTR_BKF_Pos (16U)#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)#define TIM_BDTR_MOE_Pos (15U)#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)#define TIM_BDTR_AOE_Pos (14U)#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)#define TIM_BDTR_BKP_Pos (13U)#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)#define TIM_BDTR_BKE_Pos (12U)#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)#define TIM_BDTR_OSSR_Pos (11U)#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)#define TIM_BDTR_OSSI_Pos (10U)#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK_Pos (8U)#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_Pos (0U)#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)#define TIM_CCR4_CCR4_Pos (0U)#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)#define TIM_CCR3_CCR3_Pos (0U)#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)#define TIM_CCR2_CCR2_Pos (0U)#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)#define TIM_CCR1_CCR1_Pos (0U)#define TIM_RCR_REP TIM_RCR_REP_Msk#define TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos)#define TIM_RCR_REP_Pos (0U)#define TIM_ARR_ARR TIM_ARR_ARR_Msk#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)#define TIM_ARR_ARR_Pos (0U)#define TIM_PSC_PSC TIM_PSC_PSC_Msk#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)#define TIM_PSC_PSC_Pos (0U)#define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk#define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)#define TIM_CNT_UIFCPY_Pos (31U)#define TIM_CNT_CNT TIM_CNT_CNT_Msk#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)#define TIM_CNT_CNT_Pos (0U)#define TIM_CCER_CC6P TIM_CCER_CC6P_Msk#define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)#define TIM_CCER_CC6P_Pos (21U)#define TIM_CCER_CC6E TIM_CCER_CC6E_Msk#define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)#define TIM_CCER_CC6E_Pos (20U)#define TIM_CCER_CC5P TIM_CCER_CC5P_Msk#define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)#define TIM_CCER_CC5P_Pos (17U)#define TIM_CCER_CC5E TIM_CCER_CC5E_Msk#define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)#define TIM_CCER_CC5E_Pos (16U)#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)#define TIM_CCER_CC4NP_Pos (15U)#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)#define TIM_CCER_CC4P_Pos (13U)#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)#define TIM_CCER_CC4E_Pos (12U)#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)#define TIM_CCER_CC3NP_Pos (11U)#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)#define TIM_CCER_CC3NE_Pos (10U)#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)#define TIM_CCER_CC3P_Pos (9U)#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)#define TIM_CCER_CC3E_Pos (8U)#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)#define TIM_CCER_CC2NP_Pos (7U)#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)#define TIM_CCER_CC2NE_Pos (6U)#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)#define TIM_CCER_CC2P_Pos (5U)#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)#define TIM_CCER_CC2E_Pos (4U)#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)#define TIM_CCER_CC1NP_Pos (3U)#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)#define TIM_CCER_CC1NE_Pos (2U)#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)#define TIM_CCER_CC1P_Pos (1U)#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)#define TIM_CCER_CC1E_Pos (0U)#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_Pos (12U)#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC_Pos (10U)#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_Pos (4U)#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC_Pos (2U)#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)#define TIM_CCMR2_OC4CE_Pos (15U)#define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk#define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_Pos (12U)#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)#define TIM_CCMR2_OC4PE_Pos (11U)#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)#define TIM_CCMR2_OC4FE_Pos (10U)#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S_Pos (8U)#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)#define TIM_CCMR2_OC3CE_Pos (7U)#define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk#define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_Pos (4U)#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)#define TIM_CCMR2_OC3PE_Pos (3U)#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)#define TIM_CCMR2_OC3FE_Pos (2U)#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S_Pos (0U)#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_Pos (12U)#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC_Pos (10U)#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_Pos (4U)#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC_Pos (2U)#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)#define TIM_CCMR1_OC2CE_Pos (15U)#define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk#define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_Pos (12U)#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)#define TIM_CCMR1_OC2PE_Pos (11U)#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)#define TIM_CCMR1_OC2FE_Pos (10U)#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S_Pos (8U)#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)#define TIM_CCMR1_OC1CE_Pos (7U)#define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk#define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_Pos (4U)#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)#define TIM_CCMR1_OC1PE_Pos (3U)#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)#define TIM_CCMR1_OC1FE_Pos (2U)#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S_Pos (0U)#define TIM_EGR_B2G TIM_EGR_B2G_Msk#define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)#define TIM_EGR_B2G_Pos (8U)#define TIM_EGR_BG TIM_EGR_BG_Msk#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)#define TIM_EGR_BG_Pos (7U)#define TIM_EGR_TG TIM_EGR_TG_Msk#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)#define TIM_EGR_TG_Pos (6U)#define TIM_EGR_COMG TIM_EGR_COMG_Msk#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)#define TIM_EGR_COMG_Pos (5U)#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)#define TIM_EGR_CC4G_Pos (4U)#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)#define TIM_EGR_CC3G_Pos (3U)#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)#define TIM_EGR_CC2G_Pos (2U)#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)#define TIM_EGR_CC1G_Pos (1U)#define TIM_EGR_UG TIM_EGR_UG_Msk#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)#define TIM_EGR_UG_Pos (0U)#define TIM_SR_CC6IF TIM_SR_CC6IF_Msk#define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)#define TIM_SR_CC6IF_Pos (17U)#define TIM_SR_CC5IF TIM_SR_CC5IF_Msk#define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)#define TIM_SR_CC5IF_Pos (16U)#define TIM_SR_SBIF TIM_SR_SBIF_Msk#define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)#define TIM_SR_SBIF_Pos (13U)#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)#define TIM_SR_CC4OF_Pos (12U)#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)#define TIM_SR_CC3OF_Pos (11U)#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)#define TIM_SR_CC2OF_Pos (10U)#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)#define TIM_SR_CC1OF_Pos (9U)#define TIM_SR_B2IF TIM_SR_B2IF_Msk#define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)#define TIM_SR_B2IF_Pos (8U)#define TIM_SR_BIF TIM_SR_BIF_Msk#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)#define TIM_SR_BIF_Pos (7U)#define TIM_SR_TIF TIM_SR_TIF_Msk#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)#define TIM_SR_TIF_Pos (6U)#define TIM_SR_COMIF TIM_SR_COMIF_Msk#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)#define TIM_SR_COMIF_Pos (5U)#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)#define TIM_SR_CC4IF_Pos (4U)#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)#define TIM_SR_CC3IF_Pos (3U)#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)#define TIM_SR_CC2IF_Pos (2U)#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)#define TIM_SR_CC1IF_Pos (1U)#define TIM_SR_UIF TIM_SR_UIF_Msk#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)#define TIM_SR_UIF_Pos (0U)#define TIM_DIER_TDE TIM_DIER_TDE_Msk#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)#define TIM_DIER_TDE_Pos (14U)#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)#define TIM_DIER_COMDE_Pos (13U)#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)#define TIM_DIER_CC4DE_Pos (12U)#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)#define TIM_DIER_CC3DE_Pos (11U)#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)#define TIM_DIER_CC2DE_Pos (10U)#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)#define TIM_DIER_CC1DE_Pos (9U)#define TIM_DIER_UDE TIM_DIER_UDE_Msk#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)#define TIM_DIER_UDE_Pos (8U)#define TIM_DIER_BIE TIM_DIER_BIE_Msk#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)#define TIM_DIER_BIE_Pos (7U)#define TIM_DIER_TIE TIM_DIER_TIE_Msk#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)#define TIM_DIER_TIE_Pos (6U)#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)#define TIM_DIER_COMIE_Pos (5U)#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)#define TIM_DIER_CC4IE_Pos (4U)#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)#define TIM_DIER_CC3IE_Pos (3U)#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)#define TIM_DIER_CC2IE_Pos (2U)#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)#define TIM_DIER_CC1IE_Pos (1U)#define TIM_DIER_UIE TIM_DIER_UIE_Msk#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)#define TIM_DIER_UIE_Pos (0U)#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)#define TIM_SMCR_ETP_Pos (15U)#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)#define TIM_SMCR_ECE_Pos (14U)#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS_Pos (12U)#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_Pos (8U)#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)#define TIM_SMCR_MSM_Pos (7U)#define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS TIM_SMCR_TS_Msk#define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_Pos (4U)#define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk#define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_Pos (0U)#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)#define TIM_CR2_OIS4_Pos (14U)#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)#define TIM_CR2_OIS3N_Pos (13U)#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)#define TIM_CR2_OIS3_Pos (12U)#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)#define TIM_CR2_OIS2N_Pos (11U)#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)#define TIM_CR2_OIS2_Pos (10U)#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)#define TIM_CR2_OIS1N_Pos (9U)#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)#define TIM_CR2_OIS1_Pos (8U)#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)#define TIM_CR2_TI1S_Pos (7U)#define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk#define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_Pos (20U)#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS TIM_CR2_MMS_Msk#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_Pos (4U)#define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk#define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)#define TIM_CR2_OIS6_Pos (18U)#define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk#define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)#define TIM_CR2_OIS5_Pos (16U)#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)#define TIM_CR2_CCDS_Pos (3U)#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)#define TIM_CR2_CCUS_Pos (2U)#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)#define TIM_CR2_CCPC_Pos (0U)#define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk#define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)#define TIM_CR1_UIFREMAP_Pos (11U)#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD TIM_CR1_CKD_Msk#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD_Pos (8U)#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)#define TIM_CR1_ARPE_Pos (7U)#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS TIM_CR1_CMS_Msk#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS_Pos (5U)#define TIM_CR1_DIR TIM_CR1_DIR_Msk#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)#define TIM_CR1_DIR_Pos (4U)#define TIM_CR1_OPM TIM_CR1_OPM_Msk#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)#define TIM_CR1_OPM_Pos (3U)#define TIM_CR1_URS TIM_CR1_URS_Msk#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)#define ETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U)#define ETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk#define ETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)#define ETH_MACDBGR_RFFL_FULL_Pos (8U)#define ETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk#define ETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos)#define ETH_MACDBGR_RFFL_Pos (8U)#define ETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk#define ETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos)#define ETH_MACDBGR_MMTEA_Pos (16U)#define ETH_MACDBGR_MTFCS_IDLE 0x00000000U#define ETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk#define ETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)#define ETH_MACDBGR_MTFCS_WAITING_Pos (17U)#define ETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U)#define ETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)#define ETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U)#define ETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk#define ETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos)#define ETH_MACDBGR_MTFCS_Pos (17U)#define ETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk#define ETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos)#define ETH_MACDBGR_MTP_Pos (19U)#define ETH_MACDBGR_TFRS_IDLE 0x00000000U#define ETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk#define ETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)#define ETH_MACDBGR_TFRS_READ_Pos (20U)#define ETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk#define ETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)#define ETH_MACDBGR_TFRS_WAITING_Pos (21U)#define ETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk#define ETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)#define ETH_MACDBGR_TFRS_WRITING_Pos (20U)#define ETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk#define ETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos)#define ETH_MACDBGR_TFRS_Pos (20U)#define ETH_MACDBGR_TPWA ETH_MACDBGR_TPWA_Msk#define ETH_MACDBGR_TPWA_Msk (0x1UL << ETH_MACDBGR_TPWA_Pos)#define ETH_MACDBGR_TPWA_Pos (22U)#define ETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk#define ETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos)#define ETH_MACDBGR_TFNE_Pos (24U)#define ETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk#define ETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos)#define ETH_MACDBGR_TFF_Pos (25U)#define ETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk#define ETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos)#define ETH_MACPMTCSR_PD_Pos (0U)#define ETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk#define ETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos)#define ETH_MACPMTCSR_MPE_Pos (1U)#define ETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk#define ETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos)#define ETH_MACPMTCSR_WFE_Pos (2U)#define ETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk#define ETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos)#define ETH_MACPMTCSR_MPR_Pos (5U)#define ETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk#define ETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos)#define ETH_MACPMTCSR_WFR_Pos (6U)#define ETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk#define ETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos)#define ETH_MACPMTCSR_GU_Pos (9U)#define ETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk#define ETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)#define ETH_MACPMTCSR_WFFRPR_Pos (31U)#define ETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk#define ETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)#define ETH_MACRWUFFR_D_Pos (0U)#define ETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk#define ETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)#define ETH_MACVLANTR_VLANTI_Pos (0U)#define ETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk#define ETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos)#define ETH_MACVLANTR_VLANTC_Pos (16U)#define ETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk#define ETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos)#define ETH_MACFCR_FCBBPA_Pos (0U)#define ETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk#define ETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos)#define ETH_MACFCR_TFCE_Pos (1U)#define ETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk#define ETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos)#define ETH_MACFCR_RFCE_Pos (2U)#define ETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk#define ETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos)#define ETH_MACFCR_UPFD_Pos (3U)#define ETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk#define ETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)#define ETH_MACFCR_PLT_Minus256_Pos (4U)#define ETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk#define ETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)#define ETH_MACFCR_PLT_Minus144_Pos (5U)#define ETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk#define ETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)#define ETH_MACFCR_PLT_Minus28_Pos (4U)#define ETH_MACFCR_PLT_Minus4 0x00000000U#define ETH_MACFCR_PLT ETH_MACFCR_PLT_Msk#define ETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos)#define ETH_MACFCR_PLT_Pos (4U)#define ETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk#define ETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos)#define ETH_MACFCR_ZQPD_Pos (7U)#define ETH_MACFCR_PT ETH_MACFCR_PT_Msk#define ETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos)#define ETH_MACFCR_PT_Pos (16U)#define ETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk#define ETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos)#define ETH_MACMIIDR_MD_Pos (0U)#define ETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk#define ETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos)#define ETH_MACMIIAR_MB_Pos (0U)#define ETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk#define ETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos)#define ETH_MACMIIAR_MW_Pos (1U)#define ETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk#define ETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)#define ETH_MACMIIAR_CR_Div102_Pos (4U)#define ETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk#define ETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)#define ETH_MACMIIAR_CR_Div26_Pos (2U)#define ETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk#define ETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)#define ETH_MACMIIAR_CR_Div16_Pos (3U)#define ETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk#define ETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)#define ETH_MACMIIAR_CR_Div62_Pos (2U)#define ETH_MACMIIAR_CR_Div42 0x00000000U#define ETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk#define ETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos)#define ETH_MACMIIAR_CR_Pos (2U)#define ETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk#define ETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos)#define ETH_MACMIIAR_MR_Pos (6U)#define ETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk#define ETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos)#define ETH_MACMIIAR_PA_Pos (11U)#define ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk#define ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)#define ETH_MACHTLR_HTL_Pos (0U)#define ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk#define ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)#define ETH_MACHTHR_HTH_Pos (0U)#define ETH_MACFFR_PM ETH_MACFFR_PM_Msk#define ETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos)#define ETH_MACFFR_PM_Pos (0U)#define ETH_MACFFR_HU ETH_MACFFR_HU_Msk#define ETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos)#define ETH_MACFFR_HU_Pos (1U)#define ETH_MACFFR_HM ETH_MACFFR_HM_Msk#define ETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos)#define ETH_MACFFR_HM_Pos (2U)#define ETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk#define ETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos)#define ETH_MACFFR_DAIF_Pos (3U)#define ETH_MACFFR_PAM ETH_MACFFR_PAM_Msk#define ETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos)#define ETH_MACFFR_PAM_Pos (4U)#define ETH_MACFFR_BFD ETH_MACFFR_BFD_Msk#define ETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos)#define ETH_MACFFR_BFD_Pos (5U)#define ETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U)#define ETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk#define ETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)#define ETH_MACFFR_PCF_ForwardAll_Pos (7U)#define ETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk#define ETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)#define ETH_MACFFR_PCF_BlockAll_Pos (6U)#define ETH_MACFFR_PCF ETH_MACFFR_PCF_Msk#define ETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos)#define ETH_MACFFR_PCF_Pos (6U)#define ETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk#define ETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos)#define ETH_MACFFR_SAIF_Pos (8U)#define ETH_MACFFR_SAF ETH_MACFFR_SAF_Msk#define ETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos)#define ETH_MACFFR_SAF_Pos (9U)#define ETH_MACFFR_HPF ETH_MACFFR_HPF_Msk#define ETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos)#define ETH_MACFFR_HPF_Pos (10U)#define ETH_MACFFR_RA ETH_MACFFR_RA_Msk#define ETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos)#define ETH_MACFFR_RA_Pos (31U)#define ETH_MACCR_RE ETH_MACCR_RE_Msk#define ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos)#define ETH_MACCR_RE_Pos (2U)#define ETH_MACCR_TE ETH_MACCR_TE_Msk#define ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos)#define ETH_MACCR_TE_Pos (3U)#define ETH_MACCR_DC ETH_MACCR_DC_Msk#define ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos)#define ETH_MACCR_DC_Pos (4U)#define ETH_MACCR_BL_1 0x00000060U#define ETH_MACCR_BL_4 0x00000040U#define ETH_MACCR_BL_8 0x00000020U#define ETH_MACCR_BL_10 0x00000000U#define ETH_MACCR_BL ETH_MACCR_BL_Msk#define ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos)#define ETH_MACCR_BL_Pos (5U)#define ETH_MACCR_APCS ETH_MACCR_APCS_Msk#define ETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos)#define ETH_MACCR_APCS_Pos (7U)#define ETH_MACCR_RD ETH_MACCR_RD_Msk#define ETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos)#define ETH_MACCR_RD_Pos (9U)#define ETH_MACCR_IPCO ETH_MACCR_IPCO_Msk#define ETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos)#define ETH_MACCR_IPCO_Pos (10U)#define ETH_MACCR_DM ETH_MACCR_DM_Msk#define ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos)#define ETH_MACCR_DM_Pos (11U)#define ETH_MACCR_LM ETH_MACCR_LM_Msk#define ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos)#define ETH_MACCR_LM_Pos (12U)#define ETH_MACCR_ROD ETH_MACCR_ROD_Msk#define ETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos)#define ETH_MACCR_ROD_Pos (13U)#define ETH_MACCR_FES ETH_MACCR_FES_Msk#define ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos)#define ETH_MACCR_FES_Pos (14U)#define ETH_MACCR_CSD ETH_MACCR_CSD_Msk#define ETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos)#define ETH_MACCR_CSD_Pos (16U)#define ETH_MACCR_IFG_40Bit 0x000E0000U#define ETH_MACCR_IFG_48Bit 0x000C0000U#define ETH_MACCR_IFG_56Bit 0x000A0000U#define ETH_MACCR_IFG_64Bit 0x00080000U#define ETH_MACCR_IFG_72Bit 0x00060000U#define ETH_MACCR_IFG_80Bit 0x00040000U#define ETH_MACCR_IFG_88Bit 0x00020000U#define ETH_MACCR_IFG_96Bit 0x00000000U#define ETH_MACCR_IFG ETH_MACCR_IFG_Msk#define ETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos)#define ETH_MACCR_IFG_Pos (17U)#define ETH_MACCR_JD ETH_MACCR_JD_Msk#define ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)#define ETH_MACCR_JD_Pos (22U)#define ETH_MACCR_WD ETH_MACCR_WD_Msk#define ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos)#define ETH_MACCR_WD_Pos (23U)#define ETH_MACCR_CSTF ETH_MACCR_CSTF_Msk#define ETH_MACCR_CSTF_Msk (0x1UL << ETH_MACCR_CSTF_Pos)#define ETH_MACCR_CSTF_Pos (25U)#define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)#define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)#define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)#define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)#define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)#define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)#define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)#define DBGMCU_APB1_FZ_DBG_CAN3_STOP DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos (13U)#define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)#define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)#define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos (9U)#define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)#define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)#define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)#define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)#define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)#define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)#define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)#define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)#define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)#define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk#define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE_Pos (6U)#define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk#define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)#define DBGMCU_CR_TRACE_IOEN_Pos (5U)#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk#define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)#define DBGMCU_CR_DBG_STANDBY_Pos (2U)#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk#define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)#define DBGMCU_CR_DBG_STOP_Pos (1U)#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk#define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)#define DBGMCU_CR_DBG_SLEEP_Pos (0U)#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)#define DBGMCU_IDCODE_REV_ID_Pos (16U)#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)#define DBGMCU_IDCODE_DEV_ID_Pos (0U)#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)#define WWDG_SR_EWIF_Pos (0U)#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)#define WWDG_CFR_EWI_Pos (9U)#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk#define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB_Pos (7U)#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W WWDG_CFR_W_Msk#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_Pos (0U)#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)#define WWDG_CR_WDGA_Pos (7U)#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)#define WWDG_CR_T WWDG_CR_T_Msk#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)#define WWDG_CR_T_Pos (0U)#define USART_TDR_TDR USART_TDR_TDR_Msk#define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)#define USART_TDR_TDR_Pos (0U)#define USART_RDR_RDR USART_RDR_RDR_Msk#define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)#define USART_RDR_RDR_Pos (0U)#define USART_ICR_WUCF USART_ICR_WUCF_Msk#define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)#define USART_ICR_WUCF_Pos (20U)#define USART_ICR_CMCF USART_ICR_CMCF_Msk#define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)#define USART_ICR_CMCF_Pos (17U)#define USART_ICR_EOBCF USART_ICR_EOBCF_Msk#define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)#define USART_ICR_EOBCF_Pos (12U)#define USART_ICR_RTOCF USART_ICR_RTOCF_Msk#define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)#define USART_ICR_RTOCF_Pos (11U)#define USART_ICR_CTSCF USART_ICR_CTSCF_Msk#define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)#define USART_ICR_CTSCF_Pos (9U)#define USART_ICR_LBDCF USART_ICR_LBDCF_Msk#define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)#define USART_ICR_LBDCF_Pos (8U)#define USART_ICR_TCCF USART_ICR_TCCF_Msk#define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)#define USART_ICR_TCCF_Pos (6U)#define USART_ICR_IDLECF USART_ICR_IDLECF_Msk#define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)#define USART_ICR_IDLECF_Pos (4U)#define USART_ICR_ORECF USART_ICR_ORECF_Msk#define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)#define USART_ICR_ORECF_Pos (3U)#define USART_ICR_NCF USART_ICR_NCF_Msk#define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos)#define USART_ICR_NCF_Pos (2U)#define USART_ICR_FECF USART_ICR_FECF_Msk#define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)#define USART_ICR_FECF_Pos (1U)#define USART_ICR_PECF USART_ICR_PECF_Msk#define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)#define USART_ICR_PECF_Pos (0U)#define USART_ISR_REACK USART_ISR_REACK_Msk#define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)#define USART_ISR_REACK_Pos (22U)#define USART_ISR_TEACK USART_ISR_TEACK_Msk#define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)#define USART_ISR_TEACK_Pos (21U)#define USART_ISR_WUF USART_ISR_WUF_Msk#define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)#define USART_ISR_WUF_Pos (20U)#define USART_ISR_RWU USART_ISR_RWU_Msk#define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)#define USART_ISR_RWU_Pos (19U)#define USART_ISR_SBKF USART_ISR_SBKF_Msk#define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)#define USART_ISR_SBKF_Pos (18U)#define USART_ISR_CMF USART_ISR_CMF_Msk#define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)#define USART_ISR_CMF_Pos (17U)#define USART_ISR_BUSY USART_ISR_BUSY_Msk#define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)#define USART_ISR_BUSY_Pos (16U)#define USART_ISR_ABRF USART_ISR_ABRF_Msk#define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)#define USART_ISR_ABRF_Pos (15U)#define USART_ISR_ABRE USART_ISR_ABRE_Msk#define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)#define USART_ISR_ABRE_Pos (14U)#define USART_ISR_EOBF USART_ISR_EOBF_Msk#define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)#define USART_ISR_EOBF_Pos (12U)#define USART_ISR_RTOF USART_ISR_RTOF_Msk#define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)#define USART_ISR_RTOF_Pos (11U)#define USART_ISR_CTS USART_ISR_CTS_Msk#define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)#define USART_ISR_CTS_Pos (10U)#define USART_ISR_CTSIF USART_ISR_CTSIF_Msk#define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)#define USART_ISR_CTSIF_Pos (9U)#define USART_ISR_LBDF USART_ISR_LBDF_Msk#define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)#define USART_ISR_LBDF_Pos (8U)#define USART_ISR_TXE USART_ISR_TXE_Msk#define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)#define USART_ISR_TXE_Pos (7U)#define USART_ISR_TC USART_ISR_TC_Msk#define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)#define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk#define RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)#define RCC_APB2RSTR_SPI5RST_Pos (20U)#define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk#define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)#define RCC_APB2RSTR_TIM11RST_Pos (18U)#define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk#define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)#define RCC_APB2RSTR_TIM10RST_Pos (17U)#define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk#define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)#define RCC_APB2RSTR_TIM9RST_Pos (16U)#define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)#define RCC_APB2RSTR_SYSCFGRST_Pos (14U)#define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk#define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)#define RCC_APB2RSTR_SPI4RST_Pos (13U)#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)#define RCC_APB2RSTR_SPI1RST_Pos (12U)#define RCC_APB2RSTR_SDMMC1RST RCC_APB2RSTR_SDMMC1RST_Msk#define RCC_APB2RSTR_SDMMC1RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)#define RCC_APB2RSTR_SDMMC1RST_Pos (11U)#define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk#define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos)#define RCC_APB2RSTR_ADCRST_Pos (8U)#define RCC_APB2RSTR_SDMMC2RST RCC_APB2RSTR_SDMMC2RST_Msk#define RCC_APB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)#define RCC_APB2RSTR_SDMMC2RST_Pos (7U)#define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk#define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos)#define RCC_APB2RSTR_USART6RST_Pos (5U)#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)#define RCC_APB2RSTR_USART1RST_Pos (4U)#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)#define RCC_APB2RSTR_TIM8RST_Pos (1U)#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)#define RCC_APB2RSTR_TIM1RST_Pos (0U)#define RCC_APB1RSTR_UART8RST RCC_APB1RSTR_UART8RST_Msk#define RCC_APB1RSTR_UART8RST_Msk (0x1UL << RCC_APB1RSTR_UART8RST_Pos)#define RCC_APB1RSTR_UART8RST_Pos (31U)#define RCC_APB1RSTR_UART7RST RCC_APB1RSTR_UART7RST_Msk#define RCC_APB1RSTR_UART7RST_Msk (0x1UL << RCC_APB1RSTR_UART7RST_Pos)#define RCC_APB1RSTR_UART7RST_Pos (30U)#define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk#define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos)#define RCC_APB1RSTR_DACRST_Pos (29U)#define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk#define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)#define RCC_APB1RSTR_PWRRST_Pos (28U)#define RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk#define RCC_APB1RSTR_CECRST_Msk (0x1UL << RCC_APB1RSTR_CECRST_Pos)#define RCC_APB1RSTR_CECRST_Pos (27U)#define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk#define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)#define RCC_APB1RSTR_CAN2RST_Pos (26U)#define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk#define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)#define RCC_APB1RSTR_CAN1RST_Pos (25U)#define RCC_APB1RSTR_I2C4RST RCC_APB1RSTR_I2C4RST_Msk#define RCC_APB1RSTR_I2C4RST_Msk (0x1UL << RCC_APB1RSTR_I2C4RST_Pos)#define RCC_APB1RSTR_I2C4RST_Pos (24U)#define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk#define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)#define RCC_APB1RSTR_I2C3RST_Pos (23U)#define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk#define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)#define RCC_APB1RSTR_I2C2RST_Pos (22U)#define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk#define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos)#define RCC_APB1RSTR_UART5RST_Pos (20U)#define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk#define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos)#define RCC_APB1RSTR_UART4RST_Pos (19U)#define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk#define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos)#define RCC_APB1RSTR_USART3RST_Pos (18U)#define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk#define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)#define RCC_APB1RSTR_USART2RST_Pos (17U)#define RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk#define RCC_APB1RSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)#define RCC_APB1RSTR_SPDIFRXRST_Pos (16U)#define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk#define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)#define RCC_APB1RSTR_SPI3RST_Pos (15U)#define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk#define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)#define RCC_APB1RSTR_SPI2RST_Pos (14U)#define RCC_APB1RSTR_CAN3RST RCC_APB1RSTR_CAN3RST_Msk#define RCC_APB1RSTR_CAN3RST_Msk (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)#define RCC_APB1RSTR_CAN3RST_Pos (13U)#define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk#define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)#define RCC_APB1RSTR_WWDGRST_Pos (11U)#define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk#define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)#define RCC_APB1RSTR_LPTIM1RST_Pos (9U)#define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk#define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)#define RCC_APB1RSTR_TIM14RST_Pos (8U)#define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk#define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)#define RCC_APB1RSTR_TIM13RST_Pos (7U)#define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk#define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)#define RCC_APB1RSTR_TIM12RST_Pos (6U)#define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk#define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)#define RCC_APB1RSTR_TIM7RST_Pos (5U)#define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk#define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)#define RCC_APB1RSTR_TIM6RST_Pos (4U)#define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk#define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)#define RCC_APB1RSTR_TIM5RST_Pos (3U)#define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk#define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)#define RCC_APB1RSTR_TIM4RST_Pos (2U)#define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk#define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)#define RCC_APB1RSTR_TIM3RST_Pos (1U)#define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk#define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)#define RCC_APB1RSTR_TIM2RST_Pos (0U)#define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk#define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)#define RCC_AHB3RSTR_QSPIRST_Pos (1U)#define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk#define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)#define RCC_AHB3RSTR_FMCRST_Pos (0U)#define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk#define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)#define RCC_AHB2RSTR_OTGFSRST_Pos (7U)#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)#define RCC_AHB2RSTR_RNGRST_Pos (6U)#define RCC_AHB2RSTR_JPEGRST RCC_AHB2RSTR_JPEGRST_Msk#define RCC_AHB2RSTR_JPEGRST_Msk (0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)#define RCC_AHB2RSTR_JPEGRST_Pos (1U)#define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk#define RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)#define RCC_AHB2RSTR_DCMIRST_Pos (0U)#define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk#define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)#define RCC_AHB1RSTR_OTGHRST_Pos (29U)#define RCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk#define RCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)#define RCC_AHB1RSTR_ETHMACRST_Pos (25U)#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)#define RCC_AHB1RSTR_DMA2RST_Pos (22U)#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)#define RCC_AHB1RSTR_DMA1RST_Pos (21U)#define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk#define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)#define RCC_AHB1RSTR_CRCRST_Pos (12U)#define RCC_AHB1RSTR_GPIOKRST RCC_AHB1RSTR_GPIOKRST_Msk#define RCC_AHB1RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)#define RCC_AHB1RSTR_GPIOKRST_Pos (10U)#define RCC_AHB1RSTR_GPIOJRST RCC_AHB1RSTR_GPIOJRST_Msk#define RCC_AHB1RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)#define RCC_AHB1RSTR_GPIOJRST_Pos (9U)#define RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk#define RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)#define RCC_AHB1RSTR_GPIOIRST_Pos (8U)#define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk#define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)#define RCC_AHB1RSTR_GPIOHRST_Pos (7U)#define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk#define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)#define RCC_AHB1RSTR_GPIOGRST_Pos (6U)#define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk#define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)#define RCC_AHB1RSTR_GPIOFRST_Pos (5U)#define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk#define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)#define RCC_AHB1RSTR_GPIOERST_Pos (4U)#define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk#define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)#define RCC_AHB1RSTR_GPIODRST_Pos (3U)#define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk#define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)#define RCC_AHB1RSTR_GPIOCRST_Pos (2U)#define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk#define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)#define RCC_AHB1RSTR_GPIOBRST_Pos (1U)#define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk#define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)#define RCC_AHB1RSTR_GPIOARST_Pos (0U)#define RCC_CIR_CSSC RCC_CIR_CSSC_Msk#define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos)#define RCC_CIR_CSSC_Pos (23U)#define RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk#define RCC_CIR_PLLSAIRDYC_Msk (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)#define RCC_CIR_PLLSAIRDYC_Pos (22U)#define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk#define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)#define RCC_CIR_PLLI2SRDYC_Pos (21U)#define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk#define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos)#define RCC_CIR_PLLRDYC_Pos (20U)#define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk#define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos)#define RCC_CIR_HSERDYC_Pos (19U)#define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk#define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos)#define RCC_CIR_HSIRDYC_Pos (18U)#define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk#define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos)#define RCC_CIR_LSERDYC_Pos (17U)#define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk#define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos)#define RCC_CIR_LSIRDYC_Pos (16U)#define RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk#define RCC_CIR_PLLSAIRDYIE_Msk (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)#define RCC_CIR_PLLSAIRDYIE_Pos (14U)#define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk#define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)#define RCC_CIR_PLLI2SRDYIE_Pos (13U)#define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk#define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos)#define RCC_CIR_PLLRDYIE_Pos (12U)#define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk#define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos)#define RCC_CIR_HSERDYIE_Pos (11U)#define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk#define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos)#define RCC_CIR_HSIRDYIE_Pos (10U)#define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk#define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos)#define RCC_CIR_LSERDYIE_Pos (9U)#define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk#define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos)#define RCC_CIR_LSIRDYIE_Pos (8U)#define RCC_CIR_CSSF RCC_CIR_CSSF_Msk#define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos)#define RCC_CIR_CSSF_Pos (7U)#define RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk#define RCC_CIR_PLLSAIRDYF_Msk (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)#define RCC_CIR_PLLSAIRDYF_Pos (6U)#define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk#define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)#define RCC_CIR_PLLI2SRDYF_Pos (5U)#define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk#define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos)#define RCC_CIR_PLLRDYF_Pos (4U)#define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk#define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos)#define RCC_CIR_HSERDYF_Pos (3U)#define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk#define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos)#define RCC_CIR_HSIRDYF_Pos (2U)#define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk#define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos)#define RCC_CIR_LSERDYF_Pos (1U)#define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk#define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos)#define RCC_CIR_LSIRDYF_Pos (0U)#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk#define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2_Pos (30U)#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk#define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_Pos (27U)#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk#define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_Pos (24U)#define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk#define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos)#define RCC_CFGR_I2SSRC_Pos (23U)#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk#define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1_Pos (21U)#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk#define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_Pos (16U)#define RCC_CFGR_PPRE2_DIV16 0x0000E000U#define RCC_CFGR_PPRE2_DIV8 0x0000C000U#define RCC_CFGR_PPRE2_DIV4 0x0000A000U#define RCC_CFGR_PPRE2_DIV2 0x00008000U#define RCC_CFGR_PPRE2_DIV1 0x00000000U#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_Pos (13U)#define RCC_CFGR_PPRE1_DIV16 0x00001C00U#define RCC_CFGR_PPRE1_DIV8 0x00001800U#define RCC_CFGR_PPRE1_DIV4 0x00001400U#define RCC_CFGR_PPRE1_DIV2 0x00001000U#define RCC_CFGR_PPRE1_DIV1 0x00000000U#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_Pos (10U)#define RCC_CFGR_HPRE_DIV512 0x000000F0U#define RCC_CFGR_HPRE_DIV256 0x000000E0U#define RCC_CFGR_HPRE_DIV128 0x000000D0U#define RCC_CFGR_HPRE_DIV64 0x000000C0U#define RCC_CFGR_HPRE_DIV16 0x000000B0U#define RCC_CFGR_HPRE_DIV8 0x000000A0U#define RCC_CFGR_HPRE_DIV4 0x00000090U#define RCC_CFGR_HPRE_DIV2 0x00000080U#define RCC_CFGR_HPRE_DIV1 0x00000000U#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_Pos (4U)#define RCC_CFGR_SWS_PLL 0x00000008U#define RCC_CFGR_SWS_HSE 0x00000004U#define RCC_CFGR_SWS_HSI 0x00000000U#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS_Pos (2U)#define RCC_CFGR_SW_PLL 0x00000002U#define RCC_CFGR_SW_HSE 0x00000001U#define RCC_CFGR_SW_HSI 0x00000000U#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW RCC_CFGR_SW_Msk#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW_Pos (0U)#define RCC_PLLCFGR_PLLR_2 (0x4UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk#define RCC_PLLCFGR_PLLR_Msk (0x7UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_Pos (28U)#define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk#define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_Pos (24U)#define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)#define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk#define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)#define RCC_PLLCFGR_PLLSRC_Pos (22U)#define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP_Pos (16U)#define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk#define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_Pos (6U)#define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk#define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_Pos (0U)#define RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk#define RCC_CR_PLLSAIRDY_Msk (0x1UL << RCC_CR_PLLSAIRDY_Pos)#define RCC_CR_PLLSAIRDY_Pos (29U)#define RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk#define RCC_CR_PLLSAION_Msk (0x1UL << RCC_CR_PLLSAION_Pos)#define RCC_CR_PLLSAION_Pos (28U)#define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk#define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos)#define RCC_CR_PLLI2SRDY_Pos (27U)#define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk#define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos)#define RCC_CR_PLLI2SON_Pos (26U)#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)#define RCC_CR_PLLRDY_Pos (25U)#define RCC_CR_PLLON RCC_CR_PLLON_Msk#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)#define RCC_CR_PLLON_Pos (24U)#define RCC_CR_CSSON RCC_CR_CSSON_Msk#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)#define RCC_CR_CSSON_Pos (19U)#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)#define RCC_CR_HSEBYP_Pos (18U)#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)#define RCC_CR_HSERDY_Pos (17U)#define RCC_CR_HSEON RCC_CR_HSEON_Msk#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)#define RCC_CR_HSEON_Pos (16U)#define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL RCC_CR_HSICAL_Msk#define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_Pos (8U)#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_Pos (3U)#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)#define RCC_CR_HSIRDY_Pos (1U)#define RCC_CR_HSION RCC_CR_HSION_Msk#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)#define RCC_CR_HSION_Pos (0U)#define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk#define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)#define QUADSPI_LPTR_TIMEOUT_Pos (0U)#define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk#define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)#define QUADSPI_PIR_INTERVAL_Pos (0U)#define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk#define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)#define QUADSPI_PSMAR_MATCH_Pos (0U)#define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk#define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)#define QUADSPI_PSMKR_MASK_Pos (0U)#define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk#define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)#define QUADSPI_DR_DATA_Pos (0U)#define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk#define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)#define QUADSPI_ABR_ALTERNATE_Pos (0U)#define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk#define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)#define QUADSPI_AR_ADDRESS_Pos (0U)#define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk#define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos)#define QUADSPI_CCR_DDRM_Pos (31U)#define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk#define QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos)#define QUADSPI_CCR_DHHC_Pos (30U)#define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk#define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos)#define QUADSPI_CCR_SIOO_Pos (28U)#define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk#define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE_Pos (26U)#define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk#define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE_Pos (24U)#define QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk#define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_Pos (18U)#define FMC_BWTR3_ACCMOD_Pos (28U)#define FMC_BWTR3_BUSTURN_3 (0x8UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_2 (0x4UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_1 (0x2UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_0 (0x1UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk#define FMC_BWTR3_BUSTURN_Msk (0xFUL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_Pos (16U)#define FMC_BWTR3_DATAST_7 (0x80UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_6 (0x40UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_5 (0x20UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_4 (0x10UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_3 (0x08UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_2 (0x04UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_1 (0x02UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_0 (0x01UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk#define FMC_BWTR3_DATAST_Msk (0xFFUL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_Pos (8U)#define FMC_BWTR3_ADDHLD_3 (0x8UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_2 (0x4UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_1 (0x2UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_0 (0x1UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk#define FMC_BWTR3_ADDHLD_Msk (0xFUL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_Pos (4U)#define FMC_BWTR3_ADDSET_3 (0x8UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_2 (0x4UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_1 (0x2UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_0 (0x1UL << FMC_BWTR3_ADDSET_Pos)#define RCC_CSR_PORRSTF_Pos (27U)#define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk#define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)#define RCC_CSR_PINRSTF_Pos (26U)#define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk#define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)#define RCC_CSR_BORRSTF_Pos (25U)#define RCC_CSR_RMVF RCC_CSR_RMVF_Msk#define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)#define RCC_CSR_RMVF_Pos (24U)#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)#define RCC_CSR_LSIRDY_Pos (1U)#define RCC_CSR_LSION RCC_CSR_LSION_Msk#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)#define RCC_CSR_LSION_Pos (0U)#define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk#define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)#define RCC_BDCR_BDRST_Pos (16U)#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)#define RCC_BDCR_RTCEN_Pos (15U)#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL_Pos (8U)#define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk#define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV_Pos (3U)#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)#define RCC_BDCR_LSEBYP_Pos (2U)#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)#define RCC_BDCR_LSERDY_Pos (1U)#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)#define RCC_BDCR_LSEON_Pos (0U)#define RCC_APB2LPENR_MDIOLPEN RCC_APB2LPENR_MDIOLPEN_Msk#define RCC_APB2LPENR_MDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)#define RCC_APB2LPENR_MDIOLPEN_Pos (30U)#define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk#define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)#define RCC_APB2LPENR_DFSDM1LPEN_Pos (29U)#define RCC_APB2LPENR_DSILPEN RCC_APB2LPENR_DSILPEN_Msk#define RCC_APB2LPENR_DSILPEN_Msk (0x1UL << RCC_APB2LPENR_DSILPEN_Pos)#define RCC_APB2LPENR_DSILPEN_Pos (27U)#define RCC_APB2LPENR_LTDCLPEN RCC_APB2LPENR_LTDCLPEN_Msk#define RCC_APB2LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)#define RCC_APB2LPENR_LTDCLPEN_Pos (26U)#define RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk#define RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)#define RCC_APB2LPENR_SAI2LPEN_Pos (23U)#define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk#define RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)#define RCC_APB2LPENR_SAI1LPEN_Pos (22U)#define RCC_APB2LPENR_SPI6LPEN RCC_APB2LPENR_SPI6LPEN_Msk#define RCC_APB2LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)#define RCC_APB2LPENR_SPI6LPEN_Pos (21U)#define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk#define RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)#define RCC_APB2LPENR_SPI5LPEN_Pos (20U)#define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk#define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)#define RCC_APB2LPENR_TIM11LPEN_Pos (18U)#define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk#define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)#define RCC_APB2LPENR_TIM10LPEN_Pos (17U)#define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk#define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)#define RCC_APB2LPENR_TIM9LPEN_Pos (16U)#define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk#define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)#define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)#define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk#define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)#define RCC_APB2LPENR_SPI4LPEN_Pos (13U)#define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk#define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)#define RCC_APB2LPENR_SPI1LPEN_Pos (12U)#define RCC_APB2LPENR_SDMMC1LPEN RCC_APB2LPENR_SDMMC1LPEN_Msk#define RCC_APB2LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)#define RCC_APB2LPENR_SDMMC1LPEN_Pos (11U)#define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk#define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)#define RCC_APB2LPENR_ADC3LPEN_Pos (10U)#define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk#define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)#define RCC_APB2LPENR_ADC2LPEN_Pos (9U)#define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk#define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)#define RCC_APB2LPENR_ADC1LPEN_Pos (8U)#define RCC_APB2LPENR_SDMMC2LPEN RCC_APB2LPENR_SDMMC2LPEN_Msk#define RCC_APB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)#define RCC_APB2LPENR_SDMMC2LPEN_Pos (7U)#define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk#define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)#define RCC_APB2LPENR_USART6LPEN_Pos (5U)#define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk#define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)#define RCC_APB2LPENR_USART1LPEN_Pos (4U)#define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk#define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)#define RCC_APB2LPENR_TIM8LPEN_Pos (1U)#define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk#define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)#define RCC_APB2LPENR_TIM1LPEN_Pos (0U)#define RCC_APB1LPENR_UART8LPEN RCC_APB1LPENR_UART8LPEN_Msk#define RCC_APB1LPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)#define RCC_APB1LPENR_UART8LPEN_Pos (31U)#define RCC_APB1LPENR_UART7LPEN RCC_APB1LPENR_UART7LPEN_Msk#define RCC_APB1LPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)#define RCC_APB1LPENR_UART7LPEN_Pos (30U)#define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk#define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)#define RCC_APB1LPENR_DACLPEN_Pos (29U)#define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk#define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)#define RCC_APB1LPENR_PWRLPEN_Pos (28U)#define RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk#define RCC_APB1LPENR_CECLPEN_Msk (0x1UL << RCC_APB1LPENR_CECLPEN_Pos)#define RCC_APB1LPENR_CECLPEN_Pos (27U)#define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk#define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)#define RCC_APB1LPENR_CAN2LPEN_Pos (26U)#define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk#define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)#define RCC_APB1LPENR_CAN1LPEN_Pos (25U)#define RCC_APB1LPENR_I2C4LPEN RCC_APB1LPENR_I2C4LPEN_Msk#define RCC_APB1LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)#define RCC_APB1LPENR_I2C4LPEN_Pos (24U)#define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk#define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)#define RCC_APB1LPENR_I2C3LPEN_Pos (23U)#define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk#define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)#define RCC_APB1LPENR_I2C2LPEN_Pos (22U)#define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk#define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)#define RCC_APB1LPENR_I2C1LPEN_Pos (21U)#define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk#define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)#define RCC_APB1LPENR_UART5LPEN_Pos (20U)#define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk#define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)#define RCC_APB1LPENR_UART4LPEN_Pos (19U)#define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk#define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)#define RCC_APB1LPENR_USART3LPEN_Pos (18U)#define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk#define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)#define RCC_APB1LPENR_USART2LPEN_Pos (17U)#define RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk#define RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)#define RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U)#define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk#define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)#define RCC_APB1LPENR_SPI3LPEN_Pos (15U)#define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk#define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)#define RCC_APB1LPENR_SPI2LPEN_Pos (14U)#define RCC_APB1LPENR_CAN3LPEN RCC_APB1LPENR_CAN3LPEN_Msk#define RCC_APB1LPENR_CAN3LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)#define RCC_APB1LPENR_CAN3LPEN_Pos (13U)#define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk#define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)#define RCC_APB1LPENR_WWDGLPEN_Pos (11U)#define RCC_APB1LPENR_RTCLPEN RCC_APB1LPENR_RTCLPEN_Msk#define RCC_APB1LPENR_RTCLPEN_Msk (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)#define RCC_APB1LPENR_RTCLPEN_Pos (10U)#define RCC_APB1LPENR_LPTIM1LPEN RCC_APB1LPENR_LPTIM1LPEN_Msk#define RCC_APB1LPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)#define RCC_APB1LPENR_LPTIM1LPEN_Pos (9U)#define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk#define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)#define RCC_APB1LPENR_TIM14LPEN_Pos (8U)#define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk#define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)#define RCC_APB1LPENR_TIM13LPEN_Pos (7U)#define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk#define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)#define RCC_APB1LPENR_TIM12LPEN_Pos (6U)#define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk#define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)#define RCC_APB1LPENR_TIM7LPEN_Pos (5U)#define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk#define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)#define RCC_APB1LPENR_TIM6LPEN_Pos (4U)#define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk#define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)#define RCC_APB1LPENR_TIM5LPEN_Pos (3U)#define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk#define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)#define RCC_APB1LPENR_TIM4LPEN_Pos (2U)#define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk#define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)#define RCC_APB1LPENR_TIM3LPEN_Pos (1U)#define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk#define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)#define RCC_APB1LPENR_TIM2LPEN_Pos (0U)#define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk#define RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)#define RCC_AHB3LPENR_QSPILPEN_Pos (1U)#define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk#define RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)#define RCC_AHB3LPENR_FMCLPEN_Pos (0U)#define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk#define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)#define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)#define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk#define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)#define RCC_AHB2LPENR_RNGLPEN_Pos (6U)#define RCC_AHB2LPENR_JPEGLPEN RCC_AHB2LPENR_JPEGLPEN_Msk#define RCC_AHB2LPENR_JPEGLPEN_Msk (0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)#define RCC_AHB2LPENR_JPEGLPEN_Pos (1U)#define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk#define RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)#define RCC_AHB2LPENR_DCMILPEN_Pos (0U)#define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)#define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk#define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)#define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)#define RCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U)#define RCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U)#define RCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U)#define RCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk#define RCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)#define RCC_AHB1LPENR_ETHMACLPEN_Pos (25U)#define RCC_AHB1LPENR_DMA2DLPEN RCC_AHB1LPENR_DMA2DLPEN_Msk#define RCC_AHB1LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)#define RCC_AHB1LPENR_DMA2DLPEN_Pos (23U)#define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk#define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)#define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)#define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk#define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)#define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)#define RCC_AHB1LPENR_DTCMLPEN RCC_AHB1LPENR_DTCMLPEN_Msk#define RCC_AHB1LPENR_DTCMLPEN_Msk (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)#define RCC_AHB1LPENR_DTCMLPEN_Pos (20U)#define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)#define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk#define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)#define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)#define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk#define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)#define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)#define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk#define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)#define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)#define RCC_AHB1LPENR_AXILPEN RCC_AHB1LPENR_AXILPEN_Msk#define RCC_AHB1LPENR_AXILPEN_Msk (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)#define RCC_AHB1LPENR_AXILPEN_Pos (13U)#define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk#define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)#define RCC_AHB1LPENR_CRCLPEN_Pos (12U)#define RCC_AHB1LPENR_GPIOKLPEN RCC_AHB1LPENR_GPIOKLPEN_Msk#define RCC_AHB1LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)#define RCC_AHB1LPENR_GPIOKLPEN_Pos (10U)#define RCC_AHB1LPENR_GPIOJLPEN RCC_AHB1LPENR_GPIOJLPEN_Msk#define RCC_AHB1LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)#define RCC_AHB1LPENR_GPIOJLPEN_Pos (9U)#define RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk#define RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)#define RCC_AHB1LPENR_GPIOILPEN_Pos (8U)#define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk#define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)#define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)#define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk#define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)#define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)#define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk#define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)#define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)#define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk#define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)#define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)#define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk#define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)#define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)#define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk#define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)#define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)#define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk#define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)#define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)#define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk#define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)#define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)#define RCC_APB2ENR_MDIOEN RCC_APB2ENR_MDIOEN_Msk#define RCC_APB2ENR_MDIOEN_Msk (0x1UL << RCC_APB2ENR_MDIOEN_Pos)#define RCC_APB2ENR_MDIOEN_Pos (30U)#define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk#define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)#define RCC_APB2ENR_DFSDM1EN_Pos (29U)#define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk#define RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos)#define RCC_APB2ENR_SAI2EN_Pos (23U)#define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk#define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)#define RCC_APB2ENR_SAI1EN_Pos (22U)#define RCC_APB2ENR_SPI6EN RCC_APB2ENR_SPI6EN_Msk#define RCC_APB2ENR_SPI6EN_Msk (0x1UL << RCC_APB2ENR_SPI6EN_Pos)#define RCC_APB2ENR_SPI6EN_Pos (21U)#define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk#define RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos)#define RCC_APB2ENR_SPI5EN_Pos (20U)#define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk#define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos)#define RCC_APB2ENR_TIM11EN_Pos (18U)#define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk#define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos)#define RCC_APB2ENR_TIM10EN_Pos (17U)#define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk#define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos)#define RCC_APB2ENR_TIM9EN_Pos (16U)#define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk#define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos)#define RCC_APB2ENR_SPI4EN_Pos (13U)#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)#define RCC_APB2ENR_SPI1EN_Pos (12U)#define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk#define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos)#define RCC_APB2ENR_ADC2EN_Pos (9U)#define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk#define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos)#define RCC_APB2ENR_ADC1EN_Pos (8U)#define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk#define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos)#define RCC_APB2ENR_USART6EN_Pos (5U)#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)#define RCC_APB2ENR_TIM8EN_Pos (1U)#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)#define RCC_APB2ENR_TIM1EN_Pos (0U)#define RCC_APB1ENR_UART8EN RCC_APB1ENR_UART8EN_Msk#define RCC_APB1ENR_UART8EN_Msk (0x1UL << RCC_APB1ENR_UART8EN_Pos)#define RCC_APB1ENR_UART8EN_Pos (31U)#define RCC_APB1ENR_UART7EN RCC_APB1ENR_UART7EN_Msk#define RCC_APB1ENR_UART7EN_Msk (0x1UL << RCC_APB1ENR_UART7EN_Pos)#define RCC_APB1ENR_UART7EN_Pos (30U)#define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk#define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos)#define RCC_APB1ENR_DACEN_Pos (29U)#define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk#define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)#define RCC_APB1ENR_PWREN_Pos (28U)#define RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk#define RCC_APB1ENR_CECEN_Msk (0x1UL << RCC_APB1ENR_CECEN_Pos)#define RCC_APB1ENR_CECEN_Pos (27U)#define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk#define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos)#define RCC_APB1ENR_CAN2EN_Pos (26U)#define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk#define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos)#define RCC_APB1ENR_CAN1EN_Pos (25U)#define RCC_APB1ENR_I2C4EN RCC_APB1ENR_I2C4EN_Msk#define RCC_APB1ENR_I2C4EN_Msk (0x1UL << RCC_APB1ENR_I2C4EN_Pos)#define RCC_APB1ENR_I2C4EN_Pos (24U)#define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk#define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos)#define RCC_APB1ENR_I2C3EN_Pos (23U)#define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk#define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)#define RCC_APB1ENR_I2C2EN_Pos (22U)#define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk#define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos)#define RCC_APB1ENR_UART5EN_Pos (20U)#define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk#define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos)#define RCC_APB1ENR_UART4EN_Pos (19U)#define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk#define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)#define RCC_APB1ENR_USART3EN_Pos (18U)#define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk#define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)#define RCC_APB1ENR_USART2EN_Pos (17U)#define RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk#define RCC_APB1ENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)#define RCC_APB1ENR_SPDIFRXEN_Pos (16U)#define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk#define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos)#define RCC_APB1ENR_SPI3EN_Pos (15U)#define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk#define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)#define RCC_APB1ENR_SPI2EN_Pos (14U)#define RCC_APB1ENR_CAN3EN RCC_APB1ENR_CAN3EN_Msk#define RCC_APB1ENR_CAN3EN_Msk (0x1UL << RCC_APB1ENR_CAN3EN_Pos)#define RCC_APB1ENR_CAN3EN_Pos (13U)#define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk#define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)#define RCC_APB1ENR_WWDGEN_Pos (11U)#define RCC_APB1ENR_RTCEN RCC_APB1ENR_RTCEN_Msk#define RCC_APB1ENR_RTCEN_Msk (0x1UL << RCC_APB1ENR_RTCEN_Pos)#define RCC_APB1ENR_RTCEN_Pos (10U)#define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk#define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)#define RCC_APB1ENR_LPTIM1EN_Pos (9U)#define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk#define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos)#define RCC_APB1ENR_TIM14EN_Pos (8U)#define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk#define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos)#define RCC_APB1ENR_TIM13EN_Pos (7U)#define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk#define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos)#define RCC_APB1ENR_TIM12EN_Pos (6U)#define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk#define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos)#define RCC_APB1ENR_TIM7EN_Pos (5U)#define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk#define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos)#define RCC_APB1ENR_TIM6EN_Pos (4U)#define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk#define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos)#define RCC_APB1ENR_TIM5EN_Pos (3U)#define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk#define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos)#define RCC_APB1ENR_TIM4EN_Pos (2U)#define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk#define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)#define RCC_APB1ENR_TIM3EN_Pos (1U)#define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk#define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)#define RCC_APB1ENR_TIM2EN_Pos (0U)#define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk#define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)#define RCC_AHB3ENR_QSPIEN_Pos (1U)#define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk#define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)#define RCC_AHB2ENR_OTGFSEN_Pos (7U)#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)#define RCC_AHB2ENR_RNGEN_Pos (6U)#define RCC_AHB2ENR_JPEGEN RCC_AHB2ENR_JPEGEN_Msk#define RCC_AHB2ENR_JPEGEN_Msk (0x1UL << RCC_AHB2ENR_JPEGEN_Pos)#define RCC_AHB2ENR_JPEGEN_Pos (1U)#define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk#define RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)#define RCC_AHB2ENR_DCMIEN_Pos (0U)#define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk#define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)#define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)#define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk#define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)#define RCC_AHB1ENR_OTGHSEN_Pos (29U)#define RCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk#define RCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)#define RCC_AHB1ENR_ETHMACPTPEN_Pos (28U)#define RCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk#define RCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)#define RCC_AHB1ENR_ETHMACRXEN_Pos (27U)#define RCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk#define RCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)#define RCC_AHB1ENR_ETHMACTXEN_Pos (26U)#define RCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk#define RCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)#define RCC_AHB1ENR_ETHMACEN_Pos (25U)#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)#define RCC_AHB1ENR_DMA1EN_Pos (21U)#define RCC_AHB1ENR_DTCMRAMEN RCC_AHB1ENR_DTCMRAMEN_Msk#define RCC_AHB1ENR_DTCMRAMEN_Msk (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)#define RCC_AHB1ENR_DTCMRAMEN_Pos (20U)#define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk#define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)#define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)#define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk#define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)#define RCC_AHB1ENR_CRCEN_Pos (12U)#define RCC_APB2RSTR_MDIORST RCC_APB2RSTR_MDIORST_Msk#define RCC_APB2RSTR_MDIORST_Msk (0x1UL << RCC_APB2RSTR_MDIORST_Pos)#define RCC_APB2RSTR_MDIORST_Pos (30U)#define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk#define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)#define RCC_APB2RSTR_DFSDM1RST_Pos (29U)#define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk#define RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)#define RCC_APB2RSTR_SAI2RST_Pos (23U)#define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk#define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)#define RCC_APB2RSTR_SAI1RST_Pos (22U)#define RCC_APB2RSTR_SPI6RST RCC_APB2RSTR_SPI6RST_Msk#define RCC_APB2RSTR_SPI6RST_Msk (0x1UL << RCC_APB2RSTR_SPI6RST_Pos)#define RCC_APB2RSTR_SPI6RST_Pos (21U)#define RTC_ALRMAR_ST_Pos (4U)#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)#define RTC_ALRMAR_MSK1_Pos (7U)#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_Pos (8U)#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_Pos (12U)#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)#define RTC_ALRMAR_MSK2_Pos (15U)#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_Pos (16U)#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT_Pos (20U)#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)#define RTC_ALRMAR_PM_Pos (22U)#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)#define RTC_ALRMAR_MSK3_Pos (23U)#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_Pos (24U)#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT_Pos (28U)#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)#define RTC_ALRMAR_WDSEL_Pos (30U)#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)#define RTC_ALRMAR_MSK4_Pos (31U)#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)#define RTC_WUTR_WUT_Pos (0U)#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)#define RTC_PRER_PREDIV_S_Pos (0U)#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)#define RTC_PRER_PREDIV_A_Pos (16U)#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)#define RTC_ISR_ALRAWF_Pos (0U)#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)#define RTC_ISR_ALRBWF_Pos (1U)#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)#define RTC_ISR_WUTWF_Pos (2U)#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)#define RTC_ISR_SHPF_Pos (3U)#define RTC_ISR_INITS RTC_ISR_INITS_Msk#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)#define RTC_ISR_INITS_Pos (4U)#define RTC_ISR_RSF RTC_ISR_RSF_Msk#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)#define RTC_ISR_RSF_Pos (5U)#define RTC_ISR_INITF RTC_ISR_INITF_Msk#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)#define RTC_ISR_INITF_Pos (6U)#define RTC_ISR_INIT RTC_ISR_INIT_Msk#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)#define RTC_ISR_INIT_Pos (7U)#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)#define RTC_ISR_ALRAF_Pos (8U)#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)#define RTC_ISR_ALRBF_Pos (9U)#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)#define RTC_ISR_WUTF_Pos (10U)#define RTC_ISR_TSF RTC_ISR_TSF_Msk#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)#define RTC_ISR_TSF_Pos (11U)#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)#define RTC_ISR_TSOVF_Pos (12U)#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)#define RTC_ISR_TAMP1F_Pos (13U)#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)#define RTC_ISR_TAMP2F_Pos (14U)#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk#define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)#define RTC_ISR_TAMP3F_Pos (15U)#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)#define RTC_ISR_RECALPF_Pos (16U)#define RTC_ISR_ITSF RTC_ISR_ITSF_Msk#define RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos)#define RTC_ISR_ITSF_Pos (17U)#define RTC_CR_BCK RTC_CR_BKP#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_Pos (0U)#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)#define RTC_CR_TSEDGE_Pos (3U)#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)#define RTC_CR_REFCKON_Pos (4U)#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)#define RTC_CR_BYPSHAD_Pos (5U)#define RTC_CR_FMT RTC_CR_FMT_Msk#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)#define RTC_CR_FMT_Pos (6U)#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)#define RTC_CR_ALRAE_Pos (8U)#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)#define RTC_CR_ALRBE_Pos (9U)#define RTC_CR_WUTE RTC_CR_WUTE_Msk#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)#define RTC_CR_WUTE_Pos (10U)#define RTC_CR_TSE RTC_CR_TSE_Msk#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)#define RTC_CR_TSE_Pos (11U)#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)#define RTC_CR_ALRAIE_Pos (12U)#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)#define RTC_CR_ALRBIE_Pos (13U)#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)#define RTC_CR_WUTIE_Pos (14U)#define RTC_CR_TSIE RTC_CR_TSIE_Msk#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)#define RTC_CR_TSIE_Pos (15U)#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)#define RTC_CR_ADD1H_Pos (16U)#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)#define RTC_CR_SUB1H_Pos (17U)#define RTC_CR_BKP RTC_CR_BKP_Msk#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)#define RTC_CR_BKP_Pos (18U)#define RTC_CR_COSEL RTC_CR_COSEL_Msk#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)#define RTC_CR_COSEL_Pos (19U)#define RTC_CR_POL RTC_CR_POL_Msk#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)#define RTC_CR_POL_Pos (20U)#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL RTC_CR_OSEL_Msk#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL_Pos (21U)#define RTC_CR_COE RTC_CR_COE_Msk#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)#define RTC_CR_COE_Pos (23U)#define RTC_CR_ITSE RTC_CR_ITSE_Msk#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)#define RTC_CR_ITSE_Pos (24U)#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)#define RTC_DR_DU RTC_DR_DU_Msk#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)#define RTC_DR_DU_Pos (0U)#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)#define RTC_DR_DT RTC_DR_DT_Msk#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)#define RTC_DR_DT_Pos (4U)#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)#define RTC_DR_MU RTC_DR_MU_Msk#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)#define RTC_DR_MU_Pos (8U)#define RTC_DR_MT RTC_DR_MT_Msk#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)#define RTC_DR_MT_Pos (12U)#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU RTC_DR_WDU_Msk#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_Pos (13U)#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)#define RTC_DR_YU RTC_DR_YU_Msk#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)#define RTC_DR_YU_Pos (16U)#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)#define RTC_DR_YT RTC_DR_YT_Msk#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)#define RTC_DR_YT_Pos (20U)#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)#define RTC_TR_SU RTC_TR_SU_Msk#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)#define RTC_TR_SU_Pos (0U)#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)#define RTC_TR_ST RTC_TR_ST_Msk#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)#define RTC_TR_ST_Pos (4U)#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU RTC_TR_MNU_Msk#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_Pos (8U)#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT RTC_TR_MNT_Msk#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_Pos (12U)#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)#define RTC_TR_HU RTC_TR_HU_Msk#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)#define RTC_TR_HU_Pos (16U)#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)#define RTC_TR_HT RTC_TR_HT_Msk#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)#define RTC_TR_HT_Pos (20U)#define RTC_TR_PM RTC_TR_PM_Msk#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)#define RTC_TR_PM_Pos (22U)#define RNG_SR_SEIS RNG_SR_SEIS_Msk#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)#define RNG_SR_SEIS_Pos (6U)#define RNG_SR_CEIS RNG_SR_CEIS_Msk#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)#define RNG_SR_CEIS_Pos (5U)#define RNG_SR_SECS RNG_SR_SECS_Msk#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)#define RNG_SR_SECS_Pos (2U)#define RNG_SR_CECS RNG_SR_CECS_Msk#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)#define RNG_SR_CECS_Pos (1U)#define RNG_SR_DRDY RNG_SR_DRDY_Msk#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)#define RNG_SR_DRDY_Pos (0U)#define RNG_CR_IE RNG_CR_IE_Msk#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)#define RNG_CR_IE_Pos (3U)#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)#define RNG_CR_RNGEN_Pos (2U)#define RCC_DCKCFGR2_DSISEL RCC_DCKCFGR2_DSISEL_Msk#define RCC_DCKCFGR2_DSISEL_Msk (0x1UL << RCC_DCKCFGR2_DSISEL_Pos)#define RCC_DCKCFGR2_DSISEL_Pos (30U)#define RCC_DCKCFGR2_SDMMC2SEL RCC_DCKCFGR2_SDMMC2SEL_Msk#define RCC_DCKCFGR2_SDMMC2SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)#define RCC_DCKCFGR2_SDMMC2SEL_Pos (29U)#define RCC_DCKCFGR2_SDMMC1SEL RCC_DCKCFGR2_SDMMC1SEL_Msk#define RCC_DCKCFGR2_SDMMC1SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)#define RCC_DCKCFGR2_SDMMC1SEL_Pos (28U)#define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk#define RCC_DCKCFGR2_CK48MSEL_Msk (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)#define RCC_DCKCFGR2_CK48MSEL_Pos (27U)#define RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk#define RCC_DCKCFGR2_CECSEL_Msk (0x1UL << RCC_DCKCFGR2_CECSEL_Pos)#define RCC_DCKCFGR2_CECSEL_Pos (26U)#define RCC_DCKCFGR2_LPTIM1SEL_1 (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL_0 (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL RCC_DCKCFGR2_LPTIM1SEL_Msk#define RCC_DCKCFGR2_LPTIM1SEL_Msk (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL_Pos (24U)#define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL RCC_DCKCFGR2_I2C4SEL_Msk#define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL_Pos (22U)#define RCC_DCKCFGR2_I2C3SEL_1 (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL_0 (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL RCC_DCKCFGR2_I2C3SEL_Msk#define RCC_DCKCFGR2_I2C3SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL_Pos (20U)#define RCC_DCKCFGR2_I2C2SEL_1 (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL_0 (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL RCC_DCKCFGR2_I2C2SEL_Msk#define RCC_DCKCFGR2_I2C2SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL_Pos (18U)#define RCC_DCKCFGR2_I2C1SEL_1 (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL_0 (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL RCC_DCKCFGR2_I2C1SEL_Msk#define RCC_DCKCFGR2_I2C1SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL_Pos (16U)#define RCC_DCKCFGR2_UART8SEL_1 (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL_0 (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL RCC_DCKCFGR2_UART8SEL_Msk#define RCC_DCKCFGR2_UART8SEL_Msk (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL_Pos (14U)#define RCC_DCKCFGR2_UART7SEL_1 (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL_0 (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL RCC_DCKCFGR2_UART7SEL_Msk#define RCC_DCKCFGR2_UART7SEL_Msk (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL_Pos (12U)#define RCC_DCKCFGR2_USART6SEL_1 (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL_0 (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL RCC_DCKCFGR2_USART6SEL_Msk#define RCC_DCKCFGR2_USART6SEL_Msk (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL_Pos (10U)#define RCC_DCKCFGR2_UART5SEL_1 (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL_0 (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL RCC_DCKCFGR2_UART5SEL_Msk#define RCC_DCKCFGR2_UART5SEL_Msk (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL_Pos (8U)#define RCC_DCKCFGR2_UART4SEL_1 (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL_0 (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL RCC_DCKCFGR2_UART4SEL_Msk#define RCC_DCKCFGR2_UART4SEL_Msk (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL_Pos (6U)#define RCC_DCKCFGR2_USART3SEL_1 (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL_0 (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL RCC_DCKCFGR2_USART3SEL_Msk#define RCC_DCKCFGR2_USART3SEL_Msk (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL_Pos (4U)#define RCC_DCKCFGR2_USART2SEL_1 (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL_0 (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL RCC_DCKCFGR2_USART2SEL_Msk#define RCC_DCKCFGR2_USART2SEL_Msk (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL_Pos (2U)#define RCC_DCKCFGR2_USART1SEL_1 (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL_0 (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL RCC_DCKCFGR2_USART1SEL_Msk#define RCC_DCKCFGR2_USART1SEL_Msk (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL_Pos (0U)#define RCC_DCKCFGR1_ADFSDM1SEL RCC_DCKCFGR1_ADFSDM1SEL_Msk#define RCC_DCKCFGR1_ADFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)#define RCC_DCKCFGR1_ADFSDM1SEL_Pos (26U)#define RCC_DCKCFGR1_DFSDM1SEL RCC_DCKCFGR1_DFSDM1SEL_Msk#define RCC_DCKCFGR1_DFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)#define RCC_DCKCFGR1_DFSDM1SEL_Pos (25U)#define RCC_DCKCFGR1_TIMPRE RCC_DCKCFGR1_TIMPRE_Msk#define RCC_DCKCFGR1_TIMPRE_Msk (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)#define RCC_DCKCFGR1_TIMPRE_Pos (24U)#define RCC_DCKCFGR1_SAI2SEL_1 (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL_0 (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL RCC_DCKCFGR1_SAI2SEL_Msk#define RCC_DCKCFGR1_SAI2SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL_Pos (22U)#define RCC_DCKCFGR1_SAI1SEL_1 (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL_0 (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL RCC_DCKCFGR1_SAI1SEL_Msk#define RCC_DCKCFGR1_SAI1SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL_Pos (20U)#define RCC_DCKCFGR1_PLLSAIDIVR_1 (0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR_0 (0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR RCC_DCKCFGR1_PLLSAIDIVR_Msk#define RCC_DCKCFGR1_PLLSAIDIVR_Msk (0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR_Pos (16U)#define RCC_DCKCFGR1_PLLSAIDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ RCC_DCKCFGR1_PLLSAIDIVQ_Msk#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_Pos (8U)#define RCC_DCKCFGR1_PLLI2SDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ RCC_DCKCFGR1_PLLI2SDIVQ_Msk#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_Pos (0U)#define RCC_PLLSAICFGR_PLLSAIR_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR RCC_PLLSAICFGR_PLLSAIR_Msk#define RCC_PLLSAICFGR_PLLSAIR_Msk (0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_Pos (28U)#define RCC_PLLSAICFGR_PLLSAIQ_3 (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk#define RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_Pos (24U)#define RCC_PLLSAICFGR_PLLSAIP_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk#define RCC_PLLSAICFGR_PLLSAIP_Msk (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP_Pos (16U)#define RCC_PLLSAICFGR_PLLSAIN_8 (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_7 (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_6 (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_5 (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_4 (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_3 (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_2 (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_1 (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_0 (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk#define RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_Pos (6U)#define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk#define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)#define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk#define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)#define RCC_PLLI2SCFGR_PLLI2SP_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk#define RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP_Pos (16U)#define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk#define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)#define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk#define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos)#define RCC_SSCGR_SSCGEN_Pos (31U)#define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk#define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos)#define RCC_SSCGR_SPREADSEL_Pos (30U)#define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk#define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)#define RCC_SSCGR_INCSTEP_Pos (13U)#define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk#define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos)#define RCC_SSCGR_MODPER_Pos (0U)#define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk#define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)#define RCC_CSR_LPWRRSTF_Pos (31U)#define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk#define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)#define RCC_CSR_WWDGRSTF_Pos (30U)#define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk#define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)#define RCC_CSR_IWDGRSTF_Pos (29U)#define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk#define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)#define RCC_CSR_SFTRSTF_Pos (28U)#define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk#define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)#define LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk#define LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos)#define FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk#define FMC_BWTR3_ADDSET_Msk (0xFUL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_Pos (0U)#define FMC_BWTR2_ACCMOD_1 (0x2UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD_0 (0x1UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk#define FMC_BWTR2_ACCMOD_Msk (0x3UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD_Pos (28U)#define FMC_BWTR2_BUSTURN_3 (0x8UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_2 (0x4UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_1 (0x2UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_0 (0x1UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk#define FMC_BWTR2_BUSTURN_Msk (0xFUL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_Pos (16U)#define FMC_BWTR2_DATAST_7 (0x80UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_6 (0x40UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_5 (0x20UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_4 (0x10UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_3 (0x08UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_2 (0x04UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_1 (0x02UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_0 (0x01UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk#define FMC_BWTR2_DATAST_Msk (0xFFUL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_Pos (8U)#define FMC_BWTR2_ADDHLD_3 (0x8UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_2 (0x4UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_1 (0x2UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_0 (0x1UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk#define FMC_BWTR2_ADDHLD_Msk (0xFUL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_Pos (4U)#define FMC_BWTR2_ADDSET_3 (0x8UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_2 (0x4UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_1 (0x2UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_0 (0x1UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk#define FMC_BWTR2_ADDSET_Msk (0xFUL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_Pos (0U)#define FMC_BWTR1_ACCMOD_1 (0x2UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD_0 (0x1UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk#define FMC_BWTR1_ACCMOD_Msk (0x3UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD_Pos (28U)#define FMC_BWTR1_BUSTURN_3 (0x8UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_2 (0x4UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_1 (0x2UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_0 (0x1UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk#define FMC_BWTR1_BUSTURN_Msk (0xFUL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_Pos (16U)#define FMC_BWTR1_DATAST_7 (0x80UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_6 (0x40UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_5 (0x20UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_4 (0x10UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_3 (0x08UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_2 (0x04UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_1 (0x02UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_0 (0x01UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk#define FMC_BWTR1_DATAST_Msk (0xFFUL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_Pos (8U)#define FMC_BWTR1_ADDHLD_3 (0x8UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_2 (0x4UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_1 (0x2UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_0 (0x1UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk#define FMC_BWTR1_ADDHLD_Msk (0xFUL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_Pos (4U)#define FMC_BWTR1_ADDSET_3 (0x8UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_2 (0x4UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_1 (0x2UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_0 (0x1UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk#define FMC_BWTR1_ADDSET_Msk (0xFUL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_Pos (0U)#define FMC_BTR4_ACCMOD_1 (0x2UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD_0 (0x1UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk#define FMC_BTR4_ACCMOD_Msk (0x3UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD_Pos (28U)#define FMC_BTR4_DATLAT_3 (0x8UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_2 (0x4UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_1 (0x2UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_0 (0x1UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk#define FMC_BTR4_DATLAT_Msk (0xFUL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_Pos (24U)#define FMC_BTR4_CLKDIV_3 (0x8UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_2 (0x4UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_1 (0x2UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_0 (0x1UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk#define FMC_BTR4_CLKDIV_Msk (0xFUL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_Pos (20U)#define FMC_BTR4_BUSTURN_3 (0x8UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_2 (0x4UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_1 (0x2UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_0 (0x1UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk#define FMC_BTR4_BUSTURN_Msk (0xFUL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_Pos (16U)#define FMC_BTR4_DATAST_7 (0x80UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_6 (0x40UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_5 (0x20UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_4 (0x10UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_3 (0x08UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_2 (0x04UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_1 (0x02UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_0 (0x01UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk#define FMC_BTR4_DATAST_Msk (0xFFUL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_Pos (8U)#define FMC_BTR4_ADDHLD_3 (0x8UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_2 (0x4UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_1 (0x2UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_0 (0x1UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk#define FMC_BTR4_ADDHLD_Msk (0xFUL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_Pos (4U)#define FMC_BTR4_ADDSET_3 (0x8UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_2 (0x4UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_1 (0x2UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_0 (0x1UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk#define FMC_BTR4_ADDSET_Msk (0xFUL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_Pos (0U)#define FMC_BTR3_ACCMOD_1 (0x2UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD_0 (0x1UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk#define FMC_BTR3_ACCMOD_Msk (0x3UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD_Pos (28U)#define FMC_BTR3_DATLAT_3 (0x8UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_2 (0x4UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_1 (0x2UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_0 (0x1UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk#define FMC_BTR3_DATLAT_Msk (0xFUL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_Pos (24U)#define FMC_BTR3_CLKDIV_3 (0x8UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_2 (0x4UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_1 (0x2UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_0 (0x1UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk#define FMC_BTR3_CLKDIV_Msk (0xFUL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_Pos (20U)#define FMC_BTR3_BUSTURN_3 (0x8UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_2 (0x4UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_1 (0x2UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_0 (0x1UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk#define FMC_BTR3_BUSTURN_Msk (0xFUL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_Pos (16U)#define FMC_BTR3_DATAST_7 (0x80UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_6 (0x40UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_5 (0x20UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_4 (0x10UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_3 (0x08UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_2 (0x04UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_1 (0x02UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_0 (0x01UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk#define FMC_BTR3_DATAST_Msk (0xFFUL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_Pos (8U)#define FMC_BTR3_ADDHLD_3 (0x8UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_2 (0x4UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_1 (0x2UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_0 (0x1UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk#define FMC_BTR3_ADDHLD_Msk (0xFUL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_Pos (4U)#define FMC_BTR3_ADDSET_3 (0x8UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_2 (0x4UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_1 (0x2UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_0 (0x1UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk#define FMC_BTR3_ADDSET_Msk (0xFUL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_Pos (0U)#define FMC_BTR2_ACCMOD_1 (0x2UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD_0 (0x1UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk#define FMC_BTR2_ACCMOD_Msk (0x3UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD_Pos (28U)#define FMC_BTR2_DATLAT_3 (0x8UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_2 (0x4UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_1 (0x2UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_0 (0x1UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk#define FMC_BTR2_DATLAT_Msk (0xFUL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_Pos (24U)#define FMC_BTR2_CLKDIV_3 (0x8UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_2 (0x4UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_1 (0x2UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_0 (0x1UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk#define FMC_BTR2_CLKDIV_Msk (0xFUL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_Pos (20U)#define FMC_BTR2_BUSTURN_3 (0x8UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_2 (0x4UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_1 (0x2UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_0 (0x1UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk#define FMC_BTR2_BUSTURN_Msk (0xFUL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_Pos (16U)#define FMC_BTR2_DATAST_7 (0x80UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_6 (0x40UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_5 (0x20UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_4 (0x10UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_3 (0x08UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_2 (0x04UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_1 (0x02UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_0 (0x01UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk#define FMC_BTR2_DATAST_Msk (0xFFUL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_Pos (8U)#define FMC_BTR2_ADDHLD_3 (0x8UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_2 (0x4UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_1 (0x2UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_0 (0x1UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk#define FMC_BTR2_ADDHLD_Msk (0xFUL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_Pos (4U)#define FMC_BTR2_ADDSET_3 (0x8UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_2 (0x4UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_1 (0x2UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_0 (0x1UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk#define FMC_BTR2_ADDSET_Msk (0xFUL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_Pos (0U)#define FMC_BTR1_ACCMOD_1 (0x2UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD_0 (0x1UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk#define FMC_BTR1_ACCMOD_Msk (0x3UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD_Pos (28U)#define FMC_BTR1_DATLAT_3 (0x8UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_2 (0x4UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_1 (0x2UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_0 (0x1UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk#define FMC_BTR1_DATLAT_Msk (0xFUL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_Pos (24U)#define FMC_BTR1_CLKDIV_3 (0x8UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_2 (0x4UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_1 (0x2UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_0 (0x1UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk#define FMC_BTR1_CLKDIV_Msk (0xFUL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_Pos (20U)#define FMC_BTR1_BUSTURN_3 (0x8UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_2 (0x4UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_1 (0x2UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_0 (0x1UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk#define FMC_BTR1_BUSTURN_Msk (0xFUL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_Pos (16U)#define FMC_BTR1_DATAST_7 (0x80UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_6 (0x40UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_5 (0x20UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_4 (0x10UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_3 (0x08UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_2 (0x04UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_1 (0x02UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_0 (0x01UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk#define FMC_BTR1_DATAST_Msk (0xFFUL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_Pos (8U)#define FMC_BTR1_ADDHLD_3 (0x8UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_2 (0x4UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_1 (0x2UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_0 (0x1UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk#define FMC_BTR1_ADDHLD_Msk (0xFUL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_Pos (4U)#define FMC_BTR1_ADDSET_3 (0x8UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_2 (0x4UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_1 (0x2UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_0 (0x1UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk#define FMC_BTR1_ADDSET_Msk (0xFUL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_Pos (0U)#define FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk#define FMC_BCR4_CBURSTRW_Msk (0x1UL << FMC_BCR4_CBURSTRW_Pos)#define FMC_BCR4_CBURSTRW_Pos (19U)#define FMC_BCR4_CPSIZE_2 (0x4UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_1 (0x2UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_0 (0x1UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE FMC_BCR4_CPSIZE_Msk#define FMC_BCR4_CPSIZE_Msk (0x7UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_Pos (16U)#define FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk#define FMC_BCR4_ASYNCWAIT_Msk (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)#define FMC_BCR4_ASYNCWAIT_Pos (15U)#define FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk#define FMC_BCR4_EXTMOD_Msk (0x1UL << FMC_BCR4_EXTMOD_Pos)#define FMC_BCR4_EXTMOD_Pos (14U)#define FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk#define FMC_BCR4_WAITEN_Msk (0x1UL << FMC_BCR4_WAITEN_Pos)#define FMC_BCR4_WAITEN_Pos (13U)#define FMC_BCR4_WREN FMC_BCR4_WREN_Msk#define FMC_BCR4_WREN_Msk (0x1UL << FMC_BCR4_WREN_Pos)#define FMC_BCR4_WREN_Pos (12U)#define FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk#define FMC_BCR4_WAITCFG_Msk (0x1UL << FMC_BCR4_WAITCFG_Pos)#define FMC_BCR4_WAITCFG_Pos (11U)#define FMC_BCR4_WRAPMOD FMC_BCR4_WRAPMOD_Msk#define FMC_BCR4_WRAPMOD_Msk (0x1UL << FMC_BCR4_WRAPMOD_Pos)#define FMC_BCR4_WRAPMOD_Pos (10U)#define FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk#define FMC_BCR4_WAITPOL_Msk (0x1UL << FMC_BCR4_WAITPOL_Pos)#define FMC_BCR4_WAITPOL_Pos (9U)#define FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk#define FMC_BCR4_BURSTEN_Msk (0x1UL << FMC_BCR4_BURSTEN_Pos)#define FMC_BCR4_BURSTEN_Pos (8U)#define FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk#define FMC_BCR4_FACCEN_Msk (0x1UL << FMC_BCR4_FACCEN_Pos)#define FMC_BCR4_FACCEN_Pos (6U)#define FMC_BCR4_MWID_1 (0x2UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID_0 (0x1UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID FMC_BCR4_MWID_Msk#define FMC_BCR4_MWID_Msk (0x3UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID_Pos (4U)#define FMC_BCR4_MTYP_1 (0x2UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP_0 (0x1UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk#define FMC_BCR4_MTYP_Msk (0x3UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP_Pos (2U)#define FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk#define FMC_BCR4_MUXEN_Msk (0x1UL << FMC_BCR4_MUXEN_Pos)#define FMC_BCR4_MUXEN_Pos (1U)#define FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk#define FMC_BCR4_MBKEN_Msk (0x1UL << FMC_BCR4_MBKEN_Pos)#define FMC_BCR4_MBKEN_Pos (0U)#define FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk#define FMC_BCR3_CBURSTRW_Msk (0x1UL << FMC_BCR3_CBURSTRW_Pos)#define FMC_BCR3_CBURSTRW_Pos (19U)#define FMC_BCR3_CPSIZE_2 (0x4UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_1 (0x2UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_0 (0x1UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE FMC_BCR3_CPSIZE_Msk#define FMC_BCR3_CPSIZE_Msk (0x7UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_Pos (16U)#define FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk#define FMC_BCR3_ASYNCWAIT_Msk (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)#define FMC_BCR3_ASYNCWAIT_Pos (15U)#define FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk#define FMC_BCR3_EXTMOD_Msk (0x1UL << FMC_BCR3_EXTMOD_Pos)#define FMC_BCR3_EXTMOD_Pos (14U)#define FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk#define FMC_BCR3_WAITEN_Msk (0x1UL << FMC_BCR3_WAITEN_Pos)#define FMC_BCR3_WAITEN_Pos (13U)#define FMC_BCR3_WREN FMC_BCR3_WREN_Msk#define FMC_BCR3_WREN_Msk (0x1UL << FMC_BCR3_WREN_Pos)#define FMC_BCR3_WREN_Pos (12U)#define FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk#define FMC_BCR3_WAITCFG_Msk (0x1UL << FMC_BCR3_WAITCFG_Pos)#define FMC_BCR3_WAITCFG_Pos (11U)#define FMC_BCR3_WRAPMOD FMC_BCR3_WRAPMOD_Msk#define FMC_BCR3_WRAPMOD_Msk (0x1UL << FMC_BCR3_WRAPMOD_Pos)#define FMC_BCR3_WRAPMOD_Pos (10U)#define FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk#define FMC_BCR3_WAITPOL_Msk (0x1UL << FMC_BCR3_WAITPOL_Pos)#define FMC_BCR3_WAITPOL_Pos (9U)#define FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk#define FMC_BCR3_BURSTEN_Msk (0x1UL << FMC_BCR3_BURSTEN_Pos)#define FMC_BCR3_BURSTEN_Pos (8U)#define FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk#define FMC_BCR3_FACCEN_Msk (0x1UL << FMC_BCR3_FACCEN_Pos)#define FMC_BCR3_FACCEN_Pos (6U)#define FMC_BCR3_MWID_1 (0x2UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID_0 (0x1UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID FMC_BCR3_MWID_Msk#define FMC_BCR3_MWID_Msk (0x3UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID_Pos (4U)#define FMC_BCR3_MTYP_1 (0x2UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP_0 (0x1UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk#define FMC_BCR3_MTYP_Msk (0x3UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP_Pos (2U)#define FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk#define FMC_BCR3_MUXEN_Msk (0x1UL << FMC_BCR3_MUXEN_Pos)#define FMC_BCR3_MUXEN_Pos (1U)#define FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk#define FMC_BCR3_MBKEN_Msk (0x1UL << FMC_BCR3_MBKEN_Pos)#define FMC_BCR3_MBKEN_Pos (0U)#define FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk#define FMC_BCR2_CBURSTRW_Msk (0x1UL << FMC_BCR2_CBURSTRW_Pos)#define FMC_BCR2_CBURSTRW_Pos (19U)#define FMC_BCR2_CPSIZE_2 (0x4UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_1 (0x2UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_0 (0x1UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE FMC_BCR2_CPSIZE_Msk#define FMC_BCR2_CPSIZE_Msk (0x7UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_Pos (16U)#define FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk#define FMC_BCR2_ASYNCWAIT_Msk (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)#define FMC_BCR2_ASYNCWAIT_Pos (15U)#define FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk#define FMC_BCR2_EXTMOD_Msk (0x1UL << FMC_BCR2_EXTMOD_Pos)#define FMC_BCR2_EXTMOD_Pos (14U)#define FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk#define FMC_BCR2_WAITEN_Msk (0x1UL << FMC_BCR2_WAITEN_Pos)#define FMC_BCR2_WAITEN_Pos (13U)#define FMC_BCR2_WREN FMC_BCR2_WREN_Msk#define FMC_BCR2_WREN_Msk (0x1UL << FMC_BCR2_WREN_Pos)#define FMC_BCR2_WREN_Pos (12U)#define FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk#define FMC_BCR2_WAITCFG_Msk (0x1UL << FMC_BCR2_WAITCFG_Pos)#define FMC_BCR2_WAITCFG_Pos (11U)#define FMC_BCR2_WRAPMOD FMC_BCR2_WRAPMOD_Msk#define FMC_BCR2_WRAPMOD_Msk (0x1UL << FMC_BCR2_WRAPMOD_Pos)#define FMC_BCR2_WRAPMOD_Pos (10U)#define FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk#define FMC_BCR2_WAITPOL_Msk (0x1UL << FMC_BCR2_WAITPOL_Pos)#define FMC_BCR2_WAITPOL_Pos (9U)#define FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk#define FMC_BCR2_BURSTEN_Msk (0x1UL << FMC_BCR2_BURSTEN_Pos)#define FMC_BCR2_BURSTEN_Pos (8U)#define FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk#define FMC_BCR2_FACCEN_Msk (0x1UL << FMC_BCR2_FACCEN_Pos)#define FMC_BCR2_FACCEN_Pos (6U)#define FMC_BCR2_MWID_1 (0x2UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID_0 (0x1UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID FMC_BCR2_MWID_Msk#define FMC_BCR2_MWID_Msk (0x3UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID_Pos (4U)#define FMC_BCR2_MTYP_1 (0x2UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP_0 (0x1UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk#define FMC_BCR2_MTYP_Msk (0x3UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP_Pos (2U)#define FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk#define FMC_BCR2_MUXEN_Msk (0x1UL << FMC_BCR2_MUXEN_Pos)#define FMC_BCR2_MUXEN_Pos (1U)#define FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk#define FMC_BCR2_MBKEN_Msk (0x1UL << FMC_BCR2_MBKEN_Pos)#define FMC_BCR2_MBKEN_Pos (0U)#define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk#define FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos)#define FMC_BCR1_WFDIS_Pos (21U)#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)#define FMC_BCR1_CCLKEN_Pos (20U)#define FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk#define FMC_BCR1_CBURSTRW_Msk (0x1UL << FMC_BCR1_CBURSTRW_Pos)#define FMC_BCR1_CBURSTRW_Pos (19U)#define FMC_BCR1_CPSIZE_2 (0x4UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_1 (0x2UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_0 (0x1UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk#define FMC_BCR1_CPSIZE_Msk (0x7UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_Pos (16U)#define FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk#define FMC_BCR1_ASYNCWAIT_Msk (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)#define FMC_BCR1_ASYNCWAIT_Pos (15U)#define FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk#define FMC_BCR1_EXTMOD_Msk (0x1UL << FMC_BCR1_EXTMOD_Pos)#define FMC_BCR1_EXTMOD_Pos (14U)#define FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk#define FMC_BCR1_WAITEN_Msk (0x1UL << FMC_BCR1_WAITEN_Pos)#define FMC_BCR1_WAITEN_Pos (13U)#define FMC_BCR1_WREN FMC_BCR1_WREN_Msk#define FMC_BCR1_WREN_Msk (0x1UL << FMC_BCR1_WREN_Pos)#define FMC_BCR1_WREN_Pos (12U)#define FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk#define FMC_BCR1_WAITCFG_Msk (0x1UL << FMC_BCR1_WAITCFG_Pos)#define FMC_BCR1_WAITCFG_Pos (11U)#define FMC_BCR1_WRAPMOD FMC_BCR1_WRAPMOD_Msk#define FMC_BCR1_WRAPMOD_Msk (0x1UL << FMC_BCR1_WRAPMOD_Pos)#define FMC_BCR1_WRAPMOD_Pos (10U)#define FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk#define FMC_BCR1_WAITPOL_Msk (0x1UL << FMC_BCR1_WAITPOL_Pos)#define FMC_BCR1_WAITPOL_Pos (9U)#define FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk#define FMC_BCR1_BURSTEN_Msk (0x1UL << FMC_BCR1_BURSTEN_Pos)#define FMC_BCR1_BURSTEN_Pos (8U)#define FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk#define FMC_BCR1_FACCEN_Msk (0x1UL << FMC_BCR1_FACCEN_Pos)#define FMC_BCR1_FACCEN_Pos (6U)#define FMC_BCR1_MWID_1 (0x2UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID_0 (0x1UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID FMC_BCR1_MWID_Msk#define FMC_BCR1_MWID_Msk (0x3UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID_Pos (4U)#define FMC_BCR1_MTYP_1 (0x2UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP_0 (0x1UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk#define FMC_BCR1_MTYP_Msk (0x3UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP_Pos (2U)#define FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk#define FMC_BCR1_MUXEN_Msk (0x1UL << FMC_BCR1_MUXEN_Pos)#define FMC_BCR1_MUXEN_Pos (1U)#define FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk#define FMC_BCR1_MBKEN_Msk (0x1UL << FMC_BCR1_MBKEN_Pos)#define FMC_BCR1_MBKEN_Pos (0U)#define FLASH_OPTCR1_BOOT_ADD1 FLASH_OPTCR1_BOOT_ADD1_Msk#define FLASH_OPTCR1_BOOT_ADD1_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)#define FLASH_OPTCR1_BOOT_ADD1_Pos (16U)#define FLASH_OPTCR1_BOOT_ADD0 FLASH_OPTCR1_BOOT_ADD0_Msk#define FLASH_OPTCR1_BOOT_ADD0_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)#define TIM_CR1_URS_Pos (2U)#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)#define TIM_CR1_UDIS_Pos (1U)#define TIM_CR1_CEN TIM_CR1_CEN_Msk#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)#define TIM_CR1_CEN_Pos (0U)#define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk#define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos)#define SYSCFG_CMPCR_READY_Pos (8U)#define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk#define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)#define SYSCFG_CMPCR_CMP_PD_Pos (0U)#define SYSCFG_CBR_PVDL SYSCFG_CBR_PVDL_Msk#define SYSCFG_CBR_PVDL_Msk (0x1UL << SYSCFG_CBR_PVDL_Pos)#define SYSCFG_CBR_PVDL_Pos (2U)#define SYSCFG_CBR_CLL SYSCFG_CBR_CLL_Msk#define SYSCFG_CBR_CLL_Msk (0x1UL << SYSCFG_CBR_CLL_Pos)#define SYSCFG_CBR_CLL_Pos (0U)#define SYSCFG_EXTICR4_EXTI15_PJ 0x9000U#define SYSCFG_EXTICR4_EXTI15_PI 0x8000U#define SYSCFG_EXTICR4_EXTI15_PH 0x7000U#define SYSCFG_EXTICR4_EXTI15_PG 0x6000U#define SYSCFG_EXTICR4_EXTI15_PF 0x5000U#define SYSCFG_EXTICR4_EXTI15_PE 0x4000U#define SYSCFG_EXTICR4_EXTI15_PD 0x3000U#define SYSCFG_EXTICR4_EXTI15_PC 0x2000U#define SYSCFG_EXTICR4_EXTI15_PB 0x1000U#define SYSCFG_EXTICR4_EXTI15_PA 0x0000U#define SYSCFG_EXTICR4_EXTI14_PJ 0x0900U#define SYSCFG_EXTICR4_EXTI14_PI 0x0800U#define SYSCFG_EXTICR4_EXTI14_PH 0x0700U#define SYSCFG_EXTICR4_EXTI14_PG 0x0600U#define SYSCFG_EXTICR4_EXTI14_PF 0x0500U#define SYSCFG_EXTICR4_EXTI14_PE 0x0400U#define SYSCFG_EXTICR4_EXTI14_PD 0x0300U#define SYSCFG_EXTICR4_EXTI14_PC 0x0200U#define SYSCFG_EXTICR4_EXTI14_PB 0x0100U#define SYSCFG_EXTICR4_EXTI14_PA 0x0000U#define SYSCFG_EXTICR4_EXTI13_PJ 0x0090U#define SYSCFG_EXTICR4_EXTI13_PI 0x0080U#define SYSCFG_EXTICR4_EXTI13_PH 0x0070U#define SYSCFG_EXTICR4_EXTI13_PG 0x0060U#define SYSCFG_EXTICR4_EXTI13_PF 0x0050U#define SYSCFG_EXTICR4_EXTI13_PE 0x0040U#define SYSCFG_EXTICR4_EXTI13_PD 0x0030U#define SYSCFG_EXTICR4_EXTI13_PC 0x0020U#define SYSCFG_EXTICR4_EXTI13_PB 0x0010U#define SYSCFG_EXTICR4_EXTI13_PA 0x0000U#define SYSCFG_EXTICR4_EXTI12_PJ 0x0009U#define SYSCFG_EXTICR4_EXTI12_PI 0x0008U#define SYSCFG_EXTICR4_EXTI12_PH 0x0007U#define SYSCFG_EXTICR4_EXTI12_PG 0x0006U#define SYSCFG_EXTICR4_EXTI12_PF 0x0005U#define SYSCFG_EXTICR4_EXTI12_PE 0x0004U#define SYSCFG_EXTICR4_EXTI12_PD 0x0003U#define SYSCFG_EXTICR4_EXTI12_PC 0x0002U#define SYSCFG_EXTICR4_EXTI12_PB 0x0001U#define SYSCFG_EXTICR4_EXTI12_PA 0x0000U#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk#define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)#define SYSCFG_EXTICR4_EXTI15_Pos (12U)#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk#define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)#define SYSCFG_EXTICR4_EXTI14_Pos (8U)#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk#define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)#define SYSCFG_EXTICR4_EXTI13_Pos (4U)#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk#define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)#define SYSCFG_EXTICR4_EXTI12_Pos (0U)#define SYSCFG_EXTICR3_EXTI11_PJ 0x9000U#define SYSCFG_EXTICR3_EXTI11_PI 0x8000U#define SYSCFG_EXTICR3_EXTI11_PH 0x7000U#define SYSCFG_EXTICR3_EXTI11_PG 0x6000U#define SYSCFG_EXTICR3_EXTI11_PF 0x5000U#define SYSCFG_EXTICR3_EXTI11_PE 0x4000U#define SYSCFG_EXTICR3_EXTI11_PD 0x3000U#define SYSCFG_EXTICR3_EXTI11_PC 0x2000U#define SYSCFG_EXTICR3_EXTI11_PB 0x1000U#define SYSCFG_EXTICR3_EXTI11_PA 0x0000U#define SYSCFG_EXTICR3_EXTI10_PJ 0x0900U#define SYSCFG_EXTICR3_EXTI10_PI 0x0800U#define SYSCFG_EXTICR3_EXTI10_PH 0x0700U#define SYSCFG_EXTICR3_EXTI10_PG 0x0600U#define SYSCFG_EXTICR3_EXTI10_PF 0x0500U#define SYSCFG_EXTICR3_EXTI10_PE 0x0400U#define SYSCFG_EXTICR3_EXTI10_PD 0x0300U#define SYSCFG_EXTICR3_EXTI10_PC 0x0200U#define SYSCFG_EXTICR3_EXTI10_PB 0x0100U#define SYSCFG_EXTICR3_EXTI10_PA 0x0000U#define SYSCFG_EXTICR3_EXTI9_PJ 0x0090U#define SYSCFG_EXTICR3_EXTI9_PI 0x0080U#define SYSCFG_EXTICR3_EXTI9_PH 0x0070U#define SYSCFG_EXTICR3_EXTI9_PG 0x0060U#define SYSCFG_EXTICR3_EXTI9_PF 0x0050U#define SYSCFG_EXTICR3_EXTI9_PE 0x0040U#define SYSCFG_EXTICR3_EXTI9_PD 0x0030U#define SYSCFG_EXTICR3_EXTI9_PC 0x0020U#define SYSCFG_EXTICR3_EXTI9_PB 0x0010U#define SYSCFG_EXTICR3_EXTI9_PA 0x0000U#define SYSCFG_EXTICR3_EXTI8_PJ 0x0009U#define SYSCFG_EXTICR3_EXTI8_PI 0x0008U#define SYSCFG_EXTICR3_EXTI8_PH 0x0007U#define SYSCFG_EXTICR3_EXTI8_PG 0x0006U#define SYSCFG_EXTICR3_EXTI8_PF 0x0005U#define SYSCFG_EXTICR3_EXTI8_PE 0x0004U#define SYSCFG_EXTICR3_EXTI8_PD 0x0003U#define SYSCFG_EXTICR3_EXTI8_PC 0x0002U#define SYSCFG_EXTICR3_EXTI8_PB 0x0001U#define SYSCFG_EXTICR3_EXTI8_PA 0x0000U#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk#define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)#define SYSCFG_EXTICR3_EXTI11_Pos (12U)#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk#define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)#define SYSCFG_EXTICR3_EXTI10_Pos (8U)#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk#define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)#define SYSCFG_EXTICR3_EXTI9_Pos (4U)#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk#define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)#define SYSCFG_EXTICR3_EXTI8_Pos (0U)#define SYSCFG_EXTICR2_EXTI7_PK 0xA000U#define SYSCFG_EXTICR2_EXTI7_PJ 0x9000U#define SYSCFG_EXTICR2_EXTI7_PI 0x8000U#define SYSCFG_EXTICR2_EXTI7_PH 0x7000U#define SYSCFG_EXTICR2_EXTI7_PG 0x6000U#define SYSCFG_EXTICR2_EXTI7_PF 0x5000U#define SYSCFG_EXTICR2_EXTI7_PE 0x4000U#define SYSCFG_EXTICR2_EXTI7_PD 0x3000U#define SYSCFG_EXTICR2_EXTI7_PC 0x2000U#define SYSCFG_EXTICR2_EXTI7_PB 0x1000U#define SYSCFG_EXTICR2_EXTI7_PA 0x0000U#define SYSCFG_EXTICR2_EXTI6_PK 0x0A00U#define SYSCFG_EXTICR2_EXTI6_PJ 0x0900U#define SYSCFG_EXTICR2_EXTI6_PI 0x0800U#define SYSCFG_EXTICR2_EXTI6_PH 0x0700U#define SYSCFG_EXTICR2_EXTI6_PG 0x0600U#define SYSCFG_EXTICR2_EXTI6_PF 0x0500U#define SYSCFG_EXTICR2_EXTI6_PE 0x0400U#define SYSCFG_EXTICR2_EXTI6_PD 0x0300U#define SYSCFG_EXTICR2_EXTI6_PC 0x0200U#define SYSCFG_EXTICR2_EXTI6_PB 0x0100U#define SYSCFG_EXTICR2_EXTI6_PA 0x0000U#define SYSCFG_EXTICR2_EXTI5_PK 0x00A0U#define SYSCFG_EXTICR2_EXTI5_PJ 0x0090U#define SYSCFG_EXTICR2_EXTI5_PI 0x0080U#define SYSCFG_EXTICR2_EXTI5_PH 0x0070U#define SYSCFG_EXTICR2_EXTI5_PG 0x0060U#define SYSCFG_EXTICR2_EXTI5_PF 0x0050U#define SYSCFG_EXTICR2_EXTI5_PE 0x0040U#define SYSCFG_EXTICR2_EXTI5_PD 0x0030U#define SYSCFG_EXTICR2_EXTI5_PC 0x0020U#define SYSCFG_EXTICR2_EXTI5_PB 0x0010U#define SYSCFG_EXTICR2_EXTI5_PA 0x0000U#define SYSCFG_EXTICR2_EXTI4_PK 0x000AU#define SYSCFG_EXTICR2_EXTI4_PJ 0x0009U#define SYSCFG_EXTICR2_EXTI4_PI 0x0008U#define SYSCFG_EXTICR2_EXTI4_PH 0x0007U#define SYSCFG_EXTICR2_EXTI4_PG 0x0006U#define SYSCFG_EXTICR2_EXTI4_PF 0x0005U#define SYSCFG_EXTICR2_EXTI4_PE 0x0004U#define SYSCFG_EXTICR2_EXTI4_PD 0x0003U#define SYSCFG_EXTICR2_EXTI4_PC 0x0002U#define SYSCFG_EXTICR2_EXTI4_PB 0x0001U#define SYSCFG_EXTICR2_EXTI4_PA 0x0000U#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk#define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)#define SYSCFG_EXTICR2_EXTI7_Pos (12U)#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk#define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)#define SYSCFG_EXTICR2_EXTI6_Pos (8U)#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk#define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)#define SYSCFG_EXTICR2_EXTI5_Pos (4U)#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk#define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)#define SYSCFG_EXTICR2_EXTI4_Pos (0U)#define SYSCFG_EXTICR1_EXTI3_PK 0xA000U#define SYSCFG_EXTICR1_EXTI3_PJ 0x9000U#define SYSCFG_EXTICR1_EXTI3_PI 0x8000U#define SYSCFG_EXTICR1_EXTI3_PH 0x7000U#define SYSCFG_EXTICR1_EXTI3_PG 0x6000U#define SYSCFG_EXTICR1_EXTI3_PF 0x5000U#define SYSCFG_EXTICR1_EXTI3_PE 0x4000U#define SYSCFG_EXTICR1_EXTI3_PD 0x3000U#define SYSCFG_EXTICR1_EXTI3_PC 0x2000U#define SYSCFG_EXTICR1_EXTI3_PB 0x1000U#define SYSCFG_EXTICR1_EXTI3_PA 0x0000U#define SYSCFG_EXTICR1_EXTI2_PK 0x0A00U#define SYSCFG_EXTICR1_EXTI2_PJ 0x0900U#define SYSCFG_EXTICR1_EXTI2_PI 0x0800U#define SYSCFG_EXTICR1_EXTI2_PH 0x0700U#define SYSCFG_EXTICR1_EXTI2_PG 0x0600U#define SYSCFG_EXTICR1_EXTI2_PF 0x0500U#define SYSCFG_EXTICR1_EXTI2_PE 0x0400U#define SYSCFG_EXTICR1_EXTI2_PD 0x0300U#define SYSCFG_EXTICR1_EXTI2_PC 0x0200U#define SYSCFG_EXTICR1_EXTI2_PB 0x0100U#define SYSCFG_EXTICR1_EXTI2_PA 0x0000U#define SYSCFG_EXTICR1_EXTI1_PK 0x00A0U#define SYSCFG_EXTICR1_EXTI1_PJ 0x0090U#define SYSCFG_EXTICR1_EXTI1_PI 0x0080U#define SYSCFG_EXTICR1_EXTI1_PH 0x0070U#define SYSCFG_EXTICR1_EXTI1_PG 0x0060U#define SYSCFG_EXTICR1_EXTI1_PF 0x0050U#define SYSCFG_EXTICR1_EXTI1_PE 0x0040U#define SYSCFG_EXTICR1_EXTI1_PD 0x0030U#define SYSCFG_EXTICR1_EXTI1_PC 0x0020U#define SYSCFG_EXTICR1_EXTI1_PB 0x0010U#define SYSCFG_EXTICR1_EXTI1_PA 0x0000U#define SYSCFG_EXTICR1_EXTI0_PK 0x000AU#define SYSCFG_EXTICR1_EXTI0_PJ 0x0009U#define SYSCFG_EXTICR1_EXTI0_PI 0x0008U#define SYSCFG_EXTICR1_EXTI0_PH 0x0007U#define SYSCFG_EXTICR1_EXTI0_PG 0x0006U#define SYSCFG_EXTICR1_EXTI0_PF 0x0005U#define SYSCFG_EXTICR1_EXTI0_PE 0x0004U#define SYSCFG_EXTICR1_EXTI0_PD 0x0003U#define SYSCFG_EXTICR1_EXTI0_PC 0x0002U#define SYSCFG_EXTICR1_EXTI0_PB 0x0001U#define SYSCFG_EXTICR1_EXTI0_PA 0x0000U#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk#define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)#define SYSCFG_EXTICR1_EXTI3_Pos (12U)#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk#define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)#define SYSCFG_EXTICR1_EXTI2_Pos (8U)#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk#define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)#define SYSCFG_EXTICR1_EXTI1_Pos (4U)#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk#define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)#define SYSCFG_EXTICR1_EXTI0_Pos (0U)#define SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk#define SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)#define SYSCFG_PMC_MII_RMII_SEL_Pos (23U)#define SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk#define SYSCFG_PMC_ADC3DC2_Msk (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)#define SYSCFG_PMC_ADC3DC2_Pos (18U)#define SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk#define SYSCFG_PMC_ADC2DC2_Msk (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)#define SYSCFG_PMC_ADC2DC2_Pos (17U)#define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk#define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)#define SYSCFG_PMC_ADC1DC2_Pos (16U)#define SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk#define SYSCFG_PMC_ADCxDC2_Msk (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)#define SYSCFG_PMC_ADCxDC2_Pos (16U)#define SYSCFG_PMC_I2C_PB9_FMP SYSCFG_PMC_I2C_PB9_FMP_Msk#define SYSCFG_PMC_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)#define SYSCFG_PMC_I2C_PB9_FMP_Pos (7U)#define SYSCFG_PMC_I2C_PB8_FMP SYSCFG_PMC_I2C_PB8_FMP_Msk#define SYSCFG_PMC_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)#define SYSCFG_PMC_I2C_PB8_FMP_Pos (6U)#define SYSCFG_PMC_I2C_PB7_FMP SYSCFG_PMC_I2C_PB7_FMP_Msk#define SYSCFG_PMC_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)#define SYSCFG_PMC_I2C_PB7_FMP_Pos (5U)#define SYSCFG_PMC_I2C_PB6_FMP SYSCFG_PMC_I2C_PB6_FMP_Msk#define SYSCFG_PMC_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)#define SYSCFG_PMC_I2C_PB6_FMP_Pos (4U)#define SYSCFG_PMC_I2C4_FMP SYSCFG_PMC_I2C4_FMP_Msk#define SYSCFG_PMC_I2C4_FMP_Msk (0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)#define SYSCFG_PMC_I2C4_FMP_Pos (3U)#define SYSCFG_PMC_I2C3_FMP SYSCFG_PMC_I2C3_FMP_Msk#define SYSCFG_PMC_I2C3_FMP_Msk (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)#define SYSCFG_PMC_I2C3_FMP_Pos (2U)#define SYSCFG_PMC_I2C2_FMP SYSCFG_PMC_I2C2_FMP_Msk#define SYSCFG_PMC_I2C2_FMP_Msk (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)#define SYSCFG_PMC_I2C2_FMP_Pos (1U)#define SYSCFG_PMC_I2C1_FMP SYSCFG_PMC_I2C1_FMP_Msk#define SYSCFG_PMC_I2C1_FMP_Msk (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)#define SYSCFG_PMC_I2C1_FMP_Pos (0U)#define SYSCFG_MEMRMP_SWP_FMC_1 (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC_0 (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk#define SYSCFG_MEMRMP_SWP_FMC_Msk (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC_Pos (10U)#define SYSCFG_MEMRMP_SWP_FB SYSCFG_MEMRMP_SWP_FB_Msk#define SYSCFG_MEMRMP_SWP_FB_Msk (0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)#define SYSCFG_MEMRMP_SWP_FB_Pos (8U)#define SYSCFG_MEMRMP_MEM_BOOT SYSCFG_MEMRMP_MEM_BOOT_Msk#define SYSCFG_MEMRMP_MEM_BOOT_Msk (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)#define SYSCFG_MEMRMP_MEM_BOOT_Pos (0U)#define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk#define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)#define SPI_I2SPR_MCKOE_Pos (9U)#define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk#define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)#define SPI_I2SPR_ODD_Pos (8U)#define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk#define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)#define SPI_I2SPR_I2SDIV_Pos (0U)#define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk#define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)#define SPI_I2SCFGR_ASTRTEN_Pos (12U)#define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk#define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)#define SPI_I2SCFGR_I2SMOD_Pos (11U)#define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk#define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)#define SPI_I2SCFGR_I2SE_Pos (10U)#define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk#define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG_Pos (8U)#define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk#define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)#define SPI_I2SCFGR_PCMSYNC_Pos (7U)#define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk#define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD_Pos (4U)#define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk#define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)#define SPI_I2SCFGR_CKPOL_Pos (3U)#define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk#define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN_Pos (1U)#define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk#define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)#define SPI_I2SCFGR_CHLEN_Pos (0U)#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk#define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)#define SPI_TXCRCR_TXCRC_Pos (0U)#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk#define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)#define SPI_RXCRCR_RXCRC_Pos (0U)#define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk#define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)#define SPI_CRCPR_CRCPOLY_Pos (0U)#define SPI_DR_DR SPI_DR_DR_Msk#define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)#define SPI_DR_DR_Pos (0U)#define SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL SPI_SR_FTLVL_Msk#define SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL_Pos (11U)#define SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL SPI_SR_FRLVL_Msk#define SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL_Pos (9U)#define SPI_SR_FRE SPI_SR_FRE_Msk#define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)#define SPI_SR_FRE_Pos (8U)#define SPI_SR_BSY SPI_SR_BSY_Msk#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)#define SPI_SR_BSY_Pos (7U)#define SPI_SR_OVR SPI_SR_OVR_Msk#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)#define SPI_SR_OVR_Pos (6U)#define SPI_SR_MODF SPI_SR_MODF_Msk#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)#define SPI_SR_MODF_Pos (5U)#define SPI_SR_CRCERR SPI_SR_CRCERR_Msk#define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)#define SPI_SR_CRCERR_Pos (4U)#define SPI_SR_UDR SPI_SR_UDR_Msk#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)#define SPI_SR_UDR_Pos (3U)#define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk#define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)#define SPI_SR_CHSIDE_Pos (2U)#define SPI_SR_TXE SPI_SR_TXE_Msk#define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)#define SPI_SR_TXE_Pos (1U)#define SPI_SR_RXNE SPI_SR_RXNE_Msk#define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)#define SPI_SR_RXNE_Pos (0U)#define SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk#define SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos)#define SPI_CR2_LDMATX_Pos (14U)#define SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk#define SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos)#define SPI_CR2_LDMARX_Pos (13U)#define SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk#define SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos)#define SPI_CR2_FRXTH_Pos (12U)#define SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS SPI_CR2_DS_Msk#define SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_Pos (8U)#define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk#define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)#define SPI_CR2_TXEIE_Pos (7U)#define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk#define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)#define SPI_CR2_RXNEIE_Pos (6U)#define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk#define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)#define SPI_CR2_ERRIE_Pos (5U)#define SPI_CR2_FRF SPI_CR2_FRF_Msk#define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)#define SPI_CR2_FRF_Pos (4U)#define SPI_CR2_NSSP SPI_CR2_NSSP_Msk#define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos)#define SPI_CR2_NSSP_Pos (3U)#define SPI_CR2_SSOE SPI_CR2_SSOE_Msk#define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)#define SPI_CR2_SSOE_Pos (2U)#define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk#define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)#define SPI_CR2_TXDMAEN_Pos (1U)#define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk#define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)#define SPI_CR2_RXDMAEN_Pos (0U)#define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk#define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)#define SPI_CR1_BIDIMODE_Pos (15U)#define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk#define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)#define SPI_CR1_BIDIOE_Pos (14U)#define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk#define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)#define SPI_CR1_CRCEN_Pos (13U)#define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk#define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)#define SPI_CR1_CRCNEXT_Pos (12U)#define SPI_CR1_CRCL SPI_CR1_CRCL_Msk#define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos)#define SPI_CR1_CRCL_Pos (11U)#define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk#define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)#define SPI_CR1_RXONLY_Pos (10U)#define SPI_CR1_SSM SPI_CR1_SSM_Msk#define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)#define SPI_CR1_SSM_Pos (9U)#define SPI_CR1_SSI SPI_CR1_SSI_Msk#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)#define SPI_CR1_SSI_Pos (8U)#define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk#define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)#define SPI_CR1_LSBFIRST_Pos (7U)#define SPI_CR1_SPE SPI_CR1_SPE_Msk#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)#define SPI_CR1_SPE_Pos (6U)#define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR SPI_CR1_BR_Msk#define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_Pos (3U)#define SPI_CR1_MSTR SPI_CR1_MSTR_Msk#define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)#define SPI_CR1_MSTR_Pos (2U)#define SPI_CR1_CPOL SPI_CR1_CPOL_Msk#define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)#define SPI_CR1_CPOL_Pos (1U)#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)#define SPI_CR1_CPHA_Pos (0U)#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)#define SDMMC_FIFO_FIFODATA_Pos (0U)#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk#define SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos)#define SDMMC_MASK_SDIOITIE_Pos (22U)#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk#define SDMMC_MASK_RXDAVLIE_Msk (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)#define SDMMC_MASK_RXDAVLIE_Pos (21U)#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk#define SDMMC_MASK_TXDAVLIE_Msk (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)#define SDMMC_MASK_TXDAVLIE_Pos (20U)#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk#define SDMMC_MASK_RXFIFOEIE_Msk (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)#define SDMMC_MASK_RXFIFOEIE_Pos (19U)#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk#define SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)#define SDMMC_MASK_TXFIFOEIE_Pos (18U)#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk#define SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)#define SDMMC_MASK_RXFIFOFIE_Pos (17U)#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk#define SDMMC_MASK_TXFIFOFIE_Msk (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)#define SDMMC_MASK_TXFIFOFIE_Pos (16U)#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk#define SDMMC_MASK_RXACTIE_Msk (0x1UL << SDMMC_MASK_RXACTIE_Pos)#define SDMMC_MASK_RXACTIE_Pos (13U)#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk#define SDMMC_MASK_TXACTIE_Msk (0x1UL << SDMMC_MASK_TXACTIE_Pos)#define SAI_xFRCR_FSPOL_Pos (17U)#define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk#define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE_Pos (16U)#define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk#define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE_Pos (14U)#define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk#define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE_Pos (12U)#define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk#define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE_Pos (10U)#define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk#define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE_Pos (8U)#define QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk#define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_Pos (0U)#define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk#define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)#define QUADSPI_DLR_DL_Pos (0U)#define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk#define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos)#define QUADSPI_FCR_CTOF_Pos (4U)#define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk#define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos)#define QUADSPI_FCR_CSMF_Pos (3U)#define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk#define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos)#define QUADSPI_FCR_CTCF_Pos (1U)#define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk#define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos)#define QUADSPI_FCR_CTEF_Pos (0U)#define QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk#define QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_Pos (8U)#define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk#define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos)#define QUADSPI_SR_BUSY_Pos (5U)#define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk#define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos)#define QUADSPI_SR_TOF_Pos (4U)#define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk#define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos)#define QUADSPI_SR_SMF_Pos (3U)#define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk#define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos)#define QUADSPI_SR_FTF_Pos (2U)#define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk#define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos)#define QUADSPI_SR_TCF_Pos (1U)#define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk#define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos)#define QUADSPI_SR_TEF_Pos (0U)#define QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk#define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_Pos (16U)#define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk#define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_Pos (8U)#define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk#define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos)#define QUADSPI_DCR_CKMODE_Pos (0U)#define QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk#define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_Pos (24U)#define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk#define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos)#define QUADSPI_CR_PMM_Pos (23U)#define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk#define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos)#define QUADSPI_CR_APMS_Pos (22U)#define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk#define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos)#define QUADSPI_CR_TOIE_Pos (20U)#define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk#define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos)#define QUADSPI_CR_SMIE_Pos (19U)#define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk#define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos)#define QUADSPI_CR_FTIE_Pos (18U)#define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk#define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos)#define QUADSPI_CR_TCIE_Pos (17U)#define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk#define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos)#define QUADSPI_CR_TEIE_Pos (16U)#define QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_3 (0x08UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_2 (0x04UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_1 (0x02UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_0 (0x01UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk#define QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos)                