/*
 * Copyright (c) 2021 The ZMK Contributors
 *
 * SPDX-License-Identifier: MIT
 */

&spi0 {
	compatible = "nordic,nrf-spim";
	pinctrl-0 = <&spi0_default>;
 	pinctrl-1 = <&spi0_sleep>;
	pinctrl-names = "default", "sleep";
	mosi-pin = <(32*0+10)>;
	sck-pin = <(32*1+15)>;
	// Unused pin, needed for SPI definition, but not used by the shift register driver itself.
	miso-pin = <(32*1+11)>;
};
