From d6ef92e531b54f1e421944517f3e55af1956f8a5 Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Thu, 19 Mar 2020 09:30:20 +0700
Subject: [PATCH 201/458] dt-bindings: power: Add r8a774e1 SYSC power domain
 definitions

This patch adds power domain indices for the RZ/G2H (a.k.a r8a774e1)
SoC.

Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 include/dt-bindings/power/r8a774e1-sysc.h | 36 +++++++++++++++++++++++++++++++
 1 file changed, 36 insertions(+)
 create mode 100644 include/dt-bindings/power/r8a774e1-sysc.h

diff --git a/include/dt-bindings/power/r8a774e1-sysc.h b/include/dt-bindings/power/r8a774e1-sysc.h
new file mode 100644
index 0000000..0c04d3b
--- /dev/null
+++ b/include/dt-bindings/power/r8a774e1-sysc.h
@@ -0,0 +1,36 @@
+/* SPDX-License-Identifier: GPL-2.0
+ *
+ * Copyright (C) 2019 Renesas Electronics Corp.
+ */
+#ifndef __DT_BINDINGS_POWER_R8A774E1_SYSC_H__
+#define __DT_BINDINGS_POWER_R8A774E1_SYSC_H__
+
+/*
+ * These power domain indices match the numbers of the interrupt bits
+ * representing the power areas in the various Interrupt Registers
+ * (e.g. SYSCISR, Interrupt Status Register)
+ */
+
+#define R8A774E1_PD_CA57_CPU0		0
+#define R8A774E1_PD_CA57_CPU1		1
+#define R8A774E1_PD_CA57_CPU2		2
+#define R8A774E1_PD_CA57_CPU3		3
+#define R8A774E1_PD_CA53_CPU0		5
+#define R8A774E1_PD_CA53_CPU1		6
+#define R8A774E1_PD_CA53_CPU2		7
+#define R8A774E1_PD_CA53_CPU3		8
+#define R8A774E1_PD_A3VP		9
+#define R8A774E1_PD_CA57_SCU		12
+#define R8A774E1_PD_A3VC		14
+#define R8A774E1_PD_3DG_A		17
+#define R8A774E1_PD_3DG_B		18
+#define R8A774E1_PD_3DG_C		19
+#define R8A774E1_PD_3DG_D		20
+#define R8A774E1_PD_CA53_SCU		21
+#define R8A774E1_PD_3DG_E		22
+#define R8A774E1_PD_A2VC1		26
+
+/* Always-on power area */
+#define R8A774E1_PD_ALWAYS_ON		32
+
+#endif /* __DT_BINDINGS_POWER_R8A774E1_SYSC_H__ */
-- 
2.7.4

