@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: FA351 |Clearbox flow is not supported because E:\altera\15.0\quartus\bin\clearbox.exe does not exist
@N: BN114 :"c:\users\47968\desktop\fpga\ddc_4channels\ddc_4channels_sim\src\module_fir\src\fir_fun.v":216:28:216:56|Removing instance gen_mult_inst\[7\]\.lpm_mult_24bit24bit48bit_inst of black_box view:work.MULT_24BIT25BIT49BIT_IP(verilog) because there are no references to its outputs 
@N: BN114 :"c:\users\47968\desktop\fpga\ddc_4channels\ddc_4channels_sim\src\module_fir\src\fir_fun.v":216:28:216:56|Removing instance gen_mult_inst\[15\]\.lpm_mult_24bit24bit48bit_inst of black_box view:work.MULT_24BIT25BIT49BIT_IP(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\47968\desktop\fpga\ddc_4channels\ddc_4channels_sim\src\module_fir\src\fir_fun.v":233:1:233:6|Removing sequential instance Mult_Adder_Reg_7_[24:0] of view:PrimLib.dffre(prim) in hierarchy view:work.FIR_FUN_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\47968\desktop\fpga\ddc_4channels\ddc_4channels_sim\src\module_fir\src\fir_fun.v":233:1:233:6|Removing sequential instance Mult_Coeff_Reg_7_[23:0] of view:PrimLib.dffre(prim) in hierarchy view:work.FIR_FUN_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\47968\desktop\fpga\ddc_4channels\ddc_4channels_sim\src\module_fir\src\fir_fun.v":233:1:233:6|Removing sequential instance Mult_Adder_Reg_15_[24:0] of view:PrimLib.dffre(prim) in hierarchy view:work.FIR_FUN_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\47968\desktop\fpga\ddc_4channels\ddc_4channels_sim\src\module_fir\src\fir_fun.v":233:1:233:6|Removing sequential instance Mult_Coeff_Reg_15_[23:0] of view:PrimLib.dffre(prim) in hierarchy view:work.FIR_FUN_Z1(verilog) because there are no references to its outputs 
