{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3277, "design__instance__area": 77725.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 4, "power__internal__total": 0.1386280655860901, "power__switching__total": 0.10359388589859009, "power__leakage__total": 7.551936960226158e-07, "power__total": 0.24222271144390106, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5411968804064393, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5404565836726822, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5856389983167908, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.3936869830454506, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585639, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.393687, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 9, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 5, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7711858037110094, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7711858037110094, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.5038400950173301, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.872342778259923, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -490.6784308862278, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.872342778259923, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.310871, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.872343, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 147, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4382825615377211, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43724622382607514, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26499747590788214, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.038486992460142, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264997, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.550692, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 44, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 5, "clock__skew__worst_hold": -0.4354574879493614, "clock__skew__worst_setup": 0.43443208593481725, "timing__hold__ws": 0.2638037640780447, "timing__setup__ws": -6.48499672317665, "timing__hold__tns": 0, "timing__setup__tns": -571.9789035414894, "timing__hold__wns": 0, "timing__setup__wns": -6.48499672317665, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263804, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 442, "timing__setup_r2r__ws": -6.484997, "timing__setup_r2r_vio__count": 442, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3277, "design__instance__area__stdcell": 77725.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.745756, "design__instance__utilization__stdcell": 0.745756, "design__instance__count__class:buffer": 202, "design__instance__count__class:inverter": 139, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1412, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 164, "design__instance__count__class:tap_cell": 672, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 124713, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 285, "design__instance__count__class:clock_buffer": 91, "design__instance__count__class:clock_inverter": 32, "design__instance__count__setup_buffer": 138, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2448, "route__net__special": 2, "route__drc_errors__iter:1": 837, "route__wirelength__iter:1": 137295, "route__drc_errors__iter:2": 288, "route__wirelength__iter:2": 136112, "route__drc_errors__iter:3": 228, "route__wirelength__iter:3": 135965, "route__drc_errors__iter:4": 6, "route__wirelength__iter:4": 135862, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 135859, "route__drc_errors": 0, "route__wirelength": 135859, "route__vias": 17616, "route__vias__singlecut": 17616, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 651.79, "design__instance__count__class:fill_cell": 2238, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5368456942052685, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5360790851850836, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5838001358690976, "timing__setup__ws__corner:min_tt_025C_5v00": 1.6680799436095506, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.5838, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.66808, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7638009330092518, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7637489745702298, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5236862203222111, "timing__setup__ws__corner:min_ss_125C_4v50": -5.372573649144424, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -423.6983790410315, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.372573649144424, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307832, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.372574, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4354574879493614, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43443208593481725, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2638037640780447, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.187232457060181, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263804, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.794012, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 5, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5463388784904164, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5455465122953318, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5878280251163541, "timing__setup__ws__corner:max_tt_025C_5v00": 1.0593117793889089, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.587828, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.059312, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 44, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 5, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.780061926021619, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.780061926021619, "timing__hold__ws__corner:max_ss_125C_4v50": 0.48036243009619306, "timing__setup__ws__corner:max_ss_125C_4v50": -6.48499672317665, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -571.9789035414894, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -6.48499672317665, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.314489, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -6.484997, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 149, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 5, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44169588681231536, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4405783362841212, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.266418672441899, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.856464146068051, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266419, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.263827, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 54, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99532, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.998, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00467594, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00735527, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.00314099, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00735527, "design_powergrid__voltage__worst": 0.00735527, "design_powergrid__voltage__worst__net:VDD": 4.99532, "design_powergrid__drop__worst": 0.00735527, "design_powergrid__drop__worst__net:VDD": 0.00467594, "design_powergrid__voltage__worst__net:VSS": 0.00735527, "design_powergrid__drop__worst__net:VSS": 0.00735527, "ir__voltage__worst": 5, "ir__drop__avg": 0.002, "ir__drop__worst": 0.00468, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}