%----------------------------------------------------------------------------------------
%	PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------
\documentclass[a4paper,11pt]{article}

%Include Predefined Header
%----------------------------------------------------
\usepackage{../../Report_Resources/KaTeX_LabReport}
\usepackage{lipsum}
% Note: 
% The input command is equivalent to copy-paste the content of the file
% into the current file.


%\let\svparbox\parbox
%\fboxsep=-\fboxrule
%\renewcommand\parbox[3][c]{\fbox{\svparbox[#1]{#2}{#3}}}

\begin{document}
%----------------------------------------------------------------------------------------
%	TITLE PAGE
%----------------------------------------------------------------------------------------
\begin{titlepage}
    % Warning Filter
    \WarningFilter[latex]{latexfont}{Some font shapes}
    \WarningFilter[latex]{tex}{Underfull \hbox}
    \ActivateWarningFilters[latex]

	%\hspace{0.05\textheight} % Whitespace between the vertical line and title page text
    \parbox{1\textwidth}{ % Paragraph box for holding the title page text, adjust the width to move the title page left or right on the page
        {\Large\bfseries EIE330 FPGA Based System Design}\\[0.5\baselineskip] % University name
        {\Huge\bfseries Report of Laboratory 1}\\[0.15\baselineskip] % Title
		\rule{1\textwidth}{1pt} % Vertical line
        {\Large\textit{FPGA Lab1: Full adder, Decoder, and Comparator}}
    }
    \parbox{1\textwidth}{
        \vspace{1\baselineskip}
        \large
        Souce Code of this report can be found at:
        \href{https://github.com/ZeppelinSCB/EIE330-FPGA-Laboratory}
            {EIE330-FPGA-Laboratory}
    }
    \parbox{1\textwidth}{
        \vspace{1\baselineskip}
        \large by
    }
    \parbox{1\textwidth}{
        {~\\[1.7\baselineskip]}
        {\rule[1pt]{200pt}{1pt}} \\[1.25pt]
        {\huge\textsc{Pengrui K. Tang}
            %\begin{CJK*}{UTF8}{bsmi}\Large (湯鵬睿)\end{CJK*}
        }\\
        {\large{Student No: 1220031811}} \\
        \large from EIE330 D1, \newline
        Faculty of Innovation Engeneering, \newline
        Universidade de Ciência e Tecnologia de Macau
    }
    \parbox{1\textwidth}{
        {~\\[1.7\baselineskip]}
        {\rule[1pt]{200pt}{1pt}} \\[1.25pt]
        {\huge\textsc{Xiaoyang S. Zhen}
            %\begin{CJK*}{UTF8}{bsmi}\Large (鄭曉陽)\end{CJK*}
            }\\
        {\large{Student No: 1220034170}} \\
        \large from EIE330 D1, \newline
        Faculty of Innovation Engeneering, \newline
        Universidade de Ciência e Tecnologia de Macau
    }
	\FloatBarrier

    \vspace*{\fill}
		Oct, 2024\newline 
        (Coloane, Macao SAR)
        \vspace{0.7\baselineskip}\newline
        %\includegraphics[width = 40mm]{MUIT_BlueGold.png}\newline
        \includegraphics[width = 40mm]{../../Report_Resources/MUIT_origin.png}\par
        {\small This report is a part of the result for}
        {\small EIE330~FPGA~Based~System~Design in U.C.T.M}\\[0.25pt]
        {\small \copyright 2024 Xiaoyang Zhen, Pengrui Tong}

\end{titlepage}
\blankpage

%----------------------------------------------------------------------------------------
%	TABLE OF CONTENTS
%----------------------------------------------------------------------------------------
\tableofcontents
\newpage

%----------------------------------------------------------------------------------------
%	Main Content
%----------------------------------------------------------------------------------------
\section{Diode Circuits I}
%\include{../Experiment 1/Lab1_Main}
\lipsum[2-4]\par
\lipsum[2-4]

\section{Diode Circuits I}

\end{document}