{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 16:56:41 2023 " "Info: Processing started: Wed Nov 22 16:56:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tubesTopLevel -c tubesTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tubestoplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tubestoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tubesTopLevel-tTL_arc " "Info: Found design unit 1: tubesTopLevel-tTL_arc" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tubesTopLevel " "Info: Found entity 1: tubesTopLevel" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arc " "Info: Found design unit 1: fsm-fsm_arc" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arc " "Info: Found design unit 1: counter-counter_arc" {  } { { "counter.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arc " "Info: Found design unit 1: comparator-comparator_arc" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-subtractor_arc " "Info: Found design unit 1: subtractor-subtractor_arc" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisX-regisX_arc " "Info: Found design unit 1: regisX-regisX_arc" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisX " "Info: Found entity 1: regisX" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisy.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisY-regisY_arc " "Info: Found design unit 1: regisY-regisY_arc" {  } { { "regisY.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisY.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisY " "Info: Found entity 1: regisY" {  } { { "regisY.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisY.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regisangle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regisangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regisAngle-regisAngle_arc " "Info: Found design unit 1: regisAngle-regisAngle_arc" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regisAngle " "Info: Found entity 1: regisAngle" {  } { { "regisAngle.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisAngle.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-regis_arc " "Info: Found design unit 1: regis-regis_arc" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numeric_std.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file numeric_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUMERIC_STD " "Info: Found design unit 1: NUMERIC_STD" {  } { { "numeric_std.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/numeric_std.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tubesTopLevel " "Info: Elaborating entity \"tubesTopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetCounter tubesTopLevel.vhd(112) " "Warning (10036): Verilog HDL or VHDL warning at tubesTopLevel.vhd(112): object \"resetCounter\" assigned a value but never read" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outSin tubesTopLevel.vhd(132) " "Warning (10492): VHDL Process Statement warning at tubesTopLevel.vhd(132): signal \"outSin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outCos tubesTopLevel.vhd(137) " "Warning (10492): VHDL Process Statement warning at tubesTopLevel.vhd(137): signal \"outCos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angkaTemp tubesTopLevel.vhd(129) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(129): inferring latch(es) for signal or variable \"angkaTemp\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "angka tubesTopLevel.vhd(129) " "Warning (10631): VHDL Process Statement warning at tubesTopLevel.vhd(129): inferring latch(es) for signal or variable \"angka\", which holds its previous value in one or more paths through the process" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[0\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[0\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[1\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[1\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[2\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[2\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[3\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[3\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[4\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[4\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[5\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[5\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[6\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[6\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[7\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[7\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[8\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[8\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[9\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[9\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[10\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[10\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[11\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[11\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[12\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[12\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[13\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[13\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[14\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[14\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[15\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[15\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[16\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[16\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[17\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[17\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[18\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[18\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[19\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[19\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[20\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[20\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[21\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[21\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[22\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[22\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[23\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[23\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[24\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[24\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[25\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[25\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[26\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[26\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[27\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[27\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[28\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[28\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[29\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[29\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[30\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[30\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angka\[31\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angka\[31\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[30\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[30\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[31\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[31\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[32\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[32\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[33\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[33\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[34\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[34\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[35\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[35\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[36\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[36\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[37\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[37\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[38\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[38\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[39\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[39\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[40\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[40\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[41\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[41\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[42\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[42\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[43\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[43\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[44\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[44\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[45\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[45\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[46\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[46\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[47\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[47\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[48\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[48\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[49\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[49\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[50\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[50\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[51\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[51\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[52\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[52\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[53\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[53\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[54\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[54\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[55\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[55\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[56\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[56\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[57\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[57\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[58\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[58\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[59\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[59\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[60\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[60\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angkaTemp\[63\] tubesTopLevel.vhd(129) " "Info (10041): Inferred latch for \"angkaTemp\[63\]\" at tubesTopLevel.vhd(129)" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:TOFSM " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:TOFSM\"" {  } { { "tubesTopLevel.vhd" "TOFSM" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeSin fsm.vhd(59) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(59): signal \"modeSin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeCos fsm.vhd(59) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(59): signal \"modeCos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modeTan fsm.vhd(59) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(59): signal \"modeTan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter fsm.vhd(106) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(106): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_Register fsm.vhd(45) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(45): inferring latch(es) for signal or variable \"reset_Register\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "statusResetCounter fsm.vhd(45) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(45): inferring latch(es) for signal or variable \"statusResetCounter\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "statusCount fsm.vhd(45) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(45): inferring latch(es) for signal or variable \"statusCount\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_Subtractor fsm.vhd(45) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(45): inferring latch(es) for signal or variable \"en_Subtractor\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_Register fsm.vhd(45) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(45): inferring latch(es) for signal or variable \"en_Register\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outFinal fsm.vhd(45) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(45): inferring latch(es) for signal or variable \"outFinal\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState fsm.vhd(45) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(45): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s5 fsm.vhd(45) " "Info (10041): Inferred latch for \"nextState.s5\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s4 fsm.vhd(45) " "Info (10041): Inferred latch for \"nextState.s4\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s3 fsm.vhd(45) " "Info (10041): Inferred latch for \"nextState.s3\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s2 fsm.vhd(45) " "Info (10041): Inferred latch for \"nextState.s2\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s1 fsm.vhd(45) " "Info (10041): Inferred latch for \"nextState.s1\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s0 fsm.vhd(45) " "Info (10041): Inferred latch for \"nextState.s0\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outFinal fsm.vhd(45) " "Info (10041): Inferred latch for \"outFinal\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_Register fsm.vhd(45) " "Info (10041): Inferred latch for \"en_Register\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_Subtractor fsm.vhd(45) " "Info (10041): Inferred latch for \"en_Subtractor\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusCount fsm.vhd(45) " "Info (10041): Inferred latch for \"statusCount\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusResetCounter fsm.vhd(45) " "Info (10041): Inferred latch for \"statusResetCounter\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_Register fsm.vhd(45) " "Info (10041): Inferred latch for \"reset_Register\" at fsm.vhd(45)" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:blokKomparator " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:blokKomparator\"" {  } { { "tubesTopLevel.vhd" "blokKomparator" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comparison comparator.vhd(16) " "Warning (10631): VHDL Process Statement warning at comparator.vhd(16): inferring latch(es) for signal or variable \"comparison\", which holds its previous value in one or more paths through the process" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparison comparator.vhd(16) " "Info (10041): Inferred latch for \"comparison\" at comparator.vhd(16)" {  } { { "comparator.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/comparator.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:blokCounter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:blokCounter\"" {  } { { "tubesTopLevel.vhd" "blokCounter" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:blokSubtractor " "Info: Elaborating entity \"subtractor\" for hierarchy \"subtractor:blokSubtractor\"" {  } { { "tubesTopLevel.vhd" "blokSubtractor" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "kCount subtractor.vhd(27) " "Warning (10540): VHDL Signal Declaration warning at subtractor.vhd(27): used explicit default value for signal \"kCount\" because signal was never assigned a value" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Subtractor subtractor.vhd(36) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(36): signal \"En_Subtractor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk subtractor.vhd(36) " "Warning (10492): VHDL Process Statement warning at subtractor.vhd(36): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisX regisX:blokRegisX " "Info: Elaborating entity \"regisX\" for hierarchy \"regisX:blokRegisX\"" {  } { { "tubesTopLevel.vhd" "blokRegisX" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisY regisY:blokRegisY " "Info: Elaborating entity \"regisY\" for hierarchy \"regisY:blokRegisY\"" {  } { { "tubesTopLevel.vhd" "blokRegisY" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regisAngle regisAngle:blokRegisAngle " "Info: Elaborating entity \"regisAngle\" for hierarchy \"regisAngle:blokRegisAngle\"" {  } { { "tubesTopLevel.vhd" "blokRegisAngle" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis regis:blokOutSin " "Info: Elaborating entity \"regis\" for hierarchy \"regis:blokOutSin\"" {  } { { "tubesTopLevel.vhd" "blokOutSin" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Info: Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 63 " "Info: Parameter \"LPM_WIDTHP\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 63 " "Info: Parameter \"LPM_WIDTHR\" = \"63\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_45t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Info: Found entity 1: mult_45t" {  } { { "db/mult_45t.tdf" "" { Text "D:/SisDigGemink/tubesTopLevel/db/mult_45t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "468 " "Info: Ignored 468 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "468 " "Info: Ignored 468 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "fsm:TOFSM\|nextState.s0_207 fsm:TOFSM\|outFinal " "Info: Duplicate LATCH primitive \"fsm:TOFSM\|nextState.s0_207\" merged with LATCH primitive \"fsm:TOFSM\|outFinal\"" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "fsm:TOFSM\|nextState.s3_171 fsm:TOFSM\|en_Subtractor " "Info: Duplicate LATCH primitive \"fsm:TOFSM\|nextState.s3_171\" merged with LATCH primitive \"fsm:TOFSM\|en_Subtractor\"" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[30\] " "Warning: Latch angkaTemp\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[31\] " "Warning: Latch angkaTemp\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[32\] " "Warning: Latch angkaTemp\[32\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[33\] " "Warning: Latch angkaTemp\[33\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[34\] " "Warning: Latch angkaTemp\[34\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[35\] " "Warning: Latch angkaTemp\[35\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[36\] " "Warning: Latch angkaTemp\[36\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[37\] " "Warning: Latch angkaTemp\[37\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[38\] " "Warning: Latch angkaTemp\[38\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[39\] " "Warning: Latch angkaTemp\[39\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[40\] " "Warning: Latch angkaTemp\[40\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[41\] " "Warning: Latch angkaTemp\[41\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[42\] " "Warning: Latch angkaTemp\[42\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[43\] " "Warning: Latch angkaTemp\[43\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[44\] " "Warning: Latch angkaTemp\[44\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[45\] " "Warning: Latch angkaTemp\[45\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[46\] " "Warning: Latch angkaTemp\[46\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[47\] " "Warning: Latch angkaTemp\[47\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[48\] " "Warning: Latch angkaTemp\[48\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[49\] " "Warning: Latch angkaTemp\[49\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[50\] " "Warning: Latch angkaTemp\[50\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[51\] " "Warning: Latch angkaTemp\[51\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[52\] " "Warning: Latch angkaTemp\[52\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[53\] " "Warning: Latch angkaTemp\[53\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[54\] " "Warning: Latch angkaTemp\[54\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[55\] " "Warning: Latch angkaTemp\[55\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[56\] " "Warning: Latch angkaTemp\[56\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[57\] " "Warning: Latch angkaTemp\[57\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[58\] " "Warning: Latch angkaTemp\[58\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[59\] " "Warning: Latch angkaTemp\[59\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[60\] " "Warning: Latch angkaTemp\[60\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "angkaTemp\[63\] " "Warning: Latch angkaTemp\[63\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeSin " "Warning: Ports D and ENA on the latch are fed by the same signal modeSin" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fsm:TOFSM\|nextState.s4_159 " "Warning: Latch fsm:TOFSM\|nextState.s4_159 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:TOFSM\|currentState.s0 " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:TOFSM\|currentState.s0" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "regisX.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regisX.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1200 " "Info: Implemented 1200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1115 " "Info: Implemented 1115 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Info: Implemented 16 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 16:56:45 2023 " "Info: Processing ended: Wed Nov 22 16:56:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
