INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/imports/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new/CodFunROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CodFunROM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/imports/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new/CodOperROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CodOperROM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/imports/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new/DecoIns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DecoIns'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/imports/Practica14/LevelDetect/LevelDetect.srcs/sources_1/new/LevelDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/new/componentPackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/imports/Practica14/FlagsReg/FlagsReg.srcs/sources_1/new/RegFlags.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFlags'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/imports/Practica14/CtrlUnit/CtrlUnit.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sources_1/imports/Practica14/Condition/Condition.srcs/sources_1/new/VerifCond.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VerifCond'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/Main/Main.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBUC'
