Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May  6 14:55:34 2024
| Host         : Yutharsan-Ideapad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Display_control_sets_placed.rpt
| Design       : Display
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            2 |
|      5 |            7 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+---------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG |                                     |                                 |                2 |              3 |
|  Clk_out_BUFG  |                                     | PC_Reset_IBUF                   |                3 |              4 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/PC_En | PC_Reset_IBUF                   |                2 |              4 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/Y[6]  | RB_Reset_IBUF                   |                2 |              5 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/Y[3]  | RB_Reset_IBUF                   |                4 |              5 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/Y[0]  | RB_Reset_IBUF                   |                1 |              5 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/Y[5]  | RB_Reset_IBUF                   |                3 |              5 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/Y[1]  | RB_Reset_IBUF                   |                2 |              5 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/Y[2]  | RB_Reset_IBUF                   |                2 |              5 |
|  Clk_out_BUFG  | component_inst/PC/Reg_0/DFF_0/Y[4]  | RB_Reset_IBUF                   |                2 |              5 |
|  Clk_IBUF_BUFG |                                     | slow_clk_inst/count[31]_i_1_n_0 |                8 |             31 |
+----------------+-------------------------------------+---------------------------------+------------------+----------------+


