`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  assign id_1 = 1 ? 1 : id_2 == id_1 ? id_1 : 1;
  logic id_3 (
      .id_1(1),
      1
  );
  input id_4;
  id_5 id_6[id_5 : 1] (
      .id_2(1'b0),
      .id_3(id_5),
      .id_4(id_5)
  );
endmodule
