<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AB_lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AB_RAM.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AB_RAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AB_RAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AB_conv_scheme.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="AB_conv_scheme.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AB_conv_scheme.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AB_conv_scheme.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AB_conv_scheme.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AB_conv_scheme.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AB_conv_scheme.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AB_conv_scheme.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="AB_conv_scheme.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AB_conv_scheme.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AB_conv_scheme_AB_conv_scheme_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AB_conv_scheme_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AB_conv_scheme_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AB_not_conv_scheme.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="AB_not_conv_scheme.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AB_not_conv_scheme.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AB_not_conv_scheme.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AB_not_conv_scheme.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AB_not_conv_scheme.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AB_not_conv_scheme.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AB_not_conv_scheme.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="AB_not_conv_scheme.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AB_not_conv_scheme.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AB_not_conv_scheme_AB_not_conv_scheme_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AB_not_conv_scheme_AB_not_conv_scheme_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AB_not_conv_scheme_AB_not_conv_scheme_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AB_not_conv_scheme_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AB_not_conv_scheme_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AB_not_conv_scheme_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AB_register20.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AB_register20.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AB_register36.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AB_register36.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AB_register8.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AB_register8.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AB_register8.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AB_register8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AB_register8.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_16_20_CONV.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_16_20_CONV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_16_32_CONV.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_16_32_CONV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_16_36_CONV.spl"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BUS_16_36_CONV_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_20_36_CONV.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_20_36_CONV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BUS_8_16_CONV.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_8_16_CONV.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BUS_8_16_CONV.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_8_16_CONV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BUS_8_16_CONV.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BUS_8_20_CONV.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_8_20_CONV.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BUS_8_20_CONV.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_8_20_CONV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BUS_8_20_CONV.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_8_32_CONV.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_8_32_CONV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BUS_8_36_CONV.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_8_36_CONV.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BUS_8_36_CONV.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_8_36_CONV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BUS_8_36_CONV.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_register32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DK_register32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DK_register32.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_20.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_20.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_AB.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ROM_AB.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROM_AB.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ROM_AB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ROM_AB.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479763937" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479763937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479769393" xil_pn:in_ck="6694572514859416740" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479769393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AB_MUX20.vhd"/>
      <outfile xil_pn:name="AB_RAM.vhd"/>
      <outfile xil_pn:name="AB_ROM.vhd"/>
      <outfile xil_pn:name="AB_not_conv_tb.vhd"/>
      <outfile xil_pn:name="AB_register8.vhd"/>
      <outfile xil_pn:name="AB_register_20.vhd"/>
      <outfile xil_pn:name="AB_tb_conv_sch.vhd"/>
      <outfile xil_pn:name="BUS_20_36_CONV.vhd"/>
      <outfile xil_pn:name="BUS_8_16_CONV.vhd"/>
      <outfile xil_pn:name="BUS_8_20.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479765236" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="744260716614975045" xil_pn:start_ts="1479765236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479769396" xil_pn:in_ck="-3521200464385473568" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2442099623785265911" xil_pn:start_ts="1479769393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AB_conv_scheme.vhf"/>
      <outfile xil_pn:name="AB_not_conv_scheme.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1479768124" xil_pn:in_ck="-3342647818830703927" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1235895681866923706" xil_pn:start_ts="1479768124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/AB_ADDER_16_32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AB_ADDER_16_32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/AB_Counter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AB_Counter.vhd"/>
      <outfile xil_pn:name="ipcore_dir/AB_MUL_16_16.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AB_MUL_16_16.vhd"/>
      <outfile xil_pn:name="ipcore_dir/AB_MUL_8_16.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AB_MUL_8_16.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479769396" xil_pn:in_ck="-295247906018091184" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479769396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AB_MUX20.vhd"/>
      <outfile xil_pn:name="AB_RAM.vhd"/>
      <outfile xil_pn:name="AB_ROM.vhd"/>
      <outfile xil_pn:name="AB_conv_scheme.vhf"/>
      <outfile xil_pn:name="AB_not_conv_scheme.vhf"/>
      <outfile xil_pn:name="AB_not_conv_tb.vhd"/>
      <outfile xil_pn:name="AB_register8.vhd"/>
      <outfile xil_pn:name="AB_register_20.vhd"/>
      <outfile xil_pn:name="AB_tb_conv_sch.vhd"/>
      <outfile xil_pn:name="BUS_20_36_CONV.vhd"/>
      <outfile xil_pn:name="BUS_8_16_CONV.vhd"/>
      <outfile xil_pn:name="BUS_8_20.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479769424" xil_pn:in_ck="-6521548613529862767" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6385749928857999218" xil_pn:start_ts="1479769396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AB_not_conv_scheme_AB_not_conv_scheme_sch_tb_beh.prj"/>
      <outfile xil_pn:name="AB_not_conv_scheme_AB_not_conv_scheme_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479769425" xil_pn:in_ck="3969734184391789341" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6224556150116150139" xil_pn:start_ts="1479769424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AB_not_conv_scheme_AB_not_conv_scheme_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1479742368" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479742368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479762801" xil_pn:in_ck="-3521200464385473568" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5496716703424548628" xil_pn:start_ts="1479762797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AB_not_conv_scheme.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1479762175" xil_pn:in_ck="-3342647818830703927" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1235895681866923706" xil_pn:start_ts="1479762174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/AB_ADDER_16_32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AB_ADDER_16_32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/AB_Counter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AB_Counter.vhd"/>
      <outfile xil_pn:name="ipcore_dir/MUL_20.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MUL_20.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479762175" xil_pn:in_ck="-9189586133926994220" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479762175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479762175" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2006760016997069794" xil_pn:start_ts="1479762175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479762248" xil_pn:in_ck="-9189586133926994220" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-470298230647412060" xil_pn:start_ts="1479762248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479762248" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8014906164796819536" xil_pn:start_ts="1479762248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479762832" xil_pn:in_ck="-6303321175655112746" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7353941522380556448" xil_pn:start_ts="1479762801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AB_not_conv_scheme.jhd"/>
      <outfile xil_pn:name="AB_not_conv_scheme.lso"/>
      <outfile xil_pn:name="AB_not_conv_scheme.ngc"/>
      <outfile xil_pn:name="AB_not_conv_scheme.ngr"/>
      <outfile xil_pn:name="AB_not_conv_scheme.prj"/>
      <outfile xil_pn:name="AB_not_conv_scheme.stx"/>
      <outfile xil_pn:name="AB_not_conv_scheme.syr"/>
      <outfile xil_pn:name="AB_not_conv_scheme.xst"/>
      <outfile xil_pn:name="AB_not_conv_scheme_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
