<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>POWER Vector Library Manual: src/vec_int128_ppc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">POWER Vector Library Manual
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">vec_int128_ppc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header package containing a collection of 128-bit computation functions implemented with PowerISA VMX and VSX instructions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="vec__common__ppc_8h_source.html">vec_common_ppc.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="vec__int64__ppc_8h_source.html">vec_int64_ppc.h</a>&gt;</code><br />
</div>
<p><a href="vec__int128__ppc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad7aaadba249ce46c4c94f78df1020da3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3">vec_addcuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b)</td></tr>
<tr class="memdesc:ad7aaadba249ce46c4c94f78df1020da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Add &amp; write Carry Unsigned Quadword.  <a href="#ad7aaadba249ce46c4c94f78df1020da3">More...</a><br /></td></tr>
<tr class="separator:ad7aaadba249ce46c4c94f78df1020da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18b98d2d73f1afbc439e1407c78f305"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#af18b98d2d73f1afbc439e1407c78f305">vec_addecuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> ci)</td></tr>
<tr class="memdesc:af18b98d2d73f1afbc439e1407c78f305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Add Extended &amp; write Carry Unsigned Quadword.  <a href="#af18b98d2d73f1afbc439e1407c78f305">More...</a><br /></td></tr>
<tr class="separator:af18b98d2d73f1afbc439e1407c78f305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e63f70b182d60fe03b43a80647451a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a44e63f70b182d60fe03b43a80647451a">vec_addeuqm</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> ci)</td></tr>
<tr class="memdesc:a44e63f70b182d60fe03b43a80647451a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Add Extended Unsigned Quadword Modulo.  <a href="#a44e63f70b182d60fe03b43a80647451a">More...</a><br /></td></tr>
<tr class="separator:a44e63f70b182d60fe03b43a80647451a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539de2a4426a84102471306acc571ce8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8">vec_adduqm</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b)</td></tr>
<tr class="memdesc:a539de2a4426a84102471306acc571ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Add Unsigned Quadword Modulo.  <a href="#a539de2a4426a84102471306acc571ce8">More...</a><br /></td></tr>
<tr class="separator:a539de2a4426a84102471306acc571ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363fa7103ccd730c47bb34cb9f05e80b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a363fa7103ccd730c47bb34cb9f05e80b">vec_addcq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *cout, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b)</td></tr>
<tr class="memdesc:a363fa7103ccd730c47bb34cb9f05e80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Add with carry Unsigned Quadword.  <a href="#a363fa7103ccd730c47bb34cb9f05e80b">More...</a><br /></td></tr>
<tr class="separator:a363fa7103ccd730c47bb34cb9f05e80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e27910c148d525e17d099688aec9ba1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a9e27910c148d525e17d099688aec9ba1">vec_addeq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *cout, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> ci)</td></tr>
<tr class="memdesc:a9e27910c148d525e17d099688aec9ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Add Extend with carry Unsigned Quadword.  <a href="#a9e27910c148d525e17d099688aec9ba1">More...</a><br /></td></tr>
<tr class="separator:a9e27910c148d525e17d099688aec9ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066cc120c198773a2f8dfd17480b7a49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a066cc120c198773a2f8dfd17480b7a49">vec_clzq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra)</td></tr>
<tr class="memdesc:a066cc120c198773a2f8dfd17480b7a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count leading zeros for a vector __int128.  <a href="#a066cc120c198773a2f8dfd17480b7a49">More...</a><br /></td></tr>
<tr class="separator:a066cc120c198773a2f8dfd17480b7a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf308aff6d9e25ae55b2c9d998c5de68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#adf308aff6d9e25ae55b2c9d998c5de68">vec_cmpeqsq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:adf308aff6d9e25ae55b2c9d998c5de68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Equal Signed Quadword.  <a href="#adf308aff6d9e25ae55b2c9d998c5de68">More...</a><br /></td></tr>
<tr class="separator:adf308aff6d9e25ae55b2c9d998c5de68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7197cd5c6e946211f2718b5e8464cdc0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a7197cd5c6e946211f2718b5e8464cdc0">vec_cmpequq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a7197cd5c6e946211f2718b5e8464cdc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Equal Unsigned Quadword.  <a href="#a7197cd5c6e946211f2718b5e8464cdc0">More...</a><br /></td></tr>
<tr class="separator:a7197cd5c6e946211f2718b5e8464cdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e92209124903c3e8c535263246ff37"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ac7e92209124903c3e8c535263246ff37">vec_cmpgesq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:ac7e92209124903c3e8c535263246ff37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Greater Than or Equal Signed Quadword.  <a href="#ac7e92209124903c3e8c535263246ff37">More...</a><br /></td></tr>
<tr class="separator:ac7e92209124903c3e8c535263246ff37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd88782f327214c07d42519b7d4c69ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#abd88782f327214c07d42519b7d4c69ce">vec_cmpgeuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:abd88782f327214c07d42519b7d4c69ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Greater Than or Equal Unsigned Quadword.  <a href="#abd88782f327214c07d42519b7d4c69ce">More...</a><br /></td></tr>
<tr class="separator:abd88782f327214c07d42519b7d4c69ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ce55b0cba15cddb6764a900922d768"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a45ce55b0cba15cddb6764a900922d768">vec_cmpgtsq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a45ce55b0cba15cddb6764a900922d768"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Greater Than Signed Quadword.  <a href="#a45ce55b0cba15cddb6764a900922d768">More...</a><br /></td></tr>
<tr class="separator:a45ce55b0cba15cddb6764a900922d768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ce43dcbc14fb34623d5ece8073b86e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ad4ce43dcbc14fb34623d5ece8073b86e">vec_cmpgtuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:ad4ce43dcbc14fb34623d5ece8073b86e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Greater Than Unsigned Quadword.  <a href="#ad4ce43dcbc14fb34623d5ece8073b86e">More...</a><br /></td></tr>
<tr class="separator:ad4ce43dcbc14fb34623d5ece8073b86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3642b1e0d48117c91189f69dd0e955ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a3642b1e0d48117c91189f69dd0e955ad">vec_cmplesq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a3642b1e0d48117c91189f69dd0e955ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Less Than or Equal Signed Quadword.  <a href="#a3642b1e0d48117c91189f69dd0e955ad">More...</a><br /></td></tr>
<tr class="separator:a3642b1e0d48117c91189f69dd0e955ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b25e7f46986d00997fedaeeb7871c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a69b25e7f46986d00997fedaeeb7871c2">vec_cmpleuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a69b25e7f46986d00997fedaeeb7871c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Less Than or Equal Unsigned Quadword.  <a href="#a69b25e7f46986d00997fedaeeb7871c2">More...</a><br /></td></tr>
<tr class="separator:a69b25e7f46986d00997fedaeeb7871c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d83d78ff2330205a8d74741b34a1be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a82d83d78ff2330205a8d74741b34a1be">vec_cmpltsq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a82d83d78ff2330205a8d74741b34a1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Less Than Signed Quadword.  <a href="#a82d83d78ff2330205a8d74741b34a1be">More...</a><br /></td></tr>
<tr class="separator:a82d83d78ff2330205a8d74741b34a1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9ebc5ad32b151a3e08136d51aad4dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a7f9ebc5ad32b151a3e08136d51aad4dc">vec_cmpltuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a7f9ebc5ad32b151a3e08136d51aad4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Less Than Unsigned Quadword.  <a href="#a7f9ebc5ad32b151a3e08136d51aad4dc">More...</a><br /></td></tr>
<tr class="separator:a7f9ebc5ad32b151a3e08136d51aad4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cdf052bf633951201589454e50f52e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ae2cdf052bf633951201589454e50f52e">vec_cmpnesq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:ae2cdf052bf633951201589454e50f52e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Equal Signed Quadword.  <a href="#ae2cdf052bf633951201589454e50f52e">More...</a><br /></td></tr>
<tr class="separator:ae2cdf052bf633951201589454e50f52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186d0b94bbc652e700ab4e1733b9524c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a186d0b94bbc652e700ab4e1733b9524c">vec_cmpneuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a186d0b94bbc652e700ab4e1733b9524c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare Not Equal Unsigned Quadword.  <a href="#a186d0b94bbc652e700ab4e1733b9524c">More...</a><br /></td></tr>
<tr class="separator:a186d0b94bbc652e700ab4e1733b9524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391cc9e4b1221618840767c7487d3032"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a391cc9e4b1221618840767c7487d3032">vec_cmpsq_all_eq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a391cc9e4b1221618840767c7487d3032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare all Equal Signed Quadword.  <a href="#a391cc9e4b1221618840767c7487d3032">More...</a><br /></td></tr>
<tr class="separator:a391cc9e4b1221618840767c7487d3032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269401b65405524bb2d971bef595cb0d"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a269401b65405524bb2d971bef595cb0d">vec_cmpsq_all_ge</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a269401b65405524bb2d971bef595cb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Greater Than or Equal Signed Quadword.  <a href="#a269401b65405524bb2d971bef595cb0d">More...</a><br /></td></tr>
<tr class="separator:a269401b65405524bb2d971bef595cb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a38e9016e2d94a56f935ddded3830b"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a62a38e9016e2d94a56f935ddded3830b">vec_cmpsq_all_gt</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a62a38e9016e2d94a56f935ddded3830b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Greater Than Signed Quadword.  <a href="#a62a38e9016e2d94a56f935ddded3830b">More...</a><br /></td></tr>
<tr class="separator:a62a38e9016e2d94a56f935ddded3830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88209b466e628a6a77c6ddab7a15b4c8"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a88209b466e628a6a77c6ddab7a15b4c8">vec_cmpsq_all_le</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a88209b466e628a6a77c6ddab7a15b4c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Less Than or Equal Signed Quadword.  <a href="#a88209b466e628a6a77c6ddab7a15b4c8">More...</a><br /></td></tr>
<tr class="separator:a88209b466e628a6a77c6ddab7a15b4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395dad1916a94a6cdb2b601565d7ffce"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a395dad1916a94a6cdb2b601565d7ffce">vec_cmpsq_all_lt</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:a395dad1916a94a6cdb2b601565d7ffce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Less Than Signed Quadword.  <a href="#a395dad1916a94a6cdb2b601565d7ffce">More...</a><br /></td></tr>
<tr class="separator:a395dad1916a94a6cdb2b601565d7ffce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7587275a406a1e2437ef86c23e2875a"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#af7587275a406a1e2437ef86c23e2875a">vec_cmpsq_all_ne</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vrb)</td></tr>
<tr class="memdesc:af7587275a406a1e2437ef86c23e2875a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare all Not Equal Signed Quadword.  <a href="#af7587275a406a1e2437ef86c23e2875a">More...</a><br /></td></tr>
<tr class="separator:af7587275a406a1e2437ef86c23e2875a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2c01f3aa165fedba47600f87067768"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a2c2c01f3aa165fedba47600f87067768">vec_cmpuq_all_eq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a2c2c01f3aa165fedba47600f87067768"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare all Equal Unsigned Quadword.  <a href="#a2c2c01f3aa165fedba47600f87067768">More...</a><br /></td></tr>
<tr class="separator:a2c2c01f3aa165fedba47600f87067768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f06b2c3d612a7cfdeb3bb883c59e19"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#af8f06b2c3d612a7cfdeb3bb883c59e19">vec_cmpuq_all_ge</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:af8f06b2c3d612a7cfdeb3bb883c59e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Greater Than or Equal Unsigned Quadword.  <a href="#af8f06b2c3d612a7cfdeb3bb883c59e19">More...</a><br /></td></tr>
<tr class="separator:af8f06b2c3d612a7cfdeb3bb883c59e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93dc5ed8bb3501470cf70c5cb5796a9"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ac93dc5ed8bb3501470cf70c5cb5796a9">vec_cmpuq_all_gt</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:ac93dc5ed8bb3501470cf70c5cb5796a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Greater Than Unsigned Quadword.  <a href="#ac93dc5ed8bb3501470cf70c5cb5796a9">More...</a><br /></td></tr>
<tr class="separator:ac93dc5ed8bb3501470cf70c5cb5796a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7f505ebca731aa6fdc7433f82c0c6d"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a2b7f505ebca731aa6fdc7433f82c0c6d">vec_cmpuq_all_le</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a2b7f505ebca731aa6fdc7433f82c0c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Less Than or Equal Unsigned Quadword.  <a href="#a2b7f505ebca731aa6fdc7433f82c0c6d">More...</a><br /></td></tr>
<tr class="separator:a2b7f505ebca731aa6fdc7433f82c0c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ddb6149475e80f4a1d38277317d980"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a31ddb6149475e80f4a1d38277317d980">vec_cmpuq_all_lt</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a31ddb6149475e80f4a1d38277317d980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare any Less Than Unsigned Quadword.  <a href="#a31ddb6149475e80f4a1d38277317d980">More...</a><br /></td></tr>
<tr class="separator:a31ddb6149475e80f4a1d38277317d980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1799f860ba79e698c66b171392afde01"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a1799f860ba79e698c66b171392afde01">vec_cmpuq_all_ne</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a1799f860ba79e698c66b171392afde01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Compare all Not Equal Unsigned Quadword.  <a href="#a1799f860ba79e698c66b171392afde01">More...</a><br /></td></tr>
<tr class="separator:a1799f860ba79e698c66b171392afde01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f250dfab2a4aee0fd247a1d0217237b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a5f250dfab2a4aee0fd247a1d0217237b">vec_cmul10ecuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *cout, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> cin)</td></tr>
<tr class="memdesc:a5f250dfab2a4aee0fd247a1d0217237b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector combined Multiply by 10 Extended &amp; write Carry Unsigned Quadword.  <a href="#a5f250dfab2a4aee0fd247a1d0217237b">More...</a><br /></td></tr>
<tr class="separator:a5f250dfab2a4aee0fd247a1d0217237b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9449c746cad42f0cd9e2fe4560364e18"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a9449c746cad42f0cd9e2fe4560364e18">vec_cmul10cuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *cout, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a)</td></tr>
<tr class="memdesc:a9449c746cad42f0cd9e2fe4560364e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector combined Multiply by 10 &amp; write Carry Unsigned Quadword.  <a href="#a9449c746cad42f0cd9e2fe4560364e18">More...</a><br /></td></tr>
<tr class="separator:a9449c746cad42f0cd9e2fe4560364e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c641b0107fc3e1621ef729c04efd583"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a8c641b0107fc3e1621ef729c04efd583">vec_mul10cuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a)</td></tr>
<tr class="memdesc:a8c641b0107fc3e1621ef729c04efd583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply by 10 &amp; write Carry Unsigned Quadword.  <a href="#a8c641b0107fc3e1621ef729c04efd583">More...</a><br /></td></tr>
<tr class="separator:a8c641b0107fc3e1621ef729c04efd583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca2a6427ecb9458858b5caaac8c4dca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a7ca2a6427ecb9458858b5caaac8c4dca">vec_mul10ecuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> cin)</td></tr>
<tr class="memdesc:a7ca2a6427ecb9458858b5caaac8c4dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply by 10 Extended &amp; write Carry Unsigned Quadword.  <a href="#a7ca2a6427ecb9458858b5caaac8c4dca">More...</a><br /></td></tr>
<tr class="separator:a7ca2a6427ecb9458858b5caaac8c4dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2245626e7b90621b33ba79b763a4215e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a2245626e7b90621b33ba79b763a4215e">vec_mul10euq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> cin)</td></tr>
<tr class="memdesc:a2245626e7b90621b33ba79b763a4215e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply by 10 extended Unsigned Quadword.  <a href="#a2245626e7b90621b33ba79b763a4215e">More...</a><br /></td></tr>
<tr class="separator:a2245626e7b90621b33ba79b763a4215e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3675fa1a2334eff913df447904be78ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a3675fa1a2334eff913df447904be78ad">vec_mul10uq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a)</td></tr>
<tr class="memdesc:a3675fa1a2334eff913df447904be78ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply by 10 Unsigned Quadword.  <a href="#a3675fa1a2334eff913df447904be78ad">More...</a><br /></td></tr>
<tr class="separator:a3675fa1a2334eff913df447904be78ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc23a0cd3f522c017ec95d5ce93a2f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a8bc23a0cd3f522c017ec95d5ce93a2f0">vec_cmul100cuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *cout, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a)</td></tr>
<tr class="memdesc:a8bc23a0cd3f522c017ec95d5ce93a2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector combined Multiply by 100 &amp; write Carry Unsigned Quadword.  <a href="#a8bc23a0cd3f522c017ec95d5ce93a2f0">More...</a><br /></td></tr>
<tr class="separator:a8bc23a0cd3f522c017ec95d5ce93a2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f85b6577e5ab0de2b3f68ca45dd33b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ac3f85b6577e5ab0de2b3f68ca45dd33b">vec_cmul100ecuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *cout, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> cin)</td></tr>
<tr class="memdesc:ac3f85b6577e5ab0de2b3f68ca45dd33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector combined Multiply by 100 Extended &amp; write Carry Unsigned Quadword.  <a href="#ac3f85b6577e5ab0de2b3f68ca45dd33b">More...</a><br /></td></tr>
<tr class="separator:ac3f85b6577e5ab0de2b3f68ca45dd33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d183ebd232e5826be109cdaa421aeed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a1d183ebd232e5826be109cdaa421aeed">vec_msumudm</a> (<a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> b, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> c)</td></tr>
<tr class="memdesc:a1d183ebd232e5826be109cdaa421aeed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply-Sum Unsigned Doubleword Modulo.  <a href="#a1d183ebd232e5826be109cdaa421aeed">More...</a><br /></td></tr>
<tr class="separator:a1d183ebd232e5826be109cdaa421aeed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f95e02f7b0551e3f2bb7e4b4da040d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a26f95e02f7b0551e3f2bb7e4b4da040d">vec_muleud</a> (<a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> b)</td></tr>
<tr class="memdesc:a26f95e02f7b0551e3f2bb7e4b4da040d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector multiply even unsigned doublewords.  <a href="#a26f95e02f7b0551e3f2bb7e4b4da040d">More...</a><br /></td></tr>
<tr class="separator:a26f95e02f7b0551e3f2bb7e4b4da040d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10780cd8a88f18ec564ee6254c179a06"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a10780cd8a88f18ec564ee6254c179a06">vec_mulhud</a> (<a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> vrb)</td></tr>
<tr class="memdesc:a10780cd8a88f18ec564ee6254c179a06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply High Unsigned Doubleword.  <a href="#a10780cd8a88f18ec564ee6254c179a06">More...</a><br /></td></tr>
<tr class="separator:a10780cd8a88f18ec564ee6254c179a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa989582cbfaa7984f78a937225e92f4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#aa989582cbfaa7984f78a937225e92f4a">vec_muloud</a> (<a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> b)</td></tr>
<tr class="memdesc:aa989582cbfaa7984f78a937225e92f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector multiply odd unsigned doublewords.  <a href="#aa989582cbfaa7984f78a937225e92f4a">More...</a><br /></td></tr>
<tr class="separator:aa989582cbfaa7984f78a937225e92f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f19a53d6d28ac9b2aab5b8e1c5b2cbb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a2f19a53d6d28ac9b2aab5b8e1c5b2cbb">vec_muludm</a> (<a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> vrb)</td></tr>
<tr class="memdesc:a2f19a53d6d28ac9b2aab5b8e1c5b2cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply Unsigned Doubleword Modulo.  <a href="#a2f19a53d6d28ac9b2aab5b8e1c5b2cbb">More...</a><br /></td></tr>
<tr class="separator:a2f19a53d6d28ac9b2aab5b8e1c5b2cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5c5b2998ef105b4c6f39739748ffa8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#aee5c5b2998ef105b4c6f39739748ffa8">vec_muludq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *mulu, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b)</td></tr>
<tr class="memdesc:aee5c5b2998ef105b4c6f39739748ffa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply Unsigned double Quadword.  <a href="#aee5c5b2998ef105b4c6f39739748ffa8">More...</a><br /></td></tr>
<tr class="separator:aee5c5b2998ef105b4c6f39739748ffa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aaaf0e4c2705be1e0e8e925b09c52de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a9aaaf0e4c2705be1e0e8e925b09c52de">vec_mulluq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> b)</td></tr>
<tr class="memdesc:a9aaaf0e4c2705be1e0e8e925b09c52de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Multiply Low Unsigned Quadword.  <a href="#a9aaaf0e4c2705be1e0e8e925b09c52de">More...</a><br /></td></tr>
<tr class="separator:a9aaaf0e4c2705be1e0e8e925b09c52de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05185c980535dd28aec3a2a9431cb69"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ae05185c980535dd28aec3a2a9431cb69">vec_popcntq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra)</td></tr>
<tr class="memdesc:ae05185c980535dd28aec3a2a9431cb69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Population Count vector __int128.  <a href="#ae05185c980535dd28aec3a2a9431cb69">More...</a><br /></td></tr>
<tr class="separator:ae05185c980535dd28aec3a2a9431cb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40644aaa8146d00f84fce58dd4fd24e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#aa40644aaa8146d00f84fce58dd4fd24e">vec_revbq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra)</td></tr>
<tr class="memdesc:aa40644aaa8146d00f84fce58dd4fd24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">byte reverse quadword for a vector __int128.  <a href="#aa40644aaa8146d00f84fce58dd4fd24e">More...</a><br /></td></tr>
<tr class="separator:aa40644aaa8146d00f84fce58dd4fd24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74036e39e72e0f3c29706d30fbb96d1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#af74036e39e72e0f3c29706d30fbb96d1">vec_setb_cyq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vcy)</td></tr>
<tr class="memdesc:af74036e39e72e0f3c29706d30fbb96d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Set Bool from Quadword Carry.  <a href="#af74036e39e72e0f3c29706d30fbb96d1">More...</a><br /></td></tr>
<tr class="separator:af74036e39e72e0f3c29706d30fbb96d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921647d5b67f0de5006ee32fb3d9c4f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a921647d5b67f0de5006ee32fb3d9c4f1">vec_setb_ncq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vcy)</td></tr>
<tr class="memdesc:a921647d5b67f0de5006ee32fb3d9c4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Set Bool from Quadword not Carry.  <a href="#a921647d5b67f0de5006ee32fb3d9c4f1">More...</a><br /></td></tr>
<tr class="separator:a921647d5b67f0de5006ee32fb3d9c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21d01bb19f0ea8605d8c37035837802"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#af21d01bb19f0ea8605d8c37035837802">vec_setb_sq</a> (<a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a> vra)</td></tr>
<tr class="memdesc:af21d01bb19f0ea8605d8c37035837802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Set Bool from Signed Quadword.  <a href="#af21d01bb19f0ea8605d8c37035837802">More...</a><br /></td></tr>
<tr class="separator:af21d01bb19f0ea8605d8c37035837802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba40be93339359793ef776e1d5d7577"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a8ba40be93339359793ef776e1d5d7577">vec_sldq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrw, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrx, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a8ba40be93339359793ef776e1d5d7577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Shift Left double Quadword.  <a href="#a8ba40be93339359793ef776e1d5d7577">More...</a><br /></td></tr>
<tr class="separator:a8ba40be93339359793ef776e1d5d7577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070fe972995f3954362835f5b72e5ff6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a070fe972995f3954362835f5b72e5ff6">vec_slqi</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, const unsigned int shb)</td></tr>
<tr class="memdesc:a070fe972995f3954362835f5b72e5ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Shift left Quadword Immediate.  <a href="#a070fe972995f3954362835f5b72e5ff6">More...</a><br /></td></tr>
<tr class="separator:a070fe972995f3954362835f5b72e5ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fe2c36fca9911ab99a1f8abb53f0ff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a49fe2c36fca9911ab99a1f8abb53f0ff">vec_slq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a49fe2c36fca9911ab99a1f8abb53f0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Shift Left Quadword.  <a href="#a49fe2c36fca9911ab99a1f8abb53f0ff">More...</a><br /></td></tr>
<tr class="separator:a49fe2c36fca9911ab99a1f8abb53f0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05c640c6a42770cb95466ff4a2d903c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#ac05c640c6a42770cb95466ff4a2d903c">vec_srqi</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, const unsigned int shb)</td></tr>
<tr class="memdesc:ac05c640c6a42770cb95466ff4a2d903c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Shift right Quadword Immediate.  <a href="#ac05c640c6a42770cb95466ff4a2d903c">More...</a><br /></td></tr>
<tr class="separator:ac05c640c6a42770cb95466ff4a2d903c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edd172a5656b842d6586c5078284942"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a0edd172a5656b842d6586c5078284942">vec_srq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a0edd172a5656b842d6586c5078284942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Shift right Quadword.  <a href="#a0edd172a5656b842d6586c5078284942">More...</a><br /></td></tr>
<tr class="separator:a0edd172a5656b842d6586c5078284942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f6dca233bb7e4edc2adb751d478572e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a4f6dca233bb7e4edc2adb751d478572e">vec_slq4</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra)</td></tr>
<tr class="separator:a4f6dca233bb7e4edc2adb751d478572e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9964ce224b90a0986122f79f6455cba5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a9964ce224b90a0986122f79f6455cba5">vec_slq5</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra)</td></tr>
<tr class="separator:a9964ce224b90a0986122f79f6455cba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d355191fabd04a434723265ccafa20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a49d355191fabd04a434723265ccafa20">vec_srq4</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra)</td></tr>
<tr class="separator:a49d355191fabd04a434723265ccafa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257bcf71eefa1d08482587637dc400da"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a257bcf71eefa1d08482587637dc400da">vec_srq5</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra)</td></tr>
<tr class="separator:a257bcf71eefa1d08482587637dc400da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d3546b2fd6840b46b031c15b4f60d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a95d3546b2fd6840b46b031c15b4f60d3">vec_subcuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a95d3546b2fd6840b46b031c15b4f60d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Subtract and Write Carry Unsigned Quadword.  <a href="#a95d3546b2fd6840b46b031c15b4f60d3">More...</a><br /></td></tr>
<tr class="separator:a95d3546b2fd6840b46b031c15b4f60d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f6df21399a4e6228eca254611b23c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a04f6df21399a4e6228eca254611b23c5">vec_subecuq</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrc)</td></tr>
<tr class="memdesc:a04f6df21399a4e6228eca254611b23c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Subtract Extended and Write Carry Unsigned Quadword.  <a href="#a04f6df21399a4e6228eca254611b23c5">More...</a><br /></td></tr>
<tr class="separator:a04f6df21399a4e6228eca254611b23c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e40f9bf5df59b725cbfb6738c765202"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a2e40f9bf5df59b725cbfb6738c765202">vec_subeuqm</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrc)</td></tr>
<tr class="memdesc:a2e40f9bf5df59b725cbfb6738c765202"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Subtract Extended Unsigned Quadword Modulo.  <a href="#a2e40f9bf5df59b725cbfb6738c765202">More...</a><br /></td></tr>
<tr class="separator:a2e40f9bf5df59b725cbfb6738c765202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bafb410404d4f1e10a99263b57d1df0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a6bafb410404d4f1e10a99263b57d1df0">vec_subuqm</a> (<a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vra, <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vrb)</td></tr>
<tr class="memdesc:a6bafb410404d4f1e10a99263b57d1df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector subtract Unsigned Quadword Modulo.  <a href="#a6bafb410404d4f1e10a99263b57d1df0">More...</a><br /></td></tr>
<tr class="separator:a6bafb410404d4f1e10a99263b57d1df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e6361054b52ac4564bcef25b718151"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a84e6361054b52ac4564bcef25b718151">vec_vmuleud</a> (<a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> b)</td></tr>
<tr class="memdesc:a84e6361054b52ac4564bcef25b718151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector multiply even unsigned doublewords.  <a href="#a84e6361054b52ac4564bcef25b718151">More...</a><br /></td></tr>
<tr class="separator:a84e6361054b52ac4564bcef25b718151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208744996e7482604ad274b44999d6ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vec__int128__ppc_8h.html#a208744996e7482604ad274b44999d6ce">vec_vmuloud</a> (<a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> a, <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> b)</td></tr>
<tr class="memdesc:a208744996e7482604ad274b44999d6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector multiply odd unsigned doublewords.  <a href="#a208744996e7482604ad274b44999d6ce">More...</a><br /></td></tr>
<tr class="separator:a208744996e7482604ad274b44999d6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header package containing a collection of 128-bit computation functions implemented with PowerISA VMX and VSX instructions. </p>
<p>The original VMX (AKA Altivec) only defined a few instructions that operated on the 128-bit vector as a whole. This included the vector shift left/right (bit), vector shift left/right by octet (byte), vector shift left double by octet (select a contiguous 16-bytes from 2 concatenated vectors) 256-bit), and generalized vector permute (select any 16-bytes from 2 concatenated vectors). Use of these instructions can be complicated when;</p><ul>
<li>the shift amount is more than 8 bits,</li>
<li>the shift amount is not a multiple of 8-bits (octet),</li>
<li>the shift amount is a constant and needs to be generated/loaded before use.</li>
</ul>
<p>These operations require pre-conditions to avoid multiple instructions or require a combination of (bit and octet shift) instructions to get the quadword result. The compiler &lt;altivec.h&gt; built-ins only supports individual instructions. So using these operations quickly inspires a need for a header (like this) to contain implementations of the common operations.</p>
<p>The VSX facility (introduced with POWER7) did not add any integer doubleword (64-bit) or quadword (128-bit) operations. However it did add a useful doubleword permute immediate and word wise; merge, shift, and splat immediate operations. Otherwise vector __int128 (128-bit elements) operations have to be implemented using VMX word and halfword element integer operations for POWER7.</p>
<p>POWER8 added multiply word operations that produce the full doubleword product and full quadword add / subtract (with carry extend). The add quadword is useful to sum the partial products for a full 128 x 128-bit multiply. The add quadword write carry and extend forms, simplify extending arithmetic to 256-bits and beyond.</p>
<p>While POWER8 provided quadword integer add and subtract operations, it did not provide quadword Signed/Unsigned integer compare operations. It is possible to implement quadword compare operations using existing word / doubleword compares and the the new quadword subtract, but this requires some study. Pveclib provides easy to use quadword compare operations.</p>
<p>POWER9 (PowerISA 3.0B) adds the <b>Vector Multiply-Sum unsigned Doubleword Modulo</b> instruction. Aspects of this instruction mean it needs to be used carefully as part of larger quadword multiply. It performs only two of the four required doubleword multiplies. The final quadword modulo sum will discard any overflow/carry from the potential 130-bit result. With careful pre-conditioning of doubleword inputs the results are can not overflow from 128-bits. Then separate add quadword add/write carry operations can be used to complete the sum of partial products. These techniques are used in the POWER9 specific implementations of vec_muleud, vec_muloud, vec_mulluq, and vec_muludq.</p>
<p>PowerISA 3.0B also defined additional: Binary Coded Decimal (BCD) and Zoned character format conversions. String processing operations. Vector Parity operations. Integer Extend Sign Operations. Integer Absolute Difference Operations. All of these seem to useful additions to pveclib for older (POWER7/8) processors and across element sizes (including quadword elements).</p>
<p>Most of these intrinsic (compiler built-in) operations are defined in &lt;altivec.h&gt; and described in the compiler documentation. However it took several compiler releases for all the new POWER8 64-bit and 128-bit integer vector intrinsics to be added to <b>altivec.h</b>. This support started with the GCC 4.9 but was not complete across function/type and bug free until GCC 6.0.</p>
<dl class="section note"><dt>Note</dt><dd>The compiler disables associated &lt;altivec.h&gt; built-ins if the <b>mcpu</b> target does not enable the specific instruction. For example if you compile with <b>-mcpu=power7</b>, vec_vadduqm and vec_vsubudm will not be defined. But <a class="el" href="vec__int128__ppc_8h.html#a539de2a4426a84102471306acc571ce8" title="Vector Add Unsigned Quadword Modulo. ">vec_adduqm()</a> and <a class="el" href="vec__int64__ppc_8h.html#a0b7aee3c81538f5537680b610d934500" title="Vector Subtract Unsigned Doubleword Modulo. ">vec_subudm()</a> and always be defined in this header, will generate the minimum code, appropriate for the target, and produce correct results.</dd></dl>
<p>Most of these operations are implemented in a single instruction on newer (POWER8/POWER9) processors. So this header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides a in-line assembler implementation for older compilers that do not provide the build-ins.</p>
<p>This header covers operations that are either:</p>
<ul>
<li>Operations implemented in hardware instructions for later processors and useful to programmers, on slightly older processors, even if the equivalent function requires more instructions. Examples include quadword byte reverse, add and subtract.</li>
<li>Defined in the OpenPOWER ABI but <em>not</em> yet defined in &lt;altivec.n&gt; provided by available compilers in common use. Examples include quadword byte reverse, add and subtract.</li>
<li>Are commonly used operations, not covered by the ABI or &lt;altivec.h&gt;, and require multiple instructions or are not obvious. Examples include quadword; Signed and Unsigned compare, shift immediate, multiply, multiply by 10 immediate, count leading zeros and population count.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>The Multiply sum/even/odd doubleword operations are currently implemented here (in &lt;<a class="el" href="vec__int128__ppc_8h.html" title="Header package containing a collection of 128-bit computation functions implemented with PowerISA VMX...">vec_int128_ppc.h</a>&gt;) which resolves a dependency on Add Quadword. These functions (vec_msumudm, vec_muleud, vec_muloud) all produce a quadword results and may use the vec_adduqm implementation to sum partial products.</dd></dl>
<p>See <a class="el" href="index.html#mainpage_sub_1_3">Returning extended quadword results.</a> for more background on extended quadword computation.</p>
<h1><a class="anchor" id="int128_perf_0_0"></a>
Performance data.</h1>
<p>High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how <em>Latency</em> and <em>Throughput</em> are derived see: <a class="el" href="index.html#perf_data">Performance data.</a> </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a363fa7103ccd730c47bb34cb9f05e80b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_addcq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *&#160;</td>
          <td class="paramname"><em>cout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Add with carry Unsigned Quadword. </p>
<p>Add two vector __int128 values and return sum and the carry out.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8 </td><td align="left">1/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cout</td><td>carry out from the sum of a and b. </td></tr>
    <tr><td class="paramname">a</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 (lower 128-bits) sum of a and b. </dd></dl>

</div>
</div>
<a class="anchor" id="ad7aaadba249ce46c4c94f78df1020da3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_addcuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Add &amp; write Carry Unsigned Quadword. </p>
<p>Add two vector __int128 values and return the carry out.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 carry of the sum of a and b. </dd></dl>

</div>
</div>
<a class="anchor" id="af18b98d2d73f1afbc439e1407c78f305"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_addecuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>ci</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Add Extended &amp; write Carry Unsigned Quadword. </p>
<p>Add two vector __int128 values plus a carry-in (0|1) and return the carry out bit.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">ci</td><td>Carry-in from vector bit[127]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>carry-out in bit[127] of the sum of a + b + c. </dd></dl>

</div>
</div>
<a class="anchor" id="a9e27910c148d525e17d099688aec9ba1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_addeq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *&#160;</td>
          <td class="paramname"><em>cout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>ci</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Add Extend with carry Unsigned Quadword. </p>
<p>Add two vector __int128 values plus a carry-in (0|1) and return sum and the carry out.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8 </td><td align="left">1/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cout</td><td>carry out from the sum of a and b. </td></tr>
    <tr><td class="paramname">a</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">ci</td><td>Carry-in from vector bit[127]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 (lower 128-bits) sum of a + b + c. </dd></dl>

</div>
</div>
<a class="anchor" id="a44e63f70b182d60fe03b43a80647451a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_addeuqm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>ci</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Add Extended Unsigned Quadword Modulo. </p>
<p>Add two vector __int128 values plus a carry (0|1) and return the modulo 128-bit result.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">ci</td><td>Carry-in from vector bit[127]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 sum of a + b + c, modulo 128-bits. </dd></dl>

</div>
</div>
<a class="anchor" id="a539de2a4426a84102471306acc571ce8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_adduqm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Add Unsigned Quadword Modulo. </p>
<p>Add two vector __int128 values and return result modulo 128-bits.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated as a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated as a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 sum of a and b. </dd></dl>

</div>
</div>
<a class="anchor" id="a066cc120c198773a2f8dfd17480b7a49"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_clzq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Count leading zeros for a vector __int128. </p>
<p>Count leading zeros for a vector __int128 and return the count in a vector suitable for use with vector shift (left|right) and vector shift (left|right) by octet instructions.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">19-28 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">25-36 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a 128-bit vector with bits 121:127 containing the count of leading zeros. </dd></dl>

</div>
</div>
<a class="anchor" id="adf308aff6d9e25ae55b2c9d998c5de68"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpeqsq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Equal Signed Quadword. </p>
<p>Compare signed __int128 (128-bit) integers and return all '1's, if vra == vrb, otherwise all '0's. We use vec_cmpequq as it works for both signed and unsigned compares.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">7 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an signed __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an signed __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector signed __int128 compare equal. </dd></dl>

</div>
</div>
<a class="anchor" id="a7197cd5c6e946211f2718b5e8464cdc0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpequq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Equal Unsigned Quadword. </p>
<p>Compare unsigned __int128 (128-bit) integers and return all '1's, if vra == vrb, otherwise all '0's.</p>
<p>For POWER8 (PowerISA 2.07B) or later, use the Vector Compare Equal Unsigned DoubleWord (<b>vcmpequd</b>) instruction. To get the correct quadword result, the doubleword element equal truth values are swapped, then <em>anded</em> with the original compare results. Otherwise use vector word compare and additional boolean logic to insure all word elements are equal.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">7 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an unsigned __int128s. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector unsigned __int128 compare equal. </dd></dl>

</div>
</div>
<a class="anchor" id="ac7e92209124903c3e8c535263246ff37"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpgesq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Greater Than or Equal Signed Quadword. </p>
<p>Compare signed __int128 (128-bit) integers and return all '1's, if vra &gt;= vrb, otherwise all '0's.</p>
<p>Flip the operand sign bits and use vec_cmpgeuq for signed compare.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-16 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-14 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an signed __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an signed __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector signed __int128 compare greater than. </dd></dl>

</div>
</div>
<a class="anchor" id="abd88782f327214c07d42519b7d4c69ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpgeuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Greater Than or Equal Unsigned Quadword. </p>
<p>Compare unsigned __int128 (128-bit) integers and return all '1's, if vra &gt;= vrb, otherwise all '0's.</p>
<p>For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract &amp; write Carry QuadWord (<b>vsubcuq</b>) instruction. This generates a carry for greater than or equal and NOT carry for less than. Then use vec_setb_cyq ro convert the carry into a vector bool. Here we use the pveclib implementations (<a class="el" href="vec__int128__ppc_8h.html#a95d3546b2fd6840b46b031c15b4f60d3" title="Vector Subtract and Write Carry Unsigned Quadword. ">vec_subcuq()</a> and <a class="el" href="vec__int128__ppc_8h.html#af74036e39e72e0f3c29706d30fbb96d1" title="Vector Set Bool from Quadword Carry. ">vec_setb_cyq()</a>), instead of &lt;altivec.h&gt; intrinsics, to address older compilers and POWER7.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector unsigned __int128 compare greater than. </dd></dl>

</div>
</div>
<a class="anchor" id="a45ce55b0cba15cddb6764a900922d768"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpgtsq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Greater Than Signed Quadword. </p>
<p>Compare signed __int128 (128-bit) integers and return all '1's, if vra &gt; vrb, otherwise all '0's.</p>
<p>Flip the operand sign bits and use vec_cmpgtuq for signed compare.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-16 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-14 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an signed __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an signed __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector signed __int128 compare greater than. </dd></dl>

</div>
</div>
<a class="anchor" id="ad4ce43dcbc14fb34623d5ece8073b86e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpgtuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Greater Than Unsigned Quadword. </p>
<p>Compare unsigned __int128 (128-bit) integers and return all '1's, if vra &gt; vrb, otherwise all '0's.</p>
<p>For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract &amp; write Carry QuadWord (<b>vsubcuq</b>) instruction with the parameters reversed. This generates a carry for less than or equal and NOT carry for greater than. Then use vec_setb_ncq ro convert the carry into a vector bool. Here we use the pveclib implementations (<a class="el" href="vec__int128__ppc_8h.html#a95d3546b2fd6840b46b031c15b4f60d3" title="Vector Subtract and Write Carry Unsigned Quadword. ">vec_subcuq()</a> and <a class="el" href="vec__int128__ppc_8h.html#a921647d5b67f0de5006ee32fb3d9c4f1" title="Vector Set Bool from Quadword not Carry. ">vec_setb_ncq()</a>), instead of &lt;altivec.h&gt; intrinsics, to address older compilers and POWER7.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector unsigned __int128 compare greater than. </dd></dl>

</div>
</div>
<a class="anchor" id="a3642b1e0d48117c91189f69dd0e955ad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmplesq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Less Than or Equal Signed Quadword. </p>
<p>Compare signed __int128 (128-bit) integers and return all '1's, if vra &lt;= vrb, otherwise all '0's.</p>
<p>Flip the operand sign bits and use vec_cmpleuq for signed compare.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-16 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-14 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an signed __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an signed __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector signed __int128 compare less than or equal. </dd></dl>

</div>
</div>
<a class="anchor" id="a69b25e7f46986d00997fedaeeb7871c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpleuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Less Than or Equal Unsigned Quadword. </p>
<p>Compare unsigned __int128 (128-bit) integers and return all '1's, if vra &lt;= vrb, otherwise all '0's.</p>
<p>For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract &amp; write Carry QuadWord (<b>vsubcuq</b>) instruction. This generates a carry for greater than or equal and NOT carry for less than. Then use vec_setb_ncq ro convert the carry into a vector bool. Here we use the pveclib implementations (<a class="el" href="vec__int128__ppc_8h.html#a95d3546b2fd6840b46b031c15b4f60d3" title="Vector Subtract and Write Carry Unsigned Quadword. ">vec_subcuq()</a> and <a class="el" href="vec__int128__ppc_8h.html#af74036e39e72e0f3c29706d30fbb96d1" title="Vector Set Bool from Quadword Carry. ">vec_setb_cyq()</a>), instead of &lt;altivec.h&gt; intrinsics, to address older compilers and POWER7.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector unsigned __int128 compare less than or equal. </dd></dl>

</div>
</div>
<a class="anchor" id="a82d83d78ff2330205a8d74741b34a1be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpltsq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Less Than Signed Quadword. </p>
<p>Compare signed __int128 (128-bit) integers and return all '1's, if vra &lt; vrb, otherwise all '0's.</p>
<p>Flip the operand sign bits and use vec_cmpltuq for signed compare.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-16 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-14 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an signed __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an signed __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector unsigned __int128 compare less than. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f9ebc5ad32b151a3e08136d51aad4dc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpltuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Less Than Unsigned Quadword. </p>
<p>Compare unsigned __int128 (128-bit) integers and return all '1's, if vra &lt; vrb, otherwise all '0's.</p>
<p>For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract &amp; write Carry QuadWord (<b>vsubcuq</b>) instruction. This generates a carry for greater than or equal and NOT carry for less than. Then use vec_setb_ncq ro convert the carry into a vector bool. Here we use the pveclib implementations (<a class="el" href="vec__int128__ppc_8h.html#a95d3546b2fd6840b46b031c15b4f60d3" title="Vector Subtract and Write Carry Unsigned Quadword. ">vec_subcuq()</a> and <a class="el" href="vec__int128__ppc_8h.html#a921647d5b67f0de5006ee32fb3d9c4f1" title="Vector Set Bool from Quadword not Carry. ">vec_setb_ncq()</a>), instead of &lt;altivec.h&gt; intrinsics, to address older compilers and POWER7.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector unsigned __int128 compare less than. </dd></dl>

</div>
</div>
<a class="anchor" id="ae2cdf052bf633951201589454e50f52e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpnesq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Equal Signed Quadword. </p>
<p>Compare signed __int128 (128-bit) integers and return all '1's, if vra != vrb, otherwise all '0's. We use vec_cmpequq as it works for both signed and unsigned compares.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">7 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an signed __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an signed __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector signed __int128 compare not equal. </dd></dl>

</div>
</div>
<a class="anchor" id="a186d0b94bbc652e700ab4e1733b9524c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_cmpneuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare Not Equal Unsigned Quadword. </p>
<p>Compare unsigned __int128 (128-bit) integers and return all '1's, if vra != vrb, otherwise all '0's.</p>
<p>For POWER8 (PowerISA 2.07B) or later, use the Vector Compare Equal Unsigned DoubleWord (<b>vcmpequd</b>) instruction. To get the correct quadword result, the doubleword element equal truth values are swapped, then <em>not anded</em> with the original compare results. Otherwise use vector word compare and additional boolean logic to insure all word elements are equal.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">7 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector boolean reflecting vector unsigned __int128 compare equal. </dd></dl>

</div>
</div>
<a class="anchor" id="a391cc9e4b1221618840767c7487d3032"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpsq_all_eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare all Equal Signed Quadword. </p>
<p>Compare vector signed __int128 values and return true if vra and vrb are equal.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-9 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a269401b65405524bb2d971bef595cb0d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpsq_all_ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Greater Than or Equal Signed Quadword. </p>
<p>Compare vector unsigned __int128 values and return true if vra &gt;= vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-15 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Greater Than or Equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a62a38e9016e2d94a56f935ddded3830b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpsq_all_gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Greater Than Signed Quadword. </p>
<p>Compare vector signed __int128 values and return true if vra &gt; vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-15 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Greater Than, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a88209b466e628a6a77c6ddab7a15b4c8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpsq_all_le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Less Than or Equal Signed Quadword. </p>
<p>Compare vector signed __int128 values and return true if vra &lt;= vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-15 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Less Than or Equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a395dad1916a94a6cdb2b601565d7ffce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpsq_all_lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Less Than Signed Quadword. </p>
<p>Compare vector signed __int128 values and return true if vra &lt; vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10-15 </td><td align="left">1/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Less Than, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="af7587275a406a1e2437ef86c23e2875a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpsq_all_ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare all Not Equal Signed Quadword. </p>
<p>Compare vector signed __int128 values and return true if vra and vrb are not equal.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-9 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector signed __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean __int128 for all 128-bits, true if equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a2c2c01f3aa165fedba47600f87067768"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpuq_all_eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare all Equal Unsigned Quadword. </p>
<p>Compare vector unsigned __int128 values and return true if vra and vrb are equal.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-9 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="af8f06b2c3d612a7cfdeb3bb883c59e19"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpuq_all_ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Greater Than or Equal Unsigned Quadword. </p>
<p>Compare vector unsigned __int128 values and return true if vra &gt;= vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8-13 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Greater Than or Equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="ac93dc5ed8bb3501470cf70c5cb5796a9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpuq_all_gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Greater Than Unsigned Quadword. </p>
<p>Compare vector unsigned __int128 values and return true if vra &gt; vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8-13 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Greater Than, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a2b7f505ebca731aa6fdc7433f82c0c6d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpuq_all_le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Less Than or Equal Unsigned Quadword. </p>
<p>Compare vector unsigned __int128 values and return true if vra &lt;= vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8-13 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Less Than or Equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a31ddb6149475e80f4a1d38277317d980"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpuq_all_lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare any Less Than Unsigned Quadword. </p>
<p>Compare vector unsigned __int128 values and return true if vra &lt; vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">8-13 </td><td align="left">2/ 2cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean int for all 128-bits, true if Less Than, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a1799f860ba79e698c66b171392afde01"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int vec_cmpuq_all_ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Compare all Not Equal Unsigned Quadword. </p>
<p>Compare vector unsigned __int128 values and return true if vra and vrb are not equal.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4-9 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated as an vector unsigned __int128 (qword) element. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean __int128 for all 128-bits, true if equal, false otherwise. </dd></dl>

</div>
</div>
<a class="anchor" id="a8bc23a0cd3f522c017ec95d5ce93a2f0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_cmul100cuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *&#160;</td>
          <td class="paramname"><em>cout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector combined Multiply by 100 &amp; write Carry Unsigned Quadword. </p>
<p>compute the product of a 128 bit values a * 100. Only the low order 128 bits of the product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">13-15 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cout</td><td>pointer to upper 128-bits of the product. </td></tr>
    <tr><td class="paramname">a</td><td>128-bit vector treated as a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector __int128 (lower 128-bits of the 256-bit product) a * 100. </dd></dl>

</div>
</div>
<a class="anchor" id="ac3f85b6577e5ab0de2b3f68ca45dd33b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_cmul100ecuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *&#160;</td>
          <td class="paramname"><em>cout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>cin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector combined Multiply by 100 Extended &amp; write Carry Unsigned Quadword. </p>
<p>Compute the product of a 128 bit value a * 100 + digit(cin). The function return its low order 128 bits of the extended product. The first parameter (*cout) it the address of the vector to receive the generated carry out in the range 0-99.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">15-17 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">9 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cout</td><td>pointer to upper 128-bits of the product. </td></tr>
    <tr><td class="paramname">a</td><td>128-bit vector treated as a unsigned __int128. </td></tr>
    <tr><td class="paramname">cin</td><td>values 0-99 in bits 120:127 of a vector. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector __int128 (lower 128-bits of the 256-bit product) a * 100. </dd></dl>

</div>
</div>
<a class="anchor" id="a9449c746cad42f0cd9e2fe4560364e18"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_cmul10cuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *&#160;</td>
          <td class="paramname"><em>cout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector combined Multiply by 10 &amp; write Carry Unsigned Quadword. </p>
<p>compute the product of a 128 bit values a * 10. Only the low order 128 bits of the product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">13-15 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">1/ 2cycles </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cout</td><td>pointer to upper 128-bits of the product. </td></tr>
    <tr><td class="paramname">a</td><td>128-bit vector treated as a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector __int128 (lower 128-bits of the 256-bit product) a * 10. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f250dfab2a4aee0fd247a1d0217237b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_cmul10ecuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *&#160;</td>
          <td class="paramname"><em>cout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>cin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector combined Multiply by 10 Extended &amp; write Carry Unsigned Quadword. </p>
<p>Compute the product of a 128 bit value a * 10 + digit(cin). Only the low order 128 bits of the extended product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">13-15 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">1/ 2cycles </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cout</td><td>pointer to upper 128-bits of the product. </td></tr>
    <tr><td class="paramname">a</td><td>128-bit vector treated as a unsigned __int128. </td></tr>
    <tr><td class="paramname">cin</td><td>values 0-9 in bits 124:127 of a vector. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector __int128 (upper 128-bits of the 256-bit product) a * 10. </dd></dl>

</div>
</div>
<a class="anchor" id="a1d183ebd232e5826be109cdaa421aeed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_msumudm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>c</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply-Sum Unsigned Doubleword Modulo. </p>
<p>compute the even and odd produ256 bit product of two 128 bit values a, b. Only the low order 128 bits of the product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">30-32 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">5-7 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated as __vector unsigned long int. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated as __vector unsigned long int. </td></tr>
    <tr><td class="paramname">c</td><td>128-bit vector treated as __vector unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__vector unsigned Modulo Sum of the 128-bit even / odd products of operands a and b plus the unsigned __int128 operand c. </dd></dl>

</div>
</div>
<a class="anchor" id="a8c641b0107fc3e1621ef729c04efd583"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_mul10cuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply by 10 &amp; write Carry Unsigned Quadword. </p>
<p>compute the product of a 128 bit value a * 10. Only the high order 128 bits of the product are returned. This will be binary coded decimal value 0-9 in bits 124-127, Bits 0-123 will be '0'.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">13-15 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated as a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 (upper 128-bits of the 256-bit product) a * 10 &gt;&gt; 128. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ca2a6427ecb9458858b5caaac8c4dca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_mul10ecuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>cin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply by 10 Extended &amp; write Carry Unsigned Quadword. </p>
<p>Compute the product of a 128 bit value a * 10 + digit(cin). Only the low order 128 bits of the extended product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">15-17 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated as a unsigned __int128. </td></tr>
    <tr><td class="paramname">cin</td><td>values 0-9 in bits 124:127 of a vector. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 (upper 128-bits of the 256-bit product) a * 10 &gt;&gt; 128. </dd></dl>

</div>
</div>
<a class="anchor" id="a2245626e7b90621b33ba79b763a4215e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_mul10euq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>cin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply by 10 extended Unsigned Quadword. </p>
<p>compute the product of a 128 bit value a * 10 + digit(cin). Only the low order 128 bits of the extended product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">13-15 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated as a unsigned __int128. </td></tr>
    <tr><td class="paramname">cin</td><td>values 0-9 in bits 124:127 of a vector. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 (lower 128-bits) a * 10. </dd></dl>

</div>
</div>
<a class="anchor" id="a3675fa1a2334eff913df447904be78ad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_mul10uq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply by 10 Unsigned Quadword. </p>
<p>compute the product of a 128 bit value a * 10. Only the low order 128 bits of the product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">13-15 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated as a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 (lower 128-bits) a * 10. </dd></dl>

</div>
</div>
<a class="anchor" id="a26f95e02f7b0551e3f2bb7e4b4da040d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_muleud </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector multiply even unsigned doublewords. </p>
<p>Multiple the even 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the even doublewords.</p>
<dl class="section note"><dt>Note</dt><dd>The element numbering changes between big and little-endian. So the compiler and this implementation adjusts the generated code to reflect this.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">21-23 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-13 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector unsigned long. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector unsigned long. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector unsigned __int128 product of the even double words of a and b. </dd></dl>

</div>
</div>
<a class="anchor" id="a10780cd8a88f18ec564ee6254c179a06"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> vec_mulhud </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply High Unsigned Doubleword. </p>
<p>Multiple the corresponding doubleword elements of two vector unsigned long values and return the high order 64-bits, from each 128-bit product.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">28-32 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">11-16 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="section note"><dt>Note</dt><dd>This operation can be used to effectively perform a divide by multiplying by the scaled multiplicative inverse (reciprocal).</dd></dl>
<p>Warren, Henry S. Jr and <em>Hacker's Delight</em>, 2nd Edition, Addison Wesley, 2013. Chapter 10, Integer Division by Constants.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector unsigned long. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector unsigned long. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector of the high order 64-bits of the signed product of the doubleword elements from vra and vrb. </dd></dl>

</div>
</div>
<a class="anchor" id="a9aaaf0e4c2705be1e0e8e925b09c52de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_mulluq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply Low Unsigned Quadword. </p>
<p>compute the 256 bit product of two 128 bit values a, b. Only the low order 128 bits of the product are returned.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">42-48 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">16-20 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 (lower 128-bits) a * b. </dd></dl>

</div>
</div>
<a class="anchor" id="aa989582cbfaa7984f78a937225e92f4a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_muloud </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector multiply odd unsigned doublewords. </p>
<p>Multiple the odd 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the odd doublewords.</p>
<dl class="section note"><dt>Note</dt><dd>The element numbering changes between big and little-endian. So the compiler and this implementation adjusts the generated code to reflect this.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">21-23 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-13 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector unsigned long. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector unsigned long. @ return vector unsigned __int128 product of the odd double words of a and b. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a2f19a53d6d28ac9b2aab5b8e1c5b2cbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a> vec_muludm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply Unsigned Doubleword Modulo. </p>
<p>Multiple the corresponding doubleword elements of two vector unsigned long values and return the low order 64-bits of the 128-bit product for each element.</p>
<dl class="section note"><dt>Note</dt><dd>vec_muludm can be used for unsigned or signed integers. It is the vector equivalent of Multiply Low Doubleword.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">19-28 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">11-16 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector unsigned long. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector unsigned long. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector of the low order 64-bits of the unsigned product of the doubleword elements from vra and vrb. </dd></dl>

</div>
</div>
<a class="anchor" id="aee5c5b2998ef105b4c6f39739748ffa8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_muludq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> *&#160;</td>
          <td class="paramname"><em>mulu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Multiply Unsigned double Quadword. </p>
<p>compute the 256 bit product of two 128 bit values a, b. The low order 128 bits of the product are returned, while the high order 128-bits are "stored" via the mulu pointer.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">56-64 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">33-39 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*mulu</td><td>pointer to upper 128-bits of the product. </td></tr>
    <tr><td class="paramname">a</td><td>128-bit vector treated a __int128. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector unsigned __int128 (lower 128-bits) of a * b. </dd></dl>

</div>
</div>
<a class="anchor" id="ae05185c980535dd28aec3a2a9431cb69"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_popcntq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Population Count vector __int128. </p>
<p>Count the number of '1' bits within a vector __int128 and return the count (0-128) in a vector __int128.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">15 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">16 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a 128-bit vector with bits 121:127 containing the population count. </dd></dl>

</div>
</div>
<a class="anchor" id="aa40644aaa8146d00f84fce58dd4fd24e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_revbq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>byte reverse quadword for a vector __int128. </p>
<p>Return the bytes / octets of a 128-bit vector in reverse order.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">2-13 </td><td align="left">2 cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a 128-bit vector with the bytes in reserve order. </dd></dl>

</div>
</div>
<a class="anchor" id="af74036e39e72e0f3c29706d30fbb96d1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_setb_cyq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vcy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Set Bool from Quadword Carry. </p>
<p>If the vector quadword carry bit (vcy.bit[127]) is '1' then return a vector bool __int128 that is all '1's. Otherwise return all '0's.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 - 6 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 - 5 </td><td align="left">2/cycle </td></tr>
</table>
<p>Vector quadword carries are normally the result of a <em>write-Carry</em> operation. For example; <a class="el" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3" title="Vector Add &amp; write Carry Unsigned Quadword. ">vec_addcuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#af18b98d2d73f1afbc439e1407c78f305" title="Vector Add Extended &amp; write Carry Unsigned Quadword. ">vec_addecuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a95d3546b2fd6840b46b031c15b4f60d3" title="Vector Subtract and Write Carry Unsigned Quadword. ">vec_subcuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a04f6df21399a4e6228eca254611b23c5" title="Vector Subtract Extended and Write Carry Unsigned Quadword. ">vec_subecuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a363fa7103ccd730c47bb34cb9f05e80b" title="Vector Add with carry Unsigned Quadword. ">vec_addcq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a9e27910c148d525e17d099688aec9ba1" title="Vector Add Extend with carry Unsigned Quadword. ">vec_addeq()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vcy</td><td>a 128-bit vector generated from a <em>write-Carry</em> operation. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a 128-bit vector bool of all '1's if the carry bit is '1'. Otherwise all '0's. </dd></dl>

</div>
</div>
<a class="anchor" id="a921647d5b67f0de5006ee32fb3d9c4f1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_setb_ncq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vcy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Set Bool from Quadword not Carry. </p>
<p>If the vector quadword carry bit (vcy.bit[127]) is '1' then return a vector bool __int128 that is all '0's. Otherwise return all '1's.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 - 6 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 - 5 </td><td align="left">2/cycle </td></tr>
</table>
<p>Vector quadword carries are normally the result of a <em>write-Carry</em> operation. For example; <a class="el" href="vec__int128__ppc_8h.html#ad7aaadba249ce46c4c94f78df1020da3" title="Vector Add &amp; write Carry Unsigned Quadword. ">vec_addcuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#af18b98d2d73f1afbc439e1407c78f305" title="Vector Add Extended &amp; write Carry Unsigned Quadword. ">vec_addecuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a95d3546b2fd6840b46b031c15b4f60d3" title="Vector Subtract and Write Carry Unsigned Quadword. ">vec_subcuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a04f6df21399a4e6228eca254611b23c5" title="Vector Subtract Extended and Write Carry Unsigned Quadword. ">vec_subecuq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a363fa7103ccd730c47bb34cb9f05e80b" title="Vector Add with carry Unsigned Quadword. ">vec_addcq()</a>, <a class="el" href="vec__int128__ppc_8h.html#a9e27910c148d525e17d099688aec9ba1" title="Vector Add Extend with carry Unsigned Quadword. ">vec_addeq()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vcy</td><td>a 128-bit vector generated from a <em>write-Carry</em> operation. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a 128-bit vector bool of all '1's if the carry bit is '0'. Otherwise all '0's. </dd></dl>

</div>
</div>
<a class="anchor" id="af21d01bb19f0ea8605d8c37035837802"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#ab5d79f74c685d3a42b49c413d0144d65">vb128_t</a> vec_setb_sq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#ac1c414a60e2a13398427203b40e8dd3f">vi128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Set Bool from Signed Quadword. </p>
<p>If the quadword's sign bit is '1' then return a vector bool __int128 that is all '1's. Otherwise return all '0's.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 - 6 </td><td align="left">2/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">5 - 8 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated a signed __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a 128-bit vector bool of all '1's if the sign bit is '1'. Otherwise all '0's. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ba40be93339359793ef776e1d5d7577"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_sldq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Shift Left double Quadword. </p>
<p>Vector Shift Left double Quadword 0-127 bits. Return a vector __int128 that is the left most 128-bits after shifting left 0-127-bits of the 32-byte double vector (vrw||vrx). The shift amount is from bits 121:127 of vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">10 </td><td align="left">1 cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">14 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vrw</td><td>upper 128-bits of the 256-bit double vector. </td></tr>
    <tr><td class="paramname">vrx</td><td>lower 128-bits of the 256-bit double vector. </td></tr>
    <tr><td class="paramname">vrb</td><td>Shift amount in bits 121:127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>high 128-bits of left shifted double vector. </dd></dl>

</div>
</div>
<a class="anchor" id="a49fe2c36fca9911ab99a1f8abb53f0ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_slq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Shift Left Quadword. </p>
<p>Vector Shift Left Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated as a __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>Shift amount in bits 121:127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Left shifted vector. </dd></dl>

</div>
</div>
<a class="anchor" id="a4f6dca233bb7e4edc2adb751d478572e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_slq4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000001">Deprecated:</a></b></dt><dd>Vector Shift Left 4-bits Quadword. Replaced by vec_slqi with shb param = 4.</dd></dl>
<p>Vector Shift Left Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Left shifted vector. </dd></dl>

</div>
</div>
<a class="anchor" id="a9964ce224b90a0986122f79f6455cba5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_slq5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000002">Deprecated:</a></b></dt><dd>Vector Shift Left 5-bits Quadword. Replaced by vec_slqi with shb param = 5.</dd></dl>
<p>Vector Shift Left Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb. </p><pre class="fragment"> @param vra a 128-bit vector treated a __int128.
 @return Left shifted vector.</pre> 
</div>
</div>
<a class="anchor" id="a070fe972995f3954362835f5b72e5ff6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_slqi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const unsigned int&#160;</td>
          <td class="paramname"><em>shb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Shift left Quadword Immediate. </p>
<p>Shift left Quadword 0-127 bits. The shift amount is a const unsigned int in the range 0-127. A shift count of 0 returns the original value of vra. Shift counts greater then 127 bits return zero.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">2-13 </td><td align="left">2 cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3-15 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated as a __int128. </td></tr>
    <tr><td class="paramname">shb</td><td>Shift amount in the range 0-127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector shifted left shb bits. </dd></dl>

</div>
</div>
<a class="anchor" id="a0edd172a5656b842d6586c5078284942"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_srq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Shift right Quadword. </p>
<p>Vector Shift Right Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">6 </td><td align="left">1/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated as a __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>Shift amount in bits 121:127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Right shifted vector. </dd></dl>

</div>
</div>
<a class="anchor" id="a49d355191fabd04a434723265ccafa20"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_srq4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000003">Deprecated:</a></b></dt><dd>Vector Shift right 4-bits Quadword. Replaced by vec_srqi with shb param = 4.</dd></dl>
<p>Vector Shift Right Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated as a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Right shifted vector. </dd></dl>

</div>
</div>
<a class="anchor" id="a257bcf71eefa1d08482587637dc400da"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_srq5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000004">Deprecated:</a></b></dt><dd>Vector Shift right 5-bits Quadword. Replaced by vec_srqi with shb param = 5.</dd></dl>
<p>Vector Shift Right Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated a __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Right shifted vector. </dd></dl>

</div>
</div>
<a class="anchor" id="ac05c640c6a42770cb95466ff4a2d903c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_srqi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const unsigned int&#160;</td>
          <td class="paramname"><em>shb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Shift right Quadword Immediate. </p>
<p>Shift right Quadword 0-127 bits. The shift amount is a const unsigned int in the range 0-127. A shift count of 0 returns the original value of vra. Shift counts greater then 127 bits return zero.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">2-13 </td><td align="left">2 cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3-15 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>a 128-bit vector treated as a __int128. </td></tr>
    <tr><td class="paramname">shb</td><td>Shift amount in the range 0-127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>128-bit vector shifted right shb bits. </dd></dl>

</div>
</div>
<a class="anchor" id="a95d3546b2fd6840b46b031c15b4f60d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_subcuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Subtract and Write Carry Unsigned Quadword. </p>
<p>Generate the carry-out of the sum (vra + NOT(vrb) + 1).</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated a unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated a unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 carry from the unsigned difference vra - vrb. </dd></dl>

</div>
</div>
<a class="anchor" id="a04f6df21399a4e6228eca254611b23c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_subecuq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Subtract Extended and Write Carry Unsigned Quadword. </p>
<p>Generate the carry-out of the sum (vra + NOT(vrb) + vrc.bit[127]).</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated a unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated a unsigned __int128. </td></tr>
    <tr><td class="paramname">vrc</td><td>128-bit vector carry-in from bit 127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 carry from the extended __int128 difference. </dd></dl>

</div>
</div>
<a class="anchor" id="a2e40f9bf5df59b725cbfb6738c765202"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_subeuqm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Subtract Extended Unsigned Quadword Modulo. </p>
<p>Subtract two vector __int128 values and return result modulo 128-bits.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated an unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated an unsigned __int128. </td></tr>
    <tr><td class="paramname">vrc</td><td>128-bit vector carry-in from bit 127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 unsigned difference of vra minus vrb. </dd></dl>

</div>
</div>
<a class="anchor" id="a6bafb410404d4f1e10a99263b57d1df0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_subuqm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vra</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a>&#160;</td>
          <td class="paramname"><em>vrb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector subtract Unsigned Quadword Modulo. </p>
<p>Subtract two vector __int128 values and return result modulo 128-bits.</p>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">4 </td><td align="left">2/2 cycles </td></tr>
<tr>
<td align="right">power9 </td><td align="center">3 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vra</td><td>128-bit vector treated an unsigned __int128. </td></tr>
    <tr><td class="paramname">vrb</td><td>128-bit vector treated an unsigned __int128. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>__int128 unsigned difference of vra minus vrb. </dd></dl>

</div>
</div>
<a class="anchor" id="a84e6361054b52ac4564bcef25b718151"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_vmuleud </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector multiply even unsigned doublewords. </p>
<p>Multiple the even 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the even doublewords.</p>
<dl class="section note"><dt>Note</dt><dd>This function implements the operation of a Vector Multiply Even Doubleword instruction, if the PowerISA included such an instruction. This implementation is NOT endian sensitive and the function is stable across BE/LE implementations.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">21-23 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-13 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector unsigned long. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector unsigned long. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>vector unsigned __int128 product of the even double words of a and b. </dd></dl>

</div>
</div>
<a class="anchor" id="a208744996e7482604ad274b44999d6ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="vec__common__ppc_8h.html#a66332b4bd68c0b5d93121f6dc0f0839b">vui128_t</a> vec_vmuloud </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vec__common__ppc_8h.html#a52a773b6353c69a546bdc2e8686a50ec">vui64_t</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector multiply odd unsigned doublewords. </p>
<p>Multiple the odd 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the odd doublewords.</p>
<dl class="section note"><dt>Note</dt><dd>This function implements the operation of a Vector Multiply Odd Doubleword instruction, if the PowerISA included such an instruction. This implementation is NOT endian sensitive and the function is stable across BE/LE implementations.</dd></dl>
<table class="doxtable">
<tr>
<th align="right">processor</th><th align="center">Latency</th><th align="left">Throughput  </th></tr>
<tr>
<td align="right">power8 </td><td align="center">21-23 </td><td align="left">1/cycle </td></tr>
<tr>
<td align="right">power9 </td><td align="center">8-13 </td><td align="left">2/cycle </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>128-bit vector unsigned long. </td></tr>
    <tr><td class="paramname">b</td><td>128-bit vector unsigned long. @ return vector unsigned __int128 product of the odd double words of a and b. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 30 2018 11:43:44 for POWER Vector Library Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
