$date
	Tue Dec 19 13:24:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Asic_tb $end
$var wire 1 ! clk_prescale_o $end
$var wire 1 " clk_gate_o $end
$var reg 1 # clk $end
$var reg 3 $ divM [2:0] $end
$var reg 1 % divN $end
$var reg 1 & en_divN $end
$var reg 1 ' reset $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 ( clkM $end
$var wire 1 " clk_gate_o $end
$var wire 1 ! clk_prescale_o $end
$var wire 1 ) div2d $end
$var wire 1 * div4d $end
$var wire 1 + div8d $end
$var wire 3 , divM [2:0] $end
$var wire 1 % divN $end
$var wire 1 & en_divN $end
$var wire 1 ' reset $end
$var wire 1 - div8q $end
$var wire 1 . div4q $end
$var wire 1 / div2q $end
$var wire 1 0 clkN $end
$var reg 3 1 counterM [2:0] $end
$var reg 1 2 phase_gate $end
$var reg 1 3 phase_pass $end
$scope module div2 $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var wire 1 & en $end
$var wire 1 ' reset $end
$var reg 1 / q $end
$upscope $end
$scope module div4 $end
$var wire 1 / clk $end
$var wire 1 * d $end
$var wire 1 & en $end
$var wire 1 ' reset $end
$var reg 1 . q $end
$upscope $end
$scope module div8 $end
$var wire 1 . clk $end
$var wire 1 + d $end
$var wire 1 & en $end
$var wire 1 ' reset $end
$var reg 1 - q $end
$upscope $end
$scope module muxN $end
$var wire 1 . in0 $end
$var wire 1 - in1 $end
$var wire 1 % sel $end
$var reg 1 0 out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
b0 1
00
0/
0.
0-
b0 ,
1+
1*
1)
0(
1'
0&
0%
b0 $
0#
0"
0!
$end
#5
1#
#10
0#
0'
#15
1#
#20
0#
1&
#25
0+
13
1-
1!
10
0*
1.
0)
1/
1#
#30
0#
#35
1)
0/
1#
#40
0#
#45
12
0!
00
1*
0.
0)
1/
1#
#50
1"
1(
1!
10
0#
1%
#55
1)
0/
1#
#60
0#
#65
0"
0(
0!
00
1+
0-
0*
1.
0)
1/
1#
#70
0#
#75
1)
0/
1#
#80
0#
#85
1*
0.
0)
1/
1#
#90
0#
#95
1)
0/
1#
#100
0#
#105
1"
1(
1!
10
0+
1-
0*
1.
0)
1/
1#
#110
0#
#115
1)
0/
1#
#120
0#
#125
1*
0.
0)
1/
1#
#130
0#
#135
1)
0/
1#
#140
0#
#145
0"
0(
0!
00
1+
0-
0*
1.
0)
1/
1#
#150
0#
#155
1)
0/
1#
#160
0#
#165
1*
0.
0)
1/
1#
#170
0#
#175
1)
0/
1#
#180
0#
#185
1"
1(
1!
10
0+
1-
0*
1.
0)
1/
1#
#190
0#
#195
1)
0/
1#
#200
0#
#205
1*
0.
0)
1/
1#
#210
0#
#215
1)
0/
1#
#220
0#
#225
0"
0(
0!
00
1+
0-
0*
1.
0)
1/
1#
#230
0#
#235
1)
0/
1#
#240
0#
#245
1*
0.
0)
1/
1#
#250
0#
#255
1)
0/
1#
#260
0#
#265
1"
1(
1!
10
0+
1-
0*
1.
0)
1/
1#
#270
0#
#275
1)
0/
1#
#280
0#
#285
1*
0.
0)
1/
1#
#290
0#
#295
1)
0/
1#
#300
0#
#305
0"
0(
0!
00
1+
0-
0*
1.
0)
1/
1#
#310
0#
#315
1)
0/
1#
#320
0#
#325
1*
0.
0)
1/
1#
#330
0#
#335
1)
0/
1#
#340
0#
#345
1"
1(
1!
10
0+
1-
0*
1.
0)
1/
1#
#350
0#
0%
#355
1)
0/
1#
#360
0#
#365
0"
0(
0!
00
1*
0.
0)
1/
1#
#370
0#
#375
1)
0/
1#
#380
0#
#385
1+
0-
1"
1(
1!
10
0*
1.
0)
1/
1#
#390
0#
#395
1)
0/
1#
#400
0#
b100 $
b100 ,
#405
0"
0(
0!
00
1*
0.
0)
1/
1#
#410
0#
#415
1)
0/
1#
#420
0#
#425
0+
03
b1 1
1-
1"
1(
1!
10
0*
1.
0)
1/
1#
#430
0#
#435
1)
0/
1#
#440
0#
#445
02
0"
0(
0!
00
1*
0.
0)
1/
1#
#450
0#
#455
1)
0/
1#
#460
0#
#465
1+
b10 1
0-
1!
10
0*
1.
0)
1/
1#
#470
0#
#475
1)
0/
1#
#480
0#
#485
0!
00
1*
0.
0)
1/
1#
#490
0#
#495
1)
0/
1#
#500
0#
#505
0+
b11 1
1-
1!
10
0*
1.
0)
1/
1#
#510
0#
#515
1)
0/
1#
#520
0#
#525
0!
00
1*
0.
0)
1/
1#
#530
0#
#535
1)
0/
1#
#540
0#
#545
1+
b100 1
0-
1!
10
0*
1.
0)
1/
1#
#550
0#
#555
1)
0/
1#
#560
0#
#565
0!
00
1*
0.
0)
1/
1#
#570
0#
#575
1)
0/
1#
#580
0#
#585
0+
13
b0 1
1-
1!
10
0*
1.
0)
1/
1#
#590
0#
#595
1)
0/
1#
#600
0#
#605
12
0!
00
1*
0.
0)
1/
1#
#610
0#
#615
1)
0/
1#
#620
0#
#625
1+
03
b1 1
0-
1"
1(
1!
10
0*
1.
0)
1/
1#
#630
0#
#635
1)
0/
1#
#640
0#
#645
02
0"
0(
0!
00
1*
0.
0)
1/
1#
#650
0#
#655
1)
0/
1#
#660
0#
#665
0+
b10 1
1-
1!
10
0*
1.
0)
1/
1#
#670
0#
#675
1)
0/
1#
#680
0#
#685
0!
00
1*
0.
0)
1/
1#
#690
0#
#695
1)
0/
1#
#700
0#
#705
1+
b11 1
0-
1!
10
0*
1.
0)
1/
1#
#710
0#
#715
1)
0/
1#
#720
0#
#725
0!
00
1*
0.
0)
1/
1#
#730
0#
#735
1)
0/
1#
#740
0#
#745
0+
b100 1
1-
1!
10
0*
1.
0)
1/
1#
#750
0#
#755
1)
0/
1#
#760
0#
#765
0!
00
1*
0.
0)
1/
1#
#770
0#
#775
1)
0/
1#
#780
0#
#785
1+
13
b0 1
0-
1!
10
0*
1.
0)
1/
1#
#790
0#
#795
1)
0/
1#
#800
0#
