TimeQuest Timing Analyzer report for NES_FPGA
Wed Oct 15 20:27:05 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Slow 1200mV 0C Model Fmax Summary
 61. Slow 1200mV 0C Model Setup Summary
 62. Slow 1200mV 0C Model Hold Summary
 63. Slow 1200mV 0C Model Recovery Summary
 64. Slow 1200mV 0C Model Removal Summary
 65. Slow 1200mV 0C Model Minimum Pulse Width Summary
 66. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 68. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 69. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 74. Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. MTBF Summary
 93. Synchronizer Summary
 94. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
114. Fast 1200mV 0C Model Setup Summary
115. Fast 1200mV 0C Model Hold Summary
116. Fast 1200mV 0C Model Recovery Summary
117. Fast 1200mV 0C Model Removal Summary
118. Fast 1200mV 0C Model Minimum Pulse Width Summary
119. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Setup: 'CLOCK_50'
121. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
122. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
123. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
124. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
125. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
126. Fast 1200mV 0C Model Hold: 'CLOCK_50'
127. Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
128. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
129. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Output Enable Times
142. Minimum Output Enable Times
143. Output Disable Times
144. Minimum Output Disable Times
145. MTBF Summary
146. Synchronizer Summary
147. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
167. Multicorner Timing Analysis Summary
168. Setup Times
169. Hold Times
170. Clock to Output Times
171. Minimum Clock to Output Times
172. Board Trace Model Assignments
173. Input Transition Times
174. Signal Integrity Metrics (Slow 1200mv 0c Model)
175. Signal Integrity Metrics (Slow 1200mv 85c Model)
176. Signal Integrity Metrics (Fast 1200mv 0c Model)
177. Setup Transfers
178. Hold Transfers
179. Recovery Transfers
180. Removal Transfers
181. Report TCCS
182. Report RSKM
183. Unconstrained Paths
184. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; NES_FPGA                                         ;
; Device Family      ; Cyclone IV GX                                    ;
; Device Name        ; EP4CGX150DF31C7                                  ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.35        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  20.8%      ;
;     3-4 processors         ;  16.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Oct 15 20:26:44 2014 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Wed Oct 15 20:26:44 2014 ;
; NES_FPGA.SDC                                                 ; OK     ; Wed Oct 15 20:26:44 2014 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; altera_reserved_tck                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { altera_reserved_tck }                                                   ;
; CLOCK2_50                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK2_50 }                                                             ;
; CLOCK3_50                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK3_50 }                                                             ;
; CLOCK_50                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK_50 }                                                              ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 74.83 MHz  ; 74.83 MHz       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 112.28 MHz ; 112.28 MHz      ; altera_reserved_tck                                                   ;      ;
; 153.44 MHz ; 153.44 MHz      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
; 245.88 MHz ; 245.88 MHz      ; CLOCK_50                                                              ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.334  ; 0.000         ;
; CLOCK_50                                                              ; 15.933 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.483 ; 0.000         ;
; altera_reserved_tck                                                   ; 45.547 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.319 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.392 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.393 ; 0.000         ;
; CLOCK_50                                                              ; 0.412 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.075  ; 0.000         ;
; altera_reserved_tck                                                   ; 47.792 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 1.004 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.976 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.572  ; 0.000         ;
; CLOCK_50                                                              ; 9.629  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.625 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.752 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.334 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]             ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 3.462      ;
; 6.389 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 3.385      ;
; 6.483 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 3.319      ;
; 6.506 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 3.282      ;
; 6.636 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 13.198     ;
; 6.642 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[6]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 13.202     ;
; 6.671 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 3.102      ;
; 6.676 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 3.112      ;
; 6.733 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 13.111     ;
; 6.780 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[7]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 13.064     ;
; 6.798 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[5]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 13.046     ;
; 6.806 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 13.057     ;
; 6.815 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.973      ;
; 6.834 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.954      ;
; 6.846 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 2.929      ;
; 6.877 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[6]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 12.996     ;
; 6.880 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 2.895      ;
; 6.903 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 12.970     ;
; 6.913 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 2.861      ;
; 6.916 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 2.857      ;
; 6.919 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[3]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 12.920     ;
; 6.924 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 2.851      ;
; 6.937 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 2.837      ;
; 6.961 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a53~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.123      ; 13.200     ;
; 6.968 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[5]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 12.905     ;
; 6.968 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a21~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.137      ; 13.207     ;
; 6.981 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[8]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 12.858     ;
; 6.984 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.177      ; 13.231     ;
; 6.984 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 2.791      ;
; 6.992 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[10]         ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 12.842     ;
; 6.995 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a19~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.170      ; 13.213     ;
; 7.006 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 2.768      ;
; 7.010 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a54~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.158      ; 13.186     ;
; 7.012 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 2.763      ;
; 7.014 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a7~portb_address_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.175      ; 13.199     ;
; 7.019 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[7]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 12.854     ;
; 7.020 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[11] ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 12.819     ;
; 7.023 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a60~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.105      ; 13.120     ;
; 7.023 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a32~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.129      ; 13.144     ;
; 7.029 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[19]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 2.744      ;
; 7.039 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[2]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 12.800     ;
; 7.042 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a1~portb_address_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.173      ; 13.169     ;
; 7.051 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[4]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 12.793     ;
; 7.055 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[6]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.804     ;
; 7.055 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[5]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 12.784     ;
; 7.056 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[6]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.803     ;
; 7.061 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 2.713      ;
; 7.085 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[10] ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.785     ;
; 7.089 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[3]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 12.779     ;
; 7.100 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 12.749     ;
; 7.102 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 12.747     ;
; 7.107 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]             ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.675      ;
; 7.112 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 12.722     ;
; 7.112 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[6]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 12.732     ;
; 7.114 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 2.660      ;
; 7.119 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 2.655      ;
; 7.131 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.657      ;
; 7.151 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[1]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 12.688     ;
; 7.151 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[8]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 12.717     ;
; 7.162 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[10]         ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 12.701     ;
; 7.177 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[11]         ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 12.657     ;
; 7.182 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 2.591      ;
; 7.185 ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a53~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.123      ; 12.976     ;
; 7.187 ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a53~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.123      ; 12.974     ;
; 7.189 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]             ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.607      ;
; 7.190 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[11] ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 12.678     ;
; 7.192 ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a21~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.137      ; 12.983     ;
; 7.192 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]             ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.604      ;
; 7.193 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[7]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.666     ;
; 7.193 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]             ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.603      ;
; 7.194 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[7]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.665     ;
; 7.194 ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a21~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.137      ; 12.981     ;
; 7.197 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.662     ;
; 7.198 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 2.577      ;
; 7.204 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[30]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 2.572      ;
; 7.205 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 2.571      ;
; 7.207 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[6]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[14]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 12.642     ;
; 7.207 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]          ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.208     ; 2.583      ;
; 7.208 ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.177      ; 13.007     ;
; 7.208 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]        ; nios_system:u0|nios_system_CPU:cpu|A_rot[27]                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.797      ;
; 7.209 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 12.635     ;
; 7.209 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[2]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 12.659     ;
; 7.210 ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.177      ; 13.005     ;
; 7.219 ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a19~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.170      ; 12.989     ;
; 7.221 ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a37~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 12.926     ;
; 7.221 ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a19~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.170      ; 12.987     ;
; 7.225 ; nios_system:u0|nios_system_CPU:cpu|d_address_tag_field[5]  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 12.643     ;
; 7.226 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 2.549      ;
; 7.227 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[5]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.632     ;
; 7.228 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[5]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.631     ;
; 7.229 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 12.620     ;
; 7.230 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[10]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 12.619     ;
; 7.230 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[5]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 12.614     ;
; 7.230 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]        ; nios_system:u0|nios_system_CPU:cpu|A_rot[11]                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.775      ;
; 7.231 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]         ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 2.543      ;
; 7.234 ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a54~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.158      ; 12.962     ;
; 7.236 ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a54~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.158      ; 12.960     ;
; 7.237 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 12.622     ;
; 7.238 ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a7~portb_address_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.175      ; 12.975     ;
; 7.239 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[14]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 12.600     ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.933 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.973      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 15.958 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.948      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.031 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.877      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.056 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.852      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.802      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.202 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.706      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.239 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.667      ;
; 16.250 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.340      ;
; 16.278 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.310      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.379 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.527      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.407 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.497      ;
; 16.428 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.162      ;
; 16.437 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.153      ;
; 16.437 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.153      ;
; 16.459 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.129      ;
; 16.462 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.128      ;
; 16.465 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.123      ;
; 16.477 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.431      ;
; 16.477 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.431      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 33.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 6.137      ;
; 33.686 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.935      ;
; 33.687 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.934      ;
; 33.827 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.793      ;
; 33.831 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.789      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.734      ;
; 33.887 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.733      ;
; 33.926 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.681      ;
; 33.926 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.681      ;
; 34.245 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.376      ;
; 34.245 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.376      ;
; 34.329 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.291      ;
; 34.399 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.222      ;
; 34.419 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.188      ;
; 34.527 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 5.425      ;
; 34.582 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.039      ;
; 34.630 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.976      ;
; 34.683 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 4.940      ;
; 34.694 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.913      ;
; 34.727 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.879      ;
; 34.752 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.855      ;
; 34.753 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.854      ;
; 34.814 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.793      ;
; 34.817 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.789      ;
; 34.819 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.788      ;
; 34.843 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.764      ;
; 34.854 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.753      ;
; 34.939 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.668      ;
; 34.945 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.661      ;
; 34.950 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.656      ;
; 34.963 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.644      ;
; 34.964 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 4.655      ;
; 34.965 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.642      ;
; 34.966 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.641      ;
; 34.967 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 4.640      ;
; 34.995 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 4.624      ;
; 35.024 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 4.595      ;
; 35.146 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 4.473      ;
; 35.147 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 4.472      ;
; 35.233 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 4.386      ;
; 35.816 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 4.075      ;
; 36.004 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.108     ; 3.886      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.879      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.139 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.768      ;
; 36.155 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 3.736      ;
; 36.161 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 3.730      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.190 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.717      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.204 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.703      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
; 36.268 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.639      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.547 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.375      ;
; 45.647 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 4.278      ;
; 45.671 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 4.254      ;
; 45.699 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 4.227      ;
; 46.058 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 3.904      ;
; 46.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.475      ;
; 46.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.454      ;
; 46.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.345      ;
; 46.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.310      ;
; 46.677 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.248      ;
; 46.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.195      ;
; 46.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.968      ;
; 47.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.844      ;
; 47.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.770      ;
; 47.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.707      ;
; 47.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.653      ;
; 47.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.465      ;
; 47.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 2.183      ;
; 47.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.014      ;
; 48.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 1.894      ;
; 48.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.678      ;
; 48.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.663      ;
; 48.825 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.097      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.203      ;
; 94.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.198      ;
; 94.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.198      ;
; 94.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.179      ;
; 94.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.176      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.174      ;
; 94.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.042      ;
; 94.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.042      ;
; 94.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.028      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.018      ;
; 94.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.009      ;
; 94.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.009      ;
; 94.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.002      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.985      ;
; 95.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.834      ;
; 95.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.814      ;
; 95.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.814      ;
; 95.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.810      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.807      ;
; 95.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.798      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.792      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.791      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.791      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.786      ;
; 95.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.725      ;
; 95.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.543      ;
; 95.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.523      ;
; 95.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.507      ;
; 95.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.486      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.319 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.997      ;
; 0.320 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.995      ;
; 0.326 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.001      ;
; 0.330 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[4]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.001      ;
; 0.335 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[27]                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.008      ;
; 0.335 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.013      ;
; 0.337 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.012      ;
; 0.338 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.007      ;
; 0.338 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[4]                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.022      ;
; 0.340 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.015      ;
; 0.341 ; nios_system:u0|nios_system_CPU:cpu|A_mem_baddr[18]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_tag_module:nios_system_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_n3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.015      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.020      ;
; 0.343 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.021      ;
; 0.344 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[6]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.015      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[30]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.022      ;
; 0.345 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.014      ;
; 0.345 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.014      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.028      ;
; 0.350 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[12]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.030      ;
; 0.351 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[24]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.029      ;
; 0.352 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.030      ;
; 0.352 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.030      ;
; 0.353 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[16]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.031      ;
; 0.354 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[31]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.034      ;
; 0.355 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.033      ;
; 0.355 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[17]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.033      ;
; 0.355 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.033      ;
; 0.357 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.035      ;
; 0.359 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.037      ;
; 0.359 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.032      ;
; 0.361 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[5]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.032      ;
; 0.365 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.038      ;
; 0.365 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_victim_module:nios_system_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.045      ;
; 0.365 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[26]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.043      ;
; 0.367 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.040      ;
; 0.367 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[1]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.038      ;
; 0.367 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[5]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.045      ;
; 0.368 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.043      ;
; 0.369 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.042      ;
; 0.370 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[29]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.043      ;
; 0.371 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[14]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.044      ;
; 0.373 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_victim_module:nios_system_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.059      ;
; 0.374 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[3]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.043      ;
; 0.375 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[5]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.046      ;
; 0.377 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[14]                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.056      ;
; 0.379 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[3]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.054      ;
; 0.384 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[18]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.062      ;
; 0.386 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.056      ;
; 0.386 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[10]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.060      ;
; 0.387 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[9]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.065      ;
; 0.390 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.040      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.069      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[7]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[7]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[3]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[9]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[9]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.042      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[8]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[8]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[10]                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[10]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 1.000      ;
; 0.407 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.684      ;
; 0.408 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.685      ;
; 0.408 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.685      ;
; 0.411 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.688      ;
; 0.412 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 1.012      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.695      ;
; 0.434 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 1.034      ;
; 0.438 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.715      ;
; 0.450 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.727      ;
; 0.450 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.727      ;
; 0.544 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.821      ;
; 0.545 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.822      ;
; 0.545 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.822      ;
; 0.559 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.836      ;
; 0.575 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.852      ;
; 0.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.122      ; 0.891      ;
; 0.584 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.861      ;
; 0.590 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.867      ;
; 0.591 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.868      ;
; 0.591 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.868      ;
; 0.593 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.870      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.871      ;
; 0.609 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.886      ;
; 0.613 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.890      ;
; 0.632 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.909      ;
; 0.636 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.913      ;
; 0.637 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.914      ;
; 0.638 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.915      ;
; 0.640 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.917      ;
; 0.642 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.919      ;
; 0.644 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.921      ;
; 0.650 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.928      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.930      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.655 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.932      ;
; 0.657 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.934      ;
; 0.659 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.936      ;
; 0.660 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.937      ;
; 0.660 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.937      ;
; 0.660 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.937      ;
; 0.666 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.943      ;
; 0.669 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.946      ;
; 0.671 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.948      ;
; 0.672 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.949      ;
; 0.677 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.954      ;
; 0.690 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.967      ;
; 0.691 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.968      ;
; 0.694 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.971      ;
; 0.696 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.973      ;
; 0.696 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.973      ;
; 0.709 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.986      ;
; 0.709 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.986      ;
; 0.710 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.987      ;
; 0.710 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.987      ;
; 0.725 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 1.325      ;
; 0.728 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.005      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.398 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.399 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.684      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.689      ;
; 0.415 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.419 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.698      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.425 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.701      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.705      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.706      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.708      ;
; 0.437 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.713      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.713      ;
; 0.438 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.440 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.440 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.716      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.717      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.719      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.546 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.822      ;
; 0.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.822      ;
; 0.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.822      ;
; 0.547 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.823      ;
; 0.548 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.824      ;
; 0.553 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.829      ;
; 0.563 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.840      ;
; 0.567 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.843      ;
; 0.567 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.843      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.843      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.843      ;
; 0.569 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.845      ;
; 0.569 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.843      ;
; 0.570 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.845      ;
; 0.570 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.845      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.847      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.846      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.849      ;
; 0.573 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.849      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.850      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.850      ;
; 0.575 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.851      ;
; 0.579 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.854      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.858      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.860      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.690      ;
; 0.440 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.633 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.911      ;
; 0.634 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.912      ;
; 0.635 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.638 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.916      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.652 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.654 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.932      ;
; 0.656 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.934      ;
; 0.659 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.937      ;
; 0.661 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.939      ;
; 0.950 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.228      ;
; 0.951 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.229      ;
; 0.952 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.230      ;
; 0.956 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.234      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.965 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.243      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.970 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.248      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.973 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.251      ;
; 0.975 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.255      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.256      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.257      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.257      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.260      ;
; 0.983 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.261      ;
; 0.984 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.262      ;
; 0.984 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.262      ;
; 0.986 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.264      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.269      ;
; 1.071 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.349      ;
; 1.072 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.350      ;
; 1.073 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.351      ;
; 1.076 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.354      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.355      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.355      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.356      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.370      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.369      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.095 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.375      ;
; 1.096 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.374      ;
; 1.099 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.377      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.381      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.382      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.383      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.383      ;
; 1.106 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.386      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.387      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.390      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.388      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.395      ;
; 1.197 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.475      ;
; 1.198 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.476      ;
; 1.199 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.477      ;
; 1.202 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.480      ;
; 1.203 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.481      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.216 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.496      ;
; 1.217 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.495      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.498      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.220 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.498      ;
; 1.221 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.501      ;
; 1.222 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.500      ;
; 1.223 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.503      ;
; 1.227 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.507      ;
; 1.228 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.508      ;
; 1.231 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.509      ;
; 1.232 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.512      ;
; 1.233 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.513      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.516      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.514      ;
; 1.241 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.521      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.754      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.075  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.755      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 4.090  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 5.754      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT16 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT17 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT18 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT19 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT20 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT21 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT22 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT23 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT24 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT25 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT26 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT27 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT28 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT29 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT30 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT31 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.693 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.882      ;
; 13.705 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 5.881      ;
; 13.705 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 5.881      ;
; 13.705 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 5.881      ;
; 13.705 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 5.881      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.116      ;
; 47.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.116      ;
; 48.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.434      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.855      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.774      ;
; 97.293 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.615      ;
; 97.293 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.615      ;
; 97.293 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.615      ;
; 97.293 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.615      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.452      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.395      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.363      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.157      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.157      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.157      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.157      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.157      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.145      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.116      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.116      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.116      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.902      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.882      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.882      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.872      ;
; 98.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.808      ;
; 98.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.808      ;
; 98.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.808      ;
; 98.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.808      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.798      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.280      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.426      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.442      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.662      ;
; 1.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.678      ;
; 1.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.678      ;
; 1.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.678      ;
; 1.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.678      ;
; 1.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.729      ;
; 1.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.729      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.738      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.745      ;
; 1.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.988      ;
; 1.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.988      ;
; 1.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.988      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.025      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.017      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.017      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.017      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.017      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.017      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.229      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.248      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.976 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|locked[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.263      ;
; 1.976 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|prev_request[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.263      ;
; 1.976 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.263      ;
; 1.976 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.263      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.100 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.369      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.553      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.553      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.553      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.553      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.553      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.553      ;
; 2.288 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.557      ;
; 2.288 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.557      ;
; 2.288 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.557      ;
; 2.288 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.557      ;
; 2.288 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.557      ;
; 2.288 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.557      ;
; 2.368 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.687      ;
; 2.368 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.687      ;
; 2.368 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.687      ;
; 2.368 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.687      ;
; 2.368 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.687      ;
; 2.368 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.687      ;
; 2.368 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.687      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.374 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 2.697      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.575 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.892      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.610 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.931      ;
; 2.833 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.130      ;
; 2.833 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.130      ;
; 2.833 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.130      ;
; 2.833 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.130      ;
; 2.833 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.130      ;
; 2.906 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.235      ;
; 2.906 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.235      ;
; 2.906 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.235      ;
; 2.916 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.238      ;
; 2.916 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.238      ;
; 2.916 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.238      ;
; 2.916 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.238      ;
; 3.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 3.380      ;
; 3.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 3.380      ;
; 3.073 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 3.400      ;
; 3.073 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 3.400      ;
; 3.191 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.521      ;
; 3.191 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.521      ;
; 3.191 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.521      ;
; 3.377 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 3.710      ;
; 3.377 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 3.710      ;
; 3.377 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[4]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 3.710      ;
; 3.377 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[3]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 3.710      ;
; 3.377 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 3.710      ;
; 3.377 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 3.710      ;
; 3.377 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 3.710      ;
; 3.444 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 3.769      ;
; 3.444 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 3.769      ;
; 3.444 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 3.769      ;
; 3.654 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 3.988      ;
; 3.654 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 3.988      ;
; 3.654 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 3.988      ;
; 3.654 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 3.988      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT16 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT17 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT18 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT19 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT20 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT21 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT22 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT23 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT24 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT25 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT26 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT27 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT28 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT29 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT30 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT31 ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ;
; 9.572 ; 9.923        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                     ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                      ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.575 ; 9.926        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.629  ; 9.817        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.782  ; 9.782        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 9.961  ; 10.181       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.217 ; 10.217       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.022 ; 2.081 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 4.846 ; 4.946 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.648 ; 7.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.648 ; 7.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.587 ; 7.193 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.343 ; 6.955 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.273 ; 6.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.614 ; 7.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.224 ; 6.787 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.216 ; 6.775 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.908 ; 6.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.624 ; 6.186 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.605 ; 6.149 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.274 ; 6.873 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.219 ; 6.792 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.422 ; 7.015 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.310 ; 6.873 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.254 ; 6.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.285 ; 6.843 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 6.248 ; 6.791 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.919 ; 6.471 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.358 ; 5.821 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.532 ; 6.068 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.736 ; 6.216 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.877 ; 6.410 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.467 ; 5.971 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.173 ; 5.693 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.727 ; 6.224 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.796 ; 6.334 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.879 ; 6.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.410 ; 5.899 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.398 ; 5.880 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.774 ; 6.285 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.475 ; 5.986 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.355 ; 5.839 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.118 ; 9.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.255 ; 6.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.255 ; 6.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.079  ; 0.995  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.385  ; 0.301  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.670 ; -0.849 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.679 ; -0.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.689 ; -0.868 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.699 ; -0.878 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.680 ; -0.859 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.707 ; -0.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.724 ; -0.903 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.697 ; -0.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.700 ; -0.879 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.673 ; -0.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.693 ; -0.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.761 ; -0.940 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.763 ; -0.942 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.765 ; -0.944 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.770 ; -0.949 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -4.293 ; -4.799 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -5.711 ; -6.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -5.648 ; -6.236 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -5.417 ; -6.010 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -5.350 ; -5.918 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -5.676 ; -6.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -5.302 ; -5.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -5.294 ; -5.837 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -5.000 ; -5.551 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -4.725 ; -5.270 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.709 ; -5.237 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -5.352 ; -5.932 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -5.298 ; -5.854 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -5.493 ; -6.069 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -5.386 ; -5.932 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -5.332 ; -5.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -5.363 ; -5.904 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -5.327 ; -5.855 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -5.011 ; -5.546 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -4.474 ; -4.924 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.640 ; -5.160 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -4.835 ; -5.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -4.970 ; -5.487 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -4.575 ; -5.065 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -4.293 ; -4.799 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.826 ; -5.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -4.890 ; -5.412 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.972 ; -5.411 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -4.523 ; -4.998 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -4.510 ; -4.978 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -4.871 ; -5.367 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -4.585 ; -5.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -4.471 ; -4.941 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.469 ; -4.972 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -5.322 ; -5.875 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -5.322 ; -5.875 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.647 ; 14.412 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 11.201 ; 10.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 9.584  ; 9.589  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.994  ; 5.995  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.448  ; 5.465  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 7.708  ; 7.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.311  ; 6.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 7.590  ; 7.445  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 7.695  ; 7.497  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 6.400  ; 6.434  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.298  ; 6.290  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.127  ; 6.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 11.201 ; 10.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.668  ; 6.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 9.134  ; 8.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 8.535  ; 8.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.451  ; 6.484  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.537  ; 8.269  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.934  ; 5.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 7.490  ; 7.316  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 8.709  ; 8.424  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.842  ; 8.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.647  ; 6.561  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.190  ; 7.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.093  ; 6.027  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 7.468  ; 7.280  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.910  ; 5.892  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.328  ; 6.238  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 7.577  ; 7.453  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.371  ; 5.261  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 8.842  ; 8.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.619  ; 5.530  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.074  ; 6.028  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.760  ; 6.749  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 7.165  ; 7.184  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.048  ; 6.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.577  ; 6.461  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.411  ; 6.459  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 6.263  ; 6.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 6.331  ; 6.322  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.859  ; 5.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.778  ; 5.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.784  ; 5.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.742  ; 5.594  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.818  ; 7.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.852  ; 4.785  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 6.334  ; 6.169  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 6.283  ; 6.215  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 6.534  ; 6.474  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.288  ; 5.234  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 7.054  ; 6.920  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.586  ; 5.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 7.487  ; 7.339  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 7.550  ; 7.371  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.884  ; 7.655  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 6.443  ; 6.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 7.308  ; 7.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 7.308  ; 7.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.815  ; 6.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.054  ; 6.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.919  ; 5.904  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.642  ; 6.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 5.983  ; 5.989  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 4.196  ; 4.087  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.471  ; 6.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.642  ; 6.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.279  ; 6.258  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 7.166  ; 7.069  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.437 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.537 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 29.602 ; 29.268 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 29.602 ; 29.268 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 28.498 ; 28.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.143 ; 26.134 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.828 ; 27.698 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 28.445 ; 28.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 28.863 ; 28.719 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.649 ; 26.641 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.105 ; 26.125 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 30.177 ; 30.090 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.735 ; 28.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 28.735 ; 28.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.318 ; 26.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 28.150 ; 27.982 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.576 ; 27.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.565 ; 27.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 27.826 ; 27.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.668 ; 26.595 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.593 ; 26.601 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 27.273 ; 27.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.901 ; 27.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.089 ; 26.943 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.638 ; 27.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 26.012 ; 25.998 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.640 ; 27.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.901 ; 27.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.222 ; 27.175 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.877 ; 27.658 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 27.687 ; 27.497 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.424 ; 26.438 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.695 ; 12.459 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.047  ; 2.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.981  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.021  ; 2.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.070  ; 4.640  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.043  ; 2.925  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.013  ; 2.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.995  ; 2.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.971  ; 2.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.976  ; 2.858  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.078  ; 4.648  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.984  ; 2.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.974  ; 2.856  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.988  ; 2.870  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.061  ; 2.943  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.057  ; 2.939  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.033  ; 2.915  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.006  ; 2.888  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.777  ; 4.790  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.746  ; 8.747  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.301  ; 5.298  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 4.777  ; 4.790  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 6.947  ; 6.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.605  ; 5.596  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 6.833  ; 6.690  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.935  ; 6.740  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.691  ; 5.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.594  ; 5.582  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.428  ; 5.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 10.383 ; 9.782  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.947  ; 5.934  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 8.315  ; 8.017  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 7.740  ; 7.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.738  ; 5.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 7.825  ; 7.551  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.243  ; 5.244  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 6.736  ; 6.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 7.907  ; 7.629  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.205  ; 4.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.929  ; 5.842  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.448  ; 6.273  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.395  ; 5.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.716  ; 6.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.220  ; 5.199  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.620  ; 5.530  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.821  ; 6.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.703  ; 4.594  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 8.118  ; 7.667  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.941  ; 4.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.378  ; 5.330  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.036  ; 6.020  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.425  ; 6.439  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.353  ; 5.351  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.861  ; 5.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.703  ; 5.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.561  ; 5.502  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.624  ; 5.611  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.173  ; 5.077  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.094  ; 4.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.100  ; 4.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.060  ; 4.913  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.135  ; 6.724  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.205  ; 4.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.627  ; 5.465  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.577  ; 5.508  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.820  ; 5.758  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.623  ; 4.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 6.319  ; 6.185  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.909  ; 4.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 6.735  ; 6.589  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 6.796  ; 6.620  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.861  ; 6.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.728  ; 5.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.559  ; 6.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.559  ; 6.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.088  ; 5.988  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 6.319  ; 6.246  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.230  ; 5.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.576  ; 3.467  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 5.290  ; 5.291  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.576  ; 3.467  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.760  ; 5.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.921  ; 5.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.518  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 5.574  ; 5.550  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 6.426  ; 6.330  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.292  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.904 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.004 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.408 ; 25.422 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 28.765 ; 28.440 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.706 ; 27.520 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.446 ; 25.433 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.062 ; 26.933 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.654 ; 27.534 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 28.056 ; 27.914 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.929 ; 25.917 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.408 ; 25.422 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 29.315 ; 29.228 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.611 ; 25.590 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.931 ; 27.655 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.611 ; 25.590 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.371 ; 27.205 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.819 ; 26.634 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.810 ; 26.695 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 27.060 ; 26.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.949 ; 25.875 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.877 ; 25.880 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.529 ; 26.611 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 25.318 ; 25.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.353 ; 26.209 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.879 ; 26.702 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.318 ; 25.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 26.881 ; 26.689 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.132 ; 26.964 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.480 ; 26.430 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.109 ; 26.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.926 ; 26.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.716 ; 25.725 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.303 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.380  ; 3.227  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.486  ; 5.010  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.400  ; 3.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.396  ; 3.243  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 13.407 ; 13.254 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 14.114 ; 13.961 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 14.246 ; 14.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 14.129 ; 13.976 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 13.806 ; 13.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 14.326 ; 14.173 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 13.407 ; 13.254 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 13.407 ; 13.254 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 13.734 ; 13.581 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 17.003 ; 16.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 14.113 ; 13.960 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 13.792 ; 13.639 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 13.792 ; 13.639 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 14.052 ; 13.899 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 14.315 ; 14.162 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 14.343 ; 14.190 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 14.810 ; 14.657 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 13.914 ; 13.761 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 13.765 ; 13.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 13.931 ; 13.778 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 13.909 ; 13.756 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 13.912 ; 13.759 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 14.280 ; 14.127 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 16.034 ; 15.558 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 13.912 ; 13.759 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 14.536 ; 14.383 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 14.574 ; 14.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 14.574 ; 14.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 14.910 ; 14.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 15.132 ; 14.979 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 15.132 ; 14.979 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 15.344 ; 15.191 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 15.344 ; 15.191 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.691  ; 6.538  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.418  ; 8.265  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.418  ; 8.265  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.857  ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.874  ; 2.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.874  ; 2.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.880  ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.880  ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.880  ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.880  ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.880  ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.880  ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.873  ; 2.720 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.857  ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.859  ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.859  ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.873  ; 2.720 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.864  ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.864  ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.880  ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.860  ; 2.707 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.489 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.862  ; 2.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.862  ; 2.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.864  ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.864  ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.876  ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.876  ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.859  ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.879  ; 2.726 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.857  ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.876  ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.875  ; 2.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.861  ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.861  ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.861  ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.345  ; 6.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.024  ; 6.871 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.151  ; 6.998 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.038  ; 6.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.728  ; 6.575 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.228  ; 7.075 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.345  ; 6.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.345  ; 6.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.659  ; 6.506 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 10.015 ; 9.539 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.157  ; 7.004 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.849  ; 6.696 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.849  ; 6.696 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.098  ; 6.945 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.351  ; 7.198 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.378  ; 7.225 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 7.826  ; 7.673 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.965  ; 6.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.823  ; 6.670 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.982  ; 6.829 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.961  ; 6.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.964  ; 6.811 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.317  ; 7.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 9.085  ; 8.609 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.964  ; 6.811 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.565  ; 7.412 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.601  ; 7.448 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.601  ; 7.448 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.924  ; 7.771 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 8.137  ; 7.984 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 8.137  ; 7.984 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 8.341  ; 8.188 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 8.341  ; 8.188 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.781  ; 5.628 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.817  ; 6.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.817  ; 6.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.253     ; 3.406     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.036     ; 5.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.273     ; 3.426     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.269     ; 3.422     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 13.267    ; 13.420    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 14.000    ; 14.153    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 14.094    ; 14.247    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 14.017    ; 14.170    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 13.701    ; 13.854    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 14.201    ; 14.354    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 13.267    ; 13.420    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 13.267    ; 13.420    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 13.499    ; 13.652    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 16.447    ; 16.923    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 13.939    ; 14.092    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 13.605    ; 13.758    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 13.605    ; 13.758    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 13.847    ; 14.000    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 14.084    ; 14.237    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 14.107    ; 14.260    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 14.554    ; 14.707    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 13.794    ; 13.947    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 13.591    ; 13.744    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 13.812    ; 13.965    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 13.791    ; 13.944    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 13.794    ; 13.947    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 14.188    ; 14.341    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 15.592    ; 16.068    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 13.794    ; 13.947    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 14.219    ; 14.372    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 14.250    ; 14.403    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 14.250    ; 14.403    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 14.587    ; 14.740    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 14.804    ; 14.957    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 14.804    ; 14.957    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 15.004    ; 15.157    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 15.004    ; 15.157    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.538     ; 6.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.371     ; 8.524     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.371     ; 8.524     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.731     ; 2.884     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.513     ; 4.989     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.750     ; 2.903     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.746     ; 2.899     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.195     ; 6.348     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.898     ; 7.051     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.988     ; 7.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.914     ; 7.067     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.611     ; 6.764     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.090     ; 7.243     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.195     ; 6.348     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.195     ; 6.348     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.417     ; 6.570     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 9.442     ; 9.918     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.963     ; 7.116     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.643     ; 6.796     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.643     ; 6.796     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.875     ; 7.028     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.102     ; 7.255     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.124     ; 7.277     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 7.553     ; 7.706     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.823     ; 6.976     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.628     ; 6.781     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.840     ; 6.993     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.820     ; 6.973     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.823     ; 6.976     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.201     ; 7.354     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.620     ; 9.096     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.823     ; 6.976     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.233     ; 7.386     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.263     ; 7.416     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.263     ; 7.416     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.586     ; 7.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.794     ; 7.947     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.794     ; 7.947     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.987     ; 8.140     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.987     ; 8.140     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.602     ; 5.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.778     ; 6.931     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.778     ; 6.931     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.073 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.073                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.961       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.112       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.127       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.111       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.752                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.738       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.890       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.793                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.762       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.907       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.730       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.061       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.269                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 18.933       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.213       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.317                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 18.905       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.289       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.357                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.978       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.120       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.259       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.540                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.975       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.441       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.164                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.930       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.111       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.263                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.073       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.065       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.291                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.218       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.948       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.294                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.947       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.399       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.948       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.389                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.975       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.349       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.065       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.404                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.947       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.509       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.948       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.602                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.551       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.103       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.948       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.726                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.003       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.658       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.065       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.977                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.823       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.089       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.065       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 196.958                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.811       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.147       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.051                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 98.961       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.090       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 81.25 MHz  ; 81.25 MHz       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 120.98 MHz ; 120.98 MHz      ; altera_reserved_tck                                                   ;                                                               ;
; 169.26 MHz ; 169.26 MHz      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 267.88 MHz ; 250.0 MHz       ; CLOCK_50                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.623  ; 0.000         ;
; CLOCK_50                                                              ; 16.267 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 34.092 ; 0.000         ;
; altera_reserved_tck                                                   ; 45.867 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.314 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.343 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.345 ; 0.000         ;
; CLOCK_50                                                              ; 0.371 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.595  ; 0.000         ;
; altera_reserved_tck                                                   ; 48.001 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.912 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.763 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.608  ; 0.000         ;
; CLOCK_50                                                              ; 9.625  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.630 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.750 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.623 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 3.177      ;
; 6.632 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 3.151      ;
; 6.719 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.086      ;
; 6.730 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.064      ;
; 6.899 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.883      ;
; 6.904 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.890      ;
; 7.033 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.761      ;
; 7.053 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.741      ;
; 7.095 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.689      ;
; 7.113 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.671      ;
; 7.138 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.645      ;
; 7.141 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.641      ;
; 7.147 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.636      ;
; 7.166 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.618      ;
; 7.213 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.570      ;
; 7.226 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.558      ;
; 7.228 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[19]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.554      ;
; 7.276 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.508      ;
; 7.277 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.506      ;
; 7.298 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.485      ;
; 7.318 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.476      ;
; 7.319 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.464      ;
; 7.356 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.433      ;
; 7.402 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.383      ;
; 7.404 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.378      ;
; 7.420 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.364      ;
; 7.420 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.365      ;
; 7.424 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.360      ;
; 7.425 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.359      ;
; 7.433 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 2.367      ;
; 7.436 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 2.364      ;
; 7.437 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.359      ;
; 7.437 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.346      ;
; 7.439 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 2.361      ;
; 7.453 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; nios_system:u0|nios_system_CPU:cpu|A_rot[11]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.021      ; 2.567      ;
; 7.462 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.323      ;
; 7.470 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; nios_system:u0|nios_system_CPU:cpu|A_rot[27]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.021      ; 2.550      ;
; 7.503 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.280      ;
; 7.512 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.282      ;
; 7.516 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.266      ;
; 7.527 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 2.273      ;
; 7.532 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.262      ;
; 7.534 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 2.271      ;
; 7.544 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.250      ;
; 7.548 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[25]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.237      ;
; 7.560 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[25]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.225      ;
; 7.565 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 2.235      ;
; 7.568 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.221      ;
; 7.576 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.213      ;
; 7.584 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.205      ;
; 7.586 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.203      ;
; 7.592 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 2.208      ;
; 7.650 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.146      ;
; 7.655 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.141      ;
; 7.659 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.124      ;
; 7.664 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.124      ;
; 7.671 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.117      ;
; 7.672 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.116      ;
; 7.674 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[19]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.108      ;
; 7.675 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.108      ;
; 7.677 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.106      ;
; 7.687 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 2.113      ;
; 7.688 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.097      ;
; 7.689 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.094      ;
; 7.691 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.093      ;
; 7.693 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]   ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 12.154     ;
; 7.693 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[9]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.090      ;
; 7.702 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.081      ;
; 7.709 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 2.086      ;
; 7.710 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.086      ;
; 7.718 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.067      ;
; 7.724 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 2.070      ;
; 7.726 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.062      ;
; 7.728 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.068      ;
; 7.731 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.058      ;
; 7.732 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.057      ;
; 7.739 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.045      ;
; 7.739 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.050      ;
; 7.739 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[9]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.044      ;
; 7.739 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.050      ;
; 7.740 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.044      ;
; 7.759 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.025      ;
; 7.760 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 2.024      ;
; 7.771 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[9]   ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 12.106     ;
; 7.773 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]   ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 12.083     ;
; 7.783 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.000      ;
; 7.788 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 1.994      ;
; 7.795 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[8]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.037      ; 2.241      ;
; 7.805 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 1.979      ;
; 7.807 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[24]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.037      ; 2.229      ;
; 7.813 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 1.970      ;
; 7.815 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 1.973      ;
; 7.823 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 1.972      ;
; 7.825 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 1.958      ;
; 7.830 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 1.954      ;
; 7.837 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 1.945      ;
; 7.841 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 1.941      ;
; 7.842 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 1.941      ;
; 7.851 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[6]   ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 12.005     ;
; 7.851 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]   ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 12.035     ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.267 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.649      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.292 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.624      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.357 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.562      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.382 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.537      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.423 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.493      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.513 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.406      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.553 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.363      ;
; 16.614 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 2.135      ;
; 16.642 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.104      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.643 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.276      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.669 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.247      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.697 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.216      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
; 16.759 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.160      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 34.092 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.573      ;
; 34.268 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 5.398      ;
; 34.270 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 5.396      ;
; 34.399 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.266      ;
; 34.402 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.263      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.223      ;
; 34.454 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.211      ;
; 34.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.173      ;
; 34.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.173      ;
; 34.758 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 4.908      ;
; 34.758 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 4.908      ;
; 34.853 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.812      ;
; 34.911 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.745      ;
; 34.922 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 4.744      ;
; 35.034 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.919      ;
; 35.080 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 4.586      ;
; 35.120 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.535      ;
; 35.148 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.332     ; 4.519      ;
; 35.167 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.489      ;
; 35.192 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.463      ;
; 35.213 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.443      ;
; 35.213 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.443      ;
; 35.268 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.388      ;
; 35.273 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.383      ;
; 35.275 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.380      ;
; 35.297 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.359      ;
; 35.311 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.345      ;
; 35.382 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.274      ;
; 35.395 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.260      ;
; 35.395 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.260      ;
; 35.407 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.249      ;
; 35.409 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.247      ;
; 35.410 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.246      ;
; 35.412 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.252      ;
; 35.414 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.242      ;
; 35.438 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.226      ;
; 35.469 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.195      ;
; 35.577 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.087      ;
; 35.582 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.082      ;
; 35.660 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.004      ;
; 36.168 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 3.737      ;
; 36.338 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.347 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 3.566      ;
; 36.444 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 3.461      ;
; 36.472 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 3.433      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.508 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.409      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.547 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.370      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.563 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.354      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
; 36.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.333      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.867 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 4.057      ;
; 46.039 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.888      ;
; 46.041 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.884      ;
; 46.058 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.867      ;
; 46.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.035     ; 3.619      ;
; 46.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.231      ;
; 46.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.132      ;
; 46.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 3.033      ;
; 46.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.025      ;
; 46.921 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.004      ;
; 47.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.914      ;
; 47.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.668      ;
; 47.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.617      ;
; 47.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 2.573      ;
; 47.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.501      ;
; 47.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.401      ;
; 47.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.273      ;
; 47.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.019      ;
; 48.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 1.867      ;
; 48.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 1.745      ;
; 48.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.530      ;
; 48.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.527      ;
; 48.928 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 0.995      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.793      ;
; 95.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.793      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.766      ;
; 95.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.606      ;
; 95.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.606      ;
; 95.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.598      ;
; 95.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.591      ;
; 95.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.590      ;
; 95.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.590      ;
; 95.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.577      ;
; 95.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.575      ;
; 95.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.570      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.568      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.566      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.562      ;
; 95.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.559      ;
; 95.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.554      ;
; 95.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.552      ;
; 95.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.551      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.546      ;
; 95.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.436      ;
; 95.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.436      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.409      ;
; 95.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.321      ;
; 95.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.232      ;
; 95.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.215      ;
; 95.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.160      ;
; 95.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.123      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.314 ; nios_system:u0|nios_system_CPU:cpu|A_mem_baddr[18]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_tag_module:nios_system_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_n3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.920      ;
; 0.320 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.930      ;
; 0.324 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.929      ;
; 0.326 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]                                                                                                                    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.932      ;
; 0.331 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[4]                                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.934      ;
; 0.336 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.941      ;
; 0.336 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[27]                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.941      ;
; 0.336 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.944      ;
; 0.340 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.941      ;
; 0.343 ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[30] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.952      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                            ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                     ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                     ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[7]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[7]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[3]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                    ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_active                                                                                                                    ; nios_system:u0|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[9]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[9]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.949      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[8]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[8]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[10]                                                                                                                  ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[10]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|d_write~reg0                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|d_write~reg0                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                               ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_wr_active                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                      ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|ac                                                                                                                    ; nios_system:u0|nios_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                     ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                            ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                            ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                      ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                      ; nios_system:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                              ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.952      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|i_read~reg0                                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                       ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                       ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                           ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                               ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_active                                                                                                                    ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_ld_bypass_delayed_started                                                                                                       ; nios_system:u0|nios_system_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_data_first                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|d_address_offset_field[1]                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                        ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                     ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                     ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.366 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.619      ;
; 0.366 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.619      ;
; 0.366 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.620      ;
; 0.369 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.623      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.637      ;
; 0.399 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.934      ;
; 0.402 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.655      ;
; 0.406 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.659      ;
; 0.407 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.660      ;
; 0.410 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.945      ;
; 0.429 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.964      ;
; 0.499 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.752      ;
; 0.499 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.752      ;
; 0.500 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.753      ;
; 0.509 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.763      ;
; 0.522 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.775      ;
; 0.533 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.787      ;
; 0.536 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 0.818      ;
; 0.539 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.792      ;
; 0.539 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.792      ;
; 0.540 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.541 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.542 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.562 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.815      ;
; 0.570 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.824      ;
; 0.577 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.830      ;
; 0.581 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.836      ;
; 0.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.836      ;
; 0.585 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.839      ;
; 0.586 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.839      ;
; 0.591 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.844      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.596 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.597 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.851      ;
; 0.598 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.601 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.601 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.604 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.857      ;
; 0.604 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.858      ;
; 0.605 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.858      ;
; 0.611 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.864      ;
; 0.612 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.866      ;
; 0.612 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.865      ;
; 0.613 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.866      ;
; 0.617 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.870      ;
; 0.633 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.886      ;
; 0.634 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.887      ;
; 0.637 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.890      ;
; 0.638 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.891      ;
; 0.638 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.891      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.904      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.904      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.905      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.905      ;
; 0.662 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.915      ;
; 0.681 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.934      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.618      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.624      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.628      ;
; 0.381 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.638      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.639      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.391 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.643      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.650      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.651      ;
; 0.401 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.653      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.653      ;
; 0.402 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.403 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.655      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.655      ;
; 0.404 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.656      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.407 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.657      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.751      ;
; 0.500 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.500 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.753      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.504 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.507 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.511 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.765      ;
; 0.514 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.766      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.771      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.771      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.771      ;
; 0.520 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.772      ;
; 0.521 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.771      ;
; 0.523 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.774      ;
; 0.524 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.774      ;
; 0.524 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.774      ;
; 0.525 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.777      ;
; 0.527 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.779      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.781      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.782      ;
; 0.530 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.782      ;
; 0.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.784      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.625      ;
; 0.387 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.833      ;
; 0.580 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.840      ;
; 0.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.846      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.848      ;
; 0.594 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.849      ;
; 0.596 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.850      ;
; 0.599 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.853      ;
; 0.600 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.854      ;
; 0.601 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.855      ;
; 0.605 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.859      ;
; 0.867 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.121      ;
; 0.867 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.121      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.869 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.123      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.872 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.126      ;
; 0.874 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.128      ;
; 0.877 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.134      ;
; 0.878 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.132      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.882 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.136      ;
; 0.882 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.136      ;
; 0.883 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.137      ;
; 0.884 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.138      ;
; 0.886 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.140      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.145      ;
; 0.892 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.146      ;
; 0.893 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.147      ;
; 0.895 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.149      ;
; 0.899 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.153      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.220      ;
; 0.967 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.221      ;
; 0.967 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.221      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.222      ;
; 0.977 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.231      ;
; 0.977 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.231      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.232      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.233      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.981 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.235      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.239      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.236      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.241      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.244      ;
; 0.988 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.242      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.992 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.246      ;
; 0.992 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.246      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.250      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.247      ;
; 0.994 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.248      ;
; 0.995 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.252      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.252      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.255      ;
; 1.002 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.256      ;
; 1.005 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.259      ;
; 1.006 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.263      ;
; 1.076 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.330      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.331      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.332      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.341      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.341      ;
; 1.088 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.342      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.345      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.349      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.346      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.351      ;
; 1.097 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.354      ;
; 1.098 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.102 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.356      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.360      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.357      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.358      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.108 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.365      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.366      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.369      ;
; 1.116 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.373      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 5.243      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.595  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 5.244      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 4.607  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 5.243      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT16 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT17 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT18 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT19 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT20 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT21 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT22 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT23 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT24 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT25 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT26 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT27 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT28 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT29 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT30 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT31 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 5.357      ;
; 14.255 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 5.356      ;
; 14.255 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 5.356      ;
; 14.255 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 5.356      ;
; 14.255 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 5.356      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 1.908      ;
; 48.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 1.908      ;
; 48.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.296      ;
; 97.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.601      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.542      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.387      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.387      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.387      ;
; 97.531 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.387      ;
; 97.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.239      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.166      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.148      ;
; 97.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.944      ;
; 97.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.944      ;
; 97.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.944      ;
; 97.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.944      ;
; 97.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.944      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.934      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.908      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.908      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.908      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.722      ;
; 98.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.704      ;
; 98.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.704      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.683      ;
; 98.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.625      ;
; 98.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.625      ;
; 98.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.625      ;
; 98.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.625      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.615      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.164      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.304      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.318      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.526      ;
; 1.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.542      ;
; 1.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.542      ;
; 1.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.542      ;
; 1.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.542      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.588      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.588      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.590      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.606      ;
; 1.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.826      ;
; 1.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.826      ;
; 1.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.826      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.850      ;
; 1.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.856      ;
; 1.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.856      ;
; 1.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.856      ;
; 1.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.856      ;
; 1.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.856      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.033      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.062      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|locked[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.025      ;
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|prev_request[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.025      ;
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.025      ;
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.025      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 2.043 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.288      ;
; 2.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.293      ;
; 2.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.293      ;
; 2.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.293      ;
; 2.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.293      ;
; 2.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.293      ;
; 2.048 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.293      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.127 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.423      ;
; 2.128 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.421      ;
; 2.128 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.421      ;
; 2.128 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.421      ;
; 2.128 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.421      ;
; 2.128 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.421      ;
; 2.128 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.421      ;
; 2.128 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.421      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.298 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.590      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.332 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.627      ;
; 2.534 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.806      ;
; 2.534 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.806      ;
; 2.534 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.806      ;
; 2.534 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.806      ;
; 2.534 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.806      ;
; 2.596 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.898      ;
; 2.596 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.898      ;
; 2.596 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.898      ;
; 2.605 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.902      ;
; 2.605 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.902      ;
; 2.605 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.902      ;
; 2.605 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.902      ;
; 2.732 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.030      ;
; 2.732 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.030      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 3.047      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 3.047      ;
; 2.851 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.153      ;
; 2.851 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.153      ;
; 2.851 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.153      ;
; 3.014 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.321      ;
; 3.014 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.321      ;
; 3.014 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[4]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.321      ;
; 3.014 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[3]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.321      ;
; 3.014 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.321      ;
; 3.014 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.321      ;
; 3.014 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.321      ;
; 3.082 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 3.383      ;
; 3.082 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 3.383      ;
; 3.082 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 3.383      ;
; 3.271 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.578      ;
; 3.271 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.578      ;
; 3.271 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.578      ;
; 3.271 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 3.578      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT16 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT17 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT18 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT19 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT20 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT21 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT22 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT23 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT24 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT25 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT26 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT27 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT28 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT29 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT30 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT31 ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ;
; 9.608 ; 9.938        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                     ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                      ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.609 ; 9.939        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.625  ; 9.811        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.971  ; 10.189       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.227 ; 10.227       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.633 ; 19.851       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                          ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.162 ; 2.145 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 4.846 ; 4.825 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.174 ; 1.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.208 ; 1.381 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.196 ; 1.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.182 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.209 ; 1.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.214 ; 1.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.202 ; 1.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.158 ; 1.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.178 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.246 ; 1.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.218 ; 1.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.248 ; 1.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.250 ; 1.423 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 5.902 ; 6.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.902 ; 6.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.846 ; 6.262 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.613 ; 6.055 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.549 ; 5.966 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.866 ; 6.282 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.499 ; 5.899 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.490 ; 5.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.204 ; 5.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.939 ; 5.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.923 ; 5.340 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.548 ; 5.978 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.492 ; 5.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.684 ; 6.129 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.579 ; 5.983 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.536 ; 5.925 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.566 ; 5.957 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.523 ; 5.914 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.221 ; 5.623 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.695 ; 5.038 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.854 ; 5.262 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.048 ; 5.390 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.174 ; 5.562 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.792 ; 5.171 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.520 ; 4.930 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.037 ; 5.394 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.094 ; 5.494 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.196 ; 5.491 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.743 ; 5.104 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.735 ; 5.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.076 ; 5.447 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.803 ; 5.186 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.694 ; 5.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.079 ; 8.610 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.533 ; 5.937 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.533 ; 5.937 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.817  ; 0.762  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.128  ; 0.074  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.560 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.582 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.567 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.575 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.588 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.544 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.564 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.631 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.605 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.634 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.636 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.640 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -3.736 ; -4.136 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -5.063 ; -5.479 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -5.004 ; -5.411 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -4.784 ; -5.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -4.723 ; -5.130 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -5.028 ; -5.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -4.673 ; -5.064 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -4.665 ; -5.056 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -4.392 ; -4.805 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -4.136 ; -4.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.122 ; -4.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -4.722 ; -5.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -4.668 ; -5.071 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -4.853 ; -5.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.752 ; -5.147 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.711 ; -5.091 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -4.741 ; -5.123 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -4.701 ; -5.083 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.409 ; -4.801 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -3.905 ; -4.242 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.056 ; -4.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -4.242 ; -4.578 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -4.363 ; -4.743 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -3.995 ; -4.367 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -3.736 ; -4.136 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.231 ; -4.581 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -4.285 ; -4.676 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.385 ; -4.675 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -3.949 ; -4.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -3.942 ; -4.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -4.270 ; -4.633 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -4.007 ; -4.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -3.904 ; -4.253 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -3.895 ; -4.267 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -4.697 ; -5.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -4.697 ; -5.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.655 ; 13.115 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.302  ; 3.194  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.276  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.298  ; 3.190  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.241  ; 3.133  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.253  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.247  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.240  ; 3.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.230  ; 3.122  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.224  ; 3.116  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.244  ; 3.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.317  ; 3.209  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.312  ; 3.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.288  ; 3.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.262  ; 3.154  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 10.291 ; 9.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.920  ; 8.714  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.580  ; 5.473  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.072  ; 5.006  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 7.197  ; 6.968  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.877  ; 5.743  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 7.053  ; 6.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 7.161  ; 6.835  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.961  ; 5.875  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.860  ; 5.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.707  ; 5.600  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 10.291 ; 9.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.219  ; 6.069  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 8.500  ; 8.035  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 7.943  ; 7.645  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.006  ; 5.921  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 7.829  ; 7.404  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.521  ; 5.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 6.970  ; 6.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 8.100  ; 7.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.118  ; 7.508  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.197  ; 5.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.700  ; 6.382  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.683  ; 5.500  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.950  ; 6.645  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.509  ; 5.384  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.894  ; 5.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 7.050  ; 6.790  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.002  ; 4.818  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 8.118  ; 7.508  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.235  ; 5.057  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.659  ; 5.501  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.287  ; 6.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.662  ; 6.553  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.634  ; 5.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.127  ; 5.897  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.968  ; 5.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.824  ; 5.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.899  ; 5.770  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.459  ; 5.283  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.377  ; 5.203  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.379  ; 5.199  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.344  ; 5.122  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.158  ; 6.633  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.521  ; 4.392  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.888  ; 5.647  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.846  ; 5.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 6.085  ; 5.913  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.918  ; 4.795  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 6.563  ; 6.329  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.203  ; 5.077  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 6.971  ; 6.709  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 7.036  ; 6.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.327  ; 6.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.888  ; 5.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.672  ; 6.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.672  ; 6.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.343  ; 6.134  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 6.577  ; 6.361  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.507  ; 5.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.174  ; 5.965  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 5.566  ; 5.470  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.904  ; 3.774  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.014  ; 5.839  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.174  ; 5.965  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.880  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 5.847  ; 5.714  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 6.673  ; 6.440  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.645  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 28.935 ; 28.440 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 28.935 ; 28.440 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.912 ; 27.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.722 ; 25.620 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.280 ; 27.032 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.859 ; 27.595 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 28.260 ; 27.937 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.201 ; 26.058 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.689 ; 25.589 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 29.487 ; 29.161 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.129 ; 27.701 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 28.129 ; 27.701 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.890 ; 25.753 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.593 ; 27.278 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.055 ; 26.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.048 ; 26.787 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 27.280 ; 27.039 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.212 ; 26.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.146 ; 26.039 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.781 ; 26.718 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.353 ; 27.047 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.602 ; 26.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.107 ; 26.820 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.598 ; 25.490 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.109 ; 26.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.353 ; 27.047 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.736 ; 26.541 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.335 ; 26.985 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 27.166 ; 26.841 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.995 ; 25.880 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.655 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.739 ; 11.204 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.834  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.808  ; 2.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.592  ; 4.142  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.810  ; 2.703  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.830  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.782  ; 2.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.785  ; 2.678  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.765  ; 2.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.601  ; 4.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.762  ; 2.655  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.848  ; 2.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.844  ; 2.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.821  ; 2.714  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.794  ; 2.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.460  ; 4.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.154  ; 7.952  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 4.947  ; 4.840  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 4.460  ; 4.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 6.501  ; 6.277  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.233  ; 5.101  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 6.361  ; 6.109  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.465  ; 6.149  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.313  ; 5.227  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.217  ; 5.097  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.069  ; 4.963  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 9.544  ; 8.778  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.561  ; 5.414  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 7.751  ; 7.301  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 7.216  ; 6.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.356  ; 5.271  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 7.180  ; 6.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 4.891  ; 4.788  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 6.282  ; 5.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 7.367  ; 6.955  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.930  ; 3.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.542  ; 5.336  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.022  ; 5.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.046  ; 4.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.264  ; 5.967  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 4.879  ; 4.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.248  ; 5.038  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.360  ; 6.106  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.393  ; 4.213  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.456  ; 6.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.616  ; 4.442  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.023  ; 4.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.627  ; 5.491  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.987  ; 5.879  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.001  ; 4.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.473  ; 5.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.321  ; 5.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.184  ; 5.038  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.254  ; 5.126  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.833  ; 4.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.753  ; 4.582  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.755  ; 4.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.722  ; 4.505  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.535  ; 6.014  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 3.930  ; 3.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.244  ; 5.009  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.201  ; 5.018  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.434  ; 5.264  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.313  ; 4.191  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.892  ; 5.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.586  ; 4.461  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 6.284  ; 6.029  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 6.346  ; 6.052  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.396  ; 6.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.238  ; 5.331  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.993  ; 6.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.993  ; 6.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 5.679  ; 5.475  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 5.904  ; 5.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 4.878  ; 4.763  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.339  ; 3.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.933  ; 4.838  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.339  ; 3.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.366  ; 5.195  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.516  ; 5.312  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.363  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 5.203  ; 5.072  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.997  ; 5.769  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.133  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.798 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.890 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.053 ; 24.953 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 28.169 ; 27.691 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.188 ; 26.866 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.086 ; 24.984 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 26.581 ; 26.339 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.136 ; 26.878 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 27.522 ; 27.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.544 ; 25.402 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.053 ; 24.953 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 28.698 ; 28.381 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.370 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.245 ; 25.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.394 ; 26.979 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.245 ; 25.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.881 ; 26.575 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.364 ; 26.066 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.359 ; 26.104 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.580 ; 26.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.556 ; 25.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.492 ; 25.386 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.101 ; 26.037 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.966 ; 24.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.931 ; 25.687 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.414 ; 26.134 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.966 ; 24.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 26.416 ; 26.117 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.650 ; 26.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.058 ; 25.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.634 ; 26.294 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.471 ; 26.155 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.348 ; 25.234 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.144 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.122  ; 2.977  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.142  ; 2.997  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.137  ; 2.992  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 12.326 ; 12.181 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.979 ; 12.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 13.111 ; 12.966 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 12.996 ; 12.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 12.699 ; 12.554 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 13.190 ; 13.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 12.326 ; 12.181 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 12.326 ; 12.181 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 12.630 ; 12.485 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 15.577 ; 15.078 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 12.983 ; 12.838 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 12.685 ; 12.540 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 12.685 ; 12.540 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 12.924 ; 12.779 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 13.171 ; 13.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 13.199 ; 13.054 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 13.630 ; 13.485 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 12.809 ; 12.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.671 ; 12.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 12.827 ; 12.682 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 12.804 ; 12.659 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 12.807 ; 12.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 13.160 ; 13.015 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 14.667 ; 14.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 12.807 ; 12.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 13.374 ; 13.229 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 13.410 ; 13.265 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 13.410 ; 13.265 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 13.725 ; 13.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 13.938 ; 13.793 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 13.938 ; 13.793 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 14.136 ; 13.991 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 14.136 ; 13.991 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.198  ; 6.053  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 7.840  ; 7.695  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 7.840  ; 7.695  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.500 ; 4.001 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.676 ; 2.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.672 ; 2.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.856 ; 5.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.484 ; 6.339 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.610 ; 6.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.499 ; 6.354 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.214 ; 6.069 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.686 ; 6.541 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 5.856 ; 5.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 5.856 ; 5.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.149 ; 6.004 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 9.163 ; 8.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.599 ; 6.454 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.313 ; 6.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.313 ; 6.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.543 ; 6.398 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 6.780 ; 6.635 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.806 ; 6.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 7.221 ; 7.076 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.432 ; 6.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.299 ; 6.154 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.449 ; 6.304 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.427 ; 6.282 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.431 ; 6.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.769 ; 6.624 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.289 ; 7.790 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.431 ; 6.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.976 ; 6.831 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.011 ; 6.866 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.011 ; 6.866 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.313 ; 7.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.518 ; 7.373 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.518 ; 7.373 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.708 ; 7.563 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.708 ; 7.563 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.366 ; 5.221 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.357 ; 6.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.357 ; 6.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.995     ; 3.140     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.484     ; 4.983     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.015     ; 3.160     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.010     ; 3.155     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 12.126    ; 12.271    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.787    ; 12.932    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 12.867    ; 13.012    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 12.802    ; 12.947    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 12.515    ; 12.660    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 12.966    ; 13.111    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 12.126    ; 12.271    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 12.126    ; 12.271    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 12.337    ; 12.482    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 14.853    ; 15.352    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 12.718    ; 12.863    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 12.423    ; 12.568    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 12.423    ; 12.568    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 12.640    ; 12.785    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 12.849    ; 12.994    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 12.870    ; 13.015    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 13.274    ; 13.419    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 12.593    ; 12.738    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.408    ; 12.553    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 12.610    ; 12.755    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 12.592    ; 12.737    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 12.595    ; 12.740    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 12.943    ; 13.088    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 14.096    ; 14.595    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 12.595    ; 12.740    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 12.981    ; 13.126    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 13.009    ; 13.154    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 13.009    ; 13.154    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 13.310    ; 13.455    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 13.506    ; 13.651    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 13.506    ; 13.651    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 13.686    ; 13.831    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 13.686    ; 13.831    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.956     ; 6.101     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 7.584     ; 7.729     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 7.584     ; 7.729     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.530     ; 2.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.018     ; 4.517     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.548     ; 2.693     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544     ; 2.689     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.672     ; 5.817     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.306     ; 6.451     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.384     ; 6.529     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.321     ; 6.466     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.045     ; 6.190     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.479     ; 6.624     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 5.672     ; 5.817     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 5.672     ; 5.817     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 5.875     ; 6.020     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.468     ; 8.967     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.360     ; 6.505     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.076     ; 6.221     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.076     ; 6.221     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.284     ; 6.429     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 6.486     ; 6.631     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.506     ; 6.651     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.893     ; 7.038     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.240     ; 6.385     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.062     ; 6.207     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.255     ; 6.400     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.238     ; 6.383     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.241     ; 6.386     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.575     ; 6.720     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.741     ; 8.240     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.241     ; 6.386     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.613     ; 6.758     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.641     ; 6.786     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.641     ; 6.786     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.930     ; 7.075     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.117     ; 7.262     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.117     ; 7.262     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.291     ; 7.436     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.291     ; 7.436     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.107     ; 5.252     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.150     ; 6.295     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.150     ; 6.295     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.269 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.269                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.066       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.203       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.422                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.218       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.204       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.837       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.100       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.857       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.116       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.300                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.835       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.250       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.649                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.050       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.385       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.691                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.025       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.452       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.728                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.083       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.211       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.434       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.894                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.082       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.597       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.458                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.047       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.196       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.846                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.043       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.600       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.203       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.880                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.339       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.325       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.892                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.474       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.203       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.951                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.043       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.705       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.203       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.975                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.073       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.577       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.325       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.153                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.688       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.262       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.203       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.273                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.100       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.848       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.325       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.499                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.933       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.241       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.325       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.255                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.925       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.330       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.331                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.067       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.264       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.117  ; 0.000         ;
; CLOCK_50                                                              ; 18.068 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 37.076 ; 0.000         ;
; altera_reserved_tck                                                   ; 48.082 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.120 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.174 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.174 ; 0.000         ;
; CLOCK_50                                                              ; 0.183 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.926  ; 0.000         ;
; altera_reserved_tck                                                   ; 49.186 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.477 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.929 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                              ; 9.290  ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.727  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.732 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.438 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 8.117 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.791      ;
; 8.183 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.715      ;
; 8.211 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 1.703      ;
; 8.227 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.679      ;
; 8.313 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.585      ;
; 8.339 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.567      ;
; 8.413 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.486      ;
; 8.415 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.491      ;
; 8.426 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.480      ;
; 8.429 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.470      ;
; 8.442 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.457      ;
; 8.445 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.453      ;
; 8.452 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.447      ;
; 8.456 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.442      ;
; 8.459 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; nios_system:u0|nios_system_CPU:cpu|A_rot[27]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.499      ;
; 8.475 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; nios_system:u0|nios_system_CPU:cpu|A_rot[11]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.483      ;
; 8.488 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.411      ;
; 8.490 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.409      ;
; 8.513 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.386      ;
; 8.520 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[19]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.378      ;
; 8.540 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.358      ;
; 8.563 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.335      ;
; 8.563 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.335      ;
; 8.581 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.325      ;
; 8.597 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.303      ;
; 8.607 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.293      ;
; 8.609 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.289      ;
; 8.610 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.290      ;
; 8.611 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.289      ;
; 8.611 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.297      ;
; 8.613 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.295      ;
; 8.613 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.295      ;
; 8.615 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.284      ;
; 8.616 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.282      ;
; 8.618 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.290      ;
; 8.629 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.271      ;
; 8.630 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.268      ;
; 8.632 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.268      ;
; 8.651 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.255      ;
; 8.652 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.254      ;
; 8.658 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[8]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.310      ;
; 8.663 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.243      ;
; 8.664 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[25]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.236      ;
; 8.673 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[24]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.295      ;
; 8.676 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[25]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.224      ;
; 8.676 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.232      ;
; 8.677 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.231      ;
; 8.684 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.224      ;
; 8.688 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.210      ;
; 8.698 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.202      ;
; 8.703 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.197      ;
; 8.707 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.193      ;
; 8.708 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.192      ;
; 8.715 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 1.199      ;
; 8.725 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.174      ;
; 8.726 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.182      ;
; 8.727 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.172      ;
; 8.739 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[19]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.159      ;
; 8.741 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.157      ;
; 8.742 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.157      ;
; 8.743 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.165      ;
; 8.750 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.150      ;
; 8.753 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.146      ;
; 8.753 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.155      ;
; 8.754 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.145      ;
; 8.755 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.145      ;
; 8.756 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.143      ;
; 8.757 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.141      ;
; 8.758 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.140      ;
; 8.759 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.139      ;
; 8.759 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.140      ;
; 8.759 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[9]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.139      ;
; 8.760 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.140      ;
; 8.761 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.139      ;
; 8.762 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.138      ;
; 8.763 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.145      ;
; 8.763 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.144      ;
; 8.768 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.130      ;
; 8.769 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.131      ;
; 8.769 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.131      ;
; 8.772 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.128      ;
; 8.774 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[6]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 1.209      ;
; 8.778 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[22]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 1.205      ;
; 8.779 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.120      ;
; 8.780 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.120      ;
; 8.784 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.115      ;
; 8.787 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.119      ;
; 8.789 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.109      ;
; 8.789 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[9]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.109      ;
; 8.791 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.117      ;
; 8.800 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.100      ;
; 8.804 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.095      ;
; 8.821 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.078      ;
; 8.825 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.073      ;
; 8.827 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.073      ;
; 8.829 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.071      ;
; 8.834 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.064      ;
; 8.837 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.061      ;
; 8.851 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.047      ;
; 8.852 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.055      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.068 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.869      ;
; 18.076 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.098      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.086 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.851      ;
; 18.089 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.083      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.047      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.139 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.800      ;
; 18.145 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.029      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.150 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.789      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.152 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.785      ;
; 18.157 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.017      ;
; 18.164 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.008      ;
; 18.164 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.008      ;
; 18.164 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.010      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.206 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.731      ;
; 18.211 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.963      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.221 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.718      ;
; 18.253 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.919      ;
; 18.254 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.918      ;
; 18.265 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.909      ;
; 18.274 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.900      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.277 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.662      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.284 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.653      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.864      ;
; 18.311 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.624      ;
; 18.311 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.624      ;
; 18.311 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.624      ;
; 18.311 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.624      ;
; 18.311 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.624      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.076 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.720      ;
; 37.201 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.596      ;
; 37.202 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.595      ;
; 37.245 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.551      ;
; 37.248 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.548      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.540      ;
; 37.262 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.527      ;
; 37.262 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.527      ;
; 37.273 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.523      ;
; 37.443 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.354      ;
; 37.443 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.354      ;
; 37.446 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.343      ;
; 37.476 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.320      ;
; 37.525 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.200     ; 2.262      ;
; 37.531 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.430      ;
; 37.542 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.255      ;
; 37.584 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.205      ;
; 37.588 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.200     ; 2.199      ;
; 37.591 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.188     ; 2.208      ;
; 37.614 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.175      ;
; 37.615 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.174      ;
; 37.616 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.181      ;
; 37.620 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.200     ; 2.167      ;
; 37.656 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.133      ;
; 37.667 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.122      ;
; 37.677 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.112      ;
; 37.688 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.101      ;
; 37.707 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.200     ; 2.080      ;
; 37.709 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.200     ; 2.078      ;
; 37.718 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 2.077      ;
; 37.726 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.063      ;
; 37.726 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.063      ;
; 37.741 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 2.054      ;
; 37.742 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 2.053      ;
; 37.743 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.046      ;
; 37.746 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.043      ;
; 37.748 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.041      ;
; 37.807 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.988      ;
; 37.830 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.965      ;
; 37.851 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.944      ;
; 37.956 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.972      ;
; 37.986 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 1.940      ;
; 38.058 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 1.874      ;
; 38.061 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 1.871      ;
; 38.062 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.866      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.091 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.843      ;
; 38.092 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 1.834      ;
; 38.112 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.816      ;
; 38.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 1.810      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.130 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.808      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.166 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.772      ;
; 38.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 1.763      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.173 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.765      ;
; 38.189 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 1.743      ;
; 38.197 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.737      ;
; 38.197 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.737      ;
; 38.197 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.737      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.082 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 2.210      ;
; 48.161 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 2.133      ;
; 48.167 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 2.127      ;
; 48.187 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 2.108      ;
; 48.300 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 2.032      ;
; 48.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.794      ;
; 48.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.700      ;
; 48.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.653      ;
; 48.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.628      ;
; 48.682 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.612      ;
; 48.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.579      ;
; 48.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.473      ;
; 48.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.429      ;
; 48.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.412      ;
; 48.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.360      ;
; 48.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.314      ;
; 49.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.227      ;
; 49.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.112      ;
; 49.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.042      ;
; 49.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 0.970      ;
; 49.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 0.802      ;
; 49.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 0.797      ;
; 49.779 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 0.512      ;
; 97.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.701      ;
; 97.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.686      ;
; 97.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.683      ;
; 97.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.682      ;
; 97.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.681      ;
; 97.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.676      ;
; 97.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.675      ;
; 97.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.668      ;
; 97.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.668      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.640      ;
; 97.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.590      ;
; 97.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.590      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.588      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.588      ;
; 97.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.584      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.583      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.577      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.575      ;
; 97.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.484      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.469      ;
; 97.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.466      ;
; 97.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.465      ;
; 97.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.464      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.459      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.458      ;
; 97.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.451      ;
; 97.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.451      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.423      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.404      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.369      ;
; 97.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.355      ;
; 97.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.342      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.337      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.120 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.461      ;
; 0.128 ; nios_system:u0|nios_system_CPU:cpu|A_mem_baddr[18]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_tag_module:nios_system_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_n3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.465      ;
; 0.129 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.470      ;
; 0.130 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.467      ;
; 0.131 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.468      ;
; 0.132 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[4]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.469      ;
; 0.132 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.477      ;
; 0.137 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[27]                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[4]                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.478      ;
; 0.138 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.475      ;
; 0.139 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.475      ;
; 0.140 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[6]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.477      ;
; 0.141 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.481      ;
; 0.141 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.481      ;
; 0.142 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.477      ;
; 0.142 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.478      ;
; 0.143 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.479      ;
; 0.145 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[16]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.485      ;
; 0.145 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[30]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.486      ;
; 0.146 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.486      ;
; 0.146 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.486      ;
; 0.146 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.486      ;
; 0.147 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[12]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.488      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_victim_module:nios_system_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.493      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.488      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[17]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.488      ;
; 0.149 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.486      ;
; 0.149 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.489      ;
; 0.149 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[14]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.484      ;
; 0.149 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[24]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.490      ;
; 0.149 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[29]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.484      ;
; 0.150 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.491      ;
; 0.150 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[31]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.491      ;
; 0.151 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[5]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.488      ;
; 0.152 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.493      ;
; 0.152 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.493      ;
; 0.153 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_victim_module:nios_system_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.500      ;
; 0.153 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[26]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.494      ;
; 0.154 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[3]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.491      ;
; 0.154 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[3]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.490      ;
; 0.155 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[1]                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.493      ;
; 0.155 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[14]                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.497      ;
; 0.156 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.489      ;
; 0.156 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[5]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.497      ;
; 0.160 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_tag[10]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.497      ;
; 0.161 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[5]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.501      ;
; 0.162 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[18]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.503      ;
; 0.162 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[8]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.502      ;
; 0.164 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[9]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.505      ;
; 0.165 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_victim_module:nios_system_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.512      ;
; 0.165 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.506      ;
; 0.167 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.508      ;
; 0.168 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[15]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.509      ;
; 0.170 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.487      ;
; 0.171 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[4]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.511      ;
; 0.172 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0oh1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.489      ;
; 0.173 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[28]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.514      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[7]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[7]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[3]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                     ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[8]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[8]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[10]                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[10]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|d_write~reg0                                                                                                                                                                  ; nios_system:u0|nios_system_CPU:cpu|d_write~reg0                                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                   ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[2]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.514      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_active                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.174 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.180 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.188 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.320      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.321      ;
; 0.189 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.323      ;
; 0.193 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.326      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.326      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.327      ;
; 0.197 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.327      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.331      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.332      ;
; 0.240 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.374      ;
; 0.243 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.375      ;
; 0.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.375      ;
; 0.244 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.377      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.376      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.376      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.376      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.378      ;
; 0.247 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.378      ;
; 0.247 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.248 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.380      ;
; 0.249 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.380      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.382      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.384      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.382      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.386      ;
; 0.255 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.390      ;
; 0.258 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.390      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.391      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.390      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.391      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.178 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 0.473      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 0.478      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.315      ;
; 0.186 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.319      ;
; 0.187 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.320      ;
; 0.192 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.325      ;
; 0.195 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 0.490      ;
; 0.204 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.337      ;
; 0.207 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.340      ;
; 0.239 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.372      ;
; 0.243 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.376      ;
; 0.243 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.376      ;
; 0.243 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.376      ;
; 0.251 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.384      ;
; 0.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.258 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.391      ;
; 0.260 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.392      ;
; 0.263 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.396      ;
; 0.264 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.415      ;
; 0.266 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.399      ;
; 0.274 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.407      ;
; 0.286 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.292 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.426      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.299 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.432      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.300 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.301 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.434      ;
; 0.301 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.434      ;
; 0.304 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.437      ;
; 0.306 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.439      ;
; 0.306 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.439      ;
; 0.308 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.441      ;
; 0.308 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.441      ;
; 0.315 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.448      ;
; 0.315 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.448      ;
; 0.316 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.449      ;
; 0.317 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.450      ;
; 0.320 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.453      ;
; 0.321 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.454      ;
; 0.325 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.458      ;
; 0.325 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.458      ;
; 0.326 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.459      ;
; 0.326 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.459      ;
; 0.335 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.468      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.317      ;
; 0.201 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.286 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.420      ;
; 0.287 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.421      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.290 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.424      ;
; 0.290 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.424      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.298 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.432      ;
; 0.299 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.433      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.435 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.569      ;
; 0.437 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.571      ;
; 0.438 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.439 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.573      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.445 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.579      ;
; 0.446 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.580      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.450 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.587      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.590      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.458 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.592      ;
; 0.461 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.595      ;
; 0.498 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.632      ;
; 0.500 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.634      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.502 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.636      ;
; 0.503 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.638      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.508 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.647      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.645      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.645      ;
; 0.512 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.646      ;
; 0.513 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.647      ;
; 0.514 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.648      ;
; 0.514 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.648      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.516 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.650      ;
; 0.517 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.653      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.656      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.522 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.658      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.525 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.661      ;
; 0.564 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.698      ;
; 0.566 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.700      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.569 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.703      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.574 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.710      ;
; 0.575 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.711      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.577 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.713      ;
; 0.577 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.711      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.714      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.712      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.713      ;
; 0.580 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.714      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.716      ;
; 0.583 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.719      ;
; 0.584 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.720      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.722      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.720      ;
; 0.587 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.723      ;
; 0.588 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.724      ;
; 0.589 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.723      ;
; 0.591 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.727      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.926  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 6.934  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.025      ;
; 16.727 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 3.247      ;
; 16.727 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:controller1_s1_translator|av_readdata_pre[0]                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 3.247      ;
; 16.727 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 3.247      ;
; 16.727 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|ac                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 3.247      ;
; 16.727 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 3.247      ;
; 16.727 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 3.247      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT16 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT17 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT18 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT19 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT20 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT21 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT22 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT23 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT24 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT25 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT26 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT27 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT28 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT29 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT30 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
; 16.731 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.074      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.092      ;
; 49.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.092      ;
; 49.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 0.706      ;
; 98.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.462      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.415      ;
; 98.601 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.338      ;
; 98.601 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.338      ;
; 98.601 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.338      ;
; 98.601 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.338      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.245      ;
; 98.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.243      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.222      ;
; 98.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.115      ;
; 98.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.115      ;
; 98.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.115      ;
; 98.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.115      ;
; 98.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.115      ;
; 98.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.092      ;
; 98.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.092      ;
; 98.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.092      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.083      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.976      ;
; 98.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.959      ;
; 98.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.959      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.912      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.912      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.912      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.912      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.900      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.609      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.680      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.793      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.804      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.804      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.804      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.804      ;
; 0.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.815      ;
; 0.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.815      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.829      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.833      ;
; 0.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.958      ;
; 0.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.958      ;
; 0.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.958      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.978      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.978      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.978      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.978      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.978      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.071      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
; 0.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.087      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.929 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|locked[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.070      ;
; 0.929 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|prev_request[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.070      ;
; 0.929 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.070      ;
; 0.929 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.070      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.017 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.142      ;
; 1.103 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.228      ;
; 1.103 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.228      ;
; 1.103 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.228      ;
; 1.103 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.228      ;
; 1.103 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.228      ;
; 1.103 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.228      ;
; 1.106 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.231      ;
; 1.106 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.231      ;
; 1.106 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.231      ;
; 1.106 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.231      ;
; 1.106 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.231      ;
; 1.106 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.231      ;
; 1.118 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.288      ;
; 1.118 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.288      ;
; 1.118 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.288      ;
; 1.118 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.288      ;
; 1.118 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.288      ;
; 1.118 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.288      ;
; 1.118 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.288      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.121 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.294      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.212 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.380      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.238 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.410      ;
; 1.369 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.520      ;
; 1.369 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.520      ;
; 1.369 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.520      ;
; 1.369 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.520      ;
; 1.369 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.520      ;
; 1.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.562      ;
; 1.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.562      ;
; 1.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.562      ;
; 1.388 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.565      ;
; 1.388 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.565      ;
; 1.388 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.565      ;
; 1.388 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.565      ;
; 1.471 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.648      ;
; 1.471 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.648      ;
; 1.474 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.650      ;
; 1.474 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.650      ;
; 1.521 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.700      ;
; 1.521 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.700      ;
; 1.521 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.700      ;
; 1.622 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.805      ;
; 1.622 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.805      ;
; 1.622 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[4]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.805      ;
; 1.622 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[3]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.805      ;
; 1.622 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.805      ;
; 1.622 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.805      ;
; 1.622 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.805      ;
; 1.663 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.842      ;
; 1.663 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.842      ;
; 1.663 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.842      ;
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.946      ;
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.946      ;
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.946      ;
; 1.763 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.946      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.290  ; 9.474        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.469  ; 9.469        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 10.309 ; 10.525       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                            ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a10~portb_re_reg                                                                                                                                  ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a17~portb_address_reg0                                                                                                                            ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a17~portb_re_reg                                                                                                                                  ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a41~portb_address_reg0                                                                                                                            ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a41~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                                                                                                                         ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                             ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                   ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a20~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a28~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a30~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a37~portb_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a37~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a41~porta_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a41~porta_datain_reg0                                                                                                                             ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a41~porta_we_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a49~portb_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a49~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                             ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a5~portb_re_reg                                                                                                                                   ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a60~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a63~portb_address_reg0                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a63~portb_re_reg                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                             ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                   ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a9~portb_address_reg0                                                                                                                             ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_crd1:auto_generated|ram_block1a9~portb_re_reg                                                                                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_addr[20]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_addr[21]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_addr[22]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_addr[23]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[10]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[11]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[12]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[16]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[17]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[18]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[21]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[23]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[24]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[25]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[26]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[27]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[28]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[29]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[30]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[31]                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[5]                                                                                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[8]                                                                                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[9]                                                                                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_dqm[1]                                                                                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_dqm[2]                                                                                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_dqm[3]                                                                                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_rnw                                                                                                                                                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[16]~_Duplicate_1                                                                                                                                                                                                                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[17]~_Duplicate_1                                                                                                                                                                                                                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.732 ; 19.962       ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                    ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                           ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.709 ; 1.151 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 1.938 ; 2.449 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.729 ; 1.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.739 ; 1.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.762 ; 1.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.750 ; 1.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.736 ; 1.283 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.764 ; 1.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.744 ; 1.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.740 ; 1.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.769 ; 1.316 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.756 ; 1.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.713 ; 1.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.733 ; 1.280 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.801 ; 1.348 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.772 ; 1.319 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.803 ; 1.350 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.804 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.533 ; 4.481 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.533 ; 4.481 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.465 ; 4.403 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.370 ; 4.294 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.326 ; 4.234 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.498 ; 4.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.287 ; 4.179 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.281 ; 4.176 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 3.144 ; 4.023 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 2.976 ; 3.857 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.988 ; 3.850 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 3.323 ; 4.241 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.293 ; 4.189 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.442 ; 4.378 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.355 ; 4.255 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 3.308 ; 4.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.345 ; 4.246 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 3.315 ; 4.210 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 3.142 ; 4.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.845 ; 3.641 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.939 ; 3.789 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 3.027 ; 3.868 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 3.109 ; 3.977 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 2.875 ; 3.717 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.761 ; 3.584 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 3.026 ; 3.861 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 3.047 ; 3.917 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 3.076 ; 3.920 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.856 ; 3.679 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.857 ; 3.673 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 3.052 ; 3.901 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.911 ; 3.744 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.842 ; 3.654 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.818 ; 5.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.360 ; 4.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.360 ; 4.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.721  ; 0.341  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.525  ; 0.145  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -1.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -1.019 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -1.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -1.031 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -1.017 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -1.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -1.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -1.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -1.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -1.037 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -1.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -1.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -1.054 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -1.083 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -1.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -1.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.386 ; -3.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -3.129 ; -4.065 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -3.059 ; -3.986 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.971 ; -3.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.929 ; -3.826 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -3.094 ; -4.011 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.891 ; -3.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.885 ; -3.770 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.755 ; -3.625 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.592 ; -3.463 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.605 ; -3.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.926 ; -3.833 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.897 ; -3.782 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -3.040 ; -3.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.958 ; -3.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.913 ; -3.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.948 ; -3.839 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.920 ; -3.805 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.753 ; -3.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.468 ; -3.258 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.558 ; -3.400 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.643 ; -3.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.721 ; -3.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.495 ; -3.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.386 ; -3.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.641 ; -3.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.660 ; -3.520 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.690 ; -3.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.478 ; -3.294 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.480 ; -3.289 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.666 ; -3.507 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.532 ; -3.358 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.466 ; -3.271 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.483 ; -3.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.960 ; -3.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.960 ; -3.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.351  ; 8.027  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.853  ; 1.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.787  ; 1.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.828  ; 1.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.776  ; 1.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.850  ; 1.786  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.820  ; 1.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.801  ; 1.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.777  ; 1.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.803  ; 1.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.783  ; 1.719  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.808  ; 1.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.781  ; 1.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.775  ; 1.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.795  ; 1.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.867  ; 1.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.863  ; 1.799  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.839  ; 1.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.786  ; 1.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.812  ; 1.748  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 6.073  ; 6.099  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.882  ; 5.274  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 3.009  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.757  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 3.887  ; 4.127  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 3.167  ; 3.316  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 3.810  ; 4.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 3.842  ; 4.045  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 3.248  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 3.180  ; 3.329  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 3.117  ; 3.266  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 6.073  ; 6.099  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.354  ; 3.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 4.557  ; 4.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 4.261  ; 4.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 3.284  ; 3.461  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.771  ; 4.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.966  ; 3.106  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 3.720  ; 3.927  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 4.338  ; 4.584  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.835  ; 4.755  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.319  ; 3.481  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.539  ; 3.696  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.023  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.720  ; 3.921  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 2.957  ; 3.083  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.105  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.777  ; 3.988  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.660  ; 2.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.835  ; 4.755  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.786  ; 2.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 3.025  ; 3.146  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.410  ; 3.598  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.624  ; 3.857  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.066  ; 3.225  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 3.262  ; 3.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.243  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 3.143  ; 3.299  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 3.178  ; 3.337  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.936  ; 3.051  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.885  ; 2.987  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.893  ; 2.995  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.829  ; 2.923  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.351  ; 4.218  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.407  ; 2.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 3.149  ; 3.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 3.085  ; 3.233  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 3.272  ; 3.444  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.664  ; 2.732  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 3.569  ; 3.753  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.819  ; 2.917  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 3.789  ; 4.006  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 3.805  ; 4.005  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.921  ; 4.058  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.427  ; 3.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.952  ; 3.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.952  ; 3.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.401  ; 3.594  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.518  ; 3.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.972  ; 3.101  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.314  ; 3.476  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.998  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.096  ; 2.079  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 3.258  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 3.314  ; 3.476  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.562  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.142  ; 3.296  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.579  ; 3.753  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.487  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.831 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.888 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 24.798 ; 25.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.798 ; 25.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.290 ; 24.563 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.152 ; 23.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.968 ; 24.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.275 ; 24.566 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.472 ; 24.771 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.368 ; 23.539 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.093 ; 23.229 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.138 ; 25.542 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.571 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.349 ; 24.615 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.349 ; 24.615 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.188 ; 23.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.114 ; 24.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.810 ; 24.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.801 ; 24.008 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.965 ; 24.205 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.369 ; 23.535 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.363 ; 23.555 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.752 ; 24.002 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.963 ; 24.190 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.588 ; 23.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.853 ; 24.064 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.050 ; 23.185 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.842 ; 24.055 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.963 ; 24.190 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.632 ; 23.837 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.943 ; 24.165 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.859 ; 24.065 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.283 ; 23.436 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.332  ; 7.001  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.478  ; 2.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.518  ; 4.891  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.719  ; 2.847  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.478  ; 2.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 3.562  ; 3.790  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 2.871  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 3.488  ; 3.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 3.519  ; 3.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.949  ; 3.109  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.884  ; 3.025  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.822  ; 2.964  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 5.723  ; 5.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.051  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 4.205  ; 4.463  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.923  ; 4.187  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 2.982  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.472  ; 4.409  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.678  ; 2.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 3.403  ; 3.599  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 3.996  ; 4.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.142  ; 2.179  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.019  ; 3.172  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.227  ; 3.376  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 2.733  ; 2.846  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.402  ; 3.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 2.669  ; 2.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.811  ; 2.947  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.457  ; 3.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.386  ; 2.441  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.533  ; 4.444  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.506  ; 2.582  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.735  ; 2.849  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.105  ; 3.283  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.310  ; 3.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.775  ; 2.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.963  ; 3.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.945  ; 3.111  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.851  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.883  ; 3.033  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.651  ; 2.759  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.601  ; 2.697  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.609  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.548  ; 2.636  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.068  ; 3.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.142  ; 2.179  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.854  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.792  ; 2.931  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.973  ; 3.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.390  ; 2.453  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 3.258  ; 3.433  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.538  ; 2.630  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 3.471  ; 3.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 3.486  ; 3.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.449  ; 3.632  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.119  ; 2.941  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.623  ; 3.415  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.623  ; 3.415  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.096  ; 3.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.208  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.685  ; 2.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.709  ; 2.848  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.959  ; 3.105  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 3.011  ; 3.165  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 2.847  ; 2.993  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.268  ; 3.432  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.802 ; 22.930 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.437 ; 24.719 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.950 ; 24.211 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.859 ; 22.992 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.641 ; 23.869 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.934 ; 24.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.125 ; 24.410 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.064 ; 23.226 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.802 ; 22.930 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.764 ; 25.150 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.892 ; 23.043 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.006 ; 24.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.892 ; 23.043 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.782 ; 24.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.490 ; 23.689 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.481 ; 23.677 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.637 ; 23.866 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.067 ; 23.224 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.060 ; 23.242 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.434 ; 23.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.760 ; 22.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.276 ; 23.446 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.530 ; 23.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.760 ; 22.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.519 ; 23.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.635 ; 23.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.317 ; 23.513 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.617 ; 23.827 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.536 ; 23.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.985 ; 23.130 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.742 ; 1.668 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.722 ; 1.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.254 ; 2.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.741 ; 1.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.737 ; 1.663 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.741 ; 6.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.114 ; 7.040 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.161 ; 7.087 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.122 ; 7.048 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.948 ; 6.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.217 ; 7.143 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.741 ; 6.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.741 ; 6.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.872 ; 6.798 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.949 ; 8.633 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.064 ; 6.990 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.914 ; 6.840 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.914 ; 6.840 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.040 ; 6.966 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.158 ; 7.084 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.168 ; 7.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 7.408 ; 7.334 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 7.001 ; 6.927 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.902 ; 6.828 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 7.012 ; 6.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 7.003 ; 6.929 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 7.007 ; 6.933 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.189 ; 7.115 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.541 ; 8.225 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 7.007 ; 6.933 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.254 ; 7.180 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.271 ; 7.197 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.271 ; 7.197 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.431 ; 7.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.549 ; 7.475 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.549 ; 7.475 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.656 ; 7.582 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.656 ; 7.582 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.305 ; 3.231 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 4.190 ; 4.116 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 4.190 ; 4.116 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.545 ; 1.471 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.526 ; 1.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.058 ; 2.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.544 ; 1.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.541 ; 1.467 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.241 ; 3.167 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 3.599 ; 3.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 3.644 ; 3.570 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 3.606 ; 3.532 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.439 ; 3.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 3.697 ; 3.623 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.241 ; 3.167 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.241 ; 3.167 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.366 ; 3.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 5.501 ; 5.185 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.631 ; 3.557 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 3.487 ; 3.413 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 3.487 ; 3.413 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 3.608 ; 3.534 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 3.721 ; 3.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 3.730 ; 3.656 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 3.960 ; 3.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.569 ; 3.495 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.474 ; 3.400 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.579 ; 3.505 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.571 ; 3.497 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.575 ; 3.501 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.749 ; 3.675 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 5.108 ; 4.792 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.575 ; 3.501 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.813 ; 3.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.829 ; 3.755 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.829 ; 3.755 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 3.982 ; 3.908 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 4.096 ; 4.022 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 4.096 ; 4.022 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 4.199 ; 4.125 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 4.199 ; 4.125 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 2.928 ; 2.854 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.490 ; 3.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.490 ; 3.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.682     ; 1.756     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.662     ; 1.736     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.952     ; 3.268     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.681     ; 1.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.677     ; 1.751     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.827     ; 6.901     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.260     ; 7.334     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.298     ; 7.372     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.271     ; 7.345     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.074     ; 7.148     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.369     ; 7.443     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.827     ; 6.901     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.827     ; 6.901     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.957     ; 7.031     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.872     ; 9.188     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.187     ; 7.261     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 7.016     ; 7.090     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 7.016     ; 7.090     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.156     ; 7.230     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.289     ; 7.363     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.297     ; 7.371     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 7.563     ; 7.637     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 7.133     ; 7.207     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.003     ; 7.077     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 7.148     ; 7.222     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 7.137     ; 7.211     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 7.142     ; 7.216     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.346     ; 7.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.435     ; 8.751     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 7.142     ; 7.216     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.378     ; 7.452     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.395     ; 7.469     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.395     ; 7.469     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.579     ; 7.653     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.712     ; 7.786     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.712     ; 7.786     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.829     ; 7.903     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.829     ; 7.903     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.421     ; 3.495     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 4.434     ; 4.508     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 4.434     ; 4.508     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.484     ; 1.558     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.465     ; 1.539     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.755     ; 3.071     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.483     ; 1.557     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.480     ; 1.554     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.232     ; 3.306     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 3.648     ; 3.722     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 3.684     ; 3.758     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 3.658     ; 3.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.468     ; 3.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 3.752     ; 3.826     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.232     ; 3.306     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.232     ; 3.306     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.357     ; 3.431     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 5.307     ; 5.623     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.638     ; 3.712     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 3.474     ; 3.548     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 3.474     ; 3.548     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 3.609     ; 3.683     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 3.736     ; 3.810     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 3.743     ; 3.817     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 3.999     ; 4.073     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.587     ; 3.661     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.461     ; 3.535     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.601     ; 3.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.590     ; 3.664     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.595     ; 3.669     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.791     ; 3.865     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.888     ; 5.204     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.595     ; 3.669     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.824     ; 3.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.840     ; 3.914     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.840     ; 3.914     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 4.017     ; 4.091     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 4.145     ; 4.219     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 4.145     ; 4.219     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 4.257     ; 4.331     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 4.257     ; 4.331     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.027     ; 3.101     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.684     ; 3.758     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.684     ; 3.758     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.049 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.049                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.491       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.558       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.125                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.568       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.557       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.355       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.968       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.912                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.369       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.977       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.967                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.350       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 19.050       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.149                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.460       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 19.124       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.175                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.444       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.166       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.194                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.487       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.562       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.145       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.291                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.485       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.240       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.584                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.458       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.561       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.707                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.592       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.548       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.719                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.657       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.496       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.723                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.501       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.726       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.496       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.773                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.487       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.738       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.548       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.794                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.501       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.797       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.496       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.851                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.288       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 39.067       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.496       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.936                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.503       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.885       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.548       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.059                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.435       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 39.076       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.548       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 198.534                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.430       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.104       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 198.567                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.493       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.074       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; 6.334  ; 0.120 ; 4.075    ; 0.477   ; 9.290               ;
;  CLOCK2_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                              ; 15.933 ; 0.183 ; N/A      ; N/A     ; 9.290               ;
;  altera_reserved_tck                                                   ; 45.547 ; 0.174 ; 47.792   ; 0.477   ; 49.438              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.334  ; 0.120 ; 4.075    ; 0.929   ; 9.572               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.483 ; 0.174 ; N/A      ; N/A     ; 19.625              ;
; Design-wide TNS                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.162 ; 2.145 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 4.846 ; 4.946 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.648 ; 7.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.648 ; 7.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.587 ; 7.193 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.343 ; 6.955 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.273 ; 6.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.614 ; 7.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.224 ; 6.787 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.216 ; 6.775 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.908 ; 6.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.624 ; 6.186 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.605 ; 6.149 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.274 ; 6.873 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.219 ; 6.792 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.422 ; 7.015 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.310 ; 6.873 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.254 ; 6.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.285 ; 6.843 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 6.248 ; 6.791 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.919 ; 6.471 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.358 ; 5.821 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.532 ; 6.068 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.736 ; 6.216 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.877 ; 6.410 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.467 ; 5.971 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.173 ; 5.693 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.727 ; 6.224 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.796 ; 6.334 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.879 ; 6.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.410 ; 5.899 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.398 ; 5.880 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.774 ; 6.285 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.475 ; 5.986 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.355 ; 5.839 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.118 ; 9.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.255 ; 6.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.255 ; 6.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.079  ; 0.995  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.525  ; 0.301  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.386 ; -3.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -3.129 ; -4.065 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -3.059 ; -3.986 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.971 ; -3.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.929 ; -3.826 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -3.094 ; -4.011 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.891 ; -3.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.885 ; -3.770 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.755 ; -3.625 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.592 ; -3.463 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.605 ; -3.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.926 ; -3.833 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.897 ; -3.782 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -3.040 ; -3.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.958 ; -3.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.913 ; -3.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.948 ; -3.839 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.920 ; -3.805 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.753 ; -3.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.468 ; -3.258 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.558 ; -3.400 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.643 ; -3.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.721 ; -3.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.495 ; -3.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.386 ; -3.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.641 ; -3.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.660 ; -3.520 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.690 ; -3.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.478 ; -3.294 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.480 ; -3.289 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.666 ; -3.507 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.532 ; -3.358 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.466 ; -3.271 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.483 ; -3.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.960 ; -3.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.960 ; -3.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.647 ; 14.412 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 11.201 ; 10.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 9.584  ; 9.589  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.994  ; 5.995  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.448  ; 5.465  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 7.708  ; 7.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.311  ; 6.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 7.590  ; 7.445  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 7.695  ; 7.497  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 6.400  ; 6.434  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.298  ; 6.290  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.127  ; 6.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 11.201 ; 10.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.668  ; 6.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 9.134  ; 8.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 8.535  ; 8.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.451  ; 6.484  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.537  ; 8.269  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.934  ; 5.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 7.490  ; 7.316  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 8.709  ; 8.424  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.842  ; 8.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.647  ; 6.561  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.190  ; 7.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.093  ; 6.027  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 7.468  ; 7.280  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.910  ; 5.892  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.328  ; 6.238  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 7.577  ; 7.453  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.371  ; 5.261  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 8.842  ; 8.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.619  ; 5.530  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.074  ; 6.028  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.760  ; 6.749  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 7.165  ; 7.184  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.048  ; 6.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.577  ; 6.461  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.411  ; 6.459  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 6.263  ; 6.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 6.331  ; 6.322  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.859  ; 5.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.778  ; 5.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.784  ; 5.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.742  ; 5.594  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.818  ; 7.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.852  ; 4.785  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 6.334  ; 6.169  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 6.283  ; 6.215  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 6.534  ; 6.474  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.288  ; 5.234  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 7.054  ; 6.920  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.586  ; 5.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 7.487  ; 7.339  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 7.550  ; 7.371  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.884  ; 7.655  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 6.443  ; 6.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 7.308  ; 7.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 7.308  ; 7.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.815  ; 6.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.054  ; 6.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.919  ; 5.904  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.642  ; 6.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 5.983  ; 5.989  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 4.196  ; 4.087  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.471  ; 6.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.642  ; 6.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.279  ; 6.258  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 7.166  ; 7.069  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 29.602 ; 29.268 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 29.602 ; 29.268 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 28.498 ; 28.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.143 ; 26.134 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.828 ; 27.698 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 28.445 ; 28.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 28.863 ; 28.719 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.649 ; 26.641 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.105 ; 26.125 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 30.177 ; 30.090 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.735 ; 28.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 28.735 ; 28.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.318 ; 26.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 28.150 ; 27.982 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.576 ; 27.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.565 ; 27.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 27.826 ; 27.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.668 ; 26.595 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.593 ; 26.601 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 27.273 ; 27.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.901 ; 27.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.089 ; 26.943 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.638 ; 27.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 26.012 ; 25.998 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.640 ; 27.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.901 ; 27.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.222 ; 27.175 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.877 ; 27.658 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 27.687 ; 27.497 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.424 ; 26.438 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.332  ; 7.001  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.478  ; 2.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.518  ; 4.891  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.719  ; 2.847  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.478  ; 2.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 3.562  ; 3.790  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 2.871  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 3.488  ; 3.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 3.519  ; 3.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.949  ; 3.109  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.884  ; 3.025  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.822  ; 2.964  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 5.723  ; 5.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.051  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 4.205  ; 4.463  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.923  ; 4.187  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 2.982  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.472  ; 4.409  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.678  ; 2.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 3.403  ; 3.599  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 3.996  ; 4.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.142  ; 2.179  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.019  ; 3.172  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.227  ; 3.376  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 2.733  ; 2.846  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.402  ; 3.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 2.669  ; 2.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.811  ; 2.947  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.457  ; 3.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.386  ; 2.441  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.533  ; 4.444  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.506  ; 2.582  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.735  ; 2.849  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.105  ; 3.283  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.310  ; 3.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.775  ; 2.926  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.963  ; 3.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.945  ; 3.111  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.851  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.883  ; 3.033  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.651  ; 2.759  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.601  ; 2.697  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.609  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.548  ; 2.636  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.068  ; 3.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.142  ; 2.179  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.854  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.792  ; 2.931  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.973  ; 3.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.390  ; 2.453  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 3.258  ; 3.433  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.538  ; 2.630  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 3.471  ; 3.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 3.486  ; 3.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.449  ; 3.632  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.119  ; 2.941  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.623  ; 3.415  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.623  ; 3.415  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.096  ; 3.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.208  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.685  ; 2.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.709  ; 2.848  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.959  ; 3.105  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 3.011  ; 3.165  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 2.847  ; 2.993  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.268  ; 3.432  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.802 ; 22.930 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.437 ; 24.719 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.950 ; 24.211 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.859 ; 22.992 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.641 ; 23.869 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.934 ; 24.212 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.125 ; 24.410 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.064 ; 23.226 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.802 ; 22.930 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.764 ; 25.150 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.892 ; 23.043 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.006 ; 24.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.892 ; 23.043 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.782 ; 24.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.490 ; 23.689 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.481 ; 23.677 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.637 ; 23.866 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.067 ; 23.224 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.060 ; 23.242 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.434 ; 23.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.760 ; 22.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.276 ; 23.446 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.530 ; 23.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.760 ; 22.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.519 ; 23.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.635 ; 23.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.317 ; 23.513 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.617 ; 23.827 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.536 ; 23.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.985 ; 23.130 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RY               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2144       ; 0          ; 35       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                              ; CLOCK_50                                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 886567     ; 64         ; 224      ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2144       ; 0          ; 35       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                              ; CLOCK_50                                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 886567     ; 64         ; 224      ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2778     ; 0        ; 32       ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2778     ; 0        ; 32       ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 69    ; 69   ;
; Unconstrained Input Port Paths  ; 302   ; 302  ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 875   ; 875  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Oct 15 20:26:37 2014
Info: Command: quartus_sta NES_FPGA -c NES_FPGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_h0k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info (332104): Reading SDC File: 'NES_FPGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.334
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.334         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    15.933         0.000 CLOCK_50 
    Info (332119):    33.483         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.547         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.319         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.392         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.393         0.000 altera_reserved_tck 
    Info (332119):     0.412         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 4.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.075         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.792         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.004         0.000 altera_reserved_tck 
    Info (332119):     1.976         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.572
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.572         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.629         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.625         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.752         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.073 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.623         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.267         0.000 CLOCK_50 
    Info (332119):    34.092         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.867         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.314
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.314         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.343         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.345         0.000 altera_reserved_tck 
    Info (332119):     0.371         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 4.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.595         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.001         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.912
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.912         0.000 altera_reserved_tck 
    Info (332119):     1.763         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.608         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.625         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.630         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.750         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.269 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.117         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    18.068         0.000 CLOCK_50 
    Info (332119):    37.076         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    48.082         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.120         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.174         0.000 altera_reserved_tck 
    Info (332119):     0.174         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.183         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.926
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.926         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.186         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.477         0.000 altera_reserved_tck 
    Info (332119):     0.929         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.290         0.000 CLOCK_50 
    Info (332119):     9.727         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.732         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.438         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.049 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Wed Oct 15 20:27:05 2014
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:34


