Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:25:50.046458] Configured Lic search path (21.01-s002): 5280@bwrcflex-1.eecs.berkeley.edu:5280@bwrcflex-2.eecs.berkeley.edu

Version: 22.12-s082_1, built Sat May 06 18:39:19 PDT 2023
Options: -files /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl -no_gui 
Date:    Tue Nov 28 12:25:50 2023
Host:    bwrcix-2.eecs.berkeley.edu (x86_64 w/Linux 3.10.0-1160.90.1.el7.x86_64) (32cores*128cpus*2physical cpus*Intel(R) Xeon(R) Gold 6338 CPU @ 2.00GHz 49152KB) (1650821376KB)
PID:     27067
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis
[12:25:50.459177] Periodic Lic check successful
[12:25:50.459185] Feature usage summary:
[12:25:50.459186] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).

#@ Processing -files option
@genus 1> source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl
#@ Begin verbose source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl
@file(syn.tcl) 8: puts "set_db hdl_error_on_blackbox true" 
set_db hdl_error_on_blackbox true
@file(syn.tcl) 9: set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
@file(syn.tcl) 10: puts "set_db max_cpus_per_server 1" 
set_db max_cpus_per_server 1
@file(syn.tcl) 11: set_db max_cpus_per_server 1
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(syn.tcl) 12: puts "set_db lp_clock_gating_infer_enable  true" 
set_db lp_clock_gating_infer_enable  true
@file(syn.tcl) 13: set_db lp_clock_gating_infer_enable  true
  Setting attribute of root '/': 'lp_clock_gating_infer_enable' = true
@file(syn.tcl) 14: puts "set_db lp_clock_gating_prefix  {CLKGATE}" 
set_db lp_clock_gating_prefix  {CLKGATE}
@file(syn.tcl) 15: set_db lp_clock_gating_prefix  {CLKGATE}
  Setting attribute of root '/': 'lp_clock_gating_prefix' = CLKGATE
@file(syn.tcl) 16: puts "set_db lp_insert_clock_gating  true" 
set_db lp_insert_clock_gating  true
@file(syn.tcl) 17: set_db lp_insert_clock_gating  true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(syn.tcl) 18: puts "set_db lp_clock_gating_register_aware true" 
set_db lp_clock_gating_register_aware true
@file(syn.tcl) 19: set_db lp_clock_gating_register_aware true
  Setting attribute of root '/': 'lp_clock_gating_register_aware' = true
@file(syn.tcl) 20: puts "read_mmmc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl" 
read_mmmc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
@file(syn.tcl) 21: read_mmmc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl' (Tue Nov 28 12:26:02 PST 2023)...
#@ Begin verbose source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
@file(mmmc.tcl) 8: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc] " 
create_constraint_mode -name my_constraint_mode -sdc_files /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc 
@file(mmmc.tcl) 9: create_constraint_mode -name my_constraint_mode -sdc_files [list /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc] 
@file(mmmc.tcl) 10: puts "create_library_set -name PVT_0P63V_100C.setup_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib]" 
create_library_set -name PVT_0P63V_100C.setup_set -timing /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib
@file(mmmc.tcl) 11: create_library_set -name PVT_0P63V_100C.setup_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib]
@file(mmmc.tcl) 12: puts "create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]" 
create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets PVT_0P63V_100C.setup_set
@file(mmmc.tcl) 13: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
@file(mmmc.tcl) 14: puts "create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06" 
create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 15: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 16: puts "create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc" 
create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file(mmmc.tcl) 17: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file(mmmc.tcl) 18: puts "create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 19: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 20: puts "create_library_set -name PVT_0P77V_0C.hold_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib]" 
create_library_set -name PVT_0P77V_0C.hold_set -timing /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib
@file(mmmc.tcl) 21: create_library_set -name PVT_0P77V_0C.hold_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib]
@file(mmmc.tcl) 22: puts "create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]" 
create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets PVT_0P77V_0C.hold_set
@file(mmmc.tcl) 23: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
@file(mmmc.tcl) 24: puts "create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06" 
create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 25: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 26: puts "create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc" 
create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file(mmmc.tcl) 27: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file(mmmc.tcl) 28: puts "create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 29: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 30: puts "set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }" 
set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
@file(mmmc.tcl) 31: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x16'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x17'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x32'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x37'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x38'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x44'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x64'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x8'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW2048x8'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x12'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x14'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x22'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x40'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x46'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x48'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x64'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x8'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x128'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x32'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x46'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-526'.

  Message Summary for Library all 77 libraries:
  *********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 57
  Missing threshold parameters. [LBR-519]: 57
  Missing library level attribute. [LBR-516]: 513
  *********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-412'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x16_PVT_0P63V_100C/SRAM1RW1024x16'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x17_PVT_0P63V_100C/SRAM1RW1024x17'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x32_PVT_0P63V_100C/SRAM1RW1024x32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x37_PVT_0P63V_100C/SRAM1RW1024x37'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x38_PVT_0P63V_100C/SRAM1RW1024x38'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x44_PVT_0P63V_100C/SRAM1RW1024x44'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x64_PVT_0P63V_100C/SRAM1RW1024x64'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x8_PVT_0P63V_100C/SRAM1RW1024x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x12_PVT_0P63V_100C/SRAM1RW128x12'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x14_PVT_0P63V_100C/SRAM1RW128x14'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x22_PVT_0P63V_100C/SRAM1RW128x22'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x40_PVT_0P63V_100C/SRAM1RW128x40'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x46_PVT_0P63V_100C/SRAM1RW128x46'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x48_PVT_0P63V_100C/SRAM1RW128x48'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x64_PVT_0P63V_100C/SRAM1RW128x64'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x8_PVT_0P63V_100C/SRAM1RW128x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW2048x8_PVT_0P63V_100C/SRAM1RW2048x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x128_PVT_0P63V_100C/SRAM1RW256x128'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x32_PVT_0P63V_100C/SRAM1RW256x32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x46_PVT_0P63V_100C/SRAM1RW256x46'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-43'.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:PVT_0P63V_100C.setup_cond'.
#@ End verbose source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
@file(syn.tcl) 22: puts "read_physical -lef { /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }" 
read_physical -lef { /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }
@file(syn.tcl) 23: read_physical -lef { /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA9Pad' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA89' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA78' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA67' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA56' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA45' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA34' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA23' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12' has no resistance value.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'asap7sc7p5t' read already, this site in file '/tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'asap7sc7p5t' read already, this site in file '/tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'asap7sc7p5t' read already, this site in file '/tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 100 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 165 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 216 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 296 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M5' [line 381 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M6' [line 462 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M7' [line 538 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M8' [line 566 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M9' [line 593 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'Pad' [line 617 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 100 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 165 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 216 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 296 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M5' [line 381 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M6' [line 462 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M7' [line 538 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M8' [line 566 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M9' [line 593 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'Pad' [line 617 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-15'.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.012, 0.16) of 'OFFSET' for layers 'M4' and 'Pad' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
        : Check the consistency of the specified wire parameter.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.072, 8) of 'MINSPACING' for layers 'M1' and 'Pad' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'MINSPACING: 8' of layer 'Pad' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx10_ASAP7_75t_R cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx1_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2b_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx4_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx6_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLER_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLERxp5_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_WITH_FILLER_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx10_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx1_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2b_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx4_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx6_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLER_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLERxp5_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_WITH_FILLER_ASAP7_75t_L cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
Info : Found 0 N2 inbound cells.
@file(syn.tcl) 24: puts "set_db qrc_tech_file { /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 }" 
set_db qrc_tech_file { /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 }
@file(syn.tcl) 25: set_db qrc_tech_file { /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 }

  According to qrc_tech_file, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M1' in lef is '0.072', minimum width of layer 'LISD' in technology file is '0.1'.
        : Compare the layer MinWidth of the cap_table_file with the MinWidth (WIDTH) of the corresponding layer in LEF. Set the attribute 'shrink_factor' to adjust the MinWidth layer value in the captable file
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M4' in lef is '0.096', minimum width of layer 'M3' in technology file is '0.072'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M6' in lef is '0.128', minimum width of layer 'M5' in technology file is '0.096'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M8' in lef is '0.16', minimum width of layer 'M7' in technology file is '0.128'.
  Setting attribute of root '/': 'qrc_tech_file' = /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(syn.tcl) 26: puts "read_hdl -sv { /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALU.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_arbiter.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchComp.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmDec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_21.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_41.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/PCGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Regfile.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUop.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmCode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/const.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/LoadOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Opcode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/StoreOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/util.vh }" 
read_hdl -sv { /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALU.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_arbiter.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchComp.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmDec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_21.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_41.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/PCGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Regfile.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUop.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmCode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/const.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/LoadOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Opcode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/StoreOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/util.vh }
@file(syn.tcl) 27: read_hdl -sv { /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALU.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_arbiter.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchComp.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmDec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_21.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_41.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/PCGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Regfile.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUop.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmCode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/const.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/LoadOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Opcode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/StoreOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/util.vh }
    .pc_sel(dx_branch_taken ? 1'b1 : dx_PCSel),
                                     |
Warning : Suspicious implicit wire declaration. [VLOGPT-21]
        : Operand 'dx_PCSel' declared as a 1-bit wire in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v' on line 60, column 38.
        : An implicit wire is declared for an undeclared symbol occurring within a module instance or within the target of an assign statement.  If an undeclared symbol occurs within a subexpression in one of these contexts, it may be a coding error.
initial data_out = 32'b0;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v' on line 14, column 7.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
module BranchControl (
                   |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'BranchControl' with Verilog module in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v' on line 3, column 20.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
initial begin
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v' on line 40, column 7.
    always @(*) #(1) f_inst_out = f_inst;
                   |
Warning : Ignoring unsynthesizable delay specifier (#<n>) mentioned in verilog file. These delay numbers are for simulation purpose only. [VLOGPT-35]
        : in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v' on line 37, column 20.
        : All delay numbers assigned or used in behavioral code are for simulation purposes only and are not synthesizable. These values are ignored during synthesis. This warning is issued only once per module.
@file(syn.tcl) 28: puts "elaborate riscv_top" 
elaborate riscv_top
@file(syn.tcl) 29: elaborate riscv_top
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_top' from file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'sram_cpu_web_1' in module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v' on line 331.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALUdec' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v' on line 22.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'dx_store_mask' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v' on line 26.
        : The type associated with the two declarations of a port should be identical.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'dcache_dout' connected to output port 'dcache_dout' of module 'RiscvDataDX' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v' on line 88.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mw_rf_out_B' in module 'RiscvDataMW' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 58.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_req_data_bits' in module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v' on line 29, column 42, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_req_data_mask' in module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v' on line 31, column 42, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'cpu_req_data' of instance 'icache' of module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v' on line 85, column 14, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'mem_req_data_ready' of instance 'icache' of module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v' on line 85, column 14, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrEq' of instance 'FETCH_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v' on line 40, column 29, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrLt' of instance 'FETCH_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v' on line 40, column 29, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'write_addr' in module 'CSR' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v' on line 11, column 29, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrEq' of instance 'MW_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 84, column 24, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrLt' of instance 'MW_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 84, column 24, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'rs1_val' of instance 'RISCV_CSR' of module 'CSR' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 194, column 17, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mw_stall' in module 'RiscvDataMW' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 15, column 22, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'f_inst' of instance 'DATA_HAZARD' of module 'HazardDetect' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v' on line 168, column 26, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'memory_rw_ctr[0]' in module 'cache'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'memory_rw_ctr[1]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[0]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[1]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[2]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[3]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[4]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[5]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[6]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[7]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[0]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[1]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[2]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[3]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[4]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[5]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[6]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[7]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'cpu_req_ready' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'cpu_resp_valid' in module 'cache'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         0.00 | 
| ume_cse           |       1 |       0 |        13.00 | 
| ume_shrink        |       0 |       0 |         1.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         1.00 | 
| ume_cse           |       0 |       0 |         7.00 | 
| ume_shrink        |       0 |       0 |         0.00 | 
| ume_sweep         |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed clip the non-user hierarchies (accepts: 2, rejects: 0, runtime: 0.023s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         0.00 | 
| hlo_clip_mux_input             |       1 |       0 |         1.00 | 
| hlo_clip                       |       2 |       0 |        23.00 | 
| hlo_cleanup                    |       0 |       0 |         0.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(syn.tcl) 30: puts "init_design -top riscv_top" 
init_design -top riscv_top
@file(syn.tcl) 31: init_design -top riscv_top
Started checking and loading power intent for design riscv_top...
=================================================================
No power intent for design 'riscv_top'.
Completed checking and loading power intent for design riscv_top (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================================
#
# Reading SDC /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc for view:PVT_0P63V_100C.setup_view (constraint_mode:my_constraint_mode)
#
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      1 , failed      0 (runtime  0.00)
 "set_clock_groups"         - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc for view:PVT_0P63V_100C.setup_view (constraint_mode:my_constraint_mode)
#
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '10' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_bits_A'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept empty ports lists
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '10' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk  [get_port operands_bits_A].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '11' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_bits_B'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '11' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk  [get_port operands_bits_B].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '12' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_val'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '12' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk  [get_port operands_val].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '13' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_rdy'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '13' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_output_delay 1000.0 -clock clk  [get_port operands_rdy].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '14' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'result_bits_data'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '14' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_output_delay 1000.0 -clock clk  [get_port result_bits_data].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '15' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'result_val'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '15' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_output_delay 1000.0 -clock clk  [get_port result_val].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '16' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'result_rdy'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '16' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk  [get_port result_rdy].
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "get_port"                 - successful      1 , failed      7 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      4 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      3 (runtime  0.00)
Warning : Total failed commands during read_sdc are 14
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)

  According to qrc_tech_file, there are total 10 routing layers [ V(5) / H(5) ]


  According to qrc_tech_file, there are total 10 routing layers [ V(5) / H(5) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(syn.tcl) 32: puts "read_power_intent -cpf /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf" 
read_power_intent -cpf /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
@file(syn.tcl) 33: read_power_intent -cpf /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
Checking out license: Genus_Low_Power_Opt
[12:26:18.515353] Periodic Lic check successful
[12:26:18.515368] Feature usage summary:
[12:26:18.515369] Genus_Synthesis
[12:26:18.515369] Genus_Low_Power_Opt

Started reading power intent file(s) '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf'...
==================================================================================================================================
Checking file(s) '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf' with CPF linter (version: 18.10-d331 dated:10.09.2018).
Completed lint check of files (runtime 0.00).
Completed reading power intent file(s) '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================================================================================================
Started loading library commands in CPF file(s)...
==================================================
Completed loading library commands in CPF file(s) (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================
@file(syn.tcl) 34: puts "apply_power_intent -summary" 
apply_power_intent -summary
@file(syn.tcl) 35: apply_power_intent -summary
Started checking and loading power intent for design riscv_top...
=================================================================
Checking and loading file : /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
Completed checking and loading power intent for design riscv_top (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================================
Started applying power intent constraints on design 'design:riscv_top'...
=========================================================================
Completed applying power intent constraints on design 'design:riscv_top' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==============================================================================================================================
Started analyzing power domain boundaries...
============================================
Completed analyzing power domain boundaries (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Tagging rules on existing low power cells...
===========================================
Completed tagging rules on low power cells (runtime  0.00).
==============================================================
Started setting up virtual pg network...
========================================
Completed setting up virtual pg network (runtime:2.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started identifying always on net segments...
=============================================
Completed identifying always on net segments (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==================================================================================================
Power Intent
=================================================================================================
Format : CPF                                                                                     
File   : /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
=================================================================================================
Summary
===================================
Number of Power Domains         : 1
Number of Isolation Rules       : 0
Number of Level Shifter Rules   : 0
Number of State Retention Rules : 0
Number of Power Modes           : 1
===================================
@file(syn.tcl) 36: puts "commit_power_intent" 
commit_power_intent
@file(syn.tcl) 37: commit_power_intent
Started inserting low power cells...
====================================
Info    : No isolation rules defined. [CPI-502]
        : Design: 'design:riscv_top'.
==========================================
Started inserting isolation cell on zero pin SRPG instances...
====================================
Completed inserting 0 isolation cell(s) on Zero-Pin-SRPG cells.
=================================================
Info    : No level shifter rules defined. [CPI-503]
        : Design: 'design:riscv_top'.
Info    : Completed isolation cell insertion. [CPI-517]
        : 0 isolation cells inserted.
Info    : Completed level shifter insertion. [CPI-518]
        : 0 level shifter cells inserted.
Merge cell summary: 0
  ls_followed_by_iso_merge 0
  iso_followed_by_ls_merge 0
Completed inserting low power cells (runtime  0.00).
====================================================
@file(syn.tcl) 38: puts "set_db root: .auto_ungroup none" 
set_db root: .auto_ungroup none
@file(syn.tcl) 39: set_db root: .auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(syn.tcl) 40: puts "set_db phys_flow_effort high" 
set_db phys_flow_effort high
@file(syn.tcl) 41: set_db phys_flow_effort high
  Setting attribute of root '/': 'phys_flow_effort' = high
@file(syn.tcl) 42: puts "set_db innovus_executable /tools/cadence/DDI/DDI221/INNOVUS221/bin/innovus" 
set_db innovus_executable /tools/cadence/DDI/DDI221/INNOVUS221/bin/innovus
@file(syn.tcl) 43: set_db innovus_executable /tools/cadence/DDI/DDI221/INNOVUS221/bin/innovus
  Setting attribute of root '/': 'innovus_executable' = /tools/cadence/DDI/DDI221/INNOVUS221/bin/innovus
@file(syn.tcl) 44: puts "set_db invs_temp_dir innovus" 
set_db invs_temp_dir innovus
@file(syn.tcl) 45: set_db invs_temp_dir innovus
  Setting attribute of root '/': 'invs_temp_dir' = innovus
@file(syn.tcl) 46: puts "set_db opt_spatial_effort extreme" 
set_db opt_spatial_effort extreme
@file(syn.tcl) 47: set_db opt_spatial_effort extreme
  Setting attribute of root '/': 'opt_spatial_effort' = extreme
@file(syn.tcl) 49: puts "set_dont_use \[get_db lib_cells */ICGx*DC*\]"
set_dont_use [get_db lib_cells */ICGx*DC*]
@file(syn.tcl) 50: if { [get_db lib_cells */ICGx*DC*] ne "" } {
    set_dont_use [get_db lib_cells */ICGx*DC*]
} else {
    puts "WARNING: cell */ICGx*DC* was not found for set_dont_use"
}
@file(syn.tcl) 57: puts "set_dont_use \[get_db lib_cells */AND4x1*\]"
set_dont_use [get_db lib_cells */AND4x1*]
@file(syn.tcl) 58: if { [get_db lib_cells */AND4x1*] ne "" } {
    set_dont_use [get_db lib_cells */AND4x1*]
} else {
    puts "WARNING: cell */AND4x1* was not found for set_dont_use"
}
@file(syn.tcl) 65: puts "set_dont_use \[get_db lib_cells */SDFLx2*\]"
set_dont_use [get_db lib_cells */SDFLx2*]
@file(syn.tcl) 66: if { [get_db lib_cells */SDFLx2*] ne "" } {
    set_dont_use [get_db lib_cells */SDFLx2*]
} else {
    puts "WARNING: cell */SDFLx2* was not found for set_dont_use"
}
@file(syn.tcl) 73: puts "set_dont_use \[get_db lib_cells */AO21x1*\]"
set_dont_use [get_db lib_cells */AO21x1*]
@file(syn.tcl) 74: if { [get_db lib_cells */AO21x1*] ne "" } {
    set_dont_use [get_db lib_cells */AO21x1*]
} else {
    puts "WARNING: cell */AO21x1* was not found for set_dont_use"
}
@file(syn.tcl) 81: puts "set_dont_use \[get_db lib_cells */XOR2x2*\]"
set_dont_use [get_db lib_cells */XOR2x2*]
@file(syn.tcl) 82: if { [get_db lib_cells */XOR2x2*] ne "" } {
    set_dont_use [get_db lib_cells */XOR2x2*]
} else {
    puts "WARNING: cell */XOR2x2* was not found for set_dont_use"
}
@file(syn.tcl) 89: puts "set_dont_use \[get_db lib_cells */OAI31xp33*\]"
set_dont_use [get_db lib_cells */OAI31xp33*]
@file(syn.tcl) 90: if { [get_db lib_cells */OAI31xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI31xp33*]
} else {
    puts "WARNING: cell */OAI31xp33* was not found for set_dont_use"
}
@file(syn.tcl) 97: puts "set_dont_use \[get_db lib_cells */OAI221xp5*\]"
set_dont_use [get_db lib_cells */OAI221xp5*]
@file(syn.tcl) 98: if { [get_db lib_cells */OAI221xp5*] ne "" } {
    set_dont_use [get_db lib_cells */OAI221xp5*]
} else {
    puts "WARNING: cell */OAI221xp5* was not found for set_dont_use"
}
@file(syn.tcl) 105: puts "set_dont_use \[get_db lib_cells */SDFLx3*\]"
set_dont_use [get_db lib_cells */SDFLx3*]
@file(syn.tcl) 106: if { [get_db lib_cells */SDFLx3*] ne "" } {
    set_dont_use [get_db lib_cells */SDFLx3*]
} else {
    puts "WARNING: cell */SDFLx3* was not found for set_dont_use"
}
@file(syn.tcl) 113: puts "set_dont_use \[get_db lib_cells */SDFLx1*\]"
set_dont_use [get_db lib_cells */SDFLx1*]
@file(syn.tcl) 114: if { [get_db lib_cells */SDFLx1*] ne "" } {
    set_dont_use [get_db lib_cells */SDFLx1*]
} else {
    puts "WARNING: cell */SDFLx1* was not found for set_dont_use"
}
@file(syn.tcl) 121: puts "set_dont_use \[get_db lib_cells */AOI211xp5*\]"
set_dont_use [get_db lib_cells */AOI211xp5*]
@file(syn.tcl) 122: if { [get_db lib_cells */AOI211xp5*] ne "" } {
    set_dont_use [get_db lib_cells */AOI211xp5*]
} else {
    puts "WARNING: cell */AOI211xp5* was not found for set_dont_use"
}
@file(syn.tcl) 129: puts "set_dont_use \[get_db lib_cells */OAI322xp33*\]"
set_dont_use [get_db lib_cells */OAI322xp33*]
@file(syn.tcl) 130: if { [get_db lib_cells */OAI322xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI322xp33*]
} else {
    puts "WARNING: cell */OAI322xp33* was not found for set_dont_use"
}
@file(syn.tcl) 137: puts "set_dont_use \[get_db lib_cells */OR2x6*\]"
set_dont_use [get_db lib_cells */OR2x6*]
@file(syn.tcl) 138: if { [get_db lib_cells */OR2x6*] ne "" } {
    set_dont_use [get_db lib_cells */OR2x6*]
} else {
    puts "WARNING: cell */OR2x6* was not found for set_dont_use"
}
@file(syn.tcl) 145: puts "set_dont_use \[get_db lib_cells */A2O1A1O1Ixp25*\]"
set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
@file(syn.tcl) 146: if { [get_db lib_cells */A2O1A1O1Ixp25*] ne "" } {
    set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
} else {
    puts "WARNING: cell */A2O1A1O1Ixp25* was not found for set_dont_use"
}
@file(syn.tcl) 153: puts "set_dont_use \[get_db lib_cells */XNOR2x1*\]"
set_dont_use [get_db lib_cells */XNOR2x1*]
@file(syn.tcl) 154: if { [get_db lib_cells */XNOR2x1*] ne "" } {
    set_dont_use [get_db lib_cells */XNOR2x1*]
} else {
    puts "WARNING: cell */XNOR2x1* was not found for set_dont_use"
}
@file(syn.tcl) 161: puts "set_dont_use \[get_db lib_cells */OAI32xp33*\]"
set_dont_use [get_db lib_cells */OAI32xp33*]
@file(syn.tcl) 162: if { [get_db lib_cells */OAI32xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI32xp33*]
} else {
    puts "WARNING: cell */OAI32xp33* was not found for set_dont_use"
}
@file(syn.tcl) 169: puts "set_dont_use \[get_db lib_cells */FAx1*\]"
set_dont_use [get_db lib_cells */FAx1*]
@file(syn.tcl) 170: if { [get_db lib_cells */FAx1*] ne "" } {
    set_dont_use [get_db lib_cells */FAx1*]
} else {
    puts "WARNING: cell */FAx1* was not found for set_dont_use"
}
@file(syn.tcl) 177: puts "set_dont_use \[get_db lib_cells */OAI21x1*\]"
set_dont_use [get_db lib_cells */OAI21x1*]
@file(syn.tcl) 178: if { [get_db lib_cells */OAI21x1*] ne "" } {
    set_dont_use [get_db lib_cells */OAI21x1*]
} else {
    puts "WARNING: cell */OAI21x1* was not found for set_dont_use"
}
@file(syn.tcl) 185: puts "set_dont_use \[get_db lib_cells */OAI31xp67*\]"
set_dont_use [get_db lib_cells */OAI31xp67*]
@file(syn.tcl) 186: if { [get_db lib_cells */OAI31xp67*] ne "" } {
    set_dont_use [get_db lib_cells */OAI31xp67*]
} else {
    puts "WARNING: cell */OAI31xp67* was not found for set_dont_use"
}
@file(syn.tcl) 193: puts "set_dont_use \[get_db lib_cells */OAI33xp33*\]"
set_dont_use [get_db lib_cells */OAI33xp33*]
@file(syn.tcl) 194: if { [get_db lib_cells */OAI33xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI33xp33*]
} else {
    puts "WARNING: cell */OAI33xp33* was not found for set_dont_use"
}
@file(syn.tcl) 201: puts "set_dont_use \[get_db lib_cells */AO21x2*\]"
set_dont_use [get_db lib_cells */AO21x2*]
@file(syn.tcl) 202: if { [get_db lib_cells */AO21x2*] ne "" } {
    set_dont_use [get_db lib_cells */AO21x2*]
} else {
    puts "WARNING: cell */AO21x2* was not found for set_dont_use"
}
@file(syn.tcl) 209: puts "set_dont_use \[get_db lib_cells */AOI32xp33*\]"
set_dont_use [get_db lib_cells */AOI32xp33*]
@file(syn.tcl) 210: if { [get_db lib_cells */AOI32xp33*] ne "" } {
    set_dont_use [get_db lib_cells */AOI32xp33*]
} else {
    puts "WARNING: cell */AOI32xp33* was not found for set_dont_use"
}
@file(syn.tcl) 216: puts "write_db -to_file pre_syn_generic" 
write_db -to_file pre_syn_generic
@file(syn.tcl) 217: write_db -to_file pre_syn_generic
  Libraries have 600 usable logic and 80 usable sequential lib-cells.
Finished exporting design database to file 'pre_syn_generic' for 'riscv_top' (command execution time mm:ss cpu = 00:01, real = 00:01).
@file(syn.tcl) 218: puts "read_def /tools/scratch/caderichard/hammer_work/configs-design/asic-lab/asic-lab.def" 
read_def /tools/scratch/caderichard/hammer_work/configs-design/asic-lab/asic-lab.def
@file(syn.tcl) 219: read_def /tools/scratch/caderichard/hammer_work/configs-design/asic-lab/asic-lab.def

Reading and processing DEF file '/tools/scratch/caderichard/hammer_work/configs-design/asic-lab/asic-lab.def'...
Parsing DEF file...

Warning : Component not present in netlist. [PHYS-171]
        : The component 'cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST' does not exist.
        : The instance in the DEF COMPONENTS section does not exist in the netlist. If the instance is expected to be pre-placed, check the instance name, otherwise the tool could place it to unexpected location.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[0]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[1]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[2]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[3]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[4]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[5]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[6]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[8]' is not mapped.
Warning : Unmapped component cannot be placed. [PHYS-175]
        : The component 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[9]' is not mapped.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'PHYS-175'.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_tag\[4\]' specified in Pin 'mem_resp_tag\[4\]' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_tag\[3\]' specified in Pin 'mem_resp_tag\[3\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_tag\[3\]' and 'mem_resp_tag\[4\]' located at (350.00000,203.72875).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_tag\[2\]' specified in Pin 'mem_resp_tag\[2\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_tag\[2\]' and 'mem_resp_tag\[4\]' located at (350.00000,203.72875).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_tag\[1\]' specified in Pin 'mem_resp_tag\[1\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_tag\[1\]' and 'mem_resp_tag\[4\]' located at (350.00000,203.72875).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_tag\[0\]' specified in Pin 'mem_resp_tag\[0\]' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[127\]' specified in Pin 'mem_resp_data\[127\]' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[126\]' specified in Pin 'mem_resp_data\[126\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[126\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[125\]' specified in Pin 'mem_resp_data\[125\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[125\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[124\]' specified in Pin 'mem_resp_data\[124\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[124\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[123\]' specified in Pin 'mem_resp_data\[123\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[123\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[122\]' specified in Pin 'mem_resp_data\[122\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[122\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[121\]' specified in Pin 'mem_resp_data\[121\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[121\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[120\]' specified in Pin 'mem_resp_data\[120\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[120\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[119\]' specified in Pin 'mem_resp_data\[119\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[119\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[118\]' specified in Pin 'mem_resp_data\[118\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[118\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[117\]' specified in Pin 'mem_resp_data\[117\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[117\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[116\]' specified in Pin 'mem_resp_data\[116\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[116\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[115\]' specified in Pin 'mem_resp_data\[115\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[115\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[114\]' specified in Pin 'mem_resp_data\[114\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[114\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_resp_data\[113\]' specified in Pin 'mem_resp_data\[113\]' is undefined in netlist.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[113\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-2257'.
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[112\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[111\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Coincident pins detected. [PHYS-226]
        : Pins 'mem_resp_data\[110\]' and 'mem_resp_data\[127\]' located at (350.00000,195.29700).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-226'.

Done parsing DEF file (wall time: 1s, CPU time: 29ms).
Processing DEF file...

Warning : No GCELLGRID statements defined. [PHYS-217]
        : No GCELLGRID statements were found.
        : Automatically creating default gcells.
Creating gcells using auto sizing (no gcell grid) (count: 120575)
  Summary report for DEF file '/tools/scratch/caderichard/hammer_work/configs-design/asic-lab/asic-lab.def'

    Components
    ----------
        Cover:  0
        Fixed:  0
   Soft Fixed:  0
     Physical:  0
         Bump:  0
       Placed: 18
     Unplaced:  0
        TOTAL: 18 (18 are class macro)
   
  There is one component that does not exist in the netlist.
   
          Pins
          ----
        Cover:   0
        Fixed:   0
     Physical:   0
       Placed: 141
     Unplaced: 209
        TOTAL: 350
   
          Nets
          ----
         Read: 0
      Skipped: 0
        TOTAL: 0
   
   SpecialNets
   -----------
         Read: 0
      Skipped: 0
        TOTAL: 0
   
       Fences: 0
       Guides: 0
      Regions: 0

Done processing DEF file (wall time: 0s, CPU time: 121ms).
   
  ========================
  Physical Message Summary
  ========================
   
    1 /  1  W   PHYS-171  Component not present in netlist.
  122 / 10  W   PHYS-175  Unmapped component cannot be placed.
    1 /  1  W   PHYS-217  No GCELLGRID statements defined.
  127 / 20  W   PHYS-226  Coincident pins detected.
  342 / 20  W  PHYS-2257  Net specified in pin is undefined in the netlist.
   
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
Done reading and processing DEF file '/tools/scratch/caderichard/hammer_work/configs-design/asic-lab/asic-lab.def' (wall time: 1s, CPU time: 319ms).

@file(syn.tcl) 220: puts "syn_generic -physical" 
syn_generic -physical
@file(syn.tcl) 221: syn_generic -physical

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 28 2023 12:26:23
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        209  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 0s, CPU time: 0.00s

Checking routing resources.

Done checking routing resources.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'mem_req_data_bits' in module 'cache'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'mem_req_data_mask' in module 'cache'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'cpu_req_data' of instance 'icache' of module 'cache'.
        : The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'mem_req_data_ready' of instance 'icache' of module 'cache'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrEq' of instance 'FETCH_CTRL' of module 'RiscvControl'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrLt' of instance 'FETCH_CTRL' of module 'RiscvControl'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'write_addr' in module 'CSR'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrEq' of instance 'MW_CTRL' of module 'RiscvControl'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrLt' of instance 'MW_CTRL' of module 'RiscvControl'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'rs1_val' of instance 'RISCV_CSR' of module 'CSR'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'mw_stall' in module 'RiscvDataMW'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'f_inst' of instance 'DATA_HAZARD' of module 'HazardDetect'.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Mapping ChipWare ICG instances in riscv_top
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[7]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/cpu_resp_valid_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/cpu_req_ready_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/cpu_req_ready_reg'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/cpu_resp_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[7]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/dcache/mem_req_rw_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/sram_cpu_web_0_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[0]306'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[1]307'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[0]316'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[1]317'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[2]318'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[3]319'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[4]320'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[5]321'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[6]322'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[7]323'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/cpu_req_ready_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/cpu_resp_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/memory_rw_ctr_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/memory_rw_ctr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[7]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/mem_req_rw_reg'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/sram_cpu_web_0_reg'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/memory_rw_ctr_reg[0]306'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/memory_rw_ctr_reg[1]307'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[0]316'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[1]317'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[2]318'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[3]319'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[4]320'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[5]321'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[6]322'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[7]323'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 112 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 44 hierarchical instances.
[Clock Gating] Propagating constants done. (2 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
[Clock Gating] Removing redundant muxes pre insertion done. (0 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:riscv_top'
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        1088		 83%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            4		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      218		 17%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  0%
Total flip-flops                        1312		100%
Total CG Modules                        34
[Clock Gating] Clock gating design done. (1 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
##Generic Timing Info for library domain: PVT_0P63V_100C.setup_cond typical gate delay: 22.7 ps std_slew: 5.5 ps std_load: 0.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Running DP early constant propagation (netlist riscv_top)...
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/cpu_resp_valid_reg305'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cpu/stall_next_reg'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_branch_PCSel_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[19]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/CSRSel_reg'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/load_sel_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/load_sel_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/load_unsigned_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[31]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[3]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_sel_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_sel_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'cpu/DATA_DX/DX_CTRL/ALU_DEC/ALUop_reg[0]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'cpu/DATA_DX/DX_CTRL/ALU_DEC/ALUop_reg[1]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-15'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'cpu/DATA_DX/DX_CTRL/IMM_DEC/ImmSel_reg[0]'.
        : The value used to replace the latch can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'cpu/DATA_DX/DX_CTRL/IMM_DEC/ImmSel_reg[1]'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'cpu/DATA_DX/DX_CTRL/IMM_DEC/ImmSel_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/Data_ALU/Out_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/Data_ALU/Out_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/Data_ALU/Out_reg[2]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-14'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[31]'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[1]309'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[2]310'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[3]311'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[4]312'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[5]313'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[6]314'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[7]315'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[31]'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[1]309'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[2]310'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[3]311'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[4]312'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[5]313'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[6]314'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[7]315'.
...done running DP early constant propagation (netlist riscv_top).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1425 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 77 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'riscv_top' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Processing pre-genopt PAS flow...
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
------------------------------------------------
| Trick     | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
| ume_ssm   |       0 |       0 |         0.00 | 
| ume_sweep |       0 |       0 |         0.00 | 
| ume_share |       0 |       0 |         0.00 | 
------------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside Memory151 = 0
#Special hiers formed inside PCGen = 0
#Special hiers formed inside Regfile = 0
#Special hiers formed inside Riscv151 = 0
#Special hiers formed inside RiscvDataDX = 0
#Special hiers formed inside RiscvDataMW = 0
#Special hiers formed inside cache = 0
#Special hiers formed inside cache_1 = 0
#Special hiers formed inside riscv_arbiter = 0
#Special hiers formed inside riscv_top = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 20, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.016s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed clip mux common data inputs (accepts: 2, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
------------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |         0.00 | 
| hlo_infer_macro             |       0 |      20 |         3.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |         0.00 | 
| hlo_mux_decode              |       0 |       0 |         0.00 | 
| hlo_chop_mux                |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         0.00 | 
| hlo_mux_consolidation       |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |         0.00 | 
| hlo_inequality_transform    |       0 |       0 |         3.00 | 
| hlo_reconv_opt              |       0 |       0 |         1.00 | 
| hlo_restructure             |       0 |       0 |         1.00 | 
| hlo_identity_transform      |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         0.00 | 
| hlo_mux_consolidation       |       0 |       0 |         0.00 | 
| hlo_optimize_datapath       |       0 |       0 |         0.00 | 
| hlo_datapath_recast         |       0 |       0 |         0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        16.00 | 
| hlo_clip_mux_input          |       2 |       0 |         0.00 | 
| hlo_clip                    |       0 |       0 |         0.00 | 
| hlo_cleanup                 |       0 |       0 |         0.00 | 
------------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 12
g219 g220 g229 g230 g244 mux_cpu_req_ready_295_11 mux_dirty_bits_295_11 mux_mem_req_valid_295_11 mux_sram_mem_web_0_295_11 mux_sram_mem_web_1_295_11 mux_tag_cpu_web_295_11 mux_nextstate_389_463 
SOP DEBUG : Module= cache, Cluster= ctl_state_295_11, ctl= 2, Non-ctl= 12
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_state_295_11.
Number of non-ctl's : 19
g219 g220 g225 g226 g229 g230 g244 g257 g452 g453 g454 mux_cpu_req_ready_295_11 mux_dirty_bits_295_11 mux_mem_req_data_valid_295_11 mux_mem_req_valid_295_11 mux_sram_mem_web_0_295_11 mux_sram_mem_web_1_295_11 mux_tag_cpu_web_295_11 mux_nextstate_389_466 
SOP DEBUG : Module= cache_1, Cluster= ctl_state_295_11, ctl= 2, Non-ctl= 19
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_state_295_11.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'riscv_top':
          live_trim(4) sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'riscv_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_7_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_0_c0 in cache_1: area: 43788872 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_7_0_c1 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c2 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c3 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c4 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c5 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c6 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c7 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_7_0_c7 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 32841654.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         43788872           32841654           32841654           32841654           32841654           32841654           32841654           32841654  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               43788872 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START               98524962 (+125.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END              218944360 (+122.22)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               32841654 ( -57.14)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_7_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_6_0_c0 in cache: area: 43788872 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_6_0_c1 in cache: area: 32841654 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c2 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c3 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c4 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c5 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c6 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c7 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_6_0_c7 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 32841654.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         43788872           32841654           32841654           32841654           32841654           32841654           32841654           32841654  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               43788872 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START               98524962 (+125.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END              218944360 (+122.22)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               32841654 ( -57.14)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_6_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'riscv_top'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: riscv_top, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.015s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: riscv_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
-----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (ms) | 
-----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        15.00 | 
| hlo_logic_reduction        |       0 |       0 |         0.00 | 
| hlo_mux_reorder            |       0 |       0 |         0.00 | 
-----------------------------------------------------------------
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/nextstate_reg[0]'.
        : This optimization replaces a latch with a feedthrough.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/nextstate_reg[1]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/nextstate_reg[2]'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: riscv_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        40.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                                                    Message Text                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-237   |Warning|    1|Port redeclared with different type or size.                                                                         |
|           |       |     |The type associated with the two declarations of a port should be identical.                                         |
|CDFG-250   |Info   |    7|Processing multi-dimensional arrays.                                                                                 |
|CDFG-372   |Info   |   42|Bitwidth mismatch in assignment.                                                                                     |
|           |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit    |
|           |       |     | assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum   |
|           |       |     | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning  |
|           |       |     | for any bitwidth mismatch that appears in this implicit assignment.                                                 |
|CDFG-373   |Info   |    9|Sign mismatch in assignment.                                                                                         |
|CDFG-472   |Warning|    1|Unreachable statements for case item.                                                                                |
|CDFG-500   |Info   |   12|Unused module input port.                                                                                            |
|           |       |     |(In port definition within the module, the input port is not used in any assignment statements or conditional express|
|           |       |     | ions for decision statements.                                                                                       |
|CDFG-508   |Warning|    2|Removing unused register.                                                                                            |
|           |       |     |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch,  |
|           |       |     | set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                 |
|CDFG-562   |Warning|    1|Input port connected to output instance port.                                                                        |
|CDFG-738   |Info   |   24|Common subexpression eliminated.                                                                                     |
|CDFG-739   |Info   |   24|Common subexpression kept.                                                                                           |
|CDFG-769   |Info   |    3|Identified sum-of-products logic to be optimized during syn_generic.                                                 |
|CDFG-771   |Info   |    1|Replaced logic with a constant value.                                                                                |
|CDFG2G-616 |Info   |   25|Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                     |
|           |       |     |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)            |
|           |       |     | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)   |
|           |       |     | or 'set_db hdl_latch_keep_feedback true'(CUI)                                                                       |
|           |       |     | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.               |
|CDFG2G-622 |Warning|   52|Signal or variable has multiple drivers.                                                                             |
|           |       |     |This may cause simulation mismatches between the original and synthesized designs.                                   |
|CPI-502    |Info   |    1|No isolation rules defined.                                                                                          |
|CPI-503    |Info   |    1|No level shifter rules defined.                                                                                      |
|CPI-517    |Info   |    1|Completed isolation cell insertion.                                                                                  |
|CPI-518    |Info   |    1|Completed level shifter insertion.                                                                                   |
|CWD-19     |Info   |   61|An implementation was inferred.                                                                                      |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                                                                                           |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                                                                                      |
|DPOPT-3    |Info   |    2|Implementing datapath configurations.                                                                                |
|DPOPT-4    |Info   |    2|Done implementing datapath configurations.                                                                           |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                                                                                        |
|ELAB-1     |Info   |    1|Elaborating Design.                                                                                                  |
|ELAB-2     |Info   |   20|Elaborating Subdesign.                                                                                               |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                                                                             |
|ELABUTL-123|Warning|    4|Undriven module output port.                                                                                         |
|ELABUTL-124|Warning|    3|Unconnected instance input port detected.                                                                            |
|           |       |     |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                   |
|           |       |     | ' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected  |
|           |       |     | instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute   |
|           |       |     | 'hdl_unconnected_value', the default value is 0.                                                                    |
|ELABUTL-127|Warning|    5|Undriven module input port.                                                                                          |
|           |       |     |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                   |
|           |       |     | ' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports |
|           |       |     | are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default    |
|           |       |     | value is 0.                                                                                                         |
|ELABUTL-128|Info   |    4|Undriven module output port.                                                                                         |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                    |
|ELABUTL-129|Info   |    3|Unconnected instance input port detected.                                                                            |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.                                  |
|ELABUTL-131|Info   |    5|Undriven module input port.                                                                                          |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of undriven input port.                                     |
|ELABUTL-132|Info   |   10|Unused instance port.                                                                                                |
|           |       |     |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.         |
|GLO-12     |Info   |  250|Replacing a flip-flop with a logic constant 0.                                                                       |
|           |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or                       |
|           |       |     | 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential   |
|           |       |     | with command 'report sequential -deleted' (on Reason 'constant0').                                                  |
|GLO-13     |Info   |    1|Replacing a flip-flop with a logic constant 1.                                                                       |
|           |       |     |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or                       |
|           |       |     | 'optimize_constant_1_seq' instance attribute to 'false'.                                                            |
|GLO-14     |Info   |  108|Replacing a latch with a logic constant 0.                                                                           |
|           |       |     |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                     |
|GLO-15     |Info   |   22|Replacing a latch with a logic constant 1.                                                                           |
|           |       |     |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                     |
|GLO-16     |Info   |    3|Deleting a transparent latch.                                                                                        |
|           |       |     |This optimization replaces a latch with a feedthrough.                                                               |
|GLO-17     |Info   |   17|Replacing a blocking latch with a logic constant 0.                                                                  |
|           |       |     |The value used to replace the latch can be set by the root attribute 'optimize_seq_x_to'.                            |
|GLO-34     |Info   |    6|Deleting instances not driving any primary outputs.                                                                  |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical      |
|           |       |     | instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the     |
|           |       |     | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to    |
|           |       |     | false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign        |
|           |       |     | attribute to 'false' or 'preserve' instance attribute to 'true'.                                                    |
|GLO-40     |Info   |    6|Combinational hierarchical blocks with identical inputs have been merged.                                            |
|           |       |     |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the      |
|           |       |     | 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance  |
|           |       |     | attribute to 'false'.                                                                                               |
|GLO-45     |Info   |   41|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                            |
|           |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute|
|           |       |     | 'optimize_constant_feedback_seq' controls this optimization.                                                        |
|INVS-8     |Info   |    1|Innovus executable found.                                                                                            |
|           |       |     |The specified Innovus executable will be used for the Innovus batch jobs.                                            |
|LBR-41     |Info   | 2131|An output library pin lacks a function attribute.                                                                    |
|           |       |     |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model      |
|           |       |     | (because one of its outputs does not have a valid function.                                                         |
|LBR-43     |Warning|   57|Libcell has no area attribute.  Defaulting to 0 area.                                                                |
|           |       |     |Specify a valid area value for the libcell.                                                                          |
|LBR-109    |Info   |    1|Set default library domain.                                                                                          |
|LBR-155    |Info   |   28|Mismatch in unateness between 'timing_sense' attribute and the function.                                             |
|           |       |     |The 'timing_sense' attribute will be respected.                                                                      |
|LBR-161    |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                           |
|LBR-162    |Info   |   68|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                              |
|           |       |     |Setting the 'timing_sense' to non_unate.                                                                             |
|LBR-412    |Info   |   77|Created nominal operating condition.                                                                                 |
|           |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source     |
|           |       |     | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).         |
|LBR-516    |Info   |  513|Missing library level attribute.                                                                                     |
|LBR-519    |Info   |   57|Missing threshold parameters.                                                                                        |
|LBR-526    |Warning|   57|Missing sequential block in the sequential cell.                                                                     |
|PHYS-12    |Warning|    2|The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for   |
|           |       |     | layer, MINSPACING for layers, etc.                                                                                  |
|           |       |     |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file   |
|           |       |     | with wrong parameters.                                                                                              |
|PHYS-13    |Warning|    1|The value of the wire parameter is too big.                                                                          |
|           |       |     |Check the consistency of the specified wire parameter.                                                               |
|PHYS-14    |Warning|    5|The value of the wire parameter is too small.                                                                        |
|           |       |     |Check the consistency of the specified wire parameter.                                                               |
|PHYS-15    |Warning|   30|Missing wire parameter.                                                                                              |
|           |       |     |Check the wire parameter in LEF technology files.                                                                    |
|PHYS-25    |Warning|    4|Minimum width of layer in LEF does not match minimum width of layer in cap table.                                    |
|           |       |     |Compare the layer MinWidth of the cap_table_file with the MinWidth (WIDTH)                                           |
|           |       |     | of the corresponding layer in LEF. Set the attribute 'shrink_factor' to adjust the MinWidth layer value in the      |
|           |       |     | captable file                                                                                                       |
|PHYS-106   |Warning|    3|Site already defined before, duplicated site will be ignored.                                                        |
|PHYS-129   |Info   |    9|Via with no resistance will have a value of '0.0' assigned for resistance value.                                     |
|           |       |     |If this is the expected behavior, this message can be ignored.                                                       |
|PHYS-171   |Warning|    1|Component not present in netlist.                                                                                    |
|           |       |     |The instance in the DEF COMPONENTS section does not exist in the netlist. If the instance is expected to be          |
|           |       |     | pre-placed, check the instance name, otherwise the tool could place it to unexpected location.                      |
|PHYS-175   |Warning|  122|Unmapped component cannot be placed.                                                                                 |
|PHYS-217   |Warning|    1|No GCELLGRID statements defined.                                                                                     |
|           |       |     |Automatically creating default gcells.                                                                               |
|PHYS-226   |Warning|  127|Coincident pins detected.                                                                                            |
|PHYS-279   |Warning|   40|Physical cell not defined in library.                                                                                |
|           |       |     |Ensure that the proper library files are available and have been imported.                                           |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.                                                                         |
|PHYS-2257  |Warning|  342|Net specified in pin is undefined in the netlist.                                                                    |
|POPT-12    |Info   |    1|Could not find any user created clock-gating module.                                                                 |
|           |       |     |Looking for Integrated clock-gating cell in library.                                                                 |
|POPT-96    |Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                      |
|           |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                      |
|SDC-202    |Error  |    7|Could not interpret SDC command.                                                                                     |
|           |       |     |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added |
|           |       |     | to the Tcl variable $::dc::sdc_failed_commands.                                                                     |
|SDC-204    |Error  |    1|Invalid SDC command option combination.                                                                              |
|           |       |     |This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if|
|           |       |     | you believe this option combination should be supported.                                                            |
|SDC-208    |Warning|    7|Could not find requested search value.                                                                               |
|           |       |     |Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object |
|           |       |     | is existing with different naming style.                                                                            |
|SDC-209    |Warning|    1|One or more commands failed when these constraints were applied.                                                     |
|           |       |     |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.  |
|SYNTH-1    |Info   |    1|Synthesizing.                                                                                                        |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                                                                            |
|VLOGPT-6   |Warning|    1|Replacing previously read Verilog description.                                                                       |
|           |       |     |A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog|
|           |       |     | descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following        |
|           |       |     | descriptions:
       interface
       program
       package.                                                       |
|VLOGPT-21  |Warning|    1|Suspicious implicit wire declaration.                                                                                |
|           |       |     |An implicit wire is declared for an undeclared symbol occurring within a module instance or within the target of an  |
|           |       |     | assign statement.  If an undeclared symbol occurs within a subexpression in one of these contexts, it may be a      |
|           |       |     | coding error.                                                                                                       |
|VLOGPT-35  |Warning|    1|Ignoring unsynthesizable delay specifier (#<n>)                                                                      |
|           |       |     | mentioned in verilog file. These delay numbers are for simulation purpose only.                                     |
|           |       |     |All delay numbers assigned or used in behavioral code are for simulation purposes only and are not synthesizable.    |
|           |       |     | These values are ignored during synthesis. This warning is issued only once per module.                             |
|VLOGPT-37  |Warning|    2|Ignoring unsynthesizable construct.                                                                                  |
|           |       |     |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    |
|           |       |     | - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system   |
|           |       |     | task enable
    - reg declaration with initial value
    - specify block.                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------
Processing post-genopt PAS flow...
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 28 2023 12:26:32
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        209  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Abnormal Utilization      |   PASS   |          0  |          1  |           |                                                             
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 2s, CPU time: 1.89s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is riscv_top.
        : Use 'check_floorplan -detailed' command to list the violation details and fix them if necessary.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Mapper: Libraries have:
	domain PVT_0P63V_100C.setup_cond: 600 combo usable cells and 80 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/icache/state_reg[2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/state_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/dirty_bits_reg[0]308'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        33		 45%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            4		  5%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      35		 47%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  3%
Total flip-flops                        74		100%
Total CG Modules                        2
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------
|  Id   |  Sev  |Count|                                                      Message Text                                                       |
-------------------------------------------------------------------------------------------------------------------------------------------------
|GB-6   |Info   |    2|A datapath component has been ungrouped.                                                                                 |
|GLO-12 |Info   |    1|Replacing a flip-flop with a logic constant 0.                                                                           |
|       |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' |
|       |       |     | instance attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential |
|       |       |     | -deleted' (on Reason 'constant0').                                                                                      |
|GLO-14 |Info   |    1|Replacing a latch with a logic constant 0.                                                                               |
|       |       |     |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                         |
|GLO-34 |Info   |    1|Deleting instances not driving any primary outputs.                                                                      |
|       |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance |
|       |       |     | does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the                  |
|       |       |     | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false  |
|       |       |     | to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to     |
|       |       |     | 'false' or 'preserve' instance attribute to 'true'.                                                                     |
|GLO-45 |Info   |    1|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                |
|       |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute    |
|       |       |     | 'optimize_constant_feedback_seq' controls this optimization.                                                            |
|LBR-155|Info   |   16|Mismatch in unateness between 'timing_sense' attribute and the function.                                                 |
|       |       |     |The 'timing_sense' attribute will be respected.                                                                          |
|MAP-36 |Warning|    1|The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring.           |
|       |       |     |Use 'check_floorplan -detailed' command to list the violation details and fix them if necessary.                         |
|POPT-96|Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                          |
|       |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                          |
-------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    68 ps
Target path end-point (Pin: mem/dcache/cpu_resp_data_reg[31]/d)

Cost Group 'cg_enable_group_clk' target slack:   115 ps
Target path end-point (Pin: cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA (ICGx1_ASAP7_75t_R/ENA))

clockgate: AllowExtraInstancesInCgHierarchyRAII
Info    : Removed a clock-gating instance. [CG-400]
        : Removed clock-gating instance 'hinst:riscv_top/cpu/PC_GEN/CLKGATE_RC_CG_HIER_INST0'.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    74       48        100.0
Excluded from State Retention      74       48        100.0
    - Will not convert             74       48        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      74       48        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
  Eliminate succeeded.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
Warning : CG test connection is running on a generic netlist. [POPT-702]
        : This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_top, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 8, CPU_Time 6.999952
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) | 100.0(100.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) | 100.0(100.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Checking out license: Genus_Physical_Opt
[12:26:36.151467] Periodic Lic check successful
[12:26:36.151489] Feature usage summary:
[12:26:36.151490] Genus_Synthesis
[12:26:36.151491] Genus_Physical_Opt
[12:26:36.151491] Genus_Low_Power_Opt

Skipping gbf_eliminate ...
NP info: starts enhanced cluster placement for def 'riscv_top' in netlist 'riscv_top'
NP info: ple wire load mode: cluster
NP info:  configuring NP to use 1 threads
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
NP info: #insts: 0
NP info: instances: 193  util: 0.5%
NP info: #iterations: 10
NP info: iteration #1 overlap: 0.807  net_length: 1.6745e+04
NP info: iteration #2 overlap: 0.837  net_length: 1.5689e+04
NP info: iteration #3 overlap: 0.675  net_length: 1.8958e+04
NP info: record placement result to RC db.
NP info:  port placement results:
  total ports: 350
  fixed: 0
  prePlaced(not moved): 0
  prePlaced(moved): 141
  placed(new): 0
  dangling/unplaced: 209
  overlap: 0.901
NP info: #insts: 0
NP info: instances: 193  util: 0.5%
NP info: #iterations: 10
NP info: iteration #4 overlap: 0.695  net_length: 1.7649e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #5 overlap: 0.035  net_length: 2.6908e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #6 overlap: 0.027  net_length: 2.6587e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #7 overlap: 0.009  net_length: 2.9194e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #8 overlap: 0.007  net_length: 3.0736e+04
NP info: iteration #9 overlap: 0.000  net_length: 3.0569e+04
NP info: iteration #10 overlap: 0.000  net_length: 3.0989e+04
NP info: record placement result to RC db.
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
NP info: plc_global runtime  elapsed: 8 seconds (0.1 minutes), CPU: 6 seconds (0.1 minutes)
NP info: ends cluster placement for def 'riscv_top' in netlist 'riscv_top'

Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Nov 28 2023  12:26:46 pm
  Module:                 riscv_top
  Library domain:         PVT_0P63V_100C.setup_cond
    Domain index:         0
    Technology libraries: asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020 1.0
                          SRAM1RW1024x16_PVT_0P63V_100C 0
                          SRAM1RW1024x17_PVT_0P63V_100C 0
                          SRAM1RW1024x32_PVT_0P63V_100C 0
                          SRAM1RW1024x37_PVT_0P63V_100C 0
                          SRAM1RW1024x38_PVT_0P63V_100C 0
                          SRAM1RW1024x44_PVT_0P63V_100C 0
                          SRAM1RW1024x64_PVT_0P63V_100C 0
                          SRAM1RW1024x8_PVT_0P63V_100C 0
                          SRAM1RW2048x8_PVT_0P63V_100C 0
                          SRAM1RW128x12_PVT_0P63V_100C 0
                          SRAM1RW128x14_PVT_0P63V_100C 0
                          SRAM1RW128x22_PVT_0P63V_100C 0
                          SRAM1RW128x40_PVT_0P63V_100C 0
                          SRAM1RW128x46_PVT_0P63V_100C 0
                          SRAM1RW128x48_PVT_0P63V_100C 0
                          SRAM1RW128x64_PVT_0P63V_100C 0
                          SRAM1RW128x8_PVT_0P63V_100C 0
                          SRAM1RW256x128_PVT_0P63V_100C 0
                          SRAM1RW256x32_PVT_0P63V_100C 0
                          SRAM1RW256x46_PVT_0P63V_100C 0
                          SRAM1RW256x48_PVT_0P63V_100C 0
                          SRAM1RW256x64_PVT_0P63V_100C 0
                          SRAM1RW256x8_PVT_0P63V_100C 0
                          SRAM1RW32x50_PVT_0P63V_100C 0
                          SRAM1RW4096x16_PVT_0P63V_100C 0
                          SRAM1RW4096x8_PVT_0P63V_100C 0
                          SRAM1RW512x128_PVT_0P63V_100C 0
                          SRAM1RW512x32_PVT_0P63V_100C 0
                          SRAM1RW512x64_PVT_0P63V_100C 0
                          SRAM1RW512x8_PVT_0P63V_100C 0
                          SRAM1RW64x128_PVT_0P63V_100C 0
                          SRAM1RW64x20_PVT_0P63V_100C 0
                          SRAM1RW64x21_PVT_0P63V_100C 0
                          SRAM1RW64x22_PVT_0P63V_100C 0
                          SRAM1RW64x32_PVT_0P63V_100C 0
                          SRAM1RW64x34_PVT_0P63V_100C 0
                          SRAM1RW64x8_PVT_0P63V_100C 0
                          SRAM2RW128x16_PVT_0P63V_100C 0
                          SRAM2RW128x32_PVT_0P63V_100C 0
                          SRAM2RW128x4_PVT_0P63V_100C 0
                          SRAM2RW128x8_PVT_0P63V_100C 0
                          SRAM2RW16x16_PVT_0P63V_100C 0
                          SRAM2RW16x32_PVT_0P63V_100C 0
                          SRAM2RW16x4_PVT_0P63V_100C 0
                          SRAM2RW16x8_PVT_0P63V_100C 0
                          SRAM2RW32x16_PVT_0P63V_100C 0
                          SRAM2RW32x22_PVT_0P63V_100C 0
                          SRAM2RW32x32_PVT_0P63V_100C 0
                          SRAM2RW32x33_PVT_0P63V_100C 0
                          SRAM2RW32x39_PVT_0P63V_100C 0
                          SRAM2RW32x4_PVT_0P63V_100C 0
                          SRAM2RW32x8_PVT_0P63V_100C 0
                          SRAM2RW64x16_PVT_0P63V_100C 0
                          SRAM2RW64x24_PVT_0P63V_100C 0
                          SRAM2RW64x32_PVT_0P63V_100C 0
                          SRAM2RW64x4_PVT_0P63V_100C 0
                          SRAM2RW64x8_PVT_0P63V_100C 0
  Operating conditions:   PVT_0P63V_100C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Design already placed...
Updating congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
  Calculating overflow...
  Calculating congestion data...
Done updating congestion map (time: 0s).
There is no ndr for this design!
dbgNanoPerDBU = 0.250000
INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6188): Importing multi-corner technology file(s) for preRoute extraction...

INFO (IMPEXT-5003): /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06

INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6209): Completed (cpu: 2277775.000000 real: 2277775.000000)

dbgNanoPerDBU = 0.250000
dbgNanoPerDBU = 0.250000
Updating congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
  Calculating overflow...
  Calculating congestion data...
  Calculating gcell capacitance using probabilistic extraction...
No NDR for EEKit
Done updating congestion map (time: 0s).


Resistance and Capacitance data generated.

Generating data to compare PLE estimates with placement based R and C..
Total sampled nets = 129
Data generated.

Generating correlation factors for PLE..
Done.

Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : riscv_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Completed PLE correlation.

PBS_Generic_Opt-Physical - Elapsed_Time 24, CPU_Time 22.0
stamp 'PBS_Generic_Opt-Physical' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  24.1( 25.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  75.9( 75.0) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Updating congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
  Calculating overflow...
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
  Calculating congestion data...
Done updating congestion map (time: 0s).
Updating congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
  Calculating overflow...
Info : Installing 3-D Early Global router...
Info : Initializing 3-D Early Global router engine...
Info : Selected via 'VIA12' for layer 1 (M1).
Info : Selected via 'VIA23' for layer 2 (M2).
Info : Selected via 'VIA34' for layer 3 (M3).
Info : Selected via 'VIA45' for layer 4 (M4).
Info : Selected via 'VIA56' for layer 5 (M5).
Info : Selected via 'VIA67' for layer 6 (M6).
Info : Selected via 'VIA78' for layer 7 (M7).
Info : Selected via 'VIA89' for layer 8 (M8).
Info : Selected via 'VIA9Pad' for layer 9 (M9).
Info : 3-D Early Global router initialization complete.
Info : 3-D Early Global router installation complete.
Info : Deleting 3-D Early Global router data...
Info : 3-D Early Global router data deletion complete.
(I)      supplyScaleFactorH = 1.00 supplyScaleFactorV = 1.00 
(I)      Layer: 1  horizontal offset: 0  vertical offset: 0  width: 288  spacing: 288  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 2  horizontal offset: -4320  vertical offset: 0  width: 288  spacing: 288  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 3  horizontal offset: 0  vertical offset: 0  width: 288  spacing: 288  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 4  horizontal offset: 48  vertical offset: 0  width: 384  spacing: 384  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 5  horizontal offset: 0  vertical offset: 0  width: 384  spacing: 384  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 6  horizontal offset: 512  vertical offset: 0  width: 512  spacing: 512  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 7  horizontal offset: 0  vertical offset: 512  width: 512  spacing: 512  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 8  horizontal offset: 640  vertical offset: 0  width: 640  spacing: 640  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 9  horizontal offset: 0  vertical offset: 640  width: 640  spacing: 640  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 10  horizontal offset: 640  vertical offset: 0  width: 640  spacing: 640  LEF preferred pitch: 0 orientation: 0
(I)      Pitch for layer 1 is 576 spacing 288 width 288 
(I)      Pitch for layer 2 is 576 spacing 288 width 288 
(I)      Pitch for layer 3 is 576 spacing 288 width 288 
(I)      Pitch for layer 4 is 768 spacing 384 width 384 
(I)      Pitch for layer 5 is 768 spacing 384 width 384 
(I)      Pitch for layer 6 is 1024 spacing 512 width 512 
(I)      Pitch for layer 7 is 1024 spacing 512 width 512 
(I)      Pitch for layer 8 is 1280 spacing 640 width 640 
(I)      Pitch for layer 9 is 1280 spacing 640 width 640 
(I)      Pitch for layer 10 is 1280 spacing 640 width 640 
(I)      build grid graph
(I)      Number of track sets: 9 
(I)      Layer10  start=2176  num=2082  pitch=1536  ruleId=0
(I)      Layer9  start=2080  num=1943  pitch=1440  ruleId=0
(I)      Layer8  start=2176  num=2082  pitch=1536  ruleId=0
(I)      Layer7  start=1664  num=2430  pitch=1152  ruleId=0
(I)      Layer6  start=1664  num=2777  pitch=1152  ruleId=0
(I)      Layer5  start=864  num=3240  pitch=864  ruleId=0
(I)      Layer4  start=816  num=4166  pitch=768  ruleId=0
(I)      Layer3  start=576  num=4861  pitch=576  ruleId=0
(I)      Layer2  start=576  num=5555  pitch=576  ruleId=0
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
(I)      Read NDR Rules.. (0)
(I)      Read blockage information..
(I)      Total routing blockages: 3278 (PGWire: 0, PGVia: 0 InstBlk: 3278)
(I)      Read numBlocks=3278  readInBlocks=3278
(I)      Read testcase time = 0.010 seconds

(I)      Loading nets...
(I)      Read net information.. (337)
(I)      Read Num Blocks=3278  Num Prerouted Wires=0  Num CS=0
(I)      Layer 1 (H) : #blockages 20 : #preroutes 0
(I)      Layer 2 (V) : #blockages 18 : #preroutes 0
(I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
(I)      Layer 4 (V) : #blockages 0 : #preroutes 0
(I)      Layer 5 (H) : #blockages 0 : #preroutes 0
(I)      Layer 6 (V) : #blockages 0 : #preroutes 0
(I)      Layer 7 (H) : #blockages 0 : #preroutes 0
(I)      Layer 8 (V) : #blockages 0 : #preroutes 0
(I)      Layer 9 (H) : #blockages 0 : #preroutes 0
(I)      -- via cost per layer --
(I)      Layer  1  Cost 100.00
(I)      Layer  2  Cost 100.00
(I)      Layer  3  Cost 100.00
(I)      Layer  4  Cost 100.00
(I)      Layer  5  Cost 100.00
(I)      Layer  6  Cost 100.00
(I)      Layer  7  Cost 100.00
(I)      Layer  8  Cost 100.00
(I)      Layer  9  Cost 300.00
(I)      ---------------------Grid Graph Info--------------------
(I)      Routing area        : (0, 0) - (2800000, 3200000)
(I)      Core area           : (0, 0) - (1400000, 1600000)
(I)      Site width          :   864  (dbu)
(I)      Row height          :    -1  (dbu)
(I)      GCell row height    :  4320  (dbu)
(I)      GCell width         :  8640  (dbu)
(I)      GCell height        :  8640  (dbu)
(I)      Grid                :   325   371    10
(I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
(I)      Vertical capacity   :     0     0  8640     0  8640     0  8640     0  8640     0
(I)      Horizontal capacity :     0  8640     0  8640     0  8640     0  8640     0  8640
(I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
(I)      Default wire space  :   288   288   288   384   384   512   512   640   640   640
(I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280  1280
(I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536  1440  1536
(I)      First track coord   : -2147483648   576   576   816   864  1664  1664  2176  2080  2176
(I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  7.50  7.50  5.62  6.00  5.62
(I)      Total num of tracks :     0  5555  4860  4166  3240  2777  2429  2082  1943  2082
(I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
(I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
(I)      --------------------------------------------------------

[NR-eGR] ============ Routing rule table ============
[NR-eGR] ========================================
[NR-eGR] 
(I)      ======== NDR :  =========
(I)      +--------------+--------+
(I)      |           ID |      0 |
(I)      |         Name |        |
(I)      |      Default |    yes |
(I)      |  Clk Special |     no |
(I)      | Hard spacing |     no |
(I)      |    NDR track | (none) |
(I)      |      NDR via | (none) |
(I)      |  Extra space |      0 |
(I)      |      Shields |      0 |
(I)      |   Demand (H) |      1 |
(I)      |   Demand (V) |      1 |
(I)      |        #Nets |      0 |
(I)      +--------------+--------+
(I)      +-------------------------------------------------------------------------------------+
(I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
(I)      +-------------------------------------------------------------------------------------+
(I)      |    M1      0        0    576      576      1      1      1    100    100        yes |
(I)      |    M2      0        0    576      576      1      1      1    100    100        yes |
(I)      |    M3      0        0    576      576      1      1      1    100    100        yes |
(I)      |    M4      0        0    768      768      1      1      1    100    100        yes |
(I)      |    M5      0        0    864      864      1      1      1    100    100        yes |
(I)      |    M6      0        0   1152     1152      1      1      1    100    100        yes |
(I)      |    M7      0        0   1152     1152      1      1      1    100    100        yes |
(I)      |    M8      0        0   1536     1536      1      1      1    100    100        yes |
(I)      |    M9      0        0   1440     1440      1      1      1    100    100        yes |
(I)      |   Pad      0        0   1536     1536      1      1      1    100    100        yes |
(I)      +-------------------------------------------------------------------------------------+
(I)      Via demand for each layer
(I)       L :    UP :  DOWN : CROSS : STACK :  DCUT
(I)       1 :     0 :     0 :     0 :    53 :    53
(I)       2 :     0 :     0 :     0 :    53 :    53
(I)       3 :     0 :     0 :     0 :    55 :    55
(I)       4 :     0 :     0 :     0 :    56 :    56
(I)       5 :     0 :     0 :     0 :    57 :    57
(I)       6 :     0 :     0 :     0 :    56 :    56
(I)       7 :     0 :     0 :     0 :    57 :    57
(I)       8 :     0 :     0 :     0 :    56 :    56
(I)       9 :   106 :     0 :   106 :   159 :   159
(I)      10 :     0 :   106 :   106 :   159 :   159
(I)      =============== Blocked Tracks ===============
(I)      +-------+---------+----------+---------------+
(I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
(I)      +-------+---------+----------+---------------+
(I)      |     1 |       0 |        0 |         0.00% |
(I)      |     2 | 1805375 |    37777 |         2.09% |
(I)      |     3 | 1803060 |    33179 |         1.84% |
(I)      |     4 | 1353950 |    17302 |         1.28% |
(I)      |     5 | 1202040 |        0 |         0.00% |
(I)      |     6 |  902525 |        0 |         0.00% |
(I)      |     7 |  901159 |        0 |         0.00% |
(I)      |     8 |  676650 |        0 |         0.00% |
(I)      |     9 |  720853 |        0 |         0.00% |
(I)      |    10 |  676650 |        0 |         0.00% |
(I)      +-------+---------+----------+---------------+
(I)      Routing...
(I)      Reset routing kernel
(I)      Started Global Routing ( Curr Mem: 1309.16 MB )
(I)      totalPins=1550  totalGlobalPin=1530 (98.71%)
(I)      Group[0] : Priority=0 NumNets 337 (100.0000 %) in layers[botLay=1][topLay=9]
(I)      Group[0]'s net ratio is 100.0000% merging threshold is 0.0900%
(I)      ================= Net Group Info =================
(I)      +----+----------------+--------------+-----------+
(I)      | ID | Number of Nets | Bottom Layer | Top Layer |
(I)      +----+----------------+--------------+-----------+
(I)      |  1 |            337 |        M2(2) |   Pad(10) |
(I)      +----+----------------+--------------+-----------+
(I)      Number of Two-pin nets      : 136 (40.36%)
(I)      Number of Multi-pin nets    : 194 (57.57%)
(I)      Number of Local nets        : 7 (2.08%)
(I)      Number of Straight segments : 601 (50.08%) length 7606
(I)      Number of Bended segments   : 599 (49.92%) length 9667
(I)      Number of Path segments     : 208 (17.33%) length 3371
(I)      Number of Pathless segments : 992 (82.67%) length 13902
(I)      Number of Routed segments   : 0 (0.00%)
(I)      Number of Unrouted segments : 1200 (100.00%)
(I)      total 2D Cap : 9961598 = (5365953 H, 4595645 V)
(I)      total 2D Demand : 20 = (20 H, 0 V)
(I)      Visit GCell upper bound 2507
(I)      Visit GCell max upper bound 25070
(I)      Ratio : 10.00
[NR-eGR] Layer group 1: route 337 net(s) in layer range [2, 10]
(I)      
(I)      ============  Phase 1a Route ============
(I)      Round 0 : Overflow: 380 / 380 Length: 16998 #Routed Segments: 1200 / 1200
(I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
(I)      Usage: 16998 = (12351 H, 4647 V) = (0.23% H, 0.10% V) = (2.668e+04um H, 1.004e+04um V)
(I)      
(I)      ============  Phase 1b Route ============
(I)      Round 0 : Overflow: 412 / 412 Length: 17000 #Routed Segments: 64 / 1200
(I)      Usage: 17000 = (12351 H, 4649 V) = (0.23% H, 0.10% V) = (2.668e+04um H, 1.004e+04um V)
(I)      Overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 3.672000e+04um
(I)      Congestion metric : 0.00%H 0.07%V, 0.07%HV
(I)      Congestion threshold : each 60.00, sum 90.00
(I)      
(I)      ============  Phase 1c Route ============
(I)      Level2 Grid: 65 x 75
(I)      Round 0 : Overflow: 228 / 228 Length: 17019 #Routed Segments: 11 / 1200 #Visited GCells: 1902
(I)      Round 0 : Overflow: 228 / 228 Length: 17019 #Routed Segments: 0 / 1200 #Visited GCells: 1902
(I)      Usage: 17019 = (12370 H, 4649 V) = (0.23% H, 0.10% V) = (2.672e+04um H, 1.004e+04um V)
(I)      
(I)      ============  Phase 1d Route ============
(I)      Round 0 : Overflow: 27 / 27 Length: 17044 #Routed Segments: 181 / 1200 #Visited GCells: 20498
(I)        #maze   : 0
(I)        #mono   : 52
(I)        #snake  : 129
(I)        #escape : 0
(I)        #hum    : 0
(I)        #noRoute: 0
(I)        #guided : 0
(I)      Usage: 17044 = (12395 H, 4649 V) = (0.23% H, 0.10% V) = (2.677e+04um H, 1.004e+04um V)
(I)      
(I)      ============  Phase 1e Route ============
(I)      Usage: 17044 = (12395 H, 4649 V) = (0.23% H, 0.10% V) = (2.677e+04um H, 1.004e+04um V)
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 3.681504e+04um
(I)      
(I)      ============  Phase 1l Route ============
(I)      LA result: Total OF : 582  #vias : 4774  wirelength : 17044
(I)                  capacity    demand   overflow    blocked   non-blocked   
(I)      Layer  2:    1767090      1791        40       27405     1775655    ( 1.52%) 
(I)      Layer  3:    1766835      2119        21       25290     1778460    ( 1.40%) 
(I)      Layer  4:    1333663      1180        27        7830     1344465    ( 0.58%) 
(I)      Layer  5:    1198800      1855        26           0     1202500    ( 0.00%) 
(I)      Layer  6:     899748      6004        28           0      901530    ( 0.00%) 
(I)      Layer  7:     898730       907         2        2775      899100    ( 0.31%) 
(I)      Layer  8:     674568      3338         0           0      676148    ( 0.00%) 
(I)      Layer  9:     718910       547         7        2220      719280    ( 0.31%) 
(I)      Layer 10:     674568       637         1           0      676148    ( 0.00%) 
(I)      Total:       9932912     18378       152       65520     9973284    ( 0.65%) 
(I)      
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-6)            (7-13)           (14-19)           (20-26)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         2( 0.00%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         7( 0.01%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5 ( 5)         9( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)        13( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         5( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     Pad (10)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        38( 0.00%)         3( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
(I)      total 2D Cap : 9961598 = (5365953 H, 4595645 V)
(I)      total 2D Demand : 18825 = (13230 H, 5595 V)
(I)      eGR overflow3D: 0.02% H + 0.01% V

(I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1309.16 MB )
(I)      total 2D Cap : 9962087 = (5366327 H, 4595760 V)
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
(I)      Overflow after Early Global Route (TR) 0.02% H + 0.01% V
(I)      ============= Track Assignment ============
(I)      Started Track Assignment (1T) ( Curr Mem: 1309.16 MB )
(I)      Initialize Track Assignment ( max pin layer : 10 )
(I)      Run Multi-thread track assignment
(I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1309.16 MB )
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0   693 
[NR-eGR]  M2   (2H)          3410  1208 
[NR-eGR]  M3   (3V)          4332   339 
[NR-eGR]  M4   (4H)          2674   994 
[NR-eGR]  M5   (5V)          3283   986 
[NR-eGR]  M6   (6H)         12571   498 
[NR-eGR]  M7   (7V)          1684   437 
[NR-eGR]  M8   (8H)          7123   155 
[NR-eGR]  M9   (9V)          1001    77 
[NR-eGR]  Pad  (10H)         1229     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total        37307  5387 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31133um
[NR-eGR] Total length: 37307um, number of vias: 5387
[NR-eGR] --------------------------------------------------------------------------
(I)      Total Global+Local length : 3.730667e+04 um  (hor: 2.693676e+04 um, ver: 1.036991e+04 um)
(I)      Total length: 3.730667e+04um, LocalNet: 3.730667e+04um, number of vias: 5387
(I)      Total non-overlap #vias : 5387 
[NR-eGR] Total routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
(I)      Finished routing.
(I)      Export 2D congestion map
(I)      total 2D Cap : 9962087 = (5366327 H, 4595760 V)
(I)      total 2D Cap : 9962087 = (5366327 H, 4595760 V)
(I)      Reading 370 rows and 23 nodes from Genus
(I)      core bounding box {0.000 0.000 700.000 800.000}
(I)      Constructing bin map
(I)      Initialize bin information with width=17280 height=17280
(I)      Done constructing bin map
(I)      HotspotReport setting:
(I)      includeBlockage = 0
(I)      use3D = 0
(I)      numHotspotReported = 5
(I)      readInstanceInfoFromBinMap with size 163 x 186
(I)      Done readCongestionInfo from bin map, deleting bin map
[NR-eGR] Hotspot level 0: numRow 186, numCol 163, interleaved? 0
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] Hotspot level 1: numRow 186, numCol 163, interleaved? 1
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] Hotspot level 2: numRow 93, numCol 82, interleaved? 1
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] Hotspot level 3: numRow 47, numCol 41, interleaved? 1
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] +------------+---------------+---------------+
[NR-eGR] |            |   max hotspot | total hotspot |
[NR-eGR] +------------+---------------+---------------+
[NR-eGR] | normalized |          0.00 |          0.00 |
[NR-eGR] +------------+---------------+---------------+
[NR-eGR] HUM HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
(I)      max/total 0.00/0.00, big hotspot (>10) total 0.00


hRoutingOverflowTR: 0.0189741%
vRoutingOverflowTR: 0.00505154%
hRoutingOverflowGR: 0.00746417%
vRoutingOverflowGR: 0.0016587%
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
  Calculating congestion data...
  Calculating gcell capacitance using probabilistic extraction...
No NDR for EEKit
Done updating congestion map (time: 1s).
==================================
Stage : PBS_Generic_Opt-PAM_PAS 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                                      Message Text                                                      |
-------------------------------------------------------------------------------------------------------------------------------------------------
|CG-400  |Info   |    1|Removed a clock-gating instance.                                                                                        |
|LBR-155 |Info   |   72|Mismatch in unateness between 'timing_sense' attribute and the function.                                                |
|        |       |     |The 'timing_sense' attribute will be respected.                                                                         |
|POPT-71 |Info   |    1|The clock gating instance is violating the 'lp_clock_gating_min_flops' constraint.                                      |
|        |       |     |Either the 'lp_clock_gating_min_flops' constraint value was changed or the driven flops were optimized. If the clock    |
|        |       |     | gating instance is not preserved it might be removed.                                                                  |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been forced on.                                                             |
|        |       |     |This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be      |
|        |       |     | removed in the next release.                                                                                           |
|POPT-702|Warning|    1|CG test connection is running on a generic netlist.                                                                     |
|        |       |     |This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.              |
|POPT-703|Info   |    1|Attribute 'lp_clock_gating_test_signal' is not set.                                                                     |
|        |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                               |
-------------------------------------------------------------------------------------------------------------------------------------------------
PBS_Generic_Opt-PAM_PAS - Elapsed_Time 5, CPU_Time 3.999999999999993
stamp 'PBS_Generic_Opt-PAM_PAS' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  21.2( 21.6) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  66.7( 64.9) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |  12.1( 13.5) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>================== Cadence Confidential (Generic-Physical) ===================
##>================== Cadence Confidential (Generic-Physical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -       312     12672       770
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       193     12324      1124
##>G:PostGen Opt                        1         -         -       193     12324      1124
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                              36
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       39
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'riscv_top' to generic gates.
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:riscv_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen_physical
@file(syn.tcl) 222: puts "write_db -to_file pre_syn_map" 
write_db -to_file pre_syn_map
@file(syn.tcl) 223: write_db -to_file pre_syn_map
Finished exporting design database to file 'pre_syn_map' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 224: puts "syn_map -physical" 
syn_map -physical
@file(syn.tcl) 225: syn_map -physical
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | none   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: PVT_0P63V_100C.setup_cond typical gate delay: 22.0 ps std_slew: 5.5 ps std_load: 0.8 fF
Mapping ChipWare ICG instances in riscv_top
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 28 2023 12:27:11
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        209  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Abnormal Utilization      |   PASS   |          0  |          1  |           |                                                             
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 2s, CPU time: 1.80s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is riscv_top.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       Probabilistic Extraction
------------------------------------------------
<extracted>     U         n/a         0.000019  
<extracted>     V         n/a         0.000019  
<extracted>     H         n/a         0.000018  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       Probabilistic Extraction
-------------------------------------------------
<extracted>     U         n/a         16.836361  
<extracted>     V         n/a         16.327434  
<extracted>     H         n/a         17.345288  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1     (0)      V         0.00         0.072000  
M2     (0)      H         1.00         0.072000  
M3     (0)      V         1.00         0.072000  
M4     (1)      H         1.00         0.096000  
M5     (1)      V         1.00         0.096000  
M6     (2)      H         1.00         0.128000  
M7     (2)      V         1.00         0.128000  
M8     (2)      H         1.00         0.160000  
M9     (3)      V         1.00         0.160000  
Pad    (3)      H         1.00         0.160000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'riscv_top' using 'high' effort.
Mapper: Libraries have:
	domain PVT_0P63V_100C.setup_cond: 600 combo usable cells and 80 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  16.7( 17.8) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  52.4( 53.3) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   9.5( 11.1) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  21.4( 17.8) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread


Constraining critical logic cones...
.......

  Total number of tool assigned layer promotions or NDRs removed: 0 (thereof user defined: 0)
Finished constraining critical logic cones (command execution time mm:ss (real) = 00:03).

PBS_TechMap-PAM_PAS - Elapsed_Time 4, CPU_Time 4.0
stamp 'PBS_TechMap-PAM_PAS' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  15.2( 16.3) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  47.8( 49.0) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   8.7( 10.2) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  19.6( 16.3) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   8.7(  8.2) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 28 2023 12:27:21
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        209  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Abnormal Utilization      |   PASS   |          0  |          1  |           |                                                             
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 2s, CPU time: 1.82s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is riscv_top.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       Probabilistic Extraction
------------------------------------------------
<extracted>     U         n/a         0.000019  
<extracted>     V         n/a         0.000019  
<extracted>     H         n/a         0.000018  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       Probabilistic Extraction
-------------------------------------------------
<extracted>     U         n/a         16.836361  
<extracted>     V         n/a         16.327434  
<extracted>     H         n/a         17.345288  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1     (0)      V         0.00         0.072000  
M2     (0)      H         1.00         0.072000  
M3     (0)      V         1.00         0.072000  
M4     (1)      H         1.00         0.096000  
M5     (1)      V         1.00         0.096000  
M6     (2)      H         1.00         0.128000  
M7     (2)      V         1.00         0.128000  
M8     (2)      H         1.00         0.160000  
M9     (3)      V         1.00         0.160000  
Pad    (3)      H         1.00         0.160000  

Mapper: Libraries have:
	domain PVT_0P63V_100C.setup_cond: 600 combo usable cells and 80 sequential usable cells
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    68 ps
Target path end-point (Pin: mem/dcache/cpu_resp_data_reg[31]/d)

Cost Group 'cg_enable_group_clk' target slack:   115 ps
Target path end-point (Pin: cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA (ICGx1_ASAP7_75t_R/ENA))

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                13281        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk               115     3845              5000 
                    clk                68     2286              2500     (launch clock period: 5000)

 
Global incremental target info
==============================
Cost Group 'clk' target slack:    46 ps
Target path end-point (Pin: mem/dcache/cpu_resp_data_reg[29]/D (DFFHQx4_ASAP7_75t_L/D))

Cost Group 'cg_enable_group_clk' target slack:    77 ps
Target path end-point (Pin: cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA (ICGx1_ASAP7_75t_R/ENA))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                                 Message Text                                                 |
---------------------------------------------------------------------------------------------------------------------------------------
|LBR-155 |Info   |   72|Mismatch in unateness between 'timing_sense' attribute and the function.                                      |
|        |       |     |The 'timing_sense' attribute will be respected.                                                               |
|MAP-36  |Warning|    2|The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring.|
|        |       |     |Use 'check_floorplan -detailed' command to list the violation details and fix them if necessary.              |
|PA-7    |Info   |   28|Resetting power analysis results.                                                                             |
|        |       |     |All computed switching activities are removed.                                                                |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                                                  |
|POPT-51 |Info   |    1|Could not declone clock-gating instances.                                                                     |
|        |       |     |The design should have 2 or more clock-gating instances for decloning.                                        |
|SYNTH-2 |Info   |    1|Done synthesizing.                                                                                            |
|SYNTH-4 |Info   |    1|Mapping.                                                                                                      |
---------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               13108        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk                77     3845              5000 
                    clk                46     2286              2500     (launch clock period: 5000)


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    74       48        100.0
Excluded from State Retention      74       48        100.0
    - Will not convert             74       48        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      74       48        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 8, CPU_Time 7.999970000000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  13.0( 14.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  40.7( 42.1) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   7.4(  8.8) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  16.7( 14.0) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   7.4(  7.0) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:27) |  00:00:07(00:00:08) |  14.8( 14.0) |   12:27:25 (Nov28) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_top/fv_map.fv.json' for netlist 'fv/riscv_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/riscv_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/riscv_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  12.5( 13.6) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  39.3( 40.7) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   7.1(  8.5) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  16.1( 13.6) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   7.1(  6.8) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:27) |  00:00:07(00:00:08) |  14.3( 13.6) |   12:27:25 (Nov28) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:29) |  00:00:02(00:00:02) |   3.6(  3.4) |   12:27:27 (Nov28) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_top, as 'lp_clock_gating_test_signal' is not set.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  12.5( 13.3) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  39.3( 40.0) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   7.1(  8.3) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  16.1( 13.3) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   7.1(  6.7) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:27) |  00:00:07(00:00:08) |  14.3( 13.3) |   12:27:25 (Nov28) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:29) |  00:00:02(00:00:02) |   3.6(  3.3) |   12:27:27 (Nov28) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:01) |   0.0(  1.7) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap Physical Flow - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Physical Flow' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  12.5( 13.3) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  39.3( 40.0) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   7.1(  8.3) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  16.1( 13.3) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   7.1(  6.7) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:27) |  00:00:07(00:00:08) |  14.3( 13.3) |   12:27:25 (Nov28) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:29) |  00:00:02(00:00:02) |   3.6(  3.3) |   12:27:27 (Nov28) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:01) |   0.0(  1.7) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:riscv_top ... 

Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_top, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:riscv_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  12.5( 13.3) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  39.3( 40.0) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   7.1(  8.3) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  16.1( 13.3) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   7.1(  6.7) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:27) |  00:00:07(00:00:08) |  14.3( 13.3) |   12:27:25 (Nov28) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:29) |  00:00:02(00:00:02) |   3.6(  3.3) |   12:27:27 (Nov28) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:01) |   0.0(  1.7) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 12961        0         0      1190        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                12961        0         0      1190        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  12961        0         0      1190        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  12.1( 12.9) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  37.9( 38.7) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   6.9(  8.1) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  15.5( 12.9) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   6.9(  6.5) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:27) |  00:00:07(00:00:08) |  13.8( 12.9) |   12:27:25 (Nov28) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:29) |  00:00:02(00:00:02) |   3.4(  3.2) |   12:27:27 (Nov28) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:01) |   0.0(  1.6) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:32) |  00:00:02(00:00:02) |   3.4(  3.2) |   12:27:30 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:28 (Nov28) |  770.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:06(00:00:08) |  12.1( 12.9) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:26:36 (Nov28) |   1.12 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:02(00:01:02) |  00:00:22(00:00:24) |  37.9( 38.7) |   12:27:00 (Nov28) |   1.20 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:07) |  00:00:03(00:00:05) |   6.9(  8.1) |   12:27:05 (Nov28) |   1.20 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:15) |  00:00:09(00:00:08) |  15.5( 12.9) |   12:27:13 (Nov28) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:19) |  00:00:04(00:00:04) |   6.9(  6.5) |   12:27:17 (Nov28) |   1.11 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:27) |  00:00:07(00:00:08) |  13.8( 12.9) |   12:27:25 (Nov28) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:29) |  00:00:02(00:00:02) |   3.4(  3.2) |   12:27:27 (Nov28) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:01) |   0.0(  1.6) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:28 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:32) |  00:00:02(00:00:02) |   3.4(  3.2) |   12:27:30 (Nov28) |   1.10 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:27:30 (Nov28) |   1.10 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>================== Cadence Confidential (Mapping-Physical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            4         -         -       193     12324      1104
##>M:Pre Cleanup                        2         -         -       193     12324      1108
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       287     12504      1095
##>M:Const Prop                         1      2285         0       287     12504      1095
##>M:Cleanup                            2      2285         0       287     12501      1095
##>M:MBCI                               0         -         -       287     12501      1095
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              10
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       21
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'riscv_top'.
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map_physical
@file(syn.tcl) 226: puts "write_db -to_file pre_ispatial_opt" 
write_db -to_file pre_ispatial_opt
@file(syn.tcl) 227: write_db -to_file pre_ispatial_opt
Finished exporting design database to file 'pre_ispatial_opt' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 228: puts "syn_opt -spatial" 
syn_opt -spatial
@file(syn.tcl) 229: syn_opt -spatial
Synthesis config is 'syn_opt_ispatial_extreme'
(ispatial): Updating setting for 'time_recovery_arcs' to match physical environment.
(syn_opt_placed): Activating iSpatial - opt_spatial_effort extreme
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'write_design_common_preserve_enable_all_basecells', object type: 'root'
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'invs_shep_write_congestion', object type: 'root'
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hum_always_use_3d_route', object type: 'root'
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hum_use_new_blockages', object type: 'root'
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hum_use_port_blockages', object type: 'root'
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hum_map_enable_layer_min_area', object type: 'root'
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hum_enable_3d_congestion', object type: 'root'
Reset 'boundary_opto' on 1 ICG modules in preparation to ispatial.
  Setting attribute of design 'riscv_top': 'syn_opt_lp_num_asserted_pins_before_placement' = 0
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'phys_generate_reports_encounter', object type: 'root'
Percentage of placed cells (49.13%) is less than the required threshold (75.00%).
Running delete_buffer_tree pre iSpatial.
  Total number of drivers for buffer tree removal: 1495
  Total number of buffer/inverter removed: 44
Starting QoS prediction for riscv_top...
Warning : Inconsistency detected in the units specified among the timing libraries being used. [PHYS-502]
        : Inconsistent units.
        : Timing or Capacitance units are inconsistent among the timing libraries being used. Innovus will use default system time/capacitance unit of 1ns/1pF respectively. Use the 'set_library_unit' command in postload script to set a specific time/capacitance unit.
Warning : Recommended data is not found. [PHYS-61]
        : Design has macros not marked as FIXED or COVER. Floorplan estimation will be invoked.
        : The recommended data is not given and the tool uses the default value. Although the data is not mandatory, it is highly recommended to provide it in order to achieve the best result. Rerun the command after supplying the data.
  Setting attribute of root '/': 'invs_temp_dir' = ./innovus
%# Begin stylus_db::write (11/28 12:27:34, mem=1773.40M)
(stylus_db): Argument checking
(stylus_db): Directory creation under './innovus/genus2invs_db'
(stylus_db): Saving Verilog
(stylus_db): Saving DEF
(stylus_db): Saving Power-Intent
(stylus_db): Saving SCANDEF
(stylus_db): No scan definition is present.
(stylus_db): Saving MMMC/SDC
(stylus_db): Saving Latency
(stylus_db): Saving Derates
(stylus_db): Saving Path-Adjusts
(stylus_db): Saving Unified Metrics
(stylus_db): Saving User-Attribute Settings
(stylus_db): Saving Flowkit Settings
(stylus_db): Saving Genus .g
  Setting attribute of design 'riscv_top': 'wlec_original_cpf_files' = /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
  Setting attribute of root '/': 'opt_spatial_power_driven' = false
(stylus_db): Saving Native DB
Finished exporting design database to file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/genus2invs_db/syn/riscv_top.db' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
(stylus_db): Waiting for all child processes to complete
Written power intent information in ./innovus/genus2invs_db/cmn/riscv_top.cpf (runtime 0.00).
File ./innovus/genus2invs_db/cmn/riscv_top.mmmc/riscv_top.mmmc.tcl has been written.
Writing compressed SDC constraint file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/views/PVT_0P77V_0C.hold_view/latency.sdc.gz
Writing compressed DEF file ./innovus/genus2invs_db/cmn/riscv_top.def.gz
Finished DEF export (command execution time mm:ss (real) = 00:00).
Writing compressed SDC constraint file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/views/PVT_0P63V_100C.setup_view/latency.sdc.gz
Writing compressed SDC constraint file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz has been written
Info: file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz has been written
Writing compressed SDC constraint file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/pathadjust.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
(stylus_db): Completing mmmc file
%# End stylus_db::write (11/28 12:28:08, total cpu=00:00:31, real=00:00:34, peak res=1197.80M, current mem=1794.40M)
Warning : Path-groups have been reset before iSpatial. [PHYS-1025] [syn_opt -spatial]
        : Recreation of path-groups is left to the user after iSpatial for reporting.
%# Begin launch_innovus (11/28 12:28:08, mem=1810.40M)
Launching batch session (11/28/2023 12:28:08)...

Cadence Innovus(TM) Implementation System.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v22.12-s080_1, built Mon Apr 24 15:05:09 PDT 2023
Options:	-init /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/genus2invs.top.tcl -nowin -log ./innovus/innovus.log -cmd ./innovus/innovus.cmd -overwrite -execute set_db source_verbose false -stylus -x 0001A72991... 
Date:		Tue Nov 28 12:28:09 2023
Host:		bwrcix-2.eecs.berkeley.edu (x86_64 w/Linux 3.10.0-1160.90.1.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Gold 6338 CPU @ 2.00GHz 49152KB)
OS:		Red Hat Enterprise Linux Server 7.9 (Maipo)

License:
		[12:28:09.046514] Configured Lic search path (21.01-s002): 5280@bwrcflex-1.eecs.berkeley.edu:5280@bwrcflex-2.eecs.berkeley.edu

		Running innovus (-x) with FE_GPS capability.
		Extra license Encounter_NG100
		Extra license Genus_Synthesis
		Extra license Genus_Physical_Opt
		Extra license Innovus_3nm_Opt
		2 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/genus_temp_27067_bwrcix-2.eecs.berkeley.edu_cade.richard_IvgqPD/innovus_temp_35940_bwrcix-2.eecs.berkeley.edu_cade.richard_osAHPa.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

#@ Processing -execute option
@innovus 1> set_db source_verbose false
#@ Processing -files option
@innovus 2> source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/genus2invs.top.tcl
Checking Innovus major version against Genus expectations ...
setMultiCpuUsage cannot exceed 1 under Genus license.
%# Design Import Start (11/28 12:28:35, mem=1225.12M)
(stylus_db): ::init_mmmc_version set to version 2 from SQL db.
#% Begin Load Common DB (date=11/28 12:28:35, mem=1089.6M)
(stylus_db): Begin loading Common DB 'genus2invs_db' (Created by Genus(TM) Synthesis Solution 22.12-s082_1) ...
(stylus_db): Initialized SQLite db version 0.2 ..
(stylus_db): Load Flow-Kit settings ...
% Begin Load Flow-Kit settings (date=11/28 12:28:35, mem=1089.8M)
% End Load Flow-Kit settings (date=11/28 12:28:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1089.8M, current mem=1089.8M)
% Begin Load MMMC data (date=11/28 12:28:35, mem=1089.8M)
(stylus_db): Reading MMMC file ...
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW1024x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW1024x17_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library 'SRAM1RW1024x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x37_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x38_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x44_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW1024x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW2048x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x14_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x22_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x40_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x46_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x48_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x128_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x46_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x48_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW32x50_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW4096x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW4096x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x128_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x64_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW512x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x128_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x20_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x21_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x22_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x34_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW64x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW128x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x22_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x33_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x39_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW32x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x16_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x24_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x32_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x4_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW64x8_PVT_0P63V_100C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz, Line 14287)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x17_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x37_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x38_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x44_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW1024x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW2048x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x14_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x22_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x40_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x46_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x48_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x128_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x46_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x48_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW32x50_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW4096x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW4096x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x128_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x64_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW512x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x128_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x20_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x21_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x22_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x34_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW64x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW128x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x22_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x33_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x39_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW32x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x16_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x24_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x32_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x4_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW64x8_PVT_0P77V_0C' 
% End Load MMMC data (date=11/28 12:28:55, total cpu=0:00:20.5, real=0:00:20.0, peak res=1407.8M, current mem=1111.3M)
% Begin Load LEF files (date=11/28 12:28:55, mem=1111.4M)
(stylus_db): Load LEF files ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef ...
Set DBUPerIGU to M1 pitch 576.

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef ...

Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef ...

Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef ...

##  Check design process and node:  
##  Both design process and tech node are not set.

% End Load LEF files (date=11/28 12:28:56, total cpu=0:00:00.2, real=0:00:01.0, peak res=1121.7M, current mem=1121.7M)
(stylus_db): Load Verilog Netlist ...
% Begin Load netlist data ... (date=11/28 12:28:56, mem=1121.7M)
*** Begin netlist parsing (mem=1260.9M) ***
Created 865 new cells from 154 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './innovus/genus2invs_db/cmn/riscv_top.v.gz'

*** Memory Usage v#1 (Current mem = 1261.867M, initial mem = 612.109M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1261.9M) ***
% End Load netlist data ... (date=11/28 12:28:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1151.8M, current mem=1151.8M)
Top level cell is riscv_top.
Hooked 1730 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell riscv_top ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 864.
** info: there are 1781 modules.
** info: there are 225 stdCell insts.
** info: there are 18 macros.

*** Memory Usage v#1 (Current mem = 1419.340M, initial mem = 612.109M) ***
(stylus_db): Init Design
The core width changes from 350.000000 to 350.064000 when snapping to grid "PlacementGrid".
The core height changes from 400.000000 to 400.032000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 350.064000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 400.032000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
Start create_tracks
*Info: initialize multi-corner CTS.
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R
Total number of usable buffers: 51
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
(stylus_db): Initialized design 'riscv_top'
(stylus_db): Load Metric file ...
% Begin Load Metric file (date=11/28 12:28:58, mem=1578.0M)
% End Load Metric file (date=11/28 12:28:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1578.7M, current mem=1578.7M)
(stylus_db): Setting Root attributes ...
(stylus_db): Set 21 attributes of Root 
% Begin Set DB preserves (date=11/28 12:28:58, mem=1579.8M)
(stylus_db): Setting preserves on design objects ...
(stylus_db): Set 253 preserves of design objects
% End Set DB preserves (date=11/28 12:28:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1579.8M, current mem=1579.8M)
% Begin Load Timing views and constraints (date=11/28 12:28:58, mem=1579.8M)
(stylus_db): Read MMMC timing views ...
Reading timing constraints file './innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz' ...
Current (total cpu=0:00:43.9, real=0:00:49.0, peak res=1717.1M, current mem=1708.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz, Line 10).

riscv_top
INFO (CTE): Reading of timing constraints file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1722.1M, current mem=1722.1M)
Current (total cpu=0:00:44.0, real=0:00:49.0, peak res=1722.1M, current mem=1722.1M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
% End Load Timing views and constraints (date=11/28 12:28:58, total cpu=0:00:00.4, real=0:00:00.0, peak res=1742.1M, current mem=1742.1M)
(stylus_db): Load Power Intent (CPF) ...
% Begin Load Power Intent (CPF) (date=11/28 12:28:58, mem=1742.1M)
Loading CPF file ./innovus/genus2invs_db/cmn/riscv_top.cpf ...
INFO: processed 12 CPF commands in 45 lines from file ./innovus/genus2invs_db/cmn/riscv_top.cpf, with 0 errors
Checking CPF file ...
INFO: The CPF has only one domain defined.
Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
% End Load Power Intent (CPF) (date=11/28 12:28:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1742.6M, current mem=1742.3M)
(stylus_db): Commit Power Intent ...
% Begin Commit Power Intent (date=11/28 12:28:58, mem=1742.3M)
CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.33 real=0:00:01.00
CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: make_secondary_pgconn: cpu=0:00:00.02 real=0:00:00.00
Total 0 new pin(s) connected to net 'VDD'
Total 0 new pin(s) connected to net 'VSS'
**WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
CPF_RUNTIME: commit_power_domain: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
Current (total cpu=0:00:44.8, real=0:00:50.0, peak res=1850.3M, current mem=1845.3M)
riscv_top
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1856.7M, current mem=1856.5M)
Current (total cpu=0:00:44.9, real=0:00:50.0, peak res=1856.7M, current mem=1856.5M)
CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.36 real=0:00:00.00
CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_global_connect: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: build_shifter_table: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pso -pgconn: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R
Total number of usable buffers: 51
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No isolation cell in libraries.
No level shifter cell in libraries.
% End Commit Power Intent (date=11/28 12:28:59, total cpu=0:00:00.9, real=0:00:01.0, peak res=1857.9M, current mem=1856.9M)
*** Checked 4 GNC rules.
*** Applying global-net connections...
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to tied low net mem/d_stall_n.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to tied low net mem/i_stall_n.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to tied low net mem/dcache/memory_rw_ctr[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to tied low net mem/dcache/memory_rw_ctr[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to tied low net mem/dcache/dirty_bits[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to tied low net mem/icache/memory_rw_ctr[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to tied low net mem/icache/memory_rw_ctr[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
(stylus_db): Load DEF file ...
% Begin Load DEF (date=11/28 12:28:59, mem=1856.9M)
Reading DEF file './innovus/genus2invs_db/cmn/riscv_top.def.gz', current time is Tue Nov 28 12:28:59 2023 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Start create_tracks
--- DIEAREA (0 0) (2800000 3200000)
**ERROR: (IMPDF-28):	Line 412: OffMGrid: Component location (748163, 732613) of inst cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 414: OffMGrid: Component location (797163, 567142) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[0\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 416: OffMGrid: Component location (725777, 649454) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[1\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 418: OffMGrid: Component location (818857, 633640) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[2\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 420: OffMGrid: Component location (726957, 565087) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[3\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 422: OffMGrid: Component location (740820, 606964) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[4\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 424: OffMGrid: Component location (777569, 727588) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[5\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 426: OffMGrid: Component location (904177, 460132) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[6\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 428: OffMGrid: Component location (746989, 544473) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[7\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 430: OffMGrid: Component location (811734, 493255) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[8\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 432: OffMGrid: Component location (723792, 688274) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[9\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 434: OffMGrid: Component location (828247, 520519) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[10\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 436: OffMGrid: Component location (728507, 622411) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[11\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 438: OffMGrid: Component location (812756, 676676) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[12\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 440: OffMGrid: Component location (903156, 502463) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[13\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 442: OffMGrid: Component location (793232, 743014) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[14\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 444: OffMGrid: Component location (826467, 552003) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[15\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 446: OffMGrid: Component location (773236, 748107) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[16\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 448: OffMGrid: Component location (721798, 577507) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[17\] is not on Manufacturing Grid.
**ERROR: (IMPDF-28):	Line 450: OffMGrid: Component location (748026, 534153) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[18\] is not on Manufacturing Grid.
**WARN: (EMS-27):	Message (IMPDF-28) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDF-249):	Pin 'clk' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'reset' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_req_data_ready' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_valid' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[4\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[3\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[2\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[1\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_tag\[0\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[127\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[126\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[125\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[124\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[123\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[122\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[121\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[120\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[119\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[118\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (IMPDF-249):	Pin 'mem_resp_data\[117\]' missing '+ LAYER' attribute, converted to UNPLACED.
**WARN: (EMS-27):	Message (IMPDF-249) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDF-247):	Net 'mem_req_rw' specified in Pin 'mem_req_rw' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[27\]' specified in Pin 'mem_req_addr\[27\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[26\]' specified in Pin 'mem_req_addr\[26\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[25\]' specified in Pin 'mem_req_addr\[25\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[24\]' specified in Pin 'mem_req_addr\[24\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[23\]' specified in Pin 'mem_req_addr\[23\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[22\]' specified in Pin 'mem_req_addr\[22\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[21\]' specified in Pin 'mem_req_addr\[21\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[20\]' specified in Pin 'mem_req_addr\[20\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[19\]' specified in Pin 'mem_req_addr\[19\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[18\]' specified in Pin 'mem_req_addr\[18\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[17\]' specified in Pin 'mem_req_addr\[17\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[16\]' specified in Pin 'mem_req_addr\[16\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[15\]' specified in Pin 'mem_req_addr\[15\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[14\]' specified in Pin 'mem_req_addr\[14\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[13\]' specified in Pin 'mem_req_addr\[13\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[12\]' specified in Pin 'mem_req_addr\[12\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[11\]' specified in Pin 'mem_req_addr\[11\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[10\]' specified in Pin 'mem_req_addr\[10\]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'mem_req_addr\[8\]' specified in Pin 'mem_req_addr\[8\]' is inconsistent with netlist.
**WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DEF file './innovus/genus2invs_db/cmn/riscv_top.def.gz' is parsed, current time is Tue Nov 28 12:28:59 2023.
**WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 2081 out of 2081 tracks are narrower than 8.160um (space 8.000 + width 0.160).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
% End Load DEF (date=11/28 12:28:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1859.4M, current mem=1859.4M)
% Begin Set route_types (date=11/28 12:28:59, mem=1859.4M)
(stylus_db): Setting route_types  ...
% End Set route_types (date=11/28 12:28:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1859.4M, current mem=1859.4M)
% Begin Set power_domain attributes (date=11/28 12:28:59, mem=1859.4M)
(stylus_db): Setting power_domain attributes ...
% End Set power_domain attributes (date=11/28 12:28:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1859.4M, current mem=1859.4M)
(stylus_db): Load additional timing constraints ...
% Begin Load Additional Timing constraints (date=11/28 12:29:00, mem=1859.4M)
Loading path adjust file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/pathadjust.sdc.gz ...
Current (total cpu=0:00:45.2, real=0:00:51.0, peak res=1859.5M, current mem=1859.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1859.8M, current mem=1859.8M)
Current (total cpu=0:00:45.2, real=0:00:51.0, peak res=1859.8M, current mem=1859.8M)
% End Load Additional Timing constraints (date=11/28 12:29:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1859.9M, current mem=1859.9M)
% Begin Set message attributes (date=11/28 12:29:00, mem=1859.9M)
(stylus_db): Setting attributes on Genus message objects ...
% End Set message attributes (date=11/28 12:29:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1859.9M, current mem=1859.9M)
(stylus_db): Couldn't load SDP file, (file doesn't exists)
% Begin Generate Vias (date=11/28 12:29:00, mem=1859.9M)
(stylus_db): Generate advanced rule Vias ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
% End Generate Vias (date=11/28 12:29:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1865.5M, current mem=1863.5M)
% Begin Set attributes (date=11/28 12:29:00, mem=1863.5M)
(stylus_db): Setting attributes on design objects ...
(stylus_db): Set 2041 attributes of design objects
% End Set attributes (date=11/28 12:29:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1870.4M, current mem=1870.4M)
(stylus_db): Couldn't load RC preroute patterns, (riscv_top.extraction/ doesn't exists)
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:03.1 real: 0:00:03.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: PVT_0P63V_100C.setup_view
    RC-Corner Name        : PVT_0P63V_100C.setup_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 100 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: PVT_0P77V_0C.hold_view
    RC-Corner Name        : PVT_0P77V_0C.hold_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
(stylus_db): Couldn't load Min Layer File : ./innovus/genus2invs_db/cmn/riscv_top.min_layer not found)
(stylus_db): Couldn't load Routing congestion map, (riscv_top.route.congestion doesn't exists)
(stylus_db): Couldn't load SPEF, (spef data dir riscv_top.mmmc/corners/ not found)
(stylus_db): Couldn't load SCANDEF, (file doesn't exists)
(stylus_db): Couldn't load TCF file, (file doesn't exists)
+----------------------------------------------------------------+
    Summary of 'read_db genus2invs_db'                     
+----------------------------------------------------------------+
    Generated by         :     Innovus 22.12-s080_1
    Generated on         :     Tue Nov 28 12:29:03 PST 2023
    Design               :     riscv_top
    process_node         :     90   
    db units             :     4000 
    tech_mfg_grid        :     0.004
    bbox                 :     {0.0 0.0 700.0 800.0}
    core_bbox            :     {0.0 0.0 350.0 400.0}
+----------------------------------------------------------------+
    Object Type          :     Count
+-----------------------------------+
    timing_libraries     :     154  
    library_sets         :     2    
    lib_cells            :     1730 
    setup_analysis_views :     1    
    hold_analysis_views  :     1    
    rc_corners           :     2    
    delay_corners        :     2    
    constraint_modes     :     1    
    clocks               :     2    
+-----------------------------------+
    base_cells           :     905  
    modules              :     10   
    insts                :     243  
    ports                :     350  
    nets                 :     3757 
    pg_nets              :     2    
    power_domains        :     1    
    groups               :     1    
+-----------------------------------+
    layers               :     25   
    via_defs             :     9    
    via_def_rule         :     11   
    sites                :     1    
    core_rows            :     370  
    track_patterns       :     20   
+-----------------------------------+
#% End Load Common DB (date=11/28 12:29:03, total cpu=0:00:27.7, real=0:00:28.0, peak res=2017.0M, current mem=1923.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPDF-28           140  Line %ld: OffMGrid: %s (%d, %d) %s %s is...
WARNING   IMPDF-247          208  Net '%s' specified in Pin '%s' is incons...
WARNING   IMPDF-249          141  Pin '%s' missing '+ LAYER' attribute, co...
WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
WARNING   IMPDB-2078           7  Output pin %s of instance %s is connecte...
ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
ERROR     TECHLIB-1171        12  The attribute '%s' of group '%s' has one...
WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
WARNING   TECHLIB-9108       912   '%s' not specified in the library, usin...
*** Message Summary: 1296 warning(s), 153 error(s)

UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   genus2invs_setup
%# Design Import Complete (11/28 12:29:04, mem=1920.49M)
**WARN: (IMPSE-16):	The feature innovusGenusRestructuring is now a Production feature. The use of 'set_beta_feature innovusGenusRestructuring 1' is no longer required.
**WARN: (IMPTCM-77):	Option "-fixPlacedMacros" for command setPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'plan_design_fix_placed_macros' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPTCM-77):	Option "-honorOrientation" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPTCM-77):	Option "-savePlacement" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
**WARN: (IMPTCM-77):	Option "-moduleAware" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
 *** Starting placeMacroHigh flow *** 
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Auto Seed: mem/dcache
Auto Seed: mem/icache
Auto Macro Seed: mem/icache
Auto Macro Seed: mem/dcache
Ignore PD Guides: numIgnoredGuide = 1 
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#8 (mem=1920.5M)" ...
Estimated loop count for BSM: 68433
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:04.3 mem=2119.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:10.8 mem=2204.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 184 (47.5%) nets
3		: 14 (3.6%) nets
4     -	14	: 185 (47.8%) nets
15    -	39	: 3 (0.8%) nets
40    -	79	: 1 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=225 (0 fixed + 225 movable) #buf cell=0 #inv cell=20 #block=18 (18 floating + 0 preplaced)
#ioInst=0 #net=387 #term=1652 #term/net=4.27, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=141
stdCell: 225 single + 0 double + 0 multi
Total standard cell length = 0.6093 (mm), area = 0.0007 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.090.
Density for the design = 0.090.
       = (stdcell_area 2821 sites (658 um^2) + block_area 50979 sites (11892 um^2)) / alloc_area 599400 sites (139828 um^2).
Pin Density = 0.002756.
            = total # of pins 1652 / total area 599400.
Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
=== lastAutoLevel = 10 
Iteration  1: Total net bbox = 1.245e+04 (7.43e+03 5.02e+03)
              Est.  stn bbox = 1.387e+04 (8.25e+03 5.62e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2386.6M
User specified -module_cluster_mode =  0 

Iteration  2: Total net bbox = 1.152e+04 (6.96e+03 4.56e+03)
              Est.  stn bbox = 1.289e+04 (7.76e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2386.6M
Iteration  3: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
              Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.0M


Iteration  4: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
              Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.0M


Iteration  5: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
              Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.0M

**WARN: (IMPDC-348):	The output pin mem/icache/\memory_rw_ctr_reg[0]295 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/icache/\memory_rw_ctr_reg[1]296 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/icache/cpu_req_ready_reg304/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/\dirty_bits_reg[0]308 /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/cpu_req_ready_reg304/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/\memory_rw_ctr_reg[0]295 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem/dcache/\memory_rw_ctr_reg[1]296 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.

Iteration  6: Total net bbox = 6.451e+04 (3.13e+04 3.32e+04)
              Est.  stn bbox = 7.130e+04 (3.46e+04 3.67e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 2403.5M
Iteration  7: Total net bbox = 5.338e+04 (2.53e+04 2.81e+04)
              Est.  stn bbox = 5.993e+04 (2.84e+04 3.16e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2441.0M
 RelinkConst: Total constraint = 2, Relinked 2 constraints . 
User specified -fenceSpacing =  -1.0000 
User specified fence spacing: -1.0000 um
===== HInst FP constraint mem/icache HInst utilization 1.000007, conUtil 0.097795 
===== HInst FP constraint mem/dcache HInst utilization 1.000007, conUtil 0.097795 
*** The nonConstraint instance area ratio is 0.022411 
*** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.223472 
Start Auto fence creation, hasNoConInst = 1  .

================== Start Auto-Fence Creation ==================
User define fence spacing: -1.0000 um
Number of Movable Guide      : 0
Number of Movable Region     : 0
Number of Movable Fence      : 0
Number of Movable Soft Guide : 0
Total Movable Objects        : 0 (non-group: 0, group: 0)
Total Prefixed Objects       : 0
Total Partition Cut Objects  : 0



Number of Nested Objects    : 0
Number of Non-Nested Objects: 0
Number of Nested Sets       : 0
Number of Master&Clone Pairs: 0

Fence Spacing: 2.0000 um
Snap Spacing: X(0.2160 um), Y(1.0800 um)
Fence2Core Spaceing: 0.0000 um

==== Design Information ====
Core site: (0, 0) - (1400000, 1600000)
Design Whitespace% : 100.00%
Maximum Logical Level: 0
Has Non-constraint Instance: 1
Allow Disjoint Whitespace: 0

==To Place Non-Nested Objects==
Targets: 
Number of Total Targets: 0

================== Finished Auto-Fence Creation ===============
*** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 2441.0M, mem_delta = 0.0M) ***
End Auto fence creation 1.
New Seed Flow: add mem/dcache as hinst seed
New Seed Flow: add mem/icache as hinst seed
MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 2
MacroPlacer: total number of seeds:                2
MacroPlacer: total number of macros:               18
MacroPlacer: total number of clusters:             3
MacroPlacer: total number of ios:                  350
MacroPlacer: total number of nets:                 199
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of fixed macros:         0
MacroPlacer:             35 2-pins nets
MacroPlacer:              0 3-pins nets
MacroPlacer:            128 4-pins nets
MacroPlacer:              4 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 131
-maxRouteLayer is specified which turned on auto macro spacing estimation.
Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
MacroPlacer: Finished data reading for Block Placer
... in Multi-Level Module Mode...
Start generating contour.
Completed data preparation.

================== Start to Place This Module ===============

==== Design Information ====
Core site: (0, 0) - (1400000, 1600000)
Num of Blocks 18 (M: 18, F: 0, O: 0)
 Generating virtual wall for each modules
...
Calling Macro Packer
...
	 Packing whole design.

== Macro Placement Stage 0 (2)==

---Succeed on placing blocks!
*** Done Macro Placing, (cpu = 0:00:00.0, mem = 2497.0M, mem_delta = 0.0M) ***
Num of placed blocks:   18 / 18
Num of unplaced blocks: 0

================== Done Placing This Module ===============
Placing Macro with -bp mode 6.
*** Done refineMacro, (cpu = 0:00:00.5, mem = 2497.0M, mem_delta = 56.0M) ***
$$$$ RefineAll 18  macros
Iteration  8: Total net bbox = 1.157e+05 (5.05e+04 6.51e+04)
              Est.  stn bbox = 1.293e+05 (5.65e+04 7.28e+04)
              cpu = 0:00:02.5 real = 0:00:04.0 mem = 2497.0M
*** cost = 1.157e+05 (5.05e+04 6.51e+04) (cpu for global=0:00:02.5) real=472556:29:19***
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Solver runtime cpu: 0:00:00.5 real: 0:00:00.6
Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
*** Free Virtual Timing Model ...(mem=2497.0M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
*** Finishing placeMacroHigh flow ***
***** runMacroHigh mode(initial) =   0 
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
**WARN: (IMPFP-7236):	DIE's corner: (700.0000000000 , 800.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7238):	CORE's  corner:	(350.0000000000 , 400.0000000000)  is	NOT on PlacementGrid. You can use the getFPlanMode command to check the current grid settings and use the setFPlanMode command to  change the grid to snap to. You can also use the get_snap_grid_info command to get information on the offset and pitch of the current snap grid. To resolve this issue, use the floorPlan command.
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking placement blockage.....
placeBlkGrid grid_type = 1 
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_0 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_1 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_2 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_0_3 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_0 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_1 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_2 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/CACHE_DATA_BANK_1_3 not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/dcache/TAGS not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance mem/icache/CACHE_DATA_BANK_0_0 not snapped to row-site.
**WARN: (EMS-27):	Message (IMPFP-10013) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Instance mem/icache/CACHE_DATA_BANK_0_1 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_0_2 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_0_3 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_0 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_1 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_2 not snapped to row-site.
Instance mem/icache/CACHE_DATA_BANK_1_3 not snapped to row-site.
Instance mem/icache/TAGS not snapped to row-site.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 8.868297
TU for constraint module  mem/icache = 9503071027200.000000
TU for constraint module  mem/dcache = 9862882099200.000000
TU for group AO = 8.870629
Effective Utilizations
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.005.
Density for the design = 0.005.
       = stdcell_area 2821 sites (658 um^2) / alloc_area 547270 sites (127667 um^2).
Pin Density = 0.004625.
            = total # of pins 2772 / total area 599400.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7238           1  CORE's  corner:	%s  is	NOT on %s. You ca...
WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
WARNING   IMPFP-10013         36  Halo should be created around block %s a...
WARNING   IMPDB-2078          14  Output pin %s of instance %s is connecte...
WARNING   IMPDC-348            7  The output pin %s is connected to power/...
WARNING   IMPAFP-9024          3  This command is hidden and will be obsol...
WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
*** Message Summary: 65 warning(s), 0 error(s)

Starting IO pin assignment...
The design is not placed. Using create_floorplan based method for pin assignment.
INFO: Assigning 1 floating pins in partition riscv_top.
Completed IO pin assignment.
There are 0 path_groups defined before optimization.
Configuring iSpatial control settings
Setting 'newExpressflow' beta feature to true (or false) is no longer required to enable (or disable) iSpatial. This beta feature is obsoleted and will be removed in the next release.
**WARN: (IMPSYC-881):	You have enabled beta feature newExpressflow. Usage
      and support of this beta feature are subject to prior agreement with Cadence.
      In addition, Cadence assumes you understand the feature limitations and
      expected results.
      Contact your Cadence representative if you have any questions.
      If you have turned on this feature by mistake, you can turn it off by
      resetting the newExpressflow variable to 0, via
      "set_beta_feature newExpressflow 0 ".
Genus has configured non-incremental Spatial Extreme flow.
rcp::optimization1_place_opt_design__phys_syn__out_dir___innovus__prefix_invs2genus_final.7780421994524274
place_opt_design -phys_syn -out_dir ./innovus -prefix invs2genus_final
Begin: Design checking
        Checking 'power_intent' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                             |
-------------------------------------------------------------------------------------------------------------------------
| IMPMSMV-8630      | warning   | 2           | Power domain (%s) in view (%s) has no user defined operating condition. |
| IMPMSMV-8660      | warning   | 2           | No available AO buffer for power domain (%s) in view (%s).              |
-------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:00.0, Memory: 2328.7M)

        Checking 'place' category...
        Messages issued during checks:
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CHKPLC-11         | warning   | 1           | Macro cell <%s> should have a fully covered obstruction.                                                                    |
| IMPPP-4422        | warning   | 21          | Followpin wire is missing at row {%f %f}. This may cause PG connectivity issues for cells that are placed at this location. |
| IMPFP-10122       | info      | 18          | Instance %s not snapped to row-site.                                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:00.0, Memory: 2328.7M)

        Checking 'opt' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| IMPOPT-2901       | warning   | 1           | Design is not placed. Place the design before running                                                                         |
| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
| IMPOPT-7276       | warning   | 1           | %d instance(s) out of %d are unplaced.                                                                                        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:03.0, Memory: 2422.0M)

**INFO: Identified 0 error(s) and 29 warning(s) during 'check_design -type {place opt power_intent}'.
        The details of the error(s) and warning(s) can be found in report './innovus/invs2genus_final_check_design.rpt'
End: Design checking
**INFO: User settings:
setAnalysisMode -virtualIPO                         false
setDelayCalMode -engine                             aae
design_bottom_routing_layer                         M2
design_power_effort                                 none
extract_rc_pre_place_cap_scale_factor               0.3625
extract_rc_pre_place_fanout_penalty                 0.0
extract_rc_pre_place_fanout_threshold               10
extract_rc_pre_place_res_scale_factor               0.9321
extract_rc_pre_place_site_size                      1.224
extract_rc_pre_place_wire_length_slope              2.048
extract_rc_pre_place_wire_length_y0                 2.9979
extract_rc_shrink_factor                            1.0
opt_enable_podv2_clock_opt_flow                     false
opt_leakage_to_dynamic_ratio                        1.0
opt_multi_bit_flop_opt                              false
opt_remove_redundant_insts                          false
opt_skew                                            true
opt_skew_pre_cts                                    true
opt_spatial_power_driven                            false
place_global_cong_effort                            auto
place_global_place_io_pins                          true
place_global_reorder_scan                           false
setPlaceMode -MXPBoundaryLevel                      7
setPlaceMode -MXPConstraintFile                     {}
setPlaceMode -MXPControlSetting                     0
setPlaceMode -MXPLogicHierAware                     0
setPlaceMode -MXPPreplaceSetting                    5
setPlaceMode -MXPRefineSetting                      17
setPlaceMode -timingDriven                          true
getAnalysisMode -virtualIPO                         false
getDelayCalMode -engine                             aae
getPlaceMode -MXPBoundaryLevel                      7
getPlaceMode -MXPConstraintFile                     {}
getPlaceMode -MXPControlSetting                     0
getPlaceMode -MXPLogicHierAware                     0
getPlaceMode -MXPPreplaceSetting                    5
getPlaceMode -MXPRefineSetting                      17
getPlaceMode -timingDriven                          true
getAnalysisMode -virtualIPO                         false
*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:06.3/0:01:13.1 (0.9), mem = 2422.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting extreme-effort iSpatial flow
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.3/0:01:13.1 (0.9), mem = 2410.0M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:02.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 184 (47.7%) nets
3		: 14 (3.6%) nets
4     -	14	: 184 (47.7%) nets
15    -	39	: 3 (0.8%) nets
40    -	79	: 1 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=224 (0 fixed + 224 movable) #buf cell=0 #inv cell=19 #block=18 (0 floating + 18 preplaced)
#ioInst=0 #net=386 #term=1650 #term/net=4.27, #fixedIo=0, #floatIo=0, #fixedPin=141, #floatPin=0
stdCell: 224 single + 0 double + 0 multi
Total standard cell length = 0.6087 (mm), area = 0.0007 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.005.
Density for the design = 0.005.
       = stdcell_area 2818 sites (657 um^2) / alloc_area 547270 sites (127667 um^2).
Pin Density = 0.002753.
            = total # of pins 1650 / total area 599400.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.379e+04 (1.76e+04 1.62e+04)
              Est.  stn bbox = 3.868e+04 (2.04e+04 1.83e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2445.5M
Iteration  2: Total net bbox = 3.379e+04 (1.76e+04 1.62e+04)
              Est.  stn bbox = 3.868e+04 (2.04e+04 1.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2445.5M
*** Distribution of endpoint levels
  [0-9]: 964 / 968 = 99.59%
  [10-19]: 4 / 968 = 0.41%
  [20-29]: 0 / 968 = 0.00%
  [30-39]: 0 / 968 = 0.00%
  [40-49]: 0 / 968 = 0.00%
  [50-59]: 0 / 968 = 0.00%
  [60-69]: 0 / 968 = 0.00%
  [70-79]: 0 / 968 = 0.00%
  [80-89]: 0 / 968 = 0.00%
  [90+]: 0 / 968 = 0.00%
Max Level = 13, on mem/icache/memory_rw_ctr_reg[0]295/D
*** Finished SKP initialization (cpu=0:00:05.1, real=0:00:05.0)***
Iteration  3: Total net bbox = 1.438e+04 (1.10e+04 3.38e+03)
              Est.  stn bbox = 1.885e+04 (1.40e+04 4.88e+03)
              cpu = 0:00:05.2 real = 0:00:06.0 mem = 2678.4M
Iteration  4: Total net bbox = 1.380e+04 (1.06e+04 3.22e+03)
              Est.  stn bbox = 1.828e+04 (1.36e+04 4.71e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2656.4M
Iteration  5: Total net bbox = 1.380e+04 (1.06e+04 3.22e+03)
              Est.  stn bbox = 1.828e+04 (1.36e+04 4.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2656.4M
Iteration  6: Total net bbox = 1.493e+04 (1.13e+04 3.63e+03)
              Est.  stn bbox = 1.937e+04 (1.43e+04 5.10e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2656.4M

Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.56 MB )
Iteration  7: Total net bbox = 9.721e+04 (4.69e+04 5.03e+04)
              Est.  stn bbox = 1.099e+05 (5.34e+04 5.65e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2656.4M
Iteration  8: Total net bbox = 9.721e+04 (4.69e+04 5.03e+04)
              Est.  stn bbox = 1.099e+05 (5.34e+04 5.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2656.4M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration  9: Total net bbox = 9.672e+04 (4.60e+04 5.07e+04)
              Est.  stn bbox = 1.097e+05 (5.26e+04 5.71e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2648.4M
Iteration 10: Total net bbox = 9.672e+04 (4.60e+04 5.07e+04)
              Est.  stn bbox = 1.097e+05 (5.26e+04 5.71e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2648.4M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 11: Total net bbox = 9.801e+04 (4.73e+04 5.07e+04)
              Est.  stn bbox = 1.108e+05 (5.37e+04 5.70e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2648.4M
Iteration 12: Total net bbox = 9.801e+04 (4.73e+04 5.07e+04)
              Est.  stn bbox = 1.108e+05 (5.37e+04 5.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2648.4M
Iteration 13: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
              Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 2660.4M
Iteration 14: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
              Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2660.4M
Iteration 15: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
              Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2660.4M
Finished Global Placement (cpu=0:00:09.9, real=0:00:12.0, mem=2660.4M)
Keep Tdgp Graph and DB for later use
Info: 3 clock gating cells identified, 1 (on average) moved 7/7
**WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:19 mem=2660.4M) ***
Total net bbox length = 9.778e+04 (4.662e+04 5.116e+04) (ext = 3.155e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
0 instances honor soft constraint, 0 instances ignore soft constraint during legal search.
Move report: Detail placement moves 224 insts, mean move: 3.65 um, max move: 40.47 um 
	Max move on inst (cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]): (63.20, 2.17) --> (66.96, 38.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2726.4MB
Summary Report:
Instances move: 224 (out of 224 movable)
Instances flipped: 0
Mean displacement: 3.65 um
Max displacement: 40.47 um (Instance: cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]) (63.1995, 2.16575) -> (66.96, 38.88)
	Length: 15 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DLLx1_ASAP7_75t_SL
Total net bbox length = 9.814e+04 (4.665e+04 5.150e+04) (ext = 3.155e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2726.4MB
*** Finished place_detail (0:01:19 mem=2726.4M) ***
*** Finished Initial Placement (cpu=0:00:10.2, real=0:00:13.0, mem=2691.4M) ***
**Info: (IMPSP-307): Design contains fractional 20 cells.
powerDomain AO : bins with density > 0.750 =  5.90 % ( 72 / 1221 )
Starting IO pin assignment...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  PVT_0P63V_100C.setup_view
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 386 nets ( ignored 0 )
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 386 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 1.113610e+05um
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.85 sec, Curr Mem: 2.56 MB )
Early Global Route congestion estimation runtime: 0.86 seconds, mem = 2724.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 1456um, number of vias: 380
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0   653 
[NR-eGR]  M2   (2H)         10587  1222 
[NR-eGR]  M3   (3V)         19398   461 
[NR-eGR]  M4   (4H)         12584  1562 
[NR-eGR]  M5   (5V)         15732  1520 
[NR-eGR]  M6   (6H)         18776   649 
[NR-eGR]  M7   (7V)         10423   585 
[NR-eGR]  M8   (8H)         11239   260 
[NR-eGR]  M9   (9V)          6651   207 
[NR-eGR]  Pad  (10H)         6691     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total       112080  7119 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 98144um
[NR-eGR] Total length: 112080um, number of vias: 7119
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.11 seconds, mem = 2750.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.9, real=0:00:01.0)***
***** Total cpu  0:0:14
***** Total real time  0:0:17
Tdgp not enabled or already been cleared! skip clearing
**place_design ... cpu = 0: 0:14, real = 0: 0:17, mem = 2732.8M **
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          18.12             21                                      place_design
%# Begin ::rcp::generate_route_congestion (11/28 12:29:40, mem=2730.80M)
Will save congestion map file from route /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus.route.congestion.gz
Saving congestion map file /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus.route.congestion.gz ...
%# End ::rcp::generate_route_congestion (11/28 12:29:41, total cpu=00:00:00, real=00:00:01, peak res=2672.26M, current mem=2730.80M)
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:14.7/0:00:17.5 (0.8), totSession cpu/real = 0:01:21.0/0:01:30.7 (0.9), mem = 2730.8M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2516.8M, totSessionCpu=0:01:21 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:21.0/0:01:30.7 (0.9), mem = 2728.8M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
**Info: (IMPSP-307): Design contains fractional 20 cells.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2732.8 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using Genus executable '/tools/cadence/DDI/DDI221/GENUS221/bin/genus'.
      (normalized executable '/bwrcq/commercial/cds99/DDI/DDI221_ISR2/GENUS221/bin/genus')
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_WITH_FILLER_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLERxp5_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLER_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx6_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx4_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2b_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx1_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx10_ASAP7_75t_SRAM'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_WITH_FILLER_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLERxp5_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLER_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx6_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx4_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2b_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx1_ASAP7_75t_SL'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx10_ASAP7_75t_SL'
Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
-lefTechFileMap {}                         # string, default=""
**opt_design ... cpu = 0:00:03, real = 0:00:17, mem = 2423.7M, totSessionCpu=0:01:24 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.55 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 386 nets ( ignored 0 )
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 386 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.00% V. EstWL: 1.106050e+05um
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.01% V
[NR-eGR] Total eGR-routed clock nets wire length: 1462um, number of vias: 376
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0   653 
[NR-eGR]  M2   (2H)         10982  1279 
[NR-eGR]  M3   (3V)         19003   485 
[NR-eGR]  M4   (4H)         11744  1516 
[NR-eGR]  M5   (5V)         14780  1465 
[NR-eGR]  M6   (6H)         18349   655 
[NR-eGR]  M7   (7V)         10742   587 
[NR-eGR]  M8   (8H)         11011   271 
[NR-eGR]  M9   (9V)          7660   214 
[NR-eGR]  Pad  (10H)         7042     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total       111313  7125 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 98144um
[NR-eGR] Total length: 111313um, number of vias: 7125
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.81 sec, Real: 1.04 sec, Curr Mem: 2.57 MB )
Extraction called for design 'riscv_top' of instances=242 and nets=3788 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2731.652M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2744.45)
Total number of fetched objects 1507
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2957.21 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2872.89 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:01:29 mem=2872.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.263  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   71    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.985   |     38 (38)      |
|   max_tran     |    125 (534)     |  -58.052   |    125 (534)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.514%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:22, mem = 2568.7M, totSessionCpu=0:01:29 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.1/0:00:22.7 (0.4), totSession cpu/real = 0:01:29.2/0:01:53.3 (0.8), mem = 2812.0M
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 20 cells.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting optimizing excluded clock nets MEM= 2812.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2812.0M) ***
The useful skew maximum allowed delay is: 0.3
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.4/0:01:53.6 (0.8), mem = 2812.0M
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.

Footprint cell information for calculating maxBufDist
*info: There are 19 candidate Buffer cells
*info: There are 20 candidate Inverter cells

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:31.0/0:01:55.2 (0.8), mem = 2812.9M
GigaOpt HFN: restore maxLocalDensity to 1.2
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.2/0:01:55.5 (0.8), mem = 2812.9M
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   172|   666|   -58.12|    36|    36|    -0.99|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.51%|          |         |
|     2|     2|    -0.77|     4|     4|    -0.71|     0|     0|     0|     0|     2.26|     0.00|     153|      89|       1|  0.75%| 0:00:02.0|  2926.9M|
|     2|     2|    -0.44|     2|     2|    -0.71|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       2|  0.75%| 0:00:00.0|  2926.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |         61 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2926.9M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:01:35.8/0:02:00.0 (0.8), mem = 2838.8M
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:15, real = 0:00:29, mem = 2575.0M, totSessionCpu=0:01:36 **

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=1.2, optModeMaxLocDen=1.2)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 4 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:36.1/0:02:00.3 (0.8), mem = 2896.9M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*info: 4 clock nets excluded
*info: 237 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    0.75%|   0:00:00.0| 2897.0M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
+--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2897.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2897.0M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |         61 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:01:39.5/0:02:03.7 (0.8), mem = 2836.9M
Global Opt: restore maxLocalDensity to 1.2
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.8/0:02:04.1 (0.8), mem = 2895.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.75%|        -|   0.000|   0.000|   0:00:00.0| 2897.2M|
|    0.75%|       58|   0.000|   0.000|   0:00:00.0| 2920.8M|
|    0.74%|        8|   0.000|   0.000|   0:00:00.0| 2920.8M|
|    0.73%|       38|   0.000|   0.000|   0:00:00.0| 2920.8M|
|    0.73%|        1|   0.000|   0.000|   0:00:00.0| 2920.8M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2920.8M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2920.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.73
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          3 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:41.7/0:02:06.0 (0.8), mem = 2920.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2838.70M, totSessionCpu=0:01:42).
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:42.0/0:02:06.3 (0.8), mem = 2898.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.73%|        -|   0.000|   0.000|   0:00:00.0| 2898.9M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2898.9M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2898.9M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2898.9M|
|    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2898.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.73
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          3 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (2898.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2898.9M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:42.5/0:02:06.8 (0.8), mem = 2898.9M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2840.86M, totSessionCpu=0:01:42).
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.67 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 620 nets ( ignored 0 )
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] Started Multi-thread eGR-Steiner ( 1threads ) ( Curr Mem: 2.74 MB )
[NR-eGR] Finished Multi-thread eGR-Steiner ( 1threads ) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.74 MB )
[NR-eGR] Total eGR-routed clock nets wire length: 1433um, number of vias: 268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0  1120 
[NR-eGR]  M2   (2H)         15215  1401 
[NR-eGR]  M3   (3V)         33421   489 
[NR-eGR]  M4   (4H)         10366  1164 
[NR-eGR]  M5   (5V)         18404  1064 
[NR-eGR]  M6   (6H)         31077    27 
[NR-eGR]  M7   (7V)           283    19 
[NR-eGR]  M8   (8H)           151     2 
[NR-eGR]  M9   (9V)            12     2 
[NR-eGR]  Pad  (10H)           61     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total       108992  5288 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 102486um
[NR-eGR] Total length: 108992um, number of vias: 5288
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.44 sec, Curr Mem: 2.71 MB )
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'riscv_top' of instances=476 and nets=4022 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2872.180M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2872.18)
Total number of fetched objects 1741
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2921.85 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2921.85 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:43.5/0:02:07.9 (0.8), mem = 2921.9M
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     2|    -0.47|     2|     2|    -0.71|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.73%|          |         |
|     2|     2|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     2.26|     0.00|       2|       0|       2|  0.74%| 0:00:00.0|  2968.1M|
|     2|     2|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.74%| 0:00:00.0|  2968.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          3 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2968.1M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:44.8/0:02:09.3 (0.8), mem = 2844.0M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 3 nets on 1742 nets : 
z=4 : 3 nets

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top' of instances=478 and nets=4024 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2824.648M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view PVT_0P63V_100C.setup_view:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2825.69)
Total number of fetched objects 1743
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2894.9 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2894.9 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:46 mem=2894.9M)
OPTC: user 20.0
Reported timing to dir ./innovus
**opt_design ... cpu = 0:00:25, real = 0:00:39, mem = 2591.3M, totSessionCpu=0:01:46 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.264  |  2.264  |   N/A   |  3.553  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   71    |   67    |   N/A   |   39    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (2)       |   -0.404   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.741%
Routing Overflow: 0.08% H and 0.01% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:25, real = 0:00:40, mem = 2594.3M, totSessionCpu=0:01:46 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          2.264 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          25.39             42          0.000 ns          2.264 ns  opt_design_prects
Info: final physical memory for 2 CRR processes is 969.31MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:43, real = 0:01:14, mem = 2750.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPDB-2078          14  Output pin %s of instance %s is connecte...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   TCLCMD-513          40  The software could not find a matching o...
*** Message Summary: 60 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:42.9/0:01:14.1 (0.6), totSession cpu/real = 0:01:49.2/0:02:27.2 (0.7), mem = 2750.1M
Setting 'newExpressflow' beta feature to true (or false) is no longer required to enable (or disable) iSpatial. This beta feature is obsoleted and will be removed in the next release.
rcp::optimization2___rcp__syncronize_metrics_0.5552461969457781
::rcp::syncronize_metrics 0
%# Begin ::rcp::syncronize_metrics (11/28 12:30:37, mem=2750.09M)
%# End ::rcp::syncronize_metrics (11/28 12:30:37, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2750.09M)
save_interface_files ...
%# Begin ::rcp_cui::save_interface_files (11/28 12:30:37, mem=2750.09M)
rcp_cui::save_interface_file:  flow == 'ispatial'
rcp_cui::save_interface_file:  fe_view_list == 'PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view'
rcp_cui::save_interface_file:  wnm_flow == '1'
rcp_cui::save_interface_file:  shep_write_congestion == '1'
rcp_cui::save_interface_file:  x2def_mode == '0'
rcp_cui::save_interface_file:  iprefix == 'genus2invs'
rcp_cui::save_interface_file:  idir == './innovus'
rcp_cui::save_interface_file:  design == 'design:riscv_top'
rcp_cui::save_interface_file:  congestion_include_blockage == '0'
rcp_cui::save_interface_file:  chk_fp == '0'
rcp_cui::save_interface_file:  shep_save_only_db == '0'
rcp_cui::save_interface_file:  fe_colorized == '0'
rcp_cui::save_interface_file:  ndr_only == '0'
rcp_cui::save_interface_file:  tim_mode == ''
rcp_cui::save_interface_file:  innovus_constraint_interface == 'mmmc2'
rcp_cui::save_interface_file:  do_fp == '1'
rcp_cui::save_interface_file:  des_str == 'riscv_top'
rcp_cui::save_interface_file:  spatial == '0'
rcp_cui::save_interface_file:  congestion_3d == '0'
rcp_cui::save_interface_file:  cts_effort == ''
rcp_cui::save_interface_file:  fe_use_um == '1'
rcp_cui::save_interface_file:  odir == './innovus'
rcp_cui::save_interface_file:  2d_compression == '0'
rcp_cui::save_interface_file:  do_fe_pd == '1'
rcp_cui::save_interface_file:  fp_mode == '0'
rcp_cui::save_interface_file:  incr_plc == '1'
rcp_cui::save_interface_file:  eco_mode == '0'
rcp_cui::save_interface_file:  cts_clk == ''
rcp_cui::save_interface_file:  oprefix == 'invs2genus'
rcp_cui::save_interface_file:  genus_constraint_interface == 'mmmc2'
rcp_cui::save_interface_file:  no_update == '0'
rcp_cui::save_interface_file:  do_sdp == '0'
rcp_cui::save_interface_file:  invs_ld_pd == '1'
rcp_cui::save_interface_file:  no_msv == '0'
rcp_cui::save_interface_file:  no_spef == '0'
rcp_cui::save_interface_file:  place_effort == 'ispatial'
rcp_cui::save_interface_file:  tdrc_valid == '0'
rcp_cui::save_interface_file:  save_fe_db == '0'
rcp_cui::save_interface_file:  ispatial == '1'
rcp_cui::save_interface_file:  opt_effort == 'high'
rcp_cui::save_interface_file:  fe_consistency_check == '0'
rcp_cui::save_interface_file:  no_scan == '1'
rcp_cui::save_interface_file:  mem_mode == '0'
rcp_cui::save_interface_file:  do_stylus_db == '1'
rcp_cui::save_interface_file:  del_corner == ''
rcp_cui::save_interface_file:  write_pin_properties == '0'
rcp_cui::save_interface_file:  qos_mode == '1'
rcp_cui::save_interface_file:  hdl_name_flow == '0'
rcp_cui::save_interface_file:  fe_wnm_file == ''
rcp_cui::save_interface_file:  fe_mcmd == './innovus/invs2genus.cmdWarn'
rcp_cui::save_interface_file:  fe_pwr == ''
rcp_cui::save_interface_file:  fe_1801 == ''
rcp_cui::save_interface_file:  fe_flag == './innovus/.invs2genus.encDone'
rcp_cui::save_interface_file:  fe_xdata == './innovus/invs2genus.xdata'
rcp_cui::save_interface_file:  fe_fcmd == './innovus/invs2genus.cmdFail'
rcp_cui::save_interface_file:  fe_sdef == ''
rcp_cui::save_interface_file:  fe_load_stat == './innovus/invs2genus_load.stat'
rcp_cui::save_interface_file:  fe_def_lnk == ''
rcp_cui::save_interface_file:  fe_ndr == ''
rcp_cui::save_interface_file:  fe_pd == './innovus/invs2genus.pd.tcl'
rcp_cui::save_interface_file:  fe_globals == ''
rcp_cui::save_interface_file:  fe_tcf == ''
rcp_cui::save_interface_file:  fe_rc == ''
rcp_cui::save_interface_file:  fe_load_rpt == './innovus/invs2genus_load'
rcp_cui::save_interface_file:  fe_db == './innovus/invs2genus_db'
rcp_cui::save_interface_file:  fe_rpt == './innovus/invs2genus_final'
rcp_cui::save_interface_file:  fe_metrics == './innovus/invs2genus.metrics.json'
rcp_cui::save_interface_file:  fe_sdp == ''
rcp_cui::save_interface_file:  fe_def == ''
rcp_cui::save_interface_file:  fe_vflag == './innovus/.invs2genus.encVerFail'
rcp_cui::save_interface_file:  fe_inst_taf == ''
rcp_cui::save_interface_file:  fe_con == ''
rcp_cui::save_interface_file:  fe_cpf == ''
rcp_cui::save_interface_file:  fe_mmmc == ''
rcp_cui::save_interface_file:  fe_gridinfo == ''
rcp_cui::save_interface_file:  fe_log == './innovus/innovus'
rcp_cui::save_interface_file:  fe_cts == ''
rcp_cui::save_interface_file:  fe_nl == ''
rcp_cui::save_interface_file:  fe_reportwire == './innovus/invs2genus.reportwire.txt'
rcp_cui::save_interface_file:  fe_svr == ''
rcp_cui::save_interface_file:  fe_lec == ''
rcp_cui::save_interface_file:  fe_stat == './innovus/invs2genus_final.stat'
rcp_cui::save_interface_file:  fe_basename == './innovus/invs2genus'
rcp_cui::save_interface_file:  fe_lflag == './innovus/.invs2genus.encLicFail'
rcp_cui::save_interface_file:  fe_spef == ''
rcp_cui::save_interface_file:  fe_dotg == ''
rcp_cui::save_interface_file:  fe_ndr_taf == ''
rcp_cui::save_interface_file:  fe_final_db == './innovus/invs2genus_final_db'
rcp_cui::save_interface_file:  fe_route_cmap == './innovus/invs2genus.route.congestion.gz'
rcp_cui::save_interface_file:  fe_aae == './innovus/invs2genus_final_db/cmn/riscv_top.aae'
%# Begin metrics_wirelen (11/28 12:30:37, mem=2750.09M)

Gathering Wire Length Metrics...
%# End metrics_wirelen (11/28 12:30:37, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2750.09M)
%# Begin metrics_drv_stats (11/28 12:30:37, mem=2750.09M)
%# End metrics_drv_stats (11/28 12:30:37, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2750.09M)
%# Begin ::rcp::wait_for_children (11/28 12:30:37, mem=2750.09M)
Starting parallel execution of queued child processes.
%# End ::rcp::wait_for_children (11/28 12:30:37, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2750.09M)
%# Begin ::rcp::run_time_design (11/28 12:30:37, mem=2750.09M)
<CMD> timeDesign -reportOnly -outDir ./innovus -prefix invs2genus_final
*** time_design #1 [begin] : totSession cpu/real = 0:01:49.3/0:02:27.3 (0.7), mem = 2750.1M

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.264  |  2.264  |  3.553  |   N/A   |   N/A   |  3.626  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   71    |   67    |   38    |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (2)       |   -0.404   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.741%
------------------------------------------------------------------
Reported timing to dir ./innovus
Total CPU time: 0.27 sec
Total Real time: 2.0 sec
Total Memory Usage: 2750.28125 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:00.3/0:00:01.2 (0.2), totSession cpu/real = 0:01:49.6/0:02:28.5 (0.7), mem = 2750.3M
%# End ::rcp::run_time_design (11/28 12:30:39, total cpu=00:00:00, real=00:00:02, peak res=2672.26M, current mem=2750.28M)

Gathering Run Metrics...
%# Begin metrics_timing (11/28 12:30:39, mem=2750.28M)
%# End metrics_timing (11/28 12:30:39, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2750.28M)
STATS: Capture
%# Begin ::rcp::generate_route_congestion (11/28 12:30:39, mem=2750.28M)
(generate_route_congestion): Congestion file is already complete.
%# End ::rcp::generate_route_congestion (11/28 12:30:39, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2750.28M)
%# Begin ::rcp::refresh_ispatial_congestion (11/28 12:30:39, mem=2750.28M)
Will restore congestion map file from route ./innovus/invs2genus.route.congestion.gz
Reading congestion map file ./innovus/invs2genus.route.congestion.gz ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          2.264 ns  refresh_ispatial_congestion
%# End ::rcp::refresh_ispatial_congestion (11/28 12:30:41, total cpu=00:00:01, real=00:00:02, peak res=2672.26M, current mem=2746.38M)

Writing out NDR and layer assignment information.

Writing out inst information.
%# Begin rcp::save_def (11/28 12:30:41, mem=2746.38M)
%# End rcp::save_def (11/28 12:30:41, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2746.38M)
Writing out power domain boundary information.
%# Begin ::rcp::getPowerDomainBoundary (11/28 12:30:41, mem=2746.38M)
%# End ::rcp::getPowerDomainBoundary (11/28 12:30:41, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2746.38M)
%# Begin ::rcp::wait_for_children (11/28 12:30:41, mem=2746.38M)
Starting parallel execution of queued child processes.
%# End ::rcp::wait_for_children (11/28 12:30:41, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2746.38M)
Resetting transient iSpatial modes.

Writing Common (Stylus) db
#% Begin Save Common DB (date=11/28 12:30:41, mem=2494.0M)
(stylus_db): Removing existing DB directory "./innovus/invs2genus_final_db"
(stylus_db): Start Save Innovus Native DB ...
**WARN: (IMPSPR-331):	Previous viacell iterator has not been finished.
% Begin save design ... (date=11/28 12:30:42, mem=2494.0M)
% Begin Save ccopt configuration ... (date=11/28 12:30:42, mem=2494.0M)
% End Save ccopt configuration ... (date=11/28 12:30:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2495.5M, current mem=2495.5M)
% Begin Save netlist data ... (date=11/28 12:30:43, mem=2495.5M)
Writing Binary DB to ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/28 12:30:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2495.6M, current mem=2495.6M)
Saving symbol-table file ...
Saving congestion map file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/28 12:30:43, mem=2494.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/28 12:30:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2494.8M, current mem=2494.8M)
Saving preference file ./innovus/invs2genus_final_db/pnr/riscv_top.db/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=11/28 12:30:44, mem=2496.3M)
Saving floorplan file ...
**WARN: (IMPFP-906):	Constraint box of mem/icache is invalid: 700.0000 800.0000 0.0000 0.0000.
**WARN: (IMPFP-906):	Constraint box of mem/dcache is invalid: 700.0000 800.0000 0.0000 0.0000.
% End Save floorplan data ... (date=11/28 12:30:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2496.8M, current mem=2496.8M)
Saving PG file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.pg.gz, version#2, (Created by Innovus v22.12-s080_1 on Tue Nov 28 12:30:45 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2748.9M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/28 12:30:45, mem=2496.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/28 12:30:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2496.9M, current mem=2496.9M)
% Begin Save routing data ... (date=11/28 12:30:45, mem=2496.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2748.9M) ***
% End Save routing data ... (date=11/28 12:30:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2497.1M, current mem=2497.1M)
Saving property file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2751.9M) ***
Saving rc congestion map ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.congmap.gz ...
Saving preRoute extracted patterns in file './innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory './innovus/invs2genus_final_db/pnr/riscv_top.db/extraction/' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=11/28 12:30:45, mem=2499.0M)
% End Save power constraints data ... (date=11/28 12:30:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2499.1M, current mem=2499.1M)
Generated self-contained design riscv_top.db
% End save design ... (date=11/28 12:30:52, total cpu=0:00:05.6, real=0:00:10.0, peak res=2500.0M, current mem=2500.0M)
(stylus_db): Completed Saving Innovus Native DB "./innovus/invs2genus_final_db/pnr/riscv_top.db"
(stylus_db): Start Saving Common DB ...
To enable MT save of common-db files, "set_multi_cpu_usage -local_cpu >= 4"
(stylus_db): Create link to libraries
(stylus_db): Save Verilog Netlist ...
% Begin Save Verilog Netlist (date=11/28 12:30:53, mem=2500.0M)
Writing Netlist "./innovus/invs2genus_final_db/cmn/riscv_top.v.gz" ...
% End Save Verilog Netlist (date=11/28 12:30:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.1M, current mem=2500.1M)
% Begin Save TCF (date=11/28 12:30:53, mem=2500.1M)
% End Save TCF (date=11/28 12:30:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2500.1M, current mem=2500.1M)
(stylus_db): Save DEF ...
% Begin Save DEF (date=11/28 12:30:53, mem=2500.1M)
Writing DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz', current time is Tue Nov 28 12:30:53 2023 ...
unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz' is written, current time is Tue Nov 28 12:30:53 2023 ...
% End Save DEF (date=11/28 12:30:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2500.4M, current mem=2500.4M)
(stylus_db): Save Route congestion map ...
% Begin Save Route congestion map (date=11/28 12:30:53, mem=2500.4M)
Saving congestion map file ./innovus/invs2genus_final_db/cmn/riscv_top.route.congestion.gz ...
% End Save Route congestion map (date=11/28 12:30:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=2500.4M, current mem=2500.4M)
(stylus_db): Save MMMC ...
% Begin Save MMMC data (date=11/28 12:30:54, mem=2500.4M)
% End Save MMMC data (date=11/28 12:30:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2500.4M, current mem=2500.4M)
(stylus_db): Save LefInfo ...
(stylus_db): Save Flow-Kit settings ...
% Begin Save FLow-Kit settings (date=11/28 12:30:54, mem=2500.4M)
% End Save FLow-Kit settings (date=11/28 12:30:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.4M, current mem=2500.4M)
% Begin Save SDP file (date=11/28 12:30:54, mem=2500.4M)
(stylus_db): Save SDP ...
% End Save SDP file (date=11/28 12:30:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.4M, current mem=2500.4M)
(stylus_db): Save Metric data ...
% Begin Save Metric data (date=11/28 12:30:54, mem=2500.4M)
% End Save Metric data (date=11/28 12:30:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.4M, current mem=2500.4M)
(stylus_db): Save Flow-Kit settings ...
% Begin Save FLow-Kit settings (date=11/28 12:30:54, mem=2500.4M)
% End Save FLow-Kit settings (date=11/28 12:30:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.4M, current mem=2500.4M)
(stylus_db): Save Power Intent (CPF) ...
% Begin Save Power Intent (CPF) (date=11/28 12:30:54, mem=2500.4M)
% End Save Power Intent (CPF) (date=11/28 12:30:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.4M, current mem=2500.4M)
(stylus_db): Save AAE settings ...
(stylus_db): Save SPEF data ...
% Begin Save SPEF (date=11/28 12:30:54, mem=2500.4M)
% End Save SPEF (date=11/28 12:30:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=2500.7M, current mem=2500.7M)
(stylus_db): Save RC preroute extraction data ...
Saving preRoute extracted patterns in file './innovus/invs2genus_final_db/cmn/riscv_top.extraction/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory './innovus/invs2genus_final_db/cmn/riscv_top.extraction/extraction/' ...
(stylus_db): Save Min Layer data file : ./innovus/invs2genus_final_db/cmn/riscv_top.min_layer
% Begin Save Min Layer data (date=11/28 12:30:55, mem=2500.7M)
Saved 3 nets on 1742
% End Save Min Layer data (date=11/28 12:30:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.8M, current mem=2500.8M)
% Begin Save attributes and preserves (date=11/28 12:30:55, mem=2500.8M)
(stylus_db): Save SQLite db (version 0.2) ...
(stylus_db): Save Root attributes ...
  Saved 22 Root attributes
(stylus_db): Start saving preserve attributes ...
  Saved dont_use of 157 base_cells
  Saved dont_touch of 57 base_cells
  Saved dont_touch of 39 insts
  Saved dont_touch of 32 pins
  Saved 286 preserve attributes
(stylus_db): Start saving attributes of power_domains ...
  Saved 4 attributes of power_domain 'AO'
(stylus_db): Start saving attributes of design objects ...
  Saved original_name attribute of 350 ports
  Saved is_genus_clock_gate attribute of 1 insts
  Saved is_clock attribute of 4 nets
  Saved route_bottom_preferred_layer attribute of 3 nets
  Saved original_name attribute of 1267 pins
  Saved 1631 attributes of design objects
  Saved 1 user-defined attributes
(stylus_db): Saved 22 Root attributes, 0 route_type attributes, 286 DB preserves, 4 power_domain attributes, 1 user-defined attributes , 0 attributes of messages and 1631 attributes of design objects
% End Save attributes and preserves (date=11/28 12:30:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2500.9M, current mem=2500.9M)
(stylus_db): Start Saving Innovus Common DB ...
  Save Globals file ...
  Save Mode file ...
  Save CCOPT config data ...
% Begin Save CCOPT config (date=11/28 12:30:55, mem=2500.9M)
% End Save CCOPT config (date=11/28 12:30:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2501.0M, current mem=2501.0M)
(stylus_db): Completed Saving Innovus Common DB "./innovus/invs2genus_final_db/cmn/pnr_cmn" ...
(stylus_db): Saving Genus Common DB ...
#% End Save Common DB (date=11/28 12:30:55, total cpu=0:00:07.2, real=0:00:14.0, peak res=2501.0M, current mem=2501.0M)
**WARN: (IMPSPR-332):	No viacell iterator exists.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-906            2  Constraint box of %s is invalid: %.4f %....
WARNING   IMPSPR-331           1  Previous viacell iterator has not been f...
WARNING   IMPSPR-332           1  No viacell iterator exists.              
*** Message Summary: 4 warning(s), 0 error(s)

-method static                          # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static
Generating Default TCF
%# Begin write_tcf (11/28 12:30:55, mem=2772.25M)

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.63V	    VDD
clk(200MHz) CK: assigning clock clk to net clk

Starting Levelizing
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT)
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 10%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 20%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 30%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 40%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 50%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 60%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 70%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 80%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 90%

Finished Levelizing
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT)

Starting Activity Propagation
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 10%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 20%
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT): 30%

Finished Activity Propagation
2023-Nov-28 12:30:55 (2023-Nov-28 20:30:55 GMT)
Writing TCF output to file
'./innovus/invs2genus_final_db/cmn/riscv_top.power/riscv_top.comp.tcf.gz'
%# End write_tcf (11/28 12:30:55, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2772.25M)
%# Begin ::rcp::wait_for_children (11/28 12:30:56, mem=2772.25M)
Starting parallel execution of queued child processes.
%# End ::rcp::wait_for_children (11/28 12:30:56, total cpu=00:00:00, real=00:00:00, peak res=2672.26M, current mem=2772.25M)

Writing out Metrics file - ./innovus/invs2genus.metrics.json
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   invs2genus_export
%# End ::rcp_cui::save_interface_files (11/28 12:30:56, total cpu=00:00:10, real=00:00:19, peak res=2672.26M, current mem=2774.25M)

*** Memory Usage v#1 (Current mem = 2774.246M, initial mem = 612.109M) ***
*** Message Summary: 1479 warning(s), 153 error(s)

--- Ending "Innovus" (totcpu=0:02:00, real=0:02:47, mem=2774.2M) ---


Finished batch session (command execution time: real mm:ss 02:49).
%# End launch_innovus (11/28 12:30:57, total cpu=00:00:01, real=00:02:49, peak res=4229.80M, current mem=1810.40M)
Updating database...
%# Begin phys_update_database (11/28 12:30:57, mem=1810.40M)
%# Begin preload_script (11/28 12:30:57, mem=1810.40M)
%# End preload_script (11/28 12:30:57, total cpu=00:00:00, real=00:00:00, peak res=4229.80M, current mem=1810.40M)
%# Begin read_metric (11/28 12:30:57, mem=1810.40M)
%# End read_metric (11/28 12:30:57, total cpu=00:00:00, real=00:00:00, peak res=4229.80M, current mem=1810.40M)
%# Begin stylus_db::read (11/28 12:30:57, mem=1810.40M)
(stylus_db): Argument checking
(stylus_db): Determining DB Schema from './innovus/invs2genus_final_db/cmn/riscv_top.sql'.
(stylus_db): Found design 'riscv_top' already in-core. Deleting.
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
(stylus_db): Reading USER attribute definitions
  Setting attribute of root '/': 'init_mmmc_version' = 2
(stylus_db): Set 'init_mmmc_version' to 2
(stylus_db): Setting root attributes
There were 18 applications and 0 problems processing root attributes.
(stylus_db): Reading of Root Attributes complete
(stylus_db): Reading MMMC
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing './innovus/invs2genus_final_db/cmn/riscv_top.mmmc.tcl' (Tue Nov 28 12:30:57 PST 2023)...
#@ Begin verbose source ./innovus/invs2genus_final_db/cmn/riscv_top.mmmc.tcl
@file(riscv_top.mmmc.tcl) 1: create_library_set -name PVT_0P77V_0C.hold_set\
   -timing\
    [list /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib]
@file(riscv_top.mmmc.tcl) 80: create_library_set -name PVT_0P63V_100C.setup_set\
   -timing\
    [list /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz\
    /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib\
    /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib]
@file(riscv_top.mmmc.tcl) 159: create_timing_condition -name PVT_0P77V_0C.hold_cond\
   -library_sets [list PVT_0P77V_0C.hold_set]
@file(riscv_top.mmmc.tcl) 161: create_timing_condition -name PVT_0P63V_100C.setup_cond\
   -library_sets [list PVT_0P63V_100C.setup_set]
@file(riscv_top.mmmc.tcl) 163: create_rc_corner -name PVT_0P77V_0C.hold_rc\
   -pre_route_res 1\
   -post_route_res {1 1 1}\
   -pre_route_cap 1\
   -post_route_cap {1 1 1}\
   -post_route_cross_cap {1 1 1}\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0\
   -post_route_clock_cap {1 1 1}\
   -post_route_clock_res {1 1 1}\
   -post_route_clock_cross_cap {1 1 1}\
   -temperature 0\
   -qrc_tech /bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(riscv_top.mmmc.tcl) 176: create_rc_corner -name PVT_0P63V_100C.setup_rc\
   -pre_route_res 1\
   -post_route_res {1 1 1}\
   -pre_route_cap 1\
   -post_route_cap {1 1 1}\
   -post_route_cross_cap {1 1 1}\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0\
   -post_route_clock_cap {1 1 1}\
   -post_route_clock_res {1 1 1}\
   -post_route_clock_cross_cap {1 1 1}\
   -temperature 100\
   -qrc_tech /bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(riscv_top.mmmc.tcl) 189: create_delay_corner -name PVT_0P77V_0C.hold_delay\
   -early_timing_condition {PVT_0P77V_0C.hold_cond}\
   -late_timing_condition {PVT_0P77V_0C.hold_cond}\
   -rc_corner PVT_0P77V_0C.hold_rc
@file(riscv_top.mmmc.tcl) 193: create_delay_corner -name PVT_0P63V_100C.setup_delay\
   -early_timing_condition {PVT_0P63V_100C.setup_cond}\
   -late_timing_condition {PVT_0P63V_100C.setup_cond}\
   -rc_corner PVT_0P63V_100C.setup_rc
@file(riscv_top.mmmc.tcl) 197: create_constraint_mode -name my_constraint_mode\
   -sdc_files\
    [list /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc]
@file(riscv_top.mmmc.tcl) 200: create_analysis_view -name PVT_0P63V_100C.setup_view -constraint_mode my_constraint_mode -delay_corner PVT_0P63V_100C.setup_delay -latency_file /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.mmmc/views/PVT_0P63V_100C.setup_view/latency.sdc
@file(riscv_top.mmmc.tcl) 201: create_analysis_view -name PVT_0P77V_0C.hold_view -constraint_mode my_constraint_mode -delay_corner PVT_0P77V_0C.hold_delay -latency_file /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.mmmc/views/PVT_0P77V_0C.hold_view/latency.sdc
@file(riscv_top.mmmc.tcl) 202: set_analysis_view -setup [list PVT_0P63V_100C.setup_view] -hold [list PVT_0P77V_0C.hold_view]
#@ End verbose source ./innovus/invs2genus_final_db/cmn/riscv_top.mmmc.tcl
(stylus_db): Refreshing Extraction Engine

  According to qrc_tech_file, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M1' in lef is '0.072', minimum width of layer 'LISD' in technology file is '0.1'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M4' in lef is '0.096', minimum width of layer 'M3' in technology file is '0.072'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M6' in lef is '0.128', minimum width of layer 'M5' in technology file is '0.096'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M8' in lef is '0.16', minimum width of layer 'M7' in technology file is '0.128'.
  Setting attribute of root '/': 'qrc_tech_file' = /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
(stylus_db): Completed creating implied root attributes
(stylus_db): Reading Verilog
  Done reading and elaborating the structural design 'riscv_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
  Setting attribute of design 'riscv_top': 'global_route_overflow_TR_H' = 0.1
  Setting attribute of design 'riscv_top': 'global_route_overflow_TR_V' = 0.01
  Setting attribute of design 'riscv_top': 'phys_max_congestion_hotspot' = 0.0
  Setting attribute of design 'riscv_top': 'phys_total_congestion_hotspot' = 0.0
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'enc_statistics', object type: 'design'
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'enc_version', object type: 'design'
(stylus_db): Reading CPF
Started reading power intent file(s) './innovus/invs2genus_final_db/cmn/riscv_top.cpf'...
=========================================================================================
Checking file(s) './innovus/invs2genus_final_db/cmn/riscv_top.cpf' with CPF linter (version: 18.10-d331 dated:10.09.2018).
Completed lint check of files (runtime 0.00).
Completed reading power intent file(s) './innovus/invs2genus_final_db/cmn/riscv_top.cpf' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==============================================================================================================================================
Started loading library commands in CPF file(s)...
==================================================
Completed loading library commands in CPF file(s) (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================
  Setting attribute of design 'riscv_top': 'cpf_run_preserve_domain_crossings' = true
(stylus_db): Root to Design Attrs
Before proc 1.0
After proc .g 1.0
(stylus_db): Init Design
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020'.
        : This is a common source of delay calculation confusion and should be avoided.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_AO_RVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_AO_LVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_AO_SLVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_AO_SRAM_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_OA_RVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_OA_LVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_OA_SLVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_OA_SRAM_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x16_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x17_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x37_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x38_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x44_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x64_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW1024x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW2048x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x12_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x14_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x22_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x40_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x46_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x48_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x64_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW128x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW256x128_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW256x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW256x46_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW256x48_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW256x64_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW256x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW32x50_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW4096x16_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW4096x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW512x128_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW512x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW512x64_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW512x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW64x128_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW64x20_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW64x21_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW64x22_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW64x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW64x34_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM1RW64x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW128x16_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW128x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW128x4_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW128x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW16x16_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW16x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW16x4_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW16x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW32x16_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW32x22_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW32x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW32x33_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW32x39_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW32x4_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW32x8_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW64x16_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW64x24_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW64x32_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW64x4_PVT_0P77V_0C'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' and 'SRAM2RW64x8_PVT_0P77V_0C'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.700000, 25.000000) in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.770000, 0.000000) in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x16_PVT_0P77V_0C/SRAM1RW1024x16'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x17_PVT_0P77V_0C/SRAM1RW1024x17'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x32_PVT_0P77V_0C/SRAM1RW1024x32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x37_PVT_0P77V_0C/SRAM1RW1024x37'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x38_PVT_0P77V_0C/SRAM1RW1024x38'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x44_PVT_0P77V_0C/SRAM1RW1024x44'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x64_PVT_0P77V_0C/SRAM1RW1024x64'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x8_PVT_0P77V_0C/SRAM1RW1024x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x12_PVT_0P77V_0C/SRAM1RW128x12'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x14_PVT_0P77V_0C/SRAM1RW128x14'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x22_PVT_0P77V_0C/SRAM1RW128x22'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x40_PVT_0P77V_0C/SRAM1RW128x40'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x46_PVT_0P77V_0C/SRAM1RW128x46'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x48_PVT_0P77V_0C/SRAM1RW128x48'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x64_PVT_0P77V_0C/SRAM1RW128x64'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x8_PVT_0P77V_0C/SRAM1RW128x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW2048x8_PVT_0P77V_0C/SRAM1RW2048x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x128_PVT_0P77V_0C/SRAM1RW256x128'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x32_PVT_0P77V_0C/SRAM1RW256x32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x46_PVT_0P77V_0C/SRAM1RW256x46'.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx10_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx1_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2b_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx4_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx6_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLER_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLERxp5_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_WITH_FILLER_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx10_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx1_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2b_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx4_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx6_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLER_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLERxp5_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_WITH_FILLER_ASAP7_75t_L cannot be found in library.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
        : Default system time/capacitance unit will be used.
Started checking and loading power intent for design riscv_top...
=================================================================
Checking and loading file : ./innovus/invs2genus_final_db/cmn/riscv_top.cpf
Completed checking and loading power intent for design riscv_top (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================================
Started applying power intent constraints on design 'design:riscv_top'...
=========================================================================
Completed applying power intent constraints on design 'design:riscv_top' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==============================================================================================================================
Started analyzing power domain boundaries...
============================================
Completed analyzing power domain boundaries (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Tagging rules on existing low power cells...
===========================================
Completed tagging rules on low power cells (runtime  0.00).
==============================================================
Started setting up virtual pg network...
========================================
Completed setting up virtual pg network (runtime:1.00s memory_usage:4.00M peak_memory:0.00M).
=============================================================================================
Started identifying always on net segments...
=============================================
Completed identifying always on net segments (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==================================================================================================
#
# Reading SDC /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc for view:PVT_0P63V_100C.setup_view (constraint_mode:my_constraint_mode)
#
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful    426 , failed      0 (runtime  0.03)
 "set_clock_gating_check"   - successful      2 , failed      0 (runtime  0.01)
 "set_clock_groups"         - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful    424 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading LATENCY SDC /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.mmmc/views/PVT_0P63V_100C.setup_view/latency.sdc for view:PVT_0P63V_100C.setup_view (constraint_mode:my_constraint_mode)
#
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
(stylus_db): Reading DEF

Reading and processing DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz'...
Parsing DEF file...

Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_rw' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[27]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[26]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[25]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[24]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[23]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[22]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[21]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[20]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[19]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[18]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[17]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[16]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[15]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[14]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[13]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[12]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[11]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[10]' specified in Pin 'VSS' is undefined in netlist.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'mem_req_addr[8]' specified in Pin 'VSS' is undefined in netlist.
  'read_def' read 10000 lines...

Done parsing DEF file (wall time: 0s, CPU time: 24ms).
Processing DEF file...

Creating gcells from DEF (count: 134680)
  Summary report for DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz'

    Components
    ----------
        Cover:   0
        Fixed:  18
   Soft Fixed:   0
     Physical:   0
         Bump:   0
       Placed: 460
     Unplaced:   0
        TOTAL: 478 (18 are class macro)
   
          Pins
          ----
        Cover:   0
        Fixed: 350
     Physical:   0
       Placed:   0
     Unplaced:   0
        TOTAL: 350
   
          Nets
          ----
         Read:    0
      Skipped: 1745
        TOTAL: 1745
   
   SpecialNets
   -----------
         Read: 2 (connections: 2)
      Skipped: 0
        TOTAL: 2
   
       Fences: 0
       Guides: 0
      Regions: 0

Done processing DEF file (wall time: 0s, CPU time: 111ms).
   
  ========================
  Physical Message Summary
  ========================
   
   18 /  0  I   PHYS-181  Full preserve set on instance.
  208 / 20  W  PHYS-2257  Net specified in pin is undefined in the netlist.
   
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
Done reading and processing DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz' (wall time: 0s, CPU time: 403ms).

(stylus_db): Creating exchange objects
Before .g 1.0
(stylus_db): Reading DOTG
Sourcing script file ./innovus/invs2genus_final_db/cmn/syn_cmn/riscv_top.g.gz...
Done reading script file ./innovus/invs2genus_final_db/cmn/syn_cmn/riscv_top.g.gz.
Applied 53 Innovus Modes and globals.
(stylus_db): Setting root attributes
There were 16 applications and 0 problems processing root attributes.
After .g 1.0
After reapply 1.0
(stylus_db): Reading Flowkit Settings
Sourcing script file ./innovus/invs2genus_final_db/cmn/riscv_top.flowkit_settings.tcl...
Done reading script file ./innovus/invs2genus_final_db/cmn/riscv_top.flowkit_settings.tcl.
(stylus_db): Reading Design Attributes
(stylus_db): Setting attributes on design objects
(stylus_db): Summary count of attributes that could be applied
could_apply(default_tech_site)            = 1
could_apply(dont_touch)                   = 128
could_apply(dont_use)                     = 157
could_apply(first_row_site_index)         = 1
could_apply(group_rect)                   = 1
could_apply(is_boundary_phase_inverted)   = 3
could_apply(is_clock)                     = 4
could_apply(is_genus_clock_gate)          = 1
could_apply(last_row_site_index)          = 1
could_apply(original_name)                = 1617
could_apply(route_bottom_preferred_layer) = 3
(stylus_db): Summary count of attributes that could NOT be applied
could_not_apply(constraint_type)     = 1
could_not_apply(exclusive_group_gap) = 1
Updated 7 and validated 134 original_name instance attributes. With 0 problems deriving from pin based values.
(stylus_db): Reading Min Layer Application
(stylus_db): Read Latency
(stylus_db): Reading any Extra SDC
(stylus_db): Reading TCF
Info    : Joules engine is used. [RPT-16]
        : Joules parser is being used for the command read_tcf.
Info   : STIM-0001 [StimInfo] read_stimulus effective options 
       : -file :
       : /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.power/riscv_top.comp.tcf.gz
       : -dut_instance : /
       : -design_root : riscv_top
       : -format : tcf
Info   : STIM-0001 Design top is riscv_top
Info   : STIM-0001 Started reading input stimulus file
       : /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.power/riscv_top.comp.tcf.gz
Info   : STIM-0007 [StimInfo] Stored stimulus information '/stim#1' in SDB.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.50000 on undriven hierarchical pin dcache_dout.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.04000 on undriven hierarchical pin dcache_dout.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TUI-94'.
--------------------------- Annotation Report ---------------------------
Object Type         Asserted  UnAsserted  Unconnected  Total  Asserted% 
                                           + Constant                   
-------------------------------------------------------------------------
Primary Ports                                                           
  Inputs                 137           1            0    138     99.27% 
  Outputs                  4           0          208    212    100.00% 
  I/O                      0           0            0      0        N/A 
Sequential Outputs                                                      
  Memory                   0           0            0      0        N/A 
  Flop                    70           0            4     74    100.00% 
  Latch                   45           0            3     48    100.00% 
  Arch ICGC                0           0            0      0        N/A 
  Inferred ICGC            1           0            0      1    100.00% 
  Total ICGC               1           0            0      1    100.00% 
Drivers                                                                 
  Driver nets           1653          90            7   1750     94.83% 
  RTL Driver nets       1516          89            7   1612     94.45% 
DFT                                                                     
  Input Ports              0           0            0      0        N/A 
  Flop Outputs             0           0            0      0        N/A 
  Memory Outputs           0           0            0      0        N/A 
-------------------------------------------------------------------------
Info   : STIM-0013 [StimInfo] Completed successfully.
       : Info=4, Warn=0, Error=0, Fatal=0
Info: Removing all stims from SDB
(stylus_db): Reading Routing Congestion
Reading Innovus congestion map file './innovus/invs2genus_final_db/cmn/riscv_top.route.congestion.gz'...
(stylus_db): Reading AAE settings
Read 3112 values from Innovus AAE file.
Detected that AAE fast_mode is correctly communicated from Innovus.
(stylus_db): Switching timing analysis to placment based PLE
(stylus_db): Read SPEF
Reading ./innovus/invs2genus_final_db/cmn/riscv_top.mmmc/corners/PVT_0P63V_100C.setup_rc/PVT_0P63V_100C.setup_rc.spef.gz ...

Annotating parasitics for design riscv_top
Warning : Small lumped capacitance will be ignored. [PHYS-262]
        : The lumped capacitance for net 'FE_OFN3_mem_req_valid' is too small: 0.00917 ff, use 0.1 ff
Warning : Annotated physical data will be ignored for timing analysis. [PHYS-256]
        : Net 'FE_OFN1_reset' has an ideal pin 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK (DLLx1_ASAP7_75t_SL/CLK)'.

##### read_spef statistics #####
Corner: PVT_0P63V_100C.setup_rc
Total number of nets: 622
Number of nets cannot be annotated: 0
Number of nets with lumped capacitance less than 0.1 ff: 49
Number of nets annotated, but ignored for timing 12
Total runtime: 2.9 seconds
Reading ./innovus/invs2genus_final_db/cmn/riscv_top.mmmc/corners/PVT_0P77V_0C.hold_rc/PVT_0P77V_0C.hold_rc.spef.gz ...

Annotating parasitics for design riscv_top
Warning : Small lumped capacitance will be ignored. [PHYS-262]
        : The lumped capacitance for net 'FE_OFN3_mem_req_valid' is too small: 0.00917 ff, use 0.1 ff
Warning : Annotated physical data will be ignored for timing analysis. [PHYS-256]
        : Net 'FE_OFN1_reset' has an ideal pin 'cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK (DLLx1_ASAP7_75t_SL/CLK)'.

##### read_spef statistics #####
Corner: PVT_0P77V_0C.hold_rc
Total number of nets: 622
Number of nets cannot be annotated: 0
Number of nets with lumped capacitance less than 0.1 ff: 49
Number of nets annotated, but ignored for timing 12
Total runtime: 0.0 seconds
(stylus_db): Configure PLE
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Nov 28 2023  12:31:25 pm
  Module:                 riscv_top
  Library domain:         PVT_0P63V_100C.setup_cond
    Domain index:         0
    Technology libraries: asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020 1.0
                          SRAM1RW1024x16_PVT_0P63V_100C 0
                          SRAM1RW1024x17_PVT_0P63V_100C 0
                          SRAM1RW1024x32_PVT_0P63V_100C 0
                          SRAM1RW1024x37_PVT_0P63V_100C 0
                          SRAM1RW1024x38_PVT_0P63V_100C 0
                          SRAM1RW1024x44_PVT_0P63V_100C 0
                          SRAM1RW1024x64_PVT_0P63V_100C 0
                          SRAM1RW1024x8_PVT_0P63V_100C 0
                          SRAM1RW2048x8_PVT_0P63V_100C 0
                          SRAM1RW128x12_PVT_0P63V_100C 0
                          SRAM1RW128x14_PVT_0P63V_100C 0
                          SRAM1RW128x22_PVT_0P63V_100C 0
                          SRAM1RW128x40_PVT_0P63V_100C 0
                          SRAM1RW128x46_PVT_0P63V_100C 0
                          SRAM1RW128x48_PVT_0P63V_100C 0
                          SRAM1RW128x64_PVT_0P63V_100C 0
                          SRAM1RW128x8_PVT_0P63V_100C 0
                          SRAM1RW256x128_PVT_0P63V_100C 0
                          SRAM1RW256x32_PVT_0P63V_100C 0
                          SRAM1RW256x46_PVT_0P63V_100C 0
                          SRAM1RW256x48_PVT_0P63V_100C 0
                          SRAM1RW256x64_PVT_0P63V_100C 0
                          SRAM1RW256x8_PVT_0P63V_100C 0
                          SRAM1RW32x50_PVT_0P63V_100C 0
                          SRAM1RW4096x16_PVT_0P63V_100C 0
                          SRAM1RW4096x8_PVT_0P63V_100C 0
                          SRAM1RW512x128_PVT_0P63V_100C 0
                          SRAM1RW512x32_PVT_0P63V_100C 0
                          SRAM1RW512x64_PVT_0P63V_100C 0
                          SRAM1RW512x8_PVT_0P63V_100C 0
                          SRAM1RW64x128_PVT_0P63V_100C 0
                          SRAM1RW64x20_PVT_0P63V_100C 0
                          SRAM1RW64x21_PVT_0P63V_100C 0
                          SRAM1RW64x22_PVT_0P63V_100C 0
                          SRAM1RW64x32_PVT_0P63V_100C 0
                          SRAM1RW64x34_PVT_0P63V_100C 0
                          SRAM1RW64x8_PVT_0P63V_100C 0
                          SRAM2RW128x16_PVT_0P63V_100C 0
                          SRAM2RW128x32_PVT_0P63V_100C 0
                          SRAM2RW128x4_PVT_0P63V_100C 0
                          SRAM2RW128x8_PVT_0P63V_100C 0
                          SRAM2RW16x16_PVT_0P63V_100C 0
                          SRAM2RW16x32_PVT_0P63V_100C 0
                          SRAM2RW16x4_PVT_0P63V_100C 0
                          SRAM2RW16x8_PVT_0P63V_100C 0
                          SRAM2RW32x16_PVT_0P63V_100C 0
                          SRAM2RW32x22_PVT_0P63V_100C 0
                          SRAM2RW32x32_PVT_0P63V_100C 0
                          SRAM2RW32x33_PVT_0P63V_100C 0
                          SRAM2RW32x39_PVT_0P63V_100C 0
                          SRAM2RW32x4_PVT_0P63V_100C 0
                          SRAM2RW32x8_PVT_0P63V_100C 0
                          SRAM2RW64x16_PVT_0P63V_100C 0
                          SRAM2RW64x24_PVT_0P63V_100C 0
                          SRAM2RW64x32_PVT_0P63V_100C 0
                          SRAM2RW64x4_PVT_0P63V_100C 0
                          SRAM2RW64x8_PVT_0P63V_100C 0
  Library domain:         PVT_0P77V_0C.hold_cond
    Domain index:         1
    Technology libraries: asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020 1.0
                          asap7sc7p5t_AO_RVT_FF_nldm_201020 1.0
                          asap7sc7p5t_AO_LVT_FF_nldm_201020 1.0
                          asap7sc7p5t_AO_SLVT_FF_nldm_201020 1.0
                          asap7sc7p5t_AO_SRAM_FF_nldm_201020 1.0
                          asap7sc7p5t_OA_RVT_FF_nldm_201020 1.0
                          asap7sc7p5t_OA_LVT_FF_nldm_201020 1.0
                          asap7sc7p5t_OA_SLVT_FF_nldm_201020 1.0
                          asap7sc7p5t_OA_SRAM_FF_nldm_201020 1.0
                          asap7sc7p5t_SEQ_RVT_FF_nldm_201020 1.0
                          asap7sc7p5t_SEQ_LVT_FF_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SLVT_FF_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SRAM_FF_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_RVT_FF_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_LVT_FF_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020 1.0
                          SRAM1RW1024x16_PVT_0P77V_0C 0
                          SRAM1RW1024x17_PVT_0P77V_0C 0
                          SRAM1RW1024x32_PVT_0P77V_0C 0
                          SRAM1RW1024x37_PVT_0P77V_0C 0
                          SRAM1RW1024x38_PVT_0P77V_0C 0
                          SRAM1RW1024x44_PVT_0P77V_0C 0
                          SRAM1RW1024x64_PVT_0P77V_0C 0
                          SRAM1RW1024x8_PVT_0P77V_0C 0
                          SRAM1RW2048x8_PVT_0P77V_0C 0
                          SRAM1RW128x12_PVT_0P77V_0C 0
                          SRAM1RW128x14_PVT_0P77V_0C 0
                          SRAM1RW128x22_PVT_0P77V_0C 0
                          SRAM1RW128x40_PVT_0P77V_0C 0
                          SRAM1RW128x46_PVT_0P77V_0C 0
                          SRAM1RW128x48_PVT_0P77V_0C 0
                          SRAM1RW128x64_PVT_0P77V_0C 0
                          SRAM1RW128x8_PVT_0P77V_0C 0
                          SRAM1RW256x128_PVT_0P77V_0C 0
                          SRAM1RW256x32_PVT_0P77V_0C 0
                          SRAM1RW256x46_PVT_0P77V_0C 0
                          SRAM1RW256x48_PVT_0P77V_0C 0
                          SRAM1RW256x64_PVT_0P77V_0C 0
                          SRAM1RW256x8_PVT_0P77V_0C 0
                          SRAM1RW32x50_PVT_0P77V_0C 0
                          SRAM1RW4096x16_PVT_0P77V_0C 0
                          SRAM1RW4096x8_PVT_0P77V_0C 0
                          SRAM1RW512x128_PVT_0P77V_0C 0
                          SRAM1RW512x32_PVT_0P77V_0C 0
                          SRAM1RW512x64_PVT_0P77V_0C 0
                          SRAM1RW512x8_PVT_0P77V_0C 0
                          SRAM1RW64x128_PVT_0P77V_0C 0
                          SRAM1RW64x20_PVT_0P77V_0C 0
                          SRAM1RW64x21_PVT_0P77V_0C 0
                          SRAM1RW64x22_PVT_0P77V_0C 0
                          SRAM1RW64x32_PVT_0P77V_0C 0
                          SRAM1RW64x34_PVT_0P77V_0C 0
                          SRAM1RW64x8_PVT_0P77V_0C 0
                          SRAM2RW128x16_PVT_0P77V_0C 0
                          SRAM2RW128x32_PVT_0P77V_0C 0
                          SRAM2RW128x4_PVT_0P77V_0C 0
                          SRAM2RW128x8_PVT_0P77V_0C 0
                          SRAM2RW16x16_PVT_0P77V_0C 0
                          SRAM2RW16x32_PVT_0P77V_0C 0
                          SRAM2RW16x4_PVT_0P77V_0C 0
                          SRAM2RW16x8_PVT_0P77V_0C 0
                          SRAM2RW32x16_PVT_0P77V_0C 0
                          SRAM2RW32x22_PVT_0P77V_0C 0
                          SRAM2RW32x32_PVT_0P77V_0C 0
                          SRAM2RW32x33_PVT_0P77V_0C 0
                          SRAM2RW32x39_PVT_0P77V_0C 0
                          SRAM2RW32x4_PVT_0P77V_0C 0
                          SRAM2RW32x8_PVT_0P77V_0C 0
                          SRAM2RW64x16_PVT_0P77V_0C 0
                          SRAM2RW64x24_PVT_0P77V_0C 0
                          SRAM2RW64x32_PVT_0P77V_0C 0
                          SRAM2RW64x4_PVT_0P77V_0C 0
                          SRAM2RW64x8_PVT_0P77V_0C 0
  Operating conditions:   PVT_0P63V_100C 
  Operating conditions:   _nominal_ 
  Interconnect mode:      placement
  Area mode:              physical library
============================================================

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       user override
------------------------------------------------
<extracted>     U         n/a         0.000019  
<extracted>     V         n/a         0.000019  
<extracted>     H         n/a         0.000018  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       user override
-------------------------------------------------
<extracted>     U         n/a         16.836361  
<extracted>     V         n/a         16.327434  
<extracted>     H         n/a         17.345288  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

(stylus_db): Reading EXTRACTION
There is no ndr for this design!
INFO (IMPEXT-7055): Loading preRoute extraction data from directory '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.extraction/extraction/' ...

No NDR for EEKit
INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-7026): Loading preRoute extracted patterns from file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus_final_db/cmn/riscv_top.extraction/riscv_top.techData.gz' ...

INFO (IMPEXT-6209): Completed (cpu: 477710.000000 real: 477710.000000)

(stylus_db): Refreshing Timer
Info    : AAE enabled for delay calculation. [TIM-45]
        :  
INFO (IMPEXT-7053): RC corner default_emulate_rc_corner not found in the saved preRoute extraction data.

%# End stylus_db::read (11/28 12:31:27, total cpu=00:00:28, real=00:00:30, peak res=4229.80M, current mem=2191.98M)
%# End phys_update_database (11/28 12:31:27, total cpu=00:00:28, real=00:00:30, peak res=4229.80M, current mem=2191.98M)




Finished QoS prediction (command execution time mm:ss (real) = 03:55).

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   predict_qos
  Done placing riscv_top.
(syn_opt_placed): Activating iSpatial - opt_spatial_effort extreme
  Done spatial mode optimization riscv_top.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt_ispatial_extreme
@file(syn.tcl) 230: puts "write_db -to_file pre_add_tieoffs" 
write_db -to_file pre_add_tieoffs
@file(syn.tcl) 231: write_db -to_file pre_add_tieoffs
INFO (IMPEXT-7027): Saving preRoute extracted patterns in file 'pre_add_tieoffs.xdata/riscv_top.techData.gz' ...

INFO (IMPEXT-7054): Saving preRoute extraction data in directory 'pre_add_tieoffs.xdata/extraction/' ...

Successfully saved preroute extraction data
Finished exporting design database to file 'pre_add_tieoffs' for 'riscv_top' (command execution time mm:ss cpu = 00:01, real = 00:02).
@file(syn.tcl) 232: puts "set_db message:WSDF-201 .max_print 20" 
set_db message:WSDF-201 .max_print 20
@file(syn.tcl) 233: set_db message:WSDF-201 .max_print 20
  Setting attribute of message 'WSDF-201': 'max_print' = 20
@file(syn.tcl) 234: puts "set_db use_tiehilo_for_const duplicate" 
set_db use_tiehilo_for_const duplicate
@file(syn.tcl) 235: set_db use_tiehilo_for_const duplicate
  Setting attribute of root '/': 'use_tiehilo_for_const' = duplicate
@file(syn.tcl) 236: puts "add_tieoffs -high TIEHIx1_ASAP7_75t_SL -low TIELOx1_ASAP7_75t_SL -max_fanout 1 -verbose" 
add_tieoffs -high TIEHIx1_ASAP7_75t_SL -low TIELOx1_ASAP7_75t_SL -max_fanout 1 -verbose
@file(syn.tcl) 237: add_tieoffs -high TIEHIx1_ASAP7_75t_SL -low TIELOx1_ASAP7_75t_SL -max_fanout 1 -verbose
Error   : A single object was expected, but multiple objects were found. [TUI-62] [parse_options]
        : The argument that found multiple objects was 'TIEHIx1_ASAP7_75t_SL'.
        : Use the 'vfind' command to narrow the list down to a single object.
  add_tieoffs: replaces constants 1'b0 and 1'b1 with tie-cells 

Usage: add_tieoffs [-high_low <lib_cell>]
           [-always_on_high_low <lib_cell>] [-high <lib_cell>]
           [-always_on_high <lib_cell>] [-low <lib_cell>]
           [-always_on_low <lib_cell>] [-all] [-max_fanout <integer>] [-verbose]
           [-allow_inversion] [-skip_unused_hier_pins] [-place_cells]
           [<design|module>]

    [-high_low <lib_cell>]:
        cell for both constant 1's and 0's (default searches for cell) 
    [-always_on_high_low <lib_cell>]:
        always-on cell for both constant 1's and 0's (default searches for 
        cell) 
    [-high <lib_cell>]:
        cell for constant 1's (default searches for cell) 
    [-always_on_high <lib_cell>]:
        always-on cell for constant 1's (default searches for cell) 
    [-low <lib_cell>]:
        cell for constant 0's (default searches for cell) 
    [-always_on_low <lib_cell>]:
        always-on cell for constant 0's (default searches for cell) 
    [-all]:
        inserts tiehi/lo cells without skipping scan pins 
    [-max_fanout <integer>]:
        specify the maximum fanout allowed per tiecell 
    [-verbose]:
        gives detailed information of preserved and scan pins skipped from 
        inserting tie hi/lo cells 
    [-allow_inversion]:
        allow tiecell with inverter if one of the tie hi/lo cell is not found 
    [-skip_unused_hier_pins]:
        skips inserting tiehilo cells for hier pins unused inside the module 
    [-place_cells]:
        assign physical location to inserted tiecell 
    [<design|module>]:
        specifies design/subdesign to insert constants 
#@ End verbose source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl
Failed on insert_tiehilo_cells -high TIEHIx1_ASAP7_75t_SL -low TIELOx1_ASAP7_75t_SL -max_fanout 1 -verbose
Encountered problems processing file: /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl
WARNING: This version of the tool is 205 days old.

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 436s, ST: 157s, FG: 157s, CPU: 0.5%}, MEM {curr: 2.1G, peak: 2.1G, phys curr: 1.4G, phys peak: 4.1G}, SYS {load: 23.6, cpu: 128, total: 1574.3G, free: 529.7G}
