Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\timer_1s.v" into library work
Parsing module <timer_1s>.
Analyzing Verilog file "D:\fengtao\Project\Git\FPGA_Uart\uart2\top\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <uart_rx>.
WARNING:HDLCompiler:413 - "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_rx.v" Line 56: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_rx.v" Line 76: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_tx.v" Line 70: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_tx.v" Line 90: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:604 - "D:\fengtao\Project\Git\FPGA_Uart\uart2\top\top.v" Line 59: Module instantiation should have an instance name

Elaborating module <timer_1s>.
WARNING:HDLCompiler:413 - "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\timer_1s.v" Line 36: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\timer_1s.v" Line 39: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\fengtao\Project\Git\FPGA_Uart\uart2\top\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_rx.v".
    Found 14-bit register for signal <baud_cnt>.
    Found 4-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <rx_flag>.
    Found 1-bit register for signal <bit_flag>.
    Found 1-bit register for signal <po_flag>.
    Found 1-bit register for signal <rx_r2>.
    Found 1-bit register for signal <rx_r3>.
    Found 1-bit register for signal <rx_r1>.
    Found 14-bit adder for signal <baud_cnt[13]_GND_2_o_add_4_OUT> created at line 56.
    Found 4-bit adder for signal <bit_cnt[3]_GND_2_o_add_12_OUT> created at line 76.
    Found 4-bit comparator lessequal for signal <n0025> created at line 84
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\uart_tx.v".
    Found 1-bit register for signal <rs232_tx>.
    Found 13-bit register for signal <baud_cnt>.
    Found 4-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <tx_data_r>.
    Found 1-bit register for signal <tx_flag>.
    Found 1-bit register for signal <bit_flag>.
    Found 13-bit adder for signal <baud_cnt[12]_GND_3_o_add_5_OUT> created at line 70.
    Found 4-bit adder for signal <bit_cnt[3]_GND_3_o_add_11_OUT> created at line 90.
    Found 1-bit 12-to-1 multiplexer for signal <bit_cnt[3]_PWR_3_o_Mux_15_o> created at line 97.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <timer_1s>.
    Related source file is "D:\fengtao\Project\Git\FPGA_Uart\uart2\src\timer_1s.v".
    Found 26-bit register for signal <num>.
    Found 26-bit adder for signal <num[25]_GND_5_o_add_1_OUT> created at line 36.
    Found 26-bit comparator lessequal for signal <n0004> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <timer_1s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 16
 1-bit register                                        : 9
 13-bit register                                       : 1
 14-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 2
 26-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 9
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <timer_1s>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <timer_1s> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 14-bit adder                                          : 1
# Counters                                             : 3
 26-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 2
 26-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <inst_uart_rx/rx_r2>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 252
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 50
#      LUT2                        : 31
#      LUT3                        : 17
#      LUT4                        : 5
#      LUT5                        : 9
#      LUT6                        : 31
#      MUXCY                       : 50
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 85
#      FD                          : 1
#      FDC                         : 58
#      FDCE                        : 24
#      FDE                         : 1
#      FDP                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  11440     0%  
 Number of Slice LUTs:                  148  out of   5720     2%  
    Number used as Logic:               147  out of   5720     2%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      77  out of    162    47%  
   Number with an unused LUT:            14  out of    162     8%  
   Number of fully used LUT-FF pairs:    71  out of    162    43%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    186     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sclk                               | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.619ns (Maximum Frequency: 216.497MHz)
   Minimum input arrival time before clock: 4.799ns
   Maximum output required time after clock: 7.992ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 4.619ns (frequency: 216.497MHz)
  Total number of paths / destination ports: 1812 / 109
-------------------------------------------------------------------------
Delay:               4.619ns (Levels of Logic = 3)
  Source:            _i000001/num_12 (FF)
  Destination:       _i000001/num_0 (FF)
  Source Clock:      sclk rising
  Destination Clock: sclk rising

  Data Path: _i000001/num_12 to _i000001/num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.954  _i000001/num_12 (_i000001/num_12)
     LUT3:I0->O            3   0.235   1.196  _i000001/GND_5_o_GND_5_o_equal_1_o<25>21 (_i000001/GND_5_o_GND_5_o_equal_1_o<25>2)
     LUT6:I1->O           14   0.254   1.127  _i000001/GND_5_o_GND_5_o_equal_1_o<25>4 (_i000001/GND_5_o_GND_5_o_equal_1_o)
     LUT2:I1->O            1   0.254   0.000  _i000001/Mcount_num_eqn_01 (_i000001/Mcount_num_eqn_0)
     FDC:D                     0.074          _i000001/num_0
    ----------------------------------------
    Total                      4.619ns (1.342ns logic, 3.277ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk'
  Total number of paths / destination ports: 84 / 84
-------------------------------------------------------------------------
Offset:              4.799ns (Levels of Logic = 2)
  Source:            s_rst_n (PAD)
  Destination:       _i000001/num_0 (FF)
  Destination Clock: sclk rising

  Data Path: s_rst_n to _i000001/num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  s_rst_n_IBUF (s_rst_n_IBUF)
     INV:I->O             83   0.255   2.076  s_rst_n_inv1_INV_0 (inst_uart_rx/s_rst_n_inv)
     FDC:CLR                   0.459          inst_uart_rx/bit_flag
    ----------------------------------------
    Total                      4.799ns (2.042ns logic, 2.757ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk'
  Total number of paths / destination ports: 21 / 2
-------------------------------------------------------------------------
Offset:              7.992ns (Levels of Logic = 4)
  Source:            _i000001/num_8 (FF)
  Destination:       led0 (PAD)
  Source Clock:      sclk rising

  Data Path: _i000001/num_8 to led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.196  _i000001/num_8 (_i000001/num_8)
     LUT5:I0->O            1   0.254   0.958  led031 (led03)
     LUT6:I2->O            1   0.254   0.958  led032 (led031)
     LUT6:I2->O            1   0.254   0.681  led033 (led0_OBUF)
     OBUF:I->O                 2.912          led0_OBUF (led0)
    ----------------------------------------
    Total                      7.992ns (4.199ns logic, 3.793ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    4.619|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.97 secs
 
--> 

Total memory usage is 4509484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

