


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ********
    2 00000000         ; EQU Directives
    3 00000000         ; These directives do not allocate memory
    4 00000000         ;*******************************************************
                       ********
    5 00000000         ;SYMBOL  DIRECTIVE VALUE   COMMENT
    6 00000000         ; ADC Registers
    7 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
    8 00000000 40038000 
                       ADC_0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC_0 base address
                                                            )
    9 00000000 40038004 
                       ADC_0_RIS
                               EQU              0x40038004  ; Interrupt status
   10 00000000 40038008 
                       ADC_0_IM
                               EQU              0x40038008  ; Interrupt select
   11 00000000 40038014 
                       ADC_0_EMUX
                               EQU              0x40038014  ; Trigger select
   12 00000000 40038028 
                       ADC_0_PSSI
                               EQU              0x40038028  ; Initiate sample
   13 00000000 40038044 
                       ADC_0_SSCTL0
                               EQU              0x40038044  ; Sample sequence c
                                                            ontrol
   14 00000000 400380A8 
                       ADC_0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   15 00000000 40038FC4 
                       ADC_0_PC
                               EQU              0x40038FC4  ; Sample rate
   16 00000000         
   17 00000000 40039000 
                       ADC_1_ACTSS
                               EQU              0x40039000  ; Sample sequencer 
                                                            (ADC_1 base address
                                                            )
   18 00000000 40039004 
                       ADC_1_RIS
                               EQU              0x40039004  ; Interrupt status
   19 00000000 40039008 
                       ADC_1_IM
                               EQU              0x40039008  ; Interrupt select
   20 00000000 40039014 
                       ADC_1_EMUX
                               EQU              0x40039014  ; Trigger select
   21 00000000 400390A0 
                       ADC_1_SSMUX3
                               EQU              0x400390A0  ; Sample sequencer
   22 00000000 40039028 
                       ADC_1_PSSI



ARM Macro Assembler    Page 2 


                               EQU              0x40039028  ; Initiate sample
   23 00000000 40039044 
                       ADC_1_SSCTL0
                               EQU              0x40039044  ; Sample sequence c
                                                            ontrol
   24 00000000 400390A8 
                       ADC_1_SSFIFO3
                               EQU              0x400390A8  ; Channel 3 results
                                                            
   25 00000000 40039FC4 
                       ADC_1_PC
                               EQU              0x40039FC4  ; Sample rate
   26 00000000         
   27 00000000         ; GPIO Registers 
   28 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   29 00000000         ; PORT E base address = 0x40024000
   30 00000000 4002451C 
                       GPIO_PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   31 00000000 4002452C 
                       GPIO_PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   32 00000000 40024420 
                       GPIO_PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons
   33 00000000 40024528 
                       GPIO_PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   34 00000000         
   35 00000000 20001000 
                       TARGET  EQU              0x20001000
   36 00000000         ;LABEL DIRECTIVE VALUE COMMENT
   37 00000000                 AREA             sdata , DATA, READONLY
   38 00000000                 THUMB
   39 00000000 56 6F 6C 
              74 61 67 
              65 28 6D 
              56 29 3A 
              20       Volt_Text
                               DCB              "Voltage(mV): "
   40 0000000D 0D              DCB              0x0D
   41 0000000E 04              DCB              0x04
   42 0000000F 2E      DOT     DCB              0x2E
   43 00000010 0D              DCB              0x0D
   44 00000011 04              DCB              0x04
   45 00000012         
   46 00000012         ;MSG  DCB     "delaying..."
   47 00000012         
   48 00000012         ;*******************************************************
                       ********
   49 00000012         ; Program section
   50 00000012         ;*******************************************************
                       ********
   51 00000012         ;LABEL  DIRECTIVE VALUE   COMMENT



ARM Macro Assembler    Page 3 


   52 00000012                 AREA             main, READONLY, CODE
   53 00000000                 THUMB
   54 00000000                 EXTERN           PULSE_INIT
   55 00000000                 EXTERN           CONVRT
   56 00000000                 EXTERN           OutStr      ; Reference externa
                                                            l subroutine 
   57 00000000                 EXTERN           InChar      ; Reference externa
                                                            l subroutine 
   58 00000000                 EXPORT           __main
   59 00000000                 ENTRY
   60 00000000         
   61 00000000         __main
   62 00000000 F000 F85E       BL               ADC_Init
   63 00000004         ; PD 3,2,1,0 for A/D (AIN4,5,6,7)
   64 00000004         ; PB 0,1,2,3 for display
   65 00000004         ADC_Sample_Constants
   66 00000004 F640 47E4       MOV              R7, #3300
   67 00000008 F44F 5880       MOV              R8, #4096
   68 0000000C F64F 76FF       LDR              R6, = 0x0000FFFF
   69 00000010         
   70 00000010         Reset_Constants_0
   71 00000010 F04F 0B01       MOV              R11, #1
   72 00000014 F04F 0A34       MOV              R10, #52
   73 00000018 F000 F806       BL               ADC_Sample_start_0
   74 0000001C         Reset_Constants_1
   75 0000001C F04F 0B01       MOV              R11, #1
   76 00000020 F240 1A9D       MOV              R10, #413
   77 00000024 F000 F81F       BL               ADC_Sample_start_1
   78 00000028         
   79 00000028         ADC_Sample_start_0
   80 00000028         ; initialize addess registers
   81 00000028 4A56            LDR              R2, =ADC_0_PSSI
   82 0000002A 4B57            LDR              R3, =ADC_0_RIS
   83 0000002C 4C57            LDR              R4, =ADC_0_SSFIFO3
   84 0000002E         
   85 0000002E 6810            LDR              R0, [R2]
   86 00000030 F040 000F       ORR              R0, R0, #0x0F ; set bit 3 to en
                                                            able seq 3
   87 00000034 6010            STR              R0, [R2]
   88 00000036 BF00            NOP
   89 00000038 BF00            NOP
   90 0000003A BF00            NOP
   91 0000003C         
   92 0000003C 6818            LDR              R0, [R3]    ; check if sample i
                                                            s complete
   93 0000003E F010 0008       ANDS             R0, R0, #0x08
   94 00000042 D1F1            BNE              ADC_Sample_start_0
   95 00000044         
   96 00000044 6823            LDR              R3, [R4]    ; load results
   97 00000046 FB03 F307       MUL              R3, R3, R7  ; value = value * 3
                                                            30
   98 0000004A FBB3 F3F8       UDIV             R3, R3, R8  ; value = value / 4
                                                            096
   99 0000004E         
  100 0000004E         FindInterval_0
  101 0000004E FB0A F90B       MUL              R9, R10, R11
  102 00000052 454B            CMP              R3, R9
  103 00000054 BFC8 F10B 
              0B01             ADDGT            R11, #1



ARM Macro Assembler    Page 4 


  104 0000005A DCF8            BGT              FindInterval_0
  105 0000005C F1AB 0B01       SUB              R11, R11, #1
  106 00000060 45B3            CMP              R11, R6
  107 00000062 D11F            BNE              Print
  108 00000064 4770            BX               LR
  109 00000066         
  110 00000066         
  111 00000066         ADC_Sample_start_1
  112 00000066         ; initialize addess registers
  113 00000066 4A4A            LDR              R2, =ADC_1_PSSI
  114 00000068 4B4A            LDR              R3, =ADC_1_RIS
  115 0000006A 4C4B            LDR              R4, =ADC_1_SSFIFO3
  116 0000006C         
  117 0000006C 6810            LDR              R0, [R2]
  118 0000006E F040 000F       ORR              R0, R0, #0x0F ; set bit 3 to en
                                                            able seq 3
  119 00000072 6010            STR              R0, [R2]
  120 00000074 BF00            NOP
  121 00000076 BF00            NOP
  122 00000078 BF00            NOP
  123 0000007A         
  124 0000007A 6818            LDR              R0, [R3]    ; check if sample i
                                                            s complete
  125 0000007C F010 0008       ANDS             R0, R0, #0x08
  126 00000080 D1F1            BNE              ADC_Sample_start_1
  127 00000082         
  128 00000082 6823            LDR              R3, [R4]    ; load results
  129 00000084 FB03 F307       MUL              R3, R3, R7  ; value = value * 3
                                                            30
  130 00000088 FBB3 F3F8       UDIV             R3, R3, R8  ; value = value / 4
                                                            096
  131 0000008C         
  132 0000008C         FindInterval_1
  133 0000008C FB0A F90B       MUL              R9, R10, R11
  134 00000090 454B            CMP              R3, R9
  135 00000092 BFC8 F10B 
              0B01             ADDGT            R11, #1
  136 00000098 DCF8            BGT              FindInterval_1
  137 0000009A F1AB 0B01       SUB              R11, R11, #1
  138 0000009E 45B3            CMP              R11, R6
  139 000000A0 D100            BNE              Print
  140 000000A2 E7B5            B                Reset_Constants_0
  141 000000A4         
  142 000000A4         
  143 000000A4         Print
  144 000000A4 4D3D            LDR              R5,=Volt_Text
  145 000000A6 F7FF FFFE       BL               OutStr
  146 000000AA         
  147 000000AA 465E            MOV              R6, R11
  148 000000AC 465B            MOV              R3, R11
  149 000000AE 4D3C            LDR              R5, = TARGET
  150 000000B0 F7FF FFFE       BL               CONVRT
  151 000000B4 F7FF FFFE       BL               OutStr
  152 000000B8         ;MOV R11, #1
  153 000000B8         ;MOV R10, #52
  154 000000B8 F1BA 0F34       CMP              R10, #52
  155 000000BC D0AE            BEQ              Reset_Constants_1
  156 000000BE E7A7            B                Reset_Constants_0
  157 000000C0         ;B ADC_Sample_start_0 ; Return from caller



ARM Macro Assembler    Page 5 


  158 000000C0         
  159 000000C0         ADC_Init
  160 000000C0         GPIO_Init
  161 000000C0         ; Start clocks for features to be used
  162 000000C0         
  163 000000C0 4938            LDR              R1, =RCGCADC ; start on ADC clo
                                                            ck
  164 000000C2 6808            LDR              R0, [R1]
  165 000000C4 F040 0003       ORR              R0, R0, #0x03 ; set bit 0:! to 
                                                            enable ADC_0 ADC_1 
                                                            clock
  166 000000C8 6008            STR              R0, [R1]
  167 000000CA BF00            NOP                          ; Let clock stabili
                                                            ze
  168 000000CC BF00            NOP
  169 000000CE BF00            NOP
  170 000000D0         
  171 000000D0 4935            LDR              R1, =RCGCGPIO ; start on GPIO c
                                                            lock
  172 000000D2 6808            LDR              R0, [R1]
  173 000000D4 F040 0012       ORR              R0, R0, #0x12 ;!!!! set bit 4 t
                                                            o enable port E clo
                                                            ck and bit 1 to ena
                                                            ble port B
  174 000000D8 6008            STR              R0, [R1]
  175 000000DA BF00            NOP                          ; Let clock stabili
                                                            ze
  176 000000DC BF00            NOP
  177 000000DE BF00            NOP
  178 000000E0         
  179 000000E0         ; Enable alternate functions
  180 000000E0 4932            LDR              R1, =GPIO_PORTE_AFSEL
  181 000000E2 6808            LDR              R0, [R1]
  182 000000E4 F040 000C       ORR              R0, R0, #0x0C ; set bit 3:2 to 
                                                            enable alt function
                                                            s on PE3, PE2
  183 000000E8 6008            STR              R0, [R1]
  184 000000EA         ; PCTL does not have to be configured since ADC_0 is aut
                       omatically selected
  185 000000EA         ; when port pin is set to analog.
  186 000000EA         
  187 000000EA         ; Disable digital on  PE3, PE2
  188 000000EA 4931            LDR              R1, =GPIO_PORTE_DEN
  189 000000EC 6808            LDR              R0, [R1]
  190 000000EE F020 000C       BIC              R0, R0, #0x0C ; clear bit 3:2 t
                                                            o disable digital o
                                                            n PE2
  191 000000F2 6008            STR              R0, [R1]
  192 000000F4         
  193 000000F4         ; Eanable analog on PE3
  194 000000F4 492F            LDR              R1, =GPIO_PORTE_AMSEL
  195 000000F6 6808            LDR              R0, [R1]
  196 000000F8 F040 000C       ORR              R0, R0, #0x0C ; set bit 3:2 to 
                                                            enable analog on PE
                                                            3, PE2
  197 000000FC 6008            STR              R0, [R1]
  198 000000FE         
  199 000000FE         ADC_0_Init
  200 000000FE         ; Disable sequencer while ADC setup



ARM Macro Assembler    Page 6 


  201 000000FE 492E            LDR              R1, =ADC_0_ACTSS
  202 00000100 6808            LDR              R0, [R1]
  203 00000102 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable seq 3
  204 00000106 6008            STR              R0, [R1]
  205 00000108         
  206 00000108         ; Disable interrupts
  207 00000108 492C            LDR              R1, =ADC_0_IM
  208 0000010A 6808            LDR              R0, [R1]
  209 0000010C F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            not use interrupts
  210 00000110 6008            STR              R0, [R1]    ; 
  211 00000112         
  212 00000112         ; Select trigger source
  213 00000112 492B            LDR              R1, =ADC_0_EMUX
  214 00000114 6808            LDR              R0, [R1]
  215 00000116 F420 4070       BIC              R0, R0, #0xF000 ; clear bits 15
                                                            :12 to select softw
                                                            are
  216 0000011A 6008            STR              R0, [R1]    ; trigger
  217 0000011C         
  218 0000011C         ; Config sample sequence   
  219 0000011C 4929            LDR              R1, =ADC_0_SSCTL0
  220 0000011E 6808            LDR              R0, [R1]
  221 00000120 F020 0006       BIC              R0, R0, #0x0006 ; set bits 2:1 
                                                            (IE0, END0)
  222 00000124 6008            STR              R0, [R1]
  223 00000126         
  224 00000126         ; Set sample rate
  225 00000126 4928            LDR              R1, =ADC_0_PC
  226 00000128 6808            LDR              R0, [R1]
  227 0000012A F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             0x01 for 125kHz
  228 0000012E 6008            STR              R0, [R1]
  229 00000130         
  230 00000130         ; Done with setup, enable sequencer
  231 00000130 4921            LDR              R1, =ADC_0_ACTSS
  232 00000132 6808            LDR              R0, [R1]
  233 00000134 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
  234 00000138 6008            STR              R0, [R1]
  235 0000013A         
  236 0000013A         ADC_1_Init
  237 0000013A         ; Disable sequencer while ADC setup
  238 0000013A 4924            LDR              R1, =ADC_1_ACTSS
  239 0000013C 6808            LDR              R0, [R1]
  240 0000013E F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable seq 3
  241 00000142 6008            STR              R0, [R1]
  242 00000144         
  243 00000144         ; Disable interrupts
  244 00000144 4922            LDR              R1, =ADC_1_IM
  245 00000146 6808            LDR              R0, [R1]
  246 00000148 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            not use interrupts
  247 0000014C 6008            STR              R0, [R1]    ; 
  248 0000014E         
  249 0000014E         ; Select trigger source
  250 0000014E 4921            LDR              R1, =ADC_1_EMUX



ARM Macro Assembler    Page 7 


  251 00000150 6808            LDR              R0, [R1]
  252 00000152 F420 4070       BIC              R0, R0, #0xF000 ; clear bits 15
                                                            :12 to select softw
                                                            are
  253 00000156 6008            STR              R0, [R1]    ; trigger
  254 00000158         
  255 00000158 491F            LDR              R1, =ADC_1_SSMUX3
  256 0000015A 6808            LDR              R0, [R1]
  257 0000015C F040 0001       ORR              R0, R0, #0x1 ; Select PE2
  258 00000160 6008            STR              R0, [R1]
  259 00000162         
  260 00000162         ; Config sample sequence   
  261 00000162 491E            LDR              R1, =ADC_1_SSCTL0
  262 00000164 6808            LDR              R0, [R1]
  263 00000166 F020 0006       BIC              R0, R0, #0x0006 ; set bits 2:1 
                                                            (IE0, END0)
  264 0000016A 6008            STR              R0, [R1]
  265 0000016C         
  266 0000016C         ; Set sample rate
  267 0000016C 491C            LDR              R1, =ADC_1_PC
  268 0000016E 6808            LDR              R0, [R1]
  269 00000170 F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             0x01 for 125kHz
  270 00000174 6008            STR              R0, [R1]
  271 00000176         
  272 00000176         ; Done with setup, enable sequencer
  273 00000176 4915            LDR              R1, =ADC_1_ACTSS
  274 00000178 6808            LDR              R0, [R1]
  275 0000017A F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
  276 0000017E 6008            STR              R0, [R1]
  277 00000180         
  278 00000180 4770            BX               LR          ; Return from calle
                                                            r
  279 00000182         
  280 00000182         ;*******************************************************
                       ********
  281 00000182         ; End of the program section
  282 00000182         ;*******************************************************
                       ********
  283 00000182         ;LABEL  DIRECTIVE VALUE   COMMENT
  284 00000182                 END
              00 00 40038028 
              40038004 
              400380A8 
              40039028 
              40039004 
              400390A8 
              00000000 
              20001000 
              400FE638 
              400FE608 
              40024420 
              4002451C 
              40024528 
              40038000 
              40038008 
              40038014 
              40038044 



ARM Macro Assembler    Page 8 


              40038FC4 
              40039000 
              40039008 
              40039014 
              400390A0 
              40039044 
              40039FC4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\main.d -o.\objects\main.o -I.\RTE\_q1 -ID:\Keil_v5\AR
M\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -ID:\Keil_v5\ARM\CMSIS\Includ
e --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --predef
ine="TM4C123GH6PM SETA 1" --list=.\listings\main.lst main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DOT 0000000F

Symbol: DOT
   Definitions
      At line 42 in file main.s
   Uses
      None
Comment: DOT unused
Volt_Text 00000000

Symbol: Volt_Text
   Definitions
      At line 39 in file main.s
   Uses
      At line 144 in file main.s
Comment: Volt_Text used once
sdata 00000000

Symbol: sdata
   Definitions
      At line 37 in file main.s
   Uses
      None
Comment: sdata unused
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

ADC_0_Init 000000FE

Symbol: ADC_0_Init
   Definitions
      At line 199 in file main.s
   Uses
      None
Comment: ADC_0_Init unused
ADC_1_Init 0000013A

Symbol: ADC_1_Init
   Definitions
      At line 236 in file main.s
   Uses
      None
Comment: ADC_1_Init unused
ADC_Init 000000C0

Symbol: ADC_Init
   Definitions
      At line 159 in file main.s
   Uses
      At line 62 in file main.s
Comment: ADC_Init used once
ADC_Sample_Constants 00000004

Symbol: ADC_Sample_Constants
   Definitions
      At line 65 in file main.s
   Uses
      None
Comment: ADC_Sample_Constants unused
ADC_Sample_start_0 00000028

Symbol: ADC_Sample_start_0
   Definitions
      At line 79 in file main.s
   Uses
      At line 73 in file main.s
      At line 94 in file main.s

ADC_Sample_start_1 00000066

Symbol: ADC_Sample_start_1
   Definitions
      At line 111 in file main.s
   Uses
      At line 77 in file main.s
      At line 126 in file main.s

FindInterval_0 0000004E

Symbol: FindInterval_0
   Definitions
      At line 100 in file main.s
   Uses
      At line 104 in file main.s
Comment: FindInterval_0 used once
FindInterval_1 0000008C



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: FindInterval_1
   Definitions
      At line 132 in file main.s
   Uses
      At line 136 in file main.s
Comment: FindInterval_1 used once
GPIO_Init 000000C0

Symbol: GPIO_Init
   Definitions
      At line 160 in file main.s
   Uses
      None
Comment: GPIO_Init unused
Print 000000A4

Symbol: Print
   Definitions
      At line 143 in file main.s
   Uses
      At line 107 in file main.s
      At line 139 in file main.s

Reset_Constants_0 00000010

Symbol: Reset_Constants_0
   Definitions
      At line 70 in file main.s
   Uses
      At line 140 in file main.s
      At line 156 in file main.s

Reset_Constants_1 0000001C

Symbol: Reset_Constants_1
   Definitions
      At line 74 in file main.s
   Uses
      At line 155 in file main.s
Comment: Reset_Constants_1 used once
__main 00000000

Symbol: __main
   Definitions
      At line 61 in file main.s
   Uses
      At line 58 in file main.s
Comment: __main used once
main 00000000

Symbol: main
   Definitions
      At line 52 in file main.s
   Uses
      None
Comment: main unused
14 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC_0_ACTSS 40038000

Symbol: ADC_0_ACTSS
   Definitions
      At line 8 in file main.s
   Uses
      At line 201 in file main.s
      At line 231 in file main.s

ADC_0_EMUX 40038014

Symbol: ADC_0_EMUX
   Definitions
      At line 11 in file main.s
   Uses
      At line 213 in file main.s
Comment: ADC_0_EMUX used once
ADC_0_IM 40038008

Symbol: ADC_0_IM
   Definitions
      At line 10 in file main.s
   Uses
      At line 207 in file main.s
Comment: ADC_0_IM used once
ADC_0_PC 40038FC4

Symbol: ADC_0_PC
   Definitions
      At line 15 in file main.s
   Uses
      At line 225 in file main.s
Comment: ADC_0_PC used once
ADC_0_PSSI 40038028

Symbol: ADC_0_PSSI
   Definitions
      At line 12 in file main.s
   Uses
      At line 81 in file main.s
Comment: ADC_0_PSSI used once
ADC_0_RIS 40038004

Symbol: ADC_0_RIS
   Definitions
      At line 9 in file main.s
   Uses
      At line 82 in file main.s
Comment: ADC_0_RIS used once
ADC_0_SSCTL0 40038044

Symbol: ADC_0_SSCTL0
   Definitions
      At line 13 in file main.s
   Uses
      At line 219 in file main.s
Comment: ADC_0_SSCTL0 used once
ADC_0_SSFIFO3 400380A8




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC_0_SSFIFO3
   Definitions
      At line 14 in file main.s
   Uses
      At line 83 in file main.s
Comment: ADC_0_SSFIFO3 used once
ADC_1_ACTSS 40039000

Symbol: ADC_1_ACTSS
   Definitions
      At line 17 in file main.s
   Uses
      At line 238 in file main.s
      At line 273 in file main.s

ADC_1_EMUX 40039014

Symbol: ADC_1_EMUX
   Definitions
      At line 20 in file main.s
   Uses
      At line 250 in file main.s
Comment: ADC_1_EMUX used once
ADC_1_IM 40039008

Symbol: ADC_1_IM
   Definitions
      At line 19 in file main.s
   Uses
      At line 244 in file main.s
Comment: ADC_1_IM used once
ADC_1_PC 40039FC4

Symbol: ADC_1_PC
   Definitions
      At line 25 in file main.s
   Uses
      At line 267 in file main.s
Comment: ADC_1_PC used once
ADC_1_PSSI 40039028

Symbol: ADC_1_PSSI
   Definitions
      At line 22 in file main.s
   Uses
      At line 113 in file main.s
Comment: ADC_1_PSSI used once
ADC_1_RIS 40039004

Symbol: ADC_1_RIS
   Definitions
      At line 18 in file main.s
   Uses
      At line 114 in file main.s
Comment: ADC_1_RIS used once
ADC_1_SSCTL0 40039044

Symbol: ADC_1_SSCTL0
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 23 in file main.s
   Uses
      At line 261 in file main.s
Comment: ADC_1_SSCTL0 used once
ADC_1_SSFIFO3 400390A8

Symbol: ADC_1_SSFIFO3
   Definitions
      At line 24 in file main.s
   Uses
      At line 115 in file main.s
Comment: ADC_1_SSFIFO3 used once
ADC_1_SSMUX3 400390A0

Symbol: ADC_1_SSMUX3
   Definitions
      At line 21 in file main.s
   Uses
      At line 255 in file main.s
Comment: ADC_1_SSMUX3 used once
GPIO_PORTE_AFSEL 40024420

Symbol: GPIO_PORTE_AFSEL
   Definitions
      At line 32 in file main.s
   Uses
      At line 180 in file main.s
Comment: GPIO_PORTE_AFSEL used once
GPIO_PORTE_AMSEL 40024528

Symbol: GPIO_PORTE_AMSEL
   Definitions
      At line 33 in file main.s
   Uses
      At line 194 in file main.s
Comment: GPIO_PORTE_AMSEL used once
GPIO_PORTE_DEN 4002451C

Symbol: GPIO_PORTE_DEN
   Definitions
      At line 30 in file main.s
   Uses
      At line 188 in file main.s
Comment: GPIO_PORTE_DEN used once
GPIO_PORTE_PCTL 4002452C

Symbol: GPIO_PORTE_PCTL
   Definitions
      At line 31 in file main.s
   Uses
      None
Comment: GPIO_PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 7 in file main.s
   Uses
      At line 163 in file main.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 28 in file main.s
   Uses
      At line 171 in file main.s
Comment: RCGCGPIO used once
TARGET 20001000

Symbol: TARGET
   Definitions
      At line 35 in file main.s
   Uses
      At line 149 in file main.s
Comment: TARGET used once
24 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

CONVRT 00000000

Symbol: CONVRT
   Definitions
      At line 55 in file main.s
   Uses
      At line 150 in file main.s
Comment: CONVRT used once
InChar 00000000

Symbol: InChar
   Definitions
      At line 57 in file main.s
   Uses
      None
Comment: InChar unused
OutStr 00000000

Symbol: OutStr
   Definitions
      At line 56 in file main.s
   Uses
      At line 145 in file main.s
      At line 151 in file main.s

PULSE_INIT 00000000

Symbol: PULSE_INIT
   Definitions
      At line 54 in file main.s
   Uses
      None
Comment: PULSE_INIT unused
4 symbols
381 symbols in table
