#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14fe0d0d0 .scope module, "ALU_1bit_tb" "ALU_1bit_tb" 2 4;
 .timescale -9 -11;
P_0x14fe13c90 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0x14fe24430_0 .var "Ainvert", 0 0;
v0x14fe24510_0 .var "Binvert", 0 0;
v0x14fe245a0_0 .var "a", 0 0;
v0x14fe24670_0 .var "b", 0 0;
v0x14fe24740_0 .net "carry", 0 0, v0x14fe23f70_0;  1 drivers
v0x14fe24810_0 .var "cin", 0 0;
v0x14fe248a0_0 .var "less", 0 0;
v0x14fe24970_0 .var "operation", 1 0;
v0x14fe24a40_0 .net "sum", 0 0, v0x14fe241d0_0;  1 drivers
S_0x14fe0d240 .scope module, "UUT" "ALU_1bit" 2 12, 3 6 0, S_0x14fe0d0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "Ainvert";
    .port_info 4 /INPUT 1 "Binvert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x14fe24b50 .functor NOT 1, v0x14fe245a0_0, C4<0>, C4<0>, C4<0>;
L_0x14fe24bc0 .functor NOT 1, v0x14fe24670_0, C4<0>, C4<0>, C4<0>;
L_0x14fe24c30 .functor OR 1, v0x14fe0e1a0_0, v0x14fe22e50_0, C4<0>, C4<0>;
L_0x14fe24d20 .functor AND 1, v0x14fe0e1a0_0, v0x14fe22e50_0, C4<1>, C4<1>;
L_0x14fe24dd0 .functor XOR 1, v0x14fe0e1a0_0, v0x14fe22e50_0, C4<0>, C4<0>;
L_0x14fe24f40 .functor XOR 1, L_0x14fe24dd0, v0x14fe24810_0, C4<0>, C4<0>;
v0x14fe23900_0 .net "Ainvert", 0 0, v0x14fe24430_0;  1 drivers
v0x14fe239b0_0 .net "Binvert", 0 0, v0x14fe24510_0;  1 drivers
v0x14fe23a40_0 .net *"_ivl_8", 0 0, L_0x14fe24dd0;  1 drivers
v0x14fe23ad0_0 .net "a_out", 0 0, v0x14fe0e1a0_0;  1 drivers
v0x14fe23b80_0 .net "ab_and", 0 0, L_0x14fe24d20;  1 drivers
v0x14fe23c50_0 .net "ab_or", 0 0, L_0x14fe24c30;  1 drivers
v0x14fe23d00_0 .net "ab_sum", 0 0, L_0x14fe24f40;  1 drivers
v0x14fe23db0_0 .net "b_out", 0 0, v0x14fe22e50_0;  1 drivers
v0x14fe23e60_0 .net "cin", 0 0, v0x14fe24810_0;  1 drivers
v0x14fe23f70_0 .var "cout", 0 0;
v0x14fe24000_0 .net "less", 0 0, v0x14fe248a0_0;  1 drivers
v0x14fe240b0_0 .net "mux_result", 0 0, v0x14fe23440_0;  1 drivers
v0x14fe24140_0 .net "operation", 1 0, v0x14fe24970_0;  1 drivers
v0x14fe241d0_0 .var "result", 0 0;
v0x14fe24260_0 .net "src1", 0 0, v0x14fe245a0_0;  1 drivers
v0x14fe24310_0 .net "src2", 0 0, v0x14fe24670_0;  1 drivers
E_0x14fe13690 .event anyedge, v0x14fe23440_0, v0x14fe0e1a0_0, v0x14fe22e50_0, v0x14fe23e60_0;
S_0x14fe0c300 .scope module, "MUX_A" "MUX_2to1" 3 21, 4 4 0, S_0x14fe0d240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "result";
v0x14fe0e1a0_0 .var "result", 0 0;
v0x14fe22970_0 .net "select", 0 0, v0x14fe24430_0;  alias, 1 drivers
v0x14fe22a10_0 .net "src1", 0 0, v0x14fe245a0_0;  alias, 1 drivers
v0x14fe22ac0_0 .net "src2", 0 0, L_0x14fe24b50;  1 drivers
E_0x14fe0db50 .event anyedge, v0x14fe22970_0, v0x14fe22ac0_0, v0x14fe22a10_0;
S_0x14fe22bc0 .scope module, "MUX_B" "MUX_2to1" 3 27, 4 4 0, S_0x14fe0d240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "result";
v0x14fe22e50_0 .var "result", 0 0;
v0x14fe22f00_0 .net "select", 0 0, v0x14fe24510_0;  alias, 1 drivers
v0x14fe22fa0_0 .net "src1", 0 0, v0x14fe24670_0;  alias, 1 drivers
v0x14fe23050_0 .net "src2", 0 0, L_0x14fe24bc0;  1 drivers
E_0x14fe22df0 .event anyedge, v0x14fe22f00_0, v0x14fe23050_0, v0x14fe22fa0_0;
S_0x14fe23150 .scope module, "MUX_result" "MUX_4to1" 3 38, 5 4 0, S_0x14fe0d240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "src3";
    .port_info 3 /INPUT 1 "src4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "result";
v0x14fe23440_0 .var "result", 0 0;
v0x14fe234f0_0 .net "select", 1 0, v0x14fe24970_0;  alias, 1 drivers
v0x14fe235a0_0 .net "src1", 0 0, L_0x14fe24c30;  alias, 1 drivers
v0x14fe23650_0 .net "src2", 0 0, L_0x14fe24d20;  alias, 1 drivers
v0x14fe236f0_0 .net "src3", 0 0, L_0x14fe24f40;  alias, 1 drivers
v0x14fe237d0_0 .net "src4", 0 0, v0x14fe248a0_0;  alias, 1 drivers
E_0x14fe233d0/0 .event anyedge, v0x14fe234f0_0, v0x14fe235a0_0, v0x14fe23650_0, v0x14fe236f0_0;
E_0x14fe233d0/1 .event anyedge, v0x14fe237d0_0;
E_0x14fe233d0 .event/or E_0x14fe233d0/0, E_0x14fe233d0/1;
    .scope S_0x14fe0c300;
T_0 ;
    %wait E_0x14fe0db50;
    %load/vec4 v0x14fe22970_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x14fe22ac0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x14fe22a10_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x14fe0e1a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14fe22bc0;
T_1 ;
    %wait E_0x14fe22df0;
    %load/vec4 v0x14fe22f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x14fe23050_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x14fe22fa0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x14fe22e50_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14fe23150;
T_2 ;
    %wait E_0x14fe233d0;
    %load/vec4 v0x14fe234f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x14fe235a0_0;
    %store/vec4 v0x14fe23440_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x14fe23650_0;
    %store/vec4 v0x14fe23440_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x14fe236f0_0;
    %store/vec4 v0x14fe23440_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x14fe237d0_0;
    %store/vec4 v0x14fe23440_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14fe0d240;
T_3 ;
    %wait E_0x14fe13690;
    %load/vec4 v0x14fe240b0_0;
    %store/vec4 v0x14fe241d0_0, 0, 1;
    %load/vec4 v0x14fe23ad0_0;
    %load/vec4 v0x14fe23db0_0;
    %and;
    %load/vec4 v0x14fe23ad0_0;
    %load/vec4 v0x14fe23e60_0;
    %and;
    %or;
    %load/vec4 v0x14fe23db0_0;
    %load/vec4 v0x14fe23e60_0;
    %and;
    %or;
    %store/vec4 v0x14fe23f70_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14fe0d0d0;
T_4 ;
    %vpi_call 2 16 "$dumpfile", "ALU_1bit.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14fe0d0d0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14fe0d0d0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe245a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe24670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe248a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14fe24970_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 33 "$display", "sum %d", v0x14fe24a40_0 {0 0 0};
    %vpi_call 2 34 "$display", "carry %d", v0x14fe24740_0 {0 0 0};
    %vpi_call 2 35 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe245a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe24670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe248a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24810_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14fe24970_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 46 "$display", "sum %d", v0x14fe24a40_0 {0 0 0};
    %vpi_call 2 47 "$display", "carry %d", v0x14fe24740_0 {0 0 0};
    %vpi_call 2 48 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe245a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe24670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe248a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe24810_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14fe24970_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 59 "$display", "sum %d", v0x14fe24a40_0 {0 0 0};
    %vpi_call 2 60 "$display", "carry %d", v0x14fe24740_0 {0 0 0};
    %vpi_call 2 61 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU_1bit_tb.v";
    "ALU_1bit.v";
    "./MUX_2to1.v";
    "./MUX_4to1.v";
