#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002091bc0d820 .scope module, "ClkDiv_tb" "ClkDiv_tb" 2 3;
 .timescale -9 -12;
P_000002091bc1b160 .param/l "Clock_period" 0 2 5, +C4<00000000000000000000000000001010>;
v000002091bc703a0_0 .var "i_clk_en_tb", 0 0;
v000002091bc715c0_0 .var "i_div_ratio_tb", 7 0;
v000002091bc70120_0 .var "i_ref_clk_tb", 0 0;
v000002091bc70260_0 .var "i_rst_n_tb", 0 0;
v000002091bc709e0_0 .net "o_div_clk_tb", 0 0, L_000002091bc70da0;  1 drivers
E_000002091bc1b0a0 .event negedge, v000002091bc71480_0;
S_000002091bc0d9b0 .scope module, "CD" "ClkDiv" 2 105, 3 1 0, S_000002091bc0d820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_000002091bc128f0 .functor BUFZ 1, v000002091bc70120_0, C4<0>, C4<0>, C4<0>;
L_000002091bc12180 .functor AND 1, v000002091bc703a0_0, L_000002091bc71200, C4<1>, C4<1>;
L_000002091bc12a40 .functor AND 1, L_000002091bc12180, L_000002091bc71340, C4<1>, C4<1>;
v000002091bbfc340_0 .net *"_ivl_10", 31 0, L_000002091bc6fb80;  1 drivers
v000002091bbfc480_0 .net *"_ivl_12", 30 0, L_000002091bc6fe00;  1 drivers
L_000002091bc71958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002091bbfbf80_0 .net *"_ivl_14", 0 0, L_000002091bc71958;  1 drivers
L_000002091bc719a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002091bbfc5c0_0 .net/2u *"_ivl_16", 31 0, L_000002091bc719a0;  1 drivers
v000002091bbfc8e0_0 .net *"_ivl_18", 31 0, L_000002091bc6fea0;  1 drivers
v000002091bbfc980_0 .net *"_ivl_2", 6 0, L_000002091bc71660;  1 drivers
v000002091bbfc700_0 .net *"_ivl_30", 31 0, L_000002091bc6fcc0;  1 drivers
L_000002091bc719e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002091bbfbe40_0 .net *"_ivl_33", 23 0, L_000002091bc719e8;  1 drivers
L_000002091bc71a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002091bbfca20_0 .net/2u *"_ivl_34", 31 0, L_000002091bc71a30;  1 drivers
v000002091bbfbd00_0 .net *"_ivl_36", 0 0, L_000002091bc71200;  1 drivers
v000002091bbfcac0_0 .net *"_ivl_39", 0 0, L_000002091bc12180;  1 drivers
L_000002091bc718c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002091bbfbc60_0 .net *"_ivl_4", 0 0, L_000002091bc718c8;  1 drivers
v000002091bbfc520_0 .net *"_ivl_40", 31 0, L_000002091bc717a0;  1 drivers
L_000002091bc71a78 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002091bbfbda0_0 .net *"_ivl_43", 23 0, L_000002091bc71a78;  1 drivers
L_000002091bc71ac0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002091bbfc160_0 .net/2u *"_ivl_44", 31 0, L_000002091bc71ac0;  1 drivers
v000002091bbfc200_0 .net *"_ivl_46", 0 0, L_000002091bc71340;  1 drivers
v000002091bbfc7a0_0 .net *"_ivl_6", 31 0, L_000002091bc712a0;  1 drivers
L_000002091bc71910 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002091bbfc2a0_0 .net *"_ivl_9", 23 0, L_000002091bc71910;  1 drivers
v000002091bbfbee0_0 .net "clk_divider_en", 0 0, L_000002091bc12a40;  1 drivers
v000002091bbfc020_0 .net "clock_divider_off", 0 0, L_000002091bc128f0;  1 drivers
v000002091bbfc840_0 .var "clock_divider_on", 0 0;
v000002091bbfc0c0_0 .var "counter_even", 7 0;
v000002091bc71520_0 .var "counter_odd_down", 7 0;
v000002091bc6fc20_0 .var "counter_odd_up", 7 0;
v000002091bc71700_0 .net "flag", 0 0, L_000002091bc70c60;  1 drivers
v000002091bc6fd60_0 .net "half_period", 7 0, L_000002091bc70620;  1 drivers
v000002091bc713e0_0 .net "half_period_plus_1", 7 0, L_000002091bc6ff40;  1 drivers
v000002091bc6fae0_0 .net "i_clk_en", 0 0, v000002091bc703a0_0;  1 drivers
v000002091bc71020_0 .net "i_div_ratio", 7 0, v000002091bc715c0_0;  1 drivers
v000002091bc71480_0 .net "i_ref_clk", 0 0, v000002091bc70120_0;  1 drivers
v000002091bc70800_0 .net "i_rst_n", 0 0, v000002091bc70260_0;  1 drivers
v000002091bc6f9a0_0 .net "o_div_clk", 0 0, L_000002091bc70da0;  alias, 1 drivers
v000002091bc71160_0 .net "odd", 0 0, L_000002091bc708a0;  1 drivers
E_000002091bc1b060 .event anyedge, v000002091bc71020_0;
E_000002091bc1b1a0/0 .event negedge, v000002091bc70800_0;
E_000002091bc1b1a0/1 .event posedge, v000002091bc71480_0;
E_000002091bc1b1a0 .event/or E_000002091bc1b1a0/0, E_000002091bc1b1a0/1;
L_000002091bc71660 .part v000002091bc715c0_0, 1, 7;
L_000002091bc70620 .concat [ 7 1 0 0], L_000002091bc71660, L_000002091bc718c8;
L_000002091bc712a0 .concat [ 8 24 0 0], v000002091bc715c0_0, L_000002091bc71910;
L_000002091bc6fe00 .part L_000002091bc712a0, 1, 31;
L_000002091bc6fb80 .concat [ 31 1 0 0], L_000002091bc6fe00, L_000002091bc71958;
L_000002091bc6fea0 .arith/sum 32, L_000002091bc6fb80, L_000002091bc719a0;
L_000002091bc6ff40 .part L_000002091bc6fea0, 0, 8;
L_000002091bc708a0 .part v000002091bc715c0_0, 0, 1;
L_000002091bc70c60 .functor MUXZ 1, L_000002091bc128f0, v000002091bbfc840_0, L_000002091bc12a40, C4<>;
L_000002091bc70da0 .functor MUXZ 1, L_000002091bc128f0, v000002091bbfc840_0, L_000002091bc12a40, C4<>;
L_000002091bc6fcc0 .concat [ 8 24 0 0], v000002091bc715c0_0, L_000002091bc719e8;
L_000002091bc71200 .cmp/ne 32, L_000002091bc6fcc0, L_000002091bc71a30;
L_000002091bc717a0 .concat [ 8 24 0 0], v000002091bc715c0_0, L_000002091bc71a78;
L_000002091bc71340 .cmp/ne 32, L_000002091bc717a0, L_000002091bc71ac0;
S_000002091bbffea0 .scope task, "do_operation" "do_operation" 2 97, 2 97 0, S_000002091bc0d820;
 .timescale -9 -12;
v000002091bc70a80_0 .var "clock_enable", 0 0;
v000002091bc70ee0_0 .var "division_ratio", 7 0;
TD_ClkDiv_tb.do_operation ;
    %load/vec4 v000002091bc70a80_0;
    %store/vec4 v000002091bc703a0_0, 0, 1;
    %load/vec4 v000002091bc70ee0_0;
    %store/vec4 v000002091bc715c0_0, 0, 8;
    %end;
S_000002091bc00030 .scope task, "initialization" "initialization" 2 80, 2 80 0, S_000002091bc0d820;
 .timescale -9 -12;
TD_ClkDiv_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002091bc70120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc703a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002091bc715c0_0, 0, 8;
    %end;
S_000002091bc04660 .scope task, "reset" "reset" 2 88, 2 88 0, S_000002091bc0d820;
 .timescale -9 -12;
TD_ClkDiv_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002091bc70260_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70260_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_000002091bc0d9b0;
T_3 ;
    %wait E_000002091bc1b1a0;
    %load/vec4 v000002091bc70800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091bbfc0c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091bc71520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091bc6fc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002091bbfc840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002091bbfbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002091bc71160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002091bbfc0c0_0;
    %pad/u 32;
    %load/vec4 v000002091bc6fd60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091bbfc0c0_0, 0;
    %load/vec4 v000002091bbfc840_0;
    %inv;
    %assign/vec4 v000002091bbfc840_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002091bbfc0c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002091bbfc0c0_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002091bc71160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v000002091bc71700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v000002091bc6fc20_0;
    %pad/u 32;
    %load/vec4 v000002091bc6fd60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091bc6fc20_0, 0;
    %load/vec4 v000002091bbfc840_0;
    %inv;
    %assign/vec4 v000002091bbfc840_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000002091bc6fc20_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002091bc6fc20_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000002091bc71700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v000002091bc71520_0;
    %pad/u 32;
    %load/vec4 v000002091bc713e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002091bc71520_0, 0;
    %load/vec4 v000002091bbfc840_0;
    %inv;
    %assign/vec4 v000002091bbfc840_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v000002091bc71520_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002091bc71520_0, 0;
T_3.17 ;
T_3.14 ;
T_3.11 ;
T_3.8 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002091bc0d9b0;
T_4 ;
    %wait E_000002091bc1b060;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002091bbfc0c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002091bc71520_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002091bc6fc20_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002091bc0d820;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002091bc70120_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70120_0, 0, 1;
    %delay 5000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000002091bc0d820;
T_6 ;
    %vpi_call 2 24 "$dumpfile", "CLK_DIV.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %fork TD_ClkDiv_tb.initialization, S_000002091bc00030;
    %join;
    %fork TD_ClkDiv_tb.reset, S_000002091bc04660;
    %join;
    %vpi_call 2 31 "$display", "Test case 1: trying to divide by (0) " {0 0 0};
    %wait E_000002091bc1b0a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 39 "$display", "Test case 2: trying to divide by (1) " {0 0 0};
    %wait E_000002091bc1b0a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 45 "$display", "Test case 3: trying to divide by an even number (2) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 52 "$display", "Test case 4: trying to divide by an even number (8) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 58 "$display", "Test case 5: trying to divide by an odd number number (7) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 63 "$display", "Test case 6: trying to divide by an odd number number (9) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 67 "$display", "Test case 7: trying to divide by a number then goes to a lower number (divide by 6 then 4) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002091bc70a80_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002091bc70ee0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000002091bbffea0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ClkDiv_tb.v";
    "./ClkDiv.v";
