0.6
2017.4
Dec 15 2017
21:07:18
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/data_memory_sim.v,1681872882,verilog,,,,data_memory_sim,,,,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v,1684660829,verilog,,,,decoder_sim,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/sim/RAM.v,1685035277,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/sim/programrom.v,,RAM,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.v,1685067429,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v,,cpuclk,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk_clk_wiz.v,1685067429,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.v,,cpuclk_clk_wiz,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/sim/programrom.v,1685173029,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk_clk_wiz.v,,programrom,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,1685034443,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/sim/RAM.v,,uart_bmpg_0,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,1685034443,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/upg.v,,uart_bmpg,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/upg.v,1685034443,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,,upg,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/IFetch.v,1685084212,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/MemOrIO.v,,IFetch,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/MemOrIO.v,1685091193,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v,,MemOrIO,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v,1685085882,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v,,control32,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v,1685091727,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/dmemory32.v,,decode32,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/dmemory32.v,1685026658,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v,,dmemory32,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/executs32.v,1685081868,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v,,executs32,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/leds.v,1685116916,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v,,leds,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/switches.v,1685113440,verilog,,E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v,,switches,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/top.v,1685118901,verilog,,E:/Learning/ComputerOrganization/project/simulation/cs202-CPU/project_1.srcs/sim_1/new/top_sim.v,,top,,,../../../../project_1.srcs/sources_1/ip/cpuclk_1,,,,,
,,,,,,top_sim,,,,,,,,
