// Seed: 3710036512
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wire id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wand id_15,
    input uwire id_16,
    output uwire id_17,
    input uwire id_18
);
  assign id_1 = 1 == id_9;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    inout tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    input supply1 id_10
);
  wire id_12;
  module_0(
      id_10,
      id_0,
      id_2,
      id_8,
      id_6,
      id_7,
      id_4,
      id_3,
      id_1,
      id_8,
      id_0,
      id_6,
      id_1,
      id_7,
      id_10,
      id_0,
      id_6,
      id_5,
      id_8
  );
  wire id_13;
endmodule
