{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:19:03 2020 " "Info: Processing started: Sun Dec 13 17:19:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NMEA_Interface -c NMEA_Interface " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NMEA_Interface -c NMEA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_interface.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file nmea_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_Interface-rtl " "Info (12022): Found design unit 1: NMEA_Interface-rtl" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_Interface " "Info (12023): Found entity 1: NMEA_Interface" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NMEA_Interface " "Info (12127): Elaborating entity \"NMEA_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "En1Hz NMEA_Interface.vhd(20) " "Warning (10541): VHDL Signal Declaration warning at NMEA_Interface.vhd(20): used implicit default value for signal \"En1Hz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fin_transmit NMEA_Interface.vhd(339) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(339): signal \"fin_transmit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop NMEA_Interface.vhd(339) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(339): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n NMEA_Interface.vhd(339) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(339): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(340) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(340): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(341) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(341): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(342) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(342): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(343) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(343): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StartBIT NMEA_Interface.vhd(394) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(394): signal \"StartBIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Info (12023): Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/altsyncram_au14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Info (12023): Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Info (12023): Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Info (12023): Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info (12023): Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Info (12023): Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mcj.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mcj " "Info (12023): Found entity 1: cntr_mcj" {  } { { "db/cntr_mcj.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_mcj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Info (12023): Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info (12023): Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info (12023): Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info (12023): Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 14 -1 0 } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "En1Hz GND " "Warning (13410): Pin \"En1Hz\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[8\] GND " "Warning (13410): Pin \"readdata\[8\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Warning (13410): Pin \"readdata\[9\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Warning (13410): Pin \"readdata\[10\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Warning (13410): Pin \"readdata\[11\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Warning (13410): Pin \"readdata\[12\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Warning (13410): Pin \"readdata\[13\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Warning (13410): Pin \"readdata\[14\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Warning (13410): Pin \"readdata\[15\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Warning (13410): Pin \"readdata\[16\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Warning (13410): Pin \"readdata\[17\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Warning (13410): Pin \"readdata\[18\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Warning (13410): Pin \"readdata\[19\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Warning (13410): Pin \"readdata\[20\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Warning (13410): Pin \"readdata\[21\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Warning (13410): Pin \"readdata\[22\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Warning (13410): Pin \"readdata\[23\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Warning (13410): Pin \"readdata\[24\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Warning (13410): Pin \"readdata\[25\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Warning (13410): Pin \"readdata\[26\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Warning (13410): Pin \"readdata\[27\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Warning (13410): Pin \"readdata\[28\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Warning (13410): Pin \"readdata\[29\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Warning (13410): Pin \"readdata\[30\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Warning (13410): Pin \"readdata\[31\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 10 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 10 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Warning (21074): Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "Warning (15610): No output dependent on input pin \"writedata\[8\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "Warning (15610): No output dependent on input pin \"writedata\[9\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "Warning (15610): No output dependent on input pin \"writedata\[10\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "Warning (15610): No output dependent on input pin \"writedata\[11\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "Warning (15610): No output dependent on input pin \"writedata\[12\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "Warning (15610): No output dependent on input pin \"writedata\[13\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "Warning (15610): No output dependent on input pin \"writedata\[14\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "Warning (15610): No output dependent on input pin \"writedata\[15\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "Warning (15610): No output dependent on input pin \"writedata\[16\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "Warning (15610): No output dependent on input pin \"writedata\[17\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "Warning (15610): No output dependent on input pin \"writedata\[18\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "Warning (15610): No output dependent on input pin \"writedata\[19\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "Warning (15610): No output dependent on input pin \"writedata\[20\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "Warning (15610): No output dependent on input pin \"writedata\[21\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "Warning (15610): No output dependent on input pin \"writedata\[22\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "Warning (15610): No output dependent on input pin \"writedata\[23\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "Warning (15610): No output dependent on input pin \"writedata\[24\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "Warning (15610): No output dependent on input pin \"writedata\[25\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "Warning (15610): No output dependent on input pin \"writedata\[26\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "Warning (15610): No output dependent on input pin \"writedata\[27\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "Warning (15610): No output dependent on input pin \"writedata\[28\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "Warning (15610): No output dependent on input pin \"writedata\[29\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "Warning (15610): No output dependent on input pin \"writedata\[30\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "Warning (15610): No output dependent on input pin \"writedata\[31\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1230 " "Info (21057): Implemented 1230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Info (21058): Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info (21059): Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1079 " "Info (21061): Implemented 1079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info (21064): Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:19:20 2020 " "Info: Processing ended: Sun Dec 13 17:19:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 32-bit " "Info: Running Quartus II 32-bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:19:22 2020 " "Info: Processing started: Sun Dec 13 17:19:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off NMEA_Interface -c NMEA_Interface --merge=on " "Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off NMEA_Interface -c NMEA_Interface --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Info (35007): Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Info (35007): Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Info (35007): Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 10 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 10 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Info (35002): Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Warning (21074): Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "Warning (15610): No output dependent on input pin \"writedata\[8\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "Warning (15610): No output dependent on input pin \"writedata\[9\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "Warning (15610): No output dependent on input pin \"writedata\[10\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "Warning (15610): No output dependent on input pin \"writedata\[11\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "Warning (15610): No output dependent on input pin \"writedata\[12\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "Warning (15610): No output dependent on input pin \"writedata\[13\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "Warning (15610): No output dependent on input pin \"writedata\[14\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "Warning (15610): No output dependent on input pin \"writedata\[15\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "Warning (15610): No output dependent on input pin \"writedata\[16\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "Warning (15610): No output dependent on input pin \"writedata\[17\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "Warning (15610): No output dependent on input pin \"writedata\[18\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "Warning (15610): No output dependent on input pin \"writedata\[19\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "Warning (15610): No output dependent on input pin \"writedata\[20\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "Warning (15610): No output dependent on input pin \"writedata\[21\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "Warning (15610): No output dependent on input pin \"writedata\[22\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "Warning (15610): No output dependent on input pin \"writedata\[23\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "Warning (15610): No output dependent on input pin \"writedata\[24\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "Warning (15610): No output dependent on input pin \"writedata\[25\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "Warning (15610): No output dependent on input pin \"writedata\[26\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "Warning (15610): No output dependent on input pin \"writedata\[27\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "Warning (15610): No output dependent on input pin \"writedata\[28\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "Warning (15610): No output dependent on input pin \"writedata\[29\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "Warning (15610): No output dependent on input pin \"writedata\[30\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "Warning (15610): No output dependent on input pin \"writedata\[31\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1230 " "Info (21057): Implemented 1230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Info (21058): Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info (21059): Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1079 " "Info (21061): Implemented 1079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info (21064): Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 25 s Quartus II 32-bit " "Info: Quartus II 32-bit Partition Merge was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Info: Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:19:26 2020 " "Info: Processing ended: Sun Dec 13 17:19:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:19:27 2020 " "Info: Processing started: Sun Dec 13 17:19:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NMEA_Interface -c NMEA_Interface " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NMEA_Interface -c NMEA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "NMEA_Interface EP4CE22F17C6 " "Info (119006): Selected device EP4CE22F17C6 for design \"NMEA_Interface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info (176445): Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 4249 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 4251 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 4253 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 4255 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 4257 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 82 " "Critical Warning (169085): No exact pin location assignment(s) for 70 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "En1Hz " "Info (169086): Pin En1Hz not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { En1Hz } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 89 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[8\] " "Info (169086): Pin writedata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[8] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 23 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[9\] " "Info (169086): Pin writedata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[9] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 24 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[10\] " "Info (169086): Pin writedata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[10] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 25 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[11\] " "Info (169086): Pin writedata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[11] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 26 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[12\] " "Info (169086): Pin writedata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[12] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 27 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[13\] " "Info (169086): Pin writedata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[13] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 28 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[14\] " "Info (169086): Pin writedata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[14] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 29 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[15\] " "Info (169086): Pin writedata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[15] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 30 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[16\] " "Info (169086): Pin writedata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[16] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 31 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[17\] " "Info (169086): Pin writedata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[17] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 32 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[18\] " "Info (169086): Pin writedata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[18] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 33 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[19\] " "Info (169086): Pin writedata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[19] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 34 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[20\] " "Info (169086): Pin writedata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[20] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 35 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[21\] " "Info (169086): Pin writedata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[21] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 36 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[22\] " "Info (169086): Pin writedata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[22] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 37 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[23\] " "Info (169086): Pin writedata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[23] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 38 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[24\] " "Info (169086): Pin writedata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[24] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 39 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[25\] " "Info (169086): Pin writedata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[25] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 40 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[26\] " "Info (169086): Pin writedata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[26] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 41 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[27\] " "Info (169086): Pin writedata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[27] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 42 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[28\] " "Info (169086): Pin writedata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[28] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 43 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[29\] " "Info (169086): Pin writedata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[29] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 44 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[30\] " "Info (169086): Pin writedata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[30] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 45 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[31\] " "Info (169086): Pin writedata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[31] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 46 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[0\] " "Info (169086): Pin readdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[0] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 47 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[1\] " "Info (169086): Pin readdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[1] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 48 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[2\] " "Info (169086): Pin readdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[2] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 49 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[3\] " "Info (169086): Pin readdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[3] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 50 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[4\] " "Info (169086): Pin readdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[4] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 51 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[5\] " "Info (169086): Pin readdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[5] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 52 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[6\] " "Info (169086): Pin readdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[6] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 53 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[7\] " "Info (169086): Pin readdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[7] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 54 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[8\] " "Info (169086): Pin readdata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[8] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 55 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[9\] " "Info (169086): Pin readdata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[9] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 56 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[10\] " "Info (169086): Pin readdata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[10] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[11\] " "Info (169086): Pin readdata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[11] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[12\] " "Info (169086): Pin readdata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[12] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[13\] " "Info (169086): Pin readdata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[13] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[14\] " "Info (169086): Pin readdata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[14] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[15\] " "Info (169086): Pin readdata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[15] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[16\] " "Info (169086): Pin readdata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[16] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[17\] " "Info (169086): Pin readdata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[17] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[18\] " "Info (169086): Pin readdata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[18] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[19\] " "Info (169086): Pin readdata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[19] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[20\] " "Info (169086): Pin readdata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[20] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[21\] " "Info (169086): Pin readdata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[21] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[22\] " "Info (169086): Pin readdata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[22] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[23\] " "Info (169086): Pin readdata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[23] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[24\] " "Info (169086): Pin readdata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[24] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[25\] " "Info (169086): Pin readdata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[25] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[26\] " "Info (169086): Pin readdata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[26] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[27\] " "Info (169086): Pin readdata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[27] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[28\] " "Info (169086): Pin readdata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[28] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[29\] " "Info (169086): Pin readdata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[29] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[30\] " "Info (169086): Pin readdata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[30] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[31\] " "Info (169086): Pin readdata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[31] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 78 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info (169086): Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { address[2] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 27 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info (169086): Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { address[1] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 27 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 80 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info (169086): Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { address[0] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 27 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 79 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[0\] " "Info (169086): Pin writedata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[0] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 15 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chipselect " "Info (169086): Pin chipselect not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { chipselect } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 24 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { chipselect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 90 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_n " "Info (169086): Pin write_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { write_n } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 24 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 91 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[1\] " "Info (169086): Pin writedata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[1] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 16 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[2\] " "Info (169086): Pin writedata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[2] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 17 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[3\] " "Info (169086): Pin writedata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[3] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 18 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[4\] " "Info (169086): Pin writedata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[4] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 19 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[5\] " "Info (169086): Pin writedata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[5] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 20 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[6\] " "Info (169086): Pin writedata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[6] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 21 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[7\] " "Info (169086): Pin writedata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[7] } } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 22 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NMEA_Interface.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'NMEA_Interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 11 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 4228 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 676 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 2049 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 1142 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/" { { 0 { 0 ""} 0 1707 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 2.5V 37 33 0 " "Info (176211): Number of I/O pins in group: 70 (unused VREF, 2.5V VCCIO, 37 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 7 " "Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 21 " "Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk4800 " "Warning (15706): Node \"Clk4800\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk4800" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info (170195): Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y11 X31_Y22 " "Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Info: Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:19:46 2020 " "Info: Processing ended: Sun Dec 13 17:19:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:19:48 2020 " "Info: Processing started: Sun Dec 13 17:19:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NMEA_Interface -c NMEA_Interface " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off NMEA_Interface -c NMEA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:19:48 2020 " "Info: Processing started: Sun Dec 13 17:19:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NMEA_Interface -c NMEA_Interface " "Info: Command: quartus_sta NMEA_Interface -c NMEA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NMEA_Interface.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'NMEA_Interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.209 " "Info (332146): Worst-case setup slack is 46.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.209         0.000 altera_reserved_tck  " "Info (332119):    46.209         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info (332146): Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "Info (332119):     0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.536 " "Info (332146): Worst-case recovery slack is 47.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.536         0.000 altera_reserved_tck  " "Info (332119):    47.536         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Info (332146): Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926         0.000 altera_reserved_tck  " "Info (332119):     0.926         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.580 " "Info (332146): Worst-case minimum pulse width slack is 49.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.580         0.000 altera_reserved_tck  " "Info (332119):    49.580         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Info: Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:19:54 2020 " "Info: Processing ended: Sun Dec 13 17:19:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.636 " "Info (332146): Worst-case setup slack is 46.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.636         0.000 altera_reserved_tck  " "Info (332119):    46.636         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Info (332146): Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "Info (332119):     0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.821 " "Info (332146): Worst-case recovery slack is 47.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.821         0.000 altera_reserved_tck  " "Info (332119):    47.821         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Info (332146): Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834         0.000 altera_reserved_tck  " "Info (332119):     0.834         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.549 " "Info (332146): Worst-case minimum pulse width slack is 49.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549         0.000 altera_reserved_tck  " "Info (332119):    49.549         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.032 " "Info (332146): Worst-case setup slack is 48.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.032         0.000 altera_reserved_tck  " "Info (332119):    48.032         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Info (332146): Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "Info (332119):     0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.738 " "Info (332146): Worst-case recovery slack is 48.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.738         0.000 altera_reserved_tck  " "Info (332119):    48.738         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.508 " "Info (332146): Worst-case removal slack is 0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 altera_reserved_tck  " "Info (332119):     0.508         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.468 " "Info (332146): Worst-case minimum pulse width slack is 49.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468         0.000 altera_reserved_tck  " "Info (332119):    49.468         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Info: Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:19:59 2020 " "Info: Processing ended: Sun Dec 13 17:19:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
