
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ce0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e68  08000e68  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e68  08000e68  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000e68  08000e68  00001e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000e70  08000e70  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e70  08000e70  00001e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000e74  08000e74  00001e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08000e78  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  2000000c  08000e84  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  08000e84  00002044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003477  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c09  00000000  00000000  000054b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003c0  00000000  00000000  000060c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002aa  00000000  00000000  00006480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024024  00000000  00000000  0000672a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000045ae  00000000  00000000  0002a74e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd7e9  00000000  00000000  0002ecfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c4e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d34  00000000  00000000  0010c528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0010d25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000e50 	.word	0x08000e50

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08000e50 	.word	0x08000e50

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
#include "ultrasonic_sensor.h"
#include "servo_motor.h"

volatile uint32_t current_time_ms = 0;

int main() {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
	HAL_Init();
 80004fa:	f000 fb36 	bl	8000b6a <HAL_Init>

	sensor_init();
 80004fe:	f000 f98d 	bl	800081c <sensor_init>
	motor_init();
 8000502:	f000 f847 	bl	8000594 <motor_init>
	TIM2_init();
 8000506:	f000 fa13 	bl	8000930 <TIM2_init>
	TIM3_init();
 800050a:	f000 f879 	bl	8000600 <TIM3_init>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800050e:	b662      	cpsie	i
}
 8000510:	bf00      	nop

	__enable_irq();

	uint32_t distance_cm = 0;
 8000512:	2300      	movs	r3, #0
 8000514:	60fb      	str	r3, [r7, #12]

	// Local variables for state management
	uint32_t gate_open_timer = 0;
 8000516:	2300      	movs	r3, #0
 8000518:	60bb      	str	r3, [r7, #8]

	// 0: Gate Closed, 1: Gate Open/Detecting, 2: Timed Hold Active
	uint8_t gate_state = 0;
 800051a:	2300      	movs	r3, #0
 800051c:	71fb      	strb	r3, [r7, #7]

	while (1) {
		if (measurement_done_flag) {
 800051e:	4b1b      	ldr	r3, [pc, #108]	@ (800058c <main+0x98>)
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	b2db      	uxtb	r3, r3
 8000524:	2b00      	cmp	r3, #0
 8000526:	d009      	beq.n	800053c <main+0x48>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000528:	b672      	cpsid	i
}
 800052a:	bf00      	nop
			// Disabling interrupts while calculating prevents race conditions
			__disable_irq();
			distance_cm = measure_distance_cm();
 800052c:	f000 f9ca 	bl	80008c4 <measure_distance_cm>
 8000530:	60f8      	str	r0, [r7, #12]
			measurement_done_flag = 0;
 8000532:	4b16      	ldr	r3, [pc, #88]	@ (800058c <main+0x98>)
 8000534:	2200      	movs	r2, #0
 8000536:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000538:	b662      	cpsie	i
}
 800053a:	bf00      	nop
			__enable_irq();
		}

		// Within desired range
		if (distance_cm > 0 && distance_cm <= 6) {
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d009      	beq.n	8000556 <main+0x62>
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	2b06      	cmp	r3, #6
 8000546:	d806      	bhi.n	8000556 <main+0x62>
			servo_set_angle(OPEN);
 8000548:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800054c:	f000 f8a0 	bl	8000690 <servo_set_angle>
			gate_state = 1;
 8000550:	2301      	movs	r3, #1
 8000552:	71fb      	strb	r3, [r7, #7]
 8000554:	e018      	b.n	8000588 <main+0x94>
		}
		// 2. TRANSITION: Object just left (State 1) -> Start the hold timer
		else if (gate_state == 1) {
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	2b01      	cmp	r3, #1
 800055a:	d107      	bne.n	800056c <main+0x78>

			// Object is gone (distance > 6 cm) AND gate was just open (state 1)
			// Calculate the time 3 seconds (3000 ms) into the future
			gate_open_timer = current_time_ms + 3000;
 800055c:	4b0c      	ldr	r3, [pc, #48]	@ (8000590 <main+0x9c>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8000564:	60bb      	str	r3, [r7, #8]
			gate_state = 2; // Transition to the timed hold state
 8000566:	2302      	movs	r3, #2
 8000568:	71fb      	strb	r3, [r7, #7]
 800056a:	e7d8      	b.n	800051e <main+0x2a>
		}
		// 3. TIMED HOLD: Object left, but we are waiting for the timer to expire (State 2)
		else if (gate_state == 2) {
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	2b02      	cmp	r3, #2
 8000570:	d1d5      	bne.n	800051e <main+0x2a>

			// Check if 3 seconds (3000 ms) have elapsed
			if (current_time_ms >= gate_open_timer) {
 8000572:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <main+0x9c>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	68ba      	ldr	r2, [r7, #8]
 8000578:	429a      	cmp	r2, r3
 800057a:	d8d0      	bhi.n	800051e <main+0x2a>

				// Hold time expired: Close the gate and return to closed state.
				servo_set_angle(CLOSED);
 800057c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000580:	f000 f886 	bl	8000690 <servo_set_angle>
				gate_state = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	71fb      	strb	r3, [r7, #7]
		if (measurement_done_flag) {
 8000588:	e7c9      	b.n	800051e <main+0x2a>
 800058a:	bf00      	nop
 800058c:	2000003c 	.word	0x2000003c
 8000590:	20000028 	.word	0x20000028

08000594 <motor_init>:
#include "servo_motor.h"


void motor_init(void) {
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
	// Enable GPIOB clock
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000598:	4b17      	ldr	r3, [pc, #92]	@ (80005f8 <motor_init+0x64>)
 800059a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059c:	4a16      	ldr	r2, [pc, #88]	@ (80005f8 <motor_init+0x64>)
 800059e:	f043 0302 	orr.w	r3, r3, #2
 80005a2:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/*---- Configure PB1 as motor signal (TIM3_CH4) -----*/

	// 2. Setup PB1 as Alternate Function (10)
	GPIOB->MODER &= ~GPIO_MODER_MODE1;
 80005a4:	4b15      	ldr	r3, [pc, #84]	@ (80005fc <motor_init+0x68>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a14      	ldr	r2, [pc, #80]	@ (80005fc <motor_init+0x68>)
 80005aa:	f023 030c 	bic.w	r3, r3, #12
 80005ae:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE1_1;
 80005b0:	4b12      	ldr	r3, [pc, #72]	@ (80005fc <motor_init+0x68>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a11      	ldr	r2, [pc, #68]	@ (80005fc <motor_init+0x68>)
 80005b6:	f043 0308 	orr.w	r3, r3, #8
 80005ba:	6013      	str	r3, [r2, #0]

	// 3. Map PB1 to AF2 (TIM3_CH4)
	// AFR[0] controls pins 0-7. AFSEL1 field (bits 4-7) controls PB1.
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFSEL1;
 80005bc:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <motor_init+0x68>)
 80005be:	6a1b      	ldr	r3, [r3, #32]
 80005c0:	4a0e      	ldr	r2, [pc, #56]	@ (80005fc <motor_init+0x68>)
 80005c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80005c6:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (2 << GPIO_AFRL_AFSEL1_Pos); // Set AF2 (0010)
 80005c8:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <motor_init+0x68>)
 80005ca:	6a1b      	ldr	r3, [r3, #32]
 80005cc:	4a0b      	ldr	r2, [pc, #44]	@ (80005fc <motor_init+0x68>)
 80005ce:	f043 0320 	orr.w	r3, r3, #32
 80005d2:	6213      	str	r3, [r2, #32]

	// 4. Push-pull output type and High Speed
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT1);
 80005d4:	4b09      	ldr	r3, [pc, #36]	@ (80005fc <motor_init+0x68>)
 80005d6:	685b      	ldr	r3, [r3, #4]
 80005d8:	4a08      	ldr	r2, [pc, #32]	@ (80005fc <motor_init+0x68>)
 80005da:	f023 0302 	bic.w	r3, r3, #2
 80005de:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED1);
 80005e0:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <motor_init+0x68>)
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	4a05      	ldr	r2, [pc, #20]	@ (80005fc <motor_init+0x68>)
 80005e6:	f043 030c 	orr.w	r3, r3, #12
 80005ea:	6093      	str	r3, [r2, #8]
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000
 80005fc:	48000400 	.word	0x48000400

08000600 <TIM3_init>:

void TIM3_init(void) {
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
		// Enable TIM3 clock
		RCC->APB1ENR1 |= RCC_APB1ENR1_TIM3EN;
 8000604:	4b20      	ldr	r3, [pc, #128]	@ (8000688 <TIM3_init+0x88>)
 8000606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000608:	4a1f      	ldr	r2, [pc, #124]	@ (8000688 <TIM3_init+0x88>)
 800060a:	f043 0302 	orr.w	r3, r3, #2
 800060e:	6593      	str	r3, [r2, #88]	@ 0x58

	    // Set Prescaler to 1 to divide timer clock by 2
		TIM3->PSC = 1;
 8000610:	4b1e      	ldr	r3, [pc, #120]	@ (800068c <TIM3_init+0x8c>)
 8000612:	2201      	movs	r2, #1
 8000614:	629a      	str	r2, [r3, #40]	@ 0x28

	    // Set ARR for 50Hz (80,000 counts / 2)
		TIM3->ARR = 39999;
 8000616:	4b1d      	ldr	r3, [pc, #116]	@ (800068c <TIM3_init+0x8c>)
 8000618:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 800061c:	62da      	str	r2, [r3, #44]	@ 0x2c

		// Set PWM Mode 1 (OC4M = 110) on Channel 4
		TIM3->CCMR2 &= ~TIM_CCMR2_OC4M_Msk;
 800061e:	4b1b      	ldr	r3, [pc, #108]	@ (800068c <TIM3_init+0x8c>)
 8000620:	69db      	ldr	r3, [r3, #28]
 8000622:	4a1a      	ldr	r2, [pc, #104]	@ (800068c <TIM3_init+0x8c>)
 8000624:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000628:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800062c:	61d3      	str	r3, [r2, #28]
		TIM3->CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos);
 800062e:	4b17      	ldr	r3, [pc, #92]	@ (800068c <TIM3_init+0x8c>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	4a16      	ldr	r2, [pc, #88]	@ (800068c <TIM3_init+0x8c>)
 8000634:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000638:	61d3      	str	r3, [r2, #28]

	    // Enable Preload for CCR4 (allows seamless duty cycle changes)
		TIM3->CCMR2 |= TIM_CCMR2_OC4PE;
 800063a:	4b14      	ldr	r3, [pc, #80]	@ (800068c <TIM3_init+0x8c>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	4a13      	ldr	r2, [pc, #76]	@ (800068c <TIM3_init+0x8c>)
 8000640:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000644:	61d3      	str	r3, [r2, #28]

	    // Enable Capture/Compare Channel 4 Output (CC4E)
		TIM3->CCER |= TIM_CCER_CC4E;
 8000646:	4b11      	ldr	r3, [pc, #68]	@ (800068c <TIM3_init+0x8c>)
 8000648:	6a1b      	ldr	r3, [r3, #32]
 800064a:	4a10      	ldr	r2, [pc, #64]	@ (800068c <TIM3_init+0x8c>)
 800064c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000650:	6213      	str	r3, [r2, #32]

	    // Set initial duty cycle to NEUTRAL (90 degrees)
		TIM3->CCR4 = CLOSED;
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <TIM3_init+0x8c>)
 8000654:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000658:	641a      	str	r2, [r3, #64]	@ 0x40

	    // Enable ARR Preload
		TIM3->CR1 |= TIM_CR1_ARPE;
 800065a:	4b0c      	ldr	r3, [pc, #48]	@ (800068c <TIM3_init+0x8c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a0b      	ldr	r2, [pc, #44]	@ (800068c <TIM3_init+0x8c>)
 8000660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000664:	6013      	str	r3, [r2, #0]

	    // Generate an Update Event (UG) to load registers
		TIM3->EGR |= TIM_EGR_UG;
 8000666:	4b09      	ldr	r3, [pc, #36]	@ (800068c <TIM3_init+0x8c>)
 8000668:	695b      	ldr	r3, [r3, #20]
 800066a:	4a08      	ldr	r2, [pc, #32]	@ (800068c <TIM3_init+0x8c>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6153      	str	r3, [r2, #20]

	    // Start the timer (CEN)
		TIM3->CR1 |= TIM_CR1_CEN;
 8000672:	4b06      	ldr	r3, [pc, #24]	@ (800068c <TIM3_init+0x8c>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a05      	ldr	r2, [pc, #20]	@ (800068c <TIM3_init+0x8c>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6013      	str	r3, [r2, #0]
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	40021000 	.word	0x40021000
 800068c:	40000400 	.word	0x40000400

08000690 <servo_set_angle>:

void servo_set_angle(uint32_t ccr_value) {
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	// CCR4 Register controls the PWM pulse width, which sets servo angle
	TIM3->CCR4 = ccr_value;
 8000698:	4a04      	ldr	r2, [pc, #16]	@ (80006ac <servo_set_angle+0x1c>)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	40000400 	.word	0x40000400

080006b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006b6:	4b0f      	ldr	r3, [pc, #60]	@ (80006f4 <HAL_MspInit+0x44>)
 80006b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006ba:	4a0e      	ldr	r2, [pc, #56]	@ (80006f4 <HAL_MspInit+0x44>)
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80006c2:	4b0c      	ldr	r3, [pc, #48]	@ (80006f4 <HAL_MspInit+0x44>)
 80006c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006c6:	f003 0301 	and.w	r3, r3, #1
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ce:	4b09      	ldr	r3, [pc, #36]	@ (80006f4 <HAL_MspInit+0x44>)
 80006d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006d2:	4a08      	ldr	r2, [pc, #32]	@ (80006f4 <HAL_MspInit+0x44>)
 80006d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80006da:	4b06      	ldr	r3, [pc, #24]	@ (80006f4 <HAL_MspInit+0x44>)
 80006dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e2:	603b      	str	r3, [r7, #0]
 80006e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000

080006f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <NMI_Handler+0x4>

08000700 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000704:	bf00      	nop
 8000706:	e7fd      	b.n	8000704 <HardFault_Handler+0x4>

08000708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800070c:	bf00      	nop
 800070e:	e7fd      	b.n	800070c <MemManage_Handler+0x4>

08000710 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <BusFault_Handler+0x4>

08000718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <UsageFault_Handler+0x4>

08000720 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr

0800072e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800072e:	b480      	push	{r7}
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000750:	f000 fa60 	bl	8000c14 <HAL_IncTick>
  current_time_ms++;
 8000754:	4b03      	ldr	r3, [pc, #12]	@ (8000764 <SysTick_Handler+0x18>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	3301      	adds	r3, #1
 800075a:	4a02      	ldr	r2, [pc, #8]	@ (8000764 <SysTick_Handler+0x18>)
 800075c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000028 	.word	0x20000028

08000768 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <SystemInit+0x20>)
 800076e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000772:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <SystemInit+0x20>)
 8000774:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000778:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079a:	2b00      	cmp	r3, #0
 800079c:	db0b      	blt.n	80007b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	f003 021f 	and.w	r2, r3, #31
 80007a4:	4907      	ldr	r1, [pc, #28]	@ (80007c4 <__NVIC_EnableIRQ+0x38>)
 80007a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007aa:	095b      	lsrs	r3, r3, #5
 80007ac:	2001      	movs	r0, #1
 80007ae:	fa00 f202 	lsl.w	r2, r0, r2
 80007b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80007b6:	bf00      	nop
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	e000e100 	.word	0xe000e100

080007c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	db0a      	blt.n	80007f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	490c      	ldr	r1, [pc, #48]	@ (8000814 <__NVIC_SetPriority+0x4c>)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	0112      	lsls	r2, r2, #4
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	440b      	add	r3, r1
 80007ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f0:	e00a      	b.n	8000808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4908      	ldr	r1, [pc, #32]	@ (8000818 <__NVIC_SetPriority+0x50>)
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 030f 	and.w	r3, r3, #15
 80007fe:	3b04      	subs	r3, #4
 8000800:	0112      	lsls	r2, r2, #4
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	440b      	add	r3, r1
 8000806:	761a      	strb	r2, [r3, #24]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	e000e100 	.word	0xe000e100
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <sensor_init>:
volatile uint32_t time_one = 0;
volatile uint32_t time_two = 0;
volatile uint32_t echo_pulse_duration_cnt = 0;
volatile uint8_t measurement_done_flag = 0;

void sensor_init(void) {
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOBEN);
 8000820:	4b26      	ldr	r3, [pc, #152]	@ (80008bc <sensor_init+0xa0>)
 8000822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000824:	4a25      	ldr	r2, [pc, #148]	@ (80008bc <sensor_init+0xa0>)
 8000826:	f043 0302 	orr.w	r3, r3, #2
 800082a:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/*----- Configure PB0 as sensor trigger (Output, Push-Pull) -----*/
	// setup MODER as output (01)
	GPIOB->MODER &= ~(GPIO_MODER_MODE0);
 800082c:	4b24      	ldr	r3, [pc, #144]	@ (80008c0 <sensor_init+0xa4>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a23      	ldr	r2, [pc, #140]	@ (80008c0 <sensor_init+0xa4>)
 8000832:	f023 0303 	bic.w	r3, r3, #3
 8000836:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE0_0);
 8000838:	4b21      	ldr	r3, [pc, #132]	@ (80008c0 <sensor_init+0xa4>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a20      	ldr	r2, [pc, #128]	@ (80008c0 <sensor_init+0xa4>)
 800083e:	f043 0301 	orr.w	r3, r3, #1
 8000842:	6013      	str	r3, [r2, #0]
	// set push-pull output type (OTYPER bit 0)
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0);
 8000844:	4b1e      	ldr	r3, [pc, #120]	@ (80008c0 <sensor_init+0xa4>)
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	4a1d      	ldr	r2, [pc, #116]	@ (80008c0 <sensor_init+0xa4>)
 800084a:	f023 0301 	bic.w	r3, r3, #1
 800084e:	6053      	str	r3, [r2, #4]
	// no pull-up/pull-down
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD0);
 8000850:	4b1b      	ldr	r3, [pc, #108]	@ (80008c0 <sensor_init+0xa4>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	4a1a      	ldr	r2, [pc, #104]	@ (80008c0 <sensor_init+0xa4>)
 8000856:	f023 0303 	bic.w	r3, r3, #3
 800085a:	60d3      	str	r3, [r2, #12]
	// set to high speed
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED0);
 800085c:	4b18      	ldr	r3, [pc, #96]	@ (80008c0 <sensor_init+0xa4>)
 800085e:	689b      	ldr	r3, [r3, #8]
 8000860:	4a17      	ldr	r2, [pc, #92]	@ (80008c0 <sensor_init+0xa4>)
 8000862:	f043 0303 	orr.w	r3, r3, #3
 8000866:	6093      	str	r3, [r2, #8]

	/*----- PB3 setup (Echo, Alternate Function TIM2_CH2) -----*/
	// set to alternate function (10)
	GPIOB->MODER &= ~(GPIO_MODER_MODER3);
 8000868:	4b15      	ldr	r3, [pc, #84]	@ (80008c0 <sensor_init+0xa4>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a14      	ldr	r2, [pc, #80]	@ (80008c0 <sensor_init+0xa4>)
 800086e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000872:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE3_1);
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <sensor_init+0xa4>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a11      	ldr	r2, [pc, #68]	@ (80008c0 <sensor_init+0xa4>)
 800087a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800087e:	6013      	str	r3, [r2, #0]
	// Map PB3 to AF1 (TIM2_CH2)
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFSEL3;
 8000880:	4b0f      	ldr	r3, [pc, #60]	@ (80008c0 <sensor_init+0xa4>)
 8000882:	6a1b      	ldr	r3, [r3, #32]
 8000884:	4a0e      	ldr	r2, [pc, #56]	@ (80008c0 <sensor_init+0xa4>)
 8000886:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800088a:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (1 << GPIO_AFRL_AFSEL3_Pos);
 800088c:	4b0c      	ldr	r3, [pc, #48]	@ (80008c0 <sensor_init+0xa4>)
 800088e:	6a1b      	ldr	r3, [r3, #32]
 8000890:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <sensor_init+0xa4>)
 8000892:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000896:	6213      	str	r3, [r2, #32]
	// pull-down to ensure defined state before echo
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD3);
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <sensor_init+0xa4>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	4a08      	ldr	r2, [pc, #32]	@ (80008c0 <sensor_init+0xa4>)
 800089e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80008a2:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (GPIO_PUPDR_PUPD3_1);
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <sensor_init+0xa4>)
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	4a05      	ldr	r2, [pc, #20]	@ (80008c0 <sensor_init+0xa4>)
 80008aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008ae:	60d3      	str	r3, [r2, #12]
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	40021000 	.word	0x40021000
 80008c0:	48000400 	.word	0x48000400

080008c4 <measure_distance_cm>:

uint32_t measure_distance_cm(void) {
 80008c4:	b5b0      	push	{r4, r5, r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
	uint32_t duration_counts = echo_pulse_duration_cnt;
 80008ca:	4c17      	ldr	r4, [pc, #92]	@ (8000928 <measure_distance_cm+0x64>)
 80008cc:	6824      	ldr	r4, [r4, #0]
 80008ce:	60fc      	str	r4, [r7, #12]

	// Distance (cm) = (Duration_cnt * 42875) / 10000000
	uint64_t distance = duration_counts;
 80008d0:	68fc      	ldr	r4, [r7, #12]
 80008d2:	2500      	movs	r5, #0
 80008d4:	4620      	mov	r0, r4
 80008d6:	4629      	mov	r1, r5
 80008d8:	e9c7 0100 	strd	r0, r1, [r7]
	distance = distance * 42875;
 80008dc:	6879      	ldr	r1, [r7, #4]
 80008de:	f24a 707b 	movw	r0, #42875	@ 0xa77b
 80008e2:	fb01 f000 	mul.w	r0, r1, r0
 80008e6:	6839      	ldr	r1, [r7, #0]
 80008e8:	2400      	movs	r4, #0
 80008ea:	fb04 f101 	mul.w	r1, r4, r1
 80008ee:	4401      	add	r1, r0
 80008f0:	6838      	ldr	r0, [r7, #0]
 80008f2:	f24a 747b 	movw	r4, #42875	@ 0xa77b
 80008f6:	fba0 2304 	umull	r2, r3, r0, r4
 80008fa:	4419      	add	r1, r3
 80008fc:	460b      	mov	r3, r1
 80008fe:	e9c7 2300 	strd	r2, r3, [r7]
 8000902:	e9c7 2300 	strd	r2, r3, [r7]
	distance = distance / 10000000;
 8000906:	e9d7 0100 	ldrd	r0, r1, [r7]
 800090a:	4a08      	ldr	r2, [pc, #32]	@ (800092c <measure_distance_cm+0x68>)
 800090c:	f04f 0300 	mov.w	r3, #0
 8000910:	f7ff fc5a 	bl	80001c8 <__aeabi_uldivmod>
 8000914:	4602      	mov	r2, r0
 8000916:	460b      	mov	r3, r1
 8000918:	e9c7 2300 	strd	r2, r3, [r7]

	return (uint32_t)distance;
 800091c:	683b      	ldr	r3, [r7, #0]
}
 800091e:	4618      	mov	r0, r3
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bdb0      	pop	{r4, r5, r7, pc}
 8000926:	bf00      	nop
 8000928:	20000038 	.word	0x20000038
 800092c:	00989680 	.word	0x00989680

08000930 <TIM2_init>:

void TIM2_init(void) {
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= (RCC_APB1ENR1_TIM2EN);
 8000934:	4b27      	ldr	r3, [pc, #156]	@ (80009d4 <TIM2_init+0xa4>)
 8000936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000938:	4a26      	ldr	r2, [pc, #152]	@ (80009d4 <TIM2_init+0xa4>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	6593      	str	r3, [r2, #88]	@ 0x58

	NVIC_SetPriority(TIM2_IRQn, 0);
 8000940:	2100      	movs	r1, #0
 8000942:	201c      	movs	r0, #28
 8000944:	f7ff ff40 	bl	80007c8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8000948:	201c      	movs	r0, #28
 800094a:	f7ff ff1f 	bl	800078c <__NVIC_EnableIRQ>

	// TIM2 in up mode
	TIM2->CR1 &= ~(TIM_CR1_DIR);
 800094e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000958:	f023 0310 	bic.w	r3, r3, #16
 800095c:	6013      	str	r3, [r2, #0]

	TIM2->ARR = MEASUREMENT_TIME;
 800095e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000962:	4a1d      	ldr	r2, [pc, #116]	@ (80009d8 <TIM2_init+0xa8>)
 8000964:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2->CCR1 = TRIGGER_TIME;
 8000966:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800096a:	2228      	movs	r2, #40	@ 0x28
 800096c:	635a      	str	r2, [r3, #52]	@ 0x34

	// Configure channel 2 (PB3/ECHO) as Input Capture
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;
 800096e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800097c:	6193      	str	r3, [r2, #24]

	// Set initial polarity to rising edge
	TIM2->CCER &= ~TIM_CCER_CC2P;
 800097e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000982:	6a1b      	ldr	r3, [r3, #32]
 8000984:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000988:	f023 0320 	bic.w	r3, r3, #32
 800098c:	6213      	str	r3, [r2, #32]

	TIM2->CCER |= TIM_CCER_CC2E;
 800098e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000992:	6a1b      	ldr	r3, [r3, #32]
 8000994:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000998:	f043 0310 	orr.w	r3, r3, #16
 800099c:	6213      	str	r3, [r2, #32]

	TIM2->DIER |= (TIM_DIER_UIE | TIM_DIER_CC1IE | TIM_DIER_CC2IE);
 800099e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009a8:	f043 0307 	orr.w	r3, r3, #7
 80009ac:	60d3      	str	r3, [r2, #12]

	TIM2->SR &= ~(TIM_SR_UIF | TIM_SR_CC1IF | TIM_SR_CC2IF);
 80009ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009b2:	691b      	ldr	r3, [r3, #16]
 80009b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009b8:	f023 0307 	bic.w	r3, r3, #7
 80009bc:	6113      	str	r3, [r2, #16]

	// Start Timer
	TIM2->CR1 |= TIM_CR1_CEN;
 80009be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6013      	str	r3, [r2, #0]
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40021000 	.word	0x40021000
 80009d8:	0003a980 	.word	0x0003a980

080009dc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_CC1IF) {
 80009e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009e6:	691b      	ldr	r3, [r3, #16]
 80009e8:	f003 0302 	and.w	r3, r3, #2
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d00e      	beq.n	8000a0e <TIM2_IRQHandler+0x32>
		// end of 10us pulse
		GPIOB->ODR &= ~(GPIO_ODR_OD0); // Turn off TRIG pin (PB0 LOW)
 80009f0:	4b43      	ldr	r3, [pc, #268]	@ (8000b00 <TIM2_IRQHandler+0x124>)
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	4a42      	ldr	r2, [pc, #264]	@ (8000b00 <TIM2_IRQHandler+0x124>)
 80009f6:	f023 0301 	bic.w	r3, r3, #1
 80009fa:	6153      	str	r3, [r2, #20]
		TIM2->SR &= ~(TIM_SR_CC1IF);
 80009fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a00:	691b      	ldr	r3, [r3, #16]
 8000a02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a06:	f023 0302 	bic.w	r3, r3, #2
 8000a0a:	6113      	str	r3, [r2, #16]
		}
		// start of 10us pulse every 60ms
		GPIOB->ODR |= (GPIO_ODR_OD0); // Turn on TRIG pin (PB0 High)
		TIM2->SR &= ~(TIM_SR_UIF);
	}
}
 8000a0c:	e072      	b.n	8000af4 <TIM2_IRQHandler+0x118>
	else if (TIM2->SR & TIM_SR_CC2IF) {
 8000a0e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a12:	691b      	ldr	r3, [r3, #16]
 8000a14:	f003 0304 	and.w	r3, r3, #4
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d043      	beq.n	8000aa4 <TIM2_IRQHandler+0xc8>
		uint32_t current_time = TIM2->CNT;
 8000a1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a22:	607b      	str	r3, [r7, #4]
		if (sample == FIRST_SAMPLE) {
 8000a24:	4b37      	ldr	r3, [pc, #220]	@ (8000b04 <TIM2_IRQHandler+0x128>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d10e      	bne.n	8000a4c <TIM2_IRQHandler+0x70>
			time_one = current_time;
 8000a2e:	4a36      	ldr	r2, [pc, #216]	@ (8000b08 <TIM2_IRQHandler+0x12c>)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6013      	str	r3, [r2, #0]
			sample = SECOND_SAMPLE;
 8000a34:	4b33      	ldr	r3, [pc, #204]	@ (8000b04 <TIM2_IRQHandler+0x128>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	701a      	strb	r2, [r3, #0]
			TIM2->CCER |= TIM_CCER_CC2P; // Switch polarity to look for Falling Edge
 8000a3a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a3e:	6a1b      	ldr	r3, [r3, #32]
 8000a40:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a44:	f043 0320 	orr.w	r3, r3, #32
 8000a48:	6213      	str	r3, [r2, #32]
 8000a4a:	e022      	b.n	8000a92 <TIM2_IRQHandler+0xb6>
		} else if (sample == SECOND_SAMPLE) {
 8000a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000b04 <TIM2_IRQHandler+0x128>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d11d      	bne.n	8000a92 <TIM2_IRQHandler+0xb6>
			time_two = current_time;
 8000a56:	4a2d      	ldr	r2, [pc, #180]	@ (8000b0c <TIM2_IRQHandler+0x130>)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6013      	str	r3, [r2, #0]
			if (time_two >= time_one) {
 8000a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b0c <TIM2_IRQHandler+0x130>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b29      	ldr	r3, [pc, #164]	@ (8000b08 <TIM2_IRQHandler+0x12c>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d306      	bcc.n	8000a76 <TIM2_IRQHandler+0x9a>
				echo_pulse_duration_cnt = time_two - time_one;
 8000a68:	4b28      	ldr	r3, [pc, #160]	@ (8000b0c <TIM2_IRQHandler+0x130>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	4b26      	ldr	r3, [pc, #152]	@ (8000b08 <TIM2_IRQHandler+0x12c>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	1ad3      	subs	r3, r2, r3
 8000a72:	4a27      	ldr	r2, [pc, #156]	@ (8000b10 <TIM2_IRQHandler+0x134>)
 8000a74:	6013      	str	r3, [r2, #0]
			measurement_done_flag = 1;
 8000a76:	4b27      	ldr	r3, [pc, #156]	@ (8000b14 <TIM2_IRQHandler+0x138>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	701a      	strb	r2, [r3, #0]
			sample = FIRST_SAMPLE;
 8000a7c:	4b21      	ldr	r3, [pc, #132]	@ (8000b04 <TIM2_IRQHandler+0x128>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
			TIM2->CCER &= ~TIM_CCER_CC2P; // Switch polarity back to Rising Edge
 8000a82:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a86:	6a1b      	ldr	r3, [r3, #32]
 8000a88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a8c:	f023 0320 	bic.w	r3, r3, #32
 8000a90:	6213      	str	r3, [r2, #32]
		TIM2->SR &= ~(TIM_SR_CC2IF);
 8000a92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a96:	691b      	ldr	r3, [r3, #16]
 8000a98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a9c:	f023 0304 	bic.w	r3, r3, #4
 8000aa0:	6113      	str	r3, [r2, #16]
}
 8000aa2:	e027      	b.n	8000af4 <TIM2_IRQHandler+0x118>
	else if (TIM2->SR & TIM_SR_UIF) {
 8000aa4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000aa8:	691b      	ldr	r3, [r3, #16]
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d020      	beq.n	8000af4 <TIM2_IRQHandler+0x118>
		if (sample == SECOND_SAMPLE) {
 8000ab2:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <TIM2_IRQHandler+0x128>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d10d      	bne.n	8000ad8 <TIM2_IRQHandler+0xfc>
			echo_pulse_duration_cnt = 0;
 8000abc:	4b14      	ldr	r3, [pc, #80]	@ (8000b10 <TIM2_IRQHandler+0x134>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
			sample = FIRST_SAMPLE;
 8000ac2:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <TIM2_IRQHandler+0x128>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	701a      	strb	r2, [r3, #0]
			TIM2->CCER &= ~TIM_CCER_CC2P; // Switch polarity to Rising Edge
 8000ac8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000acc:	6a1b      	ldr	r3, [r3, #32]
 8000ace:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ad2:	f023 0320 	bic.w	r3, r3, #32
 8000ad6:	6213      	str	r3, [r2, #32]
		GPIOB->ODR |= (GPIO_ODR_OD0); // Turn on TRIG pin (PB0 High)
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <TIM2_IRQHandler+0x124>)
 8000ada:	695b      	ldr	r3, [r3, #20]
 8000adc:	4a08      	ldr	r2, [pc, #32]	@ (8000b00 <TIM2_IRQHandler+0x124>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	6153      	str	r3, [r2, #20]
		TIM2->SR &= ~(TIM_SR_UIF);
 8000ae4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ae8:	691b      	ldr	r3, [r3, #16]
 8000aea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000aee:	f023 0301 	bic.w	r3, r3, #1
 8000af2:	6113      	str	r3, [r2, #16]
}
 8000af4:	bf00      	nop
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	48000400 	.word	0x48000400
 8000b04:	2000002c 	.word	0x2000002c
 8000b08:	20000030 	.word	0x20000030
 8000b0c:	20000034 	.word	0x20000034
 8000b10:	20000038 	.word	0x20000038
 8000b14:	2000003c 	.word	0x2000003c

08000b18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b1c:	f7ff fe24 	bl	8000768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b20:	480c      	ldr	r0, [pc, #48]	@ (8000b54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b22:	490d      	ldr	r1, [pc, #52]	@ (8000b58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b24:	4a0d      	ldr	r2, [pc, #52]	@ (8000b5c <LoopForever+0xe>)
  movs r3, #0
 8000b26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b28:	e002      	b.n	8000b30 <LoopCopyDataInit>

08000b2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2e:	3304      	adds	r3, #4

08000b30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b34:	d3f9      	bcc.n	8000b2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b36:	4a0a      	ldr	r2, [pc, #40]	@ (8000b60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b38:	4c0a      	ldr	r4, [pc, #40]	@ (8000b64 <LoopForever+0x16>)
  movs r3, #0
 8000b3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b3c:	e001      	b.n	8000b42 <LoopFillZerobss>

08000b3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b40:	3204      	adds	r2, #4

08000b42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b44:	d3fb      	bcc.n	8000b3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b46:	f000 f95f 	bl	8000e08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b4a:	f7ff fcd3 	bl	80004f4 <main>

08000b4e <LoopForever>:

LoopForever:
    b LoopForever
 8000b4e:	e7fe      	b.n	8000b4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b58:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b5c:	08000e78 	.word	0x08000e78
  ldr r2, =_sbss
 8000b60:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b64:	20000044 	.word	0x20000044

08000b68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b68:	e7fe      	b.n	8000b68 <ADC1_2_IRQHandler>

08000b6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b70:	2300      	movs	r3, #0
 8000b72:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b74:	2003      	movs	r0, #3
 8000b76:	f000 f913 	bl	8000da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b7a:	200f      	movs	r0, #15
 8000b7c:	f000 f80e 	bl	8000b9c <HAL_InitTick>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d002      	beq.n	8000b8c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	71fb      	strb	r3, [r7, #7]
 8000b8a:	e001      	b.n	8000b90 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b8c:	f7ff fd90 	bl	80006b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b90:	79fb      	ldrb	r3, [r7, #7]
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ba8:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <HAL_InitTick+0x6c>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d023      	beq.n	8000bf8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bb0:	4b16      	ldr	r3, [pc, #88]	@ (8000c0c <HAL_InitTick+0x70>)
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <HAL_InitTick+0x6c>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	4619      	mov	r1, r3
 8000bba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f911 	bl	8000dee <HAL_SYSTICK_Config>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d10f      	bne.n	8000bf2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2b0f      	cmp	r3, #15
 8000bd6:	d809      	bhi.n	8000bec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	f000 f8e9 	bl	8000db6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000be4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <HAL_InitTick+0x74>)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6013      	str	r3, [r2, #0]
 8000bea:	e007      	b.n	8000bfc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000bec:	2301      	movs	r3, #1
 8000bee:	73fb      	strb	r3, [r7, #15]
 8000bf0:	e004      	b.n	8000bfc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	73fb      	strb	r3, [r7, #15]
 8000bf6:	e001      	b.n	8000bfc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	20000004 	.word	0x20000004

08000c14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c18:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <HAL_IncTick+0x20>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <HAL_IncTick+0x24>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4413      	add	r3, r2
 8000c24:	4a04      	ldr	r2, [pc, #16]	@ (8000c38 <HAL_IncTick+0x24>)
 8000c26:	6013      	str	r3, [r2, #0]
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000040 	.word	0x20000040

08000c3c <__NVIC_SetPriorityGrouping>:
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f003 0307 	and.w	r3, r3, #7
 8000c4a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <__NVIC_SetPriorityGrouping+0x44>)
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c52:	68ba      	ldr	r2, [r7, #8]
 8000c54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c6e:	4a04      	ldr	r2, [pc, #16]	@ (8000c80 <__NVIC_SetPriorityGrouping+0x44>)
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	60d3      	str	r3, [r2, #12]
}
 8000c74:	bf00      	nop
 8000c76:	3714      	adds	r7, #20
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <__NVIC_GetPriorityGrouping>:
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c88:	4b04      	ldr	r3, [pc, #16]	@ (8000c9c <__NVIC_GetPriorityGrouping+0x18>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	0a1b      	lsrs	r3, r3, #8
 8000c8e:	f003 0307 	and.w	r3, r3, #7
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <__NVIC_SetPriority>:
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	6039      	str	r1, [r7, #0]
 8000caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	db0a      	blt.n	8000cca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	490c      	ldr	r1, [pc, #48]	@ (8000cec <__NVIC_SetPriority+0x4c>)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	0112      	lsls	r2, r2, #4
 8000cc0:	b2d2      	uxtb	r2, r2
 8000cc2:	440b      	add	r3, r1
 8000cc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000cc8:	e00a      	b.n	8000ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4908      	ldr	r1, [pc, #32]	@ (8000cf0 <__NVIC_SetPriority+0x50>)
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	3b04      	subs	r3, #4
 8000cd8:	0112      	lsls	r2, r2, #4
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	440b      	add	r3, r1
 8000cde:	761a      	strb	r2, [r3, #24]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000e100 	.word	0xe000e100
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b089      	sub	sp, #36	@ 0x24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	f1c3 0307 	rsb	r3, r3, #7
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	bf28      	it	cs
 8000d12:	2304      	movcs	r3, #4
 8000d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3304      	adds	r3, #4
 8000d1a:	2b06      	cmp	r3, #6
 8000d1c:	d902      	bls.n	8000d24 <NVIC_EncodePriority+0x30>
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3b03      	subs	r3, #3
 8000d22:	e000      	b.n	8000d26 <NVIC_EncodePriority+0x32>
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d28:	f04f 32ff 	mov.w	r2, #4294967295
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43da      	mvns	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	401a      	ands	r2, r3
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	fa01 f303 	lsl.w	r3, r1, r3
 8000d46:	43d9      	mvns	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d4c:	4313      	orrs	r3, r2
         );
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3724      	adds	r7, #36	@ 0x24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
	...

08000d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3b01      	subs	r3, #1
 8000d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d6c:	d301      	bcc.n	8000d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e00f      	b.n	8000d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d72:	4a0a      	ldr	r2, [pc, #40]	@ (8000d9c <SysTick_Config+0x40>)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3b01      	subs	r3, #1
 8000d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d7a:	210f      	movs	r1, #15
 8000d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d80:	f7ff ff8e 	bl	8000ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <SysTick_Config+0x40>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d8a:	4b04      	ldr	r3, [pc, #16]	@ (8000d9c <SysTick_Config+0x40>)
 8000d8c:	2207      	movs	r2, #7
 8000d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	e000e010 	.word	0xe000e010

08000da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ff47 	bl	8000c3c <__NVIC_SetPriorityGrouping>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b086      	sub	sp, #24
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	60b9      	str	r1, [r7, #8]
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc8:	f7ff ff5c 	bl	8000c84 <__NVIC_GetPriorityGrouping>
 8000dcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	68b9      	ldr	r1, [r7, #8]
 8000dd2:	6978      	ldr	r0, [r7, #20]
 8000dd4:	f7ff ff8e 	bl	8000cf4 <NVIC_EncodePriority>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dde:	4611      	mov	r1, r2
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ff5d 	bl	8000ca0 <__NVIC_SetPriority>
}
 8000de6:	bf00      	nop
 8000de8:	3718      	adds	r7, #24
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff ffb0 	bl	8000d5c <SysTick_Config>
 8000dfc:	4603      	mov	r3, r0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
	...

08000e08 <__libc_init_array>:
 8000e08:	b570      	push	{r4, r5, r6, lr}
 8000e0a:	4d0d      	ldr	r5, [pc, #52]	@ (8000e40 <__libc_init_array+0x38>)
 8000e0c:	4c0d      	ldr	r4, [pc, #52]	@ (8000e44 <__libc_init_array+0x3c>)
 8000e0e:	1b64      	subs	r4, r4, r5
 8000e10:	10a4      	asrs	r4, r4, #2
 8000e12:	2600      	movs	r6, #0
 8000e14:	42a6      	cmp	r6, r4
 8000e16:	d109      	bne.n	8000e2c <__libc_init_array+0x24>
 8000e18:	4d0b      	ldr	r5, [pc, #44]	@ (8000e48 <__libc_init_array+0x40>)
 8000e1a:	4c0c      	ldr	r4, [pc, #48]	@ (8000e4c <__libc_init_array+0x44>)
 8000e1c:	f000 f818 	bl	8000e50 <_init>
 8000e20:	1b64      	subs	r4, r4, r5
 8000e22:	10a4      	asrs	r4, r4, #2
 8000e24:	2600      	movs	r6, #0
 8000e26:	42a6      	cmp	r6, r4
 8000e28:	d105      	bne.n	8000e36 <__libc_init_array+0x2e>
 8000e2a:	bd70      	pop	{r4, r5, r6, pc}
 8000e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e30:	4798      	blx	r3
 8000e32:	3601      	adds	r6, #1
 8000e34:	e7ee      	b.n	8000e14 <__libc_init_array+0xc>
 8000e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e3a:	4798      	blx	r3
 8000e3c:	3601      	adds	r6, #1
 8000e3e:	e7f2      	b.n	8000e26 <__libc_init_array+0x1e>
 8000e40:	08000e70 	.word	0x08000e70
 8000e44:	08000e70 	.word	0x08000e70
 8000e48:	08000e70 	.word	0x08000e70
 8000e4c:	08000e74 	.word	0x08000e74

08000e50 <_init>:
 8000e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e52:	bf00      	nop
 8000e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e56:	bc08      	pop	{r3}
 8000e58:	469e      	mov	lr, r3
 8000e5a:	4770      	bx	lr

08000e5c <_fini>:
 8000e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e5e:	bf00      	nop
 8000e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e62:	bc08      	pop	{r3}
 8000e64:	469e      	mov	lr, r3
 8000e66:	4770      	bx	lr
