<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb › vsc7326_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>vsc7326_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* $Date: 2006/04/28 19:20:17 $ $RCSfile: vsc7326_reg.h,v $ $Revision: 1.5 $ */</span>
<span class="cp">#ifndef _VSC7321_REG_H_</span>
<span class="cp">#define _VSC7321_REG_H_</span>

<span class="cm">/* Register definitions for Vitesse VSC7321 (Meigs II) MAC</span>
<span class="cm"> *</span>
<span class="cm"> * Straight off the data sheet, VMDS-10038 Rev 2.0 and</span>
<span class="cm"> * PD0011-01-14-Meigs-II 2002-12-12</span>
<span class="cm"> */</span>

<span class="cm">/* Just &#39;cause it&#39;s in here doesn&#39;t mean it&#39;s used. */</span>

<span class="cp">#define CRA(blk,sub,adr) ((((blk) &amp; 0x7) &lt;&lt; 13) | (((sub) &amp; 0xf) &lt;&lt; 9) | (((adr) &amp; 0xff) &lt;&lt; 1))</span>

<span class="cm">/* System and CPU comm&#39;s registers */</span>
<span class="cp">#define REG_CHIP_ID		CRA(0x7,0xf,0x00)	</span><span class="cm">/* Chip ID */</span><span class="cp"></span>
<span class="cp">#define REG_BLADE_ID		CRA(0x7,0xf,0x01)	</span><span class="cm">/* Blade ID */</span><span class="cp"></span>
<span class="cp">#define REG_SW_RESET		CRA(0x7,0xf,0x02)	</span><span class="cm">/* Global Soft Reset */</span><span class="cp"></span>
<span class="cp">#define REG_MEM_BIST		CRA(0x7,0xf,0x04)	</span><span class="cm">/* mem */</span><span class="cp"></span>
<span class="cp">#define REG_IFACE_MODE		CRA(0x7,0xf,0x07)	</span><span class="cm">/* Interface mode */</span><span class="cp"></span>
<span class="cp">#define REG_MSCH		CRA(0x7,0x2,0x06)	</span><span class="cm">/* CRC error count */</span><span class="cp"></span>
<span class="cp">#define REG_CRC_CNT		CRA(0x7,0x2,0x0a)	</span><span class="cm">/* CRC error count */</span><span class="cp"></span>
<span class="cp">#define REG_CRC_CFG		CRA(0x7,0x2,0x0b)	</span><span class="cm">/* CRC config */</span><span class="cp"></span>
<span class="cp">#define REG_SI_TRANSFER_SEL	CRA(0x7,0xf,0x18)	</span><span class="cm">/* SI Transfer Select */</span><span class="cp"></span>
<span class="cp">#define REG_PLL_CLK_SPEED	CRA(0x7,0xf,0x19)	</span><span class="cm">/* Clock Speed Selection */</span><span class="cp"></span>
<span class="cp">#define REG_SYS_CLK_SELECT	CRA(0x7,0xf,0x1c)	</span><span class="cm">/* System Clock Select */</span><span class="cp"></span>
<span class="cp">#define REG_GPIO_CTRL		CRA(0x7,0xf,0x1d)	</span><span class="cm">/* GPIO Control */</span><span class="cp"></span>
<span class="cp">#define REG_GPIO_OUT		CRA(0x7,0xf,0x1e)	</span><span class="cm">/* GPIO Out */</span><span class="cp"></span>
<span class="cp">#define REG_GPIO_IN		CRA(0x7,0xf,0x1f)	</span><span class="cm">/* GPIO In */</span><span class="cp"></span>
<span class="cp">#define REG_CPU_TRANSFER_SEL	CRA(0x7,0xf,0x20)	</span><span class="cm">/* CPU Transfer Select */</span><span class="cp"></span>
<span class="cp">#define REG_LOCAL_DATA		CRA(0x7,0xf,0xfe)	</span><span class="cm">/* Local CPU Data Register */</span><span class="cp"></span>
<span class="cp">#define REG_LOCAL_STATUS	CRA(0x7,0xf,0xff)	</span><span class="cm">/* Local CPU Status Register */</span><span class="cp"></span>

<span class="cm">/* Aggregator registers */</span>
<span class="cp">#define REG_AGGR_SETUP		CRA(0x7,0x1,0x00)	</span><span class="cm">/* Aggregator Setup */</span><span class="cp"></span>
<span class="cp">#define REG_PMAP_TABLE		CRA(0x7,0x1,0x01)	</span><span class="cm">/* Port map table */</span><span class="cp"></span>
<span class="cp">#define REG_MPLS_BIT0		CRA(0x7,0x1,0x08)	</span><span class="cm">/* MPLS bit0 position */</span><span class="cp"></span>
<span class="cp">#define REG_MPLS_BIT1		CRA(0x7,0x1,0x09)	</span><span class="cm">/* MPLS bit1 position */</span><span class="cp"></span>
<span class="cp">#define REG_MPLS_BIT2		CRA(0x7,0x1,0x0a)	</span><span class="cm">/* MPLS bit2 position */</span><span class="cp"></span>
<span class="cp">#define REG_MPLS_BIT3		CRA(0x7,0x1,0x0b)	</span><span class="cm">/* MPLS bit3 position */</span><span class="cp"></span>
<span class="cp">#define REG_MPLS_BITMASK	CRA(0x7,0x1,0x0c)	</span><span class="cm">/* MPLS bit mask */</span><span class="cp"></span>
<span class="cp">#define REG_PRE_BIT0POS		CRA(0x7,0x1,0x10)	</span><span class="cm">/* Preamble bit0 position */</span><span class="cp"></span>
<span class="cp">#define REG_PRE_BIT1POS		CRA(0x7,0x1,0x11)	</span><span class="cm">/* Preamble bit1 position */</span><span class="cp"></span>
<span class="cp">#define REG_PRE_BIT2POS		CRA(0x7,0x1,0x12)	</span><span class="cm">/* Preamble bit2 position */</span><span class="cp"></span>
<span class="cp">#define REG_PRE_BIT3POS		CRA(0x7,0x1,0x13)	</span><span class="cm">/* Preamble bit3 position */</span><span class="cp"></span>
<span class="cp">#define REG_PRE_ERR_CNT		CRA(0x7,0x1,0x14)	</span><span class="cm">/* Preamble parity error count */</span><span class="cp"></span>

<span class="cm">/* BIST registers */</span>
<span class="cm">/*#define REG_RAM_BIST_CMD	CRA(0x7,0x2,0x00)*/</span>	<span class="cm">/* RAM BIST Command Register */</span>
<span class="cm">/*#define REG_RAM_BIST_RESULT	CRA(0x7,0x2,0x01)*/</span>	<span class="cm">/* RAM BIST Read Status/Result */</span>
<span class="cp">#define REG_RAM_BIST_CMD	CRA(0x7,0x1,0x00)	</span><span class="cm">/* RAM BIST Command Register */</span><span class="cp"></span>
<span class="cp">#define REG_RAM_BIST_RESULT	CRA(0x7,0x1,0x01)	</span><span class="cm">/* RAM BIST Read Status/Result */</span><span class="cp"></span>
<span class="cp">#define   BIST_PORT_SELECT	0x00			</span><span class="cm">/* BIST port select */</span><span class="cp"></span>
<span class="cp">#define   BIST_COMMAND		0x01			</span><span class="cm">/* BIST enable/disable */</span><span class="cp"></span>
<span class="cp">#define   BIST_STATUS		0x02			</span><span class="cm">/* BIST operation status */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_CNT_LSB	0x03			</span><span class="cm">/* BIST error count lo 8b */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_CNT_MSB	0x04			</span><span class="cm">/* BIST error count hi 8b */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_SEL_LSB	0x05			</span><span class="cm">/* BIST error select lo 8b */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_SEL_MSB	0x06			</span><span class="cm">/* BIST error select hi 8b */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERROR_STATE	0x07			</span><span class="cm">/* BIST engine internal state */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_ADR0		0x08			</span><span class="cm">/* BIST error address lo 8b */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_ADR1		0x09			</span><span class="cm">/* BIST error address lomid 8b */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_ADR2		0x0a			</span><span class="cm">/* BIST error address himid 8b */</span><span class="cp"></span>
<span class="cp">#define   BIST_ERR_ADR3		0x0b			</span><span class="cm">/* BIST error address hi 8b */</span><span class="cp"></span>

<span class="cm">/* FIFO registers</span>
<span class="cm"> *   ie = 0 for ingress, 1 for egress</span>
<span class="cm"> *   fn = FIFO number, 0-9</span>
<span class="cm"> */</span>
<span class="cp">#define REG_TEST(ie,fn)		CRA(0x2,ie&amp;1,0x00+fn)	</span><span class="cm">/* Mode &amp; Test Register */</span><span class="cp"></span>
<span class="cp">#define REG_TOP_BOTTOM(ie,fn)	CRA(0x2,ie&amp;1,0x10+fn)	</span><span class="cm">/* FIFO Buffer Top &amp; Bottom */</span><span class="cp"></span>
<span class="cp">#define REG_TAIL(ie,fn)		CRA(0x2,ie&amp;1,0x20+fn)	</span><span class="cm">/* FIFO Write Pointer */</span><span class="cp"></span>
<span class="cp">#define REG_HEAD(ie,fn)		CRA(0x2,ie&amp;1,0x30+fn)	</span><span class="cm">/* FIFO Read Pointer */</span><span class="cp"></span>
<span class="cp">#define REG_HIGH_LOW_WM(ie,fn)	CRA(0x2,ie&amp;1,0x40+fn)	</span><span class="cm">/* Flow Control Water Marks */</span><span class="cp"></span>
<span class="cp">#define REG_CT_THRHLD(ie,fn)	CRA(0x2,ie&amp;1,0x50+fn)	</span><span class="cm">/* Cut Through Threshold */</span><span class="cp"></span>
<span class="cp">#define REG_FIFO_DROP_CNT(ie,fn) CRA(0x2,ie&amp;1,0x60+fn)	</span><span class="cm">/* Drop &amp; CRC Error Counter */</span><span class="cp"></span>
<span class="cp">#define REG_DEBUG_BUF_CNT(ie,fn) CRA(0x2,ie&amp;1,0x70+fn)	</span><span class="cm">/* Input Side Debug Counter */</span><span class="cp"></span>
<span class="cp">#define REG_BUCKI(fn) CRA(0x2,2,0x20+fn)	</span><span class="cm">/* Input Side Debug Counter */</span><span class="cp"></span>
<span class="cp">#define REG_BUCKE(fn) CRA(0x2,3,0x20+fn)	</span><span class="cm">/* Input Side Debug Counter */</span><span class="cp"></span>

<span class="cm">/* Traffic shaper buckets</span>
<span class="cm"> *   ie = 0 for ingress, 1 for egress</span>
<span class="cm"> *   bn = bucket number 0-10 (yes, 11 buckets)</span>
<span class="cm"> */</span>
<span class="cm">/* OK, this one&#39;s kinda ugly.  Some hardware designers are perverse. */</span>
<span class="cp">#define REG_TRAFFIC_SHAPER_BUCKET(ie,bn) CRA(0x2,ie&amp;1,0x0a + (bn&gt;7) | ((bn&amp;7)&lt;&lt;4))</span>
<span class="cp">#define REG_TRAFFIC_SHAPER_CONTROL(ie)	CRA(0x2,ie&amp;1,0x3b)</span>

<span class="cp">#define REG_SRAM_ADR(ie)	CRA(0x2,ie&amp;1,0x0e)	</span><span class="cm">/* FIFO SRAM address */</span><span class="cp"></span>
<span class="cp">#define REG_SRAM_WR_STRB(ie)	CRA(0x2,ie&amp;1,0x1e)	</span><span class="cm">/* FIFO SRAM write strobe */</span><span class="cp"></span>
<span class="cp">#define REG_SRAM_RD_STRB(ie)	CRA(0x2,ie&amp;1,0x2e)	</span><span class="cm">/* FIFO SRAM read strobe */</span><span class="cp"></span>
<span class="cp">#define REG_SRAM_DATA_0(ie)	CRA(0x2,ie&amp;1,0x3e)	</span><span class="cm">/* FIFO SRAM data lo 8b */</span><span class="cp"></span>
<span class="cp">#define REG_SRAM_DATA_1(ie)	CRA(0x2,ie&amp;1,0x4e)	</span><span class="cm">/* FIFO SRAM data lomid 8b */</span><span class="cp"></span>
<span class="cp">#define REG_SRAM_DATA_2(ie)	CRA(0x2,ie&amp;1,0x5e)	</span><span class="cm">/* FIFO SRAM data himid 8b */</span><span class="cp"></span>
<span class="cp">#define REG_SRAM_DATA_3(ie)	CRA(0x2,ie&amp;1,0x6e)	</span><span class="cm">/* FIFO SRAM data hi 8b */</span><span class="cp"></span>
<span class="cp">#define REG_SRAM_DATA_BLK_TYPE(ie) CRA(0x2,ie&amp;1,0x7e)	</span><span class="cm">/* FIFO SRAM tag */</span><span class="cp"></span>
<span class="cm">/* REG_ING_CONTROL equals REG_CONTROL with ie = 0, likewise REG_EGR_CONTROL is ie = 1 */</span>
<span class="cp">#define REG_CONTROL(ie)		CRA(0x2,ie&amp;1,0x0f)	</span><span class="cm">/* FIFO control */</span><span class="cp"></span>
<span class="cp">#define REG_ING_CONTROL		CRA(0x2,0x0,0x0f)	</span><span class="cm">/* Ingress control (alias) */</span><span class="cp"></span>
<span class="cp">#define REG_EGR_CONTROL		CRA(0x2,0x1,0x0f)	</span><span class="cm">/* Egress control (alias) */</span><span class="cp"></span>
<span class="cp">#define REG_AGE_TIMER(ie)	CRA(0x2,ie&amp;1,0x1f)	</span><span class="cm">/* Aging timer */</span><span class="cp"></span>
<span class="cp">#define REG_AGE_INC(ie)		CRA(0x2,ie&amp;1,0x2f)	</span><span class="cm">/* Aging increment */</span><span class="cp"></span>
<span class="cp">#define DEBUG_OUT(ie)		CRA(0x2,ie&amp;1,0x3f)	</span><span class="cm">/* Output debug counter control */</span><span class="cp"></span>
<span class="cp">#define DEBUG_CNT(ie)		CRA(0x2,ie&amp;1,0x4f)	</span><span class="cm">/* Output debug counter */</span><span class="cp"></span>

<span class="cm">/* SPI4 interface */</span>
<span class="cp">#define REG_SPI4_MISC		CRA(0x5,0x0,0x00)	</span><span class="cm">/* Misc Register */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_STATUS		CRA(0x5,0x0,0x01)	</span><span class="cm">/* CML Status */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_ING_SETUP0	CRA(0x5,0x0,0x02)	</span><span class="cm">/* Ingress Status Channel Setup */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_ING_SETUP1	CRA(0x5,0x0,0x03)	</span><span class="cm">/* Ingress Data Training Setup */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_ING_SETUP2	CRA(0x5,0x0,0x04)	</span><span class="cm">/* Ingress Data Burst Size Setup */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_EGR_SETUP0	CRA(0x5,0x0,0x05)	</span><span class="cm">/* Egress Status Channel Setup */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_DBG_CNT(n)	CRA(0x5,0x0,0x10+n)	</span><span class="cm">/* Debug counters 0-9 */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_DBG_SETUP	CRA(0x5,0x0,0x1A)	</span><span class="cm">/* Debug counters setup */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_TEST		CRA(0x5,0x0,0x20)	</span><span class="cm">/* Test Setup Register */</span><span class="cp"></span>
<span class="cp">#define REG_TPGEN_UP0		CRA(0x5,0x0,0x21)	</span><span class="cm">/* Test Pattern generator user pattern 0 */</span><span class="cp"></span>
<span class="cp">#define REG_TPGEN_UP1		CRA(0x5,0x0,0x22)	</span><span class="cm">/* Test Pattern generator user pattern 1 */</span><span class="cp"></span>
<span class="cp">#define REG_TPCHK_UP0		CRA(0x5,0x0,0x23)	</span><span class="cm">/* Test Pattern checker user pattern 0 */</span><span class="cp"></span>
<span class="cp">#define REG_TPCHK_UP1		CRA(0x5,0x0,0x24)	</span><span class="cm">/* Test Pattern checker user pattern 1 */</span><span class="cp"></span>
<span class="cp">#define REG_TPSAM_P0		CRA(0x5,0x0,0x25)	</span><span class="cm">/* Sampled pattern 0 */</span><span class="cp"></span>
<span class="cp">#define REG_TPSAM_P1		CRA(0x5,0x0,0x26)	</span><span class="cm">/* Sampled pattern 1 */</span><span class="cp"></span>
<span class="cp">#define REG_TPERR_CNT		CRA(0x5,0x0,0x27)	</span><span class="cm">/* Pattern checker error counter */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_STICKY		CRA(0x5,0x0,0x30)	</span><span class="cm">/* Sticky bits register */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_DBG_INH	CRA(0x5,0x0,0x31)	</span><span class="cm">/* Core egress &amp; ingress inhibit */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_DBG_STATUS	CRA(0x5,0x0,0x32)	</span><span class="cm">/* Sampled ingress status */</span><span class="cp"></span>
<span class="cp">#define REG_SPI4_DBG_GRANT	CRA(0x5,0x0,0x33)	</span><span class="cm">/* Ingress cranted credit value */</span><span class="cp"></span>

<span class="cp">#define REG_SPI4_DESKEW 	CRA(0x5,0x0,0x43)	</span><span class="cm">/* Ingress cranted credit value */</span><span class="cp"></span>

<span class="cm">/* 10GbE MAC Block Registers */</span>
<span class="cm">/* Note that those registers that are exactly the same for 10GbE as for</span>
<span class="cm"> * tri-speed are only defined with the version that needs a port number.</span>
<span class="cm"> * Pass 0xa in those cases.</span>
<span class="cm"> *</span>
<span class="cm"> * Also note that despite the presence of a MAC address register, this part</span>
<span class="cm"> * does no ingress MAC address filtering.  That register is used only for</span>
<span class="cm"> * pause frame detection and generation.</span>
<span class="cm"> */</span>
<span class="cm">/* 10GbE specific, and different from tri-speed */</span>
<span class="cp">#define REG_MISC_10G		CRA(0x1,0xa,0x00)	</span><span class="cm">/* Misc 10GbE setup */</span><span class="cp"></span>
<span class="cp">#define REG_PAUSE_10G		CRA(0x1,0xa,0x01)	</span><span class="cm">/* Pause register */</span><span class="cp"></span>
<span class="cp">#define REG_NORMALIZER_10G	CRA(0x1,0xa,0x05)	</span><span class="cm">/* 10G normalizer */</span><span class="cp"></span>
<span class="cp">#define REG_STICKY_RX		CRA(0x1,0xa,0x06)	</span><span class="cm">/* RX debug register */</span><span class="cp"></span>
<span class="cp">#define REG_DENORM_10G		CRA(0x1,0xa,0x07)	</span><span class="cm">/* Denormalizer  */</span><span class="cp"></span>
<span class="cp">#define REG_STICKY_TX		CRA(0x1,0xa,0x08)	</span><span class="cm">/* TX sticky bits */</span><span class="cp"></span>
<span class="cp">#define REG_MAX_RXHIGH		CRA(0x1,0xa,0x0a)	</span><span class="cm">/* XGMII lane 0-3 debug */</span><span class="cp"></span>
<span class="cp">#define REG_MAX_RXLOW		CRA(0x1,0xa,0x0b)	</span><span class="cm">/* XGMII lane 4-7 debug */</span><span class="cp"></span>
<span class="cp">#define REG_MAC_TX_STICKY	CRA(0x1,0xa,0x0c)	</span><span class="cm">/* MAC Tx state sticky debug */</span><span class="cp"></span>
<span class="cp">#define REG_MAC_TX_RUNNING	CRA(0x1,0xa,0x0d)	</span><span class="cm">/* MAC Tx state running debug */</span><span class="cp"></span>
<span class="cp">#define REG_TX_ABORT_AGE	CRA(0x1,0xa,0x14)	</span><span class="cm">/* Aged Tx frames discarded */</span><span class="cp"></span>
<span class="cp">#define REG_TX_ABORT_SHORT	CRA(0x1,0xa,0x15)	</span><span class="cm">/* Short Tx frames discarded */</span><span class="cp"></span>
<span class="cp">#define REG_TX_ABORT_TAXI	CRA(0x1,0xa,0x16)	</span><span class="cm">/* Taxi error frames discarded */</span><span class="cp"></span>
<span class="cp">#define REG_TX_ABORT_UNDERRUN	CRA(0x1,0xa,0x17)	</span><span class="cm">/* Tx Underrun abort counter */</span><span class="cp"></span>
<span class="cp">#define REG_TX_DENORM_DISCARD	CRA(0x1,0xa,0x18)	</span><span class="cm">/* Tx denormalizer discards */</span><span class="cp"></span>
<span class="cp">#define REG_XAUI_STAT_A		CRA(0x1,0xa,0x20)	</span><span class="cm">/* XAUI status A */</span><span class="cp"></span>
<span class="cp">#define REG_XAUI_STAT_B		CRA(0x1,0xa,0x21)	</span><span class="cm">/* XAUI status B */</span><span class="cp"></span>
<span class="cp">#define REG_XAUI_STAT_C		CRA(0x1,0xa,0x22)	</span><span class="cm">/* XAUI status C */</span><span class="cp"></span>
<span class="cp">#define REG_XAUI_CONF_A		CRA(0x1,0xa,0x23)	</span><span class="cm">/* XAUI configuration A */</span><span class="cp"></span>
<span class="cp">#define REG_XAUI_CONF_B		CRA(0x1,0xa,0x24)	</span><span class="cm">/* XAUI configuration B */</span><span class="cp"></span>
<span class="cp">#define REG_XAUI_CODE_GRP_CNT	CRA(0x1,0xa,0x25)	</span><span class="cm">/* XAUI code group error count */</span><span class="cp"></span>
<span class="cp">#define REG_XAUI_CONF_TEST_A	CRA(0x1,0xa,0x26)	</span><span class="cm">/* XAUI test register A */</span><span class="cp"></span>
<span class="cp">#define REG_PDERRCNT		CRA(0x1,0xa,0x27)	</span><span class="cm">/* XAUI test register B */</span><span class="cp"></span>

<span class="cm">/* pn = port number 0-9 for tri-speed, 10 for 10GbE */</span>
<span class="cm">/* Both tri-speed and 10GbE */</span>
<span class="cp">#define REG_MAX_LEN(pn)		CRA(0x1,pn,0x02)	</span><span class="cm">/* Max length */</span><span class="cp"></span>
<span class="cp">#define REG_MAC_HIGH_ADDR(pn)	CRA(0x1,pn,0x03)	</span><span class="cm">/* Upper 24 bits of MAC addr */</span><span class="cp"></span>
<span class="cp">#define REG_MAC_LOW_ADDR(pn)	CRA(0x1,pn,0x04)	</span><span class="cm">/* Lower 24 bits of MAC addr */</span><span class="cp"></span>

<span class="cm">/* tri-speed only</span>
<span class="cm"> * pn = port number, 0-9</span>
<span class="cm"> */</span>
<span class="cp">#define REG_MODE_CFG(pn)	CRA(0x1,pn,0x00)	</span><span class="cm">/* Mode configuration */</span><span class="cp"></span>
<span class="cp">#define REG_PAUSE_CFG(pn)	CRA(0x1,pn,0x01)	</span><span class="cm">/* Pause configuration */</span><span class="cp"></span>
<span class="cp">#define REG_NORMALIZER(pn)	CRA(0x1,pn,0x05)	</span><span class="cm">/* Normalizer */</span><span class="cp"></span>
<span class="cp">#define REG_TBI_STATUS(pn)	CRA(0x1,pn,0x06)	</span><span class="cm">/* TBI status */</span><span class="cp"></span>
<span class="cp">#define REG_PCS_STATUS_DBG(pn)	CRA(0x1,pn,0x07)	</span><span class="cm">/* PCS status debug */</span><span class="cp"></span>
<span class="cp">#define REG_PCS_CTRL(pn)	CRA(0x1,pn,0x08)	</span><span class="cm">/* PCS control */</span><span class="cp"></span>
<span class="cp">#define REG_TBI_CONFIG(pn)	CRA(0x1,pn,0x09)	</span><span class="cm">/* TBI configuration */</span><span class="cp"></span>
<span class="cp">#define REG_STICK_BIT(pn)	CRA(0x1,pn,0x0a)	</span><span class="cm">/* Sticky bits */</span><span class="cp"></span>
<span class="cp">#define REG_DEV_SETUP(pn)	CRA(0x1,pn,0x0b)	</span><span class="cm">/* MAC clock/reset setup */</span><span class="cp"></span>
<span class="cp">#define REG_DROP_CNT(pn)	CRA(0x1,pn,0x0c)	</span><span class="cm">/* Drop counter */</span><span class="cp"></span>
<span class="cp">#define REG_PORT_POS(pn)	CRA(0x1,pn,0x0d)	</span><span class="cm">/* Preamble port position */</span><span class="cp"></span>
<span class="cp">#define REG_PORT_FAIL(pn)	CRA(0x1,pn,0x0e)	</span><span class="cm">/* Preamble port position */</span><span class="cp"></span>
<span class="cp">#define REG_SERDES_CONF(pn)	CRA(0x1,pn,0x0f)	</span><span class="cm">/* SerDes configuration */</span><span class="cp"></span>
<span class="cp">#define REG_SERDES_TEST(pn)	CRA(0x1,pn,0x10)	</span><span class="cm">/* SerDes test */</span><span class="cp"></span>
<span class="cp">#define REG_SERDES_STAT(pn)	CRA(0x1,pn,0x11)	</span><span class="cm">/* SerDes status */</span><span class="cp"></span>
<span class="cp">#define REG_SERDES_COM_CNT(pn)	CRA(0x1,pn,0x12)	</span><span class="cm">/* SerDes comma counter */</span><span class="cp"></span>
<span class="cp">#define REG_DENORM(pn)		CRA(0x1,pn,0x15)	</span><span class="cm">/* Frame denormalization */</span><span class="cp"></span>
<span class="cp">#define REG_DBG(pn)		CRA(0x1,pn,0x16)	</span><span class="cm">/* Device 1G debug */</span><span class="cp"></span>
<span class="cp">#define REG_TX_IFG(pn)		CRA(0x1,pn,0x18)	</span><span class="cm">/* Tx IFG config */</span><span class="cp"></span>
<span class="cp">#define REG_HDX(pn)		CRA(0x1,pn,0x19)	</span><span class="cm">/* Half-duplex config */</span><span class="cp"></span>

<span class="cm">/* Statistics */</span>
<span class="cm">/* CRA(0x4,pn,reg) */</span>
<span class="cm">/* reg below */</span>
<span class="cm">/* pn = port number, 0-a, a = 10GbE */</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">RxInBytes</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="c1">// # Rx in octets</span>
	<span class="n">RxSymbolCarrier</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>	<span class="c1">// Frames w/ symbol errors</span>
	<span class="n">RxPause</span>			<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>	<span class="c1">// # pause frames received</span>
	<span class="n">RxUnsupOpcode</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>	<span class="c1">// # control frames with unsupported opcode</span>
	<span class="n">RxOkBytes</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>	<span class="c1">// # octets in good frames</span>
	<span class="n">RxBadBytes</span>		<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>	<span class="c1">// # octets in bad frames</span>
	<span class="n">RxUnicast</span>		<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>	<span class="c1">// # good unicast frames</span>
	<span class="n">RxMulticast</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span>	<span class="c1">// # good multicast frames</span>
	<span class="n">RxBroadcast</span>		<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>	<span class="c1">// # good broadcast frames</span>
	<span class="n">Crc</span>			<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>	<span class="c1">// # frames w/ bad CRC only</span>
	<span class="n">RxAlignment</span>		<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span>	<span class="c1">// # frames w/ alignment err</span>
	<span class="n">RxUndersize</span>		<span class="o">=</span> <span class="mh">0x0b</span><span class="p">,</span>	<span class="c1">// # frames undersize</span>
	<span class="n">RxFragments</span>		<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>	<span class="c1">// # frames undersize w/ crc err</span>
	<span class="n">RxInRangeLengthError</span>	<span class="o">=</span> <span class="mh">0x0d</span><span class="p">,</span>	<span class="c1">// # frames with length error</span>
	<span class="n">RxOutOfRangeError</span>	<span class="o">=</span> <span class="mh">0x0e</span><span class="p">,</span>	<span class="c1">// # frames with illegal length field</span>
	<span class="n">RxOversize</span>		<span class="o">=</span> <span class="mh">0x0f</span><span class="p">,</span>	<span class="c1">// # frames oversize</span>
	<span class="n">RxJabbers</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>	<span class="c1">// # frames oversize w/ crc err</span>
	<span class="n">RxSize64</span>		<span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>	<span class="c1">// # frames 64 octets long</span>
	<span class="n">RxSize65To127</span>		<span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>	<span class="c1">// # frames 65-127 octets</span>
	<span class="n">RxSize128To255</span>		<span class="o">=</span> <span class="mh">0x13</span><span class="p">,</span>	<span class="c1">// # frames 128-255</span>
	<span class="n">RxSize256To511</span>		<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>	<span class="c1">// # frames 256-511</span>
	<span class="n">RxSize512To1023</span>		<span class="o">=</span> <span class="mh">0x15</span><span class="p">,</span>	<span class="c1">// # frames 512-1023</span>
	<span class="n">RxSize1024To1518</span>	<span class="o">=</span> <span class="mh">0x16</span><span class="p">,</span>	<span class="c1">// # frames 1024-1518</span>
	<span class="n">RxSize1519ToMax</span>		<span class="o">=</span> <span class="mh">0x17</span><span class="p">,</span>	<span class="c1">// # frames 1519-max</span>

	<span class="n">TxOutBytes</span>		<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>	<span class="c1">// # octets tx</span>
	<span class="n">TxPause</span>			<span class="o">=</span> <span class="mh">0x19</span><span class="p">,</span>	<span class="c1">// # pause frames sent</span>
	<span class="n">TxOkBytes</span>		<span class="o">=</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="c1">// # octets tx OK</span>
	<span class="n">TxUnicast</span>		<span class="o">=</span> <span class="mh">0x1b</span><span class="p">,</span>	<span class="c1">// # frames unicast</span>
	<span class="n">TxMulticast</span>		<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>	<span class="c1">// # frames multicast</span>
	<span class="n">TxBroadcast</span>		<span class="o">=</span> <span class="mh">0x1d</span><span class="p">,</span>	<span class="c1">// # frames broadcast</span>
	<span class="n">TxMultipleColl</span>		<span class="o">=</span> <span class="mh">0x1e</span><span class="p">,</span>	<span class="c1">// # frames tx after multiple collisions</span>
	<span class="n">TxLateColl</span>		<span class="o">=</span> <span class="mh">0x1f</span><span class="p">,</span>	<span class="c1">// # late collisions detected</span>
	<span class="n">TxXcoll</span>			<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>	<span class="c1">// # frames lost, excessive collisions</span>
	<span class="n">TxDefer</span>			<span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>	<span class="c1">// # frames deferred on first tx attempt</span>
	<span class="n">TxXdefer</span>		<span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>	<span class="c1">// # frames excessively deferred</span>
	<span class="n">TxCsense</span>		<span class="o">=</span> <span class="mh">0x23</span><span class="p">,</span>	<span class="c1">// carrier sense errors at frame end</span>
	<span class="n">TxSize64</span>		<span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span>	<span class="c1">// # frames 64 octets long</span>
	<span class="n">TxSize65To127</span>		<span class="o">=</span> <span class="mh">0x25</span><span class="p">,</span>	<span class="c1">// # frames 65-127 octets</span>
	<span class="n">TxSize128To255</span>		<span class="o">=</span> <span class="mh">0x26</span><span class="p">,</span>	<span class="c1">// # frames 128-255</span>
	<span class="n">TxSize256To511</span>		<span class="o">=</span> <span class="mh">0x27</span><span class="p">,</span>	<span class="c1">// # frames 256-511</span>
	<span class="n">TxSize512To1023</span>		<span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>	<span class="c1">// # frames 512-1023</span>
	<span class="n">TxSize1024To1518</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>	<span class="c1">// # frames 1024-1518</span>
	<span class="n">TxSize1519ToMax</span>		<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span>	<span class="c1">// # frames 1519-max</span>
	<span class="n">TxSingleColl</span>		<span class="o">=</span> <span class="mh">0x2b</span><span class="p">,</span>	<span class="c1">// # frames tx after single collision</span>
	<span class="n">TxBackoff2</span>		<span class="o">=</span> <span class="mh">0x2c</span><span class="p">,</span>	<span class="c1">// # frames tx ok after 2 backoffs/collisions</span>
	<span class="n">TxBackoff3</span>		<span class="o">=</span> <span class="mh">0x2d</span><span class="p">,</span>	<span class="c1">//   after 3 backoffs/collisions</span>
	<span class="n">TxBackoff4</span>		<span class="o">=</span> <span class="mh">0x2e</span><span class="p">,</span>	<span class="c1">//   after 4</span>
	<span class="n">TxBackoff5</span>		<span class="o">=</span> <span class="mh">0x2f</span><span class="p">,</span>	<span class="c1">//   after 5</span>
	<span class="n">TxBackoff6</span>		<span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>	<span class="c1">//   after 6</span>
	<span class="n">TxBackoff7</span>		<span class="o">=</span> <span class="mh">0x31</span><span class="p">,</span>	<span class="c1">//   after 7</span>
	<span class="n">TxBackoff8</span>		<span class="o">=</span> <span class="mh">0x32</span><span class="p">,</span>	<span class="c1">//   after 8</span>
	<span class="n">TxBackoff9</span>		<span class="o">=</span> <span class="mh">0x33</span><span class="p">,</span>	<span class="c1">//   after 9</span>
	<span class="n">TxBackoff10</span>		<span class="o">=</span> <span class="mh">0x34</span><span class="p">,</span>	<span class="c1">//   after 10</span>
	<span class="n">TxBackoff11</span>		<span class="o">=</span> <span class="mh">0x35</span><span class="p">,</span>	<span class="c1">//   after 11</span>
	<span class="n">TxBackoff12</span>		<span class="o">=</span> <span class="mh">0x36</span><span class="p">,</span>	<span class="c1">//   after 12</span>
	<span class="n">TxBackoff13</span>		<span class="o">=</span> <span class="mh">0x37</span><span class="p">,</span>	<span class="c1">//   after 13</span>
	<span class="n">TxBackoff14</span>		<span class="o">=</span> <span class="mh">0x38</span><span class="p">,</span>	<span class="c1">//   after 14</span>
	<span class="n">TxBackoff15</span>		<span class="o">=</span> <span class="mh">0x39</span><span class="p">,</span>	<span class="c1">//   after 15</span>
	<span class="n">TxUnderrun</span>		<span class="o">=</span> <span class="mh">0x3a</span><span class="p">,</span>	<span class="c1">// # frames dropped from underrun</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>Hole. See REG<em>RX</em>XGMII<em>PROT</em>ERR below.</p></td><td class="code"><div class="highlight"><pre>	<span class="n">RxIpgShrink</span>		<span class="o">=</span> <span class="mh">0x3c</span><span class="p">,</span>	<span class="c1">// # of IPG shrinks detected</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>Duplicate. See REG<em>STAT</em>STICKY10G below.</p></td><td class="code"><div class="highlight"><pre>	<span class="n">StatSticky1G</span>		<span class="o">=</span> <span class="mh">0x3e</span><span class="p">,</span>	<span class="c1">// tri-speed sticky bits</span>
	<span class="n">StatInit</span>		<span class="o">=</span> <span class="mh">0x3f</span>	<span class="c1">// Clear all statistics</span>
<span class="p">};</span>

<span class="cp">#define REG_RX_XGMII_PROT_ERR	CRA(0x4,0xa,0x3b)		</span><span class="cm">/* # protocol errors detected on XGMII interface */</span><span class="cp"></span>
<span class="cp">#define REG_STAT_STICKY10G	CRA(0x4,0xa,StatSticky1G)	</span><span class="cm">/* 10GbE sticky bits */</span><span class="cp"></span>

<span class="cp">#define REG_RX_OK_BYTES(pn)	CRA(0x4,pn,RxOkBytes)</span>
<span class="cp">#define REG_RX_BAD_BYTES(pn)	CRA(0x4,pn,RxBadBytes)</span>
<span class="cp">#define REG_TX_OK_BYTES(pn)	CRA(0x4,pn,TxOkBytes)</span>

<span class="cm">/* MII-Management Block registers */</span>
<span class="cm">/* These are for MII-M interface 0, which is the bidirectional LVTTL one.  If</span>
<span class="cm"> * we hooked up to the one with separate directions, the middle 0x0 needs to</span>
<span class="cm"> * change to 0x1.  And the current errata states that MII-M 1 doesn&#39;t work.</span>
<span class="cm"> */</span>

<span class="cp">#define REG_MIIM_STATUS		CRA(0x3,0x0,0x00)	</span><span class="cm">/* MII-M Status */</span><span class="cp"></span>
<span class="cp">#define REG_MIIM_CMD		CRA(0x3,0x0,0x01)	</span><span class="cm">/* MII-M Command */</span><span class="cp"></span>
<span class="cp">#define REG_MIIM_DATA		CRA(0x3,0x0,0x02)	</span><span class="cm">/* MII-M Data */</span><span class="cp"></span>
<span class="cp">#define REG_MIIM_PRESCALE	CRA(0x3,0x0,0x03)	</span><span class="cm">/* MII-M MDC Prescale */</span><span class="cp"></span>

<span class="cp">#define REG_ING_FFILT_UM_EN	CRA(0x2, 0, 0xd)</span>
<span class="cp">#define REG_ING_FFILT_BE_EN	CRA(0x2, 0, 0x1d)</span>
<span class="cp">#define REG_ING_FFILT_VAL0	CRA(0x2, 0, 0x2d)</span>
<span class="cp">#define REG_ING_FFILT_VAL1	CRA(0x2, 0, 0x3d)</span>
<span class="cp">#define REG_ING_FFILT_MASK0	CRA(0x2, 0, 0x4d)</span>
<span class="cp">#define REG_ING_FFILT_MASK1	CRA(0x2, 0, 0x5d)</span>
<span class="cp">#define REG_ING_FFILT_MASK2	CRA(0x2, 0, 0x6d)</span>
<span class="cp">#define REG_ING_FFILT_ETYPE	CRA(0x2, 0, 0x7d)</span>


<span class="cm">/* Whew. */</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
