{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586190058947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586190058948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  6 11:20:58 2020 " "Processing started: Mon Apr  6 11:20:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586190058948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190058948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad09 -c actividad09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad09 -c actividad09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190058949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586190059373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586190059373 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MemInst.v " "Can't analyze file -- file MemInst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1586190083688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BFF.v 1 1 " "Found 1 design units, including 1 entities, in source file BFF.v" { { "Info" "ISGN_ENTITY_NAME" "1 BFF " "Found entity 1: BFF" {  } { { "BFF.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/BFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190083697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RB.v 1 1 " "Found 1 design units, including 1 entities, in source file RB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190083699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchCycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchCycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchCycle_tb " "Found entity 1: fetchCycle_tb" {  } { { "fetchCycle_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/fetchCycle_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190083700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BFF_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file BFF_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BFF_tb " "Found entity 1: BFF_tb" {  } { { "BFF_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/BFF_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190083702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RB_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file RB_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB_tb " "Found entity 1: RB_tb" {  } { { "RB_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190083703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FEDE.v 1 1 " "Found 1 design units, including 1 entities, in source file FEDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 FEDE " "Found entity 1: FEDE" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190083704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FEDE_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file FEDE_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FEDE_tb " "Found entity 1: FEDE_tb" {  } { { "FEDE_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190083706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FEDE " "Elaborating entity \"FEDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586190083861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fetchCycle.v 1 1 " "Using design file fetchCycle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fetchCycle " "Found entity 1: fetchCycle" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/fetchCycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586190083892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1586190083892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchCycle fetchCycle:fc " "Elaborating entity \"fetchCycle\" for hierarchy \"fetchCycle:fc\"" {  } { { "FEDE.v" "fc" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586190083892 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "isa fetchCycle.v(7) " "Verilog HDL warning at fetchCycle.v(7): object isa used but never assigned" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/fetchCycle.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1586190083895 "|FEDE|fetchCycle:fc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isa 0 fetchCycle.v(7) " "Net \"isa\" at fetchCycle.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/fetchCycle.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1586190083905 "|FEDE|fetchCycle:fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BFF BFF:bff " "Elaborating entity \"BFF\" for hierarchy \"BFF:bff\"" {  } { { "FEDE.v" "bff" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586190083920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:rb " "Elaborating entity \"RB\" for hierarchy \"RB:rb\"" {  } { { "FEDE.v" "rb" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586190083922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~0 " "LATCH primitive \"RB:rb\|bank~0\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084277 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~1 " "LATCH primitive \"RB:rb\|bank~1\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~2 " "LATCH primitive \"RB:rb\|bank~2\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~3 " "LATCH primitive \"RB:rb\|bank~3\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~4 " "LATCH primitive \"RB:rb\|bank~4\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~5 " "LATCH primitive \"RB:rb\|bank~5\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~6 " "LATCH primitive \"RB:rb\|bank~6\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~7 " "LATCH primitive \"RB:rb\|bank~7\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~8 " "LATCH primitive \"RB:rb\|bank~8\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~9 " "LATCH primitive \"RB:rb\|bank~9\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~10 " "LATCH primitive \"RB:rb\|bank~10\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~11 " "LATCH primitive \"RB:rb\|bank~11\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~12 " "LATCH primitive \"RB:rb\|bank~12\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~13 " "LATCH primitive \"RB:rb\|bank~13\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~14 " "LATCH primitive \"RB:rb\|bank~14\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~15 " "LATCH primitive \"RB:rb\|bank~15\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~16 " "LATCH primitive \"RB:rb\|bank~16\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~17 " "LATCH primitive \"RB:rb\|bank~17\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~18 " "LATCH primitive \"RB:rb\|bank~18\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~19 " "LATCH primitive \"RB:rb\|bank~19\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~20 " "LATCH primitive \"RB:rb\|bank~20\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~21 " "LATCH primitive \"RB:rb\|bank~21\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~22 " "LATCH primitive \"RB:rb\|bank~22\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~23 " "LATCH primitive \"RB:rb\|bank~23\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~24 " "LATCH primitive \"RB:rb\|bank~24\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~25 " "LATCH primitive \"RB:rb\|bank~25\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~26 " "LATCH primitive \"RB:rb\|bank~26\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~27 " "LATCH primitive \"RB:rb\|bank~27\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~28 " "LATCH primitive \"RB:rb\|bank~28\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~29 " "LATCH primitive \"RB:rb\|bank~29\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~30 " "LATCH primitive \"RB:rb\|bank~30\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~31 " "LATCH primitive \"RB:rb\|bank~31\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1586190084283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[0\] GND " "Pin \"funct\[0\]\" is stuck at GND" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586190084607 "|FEDE|funct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[1\] GND " "Pin \"funct\[1\]\" is stuck at GND" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586190084607 "|FEDE|funct[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[2\] GND " "Pin \"funct\[2\]\" is stuck at GND" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586190084607 "|FEDE|funct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[3\] GND " "Pin \"funct\[3\]\" is stuck at GND" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586190084607 "|FEDE|funct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[4\] GND " "Pin \"funct\[4\]\" is stuck at GND" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586190084607 "|FEDE|funct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[5\] GND " "Pin \"funct\[5\]\" is stuck at GND" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586190084607 "|FEDE|funct[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586190084607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[0\] " "No output dependent on input pin \"dir\[0\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|dir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[1\] " "No output dependent on input pin \"dir\[1\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|dir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[2\] " "No output dependent on input pin \"dir\[2\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|dir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[3\] " "No output dependent on input pin \"dir\[3\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|dir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[4\] " "No output dependent on input pin \"dir\[4\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|dir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[5\] " "No output dependent on input pin \"dir\[5\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|dir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[6\] " "No output dependent on input pin \"dir\[6\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|dir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc\[0\] " "No output dependent on input pin \"pc\[0\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|pc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc\[1\] " "No output dependent on input pin \"pc\[1\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|pc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc\[2\] " "No output dependent on input pin \"pc\[2\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|pc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc\[3\] " "No output dependent on input pin \"pc\[3\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|pc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc\[4\] " "No output dependent on input pin \"pc\[4\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|pc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc\[5\] " "No output dependent on input pin \"pc\[5\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|pc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc\[6\] " "No output dependent on input pin \"pc\[6\]\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|pc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regWrite " "No output dependent on input pin \"regWrite\"" {  } { { "FEDE.v" "" { Text "/home/jorozco/Documentos/semArq/actividad09/FEDE.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586190084618 "|FEDE|regWrite"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586190084618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586190084619 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586190084619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586190084619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586190084711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  6 11:21:24 2020 " "Processing ended: Mon Apr  6 11:21:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586190084711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586190084711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586190084711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586190084711 ""}
