Reading netlist file: "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\gwsynthesis\TEST_FPGA_LED.vg"
Parsing netlist file "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\gwsynthesis\TEST_FPGA_LED.vg" completed
Processing netlist completed
Reading constraint file: "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\src\TEST_FPGA_LED.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\pnr\TEST_FPGA_LED.power.html" completed
Generate file "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\pnr\TEST_FPGA_LED.pin.html" completed
Generate file "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\pnr\TEST_FPGA_LED.rpt.html" completed
Generate file "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\pnr\TEST_FPGA_LED.rpt.txt" completed
Generate file "E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\pnr\TEST_FPGA_LED.tr.html" completed
Wed Oct 20 22:32:07 2021

