<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1742797487" />
    <testcase name="test_datapath_simple" classname="simple_datapath_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/simple_datapath_test/simple_datapath_test.py" lineno="334" time="2.721648693084717" sim_time_ns="4660.001" ratio_time="1712.1978350256347" />
  </testsuite>
</testsuites>
