
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -96.98

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -31.81

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -31.81

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[2]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     1    0.72    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.07    0.02   25.02 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.20    9.87   12.44   37.46 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                  9.90    0.25   37.71 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.00    4.57    4.38   42.09 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  4.57    0.00   42.09 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    3.96   13.46    8.08   50.18 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 13.46    0.11   50.28 ^ counter_0/n20_q[2]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 50.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_0/n20_q[2]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         15.91   15.91   library removal time
                                 15.91   data required time
-----------------------------------------------------------------------------
                                 15.91   data required time
                                -50.28   data arrival time
-----------------------------------------------------------------------------
                                 34.37   slack (MET)


Startpoint: counter_0/n20_q[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     3    1.92   21.51   40.88   40.88 ^ counter_0/n20_q[3]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_00_ (net)
                 21.51    0.01   40.89 ^ counter_0/_36_/A1 (AOI21x1_ASAP7_75t_R)
     1    0.73    6.89    9.79   50.68 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
                                         counter_0/_10_ (net)
                  6.89    0.02   50.70 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 50.70   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.20    9.20   library hold time
                                  9.20   data required time
-----------------------------------------------------------------------------
                                  9.20   data required time
                                -50.70   data arrival time
-----------------------------------------------------------------------------
                                 41.51   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     1    0.85    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.08    0.03   25.03 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.70   11.36   13.20   38.23 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 11.39    0.32   38.55 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.33    5.33    4.92   43.47 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  5.33    0.00   43.48 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    4.97   16.69    9.68   53.15 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 16.69    0.17   53.32 ^ counter_0/n20_q[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 53.32   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          1.23  126.23   library recovery time
                                126.23   data required time
-----------------------------------------------------------------------------
                                126.23   data required time
                                -53.32   data arrival time
-----------------------------------------------------------------------------
                                 72.91   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.20   29.50   45.82   45.82 ^ counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 29.50    0.07   45.89 ^ counter_0/_23_/A (INVx1_ASAP7_75t_R)
     3    2.69   20.04   15.76   61.65 v counter_0/_23_/Y (INVx1_ASAP7_75t_R)
                                         net3 (net)
                 20.04    0.03   61.68 v counter_0/_37_/B (HAxp5_ASAP7_75t_R)
     3    3.17   42.87   27.06   88.74 ^ counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 42.87    0.02   88.76 ^ counter_0/_26_/C (OR3x1_ASAP7_75t_R)
     1    0.64    8.05   20.67  109.43 ^ counter_0/_26_/Y (OR3x1_ASAP7_75t_R)
                                         counter_0/_12_ (net)
                  8.05    0.01  109.44 ^ counter_0/_27_/C (AND3x1_ASAP7_75t_R)
     1    0.67   10.35   20.00  129.44 ^ counter_0/_27_/Y (AND3x1_ASAP7_75t_R)
                                         counter_0/_13_ (net)
                 10.35    0.01  129.44 ^ counter_0/_28_/B (AO21x1_ASAP7_75t_R)
     1    0.91    9.03   12.45  141.89 ^ counter_0/_28_/Y (AO21x1_ASAP7_75t_R)
                                         counter_0/_07_ (net)
                  9.03    0.04  141.93 ^ counter_0/n20_q[0]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                141.93   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -14.87  110.13   library setup time
                                110.13   data required time
-----------------------------------------------------------------------------
                                110.13   data required time
                               -141.93   data arrival time
-----------------------------------------------------------------------------
                                -31.81   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     1    0.85    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.08    0.03   25.03 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.70   11.36   13.20   38.23 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 11.39    0.32   38.55 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.33    5.33    4.92   43.47 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  5.33    0.00   43.48 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    4.97   16.69    9.68   53.15 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 16.69    0.17   53.32 ^ counter_0/n20_q[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 53.32   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          1.23  126.23   library recovery time
                                126.23   data required time
-----------------------------------------------------------------------------
                                126.23   data required time
                                -53.32   data arrival time
-----------------------------------------------------------------------------
                                 72.91   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.20   29.50   45.82   45.82 ^ counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 29.50    0.07   45.89 ^ counter_0/_23_/A (INVx1_ASAP7_75t_R)
     3    2.69   20.04   15.76   61.65 v counter_0/_23_/Y (INVx1_ASAP7_75t_R)
                                         net3 (net)
                 20.04    0.03   61.68 v counter_0/_37_/B (HAxp5_ASAP7_75t_R)
     3    3.17   42.87   27.06   88.74 ^ counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 42.87    0.02   88.76 ^ counter_0/_26_/C (OR3x1_ASAP7_75t_R)
     1    0.64    8.05   20.67  109.43 ^ counter_0/_26_/Y (OR3x1_ASAP7_75t_R)
                                         counter_0/_12_ (net)
                  8.05    0.01  109.44 ^ counter_0/_27_/C (AND3x1_ASAP7_75t_R)
     1    0.67   10.35   20.00  129.44 ^ counter_0/_27_/Y (AND3x1_ASAP7_75t_R)
                                         counter_0/_13_ (net)
                 10.35    0.01  129.44 ^ counter_0/_28_/B (AO21x1_ASAP7_75t_R)
     1    0.91    9.03   12.45  141.89 ^ counter_0/_28_/Y (AO21x1_ASAP7_75t_R)
                                         counter_0/_07_ (net)
                  9.03    0.04  141.93 ^ counter_0/n20_q[0]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                141.93   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -14.87  110.13   library setup time
                                110.13   data required time
-----------------------------------------------------------------------------
                                110.13   data required time
                               -141.93   data arrival time
-----------------------------------------------------------------------------
                                -31.81   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
277.1294860839844

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8660

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
19.817853927612305

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8601

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 4

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  45.82   45.82 ^ counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  15.84   61.65 v counter_0/_23_/Y (INVx1_ASAP7_75t_R)
  27.09   88.74 ^ counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
  20.69  109.43 ^ counter_0/_26_/Y (OR3x1_ASAP7_75t_R)
  20.01  129.44 ^ counter_0/_27_/Y (AND3x1_ASAP7_75t_R)
  12.46  141.89 ^ counter_0/_28_/Y (AO21x1_ASAP7_75t_R)
   0.04  141.93 ^ counter_0/n20_q[0]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         141.93   data arrival time

 125.00  125.00   clock core_clock (rise edge)
   0.00  125.00   clock network delay (ideal)
   0.00  125.00   clock reconvergence pessimism
         125.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
 -14.87  110.13   library setup time
         110.13   data required time
---------------------------------------------------------
         110.13   data required time
        -141.93   data arrival time
---------------------------------------------------------
         -31.81   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20_q[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  40.88   40.88 ^ counter_0/n20_q[3]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   9.80   50.68 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
   0.02   50.70 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
          50.70   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   9.20    9.20   library hold time
           9.20   data required time
---------------------------------------------------------
           9.20   data required time
         -50.70   data arrival time
---------------------------------------------------------
          41.51   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
141.9349

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-31.8095

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-22.411331

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.20e-05   2.90e-05   3.96e-10   1.11e-04  50.8%
Combinational          5.87e-05   4.89e-05   1.47e-09   1.08e-04  49.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.41e-04   7.79e-05   1.87e-09   2.19e-04 100.0%
                          64.4%      35.6%       0.0%
