    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PIN0
PIN0__0__DM__MASK EQU 0xE00000
PIN0__0__DM__SHIFT EQU 21
PIN0__0__DR EQU CYREG_PRT0_DR
PIN0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PIN0__0__HSIOM_MASK EQU 0xF0000000
PIN0__0__HSIOM_SHIFT EQU 28
PIN0__0__INTCFG EQU CYREG_PRT0_INTCFG
PIN0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PIN0__0__MASK EQU 0x80
PIN0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PIN0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PIN0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PIN0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PIN0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PIN0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PIN0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PIN0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PIN0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PIN0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PIN0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PIN0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PIN0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PIN0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PIN0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PIN0__0__PC EQU CYREG_PRT0_PC
PIN0__0__PC2 EQU CYREG_PRT0_PC2
PIN0__0__PORT EQU 0
PIN0__0__PS EQU CYREG_PRT0_PS
PIN0__0__SHIFT EQU 7
PIN0__DR EQU CYREG_PRT0_DR
PIN0__INTCFG EQU CYREG_PRT0_INTCFG
PIN0__INTSTAT EQU CYREG_PRT0_INTSTAT
PIN0__MASK EQU 0x80
PIN0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PIN0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PIN0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PIN0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PIN0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PIN0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PIN0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PIN0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PIN0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PIN0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PIN0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PIN0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PIN0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PIN0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PIN0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PIN0__PC EQU CYREG_PRT0_PC
PIN0__PC2 EQU CYREG_PRT0_PC2
PIN0__PORT EQU 0
PIN0__PS EQU CYREG_PRT0_PS
PIN0__SHIFT EQU 7

; PIN1
PIN1__0__DM__MASK EQU 0xE00000
PIN1__0__DM__SHIFT EQU 21
PIN1__0__DR EQU CYREG_PRT3_DR
PIN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PIN1__0__HSIOM_MASK EQU 0xF0000000
PIN1__0__HSIOM_SHIFT EQU 28
PIN1__0__INTCFG EQU CYREG_PRT3_INTCFG
PIN1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PIN1__0__MASK EQU 0x80
PIN1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PIN1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PIN1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PIN1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PIN1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PIN1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PIN1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PIN1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PIN1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PIN1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PIN1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PIN1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PIN1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PIN1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PIN1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PIN1__0__PC EQU CYREG_PRT3_PC
PIN1__0__PC2 EQU CYREG_PRT3_PC2
PIN1__0__PORT EQU 3
PIN1__0__PS EQU CYREG_PRT3_PS
PIN1__0__SHIFT EQU 7
PIN1__DR EQU CYREG_PRT3_DR
PIN1__INTCFG EQU CYREG_PRT3_INTCFG
PIN1__INTSTAT EQU CYREG_PRT3_INTSTAT
PIN1__MASK EQU 0x80
PIN1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PIN1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PIN1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PIN1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PIN1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PIN1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PIN1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PIN1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PIN1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PIN1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PIN1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PIN1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PIN1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PIN1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PIN1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PIN1__PC EQU CYREG_PRT3_PC
PIN1__PC2 EQU CYREG_PRT3_PC2
PIN1__PORT EQU 3
PIN1__PS EQU CYREG_PRT3_PS
PIN1__SHIFT EQU 7

; PIN2
PIN2__0__DM__MASK EQU 0x07
PIN2__0__DM__SHIFT EQU 0
PIN2__0__DR EQU CYREG_PRT0_DR
PIN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PIN2__0__HSIOM_MASK EQU 0x0000000F
PIN2__0__HSIOM_SHIFT EQU 0
PIN2__0__INTCFG EQU CYREG_PRT0_INTCFG
PIN2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PIN2__0__MASK EQU 0x01
PIN2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PIN2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PIN2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PIN2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PIN2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PIN2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PIN2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PIN2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PIN2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PIN2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PIN2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PIN2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PIN2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PIN2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PIN2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PIN2__0__PC EQU CYREG_PRT0_PC
PIN2__0__PC2 EQU CYREG_PRT0_PC2
PIN2__0__PORT EQU 0
PIN2__0__PS EQU CYREG_PRT0_PS
PIN2__0__SHIFT EQU 0
PIN2__DR EQU CYREG_PRT0_DR
PIN2__INTCFG EQU CYREG_PRT0_INTCFG
PIN2__INTSTAT EQU CYREG_PRT0_INTSTAT
PIN2__MASK EQU 0x01
PIN2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PIN2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PIN2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PIN2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PIN2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PIN2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PIN2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PIN2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PIN2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PIN2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PIN2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PIN2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PIN2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PIN2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PIN2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PIN2__PC EQU CYREG_PRT0_PC
PIN2__PC2 EQU CYREG_PRT0_PC2
PIN2__PORT EQU 0
PIN2__PS EQU CYREG_PRT0_PS
PIN2__SHIFT EQU 0

; PIN3
PIN3__0__DM__MASK EQU 0x38000
PIN3__0__DM__SHIFT EQU 15
PIN3__0__DR EQU CYREG_PRT3_DR
PIN3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PIN3__0__HSIOM_MASK EQU 0x00F00000
PIN3__0__HSIOM_SHIFT EQU 20
PIN3__0__INTCFG EQU CYREG_PRT3_INTCFG
PIN3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PIN3__0__MASK EQU 0x20
PIN3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PIN3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PIN3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PIN3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PIN3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PIN3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PIN3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PIN3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PIN3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PIN3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PIN3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PIN3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PIN3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PIN3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PIN3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PIN3__0__PC EQU CYREG_PRT3_PC
PIN3__0__PC2 EQU CYREG_PRT3_PC2
PIN3__0__PORT EQU 3
PIN3__0__PS EQU CYREG_PRT3_PS
PIN3__0__SHIFT EQU 5
PIN3__DR EQU CYREG_PRT3_DR
PIN3__INTCFG EQU CYREG_PRT3_INTCFG
PIN3__INTSTAT EQU CYREG_PRT3_INTSTAT
PIN3__MASK EQU 0x20
PIN3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PIN3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PIN3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PIN3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PIN3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PIN3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PIN3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PIN3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PIN3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PIN3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PIN3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PIN3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PIN3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PIN3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PIN3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PIN3__PC EQU CYREG_PRT3_PC
PIN3__PC2 EQU CYREG_PRT3_PC2
PIN3__PORT EQU 3
PIN3__PS EQU CYREG_PRT3_PS
PIN3__SHIFT EQU 5

; PIN4
PIN4__0__DM__MASK EQU 0x07
PIN4__0__DM__SHIFT EQU 0
PIN4__0__DR EQU CYREG_PRT1_DR
PIN4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PIN4__0__HSIOM_MASK EQU 0x0000000F
PIN4__0__HSIOM_SHIFT EQU 0
PIN4__0__INTCFG EQU CYREG_PRT1_INTCFG
PIN4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PIN4__0__MASK EQU 0x01
PIN4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PIN4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PIN4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PIN4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PIN4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PIN4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PIN4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PIN4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PIN4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PIN4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PIN4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PIN4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PIN4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PIN4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PIN4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PIN4__0__PC EQU CYREG_PRT1_PC
PIN4__0__PC2 EQU CYREG_PRT1_PC2
PIN4__0__PORT EQU 1
PIN4__0__PS EQU CYREG_PRT1_PS
PIN4__0__SHIFT EQU 0
PIN4__DR EQU CYREG_PRT1_DR
PIN4__INTCFG EQU CYREG_PRT1_INTCFG
PIN4__INTSTAT EQU CYREG_PRT1_INTSTAT
PIN4__MASK EQU 0x01
PIN4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PIN4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PIN4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PIN4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PIN4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PIN4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PIN4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PIN4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PIN4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PIN4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PIN4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PIN4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PIN4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PIN4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PIN4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PIN4__PC EQU CYREG_PRT1_PC
PIN4__PC2 EQU CYREG_PRT1_PC2
PIN4__PORT EQU 1
PIN4__PS EQU CYREG_PRT1_PS
PIN4__SHIFT EQU 0

; PIN5
PIN5__0__DM__MASK EQU 0xE00000
PIN5__0__DM__SHIFT EQU 21
PIN5__0__DR EQU CYREG_PRT2_DR
PIN5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PIN5__0__HSIOM_MASK EQU 0xF0000000
PIN5__0__HSIOM_SHIFT EQU 28
PIN5__0__INTCFG EQU CYREG_PRT2_INTCFG
PIN5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PIN5__0__MASK EQU 0x80
PIN5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PIN5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PIN5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PIN5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PIN5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PIN5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PIN5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PIN5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PIN5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PIN5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PIN5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PIN5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PIN5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PIN5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PIN5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PIN5__0__PC EQU CYREG_PRT2_PC
PIN5__0__PC2 EQU CYREG_PRT2_PC2
PIN5__0__PORT EQU 2
PIN5__0__PS EQU CYREG_PRT2_PS
PIN5__0__SHIFT EQU 7
PIN5__DR EQU CYREG_PRT2_DR
PIN5__INTCFG EQU CYREG_PRT2_INTCFG
PIN5__INTSTAT EQU CYREG_PRT2_INTSTAT
PIN5__MASK EQU 0x80
PIN5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PIN5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PIN5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PIN5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PIN5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PIN5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PIN5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PIN5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PIN5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PIN5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PIN5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PIN5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PIN5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PIN5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PIN5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PIN5__PC EQU CYREG_PRT2_PC
PIN5__PC2 EQU CYREG_PRT2_PC2
PIN5__PORT EQU 2
PIN5__PS EQU CYREG_PRT2_PS
PIN5__SHIFT EQU 7

; PIN6
PIN6__0__DM__MASK EQU 0x1C0000
PIN6__0__DM__SHIFT EQU 18
PIN6__0__DR EQU CYREG_PRT2_DR
PIN6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PIN6__0__HSIOM_MASK EQU 0x0F000000
PIN6__0__HSIOM_SHIFT EQU 24
PIN6__0__INTCFG EQU CYREG_PRT2_INTCFG
PIN6__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PIN6__0__MASK EQU 0x40
PIN6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PIN6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PIN6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PIN6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PIN6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PIN6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PIN6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PIN6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PIN6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PIN6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PIN6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PIN6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PIN6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PIN6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PIN6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PIN6__0__PC EQU CYREG_PRT2_PC
PIN6__0__PC2 EQU CYREG_PRT2_PC2
PIN6__0__PORT EQU 2
PIN6__0__PS EQU CYREG_PRT2_PS
PIN6__0__SHIFT EQU 6
PIN6__DR EQU CYREG_PRT2_DR
PIN6__INTCFG EQU CYREG_PRT2_INTCFG
PIN6__INTSTAT EQU CYREG_PRT2_INTSTAT
PIN6__MASK EQU 0x40
PIN6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PIN6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PIN6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PIN6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PIN6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PIN6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PIN6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PIN6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PIN6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PIN6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PIN6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PIN6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PIN6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PIN6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PIN6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PIN6__PC EQU CYREG_PRT2_PC
PIN6__PC2 EQU CYREG_PRT2_PC2
PIN6__PORT EQU 2
PIN6__PS EQU CYREG_PRT2_PS
PIN6__SHIFT EQU 6

; PIN7
PIN7__0__DM__MASK EQU 0x1C0000
PIN7__0__DM__SHIFT EQU 18
PIN7__0__DR EQU CYREG_PRT3_DR
PIN7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PIN7__0__HSIOM_MASK EQU 0x0F000000
PIN7__0__HSIOM_SHIFT EQU 24
PIN7__0__INTCFG EQU CYREG_PRT3_INTCFG
PIN7__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PIN7__0__MASK EQU 0x40
PIN7__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PIN7__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PIN7__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PIN7__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PIN7__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PIN7__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PIN7__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PIN7__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PIN7__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PIN7__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PIN7__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PIN7__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PIN7__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PIN7__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PIN7__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PIN7__0__PC EQU CYREG_PRT3_PC
PIN7__0__PC2 EQU CYREG_PRT3_PC2
PIN7__0__PORT EQU 3
PIN7__0__PS EQU CYREG_PRT3_PS
PIN7__0__SHIFT EQU 6
PIN7__DR EQU CYREG_PRT3_DR
PIN7__INTCFG EQU CYREG_PRT3_INTCFG
PIN7__INTSTAT EQU CYREG_PRT3_INTSTAT
PIN7__MASK EQU 0x40
PIN7__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PIN7__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PIN7__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PIN7__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PIN7__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PIN7__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PIN7__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PIN7__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PIN7__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PIN7__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PIN7__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PIN7__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PIN7__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PIN7__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PIN7__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PIN7__PC EQU CYREG_PRT3_PC
PIN7__PC2 EQU CYREG_PRT3_PC2
PIN7__PORT EQU 3
PIN7__PS EQU CYREG_PRT3_PS
PIN7__SHIFT EQU 6

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_SCB_IRQ
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x800
UART_SCB_IRQ__INTC_NUMBER EQU 11
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_uart_rx_i2c_scl_spi_mosi
UART_uart_rx_i2c_scl_spi_mosi__0__DM__MASK EQU 0x7000
UART_uart_rx_i2c_scl_spi_mosi__0__DM__SHIFT EQU 12
UART_uart_rx_i2c_scl_spi_mosi__0__DR EQU CYREG_PRT0_DR
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_GPIO EQU 0
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_I2C EQU 14
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_I2C_SCL EQU 14
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_MASK EQU 0x000F0000
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SHIFT EQU 16
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SPI EQU 15
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SPI_MOSI EQU 15
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_UART EQU 9
UART_uart_rx_i2c_scl_spi_mosi__0__HSIOM_UART_RX EQU 9
UART_uart_rx_i2c_scl_spi_mosi__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_uart_rx_i2c_scl_spi_mosi__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_uart_rx_i2c_scl_spi_mosi__0__MASK EQU 0x10
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_uart_rx_i2c_scl_spi_mosi__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_uart_rx_i2c_scl_spi_mosi__0__PC EQU CYREG_PRT0_PC
UART_uart_rx_i2c_scl_spi_mosi__0__PC2 EQU CYREG_PRT0_PC2
UART_uart_rx_i2c_scl_spi_mosi__0__PORT EQU 0
UART_uart_rx_i2c_scl_spi_mosi__0__PS EQU CYREG_PRT0_PS
UART_uart_rx_i2c_scl_spi_mosi__0__SHIFT EQU 4
UART_uart_rx_i2c_scl_spi_mosi__DR EQU CYREG_PRT0_DR
UART_uart_rx_i2c_scl_spi_mosi__INTCFG EQU CYREG_PRT0_INTCFG
UART_uart_rx_i2c_scl_spi_mosi__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_uart_rx_i2c_scl_spi_mosi__MASK EQU 0x10
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_uart_rx_i2c_scl_spi_mosi__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_uart_rx_i2c_scl_spi_mosi__PC EQU CYREG_PRT0_PC
UART_uart_rx_i2c_scl_spi_mosi__PC2 EQU CYREG_PRT0_PC2
UART_uart_rx_i2c_scl_spi_mosi__PORT EQU 0
UART_uart_rx_i2c_scl_spi_mosi__PS EQU CYREG_PRT0_PS
UART_uart_rx_i2c_scl_spi_mosi__SHIFT EQU 4

; UART_uart_tx_i2c_sda_spi_miso
UART_uart_tx_i2c_sda_spi_miso__0__DM__MASK EQU 0x38000
UART_uart_tx_i2c_sda_spi_miso__0__DM__SHIFT EQU 15
UART_uart_tx_i2c_sda_spi_miso__0__DR EQU CYREG_PRT0_DR
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_GPIO EQU 0
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_I2C EQU 14
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_I2C_SDA EQU 14
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_MASK EQU 0x00F00000
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_SHIFT EQU 20
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_SPI EQU 15
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_SPI_MISO EQU 15
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_UART EQU 9
UART_uart_tx_i2c_sda_spi_miso__0__HSIOM_UART_TX EQU 9
UART_uart_tx_i2c_sda_spi_miso__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_uart_tx_i2c_sda_spi_miso__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_uart_tx_i2c_sda_spi_miso__0__MASK EQU 0x20
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_uart_tx_i2c_sda_spi_miso__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_uart_tx_i2c_sda_spi_miso__0__PC EQU CYREG_PRT0_PC
UART_uart_tx_i2c_sda_spi_miso__0__PC2 EQU CYREG_PRT0_PC2
UART_uart_tx_i2c_sda_spi_miso__0__PORT EQU 0
UART_uart_tx_i2c_sda_spi_miso__0__PS EQU CYREG_PRT0_PS
UART_uart_tx_i2c_sda_spi_miso__0__SHIFT EQU 5
UART_uart_tx_i2c_sda_spi_miso__DR EQU CYREG_PRT0_DR
UART_uart_tx_i2c_sda_spi_miso__INTCFG EQU CYREG_PRT0_INTCFG
UART_uart_tx_i2c_sda_spi_miso__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_uart_tx_i2c_sda_spi_miso__MASK EQU 0x20
UART_uart_tx_i2c_sda_spi_miso__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_uart_tx_i2c_sda_spi_miso__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_uart_tx_i2c_sda_spi_miso__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_uart_tx_i2c_sda_spi_miso__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_uart_tx_i2c_sda_spi_miso__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_uart_tx_i2c_sda_spi_miso__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_uart_tx_i2c_sda_spi_miso__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_uart_tx_i2c_sda_spi_miso__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_uart_tx_i2c_sda_spi_miso__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_uart_tx_i2c_sda_spi_miso__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_uart_tx_i2c_sda_spi_miso__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_uart_tx_i2c_sda_spi_miso__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_uart_tx_i2c_sda_spi_miso__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_uart_tx_i2c_sda_spi_miso__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_uart_tx_i2c_sda_spi_miso__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_uart_tx_i2c_sda_spi_miso__PC EQU CYREG_PRT0_PC
UART_uart_tx_i2c_sda_spi_miso__PC2 EQU CYREG_PRT0_PC2
UART_uart_tx_i2c_sda_spi_miso__PORT EQU 0
UART_uart_tx_i2c_sda_spi_miso__PS EQU CYREG_PRT0_PS
UART_uart_tx_i2c_sda_spi_miso__SHIFT EQU 5

; UARTclock
UARTclock__DIVIDER_MASK EQU 0x0000FFFF
UARTclock__ENABLE EQU CYREG_CLK_DIVIDER_A00
UARTclock__ENABLE_MASK EQU 0x80000000
UARTclock__MASK EQU 0x80000000
UARTclock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Control_PIN1
Control_PIN1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_PIN1_Sync_ctrl_reg__0__POS EQU 0
Control_PIN1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_PIN1_Sync_ctrl_reg__1__POS EQU 1
Control_PIN1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_PIN1_Sync_ctrl_reg__2__POS EQU 2
Control_PIN1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_PIN1_Sync_ctrl_reg__3__POS EQU 3
Control_PIN1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_PIN1_Sync_ctrl_reg__4__POS EQU 4
Control_PIN1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_PIN1_Sync_ctrl_reg__5__POS EQU 5
Control_PIN1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_PIN1_Sync_ctrl_reg__6__POS EQU 6
Control_PIN1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_PIN1_Sync_ctrl_reg__7__POS EQU 7
Control_PIN1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Control_PIN1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Control_PIN1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Control_PIN1_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Control_PIN1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Control_PIN1_Sync_ctrl_reg__MASK EQU 0xFF
Control_PIN1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Control_PIN1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Control_PIN1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0080
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
