{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461757730082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461757730082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 06:48:49 2016 " "Processing started: Wed Apr 27 06:48:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461757730082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461757730082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DrumSetDriver -c DrumSetDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off DrumSetDriver -c DrumSetDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461757730083 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461757730339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavior " "Found design unit 1: mux2-behavior" {  } { { "mux2.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730709 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Found entity 1: IO_MemoryInterface" {  } { { "IO_MemoryInterface.bdf" "" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/IO_MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file various_logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_logic_unit-behavior " "Found design unit 1: various_logic_unit-behavior" {  } { { "various_logic_unit.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/various_logic_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730714 ""} { "Info" "ISGN_ENTITY_NAME" "1 various_logic_unit " "Found entity 1: various_logic_unit" {  } { { "various_logic_unit.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/various_logic_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behavior " "Found design unit 1: timer-behavior" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730717 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1buff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1Buff-behavior " "Found design unit 1: Reg1Buff-behavior" {  } { { "Reg1Buff.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg1Buff.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1Buff " "Found entity 1: Reg1Buff" {  } { { "Reg1Buff.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg1Buff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1-behavior " "Found design unit 1: Reg1-behavior" {  } { { "Reg1.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1 " "Found entity 1: Reg1" {  } { { "Reg1.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Found design unit 1: reg_16-SYN" {  } { { "Reg_16.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Found entity 1: Reg_16" {  } { { "Reg_16.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-behavior " "Found design unit 1: not32-behavior" {  } { { "not32.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/not32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730730 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/not32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavior " "Found design unit 1: mux4-behavior" {  } { { "mux4.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/mux4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730732 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-behavior " "Found design unit 1: mux2_32-behavior" {  } { { "mux2_32.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/mux2_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730734 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "mux2_32.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/mux2_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Found design unit 1: mux2_1-SYN" {  } { { "MUX2_1.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/MUX2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730737 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/MUX2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730739 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_task2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7_task2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7_task2-behavior " "Found design unit 1: lab7_task2-behavior" {  } { { "lab7_task2.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lab7_task2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730742 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7_task2 " "Found entity 1: lab7_task2" {  } { { "lab7_task2.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lab7_task2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_task1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7_task1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7_task1-behavior " "Found design unit 1: lab7_task1-behavior" {  } { { "lab7_task1.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lab7_task1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730744 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7_task1 " "Found entity 1: lab7_task1" {  } { { "lab7_task1.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lab7_task1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iomux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioMUX-design " "Found design unit 1: ioMUX-design" {  } { { "ioMux.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/ioMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ioMux " "Found entity 1: ioMux" {  } { { "ioMux.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/ioMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "falu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file falu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 falu-behavior " "Found design unit 1: falu-behavior" {  } { { "falu.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730749 ""} { "Info" "ISGN_ENTITY_NAME" "1 falu " "Found entity 1: falu" {  } { { "falu.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/drumsetdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project/drumsetdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DRUMSETDRIVER-a " "Found design unit 1: DRUMSETDRIVER-a" {  } { { "Project/DRUMSETDRIVER.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Project/DRUMSETDRIVER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730751 ""} { "Info" "ISGN_ENTITY_NAME" "1 DRUMSETDRIVER " "Found entity 1: DRUMSETDRIVER" {  } { { "Project/DRUMSETDRIVER.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Project/DRUMSETDRIVER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IO_MemoryInterface " "Elaborating entity \"IO_MemoryInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461757730788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRUMSETDRIVER DRUMSETDRIVER:inst2 " "Elaborating entity \"DRUMSETDRIVER\" for hierarchy \"DRUMSETDRIVER:inst2\"" {  } { { "io_memoryinterface.bdf" "inst2" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 560 528 808 704 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 Reg_16:SWITCHES4 " "Elaborating entity \"Reg_16\" for hierarchy \"Reg_16:SWITCHES4\"" {  } { { "io_memoryinterface.bdf" "SWITCHES4" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 592 312 456 672 "SWITCHES4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Reg_16:SWITCHES4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"Reg_16:SWITCHES4\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "lpm_ff_component" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg_16.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Reg_16:SWITCHES4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"Reg_16:SWITCHES4\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg_16.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461757730812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Reg_16:SWITCHES4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"Reg_16:SWITCHES4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730812 ""}  } { { "Reg_16.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/Reg_16.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461757730812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst3 " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst3\"" {  } { { "io_memoryinterface.bdf" "inst3" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 32 48 176 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461757730832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730832 ""}  } { { "lpm_decode0.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461757730832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461757730888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461757730888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst3\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "h:/altera/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1 Reg1:inst11 " "Elaborating entity \"Reg1\" for hierarchy \"Reg1:inst11\"" {  } { { "io_memoryinterface.bdf" "inst11" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 784 80 232 896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioMux ioMux:inst21 " "Elaborating entity \"ioMux\" for hierarchy \"ioMux:inst21\"" {  } { { "io_memoryinterface.bdf" "inst21" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 136 1000 1216 248 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst4 " "Elaborating entity \"timer\" for hierarchy \"timer:inst4\"" {  } { { "io_memoryinterface.bdf" "inst4" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 736 536 688 880 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730897 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_op_l timer.vhd(26) " "Verilog HDL or VHDL warning at timer.vhd(26): object \"alu_op_l\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hV timer.vhd(29) " "Verilog HDL or VHDL warning at timer.vhd(29): object \"hV\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hC timer.vhd(29) " "Verilog HDL or VHDL warning at timer.vhd(29): object \"hC\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hZ timer.vhd(29) " "Verilog HDL or VHDL warning at timer.vhd(29): object \"hZ\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lV timer.vhd(29) " "Verilog HDL or VHDL warning at timer.vhd(29): object \"lV\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lZ timer.vhd(29) " "Verilog HDL or VHDL warning at timer.vhd(29): object \"lZ\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lC timer.vhd(29) " "Verilog HDL or VHDL warning at timer.vhd(29): object \"lC\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset timer.vhd(54) " "VHDL Process Statement warning at timer.vhd(54): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restart timer.vhd(54) " "VHDL Process Statement warning at timer.vhd(54): signal \"restart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset timer.vhd(59) " "VHDL Process Statement warning at timer.vhd(59): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461757730899 "|IO_MemoryInterface|timer:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "falu timer:inst4\|falu:HighClock " "Elaborating entity \"falu\" for hierarchy \"timer:inst4\|falu:HighClock\"" {  } { { "timer.vhd" "HighClock" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730900 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "and0 falu.vhd(67) " "VHDL Signal Declaration warning at falu.vhd(67): used implicit default value for signal \"and0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "falu.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1461757730902 "|IO_MemoryInterface|timer:inst4|falu:HighClock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "or0 falu.vhd(67) " "VHDL Signal Declaration warning at falu.vhd(67): used implicit default value for signal \"or0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "falu.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1461757730902 "|IO_MemoryInterface|timer:inst4|falu:HighClock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xor0 falu.vhd(67) " "VHDL Signal Declaration warning at falu.vhd(67): used implicit default value for signal \"xor0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "falu.vhd" "" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1461757730902 "|IO_MemoryInterface|timer:inst4|falu:HighClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 timer:inst4\|falu:HighClock\|not32:notASim " "Elaborating entity \"not32\" for hierarchy \"timer:inst4\|falu:HighClock\|not32:notASim\"" {  } { { "falu.vhd" "notASim" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 timer:inst4\|falu:HighClock\|mux2:mux2Sim0 " "Elaborating entity \"mux2\" for hierarchy \"timer:inst4\|falu:HighClock\|mux2:mux2Sim0\"" {  } { { "falu.vhd" "mux2Sim0" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_task2 timer:inst4\|falu:HighClock\|lab7_task2:lab7_task2Sim " "Elaborating entity \"lab7_task2\" for hierarchy \"timer:inst4\|falu:HighClock\|lab7_task2:lab7_task2Sim\"" {  } { { "falu.vhd" "lab7_task2Sim" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_task1 timer:inst4\|falu:HighClock\|lab7_task2:lab7_task2Sim\|lab7_task1:sim0 " "Elaborating entity \"lab7_task1\" for hierarchy \"timer:inst4\|falu:HighClock\|lab7_task2:lab7_task2Sim\|lab7_task1:sim0\"" {  } { { "lab7_task2.vhd" "sim0" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/lab7_task2.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "various_logic_unit timer:inst4\|falu:HighClock\|various_logic_unit:various_logic_unitSim " "Elaborating entity \"various_logic_unit\" for hierarchy \"timer:inst4\|falu:HighClock\|various_logic_unit:various_logic_unitSim\"" {  } { { "falu.vhd" "various_logic_unitSim" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 timer:inst4\|falu:HighClock\|mux4:mux4Sim " "Elaborating entity \"mux4\" for hierarchy \"timer:inst4\|falu:HighClock\|mux4:mux4Sim\"" {  } { { "falu.vhd" "mux4Sim" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/falu.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757730956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 timer:inst4\|mux2_32:countersim " "Elaborating entity \"mux2_32\" for hierarchy \"timer:inst4\|mux2_32:countersim\"" {  } { { "timer.vhd" "countersim" { Text "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/timer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757731003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Reg16:inst5 " "Elaborating entity \"Reg16\" for hierarchy \"Reg16:inst5\"" {  } { { "io_memoryinterface.bdf" "inst5" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 896 80 272 1008 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461757731006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "io_memoryinterface.bdf" "" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 160 1264 1440 176 "data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461757731678 "|IO_MemoryInterface|data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "io_memoryinterface.bdf" "" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 160 1264 1440 176 "data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461757731678 "|IO_MemoryInterface|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "io_memoryinterface.bdf" "" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 160 1264 1440 176 "data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461757731678 "|IO_MemoryInterface|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "io_memoryinterface.bdf" "" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 160 1264 1440 176 "data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461757731678 "|IO_MemoryInterface|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "io_memoryinterface.bdf" "" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 160 1264 1440 176 "data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461757731678 "|IO_MemoryInterface|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "io_memoryinterface.bdf" "" { Schematic "H:/Onedrive/UNL/Classes/SPRING2016/CSCE/230/io_memoryinterface.bdf" { { 160 1264 1440 176 "data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461757731678 "|IO_MemoryInterface|data_out[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461757731678 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461757732027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461757732237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461757732237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "478 " "Implemented 478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461757732287 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461757732287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "359 " "Implemented 359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461757732287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461757732287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461757732304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 06:48:52 2016 " "Processing ended: Wed Apr 27 06:48:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461757732304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461757732304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461757732304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461757732304 ""}
