Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/moduloprincipalTB_isim_beh.exe -prj C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/moduloprincipalTB_beh.prj work.moduloprincipalTB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/SEU.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/RF.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/PC.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/NPC.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/MUX.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/IM.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/CU.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/ADDER.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/moduloprincipal.vhd" into library work
Parsing VHDL file "C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/moduloprincipalTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity ADDER [adder_default]
Compiling architecture behavioral of entity NPC [npc_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity registerFile [registerfile_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture behavioral of entity moduloprincipal [moduloprincipal_default]
Compiling architecture behavior of entity moduloprincipaltb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable C:/Users/Vanessa/Desktop/ArquitecturaComputadores/monociclo/moduloprincipalTB_isim_beh.exe
Fuse Memory Usage: 33416 KB
Fuse CPU Usage: 2183 ms
