# RTL-Verification
RTL &amp; UVM is a repository on GitHub that contains code examples, tutorials, and resources for designing and verifying digital designs using RTL (Register Transfer Level) and UVM (Universal Verification Methodology). It is a valuable resource for engineers and developers working on digital design projects.
All the Design Code and Test-Bench uploaded here are verified on EDA Playground. 
