Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:15:35 -0000
Received: from icoremail.net (unknown [209.85.215.173])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv9L2aulbR0N9AQ--.37917S3;
	Mon, 12 Nov 2018 19:58:46 +0800 (CST)
Received: from mail-pg1-f173.google.com (unknown [209.85.215.173])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBXLTnyaulba5sxAA--.1071S3;
	Mon, 12 Nov 2018 19:58:42 +0800 (CST)
Received: by mail-pg1-f173.google.com with SMTP id y4so3971031pgc.12
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 03:58:42 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=Euc601zqTvnBMMkK6js3I5VEx9e1XZ1VmR0PRSTduRE=;
        b=nyEzwLy29uoMRQdbI5FwOZcPPeeIzgfZ7MHaxvjbP3pgYvYRsXdf/0mFqv9o519kzI
         X3kYxePTqIHg6vyYUbG/mvE+VTfdf63asv4jFYNL3qHyo79URtAkcdVcmhzQGLx/yiqc
         gjNlt5TsyCD4B7HvHi3qGqM9CgGpFkyDaeZ6/3ojnXGtHEbPtNdIubO0kruxo1RUCVig
         opsmWmiXNhHv3OZ+vQWZ8pZRlxjDzN5FzEBCwpDQzH2KVh+A3B3ss/2j8886JYm+TZyE
         XGLxLiNBzVd2kNq6A3hjkFRS+U004OJKRNq9mIYY64uJUoADZEt2pSMqCc+JtFLwMTlu
         O6Bw==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gK6IvNpb2wTqDEr9nO0RWi5PT1SUD94Vz0aWlEn67hpmr6ZUqOs
	/MdF1PD9yb4YRhsxdQWM3Cp17AZP98pRmBbF/0TZ8OgYC3A+byn18Q==
X-Received: by 2002:a63:460a:: with SMTP id t10-v6mr561742pga.197.1542023921975;
        Mon, 12 Nov 2018 03:58:41 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3094630pjt;
        Mon, 12 Nov 2018 03:58:39 -0800 (PST)
X-Google-Smtp-Source: AJdET5dSzxbgWR0UG5HMt0sLGQ5EW9v/HJl042y1kojHhirOVg4rOj1EIqeK8Sy8VvjBnNSoHxgM
X-Received: by 2002:a17:902:8608:: with SMTP id f8-v6mr639716plo.95.1542023919883;
        Mon, 12 Nov 2018 03:58:39 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542023919; cv=none;
        d=google.com; s=arc-20160816;
        b=OtnzvL3p7G+QOHPOFbt3fPbRQoTKtjTrkWM9YtxXMcmTsX8g9IXL5yOBXc1FvfsDzz
         wNKpCWSAR1rZ0vYNwdr/Mn/FkI8y9nWK5Zq/GIcP5lot4XwbLMtOPCjE+vHHmA1DyFeI
         rytHOliEaR4BdqAXl89s5F2eG4q2VEzJPLfS1kMVaZV7DzqNFGyymhPwrmbWwvqWZ3CA
         9T38VnbvzOr9E7BJOuqPBL81sSztIczKUgBizs2XgEPvbyRgb6wiMOLkJoUxigsw8GCL
         cqSsAPtOKSY7ATMDfN7PUoFmAnfDvQo57bGurEX+gn91i9TZjzGrzACIvcUou+Kz5DQ4
         ZOZA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=Euc601zqTvnBMMkK6js3I5VEx9e1XZ1VmR0PRSTduRE=;
        b=cE9eNvOuaPMim1xdAOUu6Bqky7glN5FpJymIrtHJRlWfweqzx2JsYCFb+e9yiTxQWc
         Nk9Bpo5oeYhoWtywz0HiMjSDKoj4ZvOn/iWQHqpEQ9UsAIowjuVeWTaPKqY7zehRcK+J
         5shPy+i1pJyDG+Am22yBBIlwTYCNr7uR5hSRhjVkz9mwlaY/6m1NiJHEMjjnxOZ71zTQ
         3HUTleYB4yPhS7yFvOtpLNwHO4iBaNMzO2MAwkKG1h0E/+tWJy+D1eapiX9q1RSTzhL1
         NEwyRViAdtYw8YZ8iix/kxfZ77ioTD2UN5MCNQAgAA85FXRPdDeTTi6YpA+1MWrDzGFF
         4rgw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id o3si16863206pgi.388.2018.11.12.03.58.25;
        Mon, 12 Nov 2018 03:58:39 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729995AbeKLVu7 (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 16:50:59 -0500
Received: from foss.arm.com ([217.140.101.70]:34700 "EHLO foss.arm.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1729756AbeKLVu7 (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 16:50:59 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 45BFB15BF;
        Mon, 12 Nov 2018 03:58:02 -0800 (PST)
Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 9C2EF3F5A0;
        Mon, 12 Nov 2018 03:58:00 -0800 (PST)
From: Julien Thierry <julien.thierry@arm.com>
To: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
        joel@joelfernandes.org, marc.zyngier@arm.com,
        christoffer.dall@arm.com, james.morse@arm.com,
        catalin.marinas@arm.com, will.deacon@arm.com,
        Julien Thierry <julien.thierry@arm.com>
Subject: [PATCH v6 16/24] arm64: gic-v3: Implement arch support for priority masking
Date: Mon, 12 Nov 2018 11:57:07 +0000
Message-Id: <1542023835-21446-17-git-send-email-julien.thierry@arm.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBXLTnyaulba5sxAA--.1071S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7tw15GFyftr43CF18try8AFb_yoW8tr45pa
	yDCrZ7CrWfuFyIkryqyF129r98Jws8GrWUWry8u34DKF9xtF1kWrsYqrnFga1DZFWDuF45
	uFWa9FW8W3WDZF7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkI
	ecxEwVCI4VW8KwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Xr0_Ar1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_GcCE3s1lcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVWUJVWUCbIYCTnIWIevJa73UjIFyTuYvjxUHzV1
	UUUUU

Implement architecture specific primitive allowing the GICv3 driver to
use priorities to mask interrupts.

Lower the default priority of interrupts to a value maskable with
priority mask used for PMR. This is safe to do as both arm and arm64
only use one priority and are do not currently care about which priority
value it is, as long as all interrupts use the same priority.

Signed-off-by: Julien Thierry <julien.thierry@arm.com>
Suggested-by: Daniel Thompson <daniel.thompson@linaro.org>
Cc: Marc Zyngier <marc.zyngier@arm.com>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
---
 arch/arm64/include/asm/arch_gicv3.h    | 8 ++++----
 include/linux/irqchip/arm-gic-common.h | 2 +-
 2 files changed, 5 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/include/asm/arch_gicv3.h b/arch/arm64/include/asm/arch_gicv3.h
index 3f8d5f4..154612a 100644
--- a/arch/arm64/include/asm/arch_gicv3.h
+++ b/arch/arm64/include/asm/arch_gicv3.h
@@ -22,6 +22,7 @@
 
 #ifndef __ASSEMBLY__
 
+#include <linux/irqchip/arm-gic-common.h>
 #include <linux/stringify.h>
 #include <asm/barrier.h>
 #include <asm/cacheflush.h>
@@ -162,14 +163,13 @@ static inline bool gic_prio_masking_enabled(void)
 
 static inline void gic_pmr_mask_irqs(void)
 {
-	/* Should not get called yet. */
-	WARN_ON_ONCE(true);
+	BUILD_BUG_ON(GICD_INT_DEF_PRI <= GIC_PRIO_IRQOFF);
+	gic_write_pmr(GIC_PRIO_IRQOFF);
 }
 
 static inline void gic_arch_enable_irqs(void)
 {
-	/* Should not get called yet. */
-	WARN_ON_ONCE(true);
+	asm volatile ("msr daifclr, #2" : : : "memory");
 }
 
 #endif /* __ASSEMBLY__ */
diff --git a/include/linux/irqchip/arm-gic-common.h b/include/linux/irqchip/arm-gic-common.h
index 9a1a479..2c9a4b3 100644
--- a/include/linux/irqchip/arm-gic-common.h
+++ b/include/linux/irqchip/arm-gic-common.h
@@ -13,7 +13,7 @@
 #include <linux/types.h>
 #include <linux/ioport.h>
 
-#define GICD_INT_DEF_PRI		0xa0
+#define GICD_INT_DEF_PRI		0xc0
 #define GICD_INT_DEF_PRI_X4		((GICD_INT_DEF_PRI << 24) |\
 					(GICD_INT_DEF_PRI << 16) |\
 					(GICD_INT_DEF_PRI << 8) |\
-- 
1.9.1
