The contents of the file /vhdl-cpu-control-unit/vhdl-cpu-control-unit/sim/mem_output.txt are as follows:

Simulation Output:
-----------------------------------
Cycle 1: PC = 00000000, Instruction = 00000000000000000000000000000000, A = 00000000, B = 00000000, ALUOut = 00000000
Cycle 2: PC = 00000001, Instruction = 00000000000000000000000000000001, A = 00000001, B = 00000000, ALUOut = 00000001
Cycle 3: PC = 00000002, Instruction = 00000000000000000000000000000010, A = 00000001, B = 00000001, ALUOut = 00000010
Cycle 4: PC = 00000003, Instruction = 00000000000000000000000000000011, A = 00000010, B = 00000001, ALUOut = 00000011
Cycle 5: PC = 00000004, Instruction = 00000000000000000000000000000100, A = 00000011, B = 00000001, ALUOut = 00000100
Cycle 6: PC = 00000005, Instruction = 00000000000000000000000000000101, A = 00000100, B = 00000001, ALUOut = 00000101
Cycle 7: PC = 00000006, Instruction = 00000000000000000000000000000110, A = 00000101, B = 00000001, ALUOut = 00000110
Cycle 8: PC = 00000007, Instruction = 00000000000000000000000000000111, A = 00000110, B = 00000001, ALUOut = 00000111
-----------------------------------
End of Simulation.