INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 5/Decoder3to8/Decoder3to8.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 5/Decoder3to8/Decoder3to8.srcs/sim_1/new/Decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_tb
