// Seed: 2172626090
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    output reg id_10,
    input id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input id_15,
    input logic id_16
);
  assign id_7  = id_0;
  assign id_10 = 1;
  always id_10 <= id_13;
endmodule
module module_1;
  logic id_17;
  logic id_18;
endmodule
