Warning (10268): Verilog HDL information at controlUnit.v(20): always construct contains both blocking and non-blocking assignments File: D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/controlUnit.v Line: 20
Info (10281): Verilog HDL Declaration information at SingleCycle_sim.v(13): object "PC" differs only in case from object "pc" in the same scope File: D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 13
