{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701673384729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701673384730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 23:03:04 2023 " "Processing started: Sun Dec  3 23:03:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701673384730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673384730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673384730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701673385245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701673385245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FF-Behavioral " "Found design unit 1: T_FF-Behavioral" {  } { { "T_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/T_FF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395875 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "T_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/T_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavior " "Found design unit 1: D_FF-behavior" {  } { { "D_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/D_FF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395878 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_FF-behavioral " "Found design unit 1: SR_FF-behavioral" {  } { { "SR_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/SR_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395885 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_FF " "Found entity 1: SR_FF" {  } { { "SR_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/SR_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-behavioral " "Found design unit 1: JK_FF-behavioral" {  } { { "JK_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/JK_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395893 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/JK_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pregister16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pregister16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRegister16-behavior " "Found design unit 1: PRegister16-behavior" {  } { { "PRegister16.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/PRegister16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395895 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRegister16 " "Found entity 1: PRegister16" {  } { { "PRegister16.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/PRegister16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32-behavior " "Found design unit 1: encoder32-behavior" {  } { { "encoder32.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/encoder32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395898 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32 " "Found entity 1: encoder32" {  } { { "encoder32.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/encoder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-SegLogic " "Found design unit 1: SegDecoder-SegLogic" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395900 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScaler-behavior " "Found design unit 1: PreScaler-behavior" {  } { { "PreScaler.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/PreScaler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395902 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScaler " "Found entity 1: PreScaler" {  } { { "PreScaler.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/PreScaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavioral " "Found design unit 1: LFSR-behavioral" {  } { { "LFSR.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/LFSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395904 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701673395904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673395904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR " "Elaborating entity \"LFSR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701673395971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse LFSR.vhd(23) " "Verilog HDL or VHDL warning at LFSR.vhd(23): object \"pulse\" assigned a value but never read" {  } { { "LFSR.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/LFSR.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701673395979 "|LFSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:instance0 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:instance0\"" {  } { { "LFSR.vhd" "instance0" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/LFSR.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701673396004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701673396604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701673397135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701673397135 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "LFSR.vhd" "" { Text "C:/Users/Sean Boyes/Documents/Quartus/ENSC252Project/Reaction-Timer/code/LFSR.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701673397207 "|LFSR|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701673397207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701673397207 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701673397207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701673397207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701673397207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701673397230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 23:03:17 2023 " "Processing ended: Sun Dec  3 23:03:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701673397230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701673397230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701673397230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701673397230 ""}
