INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_16/Day_16.srcs/sources_1/new/SR_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_16/Day_16.srcs/sim_1/new/SR_Latch_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_Latch_TB
