LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY component_tutorial IS
	PORT (
		CLOCK_50 : IN STD_LOGIC;
		KEY : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
		HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX2 : OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX3 : OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX4 : OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX5 : OUT STD_LOGIC_VECTOR(0 TO 6));
END component_tutorial;

ARCHITECTURE Structure OF component_tutorial IS
	SIGNAL to_HEX : STD_LOGIC_VECTOR(41 DOWNTO 0);
	COMPONENT embedded_system IS
		PORT ( clk_clk : IN STD_LOGIC;
			reset_reset_n : IN STD_LOGIC;
			to_hex_readdata: OUT STD_LOGIC_VECTOR (41 DOWNTO 0) );
	END COMPONENT embedded_system;
	
BEGIN
	U0: embedded_system PORT MAP (
		clk_clk => CLOCK_50,
		reset_reset_n => KEY(0),
		to_hex_readdata => to_HEX );
		
		
	HEX0 <= to_HEX(6 downto 0);
	HEX1 <= to_HEX(13 downto 7);
	HEX2 <= to_HEX(20 downto 14);
	HEX3 <= to_HEX(27 downto 21);
	HEX4 <= to_HEX(34 downto 28);
	HEX5 <= to_HEX(41 downto 35);
END Structure;

