
---------- Begin Simulation Statistics ----------
sim_seconds                               1449.993092                       # Number of seconds simulated
sim_ticks                                1449993092414000                       # Number of ticks simulated
final_tick                               1454839446395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166785                       # Simulator instruction rate (inst/s)
host_op_rate                                   344719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           171504436126                       # Simulator tick rate (ticks/s)
host_mem_usage                                 878996                       # Number of bytes of host memory used
host_seconds                                  8454.55                       # Real time elapsed on the host
sim_insts                                  1410096344                       # Number of instructions simulated
sim_ops                                    2914446753                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        82816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        69440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             254272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        82816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135488                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3973                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst           29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           21                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst            3                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data            4                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst            4                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data            5                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker            2                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker            1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst           57                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data           48                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                   175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           29                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst            3                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst            4                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst           57                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               93                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           21                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst            3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data            4                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst            4                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data            5                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst           57                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data           48                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                  175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 253056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  253056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   37122744500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.218130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.771974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.705805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          733     51.91%     51.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          388     27.48%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          121      8.57%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      3.68%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      2.41%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      1.13%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.20%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.85%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1412                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     58457750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               132595250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19770000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14784.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33534.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2542                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    9388655.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   1401574363080750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    48418456060000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       271493000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                 5511240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                 5163480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                 3007125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                 2817375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0               15701400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1               15139800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        94706500053360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        94706500053360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        31366943577180                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        31366956353445                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        842480991585000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        842480980377750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          968554459435305                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          968554459905210                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971776                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971776                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq                3648                       # Transaction distribution
system.membus.trans_dist::ReadResp               3648                       # Transaction distribution
system.membus.trans_dist::WriteReq            1087801                       # Transaction distribution
system.membus.trans_dist::WriteResp           1087801                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              126                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
system.membus.trans_dist::ReadExReq               638                       # Transaction distribution
system.membus.trans_dist::ReadExResp              638                       # Transaction distribution
system.membus.trans_dist::MessageReq                5                       # Transaction distribution
system.membus.trans_dist::MessageResp               5                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio       725114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio       725116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio       725134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2184323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2184333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio      1450228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio      1450232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio      1450268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       254272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4605477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4605497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              103                       # Total snoops (count)
system.membus.snoop_fanout::samples              4099                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    4099    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4099                       # Request fanout histogram
system.membus.reqLayer0.occupancy              702999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                7000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy           906208500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           906203500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           725318000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             4846500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1487741478                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy               4500                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          16294                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        16294                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1816                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        10636                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits           4962                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    46.652877                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           1623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          277                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.switch_cpus0.numCycles                  160261                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        34101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                 83697                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              16294                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches         6585                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles                68092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           4024                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              2845                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3111                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          157                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            11274                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          878                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes             56                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       110612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.361869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.792266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0           85779     77.55%     77.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2155      1.95%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            1430      1.29%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            1361      1.23%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            1954      1.77%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            1977      1.79%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            1340      1.21%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1128      1.02%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           13488     12.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       110612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.101672                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.522254                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           32249                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        55867                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            17988                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2496                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          2012                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts        135322                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles          2012                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           33735                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          24398                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19948                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            18778                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        11741                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        128310                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          425                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1830                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           341                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents          8707                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       143252                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       321606                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       203010                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups           67                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps        82016                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           61236                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          415                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          429                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            11352                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        17218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        10568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         2859                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         1882                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            117390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1107                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           102598                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          601                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        44532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        66832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       110612                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.927549                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.820699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0        79331     71.72%     71.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1         8075      7.30%     79.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2         5476      4.95%     83.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         4645      4.20%     88.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         4304      3.89%     92.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         3419      3.09%     95.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3054      2.76%     97.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1463      1.32%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          845      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       110612                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            799     45.87%     45.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            2      0.11%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     45.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           598     34.33%     80.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          343     19.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          889      0.87%      0.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        77579     75.61%     76.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          288      0.28%     76.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           72      0.07%     76.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           34      0.03%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        14902     14.52%     91.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite         8834      8.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        102598                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.640193                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               1742                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.016979                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       317988                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       163015                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses        97088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          163                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          140                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses           59                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        103371                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses             80                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1643                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         7042                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         3791                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          111                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          2012                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          13136                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4838                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       118497                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        17218                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        10568                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          442                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         4638                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          490                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         2284                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts        98803                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        13877                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3343                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               22140                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches            9865                       # Number of branches executed
system.switch_cpus0.iew.exec_stores              8263                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.616513                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                 97727                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count                97147                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            65999                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           107673                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.606180                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.612958                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        46027                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          650                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1888                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       103077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.702223                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.831009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0        82888     80.41%     80.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1         6355      6.17%     86.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         2711      2.63%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         3213      3.12%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         1644      1.59%     93.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1265      1.23%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          711      0.69%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          520      0.50%     96.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         3770      3.66%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       103077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts        41145                       # Number of instructions committed
system.switch_cpus0.commit.committedOps         72383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 16953                       # Number of memory references committed
system.switch_cpus0.commit.loads                10176                       # Number of loads committed
system.switch_cpus0.commit.membars                391                       # Number of memory barriers committed
system.switch_cpus0.commit.branches              7815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                32                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts            71388                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls          798                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          242      0.33%      0.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        54834     75.76%     76.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          266      0.37%     76.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv           71      0.10%     76.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           17      0.02%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        10176     14.06%     90.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite         6777      9.36%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total        72383                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         3770                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads              217631                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             244417                       # The number of ROB writes
system.switch_cpus0.timesIdled                    598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  49649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              222869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts              41145                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                72383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.895030                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.895030                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.256737                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.256737                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          148220                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          78087                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads               25                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             103                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads            41958                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes           29605                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads          43696                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           280                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      116499415                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    116499415                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      4351935                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     77425732                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       54214983                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    70.021919                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       19220689                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          150                       # Number of incorrect RAS predictions.
system.switch_cpus1.numCycles               598669091                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    135729778                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             533639844                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          116499415                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     73435672                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            436820335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       12340354                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              1702                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles      4713232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         1172                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles     15227572                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines         91215996                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1179941                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             28                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    598663968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.930118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.044818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       378632144     63.25%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        43509735      7.27%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         8341942      1.39%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        19583620      3.27%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        13055454      2.18%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        18496324      3.09%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        16409892      2.74%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        11694169      1.95%     85.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        88940688     14.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    598663968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.194597                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.891377                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       114420121                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    300202580                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        159012367                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     18858718                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       6170177                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts    1090350097                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles       6170177                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       127476542                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       16694365                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    196951228                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        164813880                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     86557771                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1066019063                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      10514098                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents             3                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      61994627                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1184695810                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   2592548413                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1622014004                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups           71                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1053958069                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       130737741                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts     10425029                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts     10787954                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        104789179                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    168977179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     90743395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     32265903                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     18854646                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1025199027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     15863578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1010105183                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      2900719                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     86081983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    104408789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      2811406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    598663968                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.687266                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.147804                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    290088548     48.46%     48.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     73973291     12.36%     60.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     59022366      9.86%     70.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     47488897      7.93%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     38530112      6.44%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     41246752      6.89%     91.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     28733803      4.80%     96.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     13778149      2.30%     99.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5802050      0.97%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    598663968                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        6888705     36.54%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            1      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     36.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       7251155     38.46%     75.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      4713240     25.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass     10514803      1.04%      1.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    741787426     73.44%     74.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3626658      0.36%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           14      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           34      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    166069915     16.44%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     88106333      8.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1010105183                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.687251                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           18853101                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.018664                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2640628009                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1127874927                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1000659670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          145                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          142                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses           61                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1018443408                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses             73                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     32991291                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     11989293                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       730846                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      4091842                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       6170177                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       11255603                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       725229                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1041062605                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      2084122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    168977179                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     90743395                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     11150145                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents            15                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          104                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       730846                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1813379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3263918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      5077297                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1002476660                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    163167147                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6903183                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           251272219                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        97173635                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          88105072                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674509                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1001750145                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1000659731                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        681216029                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1103981912                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.671474                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.617054                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     77380961                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls     13052172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      4352019                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    584139009                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627402                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.544818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    321266067     55.00%     55.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     81945274     14.03%     69.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     41334907      7.08%     76.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     42792455      7.33%     83.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     13418667      2.30%     85.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     11965745      2.05%     87.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     10515342      1.80%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6163374      1.06%     90.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     54737178      9.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    584139009                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    459724508                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     950628940                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             243639439                       # Number of memory references committed
system.switch_cpus1.commit.loads            156987886                       # Number of loads committed
system.switch_cpus1.commit.membars            3988168                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          90639720                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                32                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        939389565                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     17040226                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      6163513      0.65%      0.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    697200390     73.34%     73.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      3625567      0.38%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv           14      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           17      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    156987886     16.51%     90.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     86651553      9.12%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    950628940                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     54737178                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1551610796                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2070182613                       # The number of ROB writes
system.switch_cpus1.timesIdled                 362741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   5123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles        2899380424561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          459724508                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            950628940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.302234                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.302234                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.767911                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.767911                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1524321126                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      801607044                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads               29                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             104                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads        444525987                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       294417541                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      451787502                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      11601924                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      128754495                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    128754495                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5076680                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     86685905                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       58753743                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    67.777735                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       20672733                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          193                       # Number of incorrect RAS predictions.
system.switch_cpus2.numCycles               629344054                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    140719177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             567958717                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          128754495                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     79426476                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            461410285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       14516070                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              1886                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles      4713236                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles         5242                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles     15227526                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines         96117366                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1090272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             12                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    629335387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.980100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.071116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       390705110     62.08%     62.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        50397755      8.01%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         7982785      1.27%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        20673538      3.28%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        11971053      1.90%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        21032821      3.34%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        17405074      2.77%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        13053535      2.07%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        96113716     15.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    629335387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.204585                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902461                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       117510071                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    312357612                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        172985079                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     19224585                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7258035                       # Number of cycles decode is squashing
system.switch_cpus2.decode.DecodedInsts    1161964040                       # Number of instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7258035                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       132379903                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       18660544                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    205586736                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        176611828                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     88838337                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1135094026                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      11615653                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents             6                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      62356659                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1258765012                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   2764085695                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1725467181                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps   1109110168                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       149654810                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     11240535                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts     11240922                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        118943732                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    180592048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     95734098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     38072204                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     20671895                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1090820154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     17043273                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1075892490                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1814639                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    101720795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    108304500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      3264246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    629335387                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.709569                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.150571                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    296450409     47.11%     47.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     83763607     13.31%     60.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     63830525     10.14%     70.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     50755267      8.06%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     41338765      6.57%     85.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     42065759      6.68%     91.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     28289959      4.50%     96.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15950345      2.53%     98.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6890751      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    629335387                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        7975457     35.48%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     35.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       8703376     38.71%     74.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      5801966     25.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass     11602735      1.08%      1.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    789792029     73.41%     74.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      4351841      0.40%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            7      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    177319956     16.48%     91.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     92825922      8.63%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1075892490                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.709546                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           22480799                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.020895                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2805415803                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1210677249                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1065714062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1086770554                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     31903650                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     15621327                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation      1094564                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      5454021                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7258035                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       13196285                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       726497                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1107863427                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      4350737                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    180592214                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     95734098                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     11603145                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents      1094564                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      2900734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      3264446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      6165180                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1067174166                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    174417240                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      7993054                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           267238994                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       104433423                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          92821754                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.695693                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1066808966                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1065714062                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        728485307                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1175558074                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693373                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.619693                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     95195743                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     13779027                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5077341                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    611903278                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634209                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.548618                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    336693576     55.02%     55.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     84850163     13.87%     68.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     42065598      6.87%     75.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     45689151      7.47%     83.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     15591536      2.55%     85.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     11966360      1.96%     87.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     11240178      1.84%     89.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      6163439      1.01%     90.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     57643277      9.42%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    611903278                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    484396855                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     999978113                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             255250962                       # Number of memory references committed
system.switch_cpus2.commit.loads            164970885                       # Number of loads committed
system.switch_cpus2.commit.membars            4714477                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          96807895                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        987649806                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     17766356                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      6526040      0.65%      0.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    733850416     73.39%     74.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      4350688      0.44%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            7      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    164970885     16.50%     90.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     90280077      9.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    999978113                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     57643277                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1643632932                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2207417329                       # The number of ROB writes
system.switch_cpus2.timesIdled                 362727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   8667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles        2899356840754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          484396855                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            999978113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.299232                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.299232                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.769685                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.769685                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1617215657                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      854687337                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        472461470                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       311115595                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      484093028                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11602047                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      120784947                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    120784947                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5079638                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     83786410                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       58755862                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    70.125766                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       19584827                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          508                       # Number of incorrect RAS predictions.
system.switch_cpus3.numCycles               607283926                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    135692908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             536097711                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          120784947                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     78340689                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            444645074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       13796108                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              5159                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles      4713328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         4424                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles     15227551                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         90685610                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       366003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            119                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    607186564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.922294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.030698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       380868546     62.73%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        49313932      8.12%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         7618853      1.25%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        18498231      3.05%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        13420055      2.21%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        20674173      3.40%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        15958337      2.63%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        12332104      2.03%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        88502333     14.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    607186564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.198894                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.882779                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       114288761                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    302483894                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        165015477                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     18500374                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       6898054                       # Number of cycles decode is squashing
system.switch_cpus3.decode.DecodedInsts    1104385820                       # Number of instructions handled by decode
system.switch_cpus3.rename.SquashCycles       6898054                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       127710222                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       16745937                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    200141826                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        169730774                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     85959747                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1078231404                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          503                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      10517858                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           783                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      61662478                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1191388765                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   2630102683                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1638553290                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           22                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1068913621                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       122475144                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts     10516321                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts     10516683                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        104447885                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    171898715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     91025934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     32268306                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     18857180                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1037216397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     15955417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1024462615                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      2901331                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     85050706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     97787600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      2902592                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    607186564                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.687229                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.150676                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    292406633     48.16%     48.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     77974598     12.84%     61.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     59843308      9.86%     70.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     48223634      7.94%     78.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     39168419      6.45%     85.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     38800641      6.39%     91.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     30097050      4.96%     96.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14506930      2.39%     98.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      6165351      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    607186564                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        9064757     42.37%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     42.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       7976605     37.29%     79.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      4350959     20.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass     12329349      1.20%      1.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    751038561     73.31%     74.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3626766      0.35%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv          197      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            5      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    168989061     16.50%     91.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     88478676      8.64%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1024462615                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.686958                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           21392321                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020882                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2680405422                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1138953097                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1013198506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads           24                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes           24                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1033525575                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses             12                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     32992434                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     12723761                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses       362600                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       730974                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      4366686                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       6898054                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       11275923                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       746806                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1053171814                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      4352492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    171898715                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     91025934                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     11241463                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        21455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       730974                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2901728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3266335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      6168063                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1015018012                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    165722282                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      8718673                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           253836559                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        99363306                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          88114277                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.671406                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1013926991                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1013198515                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        691538165                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1120872705                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.668410                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.616964                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     76714838                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls     13052825                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5079730                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    591926913                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.628186                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.546153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    326127542     55.10%     55.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     82678374     13.97%     69.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     40979349      6.92%     75.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     43519345      7.35%     83.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     13784663      2.33%     85.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     12690263      2.14%     87.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     10516001      1.78%     89.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      6164821      1.04%     90.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     55466555      9.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    591926913                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    465933814                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     963767267                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             245834202                       # Number of memory references committed
system.switch_cpus3.commit.loads            159174954                       # Number of loads committed
system.switch_cpus3.commit.membars            3988476                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          92826606                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 8                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        951436352                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     17040915                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      6889351      0.71%      0.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    707417862     73.40%     74.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      3625653      0.38%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv          195      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            4      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    159174954     16.52%     91.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     86659248      8.99%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    963767267                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     55466555                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1571141411                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2095861793                       # The number of ROB writes
system.switch_cpus3.timesIdled                 363747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  97362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles        2899377997205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          465933814                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            963767267                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.303370                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.303370                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.767242                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.767242                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1541524901                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      810492696                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               11                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              65                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        455823450                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       299525167                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      458373292                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes      11602298                       # number of misc regfile writes
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.tol2bus.trans_dist::ReadReq            7622207                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7622207                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq           1087801                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp          1087801                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              246                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3626536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       725534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      2175846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3626292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       726321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side           54                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      3629942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       727982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side      2177126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17421556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        67968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        42734                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        14144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        29248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    116049152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1460404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         4800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side     69627008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    116041280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1460055                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    116158144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1543340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side        25856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side     69667392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              492193893                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             374                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7622974                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               7622974    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7622974                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4899681998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1711499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1138249                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            333250                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            696500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2719905497                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         181629252                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            114250                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1631886749                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2719726250                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         181938013                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy            16497                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy            42497                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       2722679494                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        183463006                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy           622744                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1632866494                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3450.999408                       # Cycle average of tags in use
system.l2.tags.total_refs                     7618391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3451                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2207.589394                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      153.999970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    10.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   650.999929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   333.999966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    64.999961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    62.999949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    95.999967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data    89.999870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker    33.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker    18.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst  1293.999851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   611.999947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         5.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.019867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.010193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.002747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.001038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.039490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.018677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.105316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.105316                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60984937                       # Number of tag accesses
system.l2.tags.data_accesses                 60984937                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker          446                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker          218                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst          411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          127                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker      1087918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker           71                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst      1813200                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           58                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker           21                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst      1813046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           39                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker      1088518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker          384                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst      1813672                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          168                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7618304                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              246                       # number of Writeback hits
system.l2.Writeback_hits::total                   246                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   35                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker          446                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker      1087918                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker           71                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1813200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker           21                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1813046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           39                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker      1088518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          384                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1813672                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          178                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7618317                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker          446                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          218                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          411                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker      1087918                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker           71                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1813200                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           59                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker           21                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker            7                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1813046                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           39                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker      1088518                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          384                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1813672                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          178                       # number of overall hits
system.l2.overall_hits::total                 7618317                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst          651                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          339                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           65                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           65                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           96                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           94                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1294                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          635                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3341                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 638                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          651                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           65                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           96                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1085                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3979                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker            3                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          651                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          485                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker            4                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           65                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           92                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker            3                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           96                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          106                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker           20                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1294                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1085                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu1.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu2.data                 2                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu3.data                 3                       # number of overall misses
system.l2.overall_misses::total                  3979                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker       879500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker       238750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst     47132500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     27361500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker       389250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker       313750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5921000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      5546750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker       560500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker       222000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      8273250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      8591000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker      2973500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      1855750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     97014250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     52844499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       260117749                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     10128750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      2333000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       972500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     31769500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45203750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker       879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker       238750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     47132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     37490250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker       389250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker       313750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      7879750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker       560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker       222000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      8273250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      9563500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker      2973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      1855750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     97014250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     84613999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        305321499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker       879500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker       238750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     47132500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     37490250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker       389250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker       313750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5921000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      7879750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker       560500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker       222000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      8273250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      9563500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker      2973500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      1855750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     97014250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     84613999                       # number of overall miss cycles
system.l2.overall_miss_latency::total       305321499                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker          457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker          221                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst         1062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker      1087922                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker           75                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst      1813265                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      1813142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker      1088553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker          404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst      1814966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7621645                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          246                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               246                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               651                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker          457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          221                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst         1062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker      1087922                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1813265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1813142                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker      1088553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      1814966                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         1263                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7622296                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker          457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          221                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker      1087922                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1813265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1813142                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker      1088553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      1814966                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         1263                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7622296                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.024070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.013575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.612994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.727468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.000004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.053333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.528455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.300000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.000053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.706767                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.000032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.049505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.000713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.790785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000438                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.350000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.396552                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.986486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.964286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.978261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980031                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.024070                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.013575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.612994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.789902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.000004                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.053333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.609272                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.300000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.000053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.731034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.000032                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.049505                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.000713                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.859066                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000522                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.024070                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.013575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.612994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.789902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.000004                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.053333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.609272                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.300000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.000053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.731034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.000032                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.049505                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.000713                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.859066                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000522                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 79954.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 79583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 72400.153610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 80712.389381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 97312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 78437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 91092.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 85334.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 93416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker        74000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86179.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 91393.617021                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 84957.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 92787.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 74972.372488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 83219.683465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77856.255313                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        69375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 86407.407407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 81041.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 70598.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70852.272727                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 79954.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 79583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 72400.153610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 77299.484536                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 97312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 78437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 91092.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85649.456522                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 93416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker        74000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86179.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90221.698113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 84957.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 92787.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 74972.372488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 77985.252535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76733.224177                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 79954.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 79583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 72400.153610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 77299.484536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 97312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 78437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 91092.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85649.456522                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 93416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker        74000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86179.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90221.698113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 84957.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 92787.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 74972.372488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 77985.252535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76733.224177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  6                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1294                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3319                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            23                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            635                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3954                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker       742000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker       201250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     38963500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     23136500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker       340750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker       263750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      5118500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      4739250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker       225000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      7086250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7427000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker      2536500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      1609750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     80772750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     44940999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    218103749                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data        20002                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       146513                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data        70007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       236522                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      8313250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       825500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     26152500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37289750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker       742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker       201250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     38963500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     31449750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker       340750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker       263750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      5118500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      6737750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker       225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      7086250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      8252500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker      2536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      1609750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     80772750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     71093499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    255393499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker       742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker       201250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     38963500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     31449750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker       340750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker       263750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      5118500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      6737750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker       225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      7086250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      8252500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker      2536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      1609750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     80772750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     71093499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    255393499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data       850000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     64031500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       750000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     65631500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data      2447000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data  39881270000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data  39903168500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data  39882460000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total 119669345500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data      3297000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data  39881270000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data  39967200000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data  39883210000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 119734977000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.024070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.013575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.612994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.727468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.000004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.053333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.528455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.706767                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.000032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.049505                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.790785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000435                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.350000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.396552                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.986486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.964286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.978261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975422                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.024070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.013575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.612994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.789902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.000004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.053333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.609272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.000053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.731034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.000032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.049505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.000713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.859066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000519                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.024070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.013575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.612994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.789902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.000004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.053333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.609272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.000053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.731034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.000032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.049505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.000713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.859066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000519                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 67454.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 67083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59851.766513                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 68249.262537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 85187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 65937.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78746.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72911.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker        75000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 73815.104167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79010.638298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 72471.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 80487.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62420.981453                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70773.226772                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65713.693582                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        10001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 10465.214286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        10001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10283.565217                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 56940.068493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 74018.518519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 68791.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 58116.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58724.015748                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 67454.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 67083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 59851.766513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 64844.845361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 85187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 65937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78746.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73236.413043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker        75000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 73815.104167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 77853.773585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 72471.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 80487.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 62420.981453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 65523.962212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64591.173242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 67454.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 67083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 59851.766513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 64844.845361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 85187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 65937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78746.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73236.413043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker        75000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 73815.104167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 77853.773585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 72471.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 80487.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 62420.981453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 65523.962212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64591.173242                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                  310                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 310                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 119                       # Transaction distribution
system.iobus.trans_dist::WriteResp                119                       # Transaction distribution
system.iobus.trans_dist::MessageReq                 2                       # Transaction distribution
system.iobus.trans_dist::MessageResp                2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          403                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          465                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 4000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              504000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              739000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              579                       # number of replacements
system.cpu0.icache.tags.tagsinuse          483.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              10009                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1063                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.415804                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   483.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.945312                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.945312                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            23612                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           23612                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        10009                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          10009                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        10009                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           10009                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        10009                       # number of overall hits
system.cpu0.icache.overall_hits::total          10009                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1265                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1265                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1265                       # number of overall misses
system.cpu0.icache.overall_misses::total         1265                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     63770749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     63770749                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     63770749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     63770749                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     63770749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     63770749                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        11274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        11274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        11274                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        11274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        11274                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        11274                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.112205                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.112205                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.112205                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.112205                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.112205                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.112205                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50411.659289                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50411.659289                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50411.659289                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50411.659289                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50411.659289                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50411.659289                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          201                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          201                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1064                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1064                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1064                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1064                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1064                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1064                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     52317501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     52317501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     52317501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     52317501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     52317501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     52317501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.094376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.094376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.094376                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.094376                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.094376                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.094376                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49170.583647                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49170.583647                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49170.583647                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49170.583647                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49170.583647                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49170.583647                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements          209                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    12.999999                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          180                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          222                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.810811                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    12.999999                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.812500                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.812500                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         1026                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         1026                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker          180                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total          180                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker          180                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total          180                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker          180                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total          180                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker          222                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          222                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker          222                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          222                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker          222                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          222                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker      3087250                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      3087250                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker      3087250                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      3087250                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker      3087250                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      3087250                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker          402                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          402                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker          402                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          402                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker          402                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          402                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.552239                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.552239                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.552239                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.552239                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.552239                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.552239                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 13906.531532                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 13906.531532                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 13906.531532                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 13906.531532                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 13906.531532                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 13906.531532                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker          222                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker          222                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker          222                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      2642750                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      2642750                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker      2642750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      2642750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker      2642750                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      2642750                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.552239                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.552239                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.552239                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.552239                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.552239                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.552239                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 11904.279279                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11904.279279                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 11904.279279                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 11904.279279                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 11904.279279                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 11904.279279                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements          447                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.999999                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          447                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          463                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.965443                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle 4846481590500                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.999999                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     1.000000                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         2283                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         2283                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker          447                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          447                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker          447                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          447                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker          447                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          447                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker          463                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          463                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker          463                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          463                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker          463                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          463                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker      6747000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      6747000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker      6747000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      6747000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker      6747000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      6747000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker          910                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          910                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker          910                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          910                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker          910                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          910                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.508791                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.508791                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.508791                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.508791                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.508791                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.508791                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 14572.354212                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 14572.354212                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 14572.354212                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 14572.354212                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 14572.354212                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 14572.354212                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker          463                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker          463                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker          463                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker      5817000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      5817000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker      5817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      5817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker      5817000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      5817000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.508791                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.508791                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.508791                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.508791                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.508791                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.508791                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 12563.714903                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12563.714903                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 12563.714903                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12563.714903                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 12563.714903                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12563.714903                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements              122                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          542.999953                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              17856                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              665                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.851128                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   542.999953                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.530273                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.530273                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          543                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          543                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.530273                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            38434                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           38434                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        11028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          11028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         6537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6537                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data          284                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          284                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        17565                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           17565                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        17849                       # number of overall hits
system.cpu0.dcache.overall_hits::total          17849                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          768                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          768                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          226                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data           30                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          994                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           994                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1024                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1024                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     42482999                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     42482999                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12311249                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12311249                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     54794248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     54794248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     54794248                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     54794248                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        11796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        11796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         6763                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6763                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data          314                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          314                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        18559                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        18559                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        18873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        18873                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.065107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065107                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.033417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.033417                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.095541                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.095541                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.053559                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053559                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.054257                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054257                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55316.404948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55316.404948                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 54474.553097                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54474.553097                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 55124.997988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55124.997988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 53510.007812                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53510.007812                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          953                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    34.035714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu0.dcache.writebacks::total               53                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          265                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           24                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          289                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          503                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          202                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          202                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data           25                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          730                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          730                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     27305001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     27305001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10459499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10459499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data      1954500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1954500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     37764500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     37764500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     39719000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     39719000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data       915000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       915000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data      2651500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      2651500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data      3566500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3566500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.042642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.029868                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029868                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.079618                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.079618                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.037987                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037987                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.038680                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038680                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54284.296223                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54284.296223                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 51779.698020                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51779.698020                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data        78180                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        78180                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 53566.666667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53566.666667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 54409.589041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54409.589041                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                              20                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          6                       # Number of instructions committed
system.cpu1.committedOps                           17                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          2                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                          17                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                14                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        20                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       12     70.59%     70.59% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.59% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     23.53%     94.12% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      5.88%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        17                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          1812918                       # number of replacements
system.cpu1.icache.tags.tagsinuse          349.999847                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           89402304                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1813268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.304518                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   348.999832                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::cpu1.inst     1.000015                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.681640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.001953                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.683593                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184245278                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184245278                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     89402298                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::cpu1.inst            6                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       89402304                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     89402298                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::cpu1.inst            6                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        89402304                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     89402298                       # number of overall hits
system.cpu1.icache.overall_hits::cpu1.inst            6                       # number of overall hits
system.cpu1.icache.overall_hits::total       89402304                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1813698                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1813701                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1813698                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1813701                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1813698                       # number of overall misses
system.cpu1.icache.overall_misses::cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::total      1813701                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  23583553245                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  23583553245                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  23583553245                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  23583553245                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  23583553245                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  23583553245                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     91215996                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::cpu1.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     91216005                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     91215996                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::cpu1.inst            9                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     91216005                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     91215996                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            9                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     91216005                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.019884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019884                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.019884                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.333333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019884                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.019884                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.333333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019884                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13003.021035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13002.999527                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13003.021035                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13002.999527                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13003.021035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13002.999527                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          433                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          433                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          433                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          433                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1813265                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1813265                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1813265                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1813265                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1813265                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1813265                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  19951195503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19951195503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  19951195503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19951195503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  19951195503                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19951195503                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.019879                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019879                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.019879                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019879                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.019879                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019879                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11002.912152                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11002.912152                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11002.912152                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11002.912152                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11002.912152                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11002.912152                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements           65                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    10.999999                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          322                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs           76                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     4.236842                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    10.999999                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.687500                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.687500                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          872                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          872                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker          322                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          322                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker          322                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          322                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker          322                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          322                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker           76                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker           76                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker           76                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total           76                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker      1253750                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      1253750                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker      1253750                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      1253750                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker      1253750                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      1253750                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker          398                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          398                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker          398                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          398                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker          398                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          398                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.190955                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.190955                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.190955                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.190955                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.190955                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.190955                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 16496.710526                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 16496.710526                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 16496.710526                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 16496.710526                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 16496.710526                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 16496.710526                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker           76                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker           76                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker           76                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      1101250                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      1101250                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker      1101250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      1101250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker      1101250                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      1101250                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.190955                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.190955                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.190955                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.190955                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.190955                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.190955                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 14490.131579                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14490.131579                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 14490.131579                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 14490.131579                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 14490.131579                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 14490.131579                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements      1087912                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    11.999996                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs           91                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs      1087924                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.000084                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    11.999996                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.750000                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.750000                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      3263954                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      3263954                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker           91                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total           91                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker           91                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total           91                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker           91                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total           91                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker      1087924                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total      1087924                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker      1087924                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total      1087924                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker      1087924                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total      1087924                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker  14143349750                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total  14143349750                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker  14143349750                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total  14143349750                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker  14143349750                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total  14143349750                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker      1088015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total      1088015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker      1088015                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total      1088015                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker      1088015                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total      1088015                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.999916                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.999916                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.999916                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.999916                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.999916                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.999916                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 13000.310454                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 13000.310454                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 13000.310454                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 13000.310454                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 13000.310454                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 13000.310454                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker      1087924                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total      1087924                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker      1087924                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total      1087924                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker      1087924                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total      1087924                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker  11967500252                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total  11967500252                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker  11967500252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total  11967500252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker  11967500252                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total  11967500252                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.999916                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.999916                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.999916                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.999916                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.999916                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.999916                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 11000.309077                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11000.309077                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 11000.309077                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11000.309077                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 11000.309077                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11000.309077                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements               12                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          193.999927                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          218639894                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              206                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         1061358.708738                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   190.999927                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.186523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.002930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.189453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        437280608                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       437280608                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    131625832                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      131625833                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     87014038                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      87014039                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    218639870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       218639872                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    218639870                       # number of overall hits
system.cpu1.dcache.overall_hits::cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::total      218639872                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          319                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           322                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          320                       # number of overall misses
system.cpu1.dcache.overall_misses::cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total          323                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data      9952251                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      9952251                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2724502                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2724502                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     12676753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     12676753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     12676753                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     12676753                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    131626079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    131626083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     87014110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     87014111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    218640189                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218640194                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    218640190                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218640195                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.000002                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.750000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000001                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.000001                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.000001                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.600000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40292.514170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39809.004000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37840.305556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37840.305556                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39739.037618                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39368.798137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39614.853125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39246.913313                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu1.dcache.writebacks::total                5                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           70                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data           72                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data           72                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          177                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          247                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          247                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data      6438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      6438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2509248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2509248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data         2000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data      8947748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      8947748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data      8949748                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      8949748                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data  44413048500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total  44413048500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data  44413048500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total  44413048500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36375.706215                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36375.706215                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 35846.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35846.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data         2000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36225.700405                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36225.700405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 36087.693548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36087.693548                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                              20                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          8                       # Number of instructions committed
system.cpu2.committedOps                           16                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                          16                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  7                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         5                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        20                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     68.75%     68.75% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     68.75% # Class of executed instruction
system.cpu2.op_class::MemWrite                      5     31.25%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        16                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1812848                       # number of replacements
system.cpu2.icache.tags.tagsinuse          296.999797                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           94303809                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1813145                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            52.011179                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   293.999797                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.574218                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.580078                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        194047903                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       194047903                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     94303800                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::cpu2.inst            9                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       94303809                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     94303800                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::cpu2.inst            9                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        94303809                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     94303800                       # number of overall hits
system.cpu2.icache.overall_hits::cpu2.inst            9                       # number of overall hits
system.cpu2.icache.overall_hits::total       94303809                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1813566                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1813569                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1813566                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1813569                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1813566                       # number of overall misses
system.cpu2.icache.overall_misses::cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::total      1813569                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  23582379500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  23582379500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  23582379500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  23582379500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  23582379500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  23582379500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     96117366                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::cpu2.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     96117378                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     96117366                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::cpu2.inst           12                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     96117378                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     96117366                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           12                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     96117378                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.018868                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.018868                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.018868                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.250000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.018868                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.018868                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.250000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.018868                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13003.320254                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13003.298744                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13003.320254                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13003.298744                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13003.320254                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13003.298744                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst          422                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          422                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst          422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst          422                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1813144                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1813144                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1813144                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1813144                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1813144                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1813144                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  19951885250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  19951885250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  19951885250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  19951885250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  19951885250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  19951885250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.018864                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.018864                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.018864                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.018864                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.018864                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.018864                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 11004.026845                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11004.026845                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 11004.026845                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11004.026845                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 11004.026845                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11004.026845                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements            5                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     5.000000                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          727                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           10                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    72.700000                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     5.000000                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.312500                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.312500                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses         1484                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         1484                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker          727                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          727                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker          727                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          727                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker          727                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          727                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker           10                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker           10                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker           10                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           10                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker       325499                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       325499                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker       325499                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       325499                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker       325499                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       325499                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker          737                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          737                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker          737                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          737                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker          737                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          737                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.013569                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.013569                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.013569                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.013569                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.013569                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.013569                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 32549.900000                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 32549.900000                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 32549.900000                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 32549.900000                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 32549.900000                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 32549.900000                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker           10                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker           10                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker           10                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker       302505                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       302505                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker       302505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       302505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker       302505                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       302505                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.013569                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.013569                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.013569                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.013569                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.013569                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.013569                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 30250.500000                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 30250.500000                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 30250.500000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 30250.500000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 30250.500000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 30250.500000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements           20                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse     7.000000                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       725283                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           27                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs 26862.333333                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     7.000000                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.437500                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.437500                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      1450647                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      1450647                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       725283                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       725283                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       725283                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       725283                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       725283                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       725283                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker           27                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker           27                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           27                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker           27                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           27                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker       856749                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       856749                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker       856749                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       856749                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker       856749                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       856749                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker       725310                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       725310                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker       725310                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       725310                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker       725310                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       725310                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.000037                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.000037                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.000037                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 31731.444444                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 31731.444444                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 31731.444444                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 31731.444444                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 31731.444444                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 31731.444444                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker           27                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker           27                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker       798755                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       798755                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker       798755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       798755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker       798755                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       798755                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.000037                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.000037                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 29583.518519                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 29583.518519                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 29583.518519                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 29583.518519                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 29583.518519                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 29583.518519                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements                3                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          153.999824                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          234605731                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              157                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         1494304.019108                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   151.999824                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.148437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.001953                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.150390                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          154                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.150391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        469212204                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       469212204                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    143963214                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      143963214                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     90642479                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      90642482                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    234605693                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       234605696                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    234605693                       # number of overall hits
system.cpu2.dcache.overall_hits::cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::total      234605696                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          260                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          260                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           52                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          312                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           314                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          312                       # number of overall misses
system.cpu2.dcache.overall_misses::cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::total          314                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     12857011                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     12857011                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1546013                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1546013                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     14403024                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     14403024                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     14403024                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     14403024                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    143963474                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    143963474                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     90642531                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     90642536                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    234606005                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    234606010                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    234606005                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    234606010                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.400000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.400000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.400000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 49450.042308                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49450.042308                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 29731.019231                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28629.870370                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46163.538462                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45869.503185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46163.538462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45869.503185                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           90                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           90                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           90                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          170                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          222                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      9219500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      9219500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1439987                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1439987                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     10659487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     10659487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     10659487                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     10659487                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     67971500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     67971500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data  44436188500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total  44436188500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data  44504160000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total  44504160000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 54232.352941                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 54232.352941                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27692.057692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27692.057692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 48015.707207                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 48015.707207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 48015.707207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48015.707207                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                              20                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          8                       # Number of instructions committed
system.cpu3.committedOps                           17                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          2                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                          17                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 40                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        20                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       11     64.71%     64.71% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.71% # Class of executed instruction
system.cpu3.op_class::MemRead                       2     11.76%     76.47% # Class of executed instruction
system.cpu3.op_class::MemWrite                      4     23.53%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        17                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          1814464                       # number of replacements
system.cpu3.icache.tags.tagsinuse          506.999986                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           88869870                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1814971                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            48.964898                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   506.999986                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.990234                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        183186213                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       183186213                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     88869864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::cpu3.inst            6                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       88869870                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     88869864                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::cpu3.inst            6                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        88869870                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     88869864                       # number of overall hits
system.cpu3.icache.overall_hits::cpu3.inst            6                       # number of overall hits
system.cpu3.icache.overall_hits::total       88869870                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1815746                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::cpu3.inst            5                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1815751                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1815746                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::cpu3.inst            5                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1815751                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1815746                       # number of overall misses
system.cpu3.icache.overall_misses::cpu3.inst            5                       # number of overall misses
system.cpu3.icache.overall_misses::total      1815751                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  23699981242                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  23699981242                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  23699981242                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  23699981242                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  23699981242                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  23699981242                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     90685610                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::cpu3.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     90685621                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     90685610                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::cpu3.inst           11                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     90685621                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     90685610                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst           11                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     90685621                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.020022                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.020022                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.020022                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.454545                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.020022                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.020022                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.454545                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.020022                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13052.476085                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13052.440143                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13052.476085                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13052.440143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13052.476085                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13052.440143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1022                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.789474                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          780                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          780                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          780                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          780                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          780                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          780                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      1814966                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1814966                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      1814966                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1814966                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      1814966                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1814966                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  20048731505                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  20048731505                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  20048731505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  20048731505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  20048731505                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  20048731505                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.020014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.020014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.020014                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.020014                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.020014                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.020014                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 11046.339989                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11046.339989                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 11046.339989                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11046.339989                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 11046.339989                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11046.339989                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements          394                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.000000                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          249                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          409                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.608802                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.000000                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.937500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses         1734                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses         1734                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker          249                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          249                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker          249                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          249                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker          249                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          249                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker          412                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total          412                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker          412                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total          412                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker          412                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total          412                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker      6954500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total      6954500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker      6954500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total      6954500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker      6954500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total      6954500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker          661                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total          661                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker          661                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total          661                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker          661                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total          661                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.623298                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.623298                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.623298                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.623298                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.623298                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.623298                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 16879.854369                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 16879.854369                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 16879.854369                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 16879.854369                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 16879.854369                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 16879.854369                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker          412                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker          412                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker          412                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      6121012                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total      6121012                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker      6121012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total      6121012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker      6121012                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total      6121012                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.623298                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.623298                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.623298                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.623298                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.623298                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.623298                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 14856.825243                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14856.825243                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 14856.825243                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 14856.825243                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 14856.825243                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 14856.825243                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements      1088553                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    16.000000                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          830                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs      1088569                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     0.000762                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle 4846431950000                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    16.000000                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     1.000000                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      3267379                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      3267379                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker          830                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          830                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker          830                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          830                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker          830                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          830                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker      1088573                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total      1088573                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker      1088573                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total      1088573                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker      1088573                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total      1088573                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker  14153917998                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total  14153917998                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker  14153917998                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total  14153917998                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker  14153917998                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total  14153917998                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker      1089403                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total      1089403                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker      1089403                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total      1089403                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker      1089403                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total      1089403                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.999238                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.999238                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.999238                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.999238                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.999238                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.999238                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 13002.268105                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 13002.268105                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 13002.268105                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 13002.268105                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 13002.268105                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 13002.268105                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker      1088573                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total      1088573                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker      1088573                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total      1088573                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker      1088573                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total      1088573                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker  11976758010                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total  11976758010                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker  11976758010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total  11976758010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker  11976758010                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total  11976758010                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.999238                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.999238                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.999238                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.999238                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.999238                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.999238                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 11002.255255                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11002.255255                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 11002.255255                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11002.255255                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 11002.255255                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11002.255255                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements              447                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          751.999959                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          220836665                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1199                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         184184.040867                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   749.999959                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.732422                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.001953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.734375                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        441679852                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       441679852                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    133816083                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      133816083                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     87021284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      87021287                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data           46                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           46                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    220837367                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       220837370                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    220837413                       # number of overall hits
system.cpu3.dcache.overall_hits::cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::total      220837416                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1300                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1302                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          513                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          514                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data           34                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1813                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1816                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1847                       # number of overall misses
system.cpu3.dcache.overall_misses::cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1850                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     81724251                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     81724251                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     34269007                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     34269007                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    115993258                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    115993258                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    115993258                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    115993258                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    133817383                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    133817385                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     87021797                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     87021801                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    220839180                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    220839186                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    220839260                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    220839266                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.000010                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000006                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.425000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.425000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.000008                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.000008                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62864.808462                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62768.241935                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 66801.183236                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66671.219844                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 63978.630998                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 63872.939427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62800.897672                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62699.058378                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1481                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          256                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.961538                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          128                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          188                       # number of writebacks
system.cpu3.dcache.writebacks::total              188                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          476                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          476                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          483                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          483                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          483                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          483                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          824                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          506                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          506                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1330                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1330                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1363                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1363                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     53241751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     53241751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     32687993                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     32687993                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data      2233250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2233250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     85929744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     85929744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     88162994                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     88162994                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       816000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       816000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data  44233438000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total  44233438000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data  44234254000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total  44234254000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.412500                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.412500                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000006                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000006                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64613.775485                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64613.775485                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64600.776680                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64600.776680                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 67674.242424                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 67674.242424                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 64608.830075                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 64608.830075                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 64683.047689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 64683.047689                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
