bool F_1 ( struct V_1 * V_2 )
{
struct V_3 * V_4 = F_2 ( V_2 , struct V_3 , V_5 ) ;
T_1 V_6 , V_7 , V_8 , V_9 , V_10 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 16 ) )
return true ;
V_6 = F_4 ( V_4 , 0x0e ) ;
V_7 = F_4 ( V_4 , 0x0f ) ;
V_8 = F_4 ( V_4 , 0xea ) ;
V_9 = F_4 ( V_4 , 0xeb ) ;
V_10 = F_4 ( V_4 , 0x156 ) ;
if ( ( V_6 == 0 ) && ( V_7 == 0x4000 ) && ( V_8 == 0x1fe0 ) &&
( V_9 == 0 ) && ( V_10 == 0 ) )
return true ;
return false ;
}
static void F_5 ( struct V_3 * V_4 )
{
T_2 V_13 , V_14 ;
V_14 = 0x1e1f ;
for ( V_13 = ( V_15 + V_16 ) ;
V_13 <= ( V_15 + V_17 ) ; V_13 ++ ) {
F_6 ( V_4 , V_13 , V_14 ) ;
if ( V_13 == ( V_15 + 0x97 ) )
V_14 = 0x3e3f ;
else
V_14 -= 0x0202 ;
}
F_6 ( V_4 , V_15 + V_18 , 0x668 ) ;
}
void
F_7 ( struct V_3 * V_4 , T_1 V_19 , T_1 V_20 , T_1 V_21 ,
T_1 V_22 , const void * V_23 )
{
struct V_24 V_25 ;
V_25 . V_26 = V_19 ;
V_25 . V_27 = V_20 ;
V_25 . V_28 = V_21 ;
V_25 . V_29 = V_22 ;
V_25 . V_30 = V_23 ;
F_8 ( V_4 , & V_25 ) ;
}
void
F_9 ( struct V_3 * V_4 , T_1 V_19 , T_1 V_20 , T_1 V_21 ,
T_1 V_22 , void * V_23 )
{
struct V_24 V_25 ;
V_25 . V_26 = V_19 ;
V_25 . V_27 = V_20 ;
V_25 . V_28 = V_21 ;
V_25 . V_29 = V_22 ;
V_25 . V_30 = V_23 ;
F_10 ( V_4 , & V_25 ) ;
}
static void
F_11 ( struct V_3 * V_4 )
{
T_3 V_31 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 16 ) ) {
for ( V_31 = 0 ; V_31 < V_32 ; V_31 ++ )
F_8 ( V_4 ,
& V_33 [ V_31 ] ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_31 = 0 ; V_31 < V_34 ; V_31 ++ )
F_8 ( V_4 ,
& V_35 [ V_31 ] ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
for ( V_31 = 0 ; V_31 < V_36 ; V_31 ++ )
F_8 ( V_4 ,
& V_37 [ V_31 ] ) ;
} else {
for ( V_31 = 0 ; V_31 < V_38 ; V_31 ++ )
F_8 ( V_4 ,
& V_39 [ V_31 ] ) ;
}
}
static void F_12 ( struct V_3 * V_4 )
{
T_3 V_31 = 0 ;
T_4 V_40 ;
if ( V_4 -> V_41 )
F_11 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_40 = F_13 ( V_4 -> V_42 ) ?
V_4 -> V_43 . V_40 : V_4 -> V_44 .
V_40 ;
switch ( V_40 ) {
case 0 :
break;
case 1 :
if ( V_4 -> V_45 == 7 )
F_7 (
V_4 ,
V_46 ,
2 , 0x21 , 8 ,
& V_47 [ 0 ] ) ;
else
F_7 (
V_4 ,
V_46 ,
2 , 0x21 , 8 ,
& V_48
[ 0 ] ) ;
F_7 ( V_4 , V_46 ,
2 , 0x25 , 8 ,
& V_48 [ 2 ] ) ;
F_7 ( V_4 , V_46 ,
2 , 0x29 , 8 ,
& V_48 [ 4 ] ) ;
break;
case 2 :
F_7 (
V_4 , V_46 ,
2 , 0x1 , 8 ,
& V_49 [ 0 ] ) ;
F_7 (
V_4 , V_46 ,
2 , 0x5 , 8 ,
& V_49 [ 2 ] ) ;
F_7 (
V_4 , V_46 ,
2 , 0x9 , 8 ,
& V_49 [ 4 ] ) ;
F_7 (
V_4 , V_46 ,
2 , 0x21 , 8 ,
& V_50 [ 0 ] ) ;
F_7 (
V_4 , V_46 ,
2 , 0x25 , 8 ,
& V_50 [ 2 ] ) ;
F_7 (
V_4 , V_46 ,
2 , 0x29 , 8 ,
& V_50 [ 4 ] ) ;
break;
default:
break;
}
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
for ( V_31 = 0 ; V_31 < V_51 ; V_31 ++ ) {
if ( V_31 == V_52 ) {
V_40 =
F_13 ( V_4 -> V_42 ) ?
V_4 -> V_43 . V_40 :
V_4 -> V_44 . V_40 ;
switch ( V_40 ) {
case 0 :
F_8 (
V_4 ,
& V_53
[ V_31 ] ) ;
break;
case 1 :
F_8 (
V_4 ,
& V_54
[ V_31 ] ) ;
break;
case 2 :
F_8 (
V_4 ,
& V_55
[ V_31 ] ) ;
break;
case 3 :
F_8 (
V_4 ,
& V_56
[ V_31 ] ) ;
break;
default:
break;
}
} else {
F_8 (
V_4 ,
& V_53 [ V_31 ] ) ;
}
}
} else {
for ( V_31 = 0 ; V_31 < V_57 ; V_31 ++ )
F_8 ( V_4 ,
& V_58
[ V_31 ] ) ;
}
}
static void
F_14 ( struct V_3 * V_4 , T_2 V_59 , T_2 V_60 )
{
F_6 ( V_4 , 0x77 , V_59 ) ;
F_6 ( V_4 , 0xb4 , V_60 ) ;
}
void F_15 ( struct V_3 * V_4 , T_4 V_61 )
{
T_2 V_59 , V_60 ;
if ( V_61 ) {
V_59 = 0x10 ;
V_60 = 0x258 ;
} else {
V_59 = 0x15 ;
V_60 = 0x320 ;
}
F_14 ( V_4 , V_59 , V_60 ) ;
if ( V_4 -> V_62 && ( V_4 -> V_62 -> V_63 != V_61 ) )
V_4 -> V_62 -> V_63 = V_61 ;
}
static void F_16 ( struct V_3 * V_4 )
{
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_4 -> V_64 = V_65 ;
V_4 -> V_66 = true ;
return;
}
V_4 -> V_64 = V_67 ;
V_4 -> V_66 = false ;
if ( ( V_4 -> V_62 -> V_68 & V_69 ) &&
F_3 ( V_4 -> V_11 . V_12 , 2 ) && ( V_4 -> V_62 -> V_70 >= 4 ) )
V_4 -> V_64 = V_65 ;
else if ( ( V_4 -> V_62 -> V_70 >= 4 )
&& ( V_4 -> V_62 -> V_68 & V_71 ) )
V_4 -> V_66 = true ;
}
static void F_17 ( struct V_3 * V_4 )
{
T_2 V_72 , V_73 , V_74 , V_75 ;
T_3 V_76 ;
struct V_77 * V_78 = & V_4 -> V_79 -> V_80 -> V_78 ;
if ( V_4 -> V_62 -> V_70 >= 9 )
return;
V_72 = V_78 -> V_72 ;
V_4 -> V_81 = V_72 & 0xf ;
V_4 -> V_82 = ( V_72 & 0xf0 ) >> 4 ;
V_4 -> V_83 = ( V_72 & 0xf00 ) >> 8 ;
V_4 -> V_84 = ( V_72 & 0xf000 ) >> 12 ;
V_73 = V_78 -> V_73 ;
V_4 -> V_85 = V_73 & 0xf ;
V_4 -> V_86 = ( V_73 & 0xf0 ) >> 4 ;
V_4 -> V_87 = ( V_73 & 0xf00 ) >> 8 ;
V_4 -> V_88 = ( V_73 & 0xf000 ) >> 12 ;
V_74 = V_78 -> V_74 ;
V_4 -> V_89 = V_74 & 0xf ;
V_4 -> V_90 = ( V_74 & 0xf0 ) >> 4 ;
V_4 -> V_91 = ( V_74 & 0xf00 ) >> 8 ;
V_4 -> V_92 = ( V_74 & 0xf000 ) >> 12 ;
V_75 = V_78 -> V_75 ;
V_4 -> V_93 = V_75 & 0xf ;
V_4 -> V_94 = ( V_75 & 0xf0 ) >> 4 ;
V_4 -> V_95 = ( V_75 & 0xf00 ) >> 8 ;
V_4 -> V_96 = ( V_75 & 0xf000 ) >> 12 ;
for ( V_76 = 0 ; V_76 < ( V_97 + V_98 ) ;
V_76 ++ ) {
switch ( V_76 ) {
case 0 :
V_4 -> V_99 [ V_100 ] . V_101 =
V_78 -> V_102 [ 0 ] . V_103 ;
V_4 -> V_99 [ V_104 ] . V_101 =
V_78 -> V_102 [ 1 ] . V_103 ;
V_4 -> V_99 [ V_100 ] . V_105 =
V_78 -> V_102 [ 0 ] . V_106 [ 0 ] ;
V_4 -> V_99 [ V_104 ] . V_105 =
V_78 -> V_102 [ 1 ] . V_106 [ 0 ] ;
V_4 -> V_99 [ V_100 ] . V_107 =
V_78 -> V_102 [ 0 ] . V_106 [ 1 ] ;
V_4 -> V_99 [ V_104 ] . V_107 =
V_78 -> V_102 [ 1 ] . V_106 [ 1 ] ;
V_4 -> V_99 [ V_100 ] . V_108 =
V_78 -> V_102 [ 0 ] . V_106 [ 2 ] ;
V_4 -> V_99 [ V_104 ] . V_108 =
V_78 -> V_102 [ 1 ] . V_106 [ 2 ] ;
V_4 -> V_99 [ V_100 ] . V_109 =
V_78 -> V_102 [ 0 ] . V_110 ;
V_4 -> V_99 [ V_104 ] . V_109 =
V_78 -> V_102 [ 1 ] . V_110 ;
V_4 -> V_111 = V_78 -> V_111 ;
V_4 -> V_112 = V_78 -> V_112 ;
V_4 -> V_113 [ 0 ] = V_78 -> V_113 [ 0 ] ;
V_4 -> V_113 [ 1 ] = V_78 -> V_113 [ 1 ] ;
V_4 -> V_113 [ 2 ] = V_78 -> V_113 [ 2 ] ;
V_4 -> V_113 [ 3 ] = V_78 -> V_113 [ 3 ] ;
V_4 -> V_113 [ 4 ] = V_78 -> V_113 [ 4 ] ;
V_4 -> V_113 [ 5 ] = V_78 -> V_113 [ 5 ] ;
V_4 -> V_113 [ 6 ] = V_78 -> V_113 [ 6 ] ;
V_4 -> V_113 [ 7 ] = V_78 -> V_113 [ 7 ] ;
break;
case 1 :
V_4 -> V_99 [ V_100 ] . V_114 =
V_78 -> V_102 [ 0 ] . V_115 ;
V_4 -> V_99 [ V_104 ] . V_114 =
V_78 -> V_102 [ 1 ] . V_115 ;
V_4 -> V_99 [ V_100 ] . V_116 =
V_78 -> V_102 [ 0 ] . V_117 [ 0 ] ;
V_4 -> V_99 [ V_104 ] . V_116 =
V_78 -> V_102 [ 1 ] . V_117 [ 0 ] ;
V_4 -> V_99 [ V_100 ] . V_118 =
V_78 -> V_102 [ 0 ] . V_117 [ 1 ] ;
V_4 -> V_99 [ V_104 ] . V_118 =
V_78 -> V_102 [ 1 ] . V_117 [ 1 ] ;
V_4 -> V_99 [ V_100 ] . V_119 =
V_78 -> V_102 [ 0 ] . V_117 [ 2 ] ;
V_4 -> V_99 [ V_104 ] . V_119 =
V_78 -> V_102 [ 1 ] . V_117 [ 2 ] ;
V_4 -> V_99 [ V_100 ] . V_120 =
V_78 -> V_102 [ 0 ] . V_121 ;
V_4 -> V_99 [ V_104 ] . V_120 =
V_78 -> V_102 [ 1 ] . V_121 ;
V_4 -> V_122 = V_78 -> V_122 ;
V_4 -> V_123 [ 0 ] = V_78 -> V_123 [ 0 ] ;
V_4 -> V_123 [ 1 ] = V_78 -> V_123 [ 1 ] ;
V_4 -> V_123 [ 2 ] = V_78 -> V_123 [ 2 ] ;
V_4 -> V_123 [ 3 ] = V_78 -> V_123 [ 3 ] ;
V_4 -> V_123 [ 4 ] = V_78 -> V_123 [ 4 ] ;
V_4 -> V_123 [ 5 ] = V_78 -> V_123 [ 5 ] ;
V_4 -> V_123 [ 6 ] = V_78 -> V_123 [ 6 ] ;
V_4 -> V_123 [ 7 ] = V_78 -> V_123 [ 7 ] ;
break;
case 2 :
V_4 -> V_99 [ 0 ] . V_124 =
V_78 -> V_102 [ 0 ] . V_125 ;
V_4 -> V_99 [ 1 ] . V_124 =
V_78 -> V_102 [ 1 ] . V_125 ;
V_4 -> V_99 [ 0 ] . V_126 =
V_78 -> V_102 [ 0 ] . V_127 [ 0 ] ;
V_4 -> V_99 [ 1 ] . V_126 =
V_78 -> V_102 [ 1 ] . V_127 [ 0 ] ;
V_4 -> V_99 [ 0 ] . V_128 =
V_78 -> V_102 [ 0 ] . V_127 [ 1 ] ;
V_4 -> V_99 [ 1 ] . V_128 =
V_78 -> V_102 [ 1 ] . V_127 [ 1 ] ;
V_4 -> V_99 [ 0 ] . V_129 =
V_78 -> V_102 [ 0 ] . V_127 [ 2 ] ;
V_4 -> V_99 [ 1 ] . V_129 =
V_78 -> V_102 [ 1 ] . V_127 [ 2 ] ;
V_4 -> V_99 [ 0 ] . V_130 = 0 ;
V_4 -> V_99 [ 1 ] . V_130 = 0 ;
V_4 -> V_131 = V_78 -> V_131 ;
V_4 -> V_132 [ 0 ] = V_78 -> V_132 [ 0 ] ;
V_4 -> V_132 [ 1 ] = V_78 -> V_132 [ 1 ] ;
V_4 -> V_132 [ 2 ] = V_78 -> V_132 [ 2 ] ;
V_4 -> V_132 [ 3 ] = V_78 -> V_132 [ 3 ] ;
V_4 -> V_132 [ 4 ] = V_78 -> V_132 [ 4 ] ;
V_4 -> V_132 [ 5 ] = V_78 -> V_132 [ 5 ] ;
V_4 -> V_132 [ 6 ] = V_78 -> V_132 [ 6 ] ;
V_4 -> V_132 [ 7 ] = V_78 -> V_132 [ 7 ] ;
break;
case 3 :
V_4 -> V_99 [ 0 ] . V_133 =
V_78 -> V_102 [ 0 ] . V_134 ;
V_4 -> V_99 [ 1 ] . V_133 =
V_78 -> V_102 [ 1 ] . V_134 ;
V_4 -> V_99 [ 0 ] . V_135 =
V_78 -> V_102 [ 0 ] . V_136 [ 0 ] ;
V_4 -> V_99 [ 1 ] . V_135 =
V_78 -> V_102 [ 1 ] . V_136 [ 0 ] ;
V_4 -> V_99 [ 0 ] . V_137 =
V_78 -> V_102 [ 0 ] . V_136 [ 1 ] ;
V_4 -> V_99 [ 1 ] . V_137 =
V_78 -> V_102 [ 1 ] . V_136 [ 1 ] ;
V_4 -> V_99 [ 0 ] . V_138 =
V_78 -> V_102 [ 0 ] . V_136 [ 2 ] ;
V_4 -> V_99 [ 1 ] . V_138 =
V_78 -> V_102 [ 1 ] . V_136 [ 2 ] ;
V_4 -> V_99 [ 0 ] . V_139 = 0 ;
V_4 -> V_99 [ 1 ] . V_139 = 0 ;
V_4 -> V_140 = V_78 -> V_140 ;
V_4 -> V_141 [ 0 ] = V_78 -> V_141 [ 0 ] ;
V_4 -> V_141 [ 1 ] = V_78 -> V_141 [ 1 ] ;
V_4 -> V_141 [ 2 ] = V_78 -> V_141 [ 2 ] ;
V_4 -> V_141 [ 3 ] = V_78 -> V_141 [ 3 ] ;
V_4 -> V_141 [ 4 ] = V_78 -> V_141 [ 4 ] ;
V_4 -> V_141 [ 5 ] = V_78 -> V_141 [ 5 ] ;
V_4 -> V_141 [ 6 ] = V_78 -> V_141 [ 6 ] ;
V_4 -> V_141 [ 7 ] = V_78 -> V_141 [ 7 ] ;
break;
}
}
F_18 ( V_4 ) ;
}
static bool F_19 ( struct V_3 * V_4 )
{
struct V_77 * V_78 = & V_4 -> V_79 -> V_80 -> V_78 ;
V_4 -> V_142 = V_78 -> V_142 ;
V_4 -> V_45 = V_78 -> V_143 ;
V_4 -> V_144 = V_78 -> V_145 ;
V_4 -> V_43 . V_146 = V_78 -> V_147 . V_148 . V_146 ;
V_4 -> V_43 . V_149 = V_78 -> V_147 . V_148 . V_150 ;
V_4 -> V_43 . V_151 = V_78 -> V_147 . V_148 . V_152 ;
V_4 -> V_43 . V_153 = V_78 -> V_147 . V_148 . V_154 ;
V_4 -> V_43 . V_40 = V_78 -> V_147 . V_148 . V_155 ;
V_4 -> V_44 . V_146 = V_78 -> V_147 . V_156 . V_146 ;
V_4 -> V_44 . V_149 = V_78 -> V_147 . V_156 . V_150 ;
V_4 -> V_44 . V_151 = V_78 -> V_147 . V_156 . V_152 ;
V_4 -> V_44 . V_153 = V_78 -> V_147 . V_156 . V_154 ;
if ( V_78 -> V_147 . V_156 . V_155 )
V_4 -> V_44 . V_40 = V_78 -> V_147 . V_156 . V_155 ;
else
V_4 -> V_44 . V_40 = V_78 -> V_147 . V_148 . V_155 ;
F_20 ( V_4 ) ;
V_4 -> V_157 = V_78 -> V_158 ;
if ( V_4 -> V_157 == 0 )
V_4 -> V_157 = V_159 ;
V_4 -> V_160 = V_78 -> V_161 ;
if ( V_4 -> V_160 != 0 ) {
if ( V_4 -> V_160 >
( V_162 + V_163 ) )
V_4 -> V_160 = V_163 ;
else if ( V_4 -> V_160 < ( V_162 +
V_164 ) )
V_4 -> V_160 = V_164 ;
else
V_4 -> V_160 -= V_162 ;
}
V_4 -> V_165 =
V_4 -> V_157 - V_166 ;
V_4 -> V_167 = V_78 -> V_167 ;
if ( V_4 -> V_167 > V_168 )
V_4 -> V_167 = 0 ;
F_17 ( V_4 ) ;
return true ;
}
bool F_21 ( struct V_3 * V_4 )
{
T_3 V_169 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) && F_22 ( V_4 -> V_11 . V_12 , 6 ) )
V_4 -> V_170 = true ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) && F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_4 -> V_171 = true ;
if ( V_4 -> V_62 -> V_68 & V_172 )
V_4 -> V_173 = true ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) && F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_4 -> V_62 -> V_68 & V_174 )
V_4 -> V_175 = true ;
}
V_4 -> V_176 = AUTO ;
if ( F_23 ( V_4 -> V_11 . V_12 , 3 ) || F_23 ( V_4 -> V_11 . V_12 , 4 ) )
V_4 -> V_176 = V_177 ;
V_4 -> V_178 = AUTO ;
V_4 -> V_179 = AUTO ;
V_4 -> V_180 = 0x010100B5 ;
V_4 -> V_181 = V_182 ;
V_4 -> V_183 = V_184 ;
V_4 -> V_185 = V_186 ;
V_4 -> V_187 = true ;
V_4 -> V_188 = false ;
V_4 -> V_189 = false ;
for ( V_169 = 0 ; V_169 < V_4 -> V_11 . V_190 ; V_169 ++ )
V_4 -> V_191 [ V_169 ] . V_192 = AUTO ;
F_16 ( V_4 ) ;
if ( V_4 -> V_64 == V_65 )
V_4 -> V_193 = true ;
V_4 -> V_194 . V_195 = V_196 ;
V_4 -> V_194 . V_197 = V_198 ;
V_4 -> V_194 . V_199 = V_200 ;
V_4 -> V_194 . V_201 = V_202 ;
if ( ! F_19 ( V_4 ) )
return false ;
return true ;
}
static T_5 F_24 ( struct V_3 * V_4 , T_6 V_203 , T_6 V_204 )
{
T_5 V_205 = 0 ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( ( V_4 -> V_11 . V_206 == 3 ) ||
( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) )
V_205 = ( T_6 )
V_207
[ V_204 ] ;
else if ( V_4 -> V_11 . V_206 == 5 )
V_205 = ( T_6 )
V_208
[ V_204 ] ;
else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 ==
8 ) )
V_205 = ( T_6 )
V_209
[ V_204 ] ;
} else {
if ( ( V_4 -> V_11 . V_206 == 3 ) ||
( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) )
V_205 = ( T_6 )
V_210
[ V_203 ] ;
else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 ==
8 ) )
V_205 = ( T_6 )
V_211
[ V_203 ] ;
}
return V_205 ;
}
static void F_25 ( struct V_3 * V_4 , T_5 V_212 )
{
bool V_213 = false ;
T_2 V_14 ;
if ( V_212 == V_214 )
V_213 = true ;
V_14 = F_4 ( V_4 , 0xed ) ;
V_14 |= V_215 ;
V_14 &= ~ V_216 ;
if ( V_213 )
V_14 |= V_216 ;
F_6 ( V_4 , 0xed , V_14 ) ;
}
static void F_26 ( struct V_3 * V_4 )
{
int V_217 , type ;
T_2 V_218 [] = { 0x186 , 0x195 , 0x2c5 } ;
for ( type = 0 ; type < 3 ; type ++ ) {
for ( V_217 = 0 ; V_217 < V_219 ; V_217 ++ )
F_6 ( V_4 , V_218 [ type ] + V_217 ,
V_220 [ type ] [ V_217 ] ) ;
}
if ( V_4 -> V_221 == V_222 ) {
for ( V_217 = 0 ; V_217 < V_219 ; V_217 ++ )
F_6 ( V_4 , 0x186 + V_217 ,
V_220 [ 3 ] [ V_217 ] ) ;
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
for ( V_217 = 0 ; V_217 < V_219 ; V_217 ++ )
F_6 ( V_4 , 0x186 + V_217 ,
V_220 [ 5 ] [ V_217 ] ) ;
}
if ( F_28 ( V_4 -> V_42 ) == 14 ) {
for ( V_217 = 0 ; V_217 < V_219 ; V_217 ++ )
F_6 ( V_4 , 0x2c5 + V_217 ,
V_220 [ 6 ] [ V_217 ] ) ;
}
}
}
static void F_29 ( struct V_3 * V_4 )
{
int V_217 ;
if ( V_4 -> V_221 == V_222 ) {
for ( V_217 = 0 ; V_217 < V_219 ; V_217 ++ )
F_6 ( V_4 , 0x195 + V_217 ,
V_220 [ 4 ] [ V_217 ] ) ;
} else {
for ( V_217 = 0 ; V_217 < V_219 ; V_217 ++ )
F_6 ( V_4 , 0x186 + V_217 ,
V_220 [ 3 ] [ V_217 ] ) ;
}
}
static void
F_30 ( struct V_3 * V_4 , T_4 V_223 , const T_4 * V_224 ,
const T_4 * V_225 , T_4 V_20 )
{
T_1 V_226 , V_227 ;
T_4 V_228 ;
T_4 V_229 =
F_3 ( V_4 -> V_11 . V_12 ,
3 ) ? V_230 : V_231 ;
T_4 V_232 = 1 ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
V_226 = V_223 << 4 ;
F_7 ( V_4 , V_233 , V_20 , V_226 , 8 ,
V_224 ) ;
V_227 = V_226 + 0x080 ;
F_7 ( V_4 , V_233 , V_20 , V_227 , 8 ,
V_225 ) ;
for ( V_228 = V_20 ; V_228 < 16 ; V_228 ++ ) {
F_7 ( V_4 , V_233 , 1 ,
V_226 + V_228 , 8 , & V_229 ) ;
F_7 ( V_4 , V_233 , 1 ,
V_227 + V_228 , 8 , & V_232 ) ;
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static T_2 F_32 ( struct V_3 * V_4 , T_2 V_21 )
{
T_2 V_234 = 0 ;
T_2 V_235 = 0 ;
if ( V_21 == 0 ) {
if ( F_33 ( V_4 -> V_42 ) )
V_235 = 0x159 ;
else
V_235 = 0x154 ;
} else {
V_235 = V_21 ;
}
F_9 ( V_4 , V_233 , 1 ,
( T_1 ) V_235 , 16 ,
& V_234 ) ;
V_234 = V_234 & 0x7 ;
return V_234 ;
}
static void
F_34 ( struct V_3 * V_4 , T_2 V_236 , T_2 V_237 ,
T_4 V_238 , T_4 V_239 , T_4 V_240 )
{
T_4 V_241 ;
T_2 V_13 = 0 , V_242 = 0 , V_243 = 0 , V_244 = 0 , V_245 = 0 ;
T_4 V_246 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_244 = V_236 ;
for ( V_241 = 0 ; V_241 < 2 ; V_241 ++ ) {
if ( V_240 == V_247 ) {
switch ( V_236 ) {
case ( 0x1 << 2 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a :
0x7d ;
V_245 = ( 0x1 << 1 ) ;
V_246 = 1 ;
break;
case ( 0x1 << 3 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a :
0x7d ;
V_245 = ( 0x1 << 2 ) ;
V_246 = 2 ;
break;
case ( 0x1 << 4 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a :
0x7d ;
V_245 = ( 0x1 << 4 ) ;
V_246 = 4 ;
break;
case ( 0x1 << 5 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a :
0x7d ;
V_245 = ( 0x1 << 5 ) ;
V_246 = 5 ;
break;
case ( 0x1 << 6 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a :
0x7d ;
V_245 = ( 0x1 << 6 ) ;
V_246 = 6 ;
break;
case ( 0x1 << 7 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a :
0x7d ;
V_245 = ( 0x1 << 7 ) ;
V_246 = 7 ;
break;
case ( 0x1 << 10 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0xf8 :
0xfa ;
V_245 = ( 0x7 << 4 ) ;
V_246 = 4 ;
break;
case ( 0x1 << 11 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7b :
0x7e ;
V_245 = ( 0xffff << 0 ) ;
V_246 = 0 ;
break;
case ( 0x1 << 12 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7c :
0x7f ;
V_245 = ( 0xffff << 0 ) ;
V_246 = 0 ;
break;
case ( 0x3 << 13 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x348 :
0x349 ;
V_245 = ( 0xff << 0 ) ;
V_246 = 0 ;
break;
case ( 0x1 << 13 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x348 :
0x349 ;
V_245 = ( 0xf << 0 ) ;
V_246 = 0 ;
break;
default:
V_13 = 0xffff ;
break;
}
} else if ( V_240 ==
V_248 ) {
switch ( V_236 ) {
case ( 0x1 << 1 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 1 ) ;
V_246 = 1 ;
break;
case ( 0x1 << 3 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 3 ) ;
V_246 = 3 ;
break;
case ( 0x1 << 5 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 5 ) ;
V_246 = 5 ;
break;
case ( 0x1 << 4 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 4 ) ;
V_246 = 4 ;
break;
case ( 0x1 << 2 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 2 ) ;
V_246 = 2 ;
break;
case ( 0x1 << 7 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x7 << 8 ) ;
V_246 = 8 ;
break;
case ( 0x1 << 11 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 14 ) ;
V_246 = 14 ;
break;
case ( 0x1 << 10 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 13 ) ;
V_246 = 13 ;
break;
case ( 0x1 << 9 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 12 ) ;
V_246 = 12 ;
break;
case ( 0x1 << 8 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 11 ) ;
V_246 = 11 ;
break;
case ( 0x1 << 6 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 6 ) ;
V_246 = 6 ;
break;
case ( 0x1 << 0 ) :
V_242 = ( V_241 == 0 ) ? 0x342 :
0x343 ;
V_243 = ( V_241 == 0 ) ? 0x340 :
0x341 ;
V_245 = ( 0x1 << 0 ) ;
V_246 = 0 ;
break;
default:
V_13 = 0xffff ;
break;
}
} else if ( V_240 ==
V_249 ) {
switch ( V_236 ) {
case ( 0x1 << 3 ) :
V_242 = ( V_241 == 0 ) ? 0x346 :
0x347 ;
V_243 = ( V_241 == 0 ) ? 0x344 :
0x345 ;
V_245 = ( 0x1 << 3 ) ;
V_246 = 3 ;
break;
case ( 0x1 << 1 ) :
V_242 = ( V_241 == 0 ) ? 0x346 :
0x347 ;
V_243 = ( V_241 == 0 ) ? 0x344 :
0x345 ;
V_245 = ( 0x1 << 1 ) ;
V_246 = 1 ;
break;
case ( 0x1 << 0 ) :
V_242 = ( V_241 == 0 ) ? 0x346 :
0x347 ;
V_243 = ( V_241 == 0 ) ? 0x344 :
0x345 ;
V_245 = ( 0x1 << 0 ) ;
V_246 = 0 ;
break;
case ( 0x1 << 2 ) :
V_242 = ( V_241 == 0 ) ? 0x346 :
0x347 ;
V_243 = ( V_241 == 0 ) ? 0x344 :
0x345 ;
V_245 = ( 0x1 << 2 ) ;
V_246 = 2 ;
break;
case ( 0x1 << 4 ) :
V_242 = ( V_241 == 0 ) ? 0x346 :
0x347 ;
V_243 = ( V_241 == 0 ) ? 0x344 :
0x345 ;
V_245 = ( 0x1 << 4 ) ;
V_246 = 4 ;
break;
default:
V_13 = 0xffff ;
break;
}
}
if ( V_239 ) {
F_35 ( V_4 , V_242 , ~ V_244 ) ;
F_35 ( V_4 , V_243 , ~ V_245 ) ;
} else {
if ( ( V_238 == 0 )
|| ( V_238 & ( 1 << V_241 ) ) ) {
F_36 ( V_4 , V_242 , V_244 ) ;
if ( V_13 != 0xffff )
F_37 ( V_4 , V_243 ,
V_245 ,
( V_237 <<
V_246 ) ) ;
}
}
}
}
}
static void F_38 ( struct V_3 * V_4 )
{
T_3 V_250 ;
int V_228 ;
T_6 V_251 [ 2 ] ;
T_4 V_252 ;
T_2 V_253 [ 2 ] ;
T_2 V_254 [ 4 ] ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
if ( V_4 -> V_187 ) {
if ( ( F_13 ( V_4 -> V_42 ) ) ) {
V_251 [ 0 ] = 6 ;
V_251 [ 1 ] = 6 ;
} else {
V_252 = F_28 ( V_4 -> V_42 ) ;
V_251 [ 0 ] =
( T_6 )
F_39 ( ( ( V_255 [ 0 ] *
V_252 ) +
V_255 [ 1 ] ) , 13 ) ;
V_251 [ 1 ] =
( T_6 )
F_39 ( ( ( V_256 [ 0 ] *
V_252 ) +
V_256 [ 1 ] ) , 13 ) ;
}
} else {
V_251 [ 0 ] = 0 ;
V_251 [ 1 ] = 0 ;
}
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( V_4 -> V_188 ) {
V_254 [ 0 ] = V_257 [ 2 ] + V_251 [ V_250 ] ;
V_254 [ 1 ] = V_257 [ 3 ] + V_251 [ V_250 ] ;
V_254 [ 2 ] = V_257 [ 3 ] + V_251 [ V_250 ] ;
V_254 [ 3 ] = V_257 [ 3 ] + V_251 [ V_250 ] ;
} else {
for ( V_228 = 0 ; V_228 < 4 ; V_228 ++ )
V_254 [ V_228 ] =
V_257 [ V_228 ] +
V_251 [ V_250 ] ;
}
F_7 ( V_4 , V_250 , 4 , 8 , 16 , V_254 ) ;
V_253 [ V_250 ] =
( T_2 ) ( V_257 [ 2 ] + V_251 [ V_250 ] + 4 ) ;
}
F_37 ( V_4 , 0x1e , ( 0xff << 0 ) , ( V_253 [ 0 ] << 0 ) ) ;
F_37 ( V_4 , 0x34 , ( 0xff << 0 ) , ( V_253 [ 1 ] << 0 ) ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static void
F_40 ( struct V_3 * V_4 , T_4 V_250 )
{
if ( V_250 == V_100 ) {
F_6 ( V_4 , 0x38 , 0x4 ) ;
if ( F_13 ( V_4 -> V_42 ) )
F_6 ( V_4 , 0x37 , 0x0060 ) ;
else
F_6 ( V_4 , 0x37 , 0x1080 ) ;
} else if ( V_250 == V_104 ) {
F_6 ( V_4 , 0x2ae , 0x4 ) ;
if ( F_13 ( V_4 -> V_42 ) )
F_6 ( V_4 , 0x2ad , 0x0060 ) ;
else
F_6 ( V_4 , 0x2ad , 0x1080 ) ;
}
}
static void F_41 ( struct V_3 * V_4 , T_4 V_258 )
{
T_4 V_259 , V_260 ;
V_259 = V_258 & 0x1 ;
V_260 = ( V_258 & 0x2 ) >> 1 ;
if ( ! V_259 )
F_40 ( V_4 , V_100 ) ;
if ( ! V_260 )
F_40 ( V_4 , V_104 ) ;
}
static void F_42 ( struct V_3 * V_4 )
{
T_7 V_261 [] = { 8 , 13 , 17 , 22 } ;
T_7 V_262 [] = { - 2 , 7 , 11 , 15 } ;
T_7 V_263 [] = { - 4 , - 1 , 2 , 5 , 5 , 5 , 5 , 5 , 5 , 5 } ;
T_7 V_264 [] = {
0x0 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
F_37 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_37 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_37 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
F_37 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_37 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_7 ( V_4 , V_265 , 4 , 0x8 , 8 ,
V_261 ) ;
F_7 ( V_4 , V_266 , 4 , 0x8 , 8 ,
V_261 ) ;
F_7 ( V_4 , V_265 , 4 , 0x10 , 8 ,
V_262 ) ;
F_7 ( V_4 , V_266 , 4 , 0x10 , 8 ,
V_262 ) ;
F_7 ( V_4 , V_265 , 10 , 0x20 , 8 ,
V_263 ) ;
F_7 ( V_4 , V_266 , 10 , 0x20 , 8 ,
V_263 ) ;
F_7 ( V_4 , V_267 , 10 , 0x20 , 8 ,
V_264 ) ;
F_7 ( V_4 , V_268 , 10 , 0x20 , 8 ,
V_264 ) ;
F_6 ( V_4 , 0x37 , 0x74 ) ;
F_6 ( V_4 , 0x2ad , 0x74 ) ;
F_6 ( V_4 , 0x38 , 0x18 ) ;
F_6 ( V_4 , 0x2ae , 0x18 ) ;
F_6 ( V_4 , 0x2b , 0xe8 ) ;
F_6 ( V_4 , 0x41 , 0xe8 ) ;
if ( F_43 ( V_4 -> V_42 ) ) {
F_37 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
F_37 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
} else {
F_37 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
F_37 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
}
}
static void F_44 ( struct V_3 * V_4 )
{
T_2 V_269 ;
static const T_7 V_270 [] = { 9 , 14 , 19 , 24 } ;
const T_7 * V_261 = NULL ;
const T_7 * V_271 = NULL ;
const T_7 * V_262 = NULL ;
static const T_7 V_272 [] = { - 9 , - 6 , - 3 , 0 , 3 , 3 , 3 , 3 , 3 , 3 } ;
const T_7 * V_263 ;
static const T_7 V_273 [] = { 0 , 1 , 2 , 3 , 4 , 4 , 4 , 4 , 4 , 4 } ;
const T_7 * V_264 ;
static const T_2 V_274 [] = { 0x624f , 0x624f } ;
const T_2 * V_275 ;
T_2 V_276 ;
T_2 V_277 ;
T_2 V_278 = 0 ;
T_2 V_279 ;
T_2 V_280 ;
T_2 V_281 ;
T_4 V_282 = 0 ;
T_4 V_283 ;
T_2 V_284 = 0 ;
T_4 V_285 ;
T_2 V_286 ;
T_7 V_287 = 0 , V_288 = 0 ;
T_4 V_289 = 0 ;
F_37 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_37 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_269 = F_4 ( V_4 , 0x09 ) & V_290 ;
if ( V_269 == 0 ) {
V_261 = V_270 ;
F_7 ( V_4 , V_265 , 4 , 8 , 8 ,
V_261 ) ;
F_7 ( V_4 , V_266 , 4 , 8 , 8 ,
V_261 ) ;
F_37 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x40 << 0 ) ) ;
if ( F_33 ( V_4 -> V_42 ) ) {
F_37 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
F_37 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
}
F_37 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
if ( F_43 ( V_4 -> V_42 ) ) {
F_37 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
F_37 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
}
} else {
V_276 = 0x9e ;
V_277 = 0x9e ;
V_279 = 0x24 ;
V_280 = 0x8a ;
V_281 = 8 ;
V_275 = V_274 ;
V_263 = V_272 ;
V_264 = V_273 ;
V_286 = F_45 ( F_28 ( V_4 -> V_42 ) ) ;
if ( F_43 ( V_4 -> V_42 ) ) {
V_285 = 25 ;
V_278 = 0x82 ;
if ( ( V_286 <= 5080 ) || ( V_286 == 5825 ) ) {
static const T_7 V_291 [] = { 11 , 16 , 20 , 24 } ;
static const T_7 V_292 [] = { 11 , 17 , 22 , 25 } ;
static const T_7 V_293 [] = { - 1 , 6 , 10 , 14 } ;
V_283 = 0x3e ;
V_261 = V_291 ;
V_271 = V_292 ;
V_262 = V_293 ;
} else if ( ( V_286 >= 5500 ) && ( V_286 <= 5700 ) ) {
static const T_7 V_291 [] = { 11 , 17 , 21 , 25 } ;
static const T_7 V_292 [] = { 12 , 18 , 22 , 26 } ;
static const T_7 V_293 [] = { 1 , 8 , 12 , 16 } ;
V_283 = 0x45 ;
V_279 = 0x14 ;
V_284 = 0xff ;
V_289 = 1 ;
V_261 = V_291 ;
V_271 = V_292 ;
V_262 = V_293 ;
} else {
static const T_7 V_291 [] = { 12 , 18 , 22 , 26 } ;
static const T_7 V_292 [] = { 12 , 18 , 22 , 26 } ;
static const T_7 V_293 [] = { - 1 , 6 , 10 , 14 } ;
V_283 = 0x41 ;
V_261 = V_291 ;
V_271 = V_292 ;
V_262 = V_293 ;
}
if ( V_286 <= 4920 ) {
V_287 = 5 ;
V_288 = 5 ;
} else if ( ( V_286 > 4920 ) && ( V_286 <= 5320 ) ) {
V_287 = 3 ;
V_288 = 5 ;
} else if ( ( V_286 > 5320 ) && ( V_286 <= 5700 ) ) {
V_287 = 3 ;
V_288 = 2 ;
} else {
V_287 = 4 ;
V_288 = 0 ;
}
} else {
V_283 = 0x3a ;
V_282 = 0x3a ;
V_285 = 20 ;
if ( ( V_286 >= 4920 ) && ( V_286 <= 5320 ) ) {
V_287 = 4 ;
V_288 = 5 ;
} else if ( ( V_286 > 5320 ) && ( V_286 <= 5550 ) ) {
V_287 = 4 ;
V_288 = 2 ;
} else {
V_287 = 5 ;
V_288 = 3 ;
}
}
F_6 ( V_4 , 0x20 , V_276 ) ;
F_6 ( V_4 , 0x2a7 , V_276 ) ;
F_7 ( V_4 , V_233 ,
V_4 -> V_11 . V_190 , 0x106 , 16 ,
V_275 ) ;
F_6 ( V_4 , 0x22 , V_277 ) ;
F_6 ( V_4 , 0x2a9 , V_277 ) ;
F_6 ( V_4 , 0x36 , V_279 ) ;
F_6 ( V_4 , 0x2ac , V_279 ) ;
F_6 ( V_4 , 0x37 , V_280 ) ;
F_6 ( V_4 , 0x2ad , V_280 ) ;
F_6 ( V_4 , 0x38 , V_281 ) ;
F_6 ( V_4 , 0x2ae , V_281 ) ;
F_7 ( V_4 , V_265 , 10 , 0x20 , 8 ,
V_263 ) ;
F_7 ( V_4 , V_266 , 10 , 0x20 , 8 ,
V_263 ) ;
F_7 ( V_4 , V_267 , 10 , 0x20 , 8 ,
V_264 ) ;
F_7 ( V_4 , V_268 , 10 , 0x20 , 8 ,
V_264 ) ;
F_37 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_283 << 0 ) ) ;
if ( V_289 == 1 ) {
F_6 ( V_4 , 0x2b , V_284 ) ;
F_6 ( V_4 , 0x41 , V_284 ) ;
}
F_37 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( V_285 << 0 ) ) ;
F_37 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( V_285 << 0 ) ) ;
F_37 ( V_4 , 0x2e4 ,
( 0x3f << 0 ) , ( V_287 << 0 ) ) ;
F_37 ( V_4 , 0x2e4 ,
( 0x3f << 6 ) , ( V_288 << 6 ) ) ;
if ( F_43 ( V_4 -> V_42 ) ) {
F_7 ( V_4 , V_265 , 4 , 8 , 8 ,
V_261 ) ;
F_7 ( V_4 , V_266 , 4 , 8 , 8 ,
V_271 ) ;
F_7 ( V_4 , V_265 , 4 , 0x10 ,
8 , V_262 ) ;
F_7 ( V_4 , V_266 , 4 , 0x10 ,
8 , V_262 ) ;
F_6 ( V_4 , 0x24 , V_278 ) ;
F_6 ( V_4 , 0x2ab , V_278 ) ;
} else {
F_37 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_282 << 0 ) ) ;
}
}
}
static void F_46 ( struct V_3 * V_4 )
{
T_2 V_294 , V_295 , V_269 ;
int V_228 ;
T_4 V_296 [] = {
V_297 ,
V_298 ,
V_299
} ;
static const T_4 V_300 [] = { 10 , 30 , 1 } ;
static const T_7 V_301 [] = { 7 , 11 , 16 , 23 } ;
static const T_7 V_302 [] = { 8 , 12 , 17 , 25 } ;
static const T_7 V_303 [] = { 9 , 13 , 18 , 26 } ;
static const T_7 V_304 [] = { 8 , 13 , 18 , 25 } ;
static const T_7 V_305 [] = { 10 , 14 , 19 , 27 } ;
static const T_7 V_306 [] = { 7 , 11 , 17 , 23 } ;
static const T_7 V_307 [] = { 8 , 12 , 18 , 23 } ;
static const T_7 V_308 [] = { 6 , 10 , 16 , 21 } ;
static const T_7 V_309 [] = { 6 , 10 , 16 , 21 } ;
const T_7 * V_261 = NULL ;
static const T_7 V_310 [] = { - 5 , 6 , 10 , 14 } ;
static const T_7 V_311 [] = { - 3 , 7 , 11 , 16 } ;
static const T_7 V_312 [] = { - 5 , 6 , 10 , 14 } ;
static const T_7 V_313 [] = { - 5 , 6 , 10 , 15 } ;
static const T_7 V_314 [] = { - 6 , 2 , 6 , 10 } ;
static const T_7 V_315 [] = { - 5 , 2 , 6 , 10 } ;
static const T_7 V_316 [] = { - 7 , 0 , 4 , 8 } ;
static const T_7 V_317 [] = { - 7 , 0 , 4 , 8 } ;
const T_7 * V_262 = NULL ;
static const T_7 V_318 [] = {
0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A } ;
static const T_7 V_319 [] = {
0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 } ;
static const T_7 V_320 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
static const T_7 V_321 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
static const T_7 V_322 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
const T_7 * V_263 ;
static const T_7 V_323 [] = {
0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
static const T_7 V_324 [] = {
0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 } ;
static const T_7 V_325 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
static const T_7 V_326 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
static const T_7 V_327 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
const T_7 * V_264 ;
static const T_7 V_328 [] = { 0x00 , 0x06 , 0x0c , 0x12 , 0x12 , 0x12 } ;
static const T_7 V_329 [] = { 0x00 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 } ;
static const T_2 V_330 [] = { 0x613f , 0x613f , 0x613f , 0x613f } ;
static const T_2 V_331 [] = { 0x513f , 0x513f , 0x513f , 0x513f } ;
static const T_2 V_332 [] = { 0x413f , 0x413f , 0x413f , 0x413f } ;
static const T_2 V_333 [] = {
0x013f , 0x013f , 0x013f , 0x013f } ;
static const T_2 V_334 [] = { 0x513f , 0x513f } ;
static const T_2 V_335 [] = { 0x413f , 0x413f } ;
static const T_2 V_336 [] = { 0x113f , 0x113f } ;
static const T_2 V_337 [] = { 0x516f , 0x516f , 0x516f , 0x516f } ;
static const T_2 V_338 [] = { 0x614f , 0x614f , 0x614f , 0x614f } ;
static const T_2 V_339 [] = {
0x314f , 0x314f , 0x314f , 0x314f } ;
static const T_2 V_340 [] = { 0x714f , 0x714f , 0x714f , 0x714f } ;
static const T_2 V_341 [] = { 0x714f , 0x714f } ;
const T_2 * V_275 ;
T_2 V_342 = 0x627e ;
T_2 V_343 = 0x527e ;
T_2 V_344 = 0x427e ;
T_2 V_345 = 0x027e ;
T_2 V_346 = 0x527e ;
T_2 V_347 = 0x427e ;
T_2 V_348 = 0x127e ;
T_2 V_349 = 0x52de ;
T_2 V_350 = 0x629e ;
T_2 V_351 = 0x329e ;
T_2 V_352 = 0x729e ;
T_2 V_353 = 0x729e ;
T_2 V_276 ;
T_2 V_354 = 0x107e ;
T_2 V_355 = 0x007e ;
T_2 V_356 = 0x1076 ;
T_2 V_357 = 0x007e ;
T_2 V_358 = 0x00de ;
T_2 V_359 = 0x029e ;
T_2 V_360 = 0x029e ;
T_2 V_361 = 0x029e ;
T_2 V_277 ;
T_2 V_362 = 0x0066 ;
T_2 V_363 = 0x00ca ;
T_2 V_364 = 0x1084 ;
T_2 V_365 = 0x2084 ;
T_2 V_366 = 0x2084 ;
T_2 V_278 = 0 ;
T_2 V_367 = 0x0074 ;
static const T_2 V_368 [] = {
0x0062 , 0x0064 , 0x006a , 0x106a , 0x106c , 0x1074 , 0x107c , 0x207c
} ;
static const T_2 V_369 [] = {
0x106a , 0x106c , 0x1074 , 0x107c , 0x007e , 0x107e , 0x207e , 0x307e
} ;
T_2 V_370 = 0x1074 ;
T_2 V_371 = 0x00cc ;
T_2 V_372 = 0x0086 ;
T_2 V_373 = 0x2086 ;
T_2 V_374 = 0x2086 ;
T_2 V_280 ;
T_4 V_375 = 0x18 ;
T_4 V_376 = 0x18 ;
T_4 V_377 = 0x18 ;
T_4 V_378 = 0x1e ;
T_4 V_379 = 0x24 ;
T_4 V_380 = 0x24 ;
T_4 V_381 = 0x24 ;
T_4 V_382 ;
T_4 V_383 = 0x18 ;
T_4 V_384 = 0x18 ;
T_4 V_385 = 0x18 ;
T_4 V_386 = 0x1e ;
T_4 V_387 = 0x24 ;
T_4 V_388 = 0x24 ;
T_4 V_389 = 0x24 ;
T_4 V_282 = 0 ;
T_4 V_390 = 0x18 ;
T_4 V_391 = 0x18 ;
T_4 V_392 = 0x18 ;
T_4 V_393 = 0x1e ;
T_4 V_394 = 0x24 ;
T_4 V_395 = 0x24 ;
T_4 V_396 = 0x24 ;
T_4 V_397 = 0x2d ;
T_4 V_283 ;
T_2 V_398 = 0x20d ;
T_2 V_399 = 0x1a1 ;
T_2 V_400 = 0x1d0 ;
T_2 V_401 = 0x1d0 ;
T_2 V_402 = 0x1a1 ;
T_2 V_403 = 0x107 ;
T_2 V_404 = 0x0a9 ;
T_2 V_405 = 0x0f0 ;
T_2 V_284 = 0 ;
T_4 V_406 = 5 ;
T_4 V_407 = 9 ;
T_4 V_408 = 5 ;
T_4 V_409 = 25 , V_285 ;
T_4 V_410 = 0x50 ;
T_4 V_411 = 0x50 ;
T_4 V_412 = 0x90 ;
T_4 V_413 = 0x90 ;
T_4 V_414 ;
T_2 V_254 [ 21 ] ;
T_4 V_153 ;
V_153 = ( F_27 ( V_4 -> V_42 ) ) ? V_4 -> V_44 . V_153 :
V_4 -> V_43 . V_153 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_4 -> V_11 . V_206 == 5 ) {
F_42 ( V_4 ) ;
} else if ( V_4 -> V_11 . V_206 == 7 ) {
F_44 ( V_4 ) ;
F_37 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_37 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
} else if ( ( V_4 -> V_11 . V_206 == 3 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
F_44 ( V_4 ) ;
if ( V_4 -> V_11 . V_206 == 8 ) {
F_37 ( V_4 , 0x283 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_37 ( V_4 , 0x280 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
}
} else {
F_44 ( V_4 ) ;
}
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_37 ( V_4 , 0xa0 , ( 0x1 << 6 ) , ( 1 << 6 ) ) ;
F_37 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_37 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_269 =
F_4 ( V_4 , 0x09 ) & V_290 ;
if ( V_269 == 0 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ) {
if ( V_4 -> V_11 . V_206 == 11 ) {
V_261 = V_305 ;
V_262 = V_313 ;
V_275 =
V_335 ;
V_276 =
V_347 ;
V_277 =
V_357 ;
V_280 =
V_370 ;
V_284 = V_401 ;
V_285 = V_408 ;
V_382 = V_377 ;
V_282 = V_385 ;
V_283 = V_392 ;
V_414 = V_411 ;
} else {
V_261 = V_304 ;
V_262 = V_312 ;
if ( V_4 -> V_62 -> V_415 & V_416 ) {
V_275 =
V_336 ;
V_276 =
V_348 ;
} else {
V_275 =
V_334 ;
V_276 =
V_346 ;
}
V_277 =
V_357 ;
switch ( V_153 ) {
case 0 :
V_280 =
V_369
[ 0 ] ;
break;
case 1 :
V_280 =
V_369
[ 1 ] ;
break;
case 2 :
V_280 =
V_369
[ 2 ] ;
break;
case 3 :
default:
V_280 =
V_369
[ 3 ] ;
break;
case 4 :
V_280 =
V_369
[ 4 ] ;
break;
case 5 :
V_280 =
V_369
[ 5 ] ;
break;
case 6 :
V_280 =
V_369
[ 6 ] ;
break;
case 7 :
V_280 =
V_369
[ 7 ] ;
break;
}
V_284 = V_401 ;
V_285 = V_408 ;
V_382 = V_377 ;
V_282 = V_385 ;
V_283 = V_392 ;
V_414 = V_410 ;
}
} else if ( F_23 ( V_4 -> V_11 . V_12 , 5 ) ) {
V_261 = V_303 ;
V_262 = V_311 ;
if ( V_4 -> V_62 -> V_415 & V_416 ) {
V_275 =
V_333 ;
V_276 =
V_345 ;
} else {
V_275 = V_332 ;
V_276 = V_344 ;
}
V_277 = V_356 ;
switch ( V_153 ) {
case 0 :
V_280 =
V_368 [ 0 ] ;
break;
case 1 :
V_280 =
V_368 [ 1 ] ;
break;
case 2 :
V_280 =
V_368 [ 2 ] ;
break;
case 3 :
V_280 =
V_368 [ 3 ] ;
break;
case 4 :
V_280 =
V_368 [ 4 ] ;
break;
case 5 :
V_280 =
V_368 [ 5 ] ;
break;
case 6 :
V_280 =
V_368 [ 6 ] ;
break;
case 7 :
V_280 =
V_368 [ 7 ] ;
break;
default:
V_280 =
V_368 [ 3 ] ;
break;
}
V_284 = V_400 ;
V_285 = V_407 ;
V_382 = V_376 ;
V_282 = V_384 ;
V_283 = V_391 ;
V_414 = V_410 ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) ) {
V_261 = V_302 ;
V_262 = V_310 ;
V_275 = V_331 ;
V_276 = V_343 ;
V_277 = V_355 ;
V_280 = V_367 ;
V_284 = V_399 ;
V_285 = V_406 ;
V_382 = V_375 ;
V_282 = V_383 ;
V_283 = V_390 ;
V_414 = V_410 ;
} else {
V_261 = V_301 ;
V_262 = V_310 ;
V_275 = V_330 ;
V_276 = V_342 ;
V_277 = V_354 ;
V_280 = V_367 ;
V_284 = V_398 ;
V_285 = V_406 ;
V_382 = V_375 ;
V_282 = V_383 ;
V_283 = V_390 ;
V_414 = V_410 ;
}
V_263 = V_318 ;
V_264 = V_323 ;
V_278 = V_362 ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ) {
V_261 = V_309 ;
V_262 = V_317 ;
V_263 = V_322 ;
V_264 = V_327 ;
V_275 = V_341 ;
V_276 = V_353 ;
V_277 = V_361 ;
V_278 = V_366 ;
V_280 = V_374 ;
V_382 = V_381 ;
V_282 = V_389 ;
if ( ( V_4 -> V_11 . V_206 == 11 ) &&
( F_33 ( V_4 -> V_42 ) == 0 ) )
V_283 = V_397 ;
else
V_283 = V_396 ;
V_284 = V_405 ;
V_414 = V_413 ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 5 ) ) {
V_261 = V_308 ;
V_262 = V_316 ;
V_263 = V_321 ;
V_264 = V_326 ;
V_275 = V_340 ;
V_276 = V_352 ;
V_277 = V_360 ;
V_278 = V_365 ;
V_280 = V_373 ;
V_382 = V_380 ;
V_282 = V_388 ;
V_283 = V_395 ;
V_284 = V_404 ;
V_414 = V_412 ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) ) {
V_261 = V_307 ;
V_262 = V_315 ;
V_263 = V_320 ;
V_264 = V_325 ;
if ( V_4 -> V_62 -> V_415 & V_417 ) {
V_275 =
V_339 ;
V_276 =
V_351 ;
} else {
V_275 = V_338 ;
V_276 = V_350 ;
}
V_277 = V_359 ;
V_278 = V_364 ;
V_280 = V_372 ;
V_382 = V_379 ;
V_282 = V_387 ;
V_283 = V_394 ;
V_284 = V_403 ;
V_414 = V_410 ;
} else {
V_261 = V_306 ;
V_262 = V_314 ;
V_263 = V_319 ;
V_264 = V_324 ;
V_275 = V_337 ;
V_276 = V_349 ;
V_277 = V_358 ;
V_278 = V_363 ;
V_280 = V_371 ;
V_382 = V_378 ;
V_282 = V_386 ;
V_283 = V_393 ;
V_284 = V_402 ;
V_414 = V_410 ;
}
V_285 = V_409 ;
}
F_47 ( V_4 ,
( V_418 |
V_419 ) , 0x17 ) ;
F_47 ( V_4 ,
( V_418 |
V_420 ) , 0x17 ) ;
F_47 ( V_4 , ( V_421 | V_419 ) ,
0xf0 ) ;
F_47 ( V_4 , ( V_421 | V_420 ) ,
0xf0 ) ;
F_47 ( V_4 , ( V_422 | V_419 ) ,
0x0 ) ;
F_47 ( V_4 , ( V_422 | V_420 ) ,
0x0 ) ;
F_47 ( V_4 , ( V_423 | V_419 ) ,
V_414 ) ;
F_47 ( V_4 , ( V_423 | V_420 ) ,
V_414 ) ;
F_47 ( V_4 ,
( V_424 |
V_419 ) , 0x17 ) ;
F_47 ( V_4 ,
( V_424 |
V_420 ) , 0x17 ) ;
F_47 ( V_4 , ( V_425 | V_419 ) ,
0xFF ) ;
F_47 ( V_4 , ( V_425 | V_420 ) ,
0xFF ) ;
F_7 ( V_4 , V_265 , 4 , 8 ,
8 , V_261 ) ;
F_7 ( V_4 , V_266 , 4 , 8 ,
8 , V_261 ) ;
F_7 ( V_4 , V_265 , 4 , 0x10 ,
8 , V_262 ) ;
F_7 ( V_4 , V_266 , 4 , 0x10 ,
8 , V_262 ) ;
F_7 ( V_4 , V_265 , 10 , 0x20 ,
8 , V_263 ) ;
F_7 ( V_4 , V_266 , 10 , 0x20 ,
8 , V_263 ) ;
F_7 ( V_4 , V_267 , 10 , 0x20 ,
8 , V_264 ) ;
F_7 ( V_4 , V_268 , 10 , 0x20 ,
8 , V_264 ) ;
F_7 ( V_4 , V_265 , 6 , 0x40 ,
8 , & V_328 ) ;
F_7 ( V_4 , V_266 , 6 , 0x40 ,
8 , & V_328 ) ;
F_7 ( V_4 , V_267 , 6 , 0x40 ,
8 , & V_329 ) ;
F_7 ( V_4 , V_268 , 6 , 0x40 ,
8 , & V_329 ) ;
F_6 ( V_4 , 0x20 , V_276 ) ;
F_6 ( V_4 , 0x2a7 , V_276 ) ;
F_7 ( V_4 , V_233 ,
V_4 -> V_11 . V_190 , 0x106 , 16 ,
V_275 ) ;
F_6 ( V_4 , 0x22 , V_277 ) ;
F_6 ( V_4 , 0x2a9 , V_277 ) ;
F_6 ( V_4 , 0x24 , V_278 ) ;
F_6 ( V_4 , 0x2ab , V_278 ) ;
F_6 ( V_4 , 0x37 , V_280 ) ;
F_6 ( V_4 , 0x2ad , V_280 ) ;
F_37 ( V_4 , 0x27d , ( 0xff << 0 ) , ( V_382 << 0 ) ) ;
F_37 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_282 << 0 ) ) ;
F_37 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_283 << 0 ) ) ;
F_6 ( V_4 , 0x2b , V_284 ) ;
F_6 ( V_4 , 0x41 , V_284 ) ;
F_37 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_285 << 0 ) ) ;
F_37 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_285 << 0 ) ) ;
F_6 ( V_4 , 0x150 , 0x809c ) ;
} else {
F_37 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_37 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_6 ( V_4 , 0x2b , 0x84 ) ;
F_6 ( V_4 , 0x41 , 0x84 ) ;
if ( F_43 ( V_4 -> V_42 ) ) {
F_6 ( V_4 , 0x6b , 0x2b ) ;
F_6 ( V_4 , 0x6c , 0x2b ) ;
F_6 ( V_4 , 0x6d , 0x9 ) ;
F_6 ( V_4 , 0x6e , 0x9 ) ;
}
V_294 = V_426 - 4 ;
F_37 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_294 << 0 ) ) ;
F_37 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_294 << 0 ) ) ;
if ( F_43 ( V_4 -> V_42 ) ) {
F_37 ( V_4 , 0x1c , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_37 ( V_4 , 0x32 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_37 ( V_4 , 0x1d , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_37 ( V_4 , 0x33 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
}
F_6 ( V_4 , 0x150 , 0x809c ) ;
if ( V_4 -> V_187 )
if ( ( F_13 ( V_4 -> V_42 ) ) &&
( F_33 ( V_4 -> V_42 ) ) )
V_295 = 4 ;
else
V_295 = 5 ;
else if ( F_33 ( V_4 -> V_42 ) )
V_295 = 6 ;
else
V_295 = 7 ;
F_37 ( V_4 , 0x20 , ( 0x1f << 7 ) , ( V_295 << 7 ) ) ;
F_37 ( V_4 , 0x36 , ( 0x1f << 7 ) , ( V_295 << 7 ) ) ;
for ( V_228 = 0 ; V_228 < 4 ; V_228 ++ )
V_254 [ V_228 ] = ( V_295 << 8 ) | 0x7c ;
F_7 ( V_4 , 7 , 4 , 0x106 , 16 , V_254 ) ;
F_38 ( V_4 ) ;
if ( V_4 -> V_188 ) {
V_254 [ 0 ] = 0 ;
V_254 [ 1 ] = 1 ;
V_254 [ 2 ] = 1 ;
V_254 [ 3 ] = 1 ;
F_7 ( V_4 , 2 , 4 , 8 , 16 , V_254 ) ;
F_7 ( V_4 , 3 , 4 , 8 , 16 , V_254 ) ;
for ( V_228 = 0 ; V_228 < 4 ; V_228 ++ )
V_254 [ V_228 ] = ( V_295 << 8 ) | 0x74 ;
F_7 ( V_4 , 7 , 4 , 0x106 , 16 , V_254 ) ;
}
if ( F_23 ( V_4 -> V_11 . V_12 , 2 ) ) {
for ( V_228 = 0 ; V_228 < 21 ; V_228 ++ )
V_254 [ V_228 ] = 3 * V_228 ;
F_7 ( V_4 , 0 , 21 , 32 , 16 , V_254 ) ;
F_7 ( V_4 , 1 , 21 , 32 , 16 , V_254 ) ;
for ( V_228 = 0 ; V_228 < 21 ; V_228 ++ )
V_254 [ V_228 ] = ( T_2 ) V_228 ;
F_7 ( V_4 , 2 , 21 , 32 , 16 , V_254 ) ;
F_7 ( V_4 , 3 , 21 , 32 , 16 , V_254 ) ;
}
F_30 ( V_4 , V_427 ,
V_296 ,
V_300 ,
sizeof( V_296 ) /
sizeof( V_296 [ 0 ] ) ) ;
F_37 ( V_4 , 0x153 , ( 0xff << 8 ) , ( 90 << 8 ) ) ;
if ( F_13 ( V_4 -> V_42 ) )
F_37 ( V_4 ,
( V_15 + V_428 ) ,
0x7f , 0x4 ) ;
}
}
static void F_48 ( struct V_3 * V_4 )
{
static const T_4 V_429 [] = {
V_430 ,
V_431 ,
V_432 ,
V_298 ,
V_433 ,
V_434 ,
V_435
} ;
T_4 V_436 [] = { 8 , 6 , 6 , 2 , 4 , 60 , 1 } ;
static const T_4 V_437 [] = {
V_430 ,
V_435 ,
V_434 ,
V_433 ,
V_432 ,
V_431 ,
V_298
} ;
static const T_4 V_438 [] = { 8 , 6 , 2 , 4 , 4 , 6 , 1 } ;
static const T_4 V_439 [] = {
V_440 ,
V_441 ,
V_442 ,
V_443 ,
V_444 ,
V_445 ,
V_446 ,
V_230
} ;
static const T_4 V_447 [] = { 8 , 4 , 2 , 2 , 4 , 4 , 6 , 1 } ;
T_4 V_448 [] = {
V_449 ,
V_445 ,
V_444 ,
V_446 ,
V_443 ,
V_442 ,
V_441 ,
V_440 ,
V_230
} ;
T_4 V_450 [] = { 8 , 6 , 6 , 4 , 4 , 18 , 42 , 1 , 1 } ;
static const T_4 V_451 [] = {
V_449 ,
V_445 ,
V_444 ,
V_446 ,
V_443 ,
V_442 ,
V_452 ,
V_441 ,
V_230
} ;
static const T_4 V_453 [] = { 8 , 6 , 6 , 4 , 4 , 16 , 43 , 1 , 1 } ;
static const T_2 V_454 [] = { 0x10f , 0x10f } ;
T_6 V_455 , V_456 , V_457 ;
T_6 V_458 , V_459 , V_460 ;
T_1 V_461 , V_462 , V_463 ,
V_464 ;
T_4 V_465 = 0 ;
static const T_2 V_466 = 0x0002 ;
T_2 V_467 [] = { 0x8e , 0x96 , 0x96 , 0x96 } ;
T_2 V_468 [] = { 0x8f , 0x9f , 0x9f , 0x96 } ;
T_2 V_469 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 V_470 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 * V_471 ;
T_2 V_472 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_2 V_473 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 V_474 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 * V_475 ;
static const T_2 V_476 [] = { 0xb4 , 0xb4 , 0xb4 , 0x24 } ;
static const T_2 V_477 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_5 V_478 = 0x18d ;
T_5 V_479 = 20 ;
T_4 V_151 ;
T_4 V_153 ;
T_2 V_254 ;
T_2 V_480 = 0x20 ;
T_2 V_481 = 0x0 ;
T_2 V_482 = 0x77 ;
T_2 V_483 = 0x77 ;
T_2 V_484 = 0x77 ;
static const T_2 V_485 [] = { 0x77 , 0x11 , 0x11 } ;
static const T_2 V_486 [] = { 0x11 , 0x11 } ;
static const T_2 V_487 [] = { 0x11 , 0x11 } ;
T_2 V_488 = 0 ;
T_2 V_489 , V_490 ;
T_2 V_491 = 0 ;
T_2 V_492 = 0 ;
T_2 V_493 = 0 ;
T_2 V_494 = 0 ;
T_2 V_495 = 0 ;
T_2 V_496 = 0 ;
T_2 V_497 = 0 ;
T_2 V_498 = 0 ;
T_2 V_499 = 0 ;
T_2 V_500 = 0 ;
T_2 V_501 = 0 ;
T_2 V_502 = 0 ;
T_2 V_503 , V_504 , V_505 ;
T_2 V_506 = 0 ;
bool V_507 = false ;
T_2 V_286 ;
int V_508 ;
if ( F_27 ( V_4 -> V_42 ) )
F_49 ( V_4 , V_509 , 0 ) ;
else
F_49 ( V_4 , V_509 , 1 ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
F_36 ( V_4 , 0xb1 , V_510 | V_511 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_37 ( V_4 , 0x221 , ( 0x1 << 4 ) , ( 1 << 4 ) ) ;
F_37 ( V_4 , 0x160 , ( 0x7f << 0 ) , ( 32 << 0 ) ) ;
F_37 ( V_4 , 0x160 , ( 0x7f << 8 ) , ( 39 << 8 ) ) ;
F_37 ( V_4 , 0x161 , ( 0x7f << 0 ) , ( 46 << 0 ) ) ;
F_37 ( V_4 , 0x161 , ( 0x7f << 8 ) , ( 51 << 8 ) ) ;
F_37 ( V_4 , 0x162 , ( 0x7f << 0 ) , ( 55 << 0 ) ) ;
F_37 ( V_4 , 0x162 , ( 0x7f << 8 ) , ( 58 << 8 ) ) ;
F_37 ( V_4 , 0x163 , ( 0x7f << 0 ) , ( 60 << 0 ) ) ;
F_37 ( V_4 , 0x163 , ( 0x7f << 8 ) , ( 62 << 8 ) ) ;
F_37 ( V_4 , 0x164 , ( 0x7f << 0 ) , ( 62 << 0 ) ) ;
F_37 ( V_4 , 0x164 , ( 0x7f << 8 ) , ( 63 << 8 ) ) ;
F_37 ( V_4 , 0x165 , ( 0x7f << 0 ) , ( 63 << 0 ) ) ;
F_37 ( V_4 , 0x165 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_37 ( V_4 , 0x166 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_37 ( V_4 , 0x166 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_37 ( V_4 , 0x167 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_37 ( V_4 , 0x167 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
}
if ( F_50 ( V_4 -> V_11 . V_12 , 8 ) ) {
F_6 ( V_4 , 0x23f , 0x1b0 ) ;
F_6 ( V_4 , 0x240 , 0x1b0 ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 8 ) )
F_37 ( V_4 , 0xbd , ( 0xff << 0 ) , ( 114 << 0 ) ) ;
F_7 ( V_4 , V_512 , 1 , 0x00 , 16 ,
& V_466 ) ;
F_7 ( V_4 , V_512 , 1 , 0x10 , 16 ,
& V_466 ) ;
F_9 ( V_4 , V_513 ,
1 , 0 , 32 , & V_461 ) ;
V_461 = V_461 & 0xffffff ;
F_7 ( V_4 , V_513 ,
1 , 0 , 32 , & V_461 ) ;
F_7 ( V_4 , V_233 ,
2 , 0x15e , 16 ,
V_454 ) ;
F_7 ( V_4 , V_233 , 2 , 0x16e , 16 ,
V_454 ) ;
if ( F_51 ( V_4 ) )
F_30 ( V_4 , V_514 ,
V_451 ,
V_453 ,
F_52 ( V_451 ) ) ;
F_37 ( V_4 , 0x299 , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
F_37 ( V_4 , 0x29d , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
V_500 = F_32 ( V_4 , 0x154 ) ;
V_501 = F_32 ( V_4 , 0x159 ) ;
V_502 = F_32 ( V_4 , 0x152 ) ;
if ( F_51 ( V_4 ) ) {
if ( ( ( V_4 -> V_11 . V_206 == 5 )
&& ( F_33 ( V_4 -> V_42 ) == 1 ) )
|| ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
V_489 =
F_53 (
V_4 ,
V_515 ) ;
V_490 =
F_53 (
V_4 ,
V_516 ) ;
V_491 = V_489 ;
V_492 = V_490 ;
if ( ( V_4 -> V_11 . V_206 == 5 ) &&
( F_33 ( V_4 -> V_42 ) == 1 ) ) {
V_493 = V_489 ;
V_494 = V_490 ;
V_495 = 0xc ;
V_496 = 0xc ;
V_507 = true ;
} else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
V_500 = 4 ;
V_502 = 1 ;
if ( F_13 ( V_4 -> V_42 ) ) {
V_493 = 0xc ;
V_494 = 0xc ;
V_495 = 0xa ;
V_496 = 0xa ;
} else {
V_493 = 0x14 ;
V_494 = 0x14 ;
V_495 = 0xf ;
V_496 = 0xf ;
}
V_507 = true ;
}
}
} else {
if ( V_4 -> V_11 . V_206 == 5 ) {
V_500 = 1 ;
V_501 = 3 ;
V_489 =
F_53 (
V_4 ,
V_515 ) ;
V_490 =
F_53 (
V_4 ,
V_516 ) ;
V_491 = V_489 ;
V_492 = V_490 ;
V_493 = 0x13 ;
V_494 = 0x11 ;
V_495 = 0x13 ;
V_496 = 0x11 ;
V_507 = true ;
}
}
if ( V_507 ) {
V_497 =
( V_491 << 8 ) |
( V_492 << 3 ) |
V_502 ;
V_498 =
( V_493 << 8 ) |
( V_494 << 3 ) |
V_500 ;
V_499 =
( V_495 << 8 ) |
( V_496 << 3 ) |
V_501 ;
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
F_7 (
V_4 , V_233 ,
1 ,
0x152 + V_508 * 0x10 ,
16 ,
& V_497 ) ;
F_7 (
V_4 , V_233 ,
1 ,
0x153 + V_508 * 0x10 ,
16 ,
& V_498 ) ;
F_7 (
V_4 , V_233 ,
1 ,
0x154 + V_508 * 0x10 ,
16 ,
& V_498 ) ;
F_7 (
V_4 , V_233 ,
1 ,
0x155 + V_508 * 0x10 ,
16 ,
& V_499 ) ;
F_7 (
V_4 , V_233 ,
1 ,
0x156 + V_508 * 0x10 ,
16 ,
& V_499 ) ;
F_7 (
V_4 , V_233 ,
1 ,
0x157 + V_508 * 0x10 ,
16 ,
& V_499 ) ;
F_7 (
V_4 , V_233 ,
1 ,
0x158 + V_508 * 0x10 ,
16 ,
& V_499 ) ;
F_7 (
V_4 , V_233 ,
1 ,
0x159 + V_508 * 0x10 ,
16 ,
& V_499 ) ;
}
F_34 (
V_4 , ( 0x1 << 4 ) ,
1 , 0x3 , 0 ,
V_249 ) ;
}
F_6 ( V_4 , 0x32f , 0x3 ) ;
if ( ( V_4 -> V_11 . V_206 == 4 ) || ( V_4 -> V_11 . V_206 == 6 ) )
F_34 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_247 ) ;
if ( ( V_4 -> V_11 . V_206 == 3 ) || ( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) ) {
if ( ( V_4 -> V_62 -> V_70 >= 8 )
&& ( V_4 -> V_62 -> V_68 & V_517 ) )
V_488 = 1 ;
if ( V_488 ) {
F_47 ( V_4 , V_518 ,
0x5 ) ;
F_47 ( V_4 , V_519 ,
0x30 ) ;
F_47 ( V_4 , V_520 , 0x0 ) ;
F_54 ( V_4 ,
V_521 ,
0x1 ) ;
F_54 ( V_4 ,
V_522 ,
0x1 ) ;
V_503 = 0x1f ;
V_504 = 0x6f ;
V_505 = 0xaa ;
} else {
V_503 = 0x2b ;
V_504 = 0x7f ;
V_505 = 0xee ;
}
if ( F_13 ( V_4 -> V_42 ) ) {
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
F_55 ( V_4 , V_523 , V_524 ,
V_508 , V_525 ,
V_503 ) ;
F_55 ( V_4 , V_523 , V_524 ,
V_508 , V_526 ,
V_504 ) ;
F_55 ( V_4 , V_523 , V_524 ,
V_508 ,
V_527 ,
V_505 ) ;
}
}
}
if ( F_51 ( V_4 ) ) {
if ( F_13 ( V_4 -> V_42 ) ) {
if ( ( V_4 -> V_11 . V_206 == 3 )
|| ( V_4 -> V_11 . V_206 == 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) )
V_506 = 0x7f ;
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
if ( V_506 != 0 )
F_55 (
V_4 , V_523 ,
V_524 , V_508 ,
V_528 ,
V_506 ) ;
}
if ( V_4 -> V_11 . V_206 == 5 ) {
for ( V_508 = 0 ; V_508 <= 1 ;
V_508 ++ ) {
F_55 ( V_4 , V_523 ,
V_524 , V_508 ,
V_526 ,
0x13 ) ;
F_55 ( V_4 , V_523 ,
V_524 , V_508 ,
V_525 ,
0x1f ) ;
F_55 (
V_4 , V_523 ,
V_524 , V_508 ,
V_527 ,
0xee ) ;
F_55 ( V_4 , V_523 ,
V_524 , V_508 ,
V_529 ,
0x8a ) ;
F_55 (
V_4 , V_523 ,
V_524 , V_508 ,
V_530 ,
0x3e ) ;
}
} else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
if ( F_33 ( V_4 -> V_42 ) ==
0 ) {
F_55 ( V_4 , V_523 ,
V_524 , 0 ,
V_525 ,
0x14 ) ;
F_55 ( V_4 , V_523 ,
V_524 , 1 ,
V_525 ,
0x12 ) ;
} else {
F_55 ( V_4 , V_523 ,
V_524 , 0 ,
V_525 ,
0x16 ) ;
F_55 ( V_4 , V_523 ,
V_524 , 1 ,
V_525 ,
0x16 ) ;
}
}
} else {
V_286 = F_45 ( F_28 (
V_4 -> V_42 ) ) ;
if ( ( ( V_286 >= 5180 ) && ( V_286 <= 5230 ) )
|| ( ( V_286 >= 5745 ) && ( V_286 <= 5805 ) ) ) {
F_55 ( V_4 , V_523 , V_524 ,
0 , V_531 ,
0xff ) ;
F_55 ( V_4 , V_523 , V_524 ,
1 , V_531 ,
0xff ) ;
}
}
} else {
if ( V_4 -> V_11 . V_206 != 5 ) {
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
F_55 ( V_4 , V_523 , V_524 ,
V_508 ,
V_532 ,
0x61 ) ;
F_55 ( V_4 , V_523 , V_524 ,
V_508 ,
V_528 , 0x70 ) ;
}
}
}
if ( V_4 -> V_11 . V_206 == 4 ) {
F_7 ( V_4 , V_512 , 1 ,
0x05 , 16 ,
& V_480 ) ;
F_7 ( V_4 , V_512 , 1 ,
0x15 , 16 ,
& V_480 ) ;
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
F_55 ( V_4 , V_523 , V_524 , V_508 ,
V_533 , 0x0 ) ;
F_55 ( V_4 , V_523 , V_524 , V_508 ,
V_534 , 0x3f ) ;
F_55 ( V_4 , V_523 , V_524 , V_508 ,
V_535 , 0x3f ) ;
}
} else {
F_37 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , 0xa6 , ( 0x1 << 0 ) , 0 ) ;
F_37 ( V_4 , 0x8f , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 0 ) , 0 ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_7 ( V_4 , V_512 , 1 ,
0x05 , 16 ,
& V_481 ) ;
F_7 ( V_4 , V_512 , 1 ,
0x15 , 16 ,
& V_481 ) ;
F_37 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , 0x8f , ( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 2 ) , 0 ) ;
}
F_6 ( V_4 , 0x6a , 0x2 ) ;
F_7 ( V_4 , V_536 , 1 , 256 , 32 ,
& V_479 ) ;
F_7 ( V_4 , V_233 , 2 , 0x138 , 16 ,
& V_486 ) ;
F_7 ( V_4 , V_233 , 1 , 0x141 , 16 ,
& V_484 ) ;
F_7 ( V_4 , V_233 , 3 , 0x133 , 16 ,
& V_485 ) ;
F_7 ( V_4 , V_233 , 2 , 0x146 , 16 ,
& V_487 ) ;
F_7 ( V_4 , V_233 , 1 , 0x123 , 16 ,
& V_483 ) ;
F_7 ( V_4 , V_233 , 1 , 0x12A , 16 ,
& V_482 ) ;
if ( F_33 ( V_4 -> V_42 ) == 0 ) {
F_7 ( V_4 , V_536 , 1 , 3 ,
32 , & V_478 ) ;
F_7 ( V_4 , V_536 , 1 ,
127 , 32 , & V_478 ) ;
} else {
V_478 = V_537 [ 3 ] ;
F_7 ( V_4 , V_536 , 1 , 3 ,
32 , & V_478 ) ;
V_478 = V_537 [ 127 ] ;
F_7 ( V_4 , V_536 , 1 ,
127 , 32 , & V_478 ) ;
}
F_46 ( V_4 ) ;
V_151 =
( F_27 ( V_4 -> V_42 ) ) ? V_4 -> V_44 .
V_151 : V_4 -> V_43 . V_151 ;
if ( V_151 == 0 ) {
V_465 =
F_56 ( V_4 , 0 ) ;
if ( V_465 != V_538 ) {
V_467 [ 3 ] = 0x70 ;
V_468 [ 3 ] = 0x70 ;
V_472 [ 3 ] = 2 ;
} else {
V_467 [ 3 ] = 0x80 ;
V_468 [ 3 ] = 0x80 ;
V_472 [ 3 ] = 3 ;
}
} else if ( V_151 == 1 ) {
if ( V_465 != V_538 ) {
V_467 [ 3 ] = 0x7c ;
V_468 [ 3 ] = 0x7c ;
V_472 [ 3 ] = 2 ;
} else {
V_467 [ 3 ] = 0x8c ;
V_468 [ 3 ] = 0x8c ;
V_472 [ 3 ] = 1 ;
}
} else if ( V_151 == 2 ) {
if ( V_4 -> V_11 . V_539 == V_540 ) {
if ( ( V_4 -> V_11 . V_206 == 5 )
|| ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
if ( V_465 ==
V_538 ) {
V_467 [ 3 ] =
0x8c ;
V_468 [ 3 ] =
0x8c ;
V_472 [ 3 ] = 0 ;
} else {
V_467 [ 3 ] =
0x96 ;
V_468 [ 3 ] =
0x96 ;
V_472 [ 3 ] = 0 ;
}
}
}
} else if ( V_151 == 3 ) {
if ( V_465 == V_538 ) {
V_467 [ 3 ] = 0x89 ;
V_468 [ 3 ] = 0x89 ;
V_472 [ 3 ] = 0 ;
}
} else if ( V_151 == 5 ) {
if ( V_465 != V_538 ) {
V_467 [ 3 ] = 0x80 ;
V_468 [ 3 ] = 0x80 ;
V_472 [ 3 ] = 3 ;
} else {
V_467 [ 3 ] = 0x70 ;
V_468 [ 3 ] = 0x70 ;
V_472 [ 3 ] = 2 ;
}
}
F_7 ( V_4 , V_512 , 4 , 0x08 , 16 ,
& V_467 ) ;
F_7 ( V_4 , V_512 , 4 , 0x18 , 16 ,
& V_468 ) ;
F_7 ( V_4 , V_512 , 4 , 0x0c , 16 ,
& V_472 ) ;
F_7 ( V_4 , V_512 , 4 , 0x1c , 16 ,
& V_472 ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_6 ( V_4 , 0x23f , 0x1f8 ) ;
F_6 ( V_4 , 0x240 , 0x1f8 ) ;
F_9 ( V_4 , V_513 ,
1 , 0 , 32 , & V_461 ) ;
V_461 = V_461 & 0xffffff ;
F_7 ( V_4 , V_513 ,
1 , 0 , 32 , & V_461 ) ;
V_455 = 293 ;
V_456 = 435 ;
V_457 = 261 ;
V_458 = 366 ;
V_459 = 205 ;
V_460 = 32 ;
F_6 ( V_4 , 0x145 , V_455 ) ;
F_6 ( V_4 , 0x146 , V_456 ) ;
F_6 ( V_4 , 0x147 , V_457 ) ;
F_6 ( V_4 , 0x148 , V_458 ) ;
F_6 ( V_4 , 0x149 , V_459 ) ;
F_6 ( V_4 , 0x14a , V_460 ) ;
F_6 ( V_4 , 0x38 , 0xC ) ;
F_6 ( V_4 , 0x2ae , 0xC ) ;
F_30 ( V_4 , V_541 ,
V_439 ,
V_447 ,
F_52 ( V_439 ) ) ;
if ( F_51 ( V_4 ) )
F_30 ( V_4 , V_514 ,
V_451 ,
V_453 ,
F_52 ( V_451 ) ) ;
if ( ( V_4 -> V_62 -> V_542 != 0x3 ) &&
( V_4 -> V_62 -> V_542 != V_4 -> V_62 -> V_543 ) ) {
if ( F_51 ( V_4 ) ) {
V_450 [ 5 ] = 59 ;
V_450 [ 6 ] = 1 ;
V_448 [ 7 ] =
V_230 ;
}
F_30 (
V_4 , V_514 ,
V_448 ,
V_450 ,
F_52 ( V_448 ) ) ;
}
if ( F_13 ( V_4 -> V_42 ) )
F_6 ( V_4 , 0x6a , 0x2 ) ;
else
F_6 ( V_4 , 0x6a , 0x9c40 ) ;
F_37 ( V_4 , 0x294 , ( 0xf << 8 ) , ( 7 << 8 ) ) ;
if ( F_33 ( V_4 -> V_42 ) == 0 ) {
F_7 ( V_4 , V_536 , 1 , 3 ,
32 , & V_478 ) ;
F_7 ( V_4 , V_536 , 1 ,
127 , 32 , & V_478 ) ;
} else {
V_478 = V_544 [ 3 ] ;
F_7 ( V_4 , V_536 , 1 , 3 ,
32 , & V_478 ) ;
V_478 = V_544 [ 127 ] ;
F_7 ( V_4 , V_536 , 1 ,
127 , 32 , & V_478 ) ;
}
F_46 ( V_4 ) ;
F_7 ( V_4 , V_512 , 1 , 0x00 , 16 ,
& V_466 ) ;
F_7 ( V_4 , V_512 , 1 , 0x10 , 16 ,
& V_466 ) ;
V_151 =
( F_27 ( V_4 -> V_42 ) ) ? V_4 -> V_44 .
V_151 : V_4 -> V_43 . V_151 ;
if ( V_151 == 0 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 4 ) ) {
V_471 = V_469 ;
V_475 = V_473 ;
} else {
V_471 = V_470 ;
V_475 = V_474 ;
}
V_465 =
F_56 ( V_4 , 0 ) ;
if ( V_465 != V_538 ) {
switch ( V_465 ) {
case V_545 :
V_471 [ 3 ] = 0x89 ;
V_475 [ 3 ] = 0 ;
break;
case V_546 :
V_471 [ 3 ] = 0x89 ;
V_475 [ 3 ] = 0 ;
break;
case V_547 :
V_471 [ 3 ] = 0x89 ;
V_475 [ 3 ] = 0 ;
break;
default:
break;
}
}
F_7 ( V_4 , V_512 , 4 ,
0x08 , 16 , V_471 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x18 , 16 , V_471 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x0c , 16 , V_475 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x1c , 16 , V_475 ) ;
} else if ( V_151 == 1 ) {
F_7 ( V_4 , V_512 , 4 ,
0x08 , 16 , V_476 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x18 , 16 , V_476 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x0c , 16 , V_477 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x1c , 16 , V_477 ) ;
} else if ( V_151 == 2 ) {
T_2 V_548 [] = { 0xa2 , 0xb4 , 0xb4 , 0x74 } ;
T_2 V_549 [] = { 0x02 , 0x02 , 0x02 , 0x04 } ;
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ) {
V_465 =
F_56 ( V_4 , 0 ) ;
if ( V_465 != V_538 ) {
V_548 [ 3 ] = 0x8e ;
V_549 [ 3 ] = 0x03 ;
} else {
V_548 [ 3 ] = 0x94 ;
V_549 [ 3 ] = 0x03 ;
}
} else if ( F_23 ( V_4 -> V_11 . V_12 , 5 ) ) {
V_548 [ 3 ] = 0x84 ;
V_549 [ 3 ] = 0x02 ;
}
F_7 ( V_4 , V_512 , 4 ,
0x08 , 16 , V_548 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x18 , 16 , V_548 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x0c , 16 , V_549 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x1c , 16 , V_549 ) ;
} else if ( V_151 == 3 ) {
V_465 =
F_56 ( V_4 , 0 ) ;
if ( ( F_3 ( V_4 -> V_11 . V_12 , 4 ) )
&& ( V_465 == V_538 ) ) {
T_2 V_550 [] = {
0xa2 , 0xb4 , 0xb4 , 0x270
} ;
T_2 V_551 [] = {
0x02 , 0x02 , 0x02 , 0x00
} ;
F_7 ( V_4 ,
V_512 , 4 ,
0x08 , 16 , V_550 ) ;
F_7 ( V_4 ,
V_512 , 4 ,
0x18 , 16 , V_550 ) ;
F_7 ( V_4 ,
V_512 , 4 ,
0x0c , 16 , V_551 ) ;
F_7 ( V_4 ,
V_512 , 4 ,
0x1c , 16 , V_551 ) ;
}
} else if ( ( V_151 == 4 ) || ( V_151 == 5 ) ) {
T_2 V_548 [] = { 0xa2 , 0xb4 , 0xb4 , 0x0 } ;
T_2 V_549 [] = { 0x02 , 0x02 , 0x02 , 0x0 } ;
T_2 V_552 [ 2 ] , V_553 [ 2 ] ;
V_465 =
F_56 ( V_4 , 0 ) ;
if ( V_465 != V_538 ) {
V_552 [ 0 ] = ( V_151 == 4 ) ? 0x8e : 0x89 ;
V_552 [ 1 ] = ( V_151 == 4 ) ? 0x96 : 0x89 ;
V_553 [ 0 ] = ( V_151 == 4 ) ? 2 : 0 ;
V_553 [ 1 ] = ( V_151 == 4 ) ? 2 : 0 ;
} else {
V_552 [ 0 ] = ( V_151 == 4 ) ? 0x89 : 0x74 ;
V_552 [ 1 ] = ( V_151 == 4 ) ? 0x8b : 0x70 ;
V_553 [ 0 ] = ( V_151 == 4 ) ? 2 : 0 ;
V_553 [ 1 ] = ( V_151 == 4 ) ? 2 : 0 ;
}
V_548 [ 3 ] = V_552 [ 0 ] ;
V_549 [ 3 ] = V_553 [ 0 ] ;
F_7 ( V_4 , V_512 , 4 ,
0x08 , 16 , V_548 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x0c , 16 , V_549 ) ;
V_548 [ 3 ] = V_552 [ 1 ] ;
V_549 [ 3 ] = V_553 [ 1 ] ;
F_7 ( V_4 , V_512 , 4 ,
0x18 , 16 , V_548 ) ;
F_7 ( V_4 , V_512 , 4 ,
0x1c , 16 , V_549 ) ;
}
F_47 ( V_4 ,
( V_554 | V_419 ) ,
0x0 ) ;
F_47 ( V_4 ,
( V_554 | V_420 ) ,
0x0 ) ;
F_47 ( V_4 ,
( V_555 | V_419 ) ,
0x6 ) ;
F_47 ( V_4 ,
( V_555 | V_420 ) ,
0x6 ) ;
F_47 ( V_4 ,
( V_556 | V_419 ) ,
0x7 ) ;
F_47 ( V_4 ,
( V_556 | V_420 ) ,
0x7 ) ;
F_47 ( V_4 ,
( V_557 | V_419 ) ,
0x88 ) ;
F_47 ( V_4 ,
( V_557 | V_420 ) ,
0x88 ) ;
F_47 ( V_4 ,
( V_558 | V_419 ) ,
0x0 ) ;
F_47 ( V_4 ,
( V_558 | V_420 ) ,
0x0 ) ;
F_47 ( V_4 ,
( V_559 | V_419 ) ,
0x0 ) ;
F_47 ( V_4 ,
( V_559 | V_420 ) ,
0x0 ) ;
V_153 =
( F_27 ( V_4 -> V_42 ) ) ? V_4 -> V_44 .
V_153 : V_4 -> V_43 . V_153 ;
if ( V_153 == 7 ) {
F_40 ( V_4 , V_100 ) ;
F_40 ( V_4 , V_104 ) ;
}
F_41 ( V_4 , V_4 -> V_62 -> V_543 ) ;
if ( ( ( V_4 -> V_62 -> V_68 & V_560 ) &&
( F_27 ( V_4 -> V_42 ) ) ) ||
( ( ( V_4 -> V_62 -> V_68 & V_561 ) ||
( V_4 -> V_62 -> V_68 & V_562 ) ) &&
( F_13 ( V_4 -> V_42 ) ) ) ) {
V_463 = 0x00088888 ;
V_462 = 0x00088888 ;
V_464 = 0x00088888 ;
} else {
V_463 = 0x88888888 ;
V_462 = 0x88888888 ;
V_464 = 0x88888888 ;
}
F_7 ( V_4 , V_513 ,
1 , 1 , 32 , & V_463 ) ;
F_7 ( V_4 , V_513 ,
1 , 2 , 32 , & V_462 ) ;
F_7 ( V_4 , V_513 ,
1 , 3 , 32 , & V_464 ) ;
if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) ) {
if ( F_27 ( V_4 -> V_42 ) ) {
F_47 ( V_4 ,
V_563 |
V_564 , 0x70 ) ;
F_47 ( V_4 ,
V_563 |
V_565 , 0x70 ) ;
}
}
if ( ! V_4 -> V_566 ) {
F_6 ( V_4 , 0x224 , 0x3eb ) ;
F_6 ( V_4 , 0x225 , 0x3eb ) ;
F_6 ( V_4 , 0x226 , 0x341 ) ;
F_6 ( V_4 , 0x227 , 0x341 ) ;
F_6 ( V_4 , 0x228 , 0x42b ) ;
F_6 ( V_4 , 0x229 , 0x42b ) ;
F_6 ( V_4 , 0x22a , 0x381 ) ;
F_6 ( V_4 , 0x22b , 0x381 ) ;
F_6 ( V_4 , 0x22c , 0x42b ) ;
F_6 ( V_4 , 0x22d , 0x42b ) ;
F_6 ( V_4 , 0x22e , 0x381 ) ;
F_6 ( V_4 , 0x22f , 0x381 ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ) {
if ( V_4 -> V_62 -> V_68 & V_567 )
F_57 ( V_4 -> V_62 -> V_568 , V_569 ,
V_570 ,
V_570 , V_571 ) ;
}
} else {
if ( V_4 -> V_62 -> V_68 & V_572 ||
( V_4 -> V_62 -> V_573 == 0x8b ) ) {
T_3 V_169 ;
T_4 V_574 [] = { 1 , 6 , 6 , 2 , 4 , 20 , 1 } ;
for ( V_169 = 0 ; V_169 < F_52 ( V_436 ) ; V_169 ++ )
V_436 [ V_169 ] = V_574 [ V_169 ] ;
}
if ( F_27 ( V_4 -> V_42 ) && V_4 -> V_66 ) {
F_58 ( V_4 , V_575 , 0xf7 ) ;
F_58 ( V_4 , V_576 , 0xf7 ) ;
} else {
F_54 ( V_4 , V_575 , 0x8 ) ;
F_54 ( V_4 , V_576 , 0x8 ) ;
}
V_254 = 0x000a ;
F_7 ( V_4 , 8 , 1 , 0 , 16 , & V_254 ) ;
F_7 ( V_4 , 8 , 1 , 0x10 , 16 , & V_254 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_254 = 0xcdaa ;
F_7 ( V_4 , 8 , 1 , 0x02 , 16 , & V_254 ) ;
F_7 ( V_4 , 8 , 1 , 0x12 , 16 , & V_254 ) ;
}
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
V_254 = 0x0000 ;
F_7 ( V_4 , 8 , 1 , 0x08 , 16 , & V_254 ) ;
F_7 ( V_4 , 8 , 1 , 0x18 , 16 , & V_254 ) ;
V_254 = 0x7aab ;
F_7 ( V_4 , 8 , 1 , 0x07 , 16 , & V_254 ) ;
F_7 ( V_4 , 8 , 1 , 0x17 , 16 , & V_254 ) ;
V_254 = 0x0800 ;
F_7 ( V_4 , 8 , 1 , 0x06 , 16 , & V_254 ) ;
F_7 ( V_4 , 8 , 1 , 0x16 , 16 , & V_254 ) ;
}
F_6 ( V_4 , 0xf8 , 0x02d8 ) ;
F_6 ( V_4 , 0xf9 , 0x0301 ) ;
F_6 ( V_4 , 0xfa , 0x02d8 ) ;
F_6 ( V_4 , 0xfb , 0x0301 ) ;
F_30 ( V_4 , V_514 , V_429 ,
V_436 ,
F_52 ( V_429 ) ) ;
F_30 ( V_4 , V_541 , V_437 ,
V_438 ,
F_52 ( V_437 ) ) ;
F_46 ( V_4 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
if ( F_4 ( V_4 , 0xa0 ) & V_577 )
F_57 ( V_4 -> V_62 -> V_568 , V_578 ,
V_579 ,
V_579 ,
V_571 ) ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 2 ) ) {
F_6 ( V_4 , 0x1e3 , 0x0 ) ;
F_6 ( V_4 , 0x1e4 , 0x0 ) ;
}
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0x90 , ( 0x1 << 7 ) , 0 ) ;
V_455 = 293 ;
V_456 = 435 ;
V_457 = 261 ;
V_458 = 366 ;
V_459 = 205 ;
V_460 = 32 ;
F_6 ( V_4 , 0x145 , V_455 ) ;
F_6 ( V_4 , 0x146 , V_456 ) ;
F_6 ( V_4 , 0x147 , V_457 ) ;
F_6 ( V_4 , 0x148 , V_458 ) ;
F_6 ( V_4 , 0x149 , V_459 ) ;
F_6 ( V_4 , 0x14a , V_460 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_37 ( V_4 , 0x142 , ( 0xf << 12 ) , 0 ) ;
F_6 ( V_4 , 0x192 , 0xb5 ) ;
F_6 ( V_4 , 0x193 , 0xa4 ) ;
F_6 ( V_4 , 0x194 , 0x0 ) ;
}
if ( F_23 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0x221 ,
V_580 ,
V_580 ) ;
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static void F_59 ( struct V_3 * V_4 )
{
int V_217 , type = 2 ;
T_2 V_218 = 0x2c5 ;
for ( V_217 = 0 ; V_217 < V_219 ; V_217 ++ )
F_6 ( V_4 , V_218 + V_217 ,
V_220 [ type ] [ V_217 ] ) ;
}
static void F_60 ( struct V_3 * V_4 , T_4 V_581 , T_2 * V_582 )
{
if ( V_581 == 0 ) {
V_582 [ 0 ] = F_4 ( V_4 , 0x2c ) ;
V_582 [ 1 ] = F_4 ( V_4 , 0x42 ) ;
} else {
F_6 ( V_4 , 0x2c , V_582 [ 0 ] ) ;
F_6 ( V_4 , 0x42 , V_582 [ 1 ] ) ;
}
}
static void F_61 ( struct V_3 * V_4 )
{
T_4 V_250 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( F_13 ( V_4 -> V_42 ) ) {
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_584 , 0x5 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_585 , 0xe ) ;
if ( V_4 -> V_11 . V_206 != 5 )
F_62 ( V_4 , V_523 , V_583 ,
V_250 , V_586 , 0 ) ;
if ( ! F_23 ( V_4 -> V_11 . V_12 , 7 ) )
F_62 ( V_4 , V_523 , V_583 ,
V_250 , V_587 , 0x1 ) ;
else
F_62 ( V_4 , V_523 , V_583 ,
V_250 , V_587 , 0x31 ) ;
} else {
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_584 , 0x9 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_585 , 0xc ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_587 , 0 ) ;
if ( V_4 -> V_11 . V_206 != 5 ) {
if ( ! F_23 ( V_4 -> V_11 . V_12 , 7 ) )
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_586 , 0x1 ) ;
else
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_586 , 0x31 ) ;
}
}
F_62 ( V_4 , V_523 , V_583 , V_250 , V_588 ,
0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_589 ,
0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_590 ,
0x3 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_591 ,
0x0 ) ;
}
} else {
F_63 ( V_4 , V_592 , V_593 ,
( F_13 ( V_4 -> V_42 ) ) ? 0x128 :
0x80 ) ;
F_63 ( V_4 , V_592 , V_594 , 0x0 ) ;
F_63 ( V_4 , V_592 , V_595 , 0x29 ) ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
F_64 ( V_4 , V_592 , V_583 , V_250 , V_588 ,
0x0 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 , V_589 ,
0x0 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 , V_590 ,
0x3 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 , V_596 ,
0x0 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 , V_591 ,
0x8 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 , V_597 ,
0x0 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 , V_598 ,
0x0 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_584 , 0x5 ) ;
if ( V_4 -> V_11 . V_206 != 5 )
F_64 ( V_4 , V_592 , V_583 ,
V_250 , V_586 , 0x0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 5 ) )
F_64 ( V_4 , V_592 , V_583 ,
V_250 , V_587 , 0x31 ) ;
else
F_64 ( V_4 , V_592 , V_583 ,
V_250 , V_587 , 0x11 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_585 , 0xe ) ;
} else {
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_584 , 0x9 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_586 , 0x31 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_587 , 0x0 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_585 , 0xc ) ;
}
}
}
}
static void
F_65 ( struct V_3 * V_4 , T_2 V_236 , T_2 V_237 ,
T_4 V_238 , T_4 V_239 )
{
T_4 V_241 ;
T_2 V_13 = 0 , V_599 = 0 , V_242 = 0 , V_243 = 0 , V_244 =
0 , V_245 = 0 ;
T_4 V_600 = 0 , V_246 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) && F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_244 = V_236 ;
for ( V_241 = 0 ; V_241 < 2 ; V_241 ++ ) {
switch ( V_236 ) {
case ( 0x1 << 1 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x1 << 0 ) ;
V_246 = 0 ;
break;
case ( 0x1 << 2 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x1 << 1 ) ;
V_246 = 1 ;
break;
case ( 0x1 << 3 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x1 << 2 ) ;
V_246 = 2 ;
break;
case ( 0x1 << 4 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x1 << 4 ) ;
V_246 = 4 ;
break;
case ( 0x1 << 5 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x1 << 5 ) ;
V_246 = 5 ;
break;
case ( 0x1 << 6 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x1 << 6 ) ;
V_246 = 6 ;
break;
case ( 0x1 << 7 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x1 << 7 ) ;
V_246 = 7 ;
break;
case ( 0x1 << 8 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x7 << 8 ) ;
V_246 = 8 ;
break;
case ( 0x1 << 11 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
V_245 = ( 0x7 << 13 ) ;
V_246 = 13 ;
break;
case ( 0x1 << 9 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0xf8 : 0xfa ;
V_245 = ( 0x7 << 0 ) ;
V_246 = 0 ;
break;
case ( 0x1 << 10 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0xf8 : 0xfa ;
V_245 = ( 0x7 << 4 ) ;
V_246 = 4 ;
break;
case ( 0x1 << 12 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7b : 0x7e ;
V_245 = ( 0xffff << 0 ) ;
V_246 = 0 ;
break;
case ( 0x1 << 13 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0x7c : 0x7f ;
V_245 = ( 0xffff << 0 ) ;
V_246 = 0 ;
break;
case ( 0x1 << 14 ) :
V_242 = ( V_241 == 0 ) ? 0xe7 : 0xec ;
V_243 = ( V_241 == 0 ) ? 0xf9 : 0xfb ;
V_245 = ( 0x3 << 6 ) ;
V_246 = 6 ;
break;
case ( 0x1 << 0 ) :
V_242 = ( V_241 == 0 ) ? 0xe5 : 0xe6 ;
V_243 = ( V_241 == 0 ) ? 0xf9 : 0xfb ;
V_245 = ( 0x1 << 15 ) ;
V_246 = 15 ;
break;
default:
V_13 = 0xffff ;
break;
}
if ( V_239 ) {
F_35 ( V_4 , V_242 , ~ V_244 ) ;
F_35 ( V_4 , V_243 , ~ V_245 ) ;
} else {
if ( ( V_238 == 0 )
|| ( V_238 & ( 1 << V_241 ) ) ) {
F_36 ( V_4 , V_242 , V_244 ) ;
if ( V_13 != 0xffff )
F_37 ( V_4 , V_243 ,
V_245 ,
( V_237 <<
V_246 ) ) ;
}
}
}
} else {
if ( V_239 ) {
F_35 ( V_4 , 0xec , ~ V_236 ) ;
V_237 = 0x0 ;
} else {
F_36 ( V_4 , 0xec , V_236 ) ;
}
for ( V_241 = 0 ; V_241 < 2 ; V_241 ++ ) {
switch ( V_236 ) {
case ( 0x1 << 1 ) :
case ( 0x1 << 9 ) :
case ( 0x1 << 12 ) :
case ( 0x1 << 13 ) :
case ( 0x1 << 14 ) :
V_13 = 0x78 ;
V_238 = 0x1 ;
break;
case ( 0x1 << 2 ) :
case ( 0x1 << 3 ) :
case ( 0x1 << 4 ) :
case ( 0x1 << 5 ) :
case ( 0x1 << 6 ) :
case ( 0x1 << 7 ) :
case ( 0x1 << 8 ) :
V_13 = ( V_241 == 0 ) ? 0x7a : 0x7d ;
break;
case ( 0x1 << 10 ) :
V_13 = ( V_241 == 0 ) ? 0x7b : 0x7e ;
break;
case ( 0x1 << 11 ) :
V_13 = ( V_241 == 0 ) ? 0x7c : 0x7f ;
break;
default:
V_13 = 0xffff ;
}
switch ( V_236 ) {
case ( 0x1 << 1 ) :
V_599 = ( 0x7 << 3 ) ;
V_600 = 3 ;
break;
case ( 0x1 << 9 ) :
V_599 = ( 0x1 << 2 ) ;
V_600 = 2 ;
break;
case ( 0x1 << 12 ) :
V_599 = ( 0x1 << 8 ) ;
V_600 = 8 ;
break;
case ( 0x1 << 13 ) :
V_599 = ( 0x1 << 9 ) ;
V_600 = 9 ;
break;
case ( 0x1 << 14 ) :
V_599 = ( 0xf << 12 ) ;
V_600 = 12 ;
break;
case ( 0x1 << 2 ) :
V_599 = ( 0x1 << 0 ) ;
V_600 = 0 ;
break;
case ( 0x1 << 3 ) :
V_599 = ( 0x1 << 1 ) ;
V_600 = 1 ;
break;
case ( 0x1 << 4 ) :
V_599 = ( 0x1 << 2 ) ;
V_600 = 2 ;
break;
case ( 0x1 << 5 ) :
V_599 = ( 0x3 << 4 ) ;
V_600 = 4 ;
break;
case ( 0x1 << 6 ) :
V_599 = ( 0x3 << 6 ) ;
V_600 = 6 ;
break;
case ( 0x1 << 7 ) :
V_599 = ( 0x1 << 8 ) ;
V_600 = 8 ;
break;
case ( 0x1 << 8 ) :
V_599 = ( 0x1 << 9 ) ;
V_600 = 9 ;
break;
case ( 0x1 << 10 ) :
V_599 = 0x1fff ;
V_600 = 0x0 ;
break;
case ( 0x1 << 11 ) :
V_599 = 0x1fff ;
V_600 = 0x0 ;
break;
default:
V_599 = 0x0 ;
V_600 = 0x0 ;
break;
}
if ( ( V_13 != 0xffff ) && ( V_238 & ( 1 << V_241 ) ) )
F_37 ( V_4 , V_13 , V_599 , ( V_237 << V_600 ) ) ;
}
F_36 ( V_4 , 0xec , ( 0x1 << 0 ) ) ;
F_36 ( V_4 , 0x78 , ( 0x1 << 0 ) ) ;
F_66 ( 1 ) ;
F_35 ( V_4 , 0xec , ~ ( 0x1 << 0 ) ) ;
}
}
static void F_67 ( struct V_3 * V_4 )
{
T_5 V_601 [ 4 ] ;
T_5 V_602 ;
if ( F_68 ( V_4 ) || F_69 ( V_4 ) || F_70 ( V_4 ) )
return;
if ( F_51 ( V_4 ) )
F_61 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_34 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 0 ,
V_247 ) ;
else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_65 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 0 ) ;
F_71 ( V_4 ) ;
F_72 ( V_4 , 4000 , 0 , 0 , 0 , false ) ;
F_66 ( 20 ) ;
V_602 =
F_73 ( V_4 , ( T_4 ) V_603 , V_601 ,
1 ) ;
F_71 ( V_4 ) ;
F_74 ( V_4 , V_604 , 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_34 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 1 ,
V_247 ) ;
else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_65 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 1 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_4 -> V_99 [ V_100 ] . V_605 =
( T_4 ) ( ( V_602 >> 24 ) & 0xff ) ;
V_4 -> V_99 [ V_100 ] . V_606 =
( T_4 ) ( ( V_602 >> 24 ) & 0xff ) ;
V_4 -> V_99 [ V_104 ] . V_605 =
( T_4 ) ( ( V_602 >> 8 ) & 0xff ) ;
V_4 -> V_99 [ V_104 ] . V_606 =
( T_4 ) ( ( V_602 >> 8 ) & 0xff ) ;
} else {
V_4 -> V_99 [ V_100 ] . V_605 =
( T_4 ) ( ( V_602 >> 24 ) & 0xff ) ;
V_4 -> V_99 [ V_104 ] . V_605 =
( T_4 ) ( ( V_602 >> 8 ) & 0xff ) ;
V_4 -> V_99 [ V_100 ] . V_606 =
( T_4 ) ( ( V_602 >> 16 ) & 0xff ) ;
V_4 -> V_99 [ V_104 ] . V_606 =
( T_4 ) ( ( V_602 ) & 0xff ) ;
}
}
static void F_75 ( struct V_3 * V_4 )
{
T_4 V_31 , V_607 , V_169 , V_608 ;
for ( V_31 = V_609 ; V_31 <= V_610 ; V_31 ++ )
V_4 -> V_611 [ V_31 ] = V_4 -> V_612 [ V_31 ] ;
for ( V_169 = 0 ; V_169 < 4 ; V_169 ++ ) {
V_607 = 0 ;
V_608 = 0 ;
switch ( V_169 ) {
case 0 :
if ( F_33 ( V_4 -> V_42 )
&& V_613 ) {
V_31 = V_614 ;
} else {
V_31 = ( F_33 ( V_4 -> V_42 ) ) ?
V_615 : V_616 ;
V_608 = 1 ;
}
break;
case 1 :
V_31 = ( F_33 ( V_4 -> V_42 ) ) ?
V_617 : V_618 ;
break;
case 2 :
V_31 = ( F_33 ( V_4 -> V_42 ) ) ?
V_619 : V_620 ;
break;
case 3 :
V_31 = ( F_33 ( V_4 -> V_42 ) ) ?
V_621 : V_622 ;
break;
}
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_31 = V_31 + V_608 ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ++ ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ++ ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ++ ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ++ ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ++ ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ++ ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_31 = V_31 + 1 - V_608 ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
V_4 -> V_611 [ 4 + 4 * ( V_607 ++ ) + V_169 ] =
V_4 -> V_612 [ V_31 ] ;
}
}
static void F_76 ( struct V_3 * V_4 )
{
T_1 V_31 ;
T_6 V_623 [ 2 ] , V_624 [ 2 ] , V_625 [ 2 ] ;
T_7 V_626 [ 2 ] ;
T_5 V_627 , V_628 , V_629 ;
T_4 V_465 ;
T_4 V_630 [ 2 ] ;
T_1 V_26 , V_27 , V_28 ;
T_1 V_254 [ 64 ] ;
T_4 V_250 ;
if ( F_77 ( V_4 -> V_62 -> V_631 , 11 ) || F_77 ( V_4 -> V_62 -> V_631 , 12 ) ) {
F_78 ( V_4 -> V_62 -> V_568 , V_632 , V_632 ) ;
( void ) F_79 ( V_4 -> V_79 , F_80 ( V_633 ) ) ;
F_66 ( 1 ) ;
}
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
F_36 ( V_4 , 0x122 , ( 0x1 << 0 ) ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_35 ( V_4 , 0x1e7 , ( T_2 ) ( ~ ( 0x1 << 15 ) ) ) ;
else
F_36 ( V_4 , 0x1e7 , ( 0x1 << 15 ) ) ;
if ( F_77 ( V_4 -> V_62 -> V_631 , 11 ) || F_77 ( V_4 -> V_62 -> V_631 , 12 ) )
F_78 ( V_4 -> V_62 -> V_568 , V_632 , 0 ) ;
if ( V_4 -> V_62 -> V_70 < 4 ) {
V_630 [ 0 ] = V_4 -> V_99 [ 0 ] . V_605 ;
V_630 [ 1 ] = V_4 -> V_99 [ 1 ] . V_605 ;
V_623 [ 0 ] = - 424 ;
V_623 [ 1 ] = - 424 ;
V_624 [ 0 ] = 5612 ;
V_624 [ 1 ] = 5612 ;
V_625 [ 1 ] = - 1393 ;
V_625 [ 0 ] = - 1393 ;
} else {
V_465 = F_56 ( V_4 , 0 ) ;
switch ( V_465 ) {
case V_538 :
V_630 [ 0 ] = V_4 -> V_99 [ 0 ] . V_605 ;
V_630 [ 1 ] = V_4 -> V_99 [ 1 ] . V_605 ;
V_623 [ 0 ] = V_4 -> V_99 [ 0 ] . V_105 ;
V_623 [ 1 ] = V_4 -> V_99 [ 1 ] . V_105 ;
V_624 [ 0 ] = V_4 -> V_99 [ 0 ] . V_107 ;
V_624 [ 1 ] = V_4 -> V_99 [ 1 ] . V_107 ;
V_625 [ 0 ] = V_4 -> V_99 [ 0 ] . V_108 ;
V_625 [ 1 ] = V_4 -> V_99 [ 1 ] . V_108 ;
break;
case V_545 :
V_630 [ 0 ] = V_4 -> V_99 [ 0 ] . V_606 ;
V_630 [ 1 ] = V_4 -> V_99 [ 1 ] . V_606 ;
V_623 [ 0 ] = V_4 -> V_99 [ 0 ] . V_126 ;
V_623 [ 1 ] = V_4 -> V_99 [ 1 ] . V_126 ;
V_624 [ 0 ] = V_4 -> V_99 [ 0 ] . V_128 ;
V_624 [ 1 ] = V_4 -> V_99 [ 1 ] . V_128 ;
V_625 [ 0 ] = V_4 -> V_99 [ 0 ] . V_129 ;
V_625 [ 1 ] = V_4 -> V_99 [ 1 ] . V_129 ;
break;
case V_546 :
V_630 [ 0 ] = V_4 -> V_99 [ 0 ] . V_606 ;
V_630 [ 1 ] = V_4 -> V_99 [ 1 ] . V_606 ;
V_623 [ 0 ] = V_4 -> V_99 [ 0 ] . V_116 ;
V_623 [ 1 ] = V_4 -> V_99 [ 1 ] . V_116 ;
V_624 [ 0 ] = V_4 -> V_99 [ 0 ] . V_118 ;
V_624 [ 1 ] = V_4 -> V_99 [ 1 ] . V_118 ;
V_625 [ 0 ] = V_4 -> V_99 [ 0 ] . V_119 ;
V_625 [ 1 ] = V_4 -> V_99 [ 1 ] . V_119 ;
break;
case V_547 :
V_630 [ 0 ] = V_4 -> V_99 [ 0 ] . V_606 ;
V_630 [ 1 ] = V_4 -> V_99 [ 1 ] . V_606 ;
V_623 [ 0 ] = V_4 -> V_99 [ 0 ] . V_135 ;
V_623 [ 1 ] = V_4 -> V_99 [ 1 ] . V_135 ;
V_624 [ 0 ] = V_4 -> V_99 [ 0 ] . V_137 ;
V_624 [ 1 ] = V_4 -> V_99 [ 1 ] . V_137 ;
V_625 [ 0 ] = V_4 -> V_99 [ 0 ] . V_138 ;
V_625 [ 1 ] = V_4 -> V_99 [ 1 ] . V_138 ;
break;
default:
V_630 [ 0 ] = V_4 -> V_99 [ 0 ] . V_605 ;
V_630 [ 1 ] = V_4 -> V_99 [ 1 ] . V_605 ;
V_623 [ 0 ] = - 424 ;
V_623 [ 1 ] = - 424 ;
V_624 [ 0 ] = 5612 ;
V_624 [ 1 ] = 5612 ;
V_625 [ 1 ] = - 1393 ;
V_625 [ 0 ] = - 1393 ;
break;
}
}
V_626 [ 0 ] = ( T_7 ) V_4 -> V_634 ;
V_626 [ 1 ] = ( T_7 ) V_4 -> V_634 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( V_4 -> V_43 . V_146 )
F_36 ( V_4 , 0x1e9 , ( 0x1 << 14 ) ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_250 = 0 ; V_250 <= 1 ; V_250 ++ ) {
if ( F_51 ( V_4 ) ) {
if ( F_13 ( V_4 -> V_42 ) )
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_585 ,
0xe ) ;
else
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_585 ,
0xc ) ;
}
}
} else {
if ( F_51 ( V_4 ) ) {
F_47 ( V_4 , V_635 |
V_564 ,
( F_27
( V_4 -> V_42 ) ) ?
0xc : 0xe ) ;
F_47 ( V_4 ,
V_635 |
V_565 ,
( F_27
( V_4 -> V_42 ) ) ?
0xc : 0xe ) ;
} else {
F_47 ( V_4 , V_635 |
V_564 , 0x11 ) ;
F_47 ( V_4 , V_635 |
V_565 , 0x11 ) ;
}
}
}
if ( F_77 ( V_4 -> V_62 -> V_631 , 11 ) || F_77 ( V_4 -> V_62 -> V_631 , 12 ) ) {
F_78 ( V_4 -> V_62 -> V_568 , V_632 , V_632 ) ;
( void ) F_79 ( V_4 -> V_79 , F_80 ( V_633 ) ) ;
F_66 ( 1 ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_37 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_636 << 0 ) ) ;
else
F_37 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_637 << 0 ) ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_37 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_636 << 0 ) ) ;
else if ( F_81 ( V_4 -> V_11 . V_12 , 1 ) )
F_37 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_637 << 0 ) ) ;
if ( F_77 ( V_4 -> V_62 -> V_631 , 11 ) || F_77 ( V_4 -> V_62 -> V_631 , 12 ) )
F_78 ( V_4 -> V_62 -> V_568 , V_632 , 0 ) ;
F_6 ( V_4 , 0x1e8 , ( 0x3 << 8 ) | ( 240 << 0 ) ) ;
F_6 ( V_4 , 0x1e9 ,
( 1 << 15 ) | ( V_630 [ 0 ] << 0 ) | ( V_630 [ 1 ] << 8 ) ) ;
F_6 ( V_4 , 0x1ea ,
( V_626 [ 0 ] << 0 ) |
( V_626 [ 1 ] << 8 ) ) ;
V_27 = 64 ;
V_28 = 0 ;
for ( V_26 = V_638 ;
V_26 <= V_639 ; V_26 ++ ) {
for ( V_31 = 0 ; V_31 < V_27 ; V_31 ++ ) {
V_627 = 8 *
( 16 * V_624 [ V_26 - 26 ] + V_625 [ V_26 - 26 ] * V_31 ) ;
V_628 = 32768 + V_623 [ V_26 - 26 ] * V_31 ;
V_629 = F_82 ( ( ( 4 * V_627 + V_628 / 2 ) / V_628 ) , - 8 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( V_31 <=
( T_3 ) ( 31 - V_630 [ V_26 - 26 ] + 1 ) )
V_629 =
F_82 ( V_629 ,
V_626
[ V_26 - 26 ] + 1 ) ;
}
V_254 [ V_31 ] = ( T_1 ) V_629 ;
}
F_7 ( V_4 , V_26 , V_27 , V_28 , 32 ,
V_254 ) ;
}
F_75 ( V_4 ) ;
F_7 ( V_4 , V_638 , 84 , 64 , 8 ,
V_4 -> V_611 ) ;
F_7 ( V_4 , V_639 , 84 , 64 , 8 ,
V_4 -> V_611 ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static T_1 * F_83 ( struct V_3 * V_4 )
{
T_1 * V_640 = NULL ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ( V_4 -> V_11 . V_206 == 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) )
V_640 =
V_641 ;
else if ( V_4 -> V_11 . V_206 == 3 )
V_640 =
V_642 ;
else if ( V_4 -> V_11 . V_206 == 5 )
V_640 =
V_643 ;
else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) )
V_640 =
V_644 ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 6 ) ) {
V_640 = V_645 ;
if ( V_4 -> V_62 -> V_646 == V_647 )
V_640 = V_648 ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 5 ) ) {
V_640 = V_648 ;
} else {
V_640 = V_649 ;
}
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ( V_4 -> V_11 . V_206 == 3 ) ||
( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) )
V_640 = V_650 ;
else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) )
V_640 =
V_651 ;
} else {
V_640 = V_652 ;
}
}
return V_640 ;
}
static void F_84 ( struct V_3 * V_4 )
{
if ( F_13 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_653 == 0 )
return;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_85 ( V_4 , V_654 ,
V_655 ,
V_4 -> V_656 .
V_657 [ 0 ] ) ;
F_85 ( V_4 , V_658 ,
V_655 ,
V_4 -> V_656 .
V_657 [ 1 ] ) ;
} else {
F_85 ( V_4 ,
V_659 | V_419 ,
V_660 ,
V_4 -> V_656 .
V_657 [ 0 ] ) ;
F_85 ( V_4 ,
V_659 | V_420 ,
V_660 ,
V_4 -> V_656 .
V_657 [ 1 ] ) ;
}
F_6 ( V_4 , 0x1a6 ,
V_4 -> V_656 . V_661 [ 0 ] ) ;
F_6 ( V_4 , 0x1ac ,
V_4 -> V_656 . V_661 [ 1 ] ) ;
F_6 ( V_4 , 0x1b2 ,
V_4 -> V_656 . V_661 [ 2 ] ) ;
F_6 ( V_4 , 0x1b8 ,
V_4 -> V_656 . V_661 [ 3 ] ) ;
F_6 ( V_4 , 0x1a4 ,
V_4 -> V_656 . V_661 [ 4 ] ) ;
F_6 ( V_4 , 0x1aa ,
V_4 -> V_656 . V_661 [ 5 ] ) ;
F_6 ( V_4 , 0x1b0 ,
V_4 -> V_656 . V_661 [ 6 ] ) ;
F_6 ( V_4 , 0x1b6 ,
V_4 -> V_656 . V_661 [ 7 ] ) ;
F_6 ( V_4 , 0x1a5 ,
V_4 -> V_656 . V_661 [ 8 ] ) ;
F_6 ( V_4 , 0x1ab ,
V_4 -> V_656 . V_661 [ 9 ] ) ;
F_6 ( V_4 , 0x1b1 ,
V_4 -> V_656 . V_661 [ 10 ] ) ;
F_6 ( V_4 , 0x1b7 ,
V_4 -> V_656 . V_661 [ 11 ] ) ;
} else {
if ( V_4 -> V_662 == 0 )
return;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_85 ( V_4 , V_654 ,
V_655 ,
V_4 -> V_656 .
V_663 [ 0 ] ) ;
F_85 ( V_4 , V_658 ,
V_655 ,
V_4 -> V_656 .
V_663 [ 1 ] ) ;
} else {
F_85 ( V_4 ,
V_659 | V_419 ,
V_660 ,
V_4 -> V_656 .
V_663 [ 0 ] ) ;
F_85 ( V_4 ,
V_659 | V_420 ,
V_660 ,
V_4 -> V_656 .
V_663 [ 1 ] ) ;
}
F_6 ( V_4 , 0x1a6 ,
V_4 -> V_656 . V_664 [ 0 ] ) ;
F_6 ( V_4 , 0x1ac ,
V_4 -> V_656 . V_664 [ 1 ] ) ;
F_6 ( V_4 , 0x1b2 ,
V_4 -> V_656 . V_664 [ 2 ] ) ;
F_6 ( V_4 , 0x1b8 ,
V_4 -> V_656 . V_664 [ 3 ] ) ;
F_6 ( V_4 , 0x1a4 ,
V_4 -> V_656 . V_664 [ 4 ] ) ;
F_6 ( V_4 , 0x1aa ,
V_4 -> V_656 . V_664 [ 5 ] ) ;
F_6 ( V_4 , 0x1b0 ,
V_4 -> V_656 . V_664 [ 6 ] ) ;
F_6 ( V_4 , 0x1b6 ,
V_4 -> V_656 . V_664 [ 7 ] ) ;
F_6 ( V_4 , 0x1a5 ,
V_4 -> V_656 . V_664 [ 8 ] ) ;
F_6 ( V_4 , 0x1ab ,
V_4 -> V_656 . V_664 [ 9 ] ) ;
F_6 ( V_4 , 0x1b1 ,
V_4 -> V_656 . V_664 [ 10 ] ) ;
F_6 ( V_4 , 0x1b7 ,
V_4 -> V_656 . V_664 [ 11 ] ) ;
}
}
static void F_86 ( struct V_3 * V_4 )
{
T_2 V_665 [ 2 ] ;
V_4 -> V_666 [ 0 ] = V_4 -> V_667 [ 0 ] ;
V_4 -> V_666 [ 1 ] = V_4 -> V_667 [ 0 ] ;
F_87 ( V_4 , 1 , V_4 -> V_667 [ 0 ] , true ) ;
F_87 ( V_4 , 2 , V_4 -> V_667 [ 1 ] , true ) ;
F_9 ( V_4 , V_233 , 2 , 0x110 , 16 ,
V_665 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
V_665 [ 0 ] = ( V_665 [ 0 ] & 0xF000 ) | 0x0F40 ;
V_665 [ 1 ] = ( V_665 [ 1 ] & 0xF000 ) | 0x0F40 ;
} else {
V_665 [ 0 ] = ( V_665 [ 0 ] & 0xF000 ) | 0x0F60 ;
V_665 [ 1 ] = ( V_665 [ 1 ] & 0xF000 ) | 0x0F60 ;
}
F_7 ( V_4 , V_233 , 2 , 0x110 , 16 ,
V_665 ) ;
}
static void F_88 ( struct V_3 * V_4 )
{
bool V_668 = false ;
T_4 V_669 = 0 ;
T_4 V_670 = 10 ;
if ( V_4 -> V_671 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ( V_4 -> V_11 . V_206 == 3 ) ||
( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) ) {
V_4 -> V_666 [ 0 ] =
V_670 ;
V_4 -> V_666 [ 1 ] =
V_670 ;
F_87 (
V_4 , 3 ,
V_670 ,
false ) ;
} else {
V_4 -> V_666 [ 0 ] =
V_669 ;
V_4 -> V_666 [ 1 ] =
V_669 ;
F_87 (
V_4 , 3 ,
V_669 ,
false ) ;
}
V_668 = true ;
} else if ( F_22 ( V_4 -> V_11 . V_12 , 5 ) ) {
F_89 ( V_4 , 11 , false ) ;
if ( V_4 -> V_62 -> V_543 != 3 ) {
V_4 -> V_666 [ 1 ] =
V_4 -> V_666 [ 0 ] ;
F_87 ( V_4 , 3 ,
V_4 ->
V_666 [ 0 ] ,
true ) ;
V_668 = true ;
}
} else if ( F_23 ( V_4 -> V_11 . V_12 , 5 ) ) {
if ( F_51 ( V_4 ) ) {
if ( F_13 ( V_4 -> V_42 ) ) {
F_89 ( V_4 , 12 ,
false ) ;
} else {
V_4 -> V_666 [ 0 ] = 80 ;
V_4 -> V_666 [ 1 ] = 80 ;
F_87 ( V_4 , 3 , 80 ,
false ) ;
V_668 = true ;
}
} else {
F_86 ( V_4 ) ;
V_668 = true ;
}
} else if ( F_23 ( V_4 -> V_11 . V_12 , 6 ) ) {
if ( F_51 ( V_4 ) ) {
if ( F_13 ( V_4 -> V_42 ) )
F_89 ( V_4 , 12 ,
false ) ;
else
F_89 ( V_4 , 14 ,
false ) ;
} else {
F_86 ( V_4 ) ;
V_668 = true ;
}
}
} else {
F_89 ( V_4 , 10 , false ) ;
}
if ( V_668 )
F_9 ( V_4 , 15 , 1 , 87 , 16 ,
& V_4 -> V_672 ) ;
}
static void
F_90 ( struct V_3 * V_4 , T_4 V_236 , T_2 V_237 ,
T_4 V_673 )
{
T_2 V_599 ;
T_2 V_14 ;
T_4 V_250 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( V_673 == V_674
&& V_250 == V_104 )
continue;
else if ( V_673 == V_675
&& V_250 == V_100 )
continue;
if ( F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_599 = ( 0x1 << 10 ) ;
V_14 = 1 << 10 ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x91 :
0x92 , V_599 , V_14 ) ;
}
if ( V_236 == V_676 ) {
F_6 ( V_4 , ( V_250 == V_100 ) ? 0x91 :
0x92 , 0 ) ;
F_91 ( V_4 ,
V_677 ) ;
} else if ( V_236 == V_678 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_599 = ( 0x1 << 6 ) | ( 0x1 << 7 ) ;
V_14 = V_237 << 6 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
F_36 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
( 0x1 << 10 ) ) ;
F_35 ( V_4 , 0x2ff , ( T_2 )
~ ( 0x3 << 14 ) ) ;
F_36 ( V_4 , 0x2ff , ( 0x1 << 13 ) ) ;
F_36 ( V_4 , 0x2ff , ( 0x1 << 0 ) ) ;
} else {
V_599 = ( 0x1 << 6 ) |
( 0x1 << 7 ) |
( 0x1 << 8 ) | ( 0x1 << 9 ) ;
V_14 = V_237 << 6 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
V_599 = ( 0x1 << 0 ) ;
V_14 = 1 << 0 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xe7 : 0xec ,
V_599 , V_14 ) ;
V_599 = ( V_250 == V_100 ) ?
( 0x1 << 0 ) : ( 0x1 << 1 ) ;
V_14 = 1 << ( ( V_250 == V_100 ) ?
0 : 1 ) ;
F_37 ( V_4 , 0x78 , V_599 , V_14 ) ;
F_92 ( ( ( F_4 ( V_4 , 0x78 ) & V_14 )
!= 0 ) , 10000 ) ;
if ( F_93 ( F_4 ( V_4 , 0x78 ) & V_14 ,
L_1 ) )
return;
V_599 = ( 0x1 << 0 ) ;
V_14 = 0 << 0 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xe7 : 0xec ,
V_599 , V_14 ) ;
}
} else if ( V_236 == V_679 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_599 = ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
if ( F_27 ( V_4 -> V_42 ) )
V_14 = V_237 << 5 ;
else
V_14 = V_237 << 4 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
F_36 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
( 0x1 << 12 ) ) ;
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
V_599 = ( 0x1 << 5 ) ;
V_14 = V_237 << 5 ;
} else {
V_599 = ( 0x1 << 4 ) ;
V_14 = V_237 << 4 ;
}
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
}
} else if ( V_236 ==
V_680 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_27 ( V_4 -> V_42 ) ) {
V_599 = ( 0x1 << 0 ) ;
V_14 = V_237 << 0 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , V_14 ) ;
V_599 = ( 0x1 << 2 ) ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , 0 ) ;
} else {
V_599 = ( 0x1 << 2 ) ;
V_14 = V_237 << 2 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , V_14 ) ;
V_599 = ( 0x1 << 0 ) ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , 0 ) ;
}
V_599 = ( 0x1 << 11 ) ;
V_14 = 1 << 11 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
V_599 = ( 0x1 << 0 ) ;
V_14 = V_237 << 0 ;
} else {
V_599 = ( 0x1 << 2 ) ;
V_14 = V_237 << 2 ;
}
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
}
} else if ( V_236 ==
V_681 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_27 ( V_4 -> V_42 ) ) {
V_599 = ( 0x1 << 1 ) ;
V_14 = V_237 << 1 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , V_14 ) ;
V_599 = ( 0x1 << 3 ) ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , 0 ) ;
} else {
V_599 = ( 0x1 << 3 ) ;
V_14 = V_237 << 3 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , V_14 ) ;
V_599 = ( 0x1 << 1 ) ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91
: 0x92 , V_599 , 0 ) ;
}
V_599 = ( 0x1 << 11 ) ;
V_14 = 1 << 11 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
V_599 = ( 0x1 << 1 ) ;
V_14 = V_237 << 1 ;
} else {
V_599 = ( 0x1 << 3 ) ;
V_14 = V_237 << 3 ;
}
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x91 : 0x92 ,
V_599 , V_14 ) ;
}
}
}
}
}
void
F_89 ( struct V_3 * V_4 , T_5 V_682 ,
bool V_683 )
{
int V_684 ;
T_3 V_250 ;
T_2 V_685 , V_686 ;
T_5 V_687 ;
T_5 V_688 ;
T_5 V_689 [ 2 ] ;
T_2 V_690 ;
T_2 V_691 [ 4 ] ;
T_1 V_692 ;
T_2 V_693 = 250 ;
T_3 V_694 ;
bool V_695 = false ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_694 = 2 ;
else
V_694 = 1 ;
if ( F_33 ( V_4 -> V_42 ) )
V_692 = 5000 ;
else
V_692 = 2500 ;
F_87 ( V_4 , 1 , V_4 -> V_667 [ 0 ] , true ) ;
F_87 ( V_4 , 2 , V_4 -> V_667 [ 1 ] , true ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
V_695 = V_4 -> V_170 ;
V_4 -> V_170 = false ;
V_691 [ 0 ] = F_4 ( V_4 , 0x91 ) ;
V_691 [ 1 ] = F_4 ( V_4 , 0x92 ) ;
V_691 [ 2 ] = F_4 ( V_4 , 0xe7 ) ;
V_691 [ 3 ] = F_4 ( V_4 , 0xec ) ;
F_90 ( V_4 , V_679 , 1 ,
V_674 |
V_675 ) ;
if ( ! V_683 ) {
F_90 ( V_4 ,
V_678 ,
0x2 , V_674 ) ;
F_90 ( V_4 ,
V_678 ,
0x8 , V_675 ) ;
} else {
F_90 ( V_4 ,
V_678 ,
0x1 , V_674 ) ;
F_90 ( V_4 ,
V_678 ,
0x7 , V_675 ) ;
}
V_690 = F_4 ( V_4 , 0x01 ) ;
F_37 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_9 ( V_4 , 15 , 1 , 87 , 16 , & V_685 ) ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
V_688 = ( T_5 ) V_4 -> V_667 [ V_250 ] ;
for ( V_684 = 0 ; V_684 < 2 ;
V_684 ++ ) {
F_72 ( V_4 , V_692 , V_693 , 0 , 0 ,
false ) ;
if ( V_250 == V_100 )
V_686 = V_685 & 0xff00 ;
else
V_686 = V_685 & 0x00ff ;
F_7 ( V_4 , 15 , 1 , 87 , 16 , & V_686 ) ;
F_7 ( V_4 , 15 , 1 , 95 , 16 , & V_686 ) ;
F_66 ( 50 ) ;
F_94 ( V_4 , V_689 ,
V_696 ) ;
V_4 -> V_697 = 0 ;
F_71 ( V_4 ) ;
V_687 = ( V_682 * 4 ) - V_689 [ V_250 ] ;
V_688 -= V_694 * V_687 ;
if ( V_688 < 0 )
V_688 = 0 ;
else if ( V_688 > 127 )
V_688 = 127 ;
if ( F_27 ( V_4 -> V_42 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) &&
( V_4 -> V_44 . V_149 == 3 ) ) {
if ( V_688 < 30 )
V_688 = 30 ;
}
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 5 ) &&
( V_4 -> V_43 . V_149 == 3 ) ) {
if ( V_688 < 50 )
V_688 = 50 ;
}
}
F_87 ( V_4 , ( 1 << V_250 ) ,
( T_4 ) V_688 , true ) ;
}
V_4 -> V_666 [ V_250 ] = ( T_4 ) V_688 ;
if ( V_683 ) {
T_2 V_698 ;
T_2 V_699 ;
F_9 ( V_4 , 15 , 1 , 87 , 16 , & V_699 ) ;
F_72 ( V_4 , V_692 , V_693 , 0 , 0 ,
false ) ;
F_7 ( V_4 , 15 , 1 , 87 , 16 , & V_699 ) ;
F_7 ( V_4 , 15 , 1 , 95 , 16 , & V_699 ) ;
F_66 ( 100 ) ;
F_94 ( V_4 , V_689 ,
V_696 ) ;
F_9 ( V_4 , 7 , 1 , ( 0x110 + V_250 ) , 16 ,
& V_698 ) ;
F_95 ( 4000 ) ;
V_4 -> V_697 = 0 ;
F_71 ( V_4 ) ;
}
}
F_87 ( V_4 , 1 , V_4 -> V_666 [ 0 ] , true ) ;
F_87 ( V_4 , 2 , V_4 -> V_666 [ 1 ] , true ) ;
F_9 ( V_4 , 15 , 1 , 87 , 16 , & V_4 -> V_672 ) ;
F_6 ( V_4 , 0x01 , V_690 ) ;
F_6 ( V_4 , 0x91 , V_691 [ 0 ] ) ;
F_6 ( V_4 , 0x92 , V_691 [ 1 ] ) ;
F_6 ( V_4 , 0xe7 , V_691 [ 2 ] ) ;
F_6 ( V_4 , 0xec , V_691 [ 3 ] ) ;
V_4 -> V_170 = V_695 ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static void F_96 ( struct V_3 * V_4 )
{
void * V_30 ;
int V_508 ;
T_2 * V_700 = NULL ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
F_97 ( V_4 , 0 ,
& V_4 -> V_701 .
V_702 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_700 =
V_4 -> V_701 . V_703 ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_4 -> V_701 . V_703 [ 0 ] =
F_53 ( V_4 ,
V_704 |
V_564 ) ;
V_4 -> V_701 . V_703 [ 1 ] =
F_53 ( V_4 ,
V_705 |
V_564 ) ;
V_4 -> V_701 . V_703 [ 2 ] =
F_53 ( V_4 ,
V_704 |
V_565 ) ;
V_4 -> V_701 . V_703 [ 3 ] =
F_53 ( V_4 ,
V_705 |
V_565 ) ;
V_4 -> V_701 . V_703 [ 4 ] =
F_53 ( V_4 ,
V_706 |
V_564 ) ;
V_4 -> V_701 . V_703 [ 5 ] =
F_53 ( V_4 ,
V_707 |
V_564 ) ;
V_4 -> V_701 . V_703 [ 6 ] =
F_53 ( V_4 ,
V_706 |
V_565 ) ;
V_4 -> V_701 . V_703 [ 7 ] =
F_53 ( V_4 ,
V_707 |
V_565 ) ;
} else {
V_4 -> V_701 . V_703 [ 0 ] =
F_53 ( V_4 , V_708 ) ;
V_4 -> V_701 . V_703 [ 1 ] =
F_53 ( V_4 , V_709 ) ;
V_4 -> V_701 . V_703 [ 2 ] =
F_53 ( V_4 , V_710 ) ;
V_4 -> V_701 . V_703 [ 3 ] =
F_53 ( V_4 , V_711 ) ;
}
V_4 -> V_712 = V_4 -> V_42 ;
V_30 = V_4 -> V_701 . V_713 ;
} else {
F_97 ( V_4 , 0 ,
& V_4 -> V_701 .
V_714 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_700 =
V_4 -> V_701 . V_715 ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_4 -> V_701 . V_715 [ 0 ] =
F_53 ( V_4 ,
V_704 |
V_564 ) ;
V_4 -> V_701 . V_715 [ 1 ] =
F_53 ( V_4 ,
V_705 |
V_564 ) ;
V_4 -> V_701 . V_715 [ 2 ] =
F_53 ( V_4 ,
V_704 |
V_565 ) ;
V_4 -> V_701 . V_715 [ 3 ] =
F_53 ( V_4 ,
V_705 |
V_565 ) ;
V_4 -> V_701 . V_715 [ 4 ] =
F_53 ( V_4 ,
V_706 |
V_564 ) ;
V_4 -> V_701 . V_715 [ 5 ] =
F_53 ( V_4 ,
V_707 |
V_564 ) ;
V_4 -> V_701 . V_715 [ 6 ] =
F_53 ( V_4 ,
V_706 |
V_565 ) ;
V_4 -> V_701 . V_715 [ 7 ] =
F_53 ( V_4 ,
V_707 |
V_565 ) ;
} else {
V_4 -> V_701 . V_715 [ 0 ] =
F_53 ( V_4 , V_708 ) ;
V_4 -> V_701 . V_715 [ 1 ] =
F_53 ( V_4 , V_709 ) ;
V_4 -> V_701 . V_715 [ 2 ] =
F_53 ( V_4 , V_710 ) ;
V_4 -> V_701 . V_715 [ 3 ] =
F_53 ( V_4 , V_711 ) ;
}
V_4 -> V_716 = V_4 -> V_42 ;
V_30 = V_4 -> V_701 . V_717 ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
V_700 [ 2 * V_508 ] =
F_98 ( V_4 , V_523 , V_583 , V_508 ,
V_718 ) ;
V_700 [ 2 * V_508 + 1 ] =
F_98 ( V_4 , V_523 , V_583 , V_508 ,
V_719 ) ;
V_700 [ 2 * V_508 + 4 ] =
F_98 ( V_4 , V_523 , V_583 , V_508 ,
V_720 ) ;
V_700 [ 2 * V_508 + 5 ] =
F_98 ( V_4 , V_523 , V_583 , V_508 ,
V_721 ) ;
}
}
F_9 ( V_4 , V_722 , 8 , 80 , 16 , V_30 ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static void F_99 ( struct V_3 * V_4 )
{
struct V_723 V_724 ;
F_9 ( V_4 , 15 , 4 , 0x50 , 16 , & V_724 ) ;
F_100 ( V_4 -> V_62 -> V_568 , V_725 , V_724 . V_726 ) ;
F_100 ( V_4 -> V_62 -> V_568 , V_725 + 2 , V_724 . V_624 ) ;
F_100 ( V_4 -> V_62 -> V_568 , V_725 + 4 , V_724 . V_623 ) ;
F_100 ( V_4 -> V_62 -> V_568 , V_725 + 6 , V_724 . V_625 ) ;
}
static void F_101 ( struct V_3 * V_4 )
{
T_2 * V_727 ;
T_2 V_728 [ 4 ] ;
T_2 * V_30 ;
int V_508 ;
T_2 * V_700 = NULL ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_712 == 0 )
return;
V_30 = V_4 -> V_701 . V_713 ;
V_727 = & V_4 -> V_701 . V_713 [ 5 ] ;
} else {
if ( V_4 -> V_716 == 0 )
return;
V_30 = V_4 -> V_701 . V_717 ;
V_727 = & V_4 -> V_701 . V_717 [ 5 ] ;
}
F_7 ( V_4 , V_722 , 4 , 80 , 16 , V_30 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_728 [ 0 ] = V_30 [ 0 ] ;
V_728 [ 1 ] = V_30 [ 1 ] ;
V_728 [ 2 ] = V_30 [ 2 ] ;
V_728 [ 3 ] = V_30 [ 3 ] ;
} else {
V_728 [ 0 ] = 0 ;
V_728 [ 1 ] = 0 ;
V_728 [ 2 ] = 0 ;
V_728 [ 3 ] = 0 ;
}
F_7 ( V_4 , V_722 , 4 , 88 , 16 ,
V_728 ) ;
F_7 ( V_4 , V_722 , 2 , 85 , 16 , V_727 ) ;
F_7 ( V_4 , V_722 , 2 , 93 , 16 , V_727 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_99 ( V_4 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_700 =
V_4 -> V_701 . V_703 ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_47 ( V_4 ,
V_704 |
V_564 ,
V_4 -> V_701 .
V_703 [ 0 ] ) ;
F_47 ( V_4 ,
V_705 |
V_564 ,
V_4 -> V_701 .
V_703 [ 1 ] ) ;
F_47 ( V_4 ,
V_704 |
V_565 ,
V_4 -> V_701 .
V_703 [ 2 ] ) ;
F_47 ( V_4 ,
V_705 |
V_565 ,
V_4 -> V_701 .
V_703 [ 3 ] ) ;
F_47 ( V_4 ,
V_706 |
V_564 ,
V_4 -> V_701 .
V_703 [ 4 ] ) ;
F_47 ( V_4 ,
V_707 |
V_564 ,
V_4 -> V_701 .
V_703 [ 5 ] ) ;
F_47 ( V_4 ,
V_706 |
V_565 ,
V_4 -> V_701 .
V_703 [ 6 ] ) ;
F_47 ( V_4 ,
V_707 |
V_565 ,
V_4 -> V_701 .
V_703 [ 7 ] ) ;
} else {
F_47 ( V_4 , V_708 ,
V_4 -> V_701 .
V_703 [ 0 ] ) ;
F_47 ( V_4 , V_709 ,
V_4 -> V_701 .
V_703 [ 1 ] ) ;
F_47 ( V_4 , V_710 ,
V_4 -> V_701 .
V_703 [ 2 ] ) ;
F_47 ( V_4 , V_711 ,
V_4 -> V_701 .
V_703 [ 3 ] ) ;
}
F_97 ( V_4 , 1 ,
& V_4 -> V_701 .
V_702 ) ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_700 =
V_4 -> V_701 . V_715 ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_47 ( V_4 ,
V_704 |
V_564 ,
V_4 -> V_701 .
V_715 [ 0 ] ) ;
F_47 ( V_4 ,
V_705 |
V_564 ,
V_4 -> V_701 .
V_715 [ 1 ] ) ;
F_47 ( V_4 ,
V_704 |
V_565 ,
V_4 -> V_701 .
V_715 [ 2 ] ) ;
F_47 ( V_4 ,
V_705 |
V_565 ,
V_4 -> V_701 .
V_715 [ 3 ] ) ;
F_47 ( V_4 ,
V_706 |
V_564 ,
V_4 -> V_701 .
V_715 [ 4 ] ) ;
F_47 ( V_4 ,
V_707 |
V_564 ,
V_4 -> V_701 .
V_715 [ 5 ] ) ;
F_47 ( V_4 ,
V_706 |
V_565 ,
V_4 -> V_701 .
V_715 [ 6 ] ) ;
F_47 ( V_4 ,
V_707 |
V_565 ,
V_4 -> V_701 .
V_715 [ 7 ] ) ;
} else {
F_47 ( V_4 , V_708 ,
V_4 -> V_701 .
V_715 [ 0 ] ) ;
F_47 ( V_4 , V_709 ,
V_4 -> V_701 .
V_715 [ 1 ] ) ;
F_47 ( V_4 , V_710 ,
V_4 -> V_701 .
V_715 [ 2 ] ) ;
F_47 ( V_4 , V_711 ,
V_4 -> V_701 .
V_715 [ 3 ] ) ;
}
F_97 ( V_4 , 1 ,
& V_4 -> V_701 .
V_714 ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
F_62 ( V_4 , V_523 , V_583 , V_508 ,
V_718 ,
V_700 [ 2 * V_508 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_508 ,
V_719 ,
V_700 [ 2 * V_508 + 1 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_508 ,
V_720 ,
V_700 [ 2 * V_508 + 4 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_508 ,
V_721 ,
V_700 [ 2 * V_508 + 5 ] ) ;
}
}
}
static void F_102 ( struct V_3 * V_4 )
{
T_1 V_31 ;
T_2 V_729 [ 7 ] ;
T_1 V_730 , V_731 , V_732 ;
T_7 V_733 , V_734 ;
T_7 V_735 , V_736 ;
T_1 V_26 , V_27 , V_28 ;
T_1 V_254 [ 128 ] ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
F_9 ( V_4 , 15 , 7 , 80 , 16 , V_729 ) ;
V_27 = 128 ;
V_28 = 320 ;
for ( V_26 = V_638 ;
V_26 <= V_639 ; V_26 ++ ) {
V_730 =
( V_26 ==
26 ) ? ( ( ( T_1 ) ( V_729 [ 0 ] & 0x3ff ) ) << 10 ) |
( V_729 [ 1 ] & 0x3ff )
: ( ( ( T_1 ) ( V_729 [ 2 ] & 0x3ff ) ) << 10 ) |
( V_729 [ 3 ] & 0x3ff ) ;
for ( V_31 = 0 ; V_31 < V_27 ; V_31 ++ )
V_254 [ V_31 ] = V_730 ;
F_7 ( V_4 , V_26 , V_27 , V_28 , 32 ,
V_254 ) ;
}
V_28 = 448 ;
for ( V_26 = V_638 ;
V_26 <= V_639 ; V_26 ++ ) {
V_731 =
( T_1 ) ( ( V_26 == 26 ) ? V_729 [ 5 ] : V_729 [ 6 ] ) ;
V_733 = ( T_7 ) ( ( V_731 >> 8 ) & 0xff ) ;
V_734 = ( T_7 ) ( ( V_731 ) & 0xff ) ;
for ( V_31 = 0 ; V_31 < V_27 ; V_31 ++ ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_735 = V_733 ;
V_736 = V_734 ;
} else {
V_735 = ( T_7 ) ( ( V_733 *
V_737 [ V_31 ] +
128 ) >> 8 ) ;
V_736 =
( T_7 ) ( ( V_734 *
V_737 [ V_31 ] +
128 ) >> 8 ) ;
}
V_732 = ( T_1 ) ( ( V_735 & 0xff ) << 8 ) ;
V_732 |= ( T_1 ) ( V_736 & 0xff ) ;
V_254 [ V_31 ] = V_732 ;
}
F_7 ( V_4 , V_26 , V_27 , V_28 , 32 ,
V_254 ) ;
}
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
F_100 ( V_4 -> V_62 -> V_568 , V_738 , 0xFFFF ) ;
F_100 ( V_4 -> V_62 -> V_568 , V_739 , 0xFFFF ) ;
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static void F_103 ( struct V_3 * V_4 )
{
T_4 V_740 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) && F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_33 ( V_4 -> V_42 ) )
V_740 = 3 ;
else
V_740 = 1 ;
if ( F_51 ( V_4 ) ) {
if ( F_33 ( V_4 -> V_42 ) )
V_740 = 5 ;
else
V_740 = 4 ;
}
F_6 ( V_4 , 0xe8 ,
( V_740 << 0 ) |
( V_740 << 3 ) |
( V_740 << 6 ) | ( V_740 << 9 ) ) ;
if ( F_51 ( V_4 ) ) {
if ( F_33 ( V_4 -> V_42 ) )
V_740 = 4 ;
else
V_740 = 1 ;
F_6 ( V_4 , 0xe9 ,
( V_740 << 0 ) |
( V_740 << 3 ) |
( V_740 << 6 ) | ( V_740 << 9 ) ) ;
}
}
}
static void
F_104 ( struct V_3 * V_4 , T_2 V_741 )
{
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) && F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ( F_28 ( V_4 -> V_42 ) == 11 ) &&
F_33 ( V_4 -> V_42 ) ) {
if ( ! V_4 -> V_742 ) {
F_47 ( V_4 ,
( V_743 |
V_419 ) ,
( ( V_4 -> V_744 +
V_741 ) | 0x80 ) ) ;
V_4 -> V_742 = true ;
}
} else {
if ( V_4 -> V_742 ) {
F_47 ( V_4 ,
( V_743 |
V_419 ) ,
( V_4 -> V_744 | 0x80 ) ) ;
V_4 -> V_742 = false ;
}
}
}
}
static void
F_105 ( struct V_3 * V_4 , int V_745 ,
int * V_746 , T_1 * V_747 )
{
int V_169 ;
T_1 V_21 ;
int V_748 ;
int V_749 =
F_33 ( V_4 -> V_42 ) ?
V_750 : V_751 ;
if ( V_4 -> V_752 ) {
for ( V_169 = 0 ; V_169 < V_4 -> V_753 . V_754 ; V_169 ++ ) {
V_748 = V_4 -> V_753 . V_748 [ V_169 ] ;
V_21 = ( V_748 >= 0 ) ?
( ( V_748 *
2 ) + 1 ) : ( V_749 + ( V_748 * 2 ) + 1 ) ;
F_7 (
V_4 , V_536 , 1 ,
V_21 , 32 ,
& V_4 -> V_753 . V_755 [ V_169 ] ) ;
}
V_4 -> V_753 . V_754 = 0 ;
V_4 -> V_752 = false ;
}
if ( ( V_747 != NULL ) && ( V_746 != NULL ) ) {
V_4 -> V_753 . V_754 = 0 ;
for ( V_169 = 0 ; V_169 < V_745 ; V_169 ++ ) {
V_748 = V_746 [ V_169 ] ;
V_21 = ( V_748 >= 0 ) ?
( ( V_748 * 2 ) + 1 ) :
( V_749 + ( V_748 * 2 ) + 1 ) ;
V_4 -> V_753 . V_748 [ V_169 ] = V_748 ;
F_9 ( V_4 , V_536 , 1 ,
V_21 , 32 ,
& V_4 -> V_753 .
V_755 [ V_169 ] ) ;
F_7 ( V_4 , V_536 , 1 ,
V_21 , 32 , & V_747 [ V_169 ] ) ;
V_4 -> V_753 . V_754 ++ ;
}
V_4 -> V_752 = true ;
}
}
static void F_106 ( struct V_3 * V_4 , T_4 V_756 )
{
T_2 V_254 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( ( F_28 ( V_4 -> V_42 ) == 11 ) &&
F_33 ( V_4 -> V_42 ) ) {
if ( ! V_4 -> V_757 ) {
V_254 = F_4 ( V_4 , 0x27d ) ;
V_4 -> V_758 [ 0 ] = V_254 & 0xff ;
V_254 &= 0xff00 ;
V_254 |= ( T_2 ) V_756 ;
F_6 ( V_4 , 0x27d , V_254 ) ;
V_254 = F_4 ( V_4 , 0x280 ) ;
V_4 -> V_758 [ 1 ] = V_254 & 0xff ;
V_254 &= 0xff00 ;
V_254 |= ( T_2 ) V_756 ;
F_6 ( V_4 , 0x280 , V_254 ) ;
V_254 = F_4 ( V_4 , 0x283 ) ;
V_4 -> V_758 [ 2 ] = V_254 & 0xff ;
V_254 &= 0xff00 ;
V_254 |= ( T_2 ) V_756 ;
F_6 ( V_4 , 0x283 , V_254 ) ;
V_4 -> V_757 = true ;
}
} else {
if ( V_4 -> V_757 ) {
V_254 = F_4 ( V_4 , 0x27d ) ;
V_254 &= 0xff00 ;
V_254 |= V_4 -> V_758 [ 0 ] ;
F_6 ( V_4 , 0x27d , V_254 ) ;
V_254 = F_4 ( V_4 , 0x280 ) ;
V_254 &= 0xff00 ;
V_254 |= V_4 -> V_758 [ 1 ] ;
F_6 ( V_4 , 0x280 , V_254 ) ;
V_254 = F_4 ( V_4 , 0x283 ) ;
V_254 &= 0xff00 ;
V_254 |= V_4 -> V_758 [ 2 ] ;
F_6 ( V_4 , 0x283 , V_254 ) ;
V_4 -> V_757 = false ;
}
}
}
}
static void F_107 ( struct V_3 * V_4 )
{
T_2 V_759 = 0 ;
int V_760 [] = { 57 , 58 } ;
T_1 V_761 [] = { 0x3ff , 0x3ff } ;
bool V_762 = false ;
T_3 V_763 = 0 ;
T_1 V_764 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
V_759 = F_28 ( V_4 -> V_42 ) ;
if ( V_4 -> V_171 ) {
F_104 (
V_4 ,
V_765 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( ( V_759 == 11 )
&& F_33 ( V_4 -> V_42 ) )
F_105 (
V_4 , 2 ,
V_760 ,
V_761 ) ;
else
F_105 ( V_4 , 0 ,
NULL ,
NULL ) ;
}
F_106 ( V_4 ,
V_766 ) ;
}
if ( ( V_4 -> V_175 )
&& F_13 ( V_4 -> V_42 ) ) {
if ( F_33 ( V_4 -> V_42 ) ) {
switch ( V_759 ) {
case 3 :
V_760 [ 0 ] = 57 ;
V_760 [ 1 ] = 58 ;
V_761 [ 0 ] = 0x22f ;
V_761 [ 1 ] = 0x25f ;
V_762 = true ;
break;
case 4 :
V_760 [ 0 ] = 41 ;
V_760 [ 1 ] = 42 ;
V_761 [ 0 ] = 0x22f ;
V_761 [ 1 ] = 0x25f ;
V_762 = true ;
break;
case 5 :
V_760 [ 0 ] = 25 ;
V_760 [ 1 ] = 26 ;
V_761 [ 0 ] = 0x24f ;
V_761 [ 1 ] = 0x25f ;
V_762 = true ;
break;
case 6 :
V_760 [ 0 ] = 9 ;
V_760 [ 1 ] = 10 ;
V_761 [ 0 ] = 0x22f ;
V_761 [ 1 ] = 0x24f ;
V_762 = true ;
break;
case 7 :
V_760 [ 0 ] = 121 ;
V_760 [ 1 ] = 122 ;
V_761 [ 0 ] = 0x18f ;
V_761 [ 1 ] = 0x24f ;
V_762 = true ;
break;
case 8 :
V_760 [ 0 ] = 105 ;
V_760 [ 1 ] = 106 ;
V_761 [ 0 ] = 0x22f ;
V_761 [ 1 ] = 0x25f ;
V_762 = true ;
break;
case 9 :
V_760 [ 0 ] = 89 ;
V_760 [ 1 ] = 90 ;
V_761 [ 0 ] = 0x22f ;
V_761 [ 1 ] = 0x24f ;
V_762 = true ;
break;
case 10 :
V_760 [ 0 ] = 73 ;
V_760 [ 1 ] = 74 ;
V_761 [ 0 ] = 0x22f ;
V_761 [ 1 ] = 0x24f ;
V_762 = true ;
break;
default:
V_762 = false ;
break;
}
}
if ( V_762 ) {
V_763 = F_52 ( V_760 ) ;
F_105 (
V_4 ,
V_763 ,
V_760 ,
V_761 ) ;
V_764 = 0 ;
} else {
F_105 ( V_4 , 0 , NULL ,
NULL ) ;
}
}
if ( ( V_4 -> V_173 ) &&
( F_27 ( V_4 -> V_42 ) ) ) {
switch ( V_759 ) {
case 54 :
V_760 [ 0 ] = 32 ;
V_761 [ 0 ] = 0x25f ;
break;
case 38 :
case 102 :
case 118 :
if ( ( V_4 -> V_62 -> V_646 == V_767 ) &&
( V_4 -> V_62 -> V_768 == V_769 ) ) {
V_760 [ 0 ] = 32 ;
V_761 [ 0 ] = 0x21f ;
} else {
V_760 [ 0 ] = 0 ;
V_761 [ 0 ] = 0x0 ;
}
break;
case 134 :
V_760 [ 0 ] = 32 ;
V_761 [ 0 ] = 0x21f ;
break;
case 151 :
V_760 [ 0 ] = 16 ;
V_761 [ 0 ] = 0x23f ;
break;
case 153 :
case 161 :
V_760 [ 0 ] = 48 ;
V_761 [ 0 ] = 0x23f ;
break;
default:
V_760 [ 0 ] = 0 ;
V_761 [ 0 ] = 0x0 ;
break;
}
if ( V_760 [ 0 ]
&& V_761 [ 0 ] )
F_105 (
V_4 , 1 ,
V_760 ,
V_761 ) ;
else
F_105 ( V_4 , 0 , NULL ,
NULL ) ;
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
}
void V_196 ( struct V_3 * V_4 )
{
T_2 V_14 ;
T_2 V_770 [ 2 ] ;
struct V_771 V_772 ;
T_4 V_773 ;
bool V_774 = false ;
T_3 V_250 ;
T_1 V_775 ;
bool V_776 = false ;
V_250 = 0 ;
if ( ! ( V_4 -> V_777 & V_778 ) )
V_4 -> V_777 |= V_779 ;
if ( ( F_108 ( V_4 ) ) && ( F_3 ( V_4 -> V_11 . V_12 , 5 ) ) &&
( ( V_4 -> V_62 -> V_768 == V_769 ) ||
( V_4 -> V_62 -> V_768 == V_780 ) ) ) {
if ( ( V_4 -> V_62 -> V_415 & V_416 ) &&
( F_13 ( V_4 -> V_42 ) ) )
F_109 ( & V_4 -> V_79 -> V_80 -> V_781 ,
V_782 , 0x40 ) ;
}
if ( ( ! F_51 ( V_4 ) ) && ( V_4 -> V_62 -> V_646 == V_783 ) )
F_110 ( & V_4 -> V_79 -> V_80 -> V_781 , 1 ,
~ V_784 , V_784 ) ;
if ( ( V_4 -> V_175 ) && F_13 ( V_4 -> V_42 ) &&
F_33 ( V_4 -> V_42 ) ) {
V_775 = F_79 ( V_4 -> V_79 ,
F_80 ( V_785 ) ) ;
F_111 ( V_4 -> V_79 , F_80 ( V_785 ) ,
~ ( V_786 | V_787 ) ) ;
F_112 ( V_4 -> V_79 , F_80 ( V_785 ) ,
V_775 ) ;
}
V_4 -> V_671 =
( F_51 ( V_4 ) ||
( F_3 ( V_4 -> V_11 . V_12 , 7 ) ||
( F_3 ( V_4 -> V_11 . V_12 , 5 )
&& V_4 -> V_62 -> V_68 & V_788 ) ) ) ;
V_4 -> V_789 = false ;
V_4 -> V_790 = 0 ;
F_12 ( V_4 ) ;
V_4 -> V_757 = false ;
V_4 -> V_752 = false ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_6 ( V_4 , 0xe7 , 0 ) ;
F_6 ( V_4 , 0xec , 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_6 ( V_4 , 0x342 , 0 ) ;
F_6 ( V_4 , 0x343 , 0 ) ;
F_6 ( V_4 , 0x346 , 0 ) ;
F_6 ( V_4 , 0x347 , 0 ) ;
}
F_6 ( V_4 , 0xe5 , 0 ) ;
F_6 ( V_4 , 0xe6 , 0 ) ;
} else {
F_6 ( V_4 , 0xec , 0 ) ;
}
F_6 ( V_4 , 0x91 , 0 ) ;
F_6 ( V_4 , 0x92 , 0 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 6 ) ) {
F_6 ( V_4 , 0x93 , 0 ) ;
F_6 ( V_4 , 0x94 , 0 ) ;
}
F_35 ( V_4 , 0xa1 , ~ 3 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_6 ( V_4 , 0x8f , 0 ) ;
F_6 ( V_4 , 0xa5 , 0 ) ;
} else {
F_6 ( V_4 , 0xa5 , 0 ) ;
}
if ( F_23 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
F_6 ( V_4 , 0x203 , 32 ) ;
F_6 ( V_4 , 0x201 , 32 ) ;
if ( V_4 -> V_62 -> V_68 & V_572 )
F_6 ( V_4 , 0x20d , 160 ) ;
else
F_6 ( V_4 , 0x20d , 184 ) ;
F_6 ( V_4 , 0x13a , 200 ) ;
F_6 ( V_4 , 0x70 , 80 ) ;
F_6 ( V_4 , 0x1ff , 48 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 8 ) )
F_25 ( V_4 , V_4 -> V_176 ) ;
F_113 ( V_4 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
F_6 ( V_4 , 0x180 , 0xaa8 ) ;
F_6 ( V_4 , 0x181 , 0x9a4 ) ;
}
if ( F_51 ( V_4 ) ) {
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) ,
( V_4 -> V_791 [ V_250 ] ) << 7 ) ;
}
F_26 ( V_4 ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 5 ) ) {
F_59 ( V_4 ) ;
}
F_48 ( V_4 ) ;
F_114 ( V_4 -> V_62 -> V_568 , V_792 ) ;
V_14 = F_4 ( V_4 , 0x01 ) ;
F_6 ( V_4 , 0x01 , V_14 | V_793 ) ;
F_6 ( V_4 , 0x01 , V_14 & ( ~ V_793 ) ) ;
F_114 ( V_4 -> V_62 -> V_568 , V_794 ) ;
F_115 ( V_4 -> V_62 -> V_568 , V_792 ) ;
F_116 ( V_4 , V_794 ) ;
F_91 ( V_4 , V_514 ) ;
F_91 ( V_4 , V_677 ) ;
F_116 ( V_4 , V_792 ) ;
F_49 ( V_4 , 0 , 0 ) ;
F_60 ( V_4 , 0 , V_770 ) ;
if ( F_13 ( V_4 -> V_42 ) )
F_5 ( V_4 ) ;
V_773 = V_4 -> V_64 ;
F_117 ( V_4 , V_67 ) ;
F_118 ( V_4 ) ;
F_67 ( V_4 ) ;
F_76 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
T_1 * V_640 = NULL ;
T_2 V_31 ;
T_6 V_203 = 0 ;
T_6 V_204 = 0 ;
T_5 V_205 ;
if ( F_51 ( V_4 ) ) {
V_640 = F_83 ( V_4 ) ;
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 3 ) )
V_640 =
V_795 ;
else if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) )
V_640 =
( V_4 -> V_44 . V_149 ==
3 ) ?
V_796 :
V_797 ;
else
V_640 =
V_798 ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_4 -> V_11 . V_206 == 5 )
V_640 =
V_799 ;
else if ( V_4 -> V_11 . V_206 == 3 )
V_640 =
V_800 ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 5 ) &&
( V_4 -> V_43 . V_149 == 3 ) )
V_640 =
V_801 ;
else
V_640 =
V_802 ;
}
}
}
F_7 ( V_4 , V_638 , 128 ,
192 , 32 , V_640 ) ;
F_7 ( V_4 , V_639 , 128 ,
192 , 32 , V_640 ) ;
V_4 -> V_803 = ( T_2 ) ( ( * V_640 >> 16 ) & 0x7000 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_31 = 0 ; V_31 < 128 ; V_31 ++ ) {
V_203 = ( V_640 [ V_31 ] >> 24 ) & 0xf ;
V_204 = ( V_640 [ V_31 ] >> 19 ) & 0x1f ;
V_205 = F_24 ( V_4 , V_203 ,
V_204 ) ;
F_7 (
V_4 ,
V_638 ,
1 , 576 + V_31 , 32 ,
& V_205 ) ;
F_7 (
V_4 ,
V_639 ,
1 , 576 + V_31 , 32 ,
& V_205 ) ;
}
} else {
for ( V_31 = 0 ; V_31 < 128 ; V_31 ++ ) {
V_203 = ( V_640 [ V_31 ] >> 24 ) & 0xf ;
if ( F_13 ( V_4 -> V_42 ) )
V_205 = ( T_6 )
V_804
[ V_203 ] ;
else
V_205 = ( T_6 )
V_805
[ V_203 ] ;
F_7 (
V_4 ,
V_638 ,
1 , 576 + V_31 , 32 ,
& V_205 ) ;
F_7 (
V_4 ,
V_639 ,
1 , 576 + V_31 , 32 ,
& V_205 ) ;
}
}
} else {
F_7 ( V_4 , V_638 , 128 ,
192 , 32 , V_806 ) ;
F_7 ( V_4 , V_639 , 128 ,
192 , 32 , V_806 ) ;
}
if ( V_4 -> V_62 -> V_807 != 0x3 )
F_119 ( (struct V_1 * ) V_4 ,
V_4 -> V_62 -> V_807 ) ;
if ( F_120 ( V_4 ) )
F_121 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_776 = ( F_13 ( V_4 -> V_42 ) ) ?
( V_4 -> V_653 == 0 ) :
( V_4 -> V_662 == 0 ) ;
if ( V_776 )
F_122 ( V_4 ) ;
else
F_84 ( V_4 ) ;
} else {
F_122 ( V_4 ) ;
}
if ( ! F_68 ( V_4 ) )
V_774 = ( F_13 ( V_4 -> V_42 ) ) ?
( V_4 -> V_712 == 0 ) :
( V_4 -> V_716 == 0 ) ;
if ( ! V_4 -> V_808 )
V_774 = false ;
if ( V_774 ) {
V_772 = F_123 ( V_4 ) ;
if ( V_4 -> V_809 == V_810 )
F_124 ( (struct V_1 * ) V_4 ,
true ) ;
if ( V_4 -> V_181 != V_182 ) {
F_122 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_4 -> V_667 [ 0 ] =
V_4 -> V_191 [ V_100 ]
.
V_811 ;
V_4 -> V_667 [ 1 ] =
V_4 -> V_191 [ V_104 ]
.
V_811 ;
F_88 ( V_4 ) ;
V_772 =
F_123 ( V_4 ) ;
}
if ( F_125
( V_4 , V_772 , true ,
false ) == 0 ) {
if ( F_126
( V_4 , V_772 , 2 ,
false ) == 0 )
F_96 ( V_4 ) ;
}
} else if ( V_4 -> V_183 ==
V_184 ) {
F_127 ( (struct V_1 * ) V_4 ,
V_812 ) ;
}
} else {
F_101 ( V_4 ) ;
}
F_102 ( V_4 ) ;
F_117 ( V_4 , V_773 ) ;
F_15 ( V_4 , V_4 -> V_62 -> V_63 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) && F_50 ( V_4 -> V_11 . V_12 , 6 ) )
F_6 ( V_4 , 0x70 , 50 ) ;
F_103 ( V_4 ) ;
F_107 ( V_4 ) ;
}
static void F_128 ( struct V_3 * V_4 )
{
T_2 V_14 ;
F_114 ( V_4 -> V_62 -> V_568 , V_792 ) ;
V_14 = F_4 ( V_4 , 0x01 ) ;
F_6 ( V_4 , 0x01 , V_14 | V_793 ) ;
F_66 ( 1 ) ;
F_6 ( V_4 , 0x01 , V_14 & ( ~ V_793 ) ) ;
F_114 ( V_4 -> V_62 -> V_568 , V_794 ) ;
F_91 ( V_4 , V_677 ) ;
}
void F_116 ( struct V_3 * V_4 , bool V_813 )
{
T_2 V_814 ;
if ( ! V_813 ) {
V_4 -> V_815 = F_4 ( V_4 , 0x91 ) ;
V_4 -> V_816 = F_4 ( V_4 , 0x92 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_814 = 0x1480 ;
else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
V_814 =
F_27 ( V_4 -> V_42 ) ? 0x600 : 0x480 ;
else
V_814 =
F_27 ( V_4 -> V_42 ) ? 0x180 : 0x120 ;
F_6 ( V_4 , 0x91 , V_814 ) ;
F_6 ( V_4 , 0x92 , V_814 ) ;
} else {
F_6 ( V_4 , 0x91 , V_4 -> V_815 ) ;
F_6 ( V_4 , 0x92 , V_4 -> V_816 ) ;
}
}
void F_113 ( struct V_3 * V_4 )
{
T_2 V_817 =
( V_818 | V_819 ) ;
bool V_820 = false ;
if ( V_4 -> V_178 == V_821 ) {
V_817 = V_818 ;
V_820 = true ;
if ( F_50 ( V_4 -> V_11 . V_12 , 2 ) )
F_35 ( V_4 , 0xa0 , ~ 0x20 ) ;
} else if ( V_4 -> V_178 == V_822 ) {
V_817 = V_819 ;
V_820 = true ;
if ( F_50 ( V_4 -> V_11 . V_12 , 2 ) )
F_36 ( V_4 , 0xa0 , 0x20 ) ;
}
F_37 ( V_4 , 0xa2 , ( ( 0xf << 0 ) | ( 0xf << 4 ) ) , V_817 ) ;
if ( V_820 ) {
V_4 -> V_181 = V_823 ;
F_36 ( V_4 , 0xa1 , V_824 ) ;
} else {
V_4 -> V_181 = V_182 ;
F_35 ( V_4 , 0xa1 , ~ V_824 ) ;
}
}
void F_119 ( struct V_1 * V_2 , T_4 V_825 )
{
T_2 V_254 ;
T_2 V_826 [ 16 ] ;
T_3 V_169 ;
struct V_3 * V_4 = F_2 ( V_2 , struct V_3 , V_5 ) ;
T_2 V_827 ;
bool V_828 ;
V_4 -> V_62 -> V_807 = V_825 ;
if ( ! V_4 -> V_62 -> V_829 )
return;
V_828 = ( 0 == ( F_79 ( V_4 -> V_79 , F_80 ( V_633 ) ) &
V_830 ) ) ;
if ( ! V_828 )
F_129 ( V_4 -> V_62 -> V_568 ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
V_254 = F_4 ( V_4 , 0xa2 ) ;
V_254 &= ~ ( 0xf << 4 ) ;
V_254 |= ( ( T_2 ) ( V_825 & 0x3 ) ) << 4 ;
F_6 ( V_4 , 0xa2 , V_254 ) ;
if ( ( V_825 & 0x3 ) != 0x3 ) {
F_6 ( V_4 , 0x20e , 1 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( V_4 -> V_831 == - 1 ) {
F_9 ( V_4 , V_233 ,
F_52 ( V_826 ) , 80 ,
16 , V_826 ) ;
for ( V_169 = 0 ; V_169 < F_52 ( V_826 ) ; V_169 ++ ) {
if ( V_826 [ V_169 ] ==
V_452 ) {
V_4 -> V_831 = ( T_4 ) V_169 ;
V_827 =
V_449 ;
F_7 (
V_4 ,
V_233 ,
1 , V_169 ,
16 ,
& V_827 ) ;
break;
} else if ( V_826 [ V_169 ] ==
V_230 )
break;
}
}
}
} else {
F_6 ( V_4 , 0x20e , 30 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( V_4 -> V_831 != - 1 ) {
V_827 = V_452 ;
F_7 ( V_4 , V_233 ,
1 , V_4 -> V_831 ,
16 , & V_827 ) ;
V_4 -> V_831 = - 1 ;
}
}
}
F_91 ( V_4 , V_677 ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
if ( ! V_828 )
F_130 ( V_4 -> V_62 -> V_568 ) ;
}
T_4 F_131 ( struct V_1 * V_2 )
{
T_2 V_254 , V_832 ;
struct V_3 * V_4 = F_2 ( V_2 , struct V_3 , V_5 ) ;
V_254 = F_4 ( V_4 , 0xa2 ) ;
V_832 = ( V_254 >> 4 ) & 0xf ;
return ( T_4 ) V_832 ;
}
bool F_132 ( struct V_3 * V_4 )
{
return F_51 ( V_4 ) ;
}
void V_198 ( struct V_3 * V_4 )
{
}
static void F_133 ( struct V_3 * V_4 )
{
F_35 ( V_4 , 0x78 , ~ V_833 ) ;
F_35 ( V_4 , 0x78 , V_834 ) ;
F_36 ( V_4 , 0x78 , ~ V_834 ) ;
F_36 ( V_4 , 0x78 , V_833 ) ;
}
static void F_134 ( struct V_3 * V_4 )
{
struct V_835 * V_836 = NULL ;
if ( F_23 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_836 = V_837 ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 8 )
|| F_23 ( V_4 -> V_11 . V_12 , 9 ) ) {
switch ( V_4 -> V_11 . V_206 ) {
case 5 :
if ( F_23 ( V_4 -> V_11 . V_12 , 8 ) )
V_836 = V_838 ;
else if ( F_23 ( V_4 -> V_11 . V_12 , 9 ) )
V_836 = V_839 ;
break;
case 7 :
V_836 = V_840 ;
break;
case 8 :
V_836 = V_841 ;
break;
default:
break;
}
}
F_135 ( V_4 , V_836 ) ;
}
static T_2 F_136 ( struct V_3 * V_4 )
{
T_2 V_842 = 0 ;
int V_169 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_4 -> V_11 . V_206 == 5 ) {
F_35 ( V_4 , 0x342 , ~ ( 0x1 << 1 ) ) ;
F_66 ( 10 ) ;
F_85 ( V_4 , V_843 , 0x1 , 0x1 ) ;
F_85 ( V_4 , V_844 , 0x2 ,
0x1 ) ;
}
F_85 ( V_4 , V_845 , 0x1 , 0x1 ) ;
F_66 ( 10 ) ;
F_85 ( V_4 , V_845 , 0x3 , 0x3 ) ;
for ( V_169 = 0 ; V_169 < V_846 ; V_169 ++ ) {
V_842 = F_53 ( V_4 , V_847 ) ;
if ( V_842 & 0x1 )
break;
F_66 ( 100 ) ;
}
if ( F_93 ( V_169 == V_846 ,
L_2 ) )
return 0 ;
F_85 ( V_4 , V_845 , 0x2 , 0x0 ) ;
V_842 = F_53 ( V_4 , V_847 ) & 0x3e ;
F_85 ( V_4 , V_845 , 0x1 , 0x0 ) ;
if ( V_4 -> V_11 . V_206 == 5 ) {
F_85 ( V_4 , V_843 , 0x1 , 0x0 ) ;
F_85 ( V_4 , V_844 , 0x2 ,
0x0 ) ;
}
if ( ( V_4 -> V_11 . V_206 <= 4 ) || ( V_4 -> V_11 . V_206 == 6 ) ) {
F_85 ( V_4 , V_848 , 0x3c ,
V_842 ) ;
F_85 ( V_4 , V_849 , 0xf0 ,
V_842 << 2 ) ;
}
} else if ( F_23 ( V_4 -> V_11 . V_12 , 3 ) ) {
T_2 V_850 ;
V_850 =
F_53 (
V_4 ,
V_851 |
V_852 ) ;
F_47 ( V_4 , V_851 | V_852 ,
V_850 | 0x7 ) ;
F_66 ( 10 ) ;
F_47 ( V_4 , V_853 | V_852 ,
0x1 ) ;
F_66 ( 10 ) ;
F_47 ( V_4 , V_853 | V_852 ,
0x9 ) ;
for ( V_169 = 0 ; V_169 < V_846 ; V_169 ++ ) {
V_842 = F_53 (
V_4 ,
V_854 |
V_852 ) ;
if ( V_842 & 0x80 )
break;
F_66 ( 100 ) ;
}
if ( F_93 ( V_169 == V_846 ,
L_3 ) )
return 0 ;
F_47 ( V_4 , V_853 | V_852 ,
0x1 ) ;
V_842 =
F_53 ( V_4 ,
V_854 |
V_852 ) ;
F_47 ( V_4 , V_853 | V_852 ,
0x0 ) ;
F_47 ( V_4 , V_851 | V_852 ,
V_850 ) ;
return V_842 & 0x1f ;
}
return V_842 & 0x3e ;
}
static T_2 F_137 ( struct V_3 * V_4 )
{
T_2 V_855 ;
int V_169 ;
bool V_856 ;
V_856 = ( ( V_4 -> V_11 . V_206 == 3 )
|| ( V_4 -> V_11 . V_206 == 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) ) ;
V_855 = 0 ;
if ( V_856 ) {
F_47 ( V_4 , V_857 , 0x61 ) ;
F_47 ( V_4 , V_858 , 0xc0 ) ;
} else {
F_47 ( V_4 , V_859 , 0x61 ) ;
F_47 ( V_4 , V_858 , 0xe9 ) ;
}
F_47 ( V_4 , V_860 , 0x6e ) ;
F_47 ( V_4 , V_861 , 0x55 ) ;
for ( V_169 = 0 ; V_169 < V_846 ; V_169 ++ ) {
V_855 = F_53 ( V_4 , V_862 ) ;
if ( V_855 & 0x2 )
break;
F_66 ( 500 ) ;
}
F_47 ( V_4 , V_861 , 0x15 ) ;
V_855 = 0 ;
if ( V_856 ) {
F_47 ( V_4 , V_857 , 0x69 ) ;
F_47 ( V_4 , V_858 , 0xb0 ) ;
} else {
F_47 ( V_4 , V_859 , 0x69 ) ;
F_47 ( V_4 , V_858 , 0xd5 ) ;
}
F_47 ( V_4 , V_860 , 0x6e ) ;
F_47 ( V_4 , V_861 , 0x55 ) ;
for ( V_169 = 0 ; V_169 < V_846 ; V_169 ++ ) {
V_855 = F_53 ( V_4 , V_862 ) ;
if ( V_855 & 0x2 )
break;
F_66 ( 500 ) ;
}
F_47 ( V_4 , V_861 , 0x15 ) ;
V_855 = 0 ;
if ( V_856 ) {
F_47 ( V_4 , V_857 , 0x73 ) ;
F_47 ( V_4 , V_860 , 0x28 ) ;
F_47 ( V_4 , V_858 , 0xb0 ) ;
} else {
F_47 ( V_4 , V_859 , 0x73 ) ;
F_47 ( V_4 , V_860 , 0x6e ) ;
F_47 ( V_4 , V_858 , 0x99 ) ;
}
F_47 ( V_4 , V_861 , 0x55 ) ;
for ( V_169 = 0 ; V_169 < V_846 ; V_169 ++ ) {
V_855 = F_53 ( V_4 , V_862 ) ;
if ( V_855 & 0x2 )
break;
F_66 ( 500 ) ;
}
if ( F_93 ( ! ( V_855 & 0x2 ) , L_4 ) )
return 0 ;
F_47 ( V_4 , V_861 , 0x15 ) ;
return V_855 ;
}
static void F_138 ( struct V_3 * V_4 )
{
F_85 ( V_4 , V_863 , 0x1 , 0x1 ) ;
F_85 ( V_4 , V_864 , 0x78 , 0x78 ) ;
F_85 ( V_4 , V_865 , 0x80 , 0x80 ) ;
F_95 ( 2 ) ;
F_85 ( V_4 , V_864 , 0x78 , 0x0 ) ;
F_85 ( V_4 , V_865 , 0x80 , 0x0 ) ;
if ( V_4 -> V_41 ) {
F_136 ( V_4 ) ;
F_137 ( V_4 ) ;
}
F_85 ( V_4 , V_866 , 0x8 , 0x0 ) ;
}
static void F_139 ( struct V_3 * V_4 )
{
const struct V_867 * V_868 = NULL ;
const struct V_867 * V_869 = NULL ;
const struct V_867 * V_870 = NULL ;
if ( F_23 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_868 = V_871 ;
V_869 = V_872 ;
V_870 = V_873 ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) ) {
V_868 = V_874 ;
V_869 = V_875 ;
V_870 = V_876 ;
} else {
switch ( V_4 -> V_11 . V_206 ) {
case 5 :
V_868 = V_877 ;
V_869 = V_878 ;
V_870 = V_879 ;
break;
case 6 :
V_868 = V_880 ;
V_869 = V_881 ;
V_870 = V_882 ;
break;
case 7 :
case 9 :
V_868 = V_883 ;
V_869 = V_884 ;
V_870 = V_885 ;
break;
case 8 :
V_868 = V_886 ;
V_869 = V_887 ;
V_870 = V_888 ;
break;
case 11 :
V_868 = V_889 ;
V_869 = V_890 ;
V_870 = V_891 ;
break;
default:
break;
}
}
F_140 ( V_4 , V_868 , ( T_2 ) V_852 ) ;
F_140 ( V_4 , V_869 , ( T_2 ) V_564 ) ;
F_140 ( V_4 , V_869 , ( T_2 ) V_565 ) ;
F_140 ( V_4 , V_870 , ( T_2 ) V_419 ) ;
F_140 ( V_4 , V_870 , ( T_2 ) V_420 ) ;
}
static void F_141 ( struct V_3 * V_4 )
{
F_85 ( V_4 , V_892 , 0xb , 0xb ) ;
F_85 ( V_4 , V_893 , 0x2 , 0x2 ) ;
F_85 ( V_4 , V_894 , 0x2 , 0x2 ) ;
F_66 ( 1000 ) ;
F_85 ( V_4 , V_894 , 0x2 , 0x0 ) ;
if ( ( V_4 -> V_62 -> V_68 & V_895 )
|| ( V_4 -> V_62 -> V_68 & V_896 ) )
F_85 ( V_4 , V_851 , 0xf4 , 0x0 ) ;
else
F_85 ( V_4 , V_851 , 0xfc , 0x0 ) ;
F_85 ( V_4 , V_897 , 0x1 , 0x0 ) ;
if ( V_4 -> V_41 )
F_136 ( V_4 ) ;
}
static void F_142 ( struct V_3 * V_4 )
{
F_35 ( V_4 , 0x78 , ~ V_898 ) ;
F_36 ( V_4 , 0x78 , V_833 | V_834 ) ;
F_36 ( V_4 , 0x78 , V_898 ) ;
}
static void F_143 ( struct V_3 * V_4 )
{
F_140 ( V_4 , V_899 , V_900 ) ;
}
static void F_144 ( struct V_3 * V_4 )
{
F_58 ( V_4 , V_901 ,
~ ( V_902 | V_903 ) ) ;
if ( ( ( V_4 -> V_62 -> V_70 >= 4 )
&& ! ( V_4 -> V_62 -> V_68 & V_904 ) )
|| ( ( V_4 -> V_62 -> V_70 < 4 ) ) ) {
F_58 ( V_4 , V_905 , 0x7F ) ;
F_58 ( V_4 , V_906 , 0x7F ) ;
}
F_85 ( V_4 , V_907 , 0x3F , 0x2C ) ;
F_47 ( V_4 , V_908 , 0x3C ) ;
F_58 ( V_4 , V_908 ,
~ ( V_909 | V_910 ) ) ;
F_54 ( V_4 , V_911 , V_912 ) ;
F_54 ( V_4 , V_908 , V_910 ) ;
F_66 ( 1000 ) ;
F_54 ( V_4 , V_908 , V_909 ) ;
F_92 ( ( ( F_53 ( V_4 , V_913 ) &
V_914 ) != V_914 ) , 2000 ) ;
if ( F_93 ( ( F_53 ( V_4 , V_913 ) &
V_914 ) != V_914 ,
L_5 ) )
return;
F_58 ( V_4 , V_911 ,
~ ( V_912 ) ) ;
F_145 ( (struct V_1 * ) V_4 , V_4 -> V_42 ) ;
F_47 ( V_4 , V_915 , 9 ) ;
F_47 ( V_4 , V_916 , 9 ) ;
F_47 ( V_4 , V_917 , 0x83 ) ;
F_47 ( V_4 , V_918 , 0x83 ) ;
F_85 ( V_4 , V_919 ,
V_920 , V_921 ) ;
F_85 ( V_4 , V_922 ,
V_920 , V_921 ) ;
if ( V_4 -> V_187 ) {
F_58 ( V_4 , V_923 ,
~ ( V_924 ) ) ;
F_58 ( V_4 , V_925 ,
~ ( V_924 ) ) ;
} else {
F_54 ( V_4 , V_923 ,
V_924 ) ;
F_54 ( V_4 , V_925 ,
V_924 ) ;
}
F_66 ( 2 ) ;
}
void F_146 ( struct V_3 * V_4 , bool V_926 )
{
if ( V_926 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ! V_4 -> V_189 ) {
F_133 ( V_4 ) ;
F_134 ( V_4 ) ;
F_138 ( V_4 ) ;
}
F_145 ( (struct V_1 * ) V_4 ,
V_4 -> V_42 ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_133 ( V_4 ) ;
F_139 ( V_4 ) ;
F_141 ( V_4 ) ;
F_145 ( (struct V_1 * ) V_4 ,
V_4 -> V_42 ) ;
} else {
F_142 ( V_4 ) ;
F_143 ( V_4 ) ;
F_144 ( V_4 ) ;
}
V_4 -> V_189 = true ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 3 )
&& F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_35 ( V_4 , 0x78 , ~ V_833 ) ;
F_85 ( V_4 , V_893 , 0x2 , 0x0 ) ;
F_47 ( V_4 ,
V_927 |
V_564 , 0 ) ;
F_47 ( V_4 ,
V_928 |
V_564 , 0 ) ;
F_47 ( V_4 ,
V_929 |
V_564 , 0 ) ;
F_47 ( V_4 ,
V_930 |
V_564 , 0 ) ;
F_85 ( V_4 ,
V_931 |
V_564 , 0xf0 , 0 ) ;
F_47 ( V_4 ,
V_932 |
V_564 , 0 ) ;
F_47 ( V_4 ,
V_927 |
V_565 , 0 ) ;
F_47 ( V_4 ,
V_928 |
V_565 , 0 ) ;
F_47 ( V_4 ,
V_929 |
V_565 , 0 ) ;
F_47 ( V_4 ,
V_930 |
V_565 , 0 ) ;
F_85 ( V_4 ,
V_931 |
V_565 , 0xf0 , 0 ) ;
F_47 ( V_4 ,
V_932 |
V_565 , 0 ) ;
V_4 -> V_189 = false ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 8 ) ) {
F_35 ( V_4 , 0x78 , ~ V_833 ) ;
V_4 -> V_189 = false ;
}
}
}
static bool
F_147 ( struct V_3 * V_4 , T_3 V_933 , int * V_934 ,
const struct V_935 * * V_936 ,
const struct V_937 * * V_938 ,
const struct V_939 * * V_940 ,
const struct V_941 * * V_942 )
{
T_3 V_169 ;
const struct V_935 * V_943 = NULL ;
const struct V_937 * V_944 = NULL ;
const struct V_939 * V_945 = NULL ;
T_1 V_27 = 0 ;
int V_286 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_943 = V_946 ;
V_27 = F_52 ( V_946 ) ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 8 )
|| F_23 ( V_4 -> V_11 . V_12 , 9 ) ) {
switch ( V_4 -> V_11 . V_206 ) {
case 5 :
if ( V_4 -> V_11 . V_947 == 0x0 ) {
V_945 =
V_948 ;
V_27 = F_52 (
V_948 ) ;
} else if ( V_4 -> V_11 . V_947 == 0x1 ) {
V_945 =
V_949 ;
V_27 = F_52 (
V_949 ) ;
}
break;
case 7 :
V_943 =
V_950 ;
V_27 = F_52 (
V_950 ) ;
break;
case 8 :
V_943 =
V_951 ;
V_27 = F_52 (
V_951 ) ;
break;
default:
break;
}
} else if ( F_23 ( V_4 -> V_11 . V_12 , 16 ) ) {
V_943 = V_951 ;
V_27 = F_52 ( V_951 ) ;
} else {
goto V_952;
}
for ( V_169 = 0 ; V_169 < V_27 ; V_169 ++ ) {
if ( V_4 -> V_11 . V_206 == 5 ) {
if ( V_945 [ V_169 ] . V_953 == V_933 )
break;
} else {
if ( V_943 [ V_169 ] . V_953 == V_933 )
break;
}
}
if ( V_169 >= V_27 )
goto V_952;
if ( V_4 -> V_11 . V_206 == 5 ) {
* V_940 = & V_945 [ V_169 ] ;
V_286 = V_945 [ V_169 ] . V_286 ;
} else {
* V_936 = & V_943 [ V_169 ] ;
V_286 = V_943 [ V_169 ] . V_286 ;
}
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_944 = V_954 ;
V_27 = F_52 ( V_954 ) ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) ) {
V_944 = V_955 ;
V_27 = F_52 ( V_955 ) ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 5 )
|| F_23 ( V_4 -> V_11 . V_12 , 6 ) ) {
switch ( V_4 -> V_11 . V_206 ) {
case 5 :
V_944 = V_956 ;
V_27 = F_52 ( V_956 ) ;
break;
case 6 :
V_944 = V_957 ;
V_27 = F_52 ( V_957 ) ;
break;
case 7 :
case 9 :
V_944 = V_958 ;
V_27 =
F_52 ( V_958 ) ;
break;
case 8 :
V_944 = V_959 ;
V_27 = F_52 ( V_959 ) ;
break;
case 11 :
V_944 = V_960 ;
V_27 = F_52 (
V_960 ) ;
break;
default:
break;
}
}
for ( V_169 = 0 ; V_169 < V_27 ; V_169 ++ ) {
if ( V_944 [ V_169 ] . V_953 == V_933 )
break;
}
if ( V_169 >= V_27 )
goto V_952;
* V_938 = & V_944 [ V_169 ] ;
V_286 = V_944 [ V_169 ] . V_286 ;
} else {
for ( V_169 = 0 ; V_169 < F_52 ( V_941 ) ; V_169 ++ )
if ( V_941 [ V_169 ] . V_953 == V_933 )
break;
if ( V_169 >= F_52 ( V_941 ) )
goto V_952;
* V_942 = & V_941 [ V_169 ] ;
V_286 = V_941 [ V_169 ] . V_286 ;
}
* V_934 = V_286 ;
return true ;
V_952:
* V_934 = V_538 ;
return false ;
}
T_4 F_56 ( struct V_3 * V_4 , T_3 V_933 )
{
int V_286 ;
const struct V_935 * V_936 = NULL ;
const struct V_937 * V_938 = NULL ;
const struct V_939 * V_940 = NULL ;
const struct V_941 * V_942 = NULL ;
if ( V_933 == 0 )
V_933 = F_28 ( V_4 -> V_42 ) ;
F_147 ( V_4 , V_933 , & V_286 , & V_936 , & V_938 , & V_940 , & V_942 ) ;
if ( F_13 ( V_4 -> V_42 ) )
return V_538 ;
if ( ( V_286 >= V_961 ) && ( V_286 < V_962 ) )
return V_545 ;
else if ( ( V_286 >= V_962 ) && ( V_286 < V_963 ) )
return V_546 ;
else
return V_547 ;
}
static void
F_148 ( struct V_3 * V_4 ,
const struct V_941 * V_964 )
{
F_47 ( V_4 , V_965 , V_964 -> V_966 ) ;
F_47 ( V_4 , V_967 , V_964 -> V_968 ) ;
F_47 ( V_4 , V_969 , V_964 -> V_970 ) ;
F_47 ( V_4 , V_971 , V_964 -> V_972 ) ;
F_149 ( V_4 ) ;
F_47 ( V_4 , V_973 , V_964 -> V_974 ) ;
F_47 ( V_4 , V_975 , V_964 -> V_976 ) ;
F_47 ( V_4 , V_977 , V_964 -> V_978 ) ;
F_47 ( V_4 , V_979 , V_964 -> V_980 ) ;
F_149 ( V_4 ) ;
F_47 ( V_4 , V_981 , V_964 -> V_982 ) ;
F_47 ( V_4 , V_983 , V_964 -> V_984 ) ;
F_47 ( V_4 , V_985 , V_964 -> V_986 ) ;
F_47 ( V_4 , V_987 , V_964 -> V_988 ) ;
F_149 ( V_4 ) ;
F_47 ( V_4 , V_989 ,
V_964 -> V_990 ) ;
F_47 ( V_4 , V_991 ,
V_964 -> V_992 ) ;
F_47 ( V_4 , V_993 , V_964 -> V_994 ) ;
F_47 ( V_4 , V_995 ,
V_964 -> V_996 ) ;
F_149 ( V_4 ) ;
F_47 ( V_4 , V_997 ,
V_964 -> V_998 ) ;
F_47 ( V_4 , V_999 ,
V_964 -> V_1000 ) ;
F_47 ( V_4 , V_1001 ,
V_964 -> V_1002 ) ;
F_47 ( V_4 , V_1003 , V_964 -> V_1004 ) ;
F_149 ( V_4 ) ;
F_47 ( V_4 , V_1005 ,
V_964 -> V_1006 ) ;
F_47 ( V_4 , V_1007 ,
V_964 -> V_1008 ) ;
F_66 ( 50 ) ;
F_47 ( V_4 , V_1009 , 0x05 ) ;
F_47 ( V_4 , V_1009 , 0x45 ) ;
F_149 ( V_4 ) ;
F_47 ( V_4 , V_1009 , 0x65 ) ;
F_66 ( 300 ) ;
}
static void
F_150 ( struct V_3 * V_4 ,
const struct V_937 * V_964 )
{
const struct V_867 * V_868 = NULL ;
F_47 ( V_4 ,
V_1010 | V_852 ,
V_964 -> V_1011 ) ;
F_47 ( V_4 , V_1012 | V_852 ,
V_964 -> V_1013 ) ;
F_47 ( V_4 , V_1014 | V_852 ,
V_964 -> V_1015 ) ;
F_47 ( V_4 , V_1016 | V_852 ,
V_964 -> V_1017 ) ;
F_47 ( V_4 , V_1018 | V_852 ,
V_964 -> V_1019 ) ;
F_47 ( V_4 , V_1020 | V_852 ,
V_964 -> V_1021 ) ;
F_47 ( V_4 , V_1022 | V_852 ,
V_964 -> V_1023 ) ;
F_47 ( V_4 , V_1024 | V_852 ,
V_964 -> V_1025 ) ;
F_47 ( V_4 , V_1026 | V_852 ,
V_964 -> V_1027 ) ;
F_47 ( V_4 , V_1028 | V_852 ,
V_964 -> V_1029 ) ;
F_47 ( V_4 , V_1030 | V_852 ,
V_964 -> V_1031 ) ;
F_47 ( V_4 , V_1032 | V_852 ,
V_964 -> V_1033 ) ;
F_47 ( V_4 , V_1034 | V_852 ,
V_964 -> V_1035 ) ;
F_47 ( V_4 , V_1036 | V_852 ,
V_964 -> V_1037 ) ;
F_47 ( V_4 , V_1038 | V_852 ,
V_964 -> V_1039 ) ;
F_47 ( V_4 , V_1040 | V_852 ,
V_964 -> V_1041 ) ;
F_47 ( V_4 , V_1042 | V_852 ,
V_964 -> V_1043 ) ;
F_47 ( V_4 ,
V_1044 | V_419 ,
V_964 -> V_1045 ) ;
F_47 ( V_4 , V_1046 | V_419 ,
V_964 -> V_1047 ) ;
F_47 ( V_4 , V_1048 | V_564 ,
V_964 -> V_1049 ) ;
F_47 ( V_4 , V_1050 | V_564 ,
V_964 -> V_1051 ) ;
F_47 ( V_4 , V_927 | V_564 ,
V_964 -> V_1052 ) ;
F_47 ( V_4 , V_928 | V_564 ,
V_964 -> V_1053 ) ;
F_47 ( V_4 , V_929 | V_564 ,
V_964 -> V_1054 ) ;
F_47 ( V_4 , V_930 | V_564 ,
V_964 -> V_1055 ) ;
F_47 ( V_4 , V_931 | V_564 ,
V_964 -> V_1056 ) ;
F_47 ( V_4 , V_932 | V_564 ,
V_964 -> V_1057 ) ;
F_47 ( V_4 ,
V_1044 | V_420 ,
V_964 -> V_1058 ) ;
F_47 ( V_4 , V_1046 | V_420 ,
V_964 -> V_1059 ) ;
F_47 ( V_4 , V_1048 | V_565 ,
V_964 -> V_1060 ) ;
F_47 ( V_4 , V_1050 | V_565 ,
V_964 -> V_1061 ) ;
F_47 ( V_4 , V_927 | V_565 ,
V_964 -> V_1062 ) ;
F_47 ( V_4 , V_928 | V_565 ,
V_964 -> V_1063 ) ;
F_47 ( V_4 , V_929 | V_565 ,
V_964 -> V_1064 ) ;
F_47 ( V_4 , V_930 | V_565 ,
V_964 -> V_1065 ) ;
F_47 ( V_4 , V_931 | V_565 ,
V_964 -> V_1066 ) ;
F_47 ( V_4 , V_932 | V_565 ,
V_964 -> V_1067 ) ;
if ( F_23 ( V_4 -> V_11 . V_12 , 3 ) )
V_868 = V_871 ;
else if ( F_23 ( V_4 -> V_11 . V_12 , 4 ) )
V_868 = V_874 ;
else {
switch ( V_4 -> V_11 . V_206 ) {
case 5 :
V_868 = V_877 ;
break;
case 6 :
V_868 = V_880 ;
break;
case 7 :
case 9 :
V_868 = V_883 ;
break;
case 8 :
V_868 = V_886 ;
break;
case 11 :
V_868 = V_889 ;
break;
}
}
if ( F_13 ( V_4 -> V_42 ) )
F_47 ( V_4 , V_1068 |
V_852 ,
( T_2 ) V_868 [ 0x49 - 2 ] . V_1069 ) ;
else
F_47 ( V_4 , V_1068 |
V_852 ,
( T_2 ) V_868 [ 0x49 - 2 ] . V_1070 ) ;
if ( V_4 -> V_62 -> V_68 & V_561 ) {
if ( F_13 ( V_4 -> V_42 ) ) {
F_47 ( V_4 , V_1020 |
V_852 , 0x1f ) ;
F_47 ( V_4 , V_1022 |
V_852 , 0x1f ) ;
if ( ( V_4 -> V_62 -> V_646 == V_767 ) ||
( V_4 -> V_62 -> V_646 == V_647 ) ) {
F_47 ( V_4 ,
V_1026 |
V_852 , 0x14 ) ;
F_47 ( V_4 ,
V_1068 |
V_852 , 0x00 ) ;
} else {
F_47 ( V_4 ,
V_1026 |
V_852 , 0xb ) ;
F_47 ( V_4 ,
V_1068 |
V_852 , 0x14 ) ;
}
}
}
if ( ( V_4 -> V_62 -> V_68 & V_562 ) &&
( F_13 ( V_4 -> V_42 ) ) ) {
F_47 ( V_4 ,
V_1020 | V_852 ,
0x1f ) ;
F_47 ( V_4 ,
V_1022 | V_852 ,
0x1f ) ;
F_47 ( V_4 ,
V_1026 | V_852 ,
0xb ) ;
F_47 ( V_4 , V_1068 | V_852 ,
0x20 ) ;
}
if ( V_4 -> V_62 -> V_68 & V_560 ) {
if ( F_27 ( V_4 -> V_42 ) ) {
F_47 ( V_4 , V_1020 |
V_852 , 0x1f ) ;
F_47 ( V_4 , V_1022 |
V_852 , 0x1f ) ;
F_47 ( V_4 , V_1026 |
V_852 , 0x5 ) ;
F_47 ( V_4 , V_1068 |
V_852 , 0xc ) ;
}
}
if ( F_51 ( V_4 ) && F_13 ( V_4 -> V_42 ) ) {
T_2 V_1071 ;
T_2 V_1072 ;
T_2 V_1073 ;
T_2 V_1074 ;
T_2 V_1075 , V_1076 ;
T_3 V_250 ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 5 ) ) {
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1077 , 0xcc ) ;
if ( ( V_4 -> V_62 -> V_646 == V_767 ) ||
( V_4 -> V_62 -> V_646 == V_647 ) ) {
V_1075 = 0x40 ;
V_1076 = 0x45 ;
V_1071 = 0x5 ;
V_1073 = 0x33 ;
V_1072 = 0x77 ;
V_1074 = 0x55 ;
} else {
V_1075 = 0x25 ;
V_1076 = 0x20 ;
if ( ( V_4 -> V_62 -> V_646 == V_1078 ||
V_4 -> V_62 -> V_646 == V_1079 ) &&
V_4 -> V_62 -> V_768 == V_1080 ) {
V_1075 = 0x2a ;
V_1076 = 0x38 ;
}
V_1071 = 0x4 ;
V_1073 = 0x03 ;
V_1072 = 0x77 ;
V_1074 = 0x65 ;
}
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1081 , V_1075 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1082 , V_1075 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1083 , V_1076 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1084 ,
V_1071 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1085 ,
V_1073 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1086 ,
V_1072 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1087 ,
V_1074 ) ;
} else {
V_1075 = ( V_4 -> V_221 == V_222 ) ?
0x40 : 0x20 ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1081 , V_1075 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1082 , V_1075 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1083 , 0x30 ) ;
}
F_64 ( V_4 , V_592 , V_583 , V_250 , V_1088 ,
0xee ) ;
}
}
if ( F_51 ( V_4 ) && F_23 ( V_4 -> V_11 . V_12 , 6 )
&& F_27 ( V_4 -> V_42 ) ) {
T_2 V_1089 ;
T_2 V_1090 ;
T_2 V_1091 ;
T_2 V_1092 ;
T_2 V_286 , V_1093 , V_1076 ;
T_3 V_250 ;
V_286 = F_45 ( F_28 ( V_4 -> V_42 ) ) ;
if ( V_286 < 5150 ) {
V_1089 = 0xa ;
V_1090 = 0x77 ;
V_1091 = 0xf ;
V_1092 = 0xf ;
} else if ( V_286 < 5340 ) {
V_1089 = 0x8 ;
V_1090 = 0x77 ;
V_1091 = 0xfb ;
V_1092 = 0xf ;
} else if ( V_286 < 5650 ) {
V_1089 = 0x0 ;
V_1090 = 0x77 ;
V_1091 = 0xb ;
V_1092 = 0xf ;
} else {
V_1089 = 0x0 ;
V_1090 = 0x77 ;
if ( V_286 != 5825 )
V_1091 = - ( int ) ( V_286 - 18 ) / 36 + 168 ;
else
V_1091 = 6 ;
V_1092 = 0xf ;
}
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1094 , V_1089 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1095 , V_1090 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1096 , V_1091 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1097 , V_1092 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1098 , 0x30 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1099 , 0xee ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1100 , 0x3 ) ;
V_1076 = 0x30 ;
if ( ( V_4 -> V_62 -> V_646 == V_1078 ||
V_4 -> V_62 -> V_646 == V_1079 ) &&
V_4 -> V_62 -> V_768 == V_1080 )
V_1076 = 0x35 ;
V_1093 = ( V_4 -> V_1101 == 0 ) ? 0x30 : V_4 -> V_1101 ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1102 , V_1093 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1103 , V_1093 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1104 , V_1076 ) ;
}
}
F_66 ( 50 ) ;
F_151 ( V_4 ) ;
}
void F_151 ( struct V_3 * V_4 )
{
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_85 ( V_4 , V_1105 , 0x01 , 0x0 ) ;
F_85 ( V_4 , V_864 , 0x04 , 0x0 ) ;
F_85 ( V_4 , V_864 , 0x04 ,
( 1 << 2 ) ) ;
F_85 ( V_4 , V_1105 , 0x01 , 0x01 ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_47 ( V_4 , V_1106 , 0x0 ) ;
F_47 ( V_4 , V_1107 , 0x38 ) ;
F_47 ( V_4 , V_1107 , 0x18 ) ;
F_47 ( V_4 , V_1107 , 0x38 ) ;
F_47 ( V_4 , V_1107 , 0x39 ) ;
}
F_66 ( 300 ) ;
}
static void
F_152 (
struct V_3 * V_4 ,
const struct V_935 * V_964 ,
const struct V_939 *
V_1108 )
{
int V_508 ;
T_2 V_1109 = 0 ;
T_2 V_1110 = 0 ;
if ( V_4 -> V_11 . V_206 == 5 ) {
F_47 ( V_4 ,
V_1111 ,
V_1108 -> V_1112 ) ;
F_47 ( V_4 , V_1113 ,
V_1108 -> V_1114 ) ;
F_47 ( V_4 , V_1115 ,
V_1108 -> V_1116 ) ;
F_47 ( V_4 , V_1117 ,
V_1108 -> V_1118 ) ;
F_47 ( V_4 , V_1119 ,
V_1108 -> V_1120 ) ;
F_47 ( V_4 , V_1121 ,
V_1108 -> V_1122 ) ;
F_47 ( V_4 , V_1123 ,
V_1108 -> V_1124 ) ;
F_47 ( V_4 , V_1125 , V_1108 -> V_1126 ) ;
F_47 ( V_4 , V_1127 , V_1108 -> V_1128 ) ;
F_47 ( V_4 ,
V_1129 , V_1108 -> V_1130 ) ;
F_47 ( V_4 ,
V_1131 ,
V_1108 -> V_1132 ) ;
F_47 ( V_4 , V_1133 ,
V_1108 -> V_1134 ) ;
F_47 ( V_4 ,
V_1135 ,
V_1108 -> V_1136 ) ;
F_47 ( V_4 ,
V_1137 ,
V_1108 -> V_1138 ) ;
F_47 ( V_4 , V_1139 ,
V_1108 -> V_1140 ) ;
F_47 ( V_4 ,
V_1141 ,
V_1108 -> V_1142 ) ;
F_47 ( V_4 ,
V_1143 ,
V_1108 -> V_1144 ) ;
F_47 ( V_4 , V_1145 ,
V_1108 -> V_1146 ) ;
} else {
F_47 ( V_4 ,
V_1111 ,
V_964 -> V_1112 ) ;
F_47 ( V_4 , V_1113 ,
V_964 -> V_1114 ) ;
F_47 ( V_4 , V_1115 ,
V_964 -> V_1116 ) ;
F_47 ( V_4 , V_1117 ,
V_964 -> V_1118 ) ;
F_47 ( V_4 , V_1119 ,
V_964 -> V_1120 ) ;
F_47 ( V_4 , V_1121 ,
V_964 -> V_1122 ) ;
F_47 ( V_4 , V_1123 , V_964 -> V_1124 ) ;
F_47 ( V_4 , V_1125 , V_964 -> V_1126 ) ;
F_47 ( V_4 , V_1127 , V_964 -> V_1128 ) ;
F_47 ( V_4 , V_1129 , V_964 -> V_1130 ) ;
F_47 ( V_4 ,
V_1131 ,
V_964 -> V_1132 ) ;
F_47 ( V_4 , V_1147 ,
V_964 -> V_1148 ) ;
F_47 ( V_4 , V_1133 ,
V_964 -> V_1134 ) ;
F_47 ( V_4 , V_1149 ,
V_964 -> V_1150 ) ;
F_47 ( V_4 ,
V_1135 ,
V_964 -> V_1136 ) ;
F_47 ( V_4 ,
V_1137 ,
V_964 -> V_1138 ) ;
F_47 ( V_4 , V_1151 ,
V_964 -> V_1152 ) ;
F_47 ( V_4 , V_1153 ,
V_964 -> V_1154 ) ;
F_47 ( V_4 , V_1155 ,
V_964 -> V_1156 ) ;
F_47 ( V_4 , V_1139 ,
V_964 -> V_1140 ) ;
F_47 ( V_4 , V_1157 ,
V_964 -> V_1158 ) ;
F_47 ( V_4 ,
V_1141 ,
V_964 -> V_1142 ) ;
F_47 ( V_4 ,
V_1143 ,
V_964 -> V_1144 ) ;
F_47 ( V_4 , V_1159 ,
V_964 -> V_1160 ) ;
F_47 ( V_4 , V_1161 ,
V_964 -> V_1162 ) ;
F_47 ( V_4 , V_1163 ,
V_964 -> V_1164 ) ;
F_47 ( V_4 , V_1145 ,
V_964 -> V_1146 ) ;
F_47 ( V_4 , V_1165 ,
V_964 -> V_1166 ) ;
}
if ( ( V_4 -> V_11 . V_206 <= 4 ) || ( V_4 -> V_11 . V_206 == 6 ) ) {
if ( F_13 ( V_4 -> V_42 ) ) {
F_47 ( V_4 , V_1117 ,
0x3f ) ;
F_47 ( V_4 , V_1123 , 0x3f ) ;
F_47 ( V_4 , V_1121 ,
0x8 ) ;
F_47 ( V_4 , V_1119 ,
0x8 ) ;
} else {
F_47 ( V_4 , V_1117 ,
0x1f ) ;
F_47 ( V_4 , V_1123 , 0x3f ) ;
F_47 ( V_4 , V_1121 ,
0x8 ) ;
F_47 ( V_4 , V_1119 ,
0x8 ) ;
}
} else if ( ( V_4 -> V_11 . V_206 == 5 ) || ( V_4 -> V_11 . V_206 == 7 ) ||
( V_4 -> V_11 . V_206 == 8 ) ) {
if ( F_13 ( V_4 -> V_42 ) ) {
F_47 ( V_4 , V_1117 ,
0x1b ) ;
F_47 ( V_4 , V_1123 , 0x30 ) ;
F_47 ( V_4 , V_1121 ,
0xa ) ;
F_47 ( V_4 , V_1119 ,
0xa ) ;
} else {
F_47 ( V_4 , V_1117 ,
0x1f ) ;
F_47 ( V_4 , V_1123 , 0x3f ) ;
F_47 ( V_4 , V_1121 ,
0x8 ) ;
F_47 ( V_4 , V_1119 ,
0x8 ) ;
}
}
if ( F_13 ( V_4 -> V_42 ) ) {
if ( F_51 ( V_4 ) ) {
if ( V_4 -> V_11 . V_206 == 3 )
V_1109 = 0x6b ;
if ( V_4 -> V_11 . V_206 == 5 )
V_1110 = 0x73 ;
} else {
if ( V_4 -> V_11 . V_206 != 5 ) {
V_1110 = 0x3 ;
V_1109 = 0x61 ;
}
}
for ( V_508 = 0 ; V_508 <= 1 ; V_508 ++ ) {
if ( V_1109 != 0 )
F_55 ( V_4 , V_523 , V_524 , V_508 ,
V_532 ,
V_1109 ) ;
if ( V_1110 != 0 )
F_55 ( V_4 , V_523 , V_524 , V_508 ,
V_1167 ,
V_1110 ) ;
}
}
F_66 ( 50 ) ;
F_151 ( V_4 ) ;
}
static void
F_153 ( struct V_3 * V_4 , T_2 V_1168 ,
const struct V_1169 * V_964 )
{
T_2 V_14 ;
V_14 = F_4 ( V_4 , 0x09 ) & V_290 ;
if ( F_27 ( V_1168 ) && ! V_14 ) {
V_14 = F_154 ( V_4 -> V_79 , F_80 ( V_1170 ) ) ;
F_155 ( V_4 -> V_79 , F_80 ( V_1170 ) ,
( V_14 | V_1171 ) ) ;
F_36 ( V_4 , ( V_15 + V_1172 ) ,
( V_793 | V_1173 ) ) ;
F_155 ( V_4 -> V_79 , F_80 ( V_1170 ) , V_14 ) ;
F_36 ( V_4 , 0x09 , V_290 ) ;
} else if ( ! F_27 ( V_1168 ) && V_14 ) {
F_35 ( V_4 , 0x09 , ~ V_290 ) ;
V_14 = F_154 ( V_4 -> V_79 , F_80 ( V_1170 ) ) ;
F_155 ( V_4 -> V_79 , F_80 ( V_1170 ) ,
( V_14 | V_1171 ) ) ;
F_35 ( V_4 , ( V_15 + V_1172 ) ,
( T_2 ) ( ~ ( V_793 | V_1173 ) ) ) ;
F_155 ( V_4 -> V_79 , F_80 ( V_1170 ) , V_14 ) ;
}
F_6 ( V_4 , 0x1ce , V_964 -> V_1174 ) ;
F_6 ( V_4 , 0x1cf , V_964 -> V_1175 ) ;
F_6 ( V_4 , 0x1d0 , V_964 -> V_1176 ) ;
F_6 ( V_4 , 0x1d1 , V_964 -> V_1177 ) ;
F_6 ( V_4 , 0x1d2 , V_964 -> V_1178 ) ;
F_6 ( V_4 , 0x1d3 , V_964 -> V_1179 ) ;
if ( F_28 ( V_4 -> V_42 ) == 14 ) {
F_49 ( V_4 , V_1180 , 0 ) ;
F_36 ( V_4 , V_15 + V_1181 , 0x800 ) ;
} else {
F_49 ( V_4 , V_1180 ,
V_1180 ) ;
if ( F_13 ( V_1168 ) )
F_35 ( V_4 , V_15 + V_1181 , ~ 0x840 ) ;
}
if ( V_4 -> V_64 == V_67 )
F_118 ( V_4 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) )
F_38 ( V_4 ) ;
F_103 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 )
&& ( V_4 -> V_1182 != V_1183 ) ) {
T_4 V_1184 = 0 ;
V_14 = F_28 ( V_1168 ) ;
if ( ! F_33 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ( V_14 == 13 ) || ( V_14 == 14 ) || ( V_14 == 153 ) )
V_1184 = 1 ;
} else if ( ( ( V_14 >= 5 ) && ( V_14 <= 8 ) ) || ( V_14 == 13 )
|| ( V_14 == 14 ) ) {
V_1184 = 1 ;
}
} else if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_14 == 54 )
V_1184 = 1 ;
} else if ( V_4 -> V_173 &&
( ( V_14 == 38 ) || ( V_14 == 102 ) || ( V_14 == 118 ) ) ) {
if ( ( V_4 -> V_62 -> V_646 == V_767 )
&& ( V_4 -> V_62 -> V_768 == V_769 ) ) {
V_1184 = 0 ;
} else {
V_1184 = 1 ;
}
}
if ( V_4 -> V_1182 == V_1185 )
V_1184 = 1 ;
if ( ( V_4 -> V_62 -> V_646 == V_767 ) ||
( V_4 -> V_62 -> V_646 == V_1079 ) ) {
F_156 ( & V_4 -> V_79 -> V_80 -> V_781 ,
V_1184 ) ;
} else {
F_157 ( V_4 -> V_62 -> V_568 , false ) ;
F_156 ( & V_4 -> V_79 -> V_80 -> V_781 ,
V_1184 ) ;
F_157 ( V_4 -> V_62 -> V_568 , true ) ;
}
if ( ( V_4 -> V_62 -> V_646 == V_1078 ) ||
( V_4 -> V_62 -> V_646 == V_1079 ) ) {
if ( V_1184 == 1 ) {
F_155 ( V_4 -> V_79 ,
F_80 ( V_1186 ) ,
0x5341 ) ;
F_155 ( V_4 -> V_79 ,
F_80 ( V_1187 ) , 0x8 ) ;
} else {
F_155 ( V_4 -> V_79 ,
F_80 ( V_1186 ) ,
0x8889 ) ;
F_155 ( V_4 -> V_79 ,
F_80 ( V_1187 ) , 0x8 ) ;
}
}
if ( ! ( ( V_4 -> V_62 -> V_646 == V_767 ) ||
( V_4 -> V_62 -> V_646 == V_647 ) ) )
F_158 ( V_4 -> V_62 -> V_568 ) ;
F_37 ( V_4 , 0x01 , ( 0x1 << 15 ) ,
( ( V_1184 > 0 ) ? ( 0x1 << 15 ) : 0 ) ) ;
F_128 ( V_4 ) ;
V_4 -> V_1188 = ( V_1184 > 0 ) ;
}
if ( F_22 ( V_4 -> V_11 . V_12 , 7 ) )
F_6 ( V_4 , 0x17e , 0x3830 ) ;
F_107 ( V_4 ) ;
}
void V_200 ( struct V_3 * V_4 , T_2 V_1168 )
{
int V_286 ;
const struct V_935 * V_936 = NULL ;
const struct V_937 * V_938 = NULL ;
const struct V_939 * V_940 = NULL ;
const struct V_941 * V_942 = NULL ;
if ( ! F_147
( V_4 , F_28 ( V_1168 ) , & V_286 , & V_936 , & V_938 , & V_940 , & V_942 ) )
return;
F_159 ( (struct V_1 * ) V_4 , V_1168 ) ;
if ( F_160 ( V_1168 ) != V_4 -> V_221 )
F_161 ( V_4 -> V_62 -> V_568 , F_160 ( V_1168 ) ) ;
if ( F_33 ( V_1168 ) ) {
if ( F_162 ( V_1168 ) ) {
F_36 ( V_4 , 0xa0 , V_1189 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_36 ( V_4 , 0x310 , V_1190 ) ;
} else {
F_35 ( V_4 , 0xa0 , ~ V_1189 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_35 ( V_4 , 0x310 ,
( ~ V_1190 & 0xffff ) ) ;
}
}
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ( V_4 -> V_11 . V_206 <= 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) ) {
F_85 ( V_4 , V_1191 ,
0x2 ,
( F_27 ( V_1168 ) ? ( 1 << 1 )
: 0 ) ) ;
F_85 ( V_4 , V_1192 ,
0x2 ,
( F_27 ( V_1168 ) ? ( 1 << 1 )
: 0 ) ) ;
}
F_152 ( V_4 , V_936 , V_940 ) ;
F_153 ( V_4 , V_1168 ,
( V_4 -> V_11 . V_206 == 5 ) ?
( const struct V_1169 * ) & ( V_940 -> V_1174 ) :
( const struct V_1169 * ) & ( V_936 -> V_1174 ) ) ;
} else {
F_85 ( V_4 ,
V_892 | V_852 ,
0x4 ,
( F_27 ( V_1168 ) ? ( 0x1 << 2 ) : 0 ) ) ;
F_150 ( V_4 , V_938 ) ;
F_153 ( V_4 , V_1168 ,
( const struct V_1169 * ) & ( V_938 -> V_1174 ) ) ;
}
} else {
F_85 ( V_4 , V_901 , 0x70 ,
( F_27 ( V_1168 ) ? ( 0x02 << 4 )
: ( 0x05 << 4 ) ) ) ;
F_148 ( V_4 , V_942 ) ;
F_153 ( V_4 , V_1168 ,
( const struct V_1169 * )
& ( V_942 -> V_1174 ) ) ;
}
}
void F_124 ( struct V_1 * V_1193 , bool V_1194 )
{
struct V_3 * V_4 = F_2 ( V_1193 , struct V_3 , V_5 ) ;
T_2 V_599 = 0xfc00 ;
T_1 V_1195 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
return;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
T_2 V_1196 = 0x211 , V_1197 = 0x222 , V_1198 = 0x144 , V_1199 = 0x188 ;
if ( ! V_1194 )
return;
if ( V_4 -> V_43 . V_40 == 0 ) {
F_7 ( V_4 , V_46 ,
1 , 0x02 , 16 , & V_1196 ) ;
F_7 ( V_4 , V_46 ,
1 , 0x03 , 16 , & V_1197 ) ;
F_7 ( V_4 , V_46 ,
1 , 0x08 , 16 , & V_1198 ) ;
F_7 ( V_4 , V_46 ,
1 , 0x0C , 16 , & V_1199 ) ;
}
if ( V_4 -> V_44 . V_40 == 0 ) {
F_7 ( V_4 , V_46 ,
1 , 0x12 , 16 , & V_1196 ) ;
F_7 ( V_4 , V_46 ,
1 , 0x13 , 16 , & V_1197 ) ;
F_7 ( V_4 , V_46 ,
1 , 0x18 , 16 , & V_1198 ) ;
F_7 ( V_4 , V_46 ,
1 , 0x1C , 16 , & V_1199 ) ;
}
} else {
F_6 ( V_4 , 0xc8 , 0x0 ) ;
F_6 ( V_4 , 0xc9 , 0x0 ) ;
F_163 ( & V_4 -> V_79 -> V_80 -> V_781 , V_599 , V_599 ) ;
V_1195 = F_79 ( V_4 -> V_79 , F_80 ( V_633 ) ) ;
V_1195 &= ~ V_1200 ;
F_112 ( V_4 -> V_79 , F_80 ( V_633 ) , V_1195 ) ;
F_164 ( V_4 -> V_79 , F_80 ( V_1201 ) , V_599 ) ;
F_165 ( V_4 -> V_79 , F_80 ( V_1202 ) , ~ V_599 ) ;
if ( V_1194 ) {
F_6 ( V_4 , 0xf8 , 0x02d8 ) ;
F_6 ( V_4 , 0xf9 , 0x0301 ) ;
F_6 ( V_4 , 0xfa , 0x02d8 ) ;
F_6 ( V_4 , 0xfb , 0x0301 ) ;
}
}
}
T_2 F_49 ( struct V_3 * V_4 , T_2 V_599 , T_2 V_14 )
{
T_2 V_1203 , V_1204 ;
bool V_1205 = false ;
if ( F_77 ( V_4 -> V_62 -> V_631 , 16 ) ) {
V_1205 = ( F_79 ( V_4 -> V_79 , F_80 ( V_633 ) ) &
V_830 ) ? false : true ;
if ( ! V_1205 )
F_129 ( V_4 -> V_62 -> V_568 ) ;
}
V_1203 = F_4 ( V_4 , 0xb0 ) & ( 0x7 << 0 ) ;
V_1204 = ( V_1203 & ( ~ V_599 ) ) | ( V_14 & V_599 ) ;
F_37 ( V_4 , 0xb0 , ( 0x7 << 0 ) , V_1204 ) ;
if ( F_77 ( V_4 -> V_62 -> V_631 , 16 ) && ! V_1205 )
F_130 ( V_4 -> V_62 -> V_568 ) ;
return V_1204 ;
}
void F_91 ( struct V_3 * V_4 , T_4 V_223 )
{
T_2 V_1206 , V_1207 ;
T_2 V_1208 ;
switch ( V_223 ) {
case V_514 :
V_1206 = V_1209 ;
V_1207 = V_1210 ;
break;
case V_541 :
V_1206 = V_1211 ;
V_1207 = V_1212 ;
break;
case V_677 :
V_1206 = V_1213 ;
V_1207 = V_1214 ;
break;
case V_1215 :
V_1206 = V_1216 ;
V_1207 = V_1217 ;
break;
case V_1218 :
V_1206 = V_1219 ;
V_1207 = V_1220 ;
break;
case V_427 :
V_1206 = V_1221 ;
V_1207 = V_1222 ;
break;
default:
return;
}
V_1208 = F_4 ( V_4 , 0xa1 ) ;
F_36 ( V_4 , 0xa1 ,
( V_824 |
V_1223 ) ) ;
F_36 ( V_4 , 0xa3 , V_1206 ) ;
F_92 ( ( F_4 ( V_4 , 0xa4 ) & V_1207 ) , 200000 ) ;
F_6 ( V_4 , 0xa1 , V_1208 ) ;
F_93 ( F_4 ( V_4 , 0xa4 ) & V_1207 , L_6 ) ;
}
static void
F_166 ( struct V_3 * V_4 , T_2 V_223 , T_2 V_237 ,
T_4 V_238 , T_4 V_239 )
{
T_2 V_1224 = 0 , V_1225 = 0 ;
T_2 V_1226 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
switch ( V_223 ) {
case V_1227 :
F_34 (
V_4 , ( 0x1 << 5 ) ,
V_237 , V_238 , V_239 ,
V_248 ) ;
F_34 (
V_4 , ( 0x1 << 4 ) , V_237 ,
V_238 , V_239 ,
V_248 ) ;
F_34 (
V_4 , ( 0x1 << 3 ) , V_237 ,
V_238 , V_239 ,
V_248 ) ;
break;
case V_1228 :
F_34 (
V_4 , ( 0x1 << 2 ) ,
V_237 , V_238 , V_239 ,
V_248 ) ;
F_34 (
V_4 , ( 0x1 << 1 ) , V_237 ,
V_238 , V_239 ,
V_248 ) ;
F_34 (
V_4 , ( 0x1 << 0 ) , V_237 ,
V_238 , V_239 ,
V_248 ) ;
F_34 (
V_4 , ( 0x1 << 1 ) , V_237 ,
V_238 , V_239 ,
V_249 ) ;
F_34 (
V_4 , ( 0x1 << 11 ) , 0 ,
V_238 , V_239 ,
V_248 ) ;
break;
case V_1229 :
F_34 (
V_4 , ( 0x1 << 2 ) ,
V_237 , V_238 , V_239 ,
V_247 ) ;
F_34 (
V_4 , ( 0x1 << 1 ) , V_237 ,
V_238 , V_239 ,
V_248 ) ;
F_34 (
V_4 , ( 0x1 << 0 ) , V_237 ,
V_238 , V_239 ,
V_249 ) ;
F_34 (
V_4 , ( 0x1 << 2 ) , V_237 ,
V_238 , V_239 ,
V_249 ) ;
F_34 (
V_4 , ( 0x1 << 11 ) , 1 ,
V_238 , V_239 ,
V_248 ) ;
break;
case V_1230 :
V_1224 = V_237 & 0x000ff ;
V_1225 = V_237 & 0x0ff00 ;
V_1225 = V_1225 >> 8 ;
F_34 (
V_4 , ( 0x1 << 11 ) ,
V_1224 , V_238 ,
V_239 ,
V_247 ) ;
F_34 (
V_4 , ( 0x3 << 13 ) ,
V_1225 , V_238 ,
V_239 ,
V_247 ) ;
break;
case V_1231 :
V_1226 = V_237 & 0x7fff ;
V_1225 = V_237 & 0x8000 ;
V_1225 = V_1225 >> 14 ;
F_34 (
V_4 , ( 0x1 << 12 ) ,
V_1226 , V_238 , V_239 ,
V_247 ) ;
F_34 (
V_4 , ( 0x1 << 13 ) ,
V_1225 , V_238 ,
V_239 ,
V_247 ) ;
break;
}
}
}
static void
F_167 ( struct V_3 * V_4 , T_2 V_1232 , T_7 V_21 ,
T_4 V_1233 , T_4 V_1234 , T_4 V_1235 )
{
T_2 V_1236 ;
V_21 = ( V_21 > V_1237 ) ?
V_1237 : V_21 ;
V_21 = ( V_21 < ( - V_1237 - 1 ) ) ?
- V_1237 - 1 : V_21 ;
V_1236 = ( ( V_1232 & 0x3f ) << 8 ) | ( V_21 & 0x3f ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1240 ) )
F_6 ( V_4 , 0x1a6 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1240 ) )
F_6 ( V_4 , 0x1ac , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1240 ) )
F_6 ( V_4 , 0x1b2 , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1240 ) )
F_6 ( V_4 , 0x1b8 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1242 ) )
F_6 ( V_4 , 0x1a4 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1242 ) )
F_6 ( V_4 , 0x1aa , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1242 ) )
F_6 ( V_4 , 0x1b0 , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1242 ) )
F_6 ( V_4 , 0x1b6 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1243 ) )
F_6 ( V_4 , 0x1a5 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1243 ) )
F_6 ( V_4 , 0x1ab , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1243 ) )
F_6 ( V_4 , 0x1b1 , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1243 ) )
F_6 ( V_4 , 0x1b7 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1244 ) )
F_6 ( V_4 , 0x1a7 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1244 ) )
F_6 ( V_4 , 0x1ad , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1244 ) )
F_6 ( V_4 , 0x1b3 , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1244 ) )
F_6 ( V_4 , 0x1b9 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1245 ) )
F_6 ( V_4 , 0x1a8 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1245 ) )
F_6 ( V_4 , 0x1ae , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1239 ) && ( V_1235 == V_1245 ) )
F_6 ( V_4 , 0x1b4 , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1234 == V_1241 ) && ( V_1235 == V_1245 ) )
F_6 ( V_4 , 0x1ba , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1235 == V_603 ) )
F_6 ( V_4 , 0x1a9 , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1235 == V_603 ) )
F_6 ( V_4 , 0x1b5 , V_1236 ) ;
if ( ( ( V_1233 == V_674 ) ||
( V_1233 == V_1238 ) ) &&
( V_1235 == V_1246 ) )
F_6 ( V_4 , 0x1af , V_1236 ) ;
if ( ( ( V_1233 == V_675 ) ||
( V_1233 == V_1238 ) ) &&
( V_1235 == V_1246 ) )
F_6 ( V_4 , 0x1bb , V_1236 ) ;
}
static void F_168 ( struct V_3 * V_4 , T_4 V_250 )
{
if ( F_51 ( V_4 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_47 ( V_4 ,
( ( V_250 == V_100 ) ?
V_1247 :
V_1248 ) ,
( F_27 ( V_4 -> V_42 ) ?
0xc : 0xe ) ) ;
else
F_47 ( V_4 ,
V_635 |
( ( V_250 == V_100 ) ?
V_564 : V_565 ) ,
( F_27 ( V_4 -> V_42 ) ?
0xc : 0xe ) ) ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_47 ( V_4 ,
( ( V_250 == V_100 ) ?
V_1247 :
V_1248 ) ,
0x11 ) ;
if ( V_4 -> V_11 . V_539 == V_540 )
F_47 ( V_4 ,
V_843 , 0x1 ) ;
} else {
F_47 ( V_4 ,
V_635 |
( ( V_250 == V_100 ) ?
V_564 : V_565 ) ,
0x11 ) ;
}
}
}
void F_74 ( struct V_3 * V_4 , T_4 V_673 , T_4 V_1235 )
{
T_2 V_599 , V_14 ;
T_2 V_1249 , V_1250 , V_1251 ,
V_1252 ;
T_2 V_1253 , V_1254 , V_1255 ,
V_1256 ;
T_2 V_1257 , V_1258 , V_1259 ;
T_2 V_1260 , V_1261 ;
T_4 V_250 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( V_673 == V_604 ) {
F_37 ( V_4 , 0x8f , ( 0x1 << 9 ) , 0 ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 9 ) , 0 ) ;
F_37 ( V_4 , 0xa6 , ( 0x3 << 8 ) , 0 ) ;
F_37 ( V_4 , 0xa7 , ( 0x3 << 8 ) , 0 ) ;
F_37 ( V_4 , 0xe5 , ( 0x1 << 5 ) , 0 ) ;
F_37 ( V_4 , 0xe6 , ( 0x1 << 5 ) , 0 ) ;
V_599 = ( 0x1 << 2 ) |
( 0x1 << 3 ) | ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_37 ( V_4 , 0xf9 , V_599 , 0 ) ;
F_37 ( V_4 , 0xfb , V_599 , 0 ) ;
} else {
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( V_673 == V_674
&& V_250 == V_104 )
continue;
else if ( V_673 == V_675
&& V_250 == V_100 )
continue;
F_37 ( V_4 , ( V_250 == V_100 ) ?
0x8f : 0xa5 , ( 0x1 << 9 ) , 1 << 9 ) ;
if ( V_1235 == V_1242 ||
V_1235 == V_1243 ||
V_1235 == V_1240 ) {
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xa6 : 0xa7 ,
( 0x3 << 8 ) , 0 ) ;
V_599 = ( 0x1 << 2 ) |
( 0x1 << 3 ) |
( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xf9 : 0xfb ,
V_599 , 0 ) ;
if ( V_1235 == V_1242 ) {
if ( F_27 (
V_4 -> V_42 ) ) {
V_599 = ( 0x1 << 2 ) ;
V_14 = 1 << 2 ;
} else {
V_599 = ( 0x1 << 3 ) ;
V_14 = 1 << 3 ;
}
} else if ( V_1235 ==
V_1243 ) {
V_599 = ( 0x1 << 4 ) ;
V_14 = 1 << 4 ;
} else {
V_599 = ( 0x1 << 5 ) ;
V_14 = 1 << 5 ;
}
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xf9 : 0xfb ,
V_599 , V_14 ) ;
V_599 = ( 0x1 << 5 ) ;
V_14 = 1 << 5 ;
F_37 ( V_4 , ( V_250 == V_100 ) ?
0xe5 : 0xe6 , V_599 , V_14 ) ;
} else {
if ( V_1235 == V_1244 ) {
V_599 = ( 0x3 << 8 ) ;
V_14 = 1 << 8 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xa6
: 0xa7 , V_599 , V_14 ) ;
V_599 = ( 0x3 << 10 ) ;
V_14 = 1 << 10 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xa6
: 0xa7 , V_599 , V_14 ) ;
} else if ( V_1235 ==
V_1245 ) {
V_599 = ( 0x3 << 8 ) ;
V_14 = 2 << 8 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xa6
: 0xa7 , V_599 , V_14 ) ;
V_599 = ( 0x3 << 10 ) ;
V_14 = 2 << 10 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xa6
: 0xa7 , V_599 , V_14 ) ;
} else {
V_599 = ( 0x3 << 8 ) ;
V_14 = 3 << 8 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xa6
: 0xa7 , V_599 , V_14 ) ;
V_599 = ( 0x3 << 10 ) ;
V_14 = 3 << 10 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0xa6
: 0xa7 , V_599 , V_14 ) ;
F_168 ( V_4 , V_250 ) ;
V_1249 = 1 << 9 ;
F_37 ( V_4 ,
( V_250 ==
V_100 ) ? 0x8f
: 0xa5 , ( 0x1 << 9 ) ,
V_1249 ) ;
}
}
}
}
} else {
if ( ( V_1235 == V_1242 ) ||
( V_1235 == V_1243 ) ||
( V_1235 == V_1240 ) )
V_14 = 0x0 ;
else if ( V_1235 == V_1244 )
V_14 = 0x1 ;
else if ( V_1235 == V_1245 )
V_14 = 0x2 ;
else
V_14 = 0x3 ;
V_599 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_14 = ( V_14 << 12 ) | ( V_14 << 14 ) ;
F_37 ( V_4 , 0xa6 , V_599 , V_14 ) ;
F_37 ( V_4 , 0xa7 , V_599 , V_14 ) ;
if ( ( V_1235 == V_1242 ) ||
( V_1235 == V_1243 ) ||
( V_1235 == V_1240 ) ) {
if ( V_1235 == V_1242 )
V_14 = 0x1 ;
if ( V_1235 == V_1243 )
V_14 = 0x2 ;
if ( V_1235 == V_1240 )
V_14 = 0x3 ;
V_599 = ( 0x3 << 4 ) ;
V_14 = ( V_14 << 4 ) ;
F_37 ( V_4 , 0x7a , V_599 , V_14 ) ;
F_37 ( V_4 , 0x7d , V_599 , V_14 ) ;
}
if ( V_673 == V_604 ) {
V_1249 = 0 ;
V_1250 = 0 ;
V_1251 = 0 ;
V_1253 = 0 ;
V_1254 = 0 ;
V_1255 = 0 ;
V_1256 = 0 ;
V_1252 = 0 ;
} else {
V_1249 = 1 ;
V_1250 = 1 ;
V_1251 = V_673 ;
V_1253 = 1 ;
V_1254 = 1 ;
V_1255 = 1 ;
V_1256 = 1 ;
V_1252 = 1 ;
}
V_1257 = ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
V_1249 = ( V_1249 <<
12 ) | ( V_1249 << 13 ) ;
F_37 ( V_4 , 0xa5 , V_1257 ,
V_1249 ) ;
if ( ( V_1235 == V_1242 ) ||
( V_1235 == V_1243 ) ||
( V_1235 == V_1240 ) ) {
V_1258 = ( ( 0x1 << 8 ) | ( 0x7 << 3 ) ) ;
V_1260 = ( V_1250 << 8 ) |
( V_1251 << 3 ) ;
V_1259 = ( ( 0x1 << 5 ) |
( 0x1 << 12 ) |
( 0x1 << 1 ) | ( 0x1 << 0 ) ) ;
V_1261 = ( V_1253 <<
5 ) |
( V_1254 << 12 ) |
( V_1255 << 1 ) |
( V_1256 << 0 ) ;
F_37 ( V_4 , 0x78 , V_1258 , V_1260 ) ;
F_37 ( V_4 , 0xec , V_1259 , V_1261 ) ;
F_37 ( V_4 , 0x78 , ( 0x1 << 0 ) , ( V_1252 << 0 ) ) ;
F_66 ( 20 ) ;
F_37 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
}
}
}
int
F_73 ( struct V_3 * V_4 , T_4 V_1235 , T_5 * V_601 ,
T_4 V_1262 )
{
T_6 V_1263 , V_1264 ;
T_2 V_1265 = 0 ;
T_2 V_1266 = 0 ;
T_2 V_1267 = 0 ;
T_2 V_1268 = 0 ;
T_2 V_1269 = 0 ;
T_2 V_1270 = 0 ;
T_2 V_1271 = 0 ;
T_2 V_1272 = 0 ;
T_2 V_1273 = 0 ;
T_2 V_1274 = 0 ;
T_2 V_1275 = 0 ;
T_2 V_1276 = 0 ;
T_7 V_1277 [ 4 ] ;
T_4 V_228 = 0 , V_1278 = 0 ;
T_5 V_1279 ;
T_2 V_1280 ;
V_1265 = F_4 ( V_4 , 0xa6 ) ;
V_1266 = F_4 ( V_4 , 0xa7 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_1271 = F_4 ( V_4 , 0xf9 ) ;
V_1272 = F_4 ( V_4 , 0xfb ) ;
V_1267 = F_4 ( V_4 , 0x8f ) ;
V_1268 = F_4 ( V_4 , 0xa5 ) ;
V_1269 = F_4 ( V_4 , 0xe5 ) ;
V_1270 = F_4 ( V_4 , 0xe6 ) ;
} else {
V_1267 = F_4 ( V_4 , 0xa5 ) ;
V_1273 = F_4 ( V_4 , 0x78 ) ;
V_1274 = F_4 ( V_4 , 0xec ) ;
V_1275 = F_4 ( V_4 , 0x7a ) ;
V_1276 = F_4 ( V_4 , 0x7d ) ;
}
F_74 ( V_4 , V_1238 , V_1235 ) ;
V_1280 = F_4 ( V_4 , 0xca ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_6 ( V_4 , 0xca , 5 ) ;
for ( V_228 = 0 ; V_228 < 4 ; V_228 ++ )
V_601 [ V_228 ] = 0 ;
for ( V_1278 = 0 ; V_1278 < V_1262 ; V_1278 ++ ) {
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
V_1263 = F_4 ( V_4 , 0x1c9 ) ;
V_1264 = F_4 ( V_4 , 0x1ca ) ;
} else {
V_1263 = F_4 ( V_4 , 0x219 ) ;
V_1264 = F_4 ( V_4 , 0x21a ) ;
}
V_228 = 0 ;
V_1277 [ V_228 ++ ] = ( ( T_7 ) ( ( V_1263 & 0x3f ) << 2 ) ) >> 2 ;
V_1277 [ V_228 ++ ] = ( ( T_7 ) ( ( ( V_1263 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
V_1277 [ V_228 ++ ] = ( ( T_7 ) ( ( V_1264 & 0x3f ) << 2 ) ) >> 2 ;
V_1277 [ V_228 ++ ] = ( ( T_7 ) ( ( ( V_1264 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
for ( V_228 = 0 ; V_228 < 4 ; V_228 ++ )
V_601 [ V_228 ] += V_1277 [ V_228 ] ;
}
V_1279 = V_601 [ 3 ] & 0xff ;
V_1279 |= ( V_601 [ 2 ] & 0xff ) << 8 ;
V_1279 |= ( V_601 [ 1 ] & 0xff ) << 16 ;
V_1279 |= ( V_601 [ 0 ] & 0xff ) << 24 ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_6 ( V_4 , 0xca , V_1280 ) ;
F_6 ( V_4 , 0xa6 , V_1265 ) ;
F_6 ( V_4 , 0xa7 , V_1266 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_6 ( V_4 , 0xf9 , V_1271 ) ;
F_6 ( V_4 , 0xfb , V_1272 ) ;
F_6 ( V_4 , 0x8f , V_1267 ) ;
F_6 ( V_4 , 0xa5 , V_1268 ) ;
F_6 ( V_4 , 0xe5 , V_1269 ) ;
F_6 ( V_4 , 0xe6 , V_1270 ) ;
} else {
F_6 ( V_4 , 0xa5 , V_1267 ) ;
F_6 ( V_4 , 0x78 , V_1273 ) ;
F_6 ( V_4 , 0xec , V_1274 ) ;
F_6 ( V_4 , 0x7a , V_1275 ) ;
F_6 ( V_4 , 0x7d , V_1276 ) ;
}
return V_1279 ;
}
T_6 F_169 ( struct V_3 * V_4 )
{
T_2 V_1281 , V_1282 ;
T_2 V_1283 , V_1284 ;
T_2 V_1285 ;
T_2 V_1286 ;
T_2 V_1265 ;
T_2 V_1266 ;
T_2 V_1287 ;
T_2 V_1268 ;
T_2 V_1288 ;
T_2 V_1289 ;
T_5 V_1290 [ 4 ] ;
T_5 V_1291 [ 4 ] ;
T_2 V_1292 ;
T_6 V_21 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
T_2 V_1293 , V_1294 , V_1295 , V_1296 ;
T_2 V_1297 , V_1298 ;
T_2 V_1299 , V_1300 ;
T_5 V_1301 ;
T_2 V_1302 , V_1303 ;
T_2 V_1304 , V_1305 ;
T_2 V_1306 ;
T_2 V_1307 ;
V_1292 =
F_53 ( V_4 , V_848 ) ;
V_1265 = F_4 ( V_4 , 0xa6 ) ;
V_1266 = F_4 ( V_4 , 0xa7 ) ;
V_1287 = F_4 ( V_4 , 0x8f ) ;
V_1268 = F_4 ( V_4 , 0xa5 ) ;
V_1306 = F_4 ( V_4 , 0x1ae ) ;
V_1302 = F_4 ( V_4 , 0x346 ) ;
V_1303 = F_4 ( V_4 , 0x347 ) ;
V_1304 = F_4 ( V_4 , 0x344 ) ;
V_1305 = F_4 ( V_4 , 0x345 ) ;
F_9 ( V_4 , V_512 , 1 , 0x0A , 16 ,
& V_1295 ) ;
F_9 ( V_4 , V_512 , 1 , 0x0E , 16 ,
& V_1296 ) ;
F_9 ( V_4 , V_512 , 1 , 0x02 , 16 ,
& V_1297 ) ;
F_9 ( V_4 , V_512 , 1 , 0x03 , 16 ,
& V_1298 ) ;
F_6 ( V_4 , 0x1ae , 0x0 ) ;
V_1299 = 0x0 ;
V_1300 = 0x20 ;
F_7 ( V_4 , V_512 , 1 , 0x02 , 16 ,
& V_1299 ) ;
F_7 ( V_4 , V_512 , 1 , 0x03 , 16 ,
& V_1300 ) ;
V_1307 = V_1292 & 0x1c ;
F_47 ( V_4 , V_848 ,
V_1307 | 0x01 ) ;
F_34 ( V_4 , ( 0x1 << 1 ) ,
1 , 0 , 0 ,
V_249 ) ;
F_37 ( V_4 , 0xa6 , ( 0x1 << 7 ) , 0 ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 7 ) , 0 ) ;
F_37 ( V_4 , 0x8f , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_37 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_66 ( 5 ) ;
F_37 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , 0xa6 , ( 0x1 << 3 ) , 0 ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 3 ) , 0 ) ;
F_37 ( V_4 , 0x8f , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_37 ( V_4 , 0xa6 , ( 0x1 << 6 ) , 0 ) ;
F_37 ( V_4 , 0xa7 , ( 0x1 << 6 ) , 0 ) ;
F_37 ( V_4 , 0x8f , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
V_1293 = 0xA3 ;
V_1294 = 0x0 ;
F_7 ( V_4 , V_512 , 1 , 0x0A , 16 ,
& V_1293 ) ;
F_7 ( V_4 , V_512 , 1 , 0x0E , 16 ,
& V_1294 ) ;
F_66 ( 3 ) ;
F_73 ( V_4 , V_1245 , V_1290 , 1 ) ;
F_47 ( V_4 , V_848 ,
V_1307 | 0x03 ) ;
F_66 ( 5 ) ;
F_73 ( V_4 , V_1245 , V_1291 , 1 ) ;
V_1294 = 0x7 ;
if ( V_1290 [ 1 ] + V_1291 [ 1 ] < - 30 ) {
V_1293 = 0x45 ;
V_1301 = 263 ;
} else if ( V_1290 [ 1 ] + V_1291 [ 1 ] < - 9 ) {
V_1293 = 0x200 ;
V_1301 = 467 ;
} else if ( V_1290 [ 1 ] + V_1291 [ 1 ] < 11 ) {
V_1293 = 0x266 ;
V_1301 = 634 ;
} else {
V_1293 = 0x2D5 ;
V_1301 = 816 ;
}
F_7 ( V_4 , V_512 , 1 , 0x0A , 16 ,
& V_1293 ) ;
F_7 ( V_4 , V_512 , 1 , 0x0E , 16 ,
& V_1294 ) ;
F_66 ( 3 ) ;
F_73 ( V_4 , V_1245 , V_1291 , 1 ) ;
F_47 ( V_4 , V_848 ,
V_1307 | 0x01 ) ;
F_66 ( 5 ) ;
F_73 ( V_4 , V_1245 , V_1290 , 1 ) ;
F_47 ( V_4 , V_848 ,
V_1292 ) ;
F_6 ( V_4 , 0xa6 , V_1265 ) ;
F_6 ( V_4 , 0xa7 , V_1266 ) ;
F_6 ( V_4 , 0x8f , V_1287 ) ;
F_6 ( V_4 , 0xa5 , V_1268 ) ;
F_6 ( V_4 , 0x1ae , V_1306 ) ;
F_6 ( V_4 , 0x346 , V_1302 ) ;
F_6 ( V_4 , 0x347 , V_1303 ) ;
F_6 ( V_4 , 0x344 , V_1304 ) ;
F_6 ( V_4 , 0x345 , V_1304 ) ;
F_7 ( V_4 , V_512 , 1 , 0x0A , 16 ,
& V_1295 ) ;
F_7 ( V_4 , V_512 , 1 , 0x0E , 16 ,
& V_1296 ) ;
F_7 ( V_4 , V_512 , 1 , 0x02 , 16 ,
& V_1297 ) ;
F_7 ( V_4 , V_512 , 1 , 0x03 , 16 ,
& V_1298 ) ;
if ( V_4 -> V_62 -> V_646 == V_783 ) {
V_1290 [ 0 ] = ( 193 * ( V_1290 [ 1 ] + V_1291 [ 1 ] )
+ 88 * ( V_1301 ) - 27111 +
128 ) / 256 ;
} else {
V_1290 [ 0 ] = ( 179 * ( V_1290 [ 1 ] + V_1291 [ 1 ] )
+ 82 * ( V_1301 ) - 28861 +
128 ) / 256 ;
}
V_21 = ( T_6 ) V_4 -> V_160 ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_1292 =
F_53 ( V_4 , V_1308 ) ;
V_1265 = F_4 ( V_4 , 0xa6 ) ;
V_1266 = F_4 ( V_4 , 0xa7 ) ;
V_1287 = F_4 ( V_4 , 0x8f ) ;
V_1268 = F_4 ( V_4 , 0xa5 ) ;
V_1289 = F_4 ( V_4 , 0xca ) ;
F_47 ( V_4 , V_1308 , 0x01 ) ;
F_73 ( V_4 , V_1245 , V_1290 , 1 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 7 ) )
F_47 ( V_4 , V_1308 , 0x05 ) ;
F_73 ( V_4 , V_1245 , V_1291 , 1 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_47 ( V_4 , V_848 , 0x01 ) ;
else
F_47 ( V_4 , V_1308 , 0x01 ) ;
V_1290 [ 0 ] =
( 126 * ( V_1290 [ 1 ] + V_1291 [ 1 ] ) + 3987 ) / 64 ;
F_47 ( V_4 , V_1308 ,
V_1292 ) ;
F_6 ( V_4 , 0xca , V_1289 ) ;
F_6 ( V_4 , 0xa6 , V_1265 ) ;
F_6 ( V_4 , 0xa7 , V_1266 ) ;
F_6 ( V_4 , 0x8f , V_1287 ) ;
F_6 ( V_4 , 0xa5 , V_1268 ) ;
V_21 = ( T_6 ) V_4 -> V_160 ;
} else {
V_1285 =
F_53 ( V_4 , V_1309 ) ;
V_1286 =
F_53 ( V_4 , V_1310 ) ;
V_1281 =
F_53 ( V_4 , V_1311 ) ;
V_1282 =
F_53 ( V_4 , V_1312 ) ;
V_1283 =
F_53 ( V_4 , V_1313 ) ;
V_1284 =
F_53 ( V_4 , V_1314 ) ;
V_1288 = F_53 ( V_4 , V_1315 ) ;
V_1265 = F_4 ( V_4 , 0xa6 ) ;
V_1266 = F_4 ( V_4 , 0xa7 ) ;
V_1287 = F_4 ( V_4 , 0xa5 ) ;
V_1289 = F_4 ( V_4 , 0xca ) ;
F_47 ( V_4 , V_1311 , 0x01 ) ;
F_47 ( V_4 , V_1313 , 0x01 ) ;
F_47 ( V_4 , V_1312 , 0x08 ) ;
F_47 ( V_4 , V_1314 , 0x08 ) ;
F_47 ( V_4 , V_1309 , 0x04 ) ;
F_47 ( V_4 , V_1310 , 0x04 ) ;
F_47 ( V_4 , V_1315 , 0x00 ) ;
F_73 ( V_4 , V_1245 , V_1290 , 1 ) ;
F_170 ( V_4 , V_1316 , 0x80 ) ;
F_73 ( V_4 , V_1245 , V_1290 , 1 ) ;
F_170 ( V_4 , V_1316 , 0x80 ) ;
F_73 ( V_4 , V_1245 , V_1291 , 1 ) ;
F_170 ( V_4 , V_1316 , 0x80 ) ;
V_1290 [ 0 ] = ( V_1290 [ 0 ] + V_1291 [ 0 ] ) ;
V_1290 [ 1 ] = ( V_1290 [ 1 ] + V_1291 [ 1 ] ) ;
V_1290 [ 2 ] = ( V_1290 [ 2 ] + V_1291 [ 2 ] ) ;
V_1290 [ 3 ] = ( V_1290 [ 3 ] + V_1291 [ 3 ] ) ;
V_1290 [ 0 ] =
( V_1290 [ 0 ] + V_1290 [ 1 ] + V_1290 [ 2 ] +
V_1290 [ 3 ] ) ;
V_1290 [ 0 ] =
( V_1290 [ 0 ] +
( 8 * 32 ) ) * ( 950 - 350 ) / 63 + ( 350 * 8 ) ;
V_1290 [ 0 ] = ( V_1290 [ 0 ] - ( 8 * 420 ) ) / 38 ;
F_47 ( V_4 , V_1309 ,
V_1285 ) ;
F_47 ( V_4 , V_1310 ,
V_1286 ) ;
F_47 ( V_4 , V_1311 ,
V_1281 ) ;
F_47 ( V_4 , V_1313 ,
V_1283 ) ;
F_47 ( V_4 , V_1312 ,
V_1282 ) ;
F_47 ( V_4 , V_1314 ,
V_1284 ) ;
F_47 ( V_4 , V_1315 , V_1288 ) ;
F_6 ( V_4 , 0xca , V_1289 ) ;
F_6 ( V_4 , 0xa6 , V_1265 ) ;
F_6 ( V_4 , 0xa7 , V_1266 ) ;
F_6 ( V_4 , 0xa5 , V_1287 ) ;
}
return ( T_6 ) V_1290 [ 0 ] + V_21 ;
}
static void
F_171 ( struct V_3 * V_4 , T_4 V_1235 , T_4 * V_1317 )
{
T_4 V_250 ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( V_1235 == V_1240 ) {
if ( V_250 == V_100 ) {
F_85 ( V_4 ,
V_1318 ,
V_1319 ,
V_1317 [ 2 *
V_250 ] <<
V_1320 ) ;
F_85 ( V_4 ,
V_1321 ,
V_1322 ,
V_1317 [ 2 * V_250 +
1 ] <<
V_1323 ) ;
} else {
F_85 ( V_4 ,
V_1324 ,
V_1319 ,
V_1317 [ 2 *
V_250 ] <<
V_1320 ) ;
F_85 ( V_4 ,
V_1325 ,
V_1322 ,
V_1317 [ 2 * V_250 +
1 ] <<
V_1323 ) ;
}
} else {
if ( V_250 == V_100 )
F_85 ( V_4 ,
V_1321 ,
V_1326 ,
V_1317 [ 2 *
V_250 ] <<
V_1327 ) ;
else
F_85 ( V_4 ,
V_1325 ,
V_1326 ,
V_1317 [ 2 *
V_250 ] <<
V_1327 ) ;
}
}
}
static void F_172 ( struct V_3 * V_4 )
{
T_2 V_1328 ;
T_2 V_1329 [ 2 ] ;
T_2 V_1330 [] = { 0xffff , 0xffff } ;
T_5 V_1331 ;
T_4 V_1332 , V_1333 ;
T_4 V_1334 = 0 ;
T_4 V_1335 ;
T_5 V_1336 [ 8 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1337 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1338 = V_1339 , V_1340 ;
T_5 V_1341 [ 4 ] ;
T_5 V_1342 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1343 ;
T_4 V_1344 ;
T_4 V_250 ;
T_4 V_1345 ;
T_4 V_1235 ;
T_2 V_1346 , V_1347 ;
T_2 V_1348 , V_1349 ;
T_2 V_1350 , V_1351 ;
T_2 V_1352 , V_1353 ;
T_2 V_1354 , V_1355 ;
T_2 V_1356 ;
T_2 V_1357 , V_1358 ;
T_2 V_1359 , V_1360 ;
T_4 V_1361 ;
T_2 V_1362 , V_1363 ;
T_2 V_1364 , V_1365 ;
T_2 V_1366 , V_1367 ;
T_2 V_1368 , V_1369 ;
V_1362 =
V_1363 =
V_1364 =
V_1365 =
V_1366 =
V_1367 =
V_1368 =
V_1369 = 0 ;
V_1328 = F_49 ( V_4 , 0 , 0 ) ;
F_49 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_60 ( V_4 , 0 , V_1329 ) ;
F_60 ( V_4 , 1 , V_1330 ) ;
V_1346 = F_4 ( V_4 , 0x91 ) ;
V_1347 = F_4 ( V_4 , 0x92 ) ;
V_1348 = F_4 ( V_4 , 0x8f ) ;
V_1349 = F_4 ( V_4 , 0xa5 ) ;
V_1350 = F_4 ( V_4 , 0xa6 ) ;
V_1351 = F_4 ( V_4 , 0xa7 ) ;
V_1352 = F_4 ( V_4 , 0xe7 ) ;
V_1353 = F_4 ( V_4 , 0xec ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_1362 = F_4 ( V_4 , 0x342 ) ;
V_1363 = F_4 ( V_4 , 0x343 ) ;
V_1364 = F_4 ( V_4 , 0x346 ) ;
V_1365 = F_4 ( V_4 , 0x347 ) ;
}
V_1354 = F_4 ( V_4 , 0xe5 ) ;
V_1355 = F_4 ( V_4 , 0xe6 ) ;
V_1356 = F_4 ( V_4 , 0x78 ) ;
V_1357 = F_4 ( V_4 , 0xf9 ) ;
V_1358 = F_4 ( V_4 , 0xfb ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_1366 = F_4 ( V_4 , 0x340 ) ;
V_1367 = F_4 ( V_4 , 0x341 ) ;
V_1368 = F_4 ( V_4 , 0x344 ) ;
V_1369 = F_4 ( V_4 , 0x345 ) ;
}
V_1359 = F_4 ( V_4 , 0x7a ) ;
V_1360 = F_4 ( V_4 , 0x7d ) ;
F_90 ( V_4 , V_676 , 0 ,
V_1370 ) ;
F_90 ( V_4 , V_678 , 1 ,
V_1370 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_166 (
V_4 ,
V_1227 ,
0 , 0 , 0 ) ;
else
F_65 ( V_4 , ( 0x1 << 0 ) , 0 , 0 , 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_166 (
V_4 ,
V_1228 ,
1 , 0 , 0 ) ;
else
F_65 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_34 ( V_4 , ( 0x1 << 7 ) ,
1 , 0 , 0 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ,
V_247 ) ;
} else {
F_65 ( V_4 , ( 0x1 << 7 ) , 1 , 0 , 0 ) ;
F_65 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ) ;
}
if ( F_27 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_34 (
V_4 , ( 0x1 << 5 ) ,
0 , 0 , 0 ,
V_247 ) ;
F_34 (
V_4 , ( 0x1 << 4 ) , 1 , 0 ,
0 ,
V_247 ) ;
} else {
F_65 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ) ;
F_65 ( V_4 , ( 0x1 << 4 ) , 1 , 0 , 0 ) ;
}
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_34 (
V_4 , ( 0x1 << 4 ) ,
0 , 0 , 0 ,
V_247 ) ;
F_34 (
V_4 , ( 0x1 << 5 ) , 1 , 0 ,
0 ,
V_247 ) ;
} else {
F_65 ( V_4 , ( 0x1 << 4 ) , 0 , 0 , 0 ) ;
F_65 ( V_4 , ( 0x1 << 5 ) , 1 , 0 , 0 ) ;
}
}
V_1361 = F_131 (
(struct V_1 * ) V_4 ) ;
V_1344 = 8 ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( ( V_1361 & ( 1 << V_250 ) ) == 0 )
continue;
F_167 ( V_4 , 0x0 , 0x0 ,
V_250 ==
V_100 ?
V_674 :
V_675 ,
V_1239 , V_1240 ) ;
F_167 ( V_4 , 0x0 , 0x0 ,
V_250 ==
V_100 ?
V_674 :
V_675 ,
V_1241 , V_1240 ) ;
for ( V_1332 = 0 ; V_1332 < V_1344 ; V_1332 ++ ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_85 ( V_4 , ( V_250 == V_100 ) ?
V_654 :
V_658 ,
V_655 , V_1332 ) ;
else
F_85 ( V_4 , V_659 |
( ( V_250 ==
V_100 ) ? V_419 :
V_420 ) ,
V_660 ,
V_1332 << V_1371 ) ;
F_73 ( V_4 , V_1240 ,
& V_1336 [ V_1332 ] [ 0 ] ,
V_1372 ) ;
}
for ( V_1335 = 0 ; V_1335 < 4 ; V_1335 ++ ) {
if ( ( V_250 == V_1335 / 2 ) &&
( V_1335 % 2 == 0 ) ) {
V_1338 = V_1339 ;
V_1333 = 0 ;
V_1343 =
V_1237 *
V_1372 + 1 ;
for ( V_1332 = 0 ; V_1332 < V_1344 ; V_1332 ++ ) {
V_1340 =
V_1336 [ V_1332 ] [ V_1335 ] *
V_1336 [ V_1332 ] [ V_1335 ] +
V_1336 [ V_1332 ] [ V_1335 +
1 ] *
V_1336 [ V_1332 ] [ V_1335 +
1 ] ;
if ( V_1340 < V_1338 ) {
V_1338 = V_1340 ;
V_1333 = V_1332 ;
}
if ( V_1336 [ V_1332 ] [ V_1335 ] <
V_1343 )
V_1343 =
V_1336 [ V_1332 ]
[ V_1335 ] ;
}
V_1334 = V_1333 ;
V_1342 [ V_1335 ] = V_1343 ;
}
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_85 ( V_4 , ( V_250 == V_100 ) ?
V_654 :
V_658 ,
V_655 , V_1334 ) ;
else
F_85 ( V_4 , V_659 |
( ( V_250 ==
V_100 ) ? V_419 :
V_420 ) , V_660 ,
V_1334 << V_1371 ) ;
for ( V_1335 = 0 ; V_1335 < 4 ; V_1335 ++ ) {
if ( V_250 == V_1335 / 2 ) {
V_1341 [ V_1335 ] =
( V_1373 *
V_1372 ) -
V_1336 [ V_1334 ] [ V_1335 ] ;
if ( V_1341 [ V_1335 ] < 0 ) {
V_1341 [ V_1335 ] =
abs ( V_1341
[ V_1335 ] ) ;
V_1341 [ V_1335 ] +=
( V_1372 / 2 ) ;
V_1341 [ V_1335 ] /=
V_1372 ;
V_1341 [ V_1335 ] =
- V_1341 [
V_1335 ] ;
} else {
V_1341 [ V_1335 ] +=
( V_1372 / 2 ) ;
V_1341 [ V_1335 ] /=
V_1372 ;
}
if ( V_1342 [ V_1335 ] ==
V_1237 * V_1372 )
V_1341 [ V_1335 ] =
( V_1373 -
V_1237 - 1 ) ;
F_167 (
V_4 , 0x0 ,
( T_7 )
V_1341
[ V_1335 ] ,
( V_1335 / 2 == 0 ) ?
V_674 :
V_675 ,
( V_1335 % 2 == 0 ) ?
V_1239 : V_1241 ,
V_1240 ) ;
}
}
}
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( ( V_1361 & ( 1 << V_250 ) ) == 0 )
continue;
for ( V_1345 = 0 ; V_1345 < 2 ; V_1345 ++ ) {
if ( V_1345 == 0 ) {
V_1235 = V_1242 ;
V_1331 = V_1374 ;
} else {
V_1235 = V_1243 ;
V_1331 = V_1375 ;
}
F_167 ( V_4 , 0x0 , 0x0 ,
V_250 ==
V_100 ?
V_674
:
V_675 ,
V_1239 , V_1235 ) ;
F_167 ( V_4 , 0x0 , 0x0 ,
V_250 ==
V_100 ?
V_674
:
V_675 ,
V_1241 , V_1235 ) ;
F_73 ( V_4 , V_1235 , V_1337 ,
V_1372 ) ;
for ( V_1335 = 0 ; V_1335 < 4 ; V_1335 ++ ) {
if ( V_250 == V_1335 / 2 ) {
V_1341 [ V_1335 ] =
( V_1331 *
V_1372 ) -
V_1337 [ V_1335 ] ;
if ( V_1341 [ V_1335 ] <
0 ) {
V_1341 [ V_1335 ]
= abs (
V_1341
[ V_1335 ] ) ;
V_1341 [ V_1335 ]
+= ( V_1372
/ 2 ) ;
V_1341 [ V_1335 ]
/= V_1372 ;
V_1341 [ V_1335 ]
= - V_1341
[ V_1335 ] ;
} else {
V_1341 [ V_1335 ]
+= ( V_1372
/ 2 ) ;
V_1341 [ V_1335 ]
/= V_1372 ;
}
F_167 (
V_4 , 0x0 ,
( T_7 )
V_1341
[ V_250 *
2 ] ,
( V_250 == V_100 ) ?
V_674 :
V_675 ,
( V_1335 % 2 == 0 ) ?
V_1239 :
V_1241 ,
V_1235 ) ;
}
}
}
}
F_6 ( V_4 , 0x91 , V_1346 ) ;
F_6 ( V_4 , 0x92 , V_1347 ) ;
F_91 ( V_4 , V_677 ) ;
F_37 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_37 ( V_4 , 0x78 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_37 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 0 ) ;
F_37 ( V_4 , 0xec , ( 0x1 << 0 ) , 1 << 0 ) ;
F_37 ( V_4 , 0x78 , ( 0x1 << 1 ) , 1 << 1 ) ;
F_37 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
F_6 ( V_4 , 0x8f , V_1348 ) ;
F_6 ( V_4 , 0xa5 , V_1349 ) ;
F_6 ( V_4 , 0xa6 , V_1350 ) ;
F_6 ( V_4 , 0xa7 , V_1351 ) ;
F_6 ( V_4 , 0xe7 , V_1352 ) ;
F_6 ( V_4 , 0xec , V_1353 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_6 ( V_4 , 0x342 , V_1362 ) ;
F_6 ( V_4 , 0x343 , V_1363 ) ;
F_6 ( V_4 , 0x346 , V_1364 ) ;
F_6 ( V_4 , 0x347 , V_1365 ) ;
}
F_6 ( V_4 , 0xe5 , V_1354 ) ;
F_6 ( V_4 , 0xe6 , V_1355 ) ;
F_6 ( V_4 , 0x78 , V_1356 ) ;
F_6 ( V_4 , 0xf9 , V_1357 ) ;
F_6 ( V_4 , 0xfb , V_1358 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_6 ( V_4 , 0x340 , V_1366 ) ;
F_6 ( V_4 , 0x341 , V_1367 ) ;
F_6 ( V_4 , 0x344 , V_1368 ) ;
F_6 ( V_4 , 0x345 , V_1369 ) ;
}
F_6 ( V_4 , 0x7a , V_1359 ) ;
F_6 ( V_4 , 0x7d , V_1360 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_4 -> V_656 . V_657 [ 0 ] =
F_53 ( V_4 , V_654 ) ;
V_4 -> V_656 . V_657 [ 1 ] =
F_53 ( V_4 , V_658 ) ;
} else {
V_4 -> V_656 . V_657 [ 0 ] =
F_53 ( V_4 ,
V_659 |
V_419 ) ;
V_4 -> V_656 . V_657 [ 1 ] =
F_53 ( V_4 ,
V_659 |
V_420 ) ;
}
V_4 -> V_656 . V_661 [ 0 ] =
F_4 ( V_4 , 0x1a6 ) ;
V_4 -> V_656 . V_661 [ 1 ] =
F_4 ( V_4 , 0x1ac ) ;
V_4 -> V_656 . V_661 [ 2 ] =
F_4 ( V_4 , 0x1b2 ) ;
V_4 -> V_656 . V_661 [ 3 ] =
F_4 ( V_4 , 0x1b8 ) ;
V_4 -> V_656 . V_661 [ 4 ] =
F_4 ( V_4 , 0x1a4 ) ;
V_4 -> V_656 . V_661 [ 5 ] =
F_4 ( V_4 , 0x1aa ) ;
V_4 -> V_656 . V_661 [ 6 ] =
F_4 ( V_4 , 0x1b0 ) ;
V_4 -> V_656 . V_661 [ 7 ] =
F_4 ( V_4 , 0x1b6 ) ;
V_4 -> V_656 . V_661 [ 8 ] =
F_4 ( V_4 , 0x1a5 ) ;
V_4 -> V_656 . V_661 [ 9 ] =
F_4 ( V_4 , 0x1ab ) ;
V_4 -> V_656 . V_661 [ 10 ] =
F_4 ( V_4 , 0x1b1 ) ;
V_4 -> V_656 . V_661 [ 11 ] =
F_4 ( V_4 , 0x1b7 ) ;
V_4 -> V_653 = V_4 -> V_42 ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_4 -> V_656 . V_663 [ 0 ] =
F_53 ( V_4 , V_654 ) ;
V_4 -> V_656 . V_663 [ 1 ] =
F_53 ( V_4 , V_658 ) ;
} else {
V_4 -> V_656 . V_663 [ 0 ] =
F_53 ( V_4 ,
V_659 |
V_419 ) ;
V_4 -> V_656 . V_663 [ 1 ] =
F_53 ( V_4 ,
V_659 |
V_420 ) ;
}
V_4 -> V_656 . V_664 [ 0 ] =
F_4 ( V_4 , 0x1a6 ) ;
V_4 -> V_656 . V_664 [ 1 ] =
F_4 ( V_4 , 0x1ac ) ;
V_4 -> V_656 . V_664 [ 2 ] =
F_4 ( V_4 , 0x1b2 ) ;
V_4 -> V_656 . V_664 [ 3 ] =
F_4 ( V_4 , 0x1b8 ) ;
V_4 -> V_656 . V_664 [ 4 ] =
F_4 ( V_4 , 0x1a4 ) ;
V_4 -> V_656 . V_664 [ 5 ] =
F_4 ( V_4 , 0x1aa ) ;
V_4 -> V_656 . V_664 [ 6 ] =
F_4 ( V_4 , 0x1b0 ) ;
V_4 -> V_656 . V_664 [ 7 ] =
F_4 ( V_4 , 0x1b6 ) ;
V_4 -> V_656 . V_664 [ 8 ] =
F_4 ( V_4 , 0x1a5 ) ;
V_4 -> V_656 . V_664 [ 9 ] =
F_4 ( V_4 , 0x1ab ) ;
V_4 -> V_656 . V_664 [ 10 ] =
F_4 ( V_4 , 0x1b1 ) ;
V_4 -> V_656 . V_664 [ 11 ] =
F_4 ( V_4 , 0x1b7 ) ;
V_4 -> V_662 = V_4 -> V_42 ;
}
F_49 ( V_4 , ( 0x7 << 0 ) , V_1328 ) ;
F_60 ( V_4 , 1 , V_1329 ) ;
}
static void F_173 ( struct V_3 * V_4 , T_4 V_1235 )
{
T_5 V_1331 ;
T_2 V_1328 ;
T_2 V_1329 [ 2 ] ;
T_2 V_1376 [ 2 ] , V_1377 [ 2 ] ;
T_2 V_1378 [ 2 ] , V_1379 [ 2 ] ;
T_2 V_814 ;
T_2 V_1330 [] = { 0xffff , 0xffff } ;
T_2 V_1380 , V_1381 , V_1382 ;
T_4 V_1332 , V_1333 , V_1383 [ 4 ] ;
T_4 V_1334 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_4 V_1335 , V_228 ;
T_5 V_1336 [ 4 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1384 [ 4 ] [ 2 ] = {
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 }
} ;
T_5 V_1338 , V_1340 ;
T_5 V_1341 [ 4 ] ;
T_5 V_1342 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1343 ;
switch ( V_1235 ) {
case V_1240 :
V_1331 = V_1373 ;
break;
case V_1242 :
V_1331 = V_426 ;
break;
case V_1243 :
V_1331 = V_1385 ;
break;
default:
return;
}
V_1328 = F_49 ( V_4 , 0 , 0 ) ;
F_49 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_60 ( V_4 , 0 , V_1329 ) ;
F_60 ( V_4 , 1 , V_1330 ) ;
V_1380 = ( V_1235 == V_1240 ) ? 0x6 : 0x4 ;
V_814 =
F_27 ( V_4 -> V_42 ) ? 0x140 : 0x110 ;
V_1378 [ 0 ] = F_4 ( V_4 , 0x91 ) ;
V_1379 [ 0 ] = F_53 ( V_4 , V_1386 ) ;
F_6 ( V_4 , 0x91 , V_814 ) ;
F_47 ( V_4 , V_1386 , V_1380 ) ;
V_1378 [ 1 ] = F_4 ( V_4 , 0x92 ) ;
V_1379 [ 1 ] = F_53 ( V_4 , V_1387 ) ;
F_6 ( V_4 , 0x92 , V_814 ) ;
F_47 ( V_4 , V_1387 , V_1380 ) ;
V_1381 = V_1388 | V_1389 |
V_1390 ;
V_1377 [ 0 ] =
F_53 ( V_4 , V_1391 ) & V_1381 ;
V_1377 [ 1 ] =
F_53 ( V_4 , V_1392 ) & V_1381 ;
F_85 ( V_4 , V_1391 , V_1381 , 0 ) ;
F_85 ( V_4 , V_1392 , V_1381 , 0 ) ;
V_1382 = V_1393 | V_1394 |
V_1395 ;
V_1376 [ 0 ] =
F_53 ( V_4 , V_1396 ) & V_1382 ;
V_1376 [ 1 ] =
F_53 ( V_4 , V_1397 ) & V_1382 ;
F_74 ( V_4 , V_1238 , V_1235 ) ;
F_167 ( V_4 , 0x0 , 0x0 , V_1238 ,
V_1239 , V_1235 ) ;
F_167 ( V_4 , 0x0 , 0x0 , V_1238 ,
V_1241 , V_1235 ) ;
for ( V_1332 = 0 ; V_1332 < 4 ; V_1332 ++ ) {
V_1383 [ 0 ] = V_1383 [ 1 ] = V_1383 [ 2 ] = V_1383 [ 3 ] = V_1332 ;
if ( V_1235 != V_1243 )
F_171 ( V_4 , V_1235 , V_1383 ) ;
F_73 ( V_4 , V_1235 , & V_1336 [ V_1332 ] [ 0 ] ,
V_1372 ) ;
if ( ( V_1235 == V_1242 )
|| ( V_1235 == V_1243 ) ) {
for ( V_228 = 0 ; V_228 < 2 ; V_228 ++ )
V_1384 [ V_1332 ] [ V_228 ] =
F_174 ( V_1336 [ V_1332 ] [ V_228 * 2 + 0 ] ,
V_1336 [ V_1332 ] [ V_228 * 2 + 1 ] ) ;
}
}
for ( V_1335 = 0 ; V_1335 < 4 ; V_1335 ++ ) {
V_1338 = V_1339 ;
V_1333 = 0 ;
V_1343 = V_1237 * V_1372 + 1 ;
for ( V_1332 = 0 ; V_1332 < 4 ; V_1332 ++ ) {
V_1340 = abs ( ( ( V_1235 == V_1240 ) ?
V_1336 [ V_1332 ] [ V_1335 ] :
V_1384 [ V_1332 ] [ V_1335 / 2 ] ) -
( V_1331 * V_1372 ) ) ;
if ( V_1340 < V_1338 ) {
V_1338 = V_1340 ;
V_1333 = V_1332 ;
}
if ( V_1336 [ V_1332 ] [ V_1335 ] < V_1343 )
V_1343 = V_1336 [ V_1332 ] [ V_1335 ] ;
}
V_1334 [ V_1335 ] = V_1333 ;
V_1342 [ V_1335 ] = V_1343 ;
}
if ( V_1235 != V_1243 )
F_171 ( V_4 , V_1235 , V_1334 ) ;
for ( V_1335 = 0 ; V_1335 < 4 ; V_1335 ++ ) {
V_1341 [ V_1335 ] =
( V_1331 * V_1372 ) -
V_1336 [ V_1334 [ V_1335 ] ] [ V_1335 ] ;
if ( V_1341 [ V_1335 ] < 0 ) {
V_1341 [ V_1335 ] =
abs ( V_1341 [ V_1335 ] ) ;
V_1341 [ V_1335 ] +=
( V_1372 / 2 ) ;
V_1341 [ V_1335 ] /= V_1372 ;
V_1341 [ V_1335 ] =
- V_1341 [ V_1335 ] ;
} else {
V_1341 [ V_1335 ] +=
( V_1372 / 2 ) ;
V_1341 [ V_1335 ] /= V_1372 ;
}
if ( V_1342 [ V_1335 ] ==
V_1237 * V_1372 )
V_1341 [ V_1335 ] =
( V_1331 - V_1237 - 1 ) ;
F_167 ( V_4 , 0x0 ,
( T_7 )
V_1341 [ V_1335 ] ,
( V_1335 / 2 ==
0 ) ? V_674 :
V_675 ,
( V_1335 % 2 ==
0 ) ? V_1239 : V_1241 ,
V_1235 ) ;
}
F_85 ( V_4 , V_1391 , V_1381 , V_1377 [ 0 ] ) ;
F_85 ( V_4 , V_1392 , V_1381 , V_1377 [ 1 ] ) ;
if ( V_1376 [ 0 ] == V_1393 )
F_74 ( V_4 , V_674 ,
V_1240 ) ;
else if ( V_1376 [ 0 ] == V_1394 )
F_74 ( V_4 , V_674 ,
V_1242 ) ;
else
F_74 ( V_4 , V_674 ,
V_1243 ) ;
if ( V_1376 [ 1 ] == V_1393 )
F_74 ( V_4 , V_675 ,
V_1240 ) ;
else if ( V_1376 [ 1 ] == V_1394 )
F_74 ( V_4 , V_675 ,
V_1242 ) ;
else
F_74 ( V_4 , V_675 ,
V_1243 ) ;
F_74 ( V_4 , V_604 , V_1235 ) ;
F_6 ( V_4 , 0x91 , V_1378 [ 0 ] ) ;
F_47 ( V_4 , V_1386 , V_1379 [ 0 ] ) ;
F_6 ( V_4 , 0x92 , V_1378 [ 1 ] ) ;
F_47 ( V_4 , V_1387 , V_1379 [ 1 ] ) ;
F_49 ( V_4 , ( 0x7 << 0 ) , V_1328 ) ;
F_60 ( V_4 , 1 , V_1329 ) ;
F_128 ( V_4 ) ;
}
void F_122 ( struct V_3 * V_4 )
{
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_172 ( V_4 ) ;
} else {
F_173 ( V_4 , V_1240 ) ;
F_173 ( V_4 , V_1242 ) ;
F_173 ( V_4 , V_1243 ) ;
}
}
int
F_175 ( struct V_3 * V_4 , struct V_1398 * V_1399 )
{
T_6 V_1400 , V_1401 , V_1402 ;
T_6 V_1403 , V_1404 ;
V_1400 = 0 ;
V_1401 = V_1399 -> V_1405 & V_1406 ;
V_1402 = ( V_1399 -> V_1405 & V_1407 ) >> 8 ;
if ( V_1401 > 127 )
V_1401 -= 256 ;
if ( V_1402 > 127 )
V_1402 -= 256 ;
V_1403 = V_1399 -> V_1408 & 0x00ff ;
V_1404 = V_1399 -> V_1409 & 0x00ff ;
if ( V_1404 > 127 )
V_1404 -= 256 ;
if ( ( ( V_1401 == 16 ) || ( V_1401 == 32 ) ) ) {
V_1401 = V_1402 ;
V_1402 = V_1404 ;
}
if ( V_4 -> V_62 -> V_1410 == V_1411 )
V_1400 = ( V_1401 > V_1402 ) ? V_1401 : V_1402 ;
else if ( V_4 -> V_62 -> V_1410 == V_1412 )
V_1400 = ( V_1401 < V_1402 ) ? V_1401 : V_1402 ;
else if ( V_4 -> V_62 -> V_1410 == V_1413 )
V_1400 = ( V_1401 + V_1402 ) >> 1 ;
return V_1400 ;
}
static void
F_176 ( struct V_3 * V_4 , struct V_1414 * V_1415 ,
T_2 V_1416 )
{
T_2 V_1417 ;
T_1 * V_1418 = NULL ;
V_1418 = F_177 ( sizeof( T_1 ) * V_1416 , V_1419 ) ;
if ( V_1418 == NULL )
return;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
for ( V_1417 = 0 ; V_1417 < V_1416 ; V_1417 ++ )
V_1418 [ V_1417 ] = ( ( ( ( unsigned int ) V_1415 [ V_1417 ] . V_169 ) & 0x3ff ) << 10 ) |
( ( ( unsigned int ) V_1415 [ V_1417 ] . V_1420 ) & 0x3ff ) ;
F_7 ( V_4 , V_1421 , V_1416 , 0 , 32 ,
V_1418 ) ;
F_178 ( V_1418 ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static T_2
F_179 ( struct V_3 * V_4 , T_1 V_1422 , T_2 V_1423 ,
T_4 V_1424 )
{
T_4 V_1425 , V_1426 ;
T_2 V_1416 , V_1417 , V_1427 ;
T_5 V_1428 = 0 , V_1429 = 0 ;
T_1 V_27 ;
struct V_1414 * V_1415 = NULL ;
V_1426 = F_33 ( V_4 -> V_42 ) ;
V_1425 = ( V_1426 == 1 ) ? 40 : 20 ;
V_27 = ( V_1425 << 3 ) ;
if ( V_1424 == 1 ) {
V_1427 = F_4 ( V_4 , 0x01 ) ;
V_1427 = ( V_1427 >> 15 ) & 1 ;
V_1425 = ( V_1427 == 1 ) ? 82 : 80 ;
V_1425 = ( V_1426 == 1 ) ? ( V_1425 << 1 ) : V_1425 ;
V_27 = ( V_1425 << 1 ) ;
}
V_1415 = F_177 ( sizeof( struct V_1414 ) * V_27 , V_1419 ) ;
if ( V_1415 == NULL )
return 0 ;
V_1416 = ( T_2 ) V_27 ;
V_1429 = ( ( V_1422 * 36 ) / V_1425 ) / 100 ;
V_1428 = 0 ;
for ( V_1417 = 0 ; V_1417 < V_1416 ; V_1417 ++ ) {
V_1415 [ V_1417 ] = F_180 ( V_1428 ) ;
V_1428 += V_1429 ;
V_1415 [ V_1417 ] . V_1420 = ( T_5 ) FLOAT ( V_1415 [ V_1417 ] . V_1420 * V_1423 ) ;
V_1415 [ V_1417 ] . V_169 = ( T_5 ) FLOAT ( V_1415 [ V_1417 ] . V_169 * V_1423 ) ;
}
F_176 ( V_4 , V_1415 , V_1416 ) ;
F_178 ( V_1415 ) ;
return V_1416 ;
}
static void
F_181 ( struct V_3 * V_4 , T_2 V_1416 , T_2 V_1430 ,
T_2 V_1431 , T_4 V_1432 , T_4 V_1424 ,
bool V_1433 )
{
T_2 V_1434 ;
T_4 V_1425 , V_1435 ;
T_2 V_1208 ;
T_2 V_1436 , V_1437 , V_1438 ,
V_1439 ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
V_1425 = 20 ;
if ( F_33 ( V_4 -> V_42 ) )
V_1425 = 40 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_1436 = F_4 ( V_4 , 0x342 ) & ( 0x1 << 7 ) ;
V_1437 = F_4 ( V_4 , 0x343 ) & ( 0x1 << 7 ) ;
if ( V_1436 | V_1437 ) {
V_1438 = F_4 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1439 = F_4 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
} else {
F_34 (
V_4 ,
( 0x1 << 7 ) ,
F_32
( V_4 ,
0 ) , 0 , 0 ,
V_248 ) ;
V_4 -> V_1440 = true ;
V_1438 = F_4 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1439 = F_4 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
}
}
if ( ( V_4 -> V_697 & V_1441 ) == 0 ) {
F_9 ( V_4 , V_722 , 1 , 87 , 16 ,
& V_1434 ) ;
V_4 -> V_697 =
V_1441 | ( V_1434 & V_1442 ) ;
}
if ( V_1433 ) {
V_1434 = ( V_1425 == 20 ) ? 100 : 71 ;
V_1434 = ( V_1434 << 8 ) + V_1434 ;
F_7 ( V_4 , V_722 , 1 , 87 , 16 ,
& V_1434 ) ;
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
F_6 ( V_4 , 0xc6 , V_1416 - 1 ) ;
if ( V_1430 != 0xffff )
F_6 ( V_4 , 0xc4 , V_1430 - 1 ) ;
else
F_6 ( V_4 , 0xc4 , V_1430 ) ;
F_6 ( V_4 , 0xc5 , V_1431 ) ;
V_1208 = F_4 ( V_4 , 0xa1 ) ;
F_36 ( V_4 , 0xa1 , V_824 ) ;
if ( V_1432 ) {
F_35 ( V_4 , 0xc2 , 0x7FFF ) ;
F_36 ( V_4 , 0xc2 , 0x8000 ) ;
} else {
V_1435 = ( V_1424 == 1 ) ? 0x5 : 0x1 ;
F_6 ( V_4 , 0xc3 , V_1435 ) ;
}
F_92 ( ( ( F_4 ( V_4 , 0xa4 ) & 0x1 ) == 1 ) , 1000 ) ;
F_6 ( V_4 , 0xa1 , V_1208 ) ;
}
int
F_72 ( struct V_3 * V_4 , T_1 V_1422 , T_2 V_1423 ,
T_4 V_1432 , T_4 V_1424 , bool V_1433 )
{
T_2 V_1416 ;
T_2 V_1430 = 0xffff ;
T_2 V_1431 = 0 ;
V_1416 = F_179 ( V_4 , V_1422 , V_1423 ,
V_1424 ) ;
if ( V_1416 == 0 )
return - V_1443 ;
F_181 ( V_4 , V_1416 , V_1430 , V_1431 , V_1432 ,
V_1424 , V_1433 ) ;
return 0 ;
}
void F_71 ( struct V_3 * V_4 )
{
T_2 V_1444 ;
T_2 V_1434 ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
V_1444 = F_4 ( V_4 , 0xc7 ) ;
if ( V_1444 & 0x1 )
F_36 ( V_4 , 0xc3 , V_1445 ) ;
else if ( V_1444 & 0x2 )
F_35 ( V_4 , 0xc2 ,
( T_2 ) ~ V_1446 ) ;
F_35 ( V_4 , 0xc3 , ( T_2 ) ~ ( 0x1 << 2 ) ) ;
if ( ( V_4 -> V_697 & V_1441 ) != 0 ) {
V_1434 = V_4 -> V_697 & V_1442 ;
F_7 ( V_4 , V_722 , 1 , 87 , 16 ,
& V_1434 ) ;
V_4 -> V_697 = 0 ;
}
if ( F_23 ( V_4 -> V_11 . V_12 , 7 ) || F_3 ( V_4 -> V_11 . V_12 , 8 ) ) {
if ( V_4 -> V_1440 ) {
F_34 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 1 ,
V_248 ) ;
V_4 -> V_1440 = false ;
}
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static T_1 * F_182 ( struct V_3 * V_4 )
{
T_1 * V_640 = NULL ;
T_3 V_1447 = V_4 -> V_11 . V_12 ;
if ( F_51 ( V_4 ) ) {
V_640 =
F_83 ( V_4 ) ;
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
if ( F_23 ( V_1447 , 3 ) )
V_640 = V_795 ;
else if ( F_23 ( V_1447 , 4 ) )
V_640 =
( V_4 -> V_44 . V_149 == 3 ) ?
V_796 :
V_797 ;
else
V_640 = V_798 ;
} else {
if ( F_3 ( V_1447 , 7 ) ) {
if ( V_4 -> V_11 . V_206 == 3 )
V_640 =
V_800 ;
else if ( V_4 -> V_11 . V_206 == 5 )
V_640 =
V_799 ;
} else {
if ( F_3 ( V_1447 , 5 ) &&
( V_4 -> V_43 . V_149 == 3 ) )
V_640 =
V_801 ;
else
V_640 =
V_802 ;
}
}
}
return V_640 ;
}
struct V_771 F_123 ( struct V_3 * V_4 )
{
T_2 V_1448 [ 2 ] , V_1449 [ 2 ] ;
T_4 V_1450 ;
struct V_771 V_772 ;
T_1 * V_640 = NULL ;
if ( V_4 -> V_64 == V_67 ) {
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
F_9 ( V_4 , V_233 , 2 , 0x110 , 16 ,
V_1449 ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
for ( V_1450 = 0 ; V_1450 < 2 ; V_1450 ++ ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_772 . V_1451 [ V_1450 ] =
V_1449 [ V_1450 ] & 0x0007 ;
V_772 . V_1452 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x00F8 ) >> 3 ) ;
V_772 . V_1453 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x0F00 ) >> 8 ) ;
V_772 . V_1454 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x7000 ) >> 12 ) ;
V_772 . V_1455 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x8000 ) >> 15 ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_772 . V_1451 [ V_1450 ] =
V_1449 [ V_1450 ] & 0x000F ;
V_772 . V_1452 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x00F0 ) >> 4 ) ;
V_772 . V_1453 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x0F00 ) >> 8 ) ;
V_772 . V_1454 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x7000 ) >> 12 ) ;
} else {
V_772 . V_1451 [ V_1450 ] =
V_1449 [ V_1450 ] & 0x0003 ;
V_772 . V_1452 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x000C ) >> 2 ) ;
V_772 . V_1453 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x0070 ) >> 4 ) ;
V_772 . V_1454 [ V_1450 ] =
( ( V_1449 [ V_1450 ] & 0x0380 ) >> 7 ) ;
}
}
} else {
T_3 V_1447 = V_4 -> V_11 . V_12 ;
V_1448 [ 0 ] = ( F_4 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ;
V_1448 [ 1 ] = ( F_4 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ;
for ( V_1450 = 0 ; V_1450 < 2 ; V_1450 ++ ) {
if ( F_3 ( V_1447 , 3 ) ) {
V_640 =
F_182 ( V_4 ) ;
if ( F_3 ( V_1447 , 7 ) ) {
V_772 . V_1451 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 16 ) & 0x7 ;
V_772 . V_1452 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 19 ) & 0x1f ;
V_772 . V_1453 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 24 ) & 0xf ;
V_772 . V_1454 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 28 ) & 0x7 ;
V_772 . V_1455 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 31 ) & 0x1 ;
} else {
V_772 . V_1451 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 16 ) & 0xf ;
V_772 . V_1452 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 20 ) & 0xf ;
V_772 . V_1453 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 24 ) & 0xf ;
V_772 . V_1454 [ V_1450 ] =
( V_640
[ V_1448 [ V_1450 ] ]
>> 28 ) & 0x7 ;
}
} else {
V_772 . V_1451 [ V_1450 ] =
( V_806 [ V_1448 [ V_1450 ] ] >>
16 ) & 0x3 ;
V_772 . V_1452 [ V_1450 ] =
( V_806 [ V_1448 [ V_1450 ] ] >>
18 ) & 0x3 ;
V_772 . V_1453 [ V_1450 ] =
( V_806 [ V_1448 [ V_1450 ] ] >>
20 ) & 0x7 ;
V_772 . V_1454 [ V_1450 ] =
( V_806 [ V_1448 [ V_1450 ] ] >>
23 ) & 0x7 ;
}
}
}
return V_772 ;
}
static void
F_183 ( struct V_3 * V_4 , T_2 V_1450 ,
struct V_771 V_772 ,
struct V_1456 * V_1457 )
{
T_4 V_1458 ;
int V_31 ;
T_2 V_1459 ;
T_4 V_1460 = ( F_27 ( V_4 -> V_42 ) ? 1 : 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1457 -> V_1455 = V_772 . V_1455 [ V_1450 ] ;
V_1457 -> V_1454 = V_772 . V_1454 [ V_1450 ] ;
V_1457 -> V_1453 = V_772 . V_1453 [ V_1450 ] ;
V_1457 -> V_1452 = V_772 . V_1452 [ V_1450 ] ;
V_1457 -> V_1451 = V_772 . V_1451 [ V_1450 ] ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1457 -> V_1461 =
( ( V_1457 -> V_1455 << 15 ) | ( V_1457 -> V_1454 << 12 ) |
( V_1457 -> V_1453 << 8 ) |
( V_1457 -> V_1452 << 3 ) | ( V_1457 -> V_1451 ) ) ;
else
V_1457 -> V_1461 =
( ( V_1457 -> V_1454 << 12 ) | ( V_1457 -> V_1453 << 8 ) |
( V_1457 -> V_1452 << 4 ) | ( V_1457 -> V_1451 ) ) ;
V_1457 -> V_1462 [ 0 ] = 0x79 ;
V_1457 -> V_1462 [ 1 ] = 0x79 ;
V_1457 -> V_1462 [ 2 ] = 0x79 ;
V_1457 -> V_1462 [ 3 ] = 0x79 ;
V_1457 -> V_1462 [ 4 ] = 0x79 ;
} else {
V_1459 = ( ( V_772 . V_1452 [ V_1450 ] << 0 ) |
( V_772 . V_1453 [ V_1450 ] << 4 ) |
( V_772 . V_1454 [ V_1450 ] << 8 ) ) ;
V_31 = - 1 ;
for ( V_1458 = 0 ; V_1458 < V_1463 ; V_1458 ++ ) {
if ( V_1464 [ V_1460 ] [ V_1458 ] [ 0 ] ==
V_1459 ) {
V_31 = V_1458 ;
break;
}
}
V_1457 -> V_1454 = V_1464 [ V_1460 ] [ V_1458 ] [ 1 ] ;
V_1457 -> V_1453 = V_1464 [ V_1460 ] [ V_1458 ] [ 2 ] ;
V_1457 -> V_1452 = V_1464 [ V_1460 ] [ V_1458 ] [ 3 ] ;
V_1457 -> V_1461 = ( ( V_1457 -> V_1454 << 7 ) | ( V_1457 -> V_1453 << 4 ) |
( V_1457 -> V_1452 << 2 ) ) ;
V_1457 -> V_1462 [ 0 ] = V_1464 [ V_1460 ] [ V_1458 ] [ 4 ] ;
V_1457 -> V_1462 [ 1 ] = V_1464 [ V_1460 ] [ V_1458 ] [ 5 ] ;
V_1457 -> V_1462 [ 2 ] = V_1464 [ V_1460 ] [ V_1458 ] [ 6 ] ;
V_1457 -> V_1462 [ 3 ] = V_1464 [ V_1460 ] [ V_1458 ] [ 7 ] ;
}
}
static void F_184 ( struct V_3 * V_4 )
{
T_2 V_1465 , V_250 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_250 = 0 ; V_250 <= 1 ; V_250 ++ ) {
V_4 -> V_1466 [ ( V_250 * 11 ) + 0 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_584 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 1 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_588 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 2 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_589 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 3 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_590 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 4 ] = 0 ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 5 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_585 ) ;
if ( V_4 -> V_11 . V_206 != 5 )
V_4 -> V_1466 [ ( V_250 * 11 ) + 6 ] =
F_98 ( V_4 , V_523 , V_583 ,
V_250 ,
V_586 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 7 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 , V_587 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 8 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_591 ) ;
if ( F_27 ( V_4 -> V_42 ) ) {
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_584 , 0x0a ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_588 , 0x43 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_589 , 0x55 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_590 , 0x00 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_587 , 0x00 ) ;
if ( V_4 -> V_671 ) {
F_62 ( V_4 , V_523 , V_583 ,
V_250 , V_585 , 0x4 ) ;
if ( ! ( V_4 ->
V_789 ) )
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_586 , 0x31 ) ;
else
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_586 , 0x21 ) ;
}
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_591 , 0x00 ) ;
} else {
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_584 , 0x06 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_588 , 0x43 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_589 , 0x55 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_590 , 0x00 ) ;
if ( V_4 -> V_11 . V_206 != 5 )
F_62 ( V_4 , V_523 , V_583 ,
V_250 , V_586 , 0x00 ) ;
if ( V_4 -> V_671 ) {
F_62 ( V_4 , V_523 , V_583 ,
V_250 , V_585 ,
0x06 ) ;
if ( ! ( V_4 ->
V_789 ) )
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_587 , 0x31 ) ;
else
F_62 ( V_4 , V_523 ,
V_583 , V_250 ,
V_587 , 0x21 ) ;
}
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_591 , 0x00 ) ;
}
}
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
for ( V_250 = 0 ; V_250 <= 1 ; V_250 ++ ) {
V_1465 =
( V_250 ==
V_100 ) ? V_564 : V_565 ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 0 ] =
F_53 ( V_4 ,
V_1467 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 1 ] =
F_53 ( V_4 ,
V_1468 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 2 ] =
F_53 ( V_4 ,
V_1469 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 3 ] =
F_53 (
V_4 ,
V_1470 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 4 ] =
F_53 ( V_4 ,
V_1471 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 5 ] =
F_53 ( V_4 ,
V_635 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 6 ] =
F_53 ( V_4 ,
V_1472 | V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 7 ] =
F_53 ( V_4 ,
V_1473 | V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 8 ] =
F_53 ( V_4 ,
V_1474 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 9 ] =
F_53 ( V_4 ,
V_1475 |
V_1465 ) ;
V_4 -> V_1466 [ ( V_250 * 11 ) + 10 ] =
F_53 ( V_4 ,
V_1476 |
V_1465 ) ;
if ( F_27 ( V_4 -> V_42 ) ) {
F_47 ( V_4 ,
V_1467 |
V_1465 , 0x0a ) ;
F_47 ( V_4 ,
V_1468 |
V_1465 , 0x40 ) ;
F_47 ( V_4 ,
V_1469 |
V_1465 , 0x55 ) ;
F_47 ( V_4 ,
V_1470 |
V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1471 |
V_1465 , 0x00 ) ;
if ( F_51 ( V_4 ) ) {
F_47 (
V_4 ,
V_635
| V_1465 , 0x4 ) ;
F_47 ( V_4 ,
V_1472 |
V_1465 , 0x1 ) ;
} else {
F_47 (
V_4 ,
V_635
| V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1472 |
V_1465 , 0x2f ) ;
}
F_47 ( V_4 ,
V_1473 | V_1465 ,
0x00 ) ;
F_47 ( V_4 ,
V_1474 |
V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1475 |
V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1476 |
V_1465 , 0x00 ) ;
} else {
F_47 ( V_4 ,
V_1467 |
V_1465 , 0x06 ) ;
F_47 ( V_4 ,
V_1468 |
V_1465 , 0x40 ) ;
F_47 ( V_4 ,
V_1469 |
V_1465 , 0x55 ) ;
F_47 ( V_4 ,
V_1470 |
V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1471 |
V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1472 | V_1465 ,
0x00 ) ;
if ( F_51 ( V_4 ) ) {
F_47 (
V_4 ,
V_635
| V_1465 , 0x06 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 5 ) )
F_47 (
V_4 ,
V_1473
| V_1465 ,
0x11 ) ;
else
F_47 (
V_4 ,
V_1473
| V_1465 ,
0x1 ) ;
} else {
F_47 (
V_4 ,
V_635
| V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1473 |
V_1465 , 0x20 ) ;
}
F_47 ( V_4 ,
V_1474 |
V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1475 |
V_1465 , 0x00 ) ;
F_47 ( V_4 ,
V_1476 |
V_1465 , 0x00 ) ;
}
}
} else {
V_4 -> V_1466 [ 0 ] =
F_53 ( V_4 , V_1311 ) ;
F_47 ( V_4 , V_1311 , 0x29 ) ;
V_4 -> V_1466 [ 1 ] =
F_53 ( V_4 , V_1312 ) ;
F_47 ( V_4 , V_1312 , 0x54 ) ;
V_4 -> V_1466 [ 2 ] =
F_53 ( V_4 , V_1313 ) ;
F_47 ( V_4 , V_1313 , 0x29 ) ;
V_4 -> V_1466 [ 3 ] =
F_53 ( V_4 , V_1314 ) ;
F_47 ( V_4 , V_1314 , 0x54 ) ;
V_4 -> V_1466 [ 4 ] =
F_53 ( V_4 , V_1309 ) ;
V_4 -> V_1466 [ 5 ] =
F_53 ( V_4 , V_1310 ) ;
if ( ( F_4 ( V_4 , 0x09 ) & V_290 ) ==
0 ) {
F_47 ( V_4 , V_1309 , 0x04 ) ;
F_47 ( V_4 , V_1310 , 0x04 ) ;
} else {
F_47 ( V_4 , V_1309 , 0x20 ) ;
F_47 ( V_4 , V_1310 , 0x20 ) ;
}
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
F_54 ( V_4 , V_710 , 0x20 ) ;
F_54 ( V_4 , V_711 , 0x20 ) ;
} else {
F_58 ( V_4 , V_710 , 0xdf ) ;
F_58 ( V_4 , V_711 , 0xdf ) ;
}
}
}
static void F_185 ( struct V_3 * V_4 )
{
T_2 V_1465 , V_250 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_250 = 0 ; V_250 <= 1 ; V_250 ++ ) {
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_584 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
0 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_588 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
1 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_589 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
2 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_590 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
3 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_585 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
5 ] ) ;
if ( V_4 -> V_11 . V_206 != 5 )
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_586 ,
V_4 -> V_1466
[ ( V_250 * 11 ) + 6 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_587 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
7 ] ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 , V_591 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
8 ] ) ;
}
} else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
for ( V_250 = 0 ; V_250 <= 1 ; V_250 ++ ) {
V_1465 = ( V_250 == V_100 ) ?
V_564 : V_565 ;
F_47 ( V_4 ,
V_1467 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
0 ] ) ;
F_47 ( V_4 ,
V_1468 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
1 ] ) ;
F_47 ( V_4 ,
V_1469 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
2 ] ) ;
F_47 ( V_4 , V_1470 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
3 ] ) ;
F_47 ( V_4 ,
V_1471 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
4 ] ) ;
F_47 ( V_4 ,
V_635 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
5 ] ) ;
F_47 ( V_4 , V_1472 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
6 ] ) ;
F_47 ( V_4 , V_1473 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
7 ] ) ;
F_47 ( V_4 ,
V_1474 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
8 ] ) ;
F_47 ( V_4 ,
V_1475 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
9 ] ) ;
F_47 ( V_4 ,
V_1476 | V_1465 ,
V_4 ->
V_1466 [ ( V_250 * 11 ) +
10 ] ) ;
}
} else {
F_47 ( V_4 , V_1311 ,
V_4 -> V_1466 [ 0 ] ) ;
F_47 ( V_4 , V_1312 ,
V_4 -> V_1466 [ 1 ] ) ;
F_47 ( V_4 , V_1313 ,
V_4 -> V_1466 [ 2 ] ) ;
F_47 ( V_4 , V_1314 ,
V_4 -> V_1466 [ 3 ] ) ;
F_47 ( V_4 , V_1309 ,
V_4 -> V_1466 [ 4 ] ) ;
F_47 ( V_4 , V_1310 ,
V_4 -> V_1466 [ 5 ] ) ;
}
}
static void F_186 ( struct V_3 * V_4 )
{
T_2 V_14 , V_599 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_4 -> V_1477 [ 0 ] = F_4 ( V_4 , 0xa6 ) ;
V_4 -> V_1477 [ 1 ] = F_4 ( V_4 , 0xa7 ) ;
V_599 = ( ( 0x3 << 8 ) | ( 0x3 << 10 ) ) ;
V_14 = ( 0x2 << 8 ) ;
V_14 |= ( 0x2 << 10 ) ;
F_37 ( V_4 , 0xa6 , V_599 , V_14 ) ;
F_37 ( V_4 , 0xa7 , V_599 , V_14 ) ;
V_14 = F_4 ( V_4 , 0x8f ) ;
V_4 -> V_1477 [ 2 ] = V_14 ;
V_14 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_6 ( V_4 , 0x8f , V_14 ) ;
V_14 = F_4 ( V_4 , 0xa5 ) ;
V_4 -> V_1477 [ 3 ] = V_14 ;
V_14 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_6 ( V_4 , 0xa5 , V_14 ) ;
V_4 -> V_1477 [ 4 ] = F_4 ( V_4 , 0x01 ) ;
F_37 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_9 ( V_4 , V_512 , 1 , 3 , 16 ,
& V_14 ) ;
V_4 -> V_1477 [ 5 ] = V_14 ;
V_14 = 0 ;
F_7 ( V_4 , V_512 , 1 , 3 , 16 ,
& V_14 ) ;
F_9 ( V_4 , V_512 , 1 , 19 , 16 ,
& V_14 ) ;
V_4 -> V_1477 [ 6 ] = V_14 ;
V_14 = 0 ;
F_7 ( V_4 , V_512 , 1 , 19 , 16 ,
& V_14 ) ;
V_4 -> V_1477 [ 7 ] = F_4 ( V_4 , 0x91 ) ;
V_4 -> V_1477 [ 8 ] = F_4 ( V_4 , 0x92 ) ;
if ( ! ( V_4 -> V_671 ) )
F_90 (
V_4 ,
V_679 ,
1 ,
V_674
|
V_675 ) ;
else
F_90 (
V_4 ,
V_679 ,
0 ,
V_674
|
V_675 ) ;
F_90 ( V_4 ,
V_678 ,
0x2 , V_674 ) ;
F_90 ( V_4 ,
V_678 ,
0x8 , V_675 ) ;
V_4 -> V_1477 [ 9 ] = F_4 ( V_4 , 0x297 ) ;
V_4 -> V_1477 [ 10 ] = F_4 ( V_4 , 0x29b ) ;
F_37 ( V_4 , ( 0 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_37 ( V_4 , ( 1 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_23 ( V_4 -> V_11 . V_12 , 7 )
|| F_3 ( V_4 -> V_11 . V_12 , 8 ) )
F_34 (
V_4 , ( 0x1 << 7 ) ,
F_32
( V_4 ,
0 ) , 0 , 0 ,
V_248 ) ;
if ( V_4 -> V_671
&& ! ( V_4 -> V_789 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_85 ( V_4 , V_1478 , 1 << 4 ,
1 << 4 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
F_85 (
V_4 ,
V_1137 ,
1 , 0 ) ;
F_85 (
V_4 ,
V_1143 ,
1 , 0 ) ;
} else {
F_85 (
V_4 ,
V_1479 ,
1 , 0 ) ;
F_85 (
V_4 ,
V_1480 ,
1 , 0 ) ;
}
} else if ( F_3 ( V_4 -> V_11 . V_12 , 8 ) ) {
F_34 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 0 ,
V_247 ) ;
}
}
} else {
V_4 -> V_1477 [ 0 ] = F_4 ( V_4 , 0xa6 ) ;
V_4 -> V_1477 [ 1 ] = F_4 ( V_4 , 0xa7 ) ;
V_599 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_14 = ( 0x2 << 12 ) ;
V_14 |= ( 0x2 << 14 ) ;
F_37 ( V_4 , 0xa6 , V_599 , V_14 ) ;
F_37 ( V_4 , 0xa7 , V_599 , V_14 ) ;
V_14 = F_4 ( V_4 , 0xa5 ) ;
V_4 -> V_1477 [ 2 ] = V_14 ;
V_14 |= ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
F_6 ( V_4 , 0xa5 , V_14 ) ;
F_9 ( V_4 , V_512 , 1 , 2 , 16 ,
& V_14 ) ;
V_4 -> V_1477 [ 3 ] = V_14 ;
V_14 |= 0x2000 ;
F_7 ( V_4 , V_512 , 1 , 2 , 16 ,
& V_14 ) ;
F_9 ( V_4 , V_512 , 1 , 18 , 16 ,
& V_14 ) ;
V_4 -> V_1477 [ 4 ] = V_14 ;
V_14 |= 0x2000 ;
F_7 ( V_4 , V_512 , 1 , 18 , 16 ,
& V_14 ) ;
V_4 -> V_1477 [ 5 ] = F_4 ( V_4 , 0x91 ) ;
V_4 -> V_1477 [ 6 ] = F_4 ( V_4 , 0x92 ) ;
V_14 = F_27 ( V_4 -> V_42 ) ? 0x180 : 0x120 ;
F_6 ( V_4 , 0x91 , V_14 ) ;
F_6 ( V_4 , 0x92 , V_14 ) ;
}
}
static void F_187 ( struct V_3 * V_4 )
{
T_2 V_599 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_6 ( V_4 , 0xa6 , V_4 -> V_1477 [ 0 ] ) ;
F_6 ( V_4 , 0xa7 , V_4 -> V_1477 [ 1 ] ) ;
F_6 ( V_4 , 0x8f , V_4 -> V_1477 [ 2 ] ) ;
F_6 ( V_4 , 0xa5 , V_4 -> V_1477 [ 3 ] ) ;
F_6 ( V_4 , 0x01 , V_4 -> V_1477 [ 4 ] ) ;
F_7 ( V_4 , V_512 , 1 , 3 , 16 ,
& V_4 -> V_1477 [ 5 ] ) ;
F_7 ( V_4 , V_512 , 1 , 19 , 16 ,
& V_4 -> V_1477 [ 6 ] ) ;
F_6 ( V_4 , 0x91 , V_4 -> V_1477 [ 7 ] ) ;
F_6 ( V_4 , 0x92 , V_4 -> V_1477 [ 8 ] ) ;
F_6 ( V_4 , 0x297 , V_4 -> V_1477 [ 9 ] ) ;
F_6 ( V_4 , 0x29b , V_4 -> V_1477 [ 10 ] ) ;
if ( F_23 ( V_4 -> V_11 . V_12 , 7 )
|| F_3 ( V_4 -> V_11 . V_12 , 8 ) )
F_34 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_248 ) ;
F_128 ( V_4 ) ;
if ( V_4 -> V_671
&& ! ( V_4 -> V_789 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_13 ( V_4 -> V_42 ) ) {
F_85 (
V_4 ,
V_1137 ,
1 , 1 ) ;
F_85 (
V_4 ,
V_1143 ,
1 , 1 ) ;
} else {
F_85 (
V_4 ,
V_1479 ,
1 , 1 ) ;
F_85 (
V_4 ,
V_1480 ,
1 , 1 ) ;
}
F_85 ( V_4 , V_1478 , 1 << 4 ,
0 ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 8 ) ) {
F_34 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 1 ,
V_247 ) ;
}
}
} else {
V_599 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
F_37 ( V_4 , 0xa6 , V_599 , V_4 -> V_1477 [ 0 ] ) ;
F_37 ( V_4 , 0xa7 , V_599 , V_4 -> V_1477 [ 1 ] ) ;
F_6 ( V_4 , 0xa5 , V_4 -> V_1477 [ 2 ] ) ;
F_7 ( V_4 , V_512 , 1 , 2 , 16 ,
& V_4 -> V_1477 [ 3 ] ) ;
F_7 ( V_4 , V_512 , 1 , 18 , 16 ,
& V_4 -> V_1477 [ 4 ] ) ;
F_6 ( V_4 , 0x91 , V_4 -> V_1477 [ 5 ] ) ;
F_6 ( V_4 , 0x92 , V_4 -> V_1477 [ 6 ] ) ;
}
}
void
F_94 ( struct V_3 * V_4 , T_5 * V_1481 , T_4 V_1416 )
{
T_2 V_1482 ;
T_5 V_1483 , V_1484 [ 2 ] ;
T_5 V_630 [ 2 ] ;
T_5 V_601 [ 4 ] ;
T_5 V_1485 [ 2 ] ;
T_4 V_1486 ;
V_1482 = F_4 ( V_4 , 0x1e9 ) ;
V_1483 = ( T_5 ) ( V_1482 & 0x3f ) ;
V_630 [ 0 ] = ( V_1483 <= 31 ) ? V_1483 : ( V_1483 - 64 ) ;
V_1483 = ( T_5 ) ( ( V_1482 >> 8 ) & 0x3f ) ;
V_630 [ 1 ] = ( V_1483 <= 31 ) ? V_1483 : ( V_1483 - 64 ) ;
V_1486 =
F_27 ( V_4 -> V_42 ) ?
( T_4 ) V_1246 : ( T_4 ) V_603 ;
F_73 ( V_4 , V_1486 , V_601 , V_1416 ) ;
V_1485 [ 0 ] = V_601 [ 0 ] / ( ( T_5 ) V_1416 ) ;
V_1485 [ 1 ] = V_601 [ 2 ] / ( ( T_5 ) V_1416 ) ;
V_1484 [ 0 ] = V_630 [ 0 ] - V_1485 [ 0 ] + 64 ;
V_1484 [ 1 ] = V_630 [ 1 ] - V_1485 [ 1 ] + 64 ;
if ( V_1484 [ 0 ] < 0 )
V_1484 [ 0 ] = 0 ;
else if ( V_1484 [ 0 ] > 63 )
V_1484 [ 0 ] = 63 ;
if ( V_1484 [ 1 ] < 0 )
V_1484 [ 1 ] = 0 ;
else if ( V_1484 [ 1 ] > 63 )
V_1484 [ 1 ] = 63 ;
F_9 ( V_4 , V_638 , 1 ,
( T_1 ) V_1484 [ 0 ] , 32 , & V_1481 [ 0 ] ) ;
F_9 ( V_4 , V_639 , 1 ,
( T_1 ) V_1484 [ 1 ] , 32 , & V_1481 [ 1 ] ) ;
}
static void F_188 ( struct V_3 * V_4 , T_2 V_250 )
{
int V_192 ;
T_1 V_1487 ;
T_2 V_1488 ;
T_2 V_1489 ;
static const struct V_1490 V_1491 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 25 , 1 } , { 25 , 2 } , { 25 , 3 } , { 25 , 4 } , { 25 , 5 } ,
{ 25 , 6 } , { 25 , 7 } , { 35 , 7 } , { 50 , 7 } , { 71 , 7 } , { 100 , 7 }
} ;
static const struct V_1490 V_1492 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 35 , 0 } , { 50 , 0 } , { 71 , 0 } , { 100 , 0 } , { 100 , 1 } ,
{ 100 , 2 } , { 100 , 3 } , { 100 , 4 } , { 100 , 5 } , { 100 , 6 } , { 100 , 7 }
} ;
V_1488 = ( V_250 == V_100 ) ?
( ( V_4 -> V_672 >> 8 ) & 0xff ) :
( V_4 -> V_672 & 0xff ) ;
for ( V_192 = 0 ; V_192 < 18 ; V_192 ++ ) {
V_1487 = V_1491 [ V_192 ] . V_1493 * V_1488 ;
V_1487 /= 100 ;
V_1489 =
( ( V_1487 & 0xff ) << 8 ) | V_1491 [ V_192 ] . V_1494 ;
F_7 ( V_4 , V_722 , 1 , V_192 , 16 ,
& V_1489 ) ;
V_1487 = V_1492 [ V_192 ] . V_1493 * V_1488 ;
V_1487 /= 100 ;
V_1489 =
( ( V_1487 & 0xff ) << 8 ) | V_1492 [ V_192 ] . V_1494 ;
F_7 ( V_4 , V_722 , 1 , V_192 + 32 ,
16 , & V_1489 ) ;
}
}
static T_4 F_189 ( struct V_3 * V_4 , T_4 V_250 )
{
T_2 V_1495 ;
V_1495 = F_4 ( V_4 , ( ( V_250 == V_100 ) ? 0x1ed : 0x1ee ) ) ;
V_1495 = ( V_1495 & ( 0x7f << 8 ) ) >> 8 ;
return ( T_4 ) V_1495 ;
}
static void
F_190 ( struct V_3 * V_4 , T_4 V_1496 , T_4 V_1497 )
{
F_37 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , V_1496 ) ;
if ( F_81 ( V_4 -> V_11 . V_12 , 1 ) )
F_37 ( V_4 , 0x222 , ( 0xff << 0 ) , V_1497 ) ;
}
static T_2 F_191 ( struct V_3 * V_4 )
{
T_2 V_685 ;
F_9 ( V_4 , 15 , 1 , 87 , 16 , & V_685 ) ;
return V_685 ;
}
static void F_192 ( struct V_3 * V_4 , T_4 V_1498 , T_4 V_1499 )
{
T_2 V_685 = ( T_2 ) ( ( V_1498 << 8 ) | V_1499 ) ;
F_7 ( V_4 , 15 , 1 , 87 , 16 , & V_685 ) ;
F_7 ( V_4 , 15 , 1 , 95 , 16 , & V_685 ) ;
}
static void
F_193 ( struct V_3 * V_4 ,
struct V_1500 * V_1501 , T_4 V_250 )
{
T_5 V_1502 ;
T_4 V_1503 ;
T_2 V_1504 = 0 ;
V_1503 = V_250 ^ 0x1 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_23 ( V_4 -> V_11 . V_12 , 7 )
|| F_3 ( V_4 -> V_11 . V_12 , 8 ) )
F_34 (
V_4 , ( 0x1 << 7 ) ,
F_32
( V_4 ,
0 ) , 0 , 0 ,
V_248 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_11 . V_206 == 5 )
V_1504 = ( V_250 == 0 ) ? 0x20 : 0x00 ;
else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) )
V_1504 = 0x00 ;
else if ( ( V_4 -> V_11 . V_206 <= 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) )
V_1504 = 0x00 ;
} else {
if ( ( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) )
V_1504 = 0x50 ;
else if ( ( V_4 -> V_11 . V_206 == 3 )
|| ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) )
V_1504 = 0x0 ;
}
F_34 ( V_4 , ( 0x1 << 11 ) ,
V_1504 , ( 1 << V_250 ) , 0 ,
V_247 ) ;
F_166 (
V_4 ,
V_1229 ,
1 , ( 1 << V_250 ) , 0 ) ;
F_166 (
V_4 ,
V_1229 ,
0 , ( 1 << V_1503 ) , 0 ) ;
F_34 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 2 ) , 1 ,
( 1 << V_250 ) , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 0 ) , 0 ,
( 1 << V_250 ) , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 1 ) , 1 ,
( 1 << V_250 ) , 0 ,
V_249 ) ;
F_34 ( V_4 , ( 0x1 << 8 ) , 0 ,
( 1 << V_250 ) , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 9 ) , 1 ,
( 1 << V_250 ) , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 10 ) , 0 ,
( 1 << V_250 ) , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 3 ) , 1 ,
( 1 << V_250 ) , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 5 ) ,
0 , ( 1 << V_250 ) , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 4 ) , 0 ,
( 1 << V_250 ) , 0 ,
V_248 ) ;
V_1501 -> V_1505 [ V_250 ] = F_4 ( V_4 , ( V_250 == V_100 ) ?
0xa6 : 0xa7 ) ;
V_1501 -> V_1506 [ V_250 ] =
F_4 ( V_4 , ( V_250 == V_100 ) ? 0x8f : 0xa5 ) ;
V_1501 -> V_1505 [ V_1503 ] =
F_4 ( V_4 , ( V_250 == V_100 ) ? 0xa7 : 0xa6 ) ;
V_1501 -> V_1506 [ V_1503 ] =
F_4 ( V_4 , ( V_250 == V_100 ) ? 0xa5 : 0x8f ) ;
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0x8f :
0xa5 ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0xa7 : 0xa6 ) ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0xa5 :
0x8f ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
V_1501 -> V_1507 [ V_250 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_1508 ) ;
V_1501 -> V_1509 [ V_250 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_1510 ) ;
V_1501 -> V_1507 [ V_1503 ] =
F_98 ( V_4 , V_523 , V_583 , V_1503 ,
V_1508 ) ;
V_1501 -> V_1509 [ V_1503 ] =
F_98 ( V_4 , V_523 , V_583 , V_1503 ,
V_1510 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1508 , 0xc ) ;
if ( ( V_4 -> V_11 . V_206 == 3 ) ||
( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) )
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1510 , 0xf0 ) ;
else if ( V_4 -> V_11 . V_206 == 5 )
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1510 ,
( V_250 == 0 ) ? 0xf7 : 0xf2 ) ;
else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) )
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1510 , 0xf0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_1503 ,
V_1508 , 0x0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_1503 ,
V_1510 , 0xff ) ;
} else {
V_1501 -> V_1507 [ V_250 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_1511 ) ;
V_1501 -> V_1509 [ V_250 ] =
F_98 ( V_4 , V_523 , V_583 , V_250 ,
V_1512 ) ;
V_1501 -> V_1507 [ V_1503 ] =
F_98 ( V_4 , V_523 , V_583 , V_1503 ,
V_1511 ) ;
V_1501 -> V_1509 [ V_1503 ] =
F_98 ( V_4 , V_523 , V_583 , V_1503 ,
V_1512 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1511 , 0xc ) ;
if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) )
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1512 , 0xf4 ) ;
else
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1512 , 0xf0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_1503 ,
V_1511 , 0x0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_1503 ,
V_1512 , 0xff ) ;
}
V_1502 = 4000 ;
F_72 ( V_4 , V_1502 , 181 , 0 , 0 , false ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1513 ) << 0 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_37 ( V_4 , ( V_1503 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1514 ) << 0 ) ;
F_37 ( V_4 , ( V_1503 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_65 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 0 ) ;
F_65 ( V_4 , ( 0x1 << 3 ) , 1 , 0 , 0 ) ;
F_65 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 0 ) ;
F_65 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 0 ) ;
F_65 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 0 ) ;
V_1501 -> V_1505 [ V_250 ] = F_4 ( V_4 , ( V_250 == V_100 ) ?
0xa6 : 0xa7 ) ;
V_1501 -> V_1506 [ V_250 ] =
F_4 ( V_4 , ( V_250 == V_100 ) ? 0x8f : 0xa5 ) ;
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0x8f :
0xa5 ) ,
( 0x1 << 0 ) |
( 0x1 << 1 ) |
( 0x1 << 2 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ;
V_1501 -> V_1515 [ V_250 ] =
F_194 ( V_4 , V_592 , V_1516 , V_250 , V_1517 ) ;
F_64 ( V_4 , V_592 , V_1516 , V_250 , V_1517 , 0x2b ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
V_1501 -> V_1518 [ V_250 ] =
F_194 ( V_4 , V_592 , V_1516 , V_250 ,
V_1519 ) ;
V_1501 -> V_1520 [ V_250 ] =
F_194 ( V_4 , V_592 , V_583 , V_250 ,
V_1521 ) ;
F_64 ( V_4 , V_592 , V_1516 , V_250 , V_1519 ,
0x03 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1521 , 0x04 ) ;
} else {
V_1501 -> V_1518 [ V_250 ] =
F_194 ( V_4 , V_592 , V_1516 , V_250 ,
V_1522 ) ;
V_1501 -> V_1520 [ V_250 ] =
F_194 ( V_4 , V_592 , V_583 , V_250 ,
V_1523 ) ;
F_64 ( V_4 , V_592 , V_1516 , V_250 , V_1522 ,
0x03 ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1523 , 0x04 ) ;
}
V_1502 = 4000 ;
F_72 ( V_4 , V_1502 , 181 , 0 , 0 , false ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_37 ( V_4 , ( V_1503 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_65 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
}
}
static void
F_195 ( struct V_3 * V_4 ,
struct V_1500 * V_1501 )
{
T_4 V_250 ;
F_71 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( F_13 ( V_4 -> V_42 ) ) {
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1508 , 0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1510 ,
V_1501 -> V_1509 [ V_250 ] ) ;
} else {
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1511 , 0 ) ;
F_62 ( V_4 , V_523 , V_583 , V_250 ,
V_1512 ,
V_1501 -> V_1509 [ V_250 ] ) ;
}
}
if ( ( V_4 -> V_11 . V_206 == 4 ) || ( V_4 -> V_11 . V_206 == 6 ) )
F_34 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_247 ) ;
else
F_34 (
V_4 , ( 0x1 << 2 ) ,
0 , 0x3 , 1 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 1 ) ,
0 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_249 ) ;
F_34 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ,
V_249 ) ;
F_34 ( V_4 , ( 0x1 << 11 ) , 1 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 11 ) , 0 , 0x3 , 1 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 1 ,
V_249 ) ;
F_34 ( V_4 , ( 0x1 << 8 ) , 0 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 9 ) , 1 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 5 ) , 0 , 0x3 , 1 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 4 ) , 0 , 0x3 , 1 ,
V_248 ) ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
F_6 ( V_4 , ( V_250 == V_100 ) ?
0xa6 : 0xa7 , V_1501 -> V_1505 [ V_250 ] ) ;
F_6 ( V_4 , ( V_250 == V_100 ) ? 0x8f :
0xa5 , V_1501 -> V_1506 [ V_250 ] ) ;
}
F_192 ( V_4 , ( V_1501 -> V_1524 >> 8 ) & 0xff ,
( V_1501 -> V_1524 & 0xff ) ) ;
if ( F_23 ( V_4 -> V_11 . V_12 , 7 )
|| F_3 ( V_4 -> V_11 . V_12 , 8 ) )
F_34 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_248 ) ;
} else {
F_65 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_65 ( V_4 , ( 0x1 << 13 ) , 0 , 0x3 , 1 ) ;
F_65 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ) ;
F_65 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ) ;
F_65 ( V_4 , ( 0x1 << 1 ) , 0 , 0x3 , 1 ) ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
F_64 ( V_4 , V_592 , V_1516 , V_250 , V_1517 ,
V_1501 -> V_1515 [ V_250 ] ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
F_64 ( V_4 , V_592 , V_1516 , V_250 ,
V_1519 , V_1501 -> V_1518 [ V_250 ] ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1521 ,
V_1501 -> V_1520 [ V_250 ] ) ;
} else {
F_64 ( V_4 , V_592 , V_1516 , V_250 ,
V_1522 , V_1501 -> V_1518 [ V_250 ] ) ;
F_64 ( V_4 , V_592 , V_583 , V_250 ,
V_1523 ,
V_1501 -> V_1520 [ V_250 ] ) ;
}
F_6 ( V_4 , ( V_250 == V_100 ) ?
0xa6 : 0xa7 , V_1501 -> V_1505 [ V_250 ] ) ;
F_6 ( V_4 , ( V_250 == V_100 ) ? 0x8f :
0xa5 , V_1501 -> V_1506 [ V_250 ] ) ;
}
F_192 ( V_4 , ( V_1501 -> V_1524 >> 8 ) & 0xff ,
( V_1501 -> V_1524 & 0xff ) ) ;
F_65 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ) ;
}
}
static void
F_196 ( struct V_3 * V_4 , T_4 V_250 , T_1 V_1525 , T_1 V_1526 ,
T_1 V_1527 )
{
T_1 * V_1528 , * V_1529 , * V_1530 , V_1531 ;
V_1531 = V_1527 - V_1526 + 1 ;
V_1528 = F_177 ( 2 * sizeof( T_1 ) * V_1532 , V_1419 ) ;
if ( NULL == V_1528 )
return;
V_1529 = V_1528 ;
V_1530 = V_1528 + V_1532 ;
F_9 ( V_4 ,
( V_250 ==
V_100 ? V_1533 :
V_1534 ) ,
V_1532 , 0 , 32 , V_1529 ) ;
do {
T_1 V_1535 , V_1536 ;
T_5 V_1537 , V_1538 , V_1539 , V_1540 , V_1541 ;
V_1535 = V_1527 - F_174 ( V_1527 , ( V_1525 >> 1 ) ) ;
V_1536 = F_197 ( T_1 , V_1532 - 1 ,
V_1527 + ( V_1525 >> 1 ) ) ;
V_1537 = V_1536 - V_1535 + 1 ;
V_1540 = 0 ;
V_1541 = 0 ;
do {
F_198 ( V_1529 [ V_1536 ] , & V_1538 ,
& V_1539 ) ;
V_1540 += V_1538 ;
V_1541 += V_1539 ;
} while ( V_1536 -- != V_1535 );
V_1540 /= V_1537 ;
V_1541 /= V_1537 ;
V_1530 [ V_1527 ] = ( ( T_1 ) V_1541 << 13 ) | ( ( T_1 ) V_1540 & 0x1fff ) ;
} while ( V_1527 -- != V_1526 );
F_7 ( V_4 ,
( V_250 ==
V_100 ) ? V_1533 :
V_1534 , V_1531 , V_1526 , 32 , V_1530 ) ;
F_178 ( V_1528 ) ;
}
static void
F_199 ( struct V_3 * V_4 , struct V_1542 * V_1543 ,
enum V_1544 V_1545 , T_4 V_250 )
{
T_2 V_1535 , V_1536 , V_1537 ;
T_2 V_1538 , V_1539 ;
bool V_1540 ;
T_4 V_1541 , V_1546 [ 2 ] ;
T_1 V_1547 = 0 ;
struct V_771 V_1548 ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) )
return;
V_1541 = ( V_250 == V_100 ) ? 1 : 0 ;
V_1540 = ( ( V_1545 == V_1549 )
|| ( V_1545 == V_1550 ) ) ? true : false ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_1548 = F_123 ( V_4 ) ;
if ( F_13 ( V_4 -> V_42 ) )
V_1539 = ( ( V_1548 . V_1455 [ V_250 ] << 15 ) |
( V_1548 . V_1454 [ V_250 ] << 12 ) |
( V_1548 . V_1453 [ V_250 ] << 8 ) |
( V_1543 -> V_1551 . V_1452 [ V_250 ] << 3 ) |
( V_1548 . V_1451 [ V_250 ] ) ) ;
else
V_1539 = ( ( V_1548 . V_1455 [ V_250 ] << 15 ) |
( V_1548 . V_1454 [ V_250 ] << 12 ) |
( V_1543 -> V_1551 . V_1453 [ V_250 ] << 8 ) |
( V_1548 . V_1452 [ V_250 ] << 3 ) | ( V_1548 . V_1451 [ V_250 ] ) ) ;
F_166 (
V_4 ,
V_1231 ,
V_1539 , ( 1 << V_250 ) , 0 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( ( V_4 -> V_11 . V_206 <= 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) )
V_1546 [ V_250 ] = ( V_4 -> V_221 == V_222 ) ?
60 : 79 ;
else
V_1546 [ V_250 ] = ( V_4 -> V_221 == V_222 ) ?
45 : 64 ;
} else {
V_1546 [ V_250 ] = ( V_4 -> V_221 == V_222 ) ? 75 : 107 ;
}
V_1546 [ V_1541 ] = 0 ;
F_192 ( V_4 , V_1546 [ 0 ] , V_1546 [ 1 ] ) ;
V_1536 = 63 ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( ( V_4 -> V_11 . V_206 == 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) ) {
V_1535 = 30 ;
V_1537 = 30 ;
} else {
V_1535 = 25 ;
V_1537 = 25 ;
}
} else {
if ( ( V_4 -> V_11 . V_206 == 5 )
|| ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
V_1535 = 25 ;
V_1537 = 25 ;
} else {
V_1535 = 35 ;
V_1537 = 35 ;
}
}
if ( V_1545 == V_1549 ) {
if ( ( V_4 -> V_11 . V_206 == 5 )
&& ( F_13 ( V_4 -> V_42 ) ) )
V_1535 = 55 ;
else if ( ( ( V_4 -> V_11 . V_206 == 7 ) &&
( F_13 ( V_4 -> V_42 ) ) ) ||
( ( V_4 -> V_11 . V_206 == 8 ) &&
( F_13 ( V_4 -> V_42 ) ) ) )
V_1535 = 60 ;
else
V_1535 = 63 ;
} else if ( ( V_1545 != V_1552 ) && ( V_1545 != V_1550 ) ) {
V_1535 = 35 ;
V_1537 = 35 ;
}
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_37 ( V_4 , ( V_1541 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_37 ( V_4 , ( V_1541 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_6 ( V_4 , 0x2a1 , 0x80 ) ;
F_6 ( V_4 , 0x2a2 , 0x100 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 11 ) << 4 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 11 ) << 8 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_6 ( V_4 , 0x2e5 , 0x20 ) ;
F_37 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1537 ) << 0 ) ;
F_37 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1535 ) << 0 ) ;
F_37 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1536 ) << 8 ) ;
F_34 ( V_4 , ( 0x1 << 3 ) ,
1 , ( ( V_250 == 0 ) ? 1 : 2 ) , 0 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 3 ) ,
0 , ( ( V_250 == 0 ) ? 2 : 1 ) , 0 ,
V_247 ) ;
F_6 ( V_4 , 0x2be , 1 ) ;
F_92 ( F_4 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_34 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_247 ) ;
F_7 ( V_4 ,
( V_250 ==
V_100 ) ? V_1533
: V_1534 , 1 , V_1537 ,
32 , & V_1547 ) ;
if ( V_1545 != V_1549 ) {
if ( F_27 ( V_4 -> V_42 ) )
F_196 ( V_4 , V_250 , 5 , 0 , 35 ) ;
}
F_166 (
V_4 ,
V_1231 ,
V_1539 , ( 1 << V_250 ) , 1 ) ;
} else {
if ( V_1543 ) {
if ( V_1543 -> V_1553 ) {
V_1538 = 15 - ( ( V_1543 -> V_192 ) >> 3 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) &&
V_4 -> V_62 -> V_646 == V_647 ) {
V_1539 = 0x10f7 | ( V_1538 << 8 ) ;
} else if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ) {
V_1539 = 0x00f7 | ( V_1538 << 8 ) ;
} else if ( F_23 ( V_4 -> V_11 . V_12 , 5 ) ) {
V_1539 = 0x10f7 | ( V_1538 << 8 ) ;
} else {
V_1539 = 0x50f7 | ( V_1538 << 8 ) ;
}
} else {
V_1539 = 0x70f7 | ( V_1538 << 8 ) ;
}
F_65 ( V_4 ,
( 0x1 << 13 ) ,
V_1539 ,
( 1 << V_250 ) , 0 ) ;
} else {
F_65 ( V_4 ,
( 0x1 << 13 ) ,
0x5bf7 ,
( 1 << V_250 ) , 0 ) ;
}
}
if ( F_13 ( V_4 -> V_42 ) )
V_1546 [ V_250 ] = ( V_4 -> V_221 == V_222 ) ? 45 : 64 ;
else
V_1546 [ V_250 ] = ( V_4 -> V_221 == V_222 ) ? 75 : 107 ;
V_1546 [ V_1541 ] = 0 ;
F_192 ( V_4 , V_1546 [ 0 ] , V_1546 [ 1 ] ) ;
V_1536 = 63 ;
if ( V_1545 == V_1552 ) {
V_1535 = 25 ;
V_1537 = 25 ;
} else if ( V_1545 == V_1550 ) {
V_1535 = 25 ;
V_1537 = 25 ;
} else if ( V_1545 == V_1549 ) {
V_1535 = 63 ;
V_1537 = 25 ;
} else {
V_1535 = 25 ;
V_1537 = 25 ;
}
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_37 ( V_4 , ( V_1541 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ) {
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_37 ( V_4 , ( V_1541 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_6 ( V_4 , 0x2a1 , 0x20 ) ;
F_6 ( V_4 , 0x2a2 , 0x60 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0xf << 4 ) , ( 9 ) << 4 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0xf << 8 ) , ( 9 ) << 8 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0xf << 0 ) , ( 0x2 ) << 0 ) ;
F_6 ( V_4 , 0x2e5 , 0x20 ) ;
} else {
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 1 ) << 11 ) ;
F_37 ( V_4 , ( V_1541 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_6 ( V_4 , 0x2a1 , 0x80 ) ;
F_6 ( V_4 , 0x2a2 , 0x600 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 0 ) << 4 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 0 ) << 8 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_37 ( V_4 , 0x2a0 , ( 0x3f << 8 ) , ( 0x20 ) << 8 ) ;
}
F_37 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1537 ) << 0 ) ;
F_37 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1535 ) << 0 ) ;
F_37 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1536 ) << 8 ) ;
F_65 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 0 ) ;
F_6 ( V_4 , 0x2be , 1 ) ;
F_92 ( F_4 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_65 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
F_7 ( V_4 ,
( V_250 ==
V_100 ) ? V_1533
: V_1534 , 1 , V_1537 ,
32 , & V_1547 ) ;
if ( V_1545 != V_1549 )
F_196 ( V_4 , V_250 , 5 , 0 , 40 ) ;
}
}
static T_4 F_200 ( struct V_3 * V_4 , T_4 V_1554 , T_4 V_250 )
{
int V_1535 ;
int V_1536 ;
bool V_1537 ;
struct V_1542 V_1538 ;
bool V_1539 = false ;
bool V_1540 = true ;
T_5 V_1541 , V_1547 ;
T_1 V_1548 ;
int V_1555 ;
bool V_1556 = false ;
int V_1557 ;
T_4 V_1558 = 0 ;
T_4 V_1559 ;
T_4 * V_1560 = NULL ;
V_1538 . V_1553 = true ;
V_1557 = V_1554 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_1536 = 20 ;
V_1535 = 1 ;
if ( F_13 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_11 . V_206 == 5 ) {
V_1560 = V_1561 ;
V_1558 =
F_52 ( V_1561 ) - 1 ;
} else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
V_1560 = V_1562 ;
V_1558 =
F_52 ( V_1562 ) - 1 ;
} else {
V_1560 = V_1563 ;
V_1558 = F_52 ( V_1563 ) -
1 ;
}
} else {
V_1560 = V_1564 ;
V_1558 = F_52 ( V_1564 ) - 1 ;
}
V_1559 = 0 ;
for ( V_1555 = 0 ; V_1555 < V_1536 ; V_1555 ++ ) {
if ( F_13 ( V_4 -> V_42 ) )
V_1538 . V_1551 . V_1452 [ V_250 ] =
( T_2 ) V_1560 [ V_1557 ] ;
else
V_1538 . V_1551 . V_1453 [ V_250 ] =
( T_2 ) V_1560 [ V_1557 ] ;
F_199 ( V_4 , & V_1538 , V_1549 , V_250 ) ;
F_9 ( V_4 ,
( V_250 ==
V_100 ?
V_1533 :
V_1534 ) , 1 ,
63 , 32 , & V_1548 ) ;
F_198 ( V_1548 , & V_1541 , & V_1547 ) ;
V_1537 = ( ( V_1541 == 4095 ) || ( V_1541 == - 4096 ) ||
( V_1547 == 4095 ) || ( V_1547 == - 4096 ) ) ;
if ( ! V_1540 && ( V_1537 != V_1539 ) ) {
if ( ! V_1537 )
V_1557 -= ( T_4 ) V_1535 ;
V_1556 = true ;
break;
}
if ( V_1537 )
V_1557 += ( T_4 ) V_1535 ;
else
V_1557 -= ( T_4 ) V_1535 ;
if ( ( V_1557 < V_1559 ) || ( V_1557 > V_1558 ) ) {
if ( V_1557 < V_1559 )
V_1557 = V_1559 ;
else
V_1557 = V_1558 ;
V_1556 = true ;
break;
}
V_1540 = false ;
V_1539 = V_1537 ;
}
} else {
V_1536 = 10 ;
V_1535 = 8 ;
for ( V_1555 = 0 ; V_1555 < V_1536 ; V_1555 ++ ) {
V_1538 . V_192 = ( T_4 ) V_1557 ;
F_199 ( V_4 , & V_1538 , V_1549 , V_250 ) ;
F_9 ( V_4 ,
( V_250 ==
V_100 ?
V_1533 :
V_1534 ) , 1 ,
63 , 32 , & V_1548 ) ;
F_198 ( V_1548 , & V_1541 , & V_1547 ) ;
V_1537 = ( ( V_1541 == 4095 ) || ( V_1541 == - 4096 ) ||
( V_1547 == 4095 ) || ( V_1547 == - 4096 ) ) ;
if ( ! V_1540 && ( V_1537 != V_1539 ) ) {
if ( ! V_1537 )
V_1557 -= ( T_4 ) V_1535 ;
V_1556 = true ;
break;
}
if ( V_1537 )
V_1557 += ( T_4 ) V_1535 ;
else
V_1557 -= ( T_4 ) V_1535 ;
if ( ( V_1557 < 0 ) || ( V_1557 > 127 ) ) {
if ( V_1557 < 0 )
V_1557 = 0 ;
else
V_1557 = 127 ;
V_1556 = true ;
break;
}
V_1540 = false ;
V_1539 = V_1537 ;
}
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
return ( T_4 ) V_1560 [ V_1557 ] ;
else
return ( T_4 ) V_1557 ;
}
static void F_201 ( struct V_3 * V_4 , bool V_1565 )
{
struct V_1542 V_1566 [ 2 ] ;
struct V_1500 V_1567 ;
bool V_1568 ;
T_4 V_1569 ;
T_4 V_1570 ;
T_6 V_1571 , V_1572 , V_1573 ;
T_2 V_1574 ;
T_6 V_1575 , V_1576 , V_1577 ;
V_1576 = 0 ;
V_1577 = 0 ;
V_1572 = 0 ;
V_1573 = 0 ;
V_1571 = 0 ;
if ( V_4 -> V_1578 == 1 )
return;
V_1568 = ( 0 == ( F_79 ( V_4 -> V_79 , F_80 ( V_633 ) ) &
V_830 ) ) ;
if ( ! V_1568 )
F_129 ( V_4 -> V_62 -> V_568 ) ;
F_31 ( V_4 , true ) ;
V_4 -> V_1579 = false ;
for ( V_1570 = 0 ; V_1570 < V_4 -> V_11 . V_190 ; V_1570 ++ )
V_4 -> V_1580 [ V_1570 ] =
F_189 ( V_4 , V_1570 ) ;
V_4 -> V_1581 = V_4 -> V_62 -> V_1582 ;
V_4 -> V_1583 ++ ;
V_1569 = V_4 -> V_64 ;
F_117 ( V_4 , V_67 ) ;
F_7 ( V_4 , V_1584 , 64 , 0 , 32 ,
V_1585 ) ;
F_7 ( V_4 , V_1586 , 64 , 0 , 32 ,
V_1585 ) ;
V_1574 = F_4 ( V_4 , 0x01 ) ;
F_37 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
for ( V_1570 = 0 ; V_1570 < V_4 -> V_11 . V_190 ; V_1570 ++ ) {
T_5 V_169 , V_14 = 0 ;
for ( V_169 = 0 ; V_169 < 64 ; V_169 ++ )
F_7 ( V_4 ,
( ( V_1570 ==
V_100 ) ?
V_1533 :
V_1534 ) , 1 ,
V_169 , 32 , & V_14 ) ;
}
F_29 ( V_4 ) ;
V_1567 . V_1524 = F_191 ( V_4 ) ;
for ( V_1570 = 0 ; V_1570 < V_4 -> V_11 . V_190 ; V_1570 ++ ) {
F_193 ( V_4 , & V_1567 , V_1570 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_13 ( V_4 -> V_42 ) ) {
if ( ( V_4 -> V_11 . V_206 == 3 )
|| ( V_4 -> V_11 . V_206 == 4 )
|| ( V_4 -> V_11 . V_206 == 6 ) ) {
V_4 -> V_1587 [ V_1570 ] =
23 ;
} else if ( V_4 -> V_11 . V_206 == 5 ) {
V_4 -> V_1587 [ V_1570 ] =
0 ;
V_4 -> V_1587 [ V_1570 ] =
F_200 (
V_4 ,
V_4 ->
V_1587
[ V_1570 ] ,
V_1570 ) ;
} else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) ) {
V_4 -> V_1587 [ V_1570 ] =
0 ;
V_4 -> V_1587 [ V_1570 ] =
F_200 (
V_4 ,
V_4 ->
V_1587
[ V_1570 ] ,
V_1570 ) ;
}
V_1566 [ V_1570 ] . V_1551 . V_1452 [ V_1570 ] =
V_4 -> V_1587 [ V_1570 ] ;
} else {
V_4 -> V_1587 [ V_1570 ] = 0 ;
V_4 -> V_1587 [ V_1570 ] =
F_200 (
V_4 ,
V_4 ->
V_1587
[ V_1570 ] , V_1570 ) ;
V_1566 [ V_1570 ] . V_1551 . V_1453 [ V_1570 ] =
V_4 -> V_1587 [ V_1570 ] ;
}
} else {
V_1566 [ V_1570 ] . V_1553 = true ;
V_1566 [ V_1570 ] . V_192 = 16 ;
V_1566 [ V_1570 ] . V_192 =
F_200 ( V_4 , V_1566 [ V_1570 ] . V_192 ,
V_1570 ) ;
V_4 -> V_1587 [ V_1570 ] =
15 - ( ( V_1566 [ V_1570 ] . V_192 ) >> 3 ) ;
}
switch ( V_4 -> V_1588 ) {
case 0 :
F_199 ( V_4 , & V_1566 [ V_1570 ] , V_1552 , V_1570 ) ;
break;
case 1 :
F_199 ( V_4 , & V_1566 [ V_1570 ] , V_1550 , V_1570 ) ;
break;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_195 ( V_4 , & V_1567 ) ;
}
if ( F_22 ( V_4 -> V_11 . V_12 , 7 ) )
F_195 ( V_4 , & V_1567 ) ;
for ( V_1570 = 0 ; V_1570 < V_4 -> V_11 . V_190 ; V_1570 ++ ) {
int V_1589 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( F_13 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_11 . V_206 == 3 )
V_1589 = - 2 ;
else if ( V_4 -> V_11 . V_206 == 5 )
V_1589 = 3 ;
else
V_1589 = - 1 ;
} else {
V_1589 = 2 ;
}
if ( F_13 ( V_4 -> V_42 ) ) {
V_1573 = V_1566 [ V_1570 ] . V_1551 . V_1452 [ V_1570 ] ;
V_1575 = 0 ;
if ( ( V_4 -> V_11 . V_206 == 3 ) ||
( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) ) {
V_1577 = - (
V_207
[ V_1573 ] + 1 ) / 2 ;
V_1575 = - 1 ;
} else if ( V_4 -> V_11 . V_206 == 5 ) {
V_1577 = - (
V_208
[ V_1573 ] + 1 ) / 2 ;
} else if ( ( V_4 -> V_11 . V_206 == 7 ) ||
( V_4 -> V_11 . V_206 == 8 ) ) {
V_1577 = - (
V_209
[ V_1573 ] + 1 ) / 2 ;
}
} else {
V_1572 = V_1566 [ V_1570 ] . V_1551 . V_1453 [ V_1570 ] ;
if ( ( V_4 -> V_11 . V_206 == 3 ) ||
( V_4 -> V_11 . V_206 == 4 ) ||
( V_4 -> V_11 . V_206 == 6 ) )
V_1576 =
- ( V_210
[ V_1572 ]
+ 1 ) / 2 ;
else if ( ( V_4 -> V_11 . V_206 == 7 )
|| ( V_4 -> V_11 . V_206 == 8 ) )
V_1576 = - (
V_211
[ V_1572 ] + 1 ) / 2 ;
V_1575 = - 9 ;
}
if ( F_13 ( V_4 -> V_42 ) )
V_1571 =
- 60 + 27 + V_1589 + V_1577 +
V_1575 ;
else
V_1571 =
- 60 + 27 + V_1589 + V_1576 +
V_1575 ;
F_37 ( V_4 , ( V_1570 == V_100 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1571 ) << 7 ) ;
V_4 -> V_791 [ V_1570 ] = V_1571 ;
} else {
if ( F_22 ( V_4 -> V_11 . V_12 , 5 ) )
V_1589 = 4 ;
else
V_1589 = 2 ;
V_1572 = 15 - ( ( V_1566 [ V_1570 ] . V_192 ) >> 3 ) ;
if ( F_13 ( V_4 -> V_42 ) ) {
V_1576 =
- ( V_804 [
V_1572 ] +
1 ) / 2 ;
V_1575 = 0 ;
} else {
V_1576 =
- ( V_805 [
V_1572 ] +
1 ) / 2 ;
V_1575 = - 9 ;
}
V_1571 = - 60 + 27 + V_1589 + V_1576 + V_1575 ;
F_37 ( V_4 , ( V_1570 == V_100 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1571 ) << 7 ) ;
V_4 -> V_791 [ V_1570 ] = V_1571 ;
}
}
F_37 ( V_4 , ( 0 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1513 ) << 0 ) ;
F_37 ( V_4 , ( 1 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1513 ) << 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ) {
F_37 ( V_4 , ( 0 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_37 ( V_4 , ( 1 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_37 ( V_4 , ( 0 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_37 ( V_4 , ( 1 == V_100 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
}
V_4 -> V_1590 = V_1513 ;
F_6 ( V_4 , 0x01 , V_1574 ) ;
F_26 ( V_4 ) ;
F_117 ( V_4 , V_1569 ) ;
if ( V_1569 == V_67 ) {
F_87 ( V_4 , ( 1 << 0 ) ,
( T_7 ) ( V_4 -> V_191 [ 0 ] .
V_811 ) , false ) ;
F_87 ( V_4 , ( 1 << 1 ) ,
( T_7 ) ( V_4 -> V_191 [ 1 ] .
V_811 ) , false ) ;
}
F_31 ( V_4 , false ) ;
if ( ! V_1568 )
F_130 ( V_4 -> V_62 -> V_568 ) ;
}
void F_202 ( struct V_3 * V_4 , T_4 V_1591 )
{
struct V_771 V_772 ;
T_4 V_773 ;
bool V_1592 = true ;
bool V_1593 = false ;
bool V_1594 ;
if ( F_70 ( V_4 ) )
return;
if ( V_1591 == V_1595 )
V_1592 = ( V_4 -> V_42 != V_4 -> V_1596 ) ;
else if ( V_1591 == V_1597 )
V_1592 = false ;
if ( V_4 -> V_1598 != V_1595 )
V_1592 =
( V_4 -> V_1598 ==
V_1599 ) ? true : false ;
if ( ( V_4 -> V_183 > V_1600 ) ) {
if ( V_4 -> V_1596 != V_4 -> V_42 )
F_121 ( V_4 ) ;
}
if ( ( V_4 -> V_183 == V_1601 ) )
F_100 ( V_4 -> V_62 -> V_568 , V_1602 , 10000 ) ;
F_129 ( V_4 -> V_62 -> V_568 ) ;
F_203 ( (struct V_1 * ) V_4 ) ;
if ( ( V_4 -> V_183 == V_184 ) ||
( V_4 -> V_183 == V_1600 ) ) {
V_4 -> V_667 [ 0 ] =
( T_4 ) ( ( F_4 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ) ;
V_4 -> V_667 [ 1 ] =
( T_4 ) ( ( F_4 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ) ;
if ( V_4 -> V_64 != V_67 ) {
F_9 ( V_4 , V_233 , 2 ,
0x110 , 16 ,
V_4 -> V_1603 ) ;
} else {
V_4 -> V_1603 [ 0 ] = 0 ;
V_4 -> V_1603 [ 1 ] = 0 ;
}
}
V_772 = F_123 ( V_4 ) ;
V_773 = V_4 -> V_64 ;
F_117 ( V_4 , V_67 ) ;
if ( V_4 -> V_809 == V_810 )
F_124 ( (struct V_1 * ) V_4 , true ) ;
V_1594 = ( V_4 -> V_183 != V_184 ) ;
if ( ! V_1594 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_88 ( V_4 ) ;
V_4 -> V_1604 = F_123 ( V_4 ) ;
V_1593 = true ;
V_772 = V_4 -> V_1604 ;
}
if ( 0 ==
F_125 ( V_4 , V_772 , V_1592 ,
V_1594 ) ) {
if ( F_51 ( V_4 ) )
F_201 ( V_4 , true ) ;
F_204 ( (struct V_1 * ) V_4 ) ;
F_130 ( V_4 -> V_62 -> V_568 ) ;
F_100 ( V_4 -> V_62 -> V_568 , V_1602 ,
10000 ) ;
F_129 ( V_4 -> V_62 -> V_568 ) ;
F_203 ( (struct V_1 * ) V_4 ) ;
if ( 0 == F_126 ( V_4 , V_772 ,
( V_4 -> V_1605 ||
( V_4 -> V_1598 ==
V_1599 ) ) ? 2 : 0 , false ) ) {
F_96 ( V_4 ) ;
F_102 ( V_4 ) ;
V_4 -> V_1606 = V_4 -> V_62 -> V_1582 ;
}
}
if ( V_1591 != V_1595 )
F_122 ( V_4 ) ;
if ( V_4 -> V_1605
|| ( V_4 -> V_1598 == V_1599 ) ) {
V_4 -> V_1605 = false ;
F_67 ( V_4 ) ;
F_76 ( V_4 ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_151 ( V_4 ) ;
} else {
switch ( V_4 -> V_183 ) {
case V_1600 :
V_4 -> V_1606 = V_4 -> V_62 -> V_1582 ;
V_4 -> V_1596 = V_4 -> V_42 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_88 ( V_4 ) ;
V_4 -> V_1604 = F_123 ( V_4 ) ;
V_4 -> V_183 ++ ;
break;
case V_1607 :
case V_1608 :
case V_1609 :
case V_1610 :
case V_1611 :
case V_1612 :
if ( ( V_4 -> V_1613 & 0x10 ) != 0 )
V_4 -> V_1614 = true ;
if ( F_125
( V_4 , V_4 -> V_1604 , V_1592 ,
true ) != 0 ) {
F_205 ( V_4 ) ;
break;
}
if ( F_50 ( V_4 -> V_11 . V_12 , 2 ) &&
( V_4 -> V_183 ==
V_1611 ) )
V_4 -> V_183 += 2 ;
else
V_4 -> V_183 ++ ;
break;
case V_1615 :
if ( ( V_4 -> V_1613 & 0x2 ) != 0 )
V_4 -> V_1614 = true ;
if ( F_51 ( V_4 ) )
F_201 ( V_4 , true ) ;
V_4 -> V_183 ++ ;
break;
case V_1601 :
if ( ( V_4 -> V_1613 & 0x1 ) != 0 )
V_4 -> V_1614 = true ;
if ( F_126 ( V_4 , V_772 ,
( V_4 -> V_1605 ||
( V_4 -> V_1598 ==
V_1599 ) ) ? 2 : 0 ,
false ) == 0 )
F_96 ( V_4 ) ;
V_4 -> V_183 ++ ;
break;
case V_1616 :
if ( ( V_4 -> V_1613 & 0x4 ) != 0 )
V_4 -> V_1614 = true ;
F_102 ( V_4 ) ;
F_122 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_151 ( V_4 ) ;
V_1593 = true ;
if ( V_4 -> V_1605 )
V_4 -> V_183 ++ ;
else
F_205 ( V_4 ) ;
break;
case V_1617 :
if ( ( V_4 -> V_1613 & 0x8 ) != 0 )
V_4 -> V_1614 = true ;
if ( V_4 -> V_1605 ) {
V_4 -> V_1605 = false ;
F_67 ( V_4 ) ;
F_76 ( V_4 ) ;
}
F_205 ( V_4 ) ;
break;
default:
F_205 ( V_4 ) ;
break;
}
}
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( V_1593 ) {
if ( V_773 != V_67 ) {
F_87 ( V_4 , 1 ,
V_4 ->
V_667
[ 0 ] , false ) ;
F_87 ( V_4 , 2 ,
V_4 ->
V_667
[ 1 ] , false ) ;
V_4 -> V_191 [ 0 ] . V_192 = - 1 ;
V_4 -> V_191 [ 1 ] . V_192 = - 1 ;
} else {
F_87 ( V_4 , ( 1 << 0 ) ,
( T_7 ) ( V_4 ->
V_191
[ 0 ] .
V_811 ) ,
false ) ;
F_87 ( V_4 , ( 1 << 1 ) ,
( T_7 ) ( V_4 ->
V_191
[ 1 ] .
V_811 ) ,
false ) ;
}
}
}
F_117 ( V_4 , V_773 ) ;
F_204 ( (struct V_1 * ) V_4 ) ;
F_130 ( V_4 -> V_62 -> V_568 ) ;
}
int
F_125 ( struct V_3 * V_4 , struct V_771 V_772 ,
bool V_1592 , bool V_1594 )
{
T_2 V_14 ;
T_2 V_826 [ 11 ] ;
T_4 V_1618 ;
T_2 V_1619 ;
T_4 V_1620 , V_1621 ;
T_2 V_1450 , V_1622 ;
T_2 V_1623 = 0 ;
T_4 V_1425 ;
T_2 V_1423 ;
T_2 V_1502 ;
T_2 V_1624 [ 2 ] ;
T_2 V_1461 [ 2 ] ;
struct V_1456 V_1625 [ 2 ] ;
T_1 V_27 ;
const void * V_30 ;
bool V_1626 [ 2 ] ;
T_4 V_1627 = 0 ;
int V_1628 = 0 ;
bool V_695 = false ;
static const T_2 V_1629 [] = {
0x0300 , 0x0500 , 0x0700 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x1901 ,
0x1902 ,
0x1903 , 0x1904 , 0x1905 , 0x1906 , 0x1907 , 0x2407 , 0x3207 , 0x4607 ,
0x6407
} ;
static const T_2 V_1630 [] = {
0x0200 , 0x0300 , 0x0600 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x2400 ,
0x3200 ,
0x4600 , 0x6400 , 0x6401 , 0x6402 , 0x6403 , 0x6404 , 0x6405 , 0x6406 ,
0x6407
} ;
static const T_2 V_1631 [] = {
0x0200 , 0x0300 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1201 ,
0x1202 ,
0x1203 , 0x1204 , 0x1205 , 0x1206 , 0x1207 , 0x1907 , 0x2307 , 0x3207 ,
0x4707
} ;
static const T_2 V_1632 [] = {
0x0100 , 0x0200 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1900 ,
0x2300 ,
0x3200 , 0x4700 , 0x4701 , 0x4702 , 0x4703 , 0x4704 , 0x4705 , 0x4706 ,
0x4707
} ;
static const T_2 V_1633 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
static const T_2 V_1634 [] = {
0x8123 , 0x8264 , 0x8086 , 0x8245 , 0x8056 ,
0x9123 , 0x9264 , 0x9086 , 0x9245 , 0x9056
} ;
static const T_2 V_1635 [] = {
0x8101 , 0x8253 , 0x8053 , 0x8234 , 0x8034 ,
0x9101 , 0x9253 , 0x9053 , 0x9234 , 0x9034
} ;
static const T_2 V_1636 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
static const T_2 V_1637 [] = {
0x8434 , 0x8334 , 0x8084 , 0x8267 , 0x8056 , 0x8234 ,
0x9434 , 0x9334 , 0x9084 , 0x9267 , 0x9056 , 0x9234
} ;
static const T_2 V_1638 [] = {
0x8423 , 0x8323 , 0x8073 , 0x8256 , 0x8045 , 0x8223 ,
0x9423 , 0x9323 , 0x9073 , 0x9256 , 0x9045 , 0x9223
} ;
F_31 ( V_4 , true ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 4 ) ) {
V_695 = V_4 -> V_170 ;
V_4 -> V_170 = false ;
}
if ( F_33 ( V_4 -> V_42 ) )
V_1425 = 40 ;
else
V_1425 = 20 ;
F_9 ( V_4 , V_233 , 2 , 0x110 , 16 , V_1624 ) ;
for ( V_1450 = 0 ; V_1450 <= 1 ; V_1450 ++ ) {
F_183 ( V_4 , V_1450 , V_772 ,
& V_1625 [ V_1450 ] ) ;
V_1461 [ V_1450 ] = V_1625 [ V_1450 ] . V_1461 ;
}
F_7 ( V_4 , V_233 , 2 , 0x110 , 16 , V_1461 ) ;
F_184 ( V_4 ) ;
F_186 ( V_4 ) ;
V_1626 [ 0 ] = V_1626 [ 1 ] = false ;
if ( ! ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ||
( F_23 ( V_4 -> V_11 . V_12 , 5 ) && F_51 ( V_4 )
&& ( F_13 ( V_4 -> V_42 ) ) ) ) ) {
if ( V_1425 == 40 ) {
V_30 = V_1631 ;
V_27 = F_52 ( V_1631 ) ;
} else {
V_30 = V_1629 ;
V_27 = F_52 ( V_1629 ) ;
}
F_7 ( V_4 , V_722 , V_27 , 0 ,
16 , V_30 ) ;
if ( V_1425 == 40 ) {
V_30 = V_1632 ;
V_27 = F_52 ( V_1632 ) ;
} else {
V_30 = V_1630 ;
V_27 = F_52 ( V_1630 ) ;
}
F_7 ( V_4 , V_722 , V_27 , 32 ,
16 , V_30 ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_6 ( V_4 , 0xc2 , 0x8ad9 ) ;
else
F_6 ( V_4 , 0xc2 , 0x8aa9 ) ;
V_1423 = 250 ;
V_1502 = ( V_1425 == 20 ) ? 2500 : 5000 ;
if ( V_4 -> V_183 > V_1607 ) {
F_181 ( V_4 , V_1425 * 8 , 0xffff , 0 , 1 , 0 , false ) ;
V_1628 = 0 ;
} else {
V_1628 =
F_72 ( V_4 , V_1502 , V_1423 , 1 , 0 ,
false ) ;
}
if ( V_1628 == 0 ) {
if ( V_4 -> V_183 > V_1607 ) {
V_30 = V_4 -> V_1639 ;
V_27 = F_52 ( V_4 -> V_1639 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) )
V_27 -= 2 ;
} else {
if ( ( ! V_1592 ) && ( V_4 -> V_1640 ) ) {
V_30 = V_4 -> V_1641 ;
V_27 = F_52 ( V_4 -> V_1641 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) )
V_27 -= 2 ;
} else {
V_1592 = true ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_30 =
V_1636 ;
V_27 = F_52 (
V_1636 ) ;
} else {
V_30 = V_1633 ;
V_27 = F_52 (
V_1633 ) ;
}
}
}
F_7 ( V_4 , V_722 , V_27 , 64 ,
16 , V_30 ) ;
if ( V_1592 ) {
V_1621 = ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) ?
F_52 (
V_1637 ) :
F_52 ( V_1634 ) ;
} else {
V_1621 = ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) ?
F_52 (
V_1638 ) :
F_52 ( V_1635 ) ;
}
if ( V_1594 ) {
V_1618 = V_4 -> V_1642 ;
if ( ( V_1618 + V_4 -> V_185 ) < V_1621 )
V_1620 = V_1618 + V_4 -> V_185 ;
else
V_1620 = V_1621 ;
} else {
V_1618 = 0 ;
V_1620 = V_1621 ;
}
for (; V_1618 < V_1620 ; V_1618 ++ ) {
if ( V_1592 ) {
V_1619 = ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) ?
V_1637
[ V_1618 ] :
V_1634 [ V_1618 ] ;
} else {
V_1619 = ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) ?
V_1638 [
V_1618 ]
: V_1635 [ V_1618 ] ;
}
V_1450 = ( ( V_1619 & 0x3000 ) >> 12 ) ;
V_1622 = ( ( V_1619 & 0x0F00 ) >> 8 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 6 ) ||
( F_23 ( V_4 -> V_11 . V_12 , 5 ) &&
F_51 ( V_4 )
&& ( F_13 ( V_4 -> V_42 ) ) ) ) {
if ( ! V_1626 [ V_1450 ] ) {
F_188 (
V_4 ,
V_1450 ) ;
V_1626 [ V_1450 ] = true ;
}
}
V_14 =
( V_1625 [ V_1450 ] .
V_1462 [ V_1622 ] << 8 ) | V_1643 ;
F_6 ( V_4 , 0xc1 , V_14 ) ;
if ( ( V_1622 == 1 ) || ( V_1622 == 3 )
|| ( V_1622 == 4 ) ) {
F_9 ( V_4 , V_722 ,
1 , 69 + V_1450 , 16 ,
V_826 ) ;
V_1623 = V_826 [ 0 ] ;
V_826 [ 0 ] = 0 ;
F_7 ( V_4 ,
V_722 , 1 ,
69 + V_1450 , 16 ,
V_826 ) ;
}
F_6 ( V_4 , 0xc0 , V_1619 ) ;
F_92 ( ( ( F_4 ( V_4 , 0xc0 ) & 0xc000 ) != 0 ) ,
20000 ) ;
if ( F_93 ( F_4 ( V_4 , 0xc0 ) & 0xc000 ,
L_7 ) )
return - V_1644 ;
F_9 ( V_4 , V_722 ,
V_27 , 96 , 16 , V_826 ) ;
F_7 ( V_4 , V_722 ,
V_27 , 64 , 16 , V_826 ) ;
if ( ( V_1622 == 1 ) || ( V_1622 == 3 )
|| ( V_1622 == 4 ) ) {
V_826 [ 0 ] = V_1623 ;
}
}
if ( V_1594 ) {
V_4 -> V_1642 = V_1620 ;
if ( V_4 -> V_1642 >= V_1621 )
V_4 -> V_1642 = 0 ;
}
V_1627 =
( F_50 ( V_4 -> V_11 . V_12 , 2 ) ) ?
V_1611 : V_1612 ;
if ( ! V_1594
|| ( V_4 -> V_183 == V_1627 ) ) {
F_9 ( V_4 , V_722 , 4 , 96 ,
16 , V_826 ) ;
F_7 ( V_4 , V_722 , 4 , 80 ,
16 , V_826 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
V_826 [ 0 ] = 0 ;
V_826 [ 1 ] = 0 ;
V_826 [ 2 ] = 0 ;
V_826 [ 3 ] = 0 ;
}
F_7 ( V_4 , V_722 , 4 , 88 ,
16 , V_826 ) ;
F_9 ( V_4 , V_722 , 2 , 101 ,
16 , V_826 ) ;
F_7 ( V_4 , V_722 , 2 , 85 ,
16 , V_826 ) ;
F_7 ( V_4 , V_722 , 2 , 93 ,
16 , V_826 ) ;
V_27 = F_52 ( V_4 -> V_1641 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) )
V_27 -= 2 ;
F_9 ( V_4 , V_722 ,
V_27 , 96 , 16 ,
V_4 -> V_1641 ) ;
V_4 -> V_1640 = true ;
V_4 -> V_1596 = V_4 -> V_42 ;
} else {
V_27 = F_52 ( V_4 -> V_1639 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 3 ) )
V_27 -= 2 ;
F_9 ( V_4 , V_722 ,
V_27 , 96 , 16 ,
V_4 -> V_1639 ) ;
}
F_71 ( V_4 ) ;
F_6 ( V_4 , 0xc2 , 0x0000 ) ;
}
F_187 ( V_4 ) ;
F_7 ( V_4 , V_233 , 2 , 0x110 , 16 ,
V_1624 ) ;
F_185 ( V_4 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) ) {
if ( ! V_1594
|| ( V_4 -> V_183 == V_1627 ) )
F_99 ( V_4 ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 4 ) )
V_4 -> V_170 = V_695 ;
F_31 ( V_4 , false ) ;
return V_1628 ;
}
static void F_206 ( struct V_3 * V_4 )
{
T_2 V_826 [ 7 ] ;
if ( ( V_4 -> V_1596 == V_4 -> V_42 ) &&
( V_4 -> V_1640 ) ) {
F_9 ( V_4 , V_722 ,
F_52 ( V_826 ) , 80 , 16 , V_826 ) ;
if ( ( V_4 -> V_1641 [ 0 ] != V_826 [ 0 ] ) ||
( V_4 -> V_1641 [ 1 ] != V_826 [ 1 ] ) ||
( V_4 -> V_1641 [ 2 ] != V_826 [ 2 ] ) ||
( V_4 -> V_1641 [ 3 ] != V_826 [ 3 ] ) ) {
F_7 ( V_4 , V_722 , 4 , 80 ,
16 , V_4 -> V_1641 ) ;
V_826 [ 0 ] = 0 ;
V_826 [ 1 ] = 0 ;
V_826 [ 2 ] = 0 ;
V_826 [ 3 ] = 0 ;
F_7 ( V_4 , V_722 , 4 , 88 ,
16 , V_826 ) ;
F_7 ( V_4 , V_722 , 2 , 85 ,
16 ,
& V_4 -> V_1641 [ 5 ] ) ;
F_7 ( V_4 , V_722 , 2 , 93 ,
16 ,
& V_4 -> V_1641 [ 5 ] ) ;
}
}
}
void
F_97 ( struct V_3 * V_4 , T_4 V_581 ,
struct V_723 * V_1645 )
{
if ( V_581 ) {
F_6 ( V_4 , 0x9a , V_1645 -> V_726 ) ;
F_6 ( V_4 , 0x9b , V_1645 -> V_624 ) ;
F_6 ( V_4 , 0x9c , V_1645 -> V_623 ) ;
F_6 ( V_4 , 0x9d , V_1645 -> V_625 ) ;
} else {
V_1645 -> V_726 = F_4 ( V_4 , 0x9a ) ;
V_1645 -> V_624 = F_4 ( V_4 , 0x9b ) ;
V_1645 -> V_623 = F_4 ( V_4 , 0x9c ) ;
V_1645 -> V_625 = F_4 ( V_4 , 0x9d ) ;
}
}
void
F_207 ( struct V_3 * V_4 , struct V_1646 * V_1647 ,
T_2 V_1416 , T_4 V_1648 , T_4 V_1649 )
{
T_4 V_250 ;
F_6 ( V_4 , 0x12b , V_1416 ) ;
F_37 ( V_4 , 0x12a , ( 0xff << 0 ) , ( V_1648 << 0 ) ) ;
F_37 ( V_4 , 0x129 , V_1650 ,
( V_1649 ) ? V_1650 : 0 ) ;
F_37 ( V_4 , 0x129 , V_1651 , V_1651 ) ;
F_92 ( ( ( F_4 ( V_4 , 0x129 ) & V_1651 ) != 0 ) ,
10000 ) ;
if ( F_93 ( F_4 ( V_4 , 0x129 ) & V_1651 ,
L_8 ) )
return;
if ( ( F_4 ( V_4 , 0x129 ) & V_1651 ) == 0 ) {
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
V_1647 [ V_250 ] . V_1652 =
( F_4 ( V_4 ,
F_208 ( V_250 ) ) << 16 )
| F_4 ( V_4 , F_209 ( V_250 ) ) ;
V_1647 [ V_250 ] . V_1653 =
( F_4 ( V_4 ,
F_210 ( V_250 ) ) << 16 )
| F_4 ( V_4 , F_211 ( V_250 ) ) ;
V_1647 [ V_250 ] . V_1654 =
( F_4 ( V_4 ,
F_212 ( V_250 ) ) << 16 ) |
F_4 ( V_4 , F_213 ( V_250 ) ) ;
}
}
}
static void F_214 ( struct V_3 * V_4 , T_4 V_238 )
{
T_4 V_1655 ;
struct V_1646 V_1647 [ V_1656 ] ;
struct V_723 V_1657 , V_1658 ;
T_5 V_1659 = 0 ;
T_1 V_1660 = 0 , V_1661 = 0 ;
T_6 V_1662 , V_1663 , V_1664 , V_1665 ;
T_5 V_1666 , V_1667 , V_1483 ;
int V_1628 = 0 ;
T_3 V_1668 = 0 ;
if ( V_238 == 0x0 )
return;
F_97 ( V_4 , 0 , & V_1657 ) ;
V_1658 . V_726 = V_1658 . V_624 = V_1658 . V_623 = V_1658 . V_625 = 0x0 ;
F_97 ( V_4 , 1 , & V_1658 ) ;
V_1669:
F_207 ( V_4 , V_1647 , 0x4000 , 32 , 0 ) ;
V_1658 = V_1657 ;
for ( V_1655 = 0 ; V_1655 < V_4 -> V_11 . V_190 ; V_1655 ++ ) {
if ( ( V_1655 == V_100 ) && ( V_238 & 0x1 ) ) {
V_1659 = V_1647 [ V_1655 ] . V_1654 ;
V_1660 = V_1647 [ V_1655 ] . V_1652 ;
V_1661 = V_1647 [ V_1655 ] . V_1653 ;
} else if ( ( V_1655 == V_104 ) && ( V_238 & 0x2 ) ) {
V_1659 = V_1647 [ V_1655 ] . V_1654 ;
V_1660 = V_1647 [ V_1655 ] . V_1652 ;
V_1661 = V_1647 [ V_1655 ] . V_1653 ;
} else {
continue;
}
if ( ( V_1660 + V_1661 ) < V_1670 ) {
V_1628 = - V_1443 ;
break;
}
V_1662 = F_215 ( V_1659 ) ;
V_1663 = F_215 ( V_1661 ) ;
V_1665 = 10 - ( 30 - V_1662 ) ;
if ( V_1665 >= 0 ) {
V_1666 = ( - ( V_1659 << ( 30 - V_1662 ) ) + ( V_1660 >> ( 1 + V_1665 ) ) ) ;
V_1483 = ( T_5 ) ( V_1660 >> V_1665 ) ;
if ( V_1483 == 0 ) {
V_1628 = - V_1443 ;
break;
}
} else {
V_1666 = ( - ( V_1659 << ( 30 - V_1662 ) ) + ( V_1660 << ( - 1 - V_1665 ) ) ) ;
V_1483 = ( T_5 ) ( V_1660 << - V_1665 ) ;
if ( V_1483 == 0 ) {
V_1628 = - V_1443 ;
break;
}
}
V_1666 /= V_1483 ;
V_1664 = V_1663 - 31 + 20 ;
if ( V_1664 >= 0 ) {
V_1667 = ( V_1661 << ( 31 - V_1663 ) ) ;
V_1483 = ( T_5 ) ( V_1660 >> V_1664 ) ;
if ( V_1483 == 0 ) {
V_1628 = - V_1443 ;
break;
}
} else {
V_1667 = ( V_1661 << ( 31 - V_1663 ) ) ;
V_1483 = ( T_5 ) ( V_1660 << - V_1664 ) ;
if ( V_1483 == 0 ) {
V_1628 = - V_1443 ;
break;
}
}
V_1667 /= V_1483 ;
V_1667 -= V_1666 * V_1666 ;
V_1667 = ( T_5 ) F_216 ( ( unsigned long ) V_1667 ) ;
V_1667 -= ( 1 << 10 ) ;
if ( ( V_1655 == V_100 ) && ( V_238 & 0x1 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_1658 . V_726 = ( T_6 ) V_1666 & 0x3ff ;
V_1658 . V_624 = ( T_6 ) V_1667 & 0x3ff ;
} else {
V_1658 . V_726 = ( T_6 ) V_1667 & 0x3ff ;
V_1658 . V_624 = ( T_6 ) V_1666 & 0x3ff ;
}
}
if ( ( V_1655 == V_104 ) && ( V_238 & 0x2 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_1658 . V_623 = ( T_6 ) V_1666 & 0x3ff ;
V_1658 . V_625 = ( T_6 ) V_1667 & 0x3ff ;
} else {
V_1658 . V_623 = ( T_6 ) V_1667 & 0x3ff ;
V_1658 . V_625 = ( T_6 ) V_1666 & 0x3ff ;
}
}
}
if ( V_1628 != 0 ) {
F_217 ( L_9 , V_1671 , V_1668 ) ;
if ( V_1668 < V_1672 ) {
V_1668 ++ ;
goto V_1669;
}
V_1658 = V_1657 ;
}
F_97 ( V_4 , 1 , & V_1658 ) ;
}
static void F_218 ( struct V_3 * V_4 , T_4 V_1673 )
{
T_2 V_1674 ;
T_2 V_1675 = 0 ;
T_2 V_1676 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_1673 == V_100 ) {
if ( F_27 ( V_4 -> V_42 ) ) {
V_4 -> V_1466 [ 0 ] =
F_53 ( V_4 ,
V_1677 ) ;
V_4 -> V_1466 [ 1 ] =
F_53 ( V_4 ,
V_1678 ) ;
F_47 ( V_4 ,
V_1677 ,
0x3 ) ;
F_47 ( V_4 ,
V_1678 ,
0xaf ) ;
} else {
V_4 -> V_1466 [ 0 ] =
F_53 ( V_4 ,
V_1679 ) ;
V_4 -> V_1466 [ 1 ] =
F_53 ( V_4 ,
V_1680 ) ;
F_47 (
V_4 ,
V_1679 ,
0x3 ) ;
F_47 (
V_4 ,
V_1680 ,
0x7f ) ;
}
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
V_4 -> V_1466 [ 0 ] =
F_53 ( V_4 ,
V_1681 ) ;
V_4 -> V_1466 [ 1 ] =
F_53 ( V_4 ,
V_1682 ) ;
F_47 (
V_4 ,
V_1681 ,
0x3 ) ;
F_47 (
V_4 ,
V_1682 ,
0xaf ) ;
} else {
V_4 -> V_1466 [ 0 ] =
F_53 ( V_4 ,
V_1683 ) ;
V_4 -> V_1466 [ 1 ] =
F_53 ( V_4 ,
V_1684 ) ;
F_47 ( V_4 ,
V_1683 ,
0x3 ) ;
F_47 ( V_4 ,
V_1684 ,
0x7f ) ;
}
}
} else {
if ( V_1673 == V_100 ) {
V_4 -> V_1466 [ 0 ] =
F_53 ( V_4 ,
V_1685 |
V_565 ) ;
V_4 -> V_1466 [ 1 ] =
F_53 ( V_4 ,
V_1686 |
V_419 ) ;
if ( V_4 -> V_11 . V_206 >= 5 ) {
V_4 -> V_1466 [ 2 ] =
F_53 ( V_4 ,
V_1687 |
V_419 ) ;
V_4 -> V_1466 [ 3 ] =
F_53 ( V_4 ,
V_1688 |
V_565 ) ;
}
if ( F_27 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_11 . V_206 >= 5 ) {
V_4 -> V_1466 [ 4 ] =
F_53 ( V_4 ,
V_1689
| V_419 ) ;
F_47 (
V_4 ,
V_1689
| V_419 , 0x40 ) ;
F_47 ( V_4 ,
V_1688 |
V_565 , V_1676 ) ;
F_47 ( V_4 ,
V_1687 |
V_419 , V_1676 ) ;
} else {
V_4 -> V_1466 [ 4 ] =
F_53 ( V_4 ,
V_1044
| V_419 ) ;
V_1674 =
( V_4 -> V_1466
[ 2 ] & 0xF0 ) >> 8 ;
V_1674 =
( V_1674 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1044 |
V_419 , 0xF0 ,
( V_1674 << 8 ) ) ;
}
F_47 ( V_4 ,
V_1685 |
V_565 , 0x9 ) ;
F_47 ( V_4 ,
V_1686 |
V_419 , 0x9 ) ;
} else {
if ( V_4 -> V_11 . V_206 >= 5 ) {
V_4 -> V_1466 [ 4 ] =
F_53 (
V_4 ,
V_1690
| V_419 ) ;
F_47 (
V_4 ,
V_1690
| V_419 , 0x40 ) ;
F_47 (
V_4 ,
V_1688
|
V_565 , V_1675 ) ;
F_47 (
V_4 ,
V_1687
|
V_419 , V_1675 ) ;
} else {
V_4 -> V_1466 [ 4 ] =
F_53 (
V_4 ,
V_1046
| V_419 ) ;
V_1674 =
( V_4 ->
V_1466 [ 2 ] &
0xF0 ) >> 8 ;
V_1674 =
( V_1674 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1046 |
V_419 , 0xF0 ,
( V_1674 << 8 ) ) ;
}
F_47 ( V_4 ,
V_1685 |
V_565 , 0x6 ) ;
F_47 ( V_4 ,
V_1686 |
V_419 , 0x6 ) ;
}
} else {
V_4 -> V_1466 [ 0 ] =
F_53 ( V_4 ,
V_1685 |
V_564 ) ;
V_4 -> V_1466 [ 1 ] =
F_53 ( V_4 ,
V_1686 |
V_420 ) ;
if ( V_4 -> V_11 . V_206 >= 5 ) {
V_4 -> V_1466 [ 2 ] =
F_53 ( V_4 ,
V_1687 |
V_420 ) ;
V_4 -> V_1466 [ 3 ] =
F_53 ( V_4 ,
V_1688 |
V_564 ) ;
}
if ( F_27 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_11 . V_206 >= 5 ) {
V_4 -> V_1466 [ 4 ] =
F_53 (
V_4 ,
V_1689
| V_420 ) ;
F_47 (
V_4 ,
V_1689 |
V_420 , 0x40 ) ;
F_47 (
V_4 ,
V_1688
|
V_564 , V_1676 ) ;
F_47 (
V_4 ,
V_1687
|
V_420 , V_1676 ) ;
} else {
V_4 -> V_1466 [ 4 ] =
F_53 (
V_4 ,
V_1044
| V_420 ) ;
V_1674 =
( V_4 ->
V_1466 [ 2 ] &
0xF0 ) >> 8 ;
V_1674 =
( V_1674 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1044 |
V_420 , 0xF0 ,
( V_1674 << 8 ) ) ;
}
F_47 ( V_4 ,
V_1685 |
V_564 , 0x9 ) ;
F_47 ( V_4 ,
V_1686 |
V_420 , 0x9 ) ;
} else {
if ( V_4 -> V_11 . V_206 >= 5 ) {
V_4 -> V_1466 [ 4 ] =
F_53 (
V_4 ,
V_1690
| V_420 ) ;
F_47 (
V_4 ,
V_1690
| V_420 , 0x40 ) ;
F_47 (
V_4 ,
V_1688
|
V_564 , V_1675 ) ;
F_47 (
V_4 ,
V_1687
|
V_420 , V_1675 ) ;
} else {
V_4 -> V_1466 [ 4 ] =
F_53 (
V_4 ,
V_1046
| V_420 ) ;
V_1674 =
( V_4 ->
V_1466 [ 2 ] &
0xF0 ) >> 8 ;
V_1674 =
( V_1674 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1046 |
V_420 , 0xF0 ,
( V_1674 << 8 ) ) ;
}
F_47 ( V_4 ,
V_1685 |
V_564 , 0x6 ) ;
F_47 ( V_4 ,
V_1686 |
V_420 , 0x6 ) ;
}
}
}
}
static void F_219 ( struct V_3 * V_4 , T_4 V_1673 )
{
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_1673 == V_100 ) {
if ( F_27 ( V_4 -> V_42 ) ) {
F_47 (
V_4 ,
V_1677 ,
V_4 ->
V_1466 [ 0 ] ) ;
F_47 (
V_4 ,
V_1678 ,
V_4 ->
V_1466 [ 1 ] ) ;
} else {
F_47 (
V_4 ,
V_1679 ,
V_4 ->
V_1466 [ 0 ] ) ;
F_47 (
V_4 ,
V_1680 ,
V_4 ->
V_1466 [ 1 ] ) ;
}
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
F_47 (
V_4 ,
V_1681 ,
V_4 ->
V_1466 [ 0 ] ) ;
F_47 (
V_4 ,
V_1682 ,
V_4 ->
V_1466 [ 1 ] ) ;
} else {
F_47 (
V_4 ,
V_1683 ,
V_4 ->
V_1466 [ 0 ] ) ;
F_47 (
V_4 ,
V_1684 ,
V_4 ->
V_1466 [ 1 ] ) ;
}
}
} else {
if ( V_1673 == V_100 ) {
F_47 ( V_4 ,
V_1685 |
V_565 ,
V_4 -> V_1466 [ 0 ] ) ;
F_47 ( V_4 ,
V_1686 |
V_419 ,
V_4 -> V_1466 [ 1 ] ) ;
if ( V_4 -> V_11 . V_206 >= 5 ) {
F_47 ( V_4 ,
V_1687 |
V_419 ,
V_4 ->
V_1466 [ 2 ] ) ;
F_47 ( V_4 ,
V_1688 |
V_565 ,
V_4 ->
V_1466 [ 3 ] ) ;
}
if ( F_27 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_11 . V_206 >= 5 )
F_47 (
V_4 ,
V_1689
| V_419 ,
V_4 ->
V_1466
[ 4 ] ) ;
else
F_47 (
V_4 ,
V_1044
| V_419 ,
V_4 ->
V_1466
[ 4 ] ) ;
} else {
if ( V_4 -> V_11 . V_206 >= 5 )
F_47 (
V_4 ,
V_1690
| V_419 ,
V_4 ->
V_1466
[ 4 ] ) ;
else
F_47 (
V_4 ,
V_1046
| V_419 ,
V_4 ->
V_1466
[ 4 ] ) ;
}
} else {
F_47 ( V_4 ,
V_1685 |
V_564 ,
V_4 -> V_1466 [ 0 ] ) ;
F_47 ( V_4 ,
V_1686 |
V_420 ,
V_4 -> V_1466 [ 1 ] ) ;
if ( V_4 -> V_11 . V_206 >= 5 ) {
F_47 ( V_4 ,
V_1687 |
V_420 ,
V_4 ->
V_1466 [ 2 ] ) ;
F_47 ( V_4 ,
V_1688 |
V_564 ,
V_4 ->
V_1466 [ 3 ] ) ;
}
if ( F_27 ( V_4 -> V_42 ) ) {
if ( V_4 -> V_11 . V_206 >= 5 )
F_47 (
V_4 ,
V_1689
| V_420 ,
V_4 ->
V_1466
[ 4 ] ) ;
else
F_47 (
V_4 ,
V_1044
| V_420 ,
V_4 ->
V_1466
[ 4 ] ) ;
} else {
if ( V_4 -> V_11 . V_206 >= 5 )
F_47 (
V_4 ,
V_1690
| V_420 ,
V_4 ->
V_1466
[ 4 ] ) ;
else
F_47 (
V_4 ,
V_1046
| V_420 ,
V_4 ->
V_1466
[ 4 ] ) ;
}
}
}
}
static void F_220 ( struct V_3 * V_4 , T_4 V_1673 )
{
T_4 V_1691 ;
T_2 V_1692 , V_1693 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1691 = V_1673 ;
else
V_1691 = ( V_1673 == V_100 ) ? 1 : 0 ;
V_4 -> V_1477 [ 0 ] = F_4 ( V_4 , 0xa2 ) ;
V_4 -> V_1477 [ 1 ] =
F_4 ( V_4 , ( V_1673 == V_100 ) ? 0xa6 : 0xa7 ) ;
V_4 -> V_1477 [ 2 ] =
F_4 ( V_4 , ( V_1673 == V_100 ) ? 0x8f : 0xa5 ) ;
V_4 -> V_1477 [ 3 ] = F_4 ( V_4 , 0x91 ) ;
V_4 -> V_1477 [ 4 ] = F_4 ( V_4 , 0x92 ) ;
V_4 -> V_1477 [ 5 ] = F_4 ( V_4 , 0x7a ) ;
V_4 -> V_1477 [ 6 ] = F_4 ( V_4 , 0x7d ) ;
V_4 -> V_1477 [ 7 ] = F_4 ( V_4 , 0xe7 ) ;
V_4 -> V_1477 [ 8 ] = F_4 ( V_4 , 0xec ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_4 -> V_1477 [ 11 ] = F_4 ( V_4 , 0x342 ) ;
V_4 -> V_1477 [ 12 ] = F_4 ( V_4 , 0x343 ) ;
V_4 -> V_1477 [ 13 ] = F_4 ( V_4 , 0x346 ) ;
V_4 -> V_1477 [ 14 ] = F_4 ( V_4 , 0x347 ) ;
}
V_4 -> V_1477 [ 9 ] = F_4 ( V_4 , 0x297 ) ;
V_4 -> V_1477 [ 10 ] = F_4 ( V_4 , 0x29b ) ;
F_37 ( V_4 , ( 0 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_37 ( V_4 , ( 1 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_37 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1691 ) << 0 ) ;
F_37 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << ( 1 - V_1673 ) ) << 12 ) ;
} else {
F_37 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1691 ) << 12 ) ;
F_37 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1691 ) << 0 ) ;
F_37 ( V_4 , 0xa2 , ( 0xf << 4 ) , ( 1 << V_1673 ) << 4 ) ;
F_37 ( V_4 , 0xa2 , ( 0xf << 8 ) , ( 1 << V_1673 ) << 8 ) ;
}
F_37 ( V_4 , ( ( V_1673 == V_100 ) ? 0xa6 : 0xa7 ) , ( 0x1 << 2 ) , 0 ) ;
F_37 ( V_4 , ( V_1673 == V_100 ) ? 0x8f : 0xa5 ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_37 ( V_4 , ( ( V_1673 == V_100 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , 0 ) ;
F_37 ( V_4 , ( V_1673 == V_100 ) ?
0x8f : 0xa5 ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) ) ;
}
F_90 ( V_4 , V_679 , 0 ,
V_674 |
V_675 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_34 ( V_4 , ( 0x1 << 3 ) ,
0 , 0 , 0 ,
V_247 ) ;
F_34 ( V_4 , ( 0x1 << 9 ) , 0 , 0 , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 10 ) , 1 , 0 , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 0 ) , 1 , 0 , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ,
V_249 ) ;
F_34 ( V_4 , ( 0x1 << 11 ) , 0 , 0 , 0 ,
V_248 ) ;
if ( F_33 ( V_4 -> V_42 ) )
F_34 (
V_4 ,
( 0x1 << 7 ) ,
2 , 0 , 0 ,
V_248 ) ;
else
F_34 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_248 ) ;
F_34 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ,
V_248 ) ;
} else {
F_65 ( V_4 , ( 0x1 << 3 ) , 0 , 3 , 0 ) ;
}
F_91 ( V_4 , V_514 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_90 ( V_4 ,
V_678 ,
0x1 , V_1673 + 1 ) ;
} else {
if ( V_1673 == V_100 ) {
V_1692 = 0x1 ;
V_1693 = 0x8 ;
} else {
V_1692 = 0x4 ;
V_1693 = 0x2 ;
}
F_90 ( V_4 ,
V_678 ,
V_1692 , V_1673 + 1 ) ;
F_90 ( V_4 ,
V_678 ,
V_1693 , V_1691 + 1 ) ;
}
}
static void F_221 ( struct V_3 * V_4 , T_4 V_1673 )
{
F_6 ( V_4 , 0xa2 , V_4 -> V_1477 [ 0 ] ) ;
F_6 ( V_4 , ( V_1673 == V_100 ) ? 0xa6 : 0xa7 ,
V_4 -> V_1477 [ 1 ] ) ;
F_6 ( V_4 , ( V_1673 == V_100 ) ? 0x8f : 0xa5 ,
V_4 -> V_1477 [ 2 ] ) ;
F_6 ( V_4 , 0x91 , V_4 -> V_1477 [ 3 ] ) ;
F_6 ( V_4 , 0x92 , V_4 -> V_1477 [ 4 ] ) ;
F_6 ( V_4 , 0x7a , V_4 -> V_1477 [ 5 ] ) ;
F_6 ( V_4 , 0x7d , V_4 -> V_1477 [ 6 ] ) ;
F_6 ( V_4 , 0xe7 , V_4 -> V_1477 [ 7 ] ) ;
F_6 ( V_4 , 0xec , V_4 -> V_1477 [ 8 ] ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_6 ( V_4 , 0x342 , V_4 -> V_1477 [ 11 ] ) ;
F_6 ( V_4 , 0x343 , V_4 -> V_1477 [ 12 ] ) ;
F_6 ( V_4 , 0x346 , V_4 -> V_1477 [ 13 ] ) ;
F_6 ( V_4 , 0x347 , V_4 -> V_1477 [ 14 ] ) ;
}
F_6 ( V_4 , 0x297 , V_4 -> V_1477 [ 9 ] ) ;
F_6 ( V_4 , 0x29b , V_4 -> V_1477 [ 10 ] ) ;
}
static void
F_222 ( struct V_3 * V_4 , T_4 V_1673 ,
T_2 * V_1694 , T_4 V_1622 )
{
T_2 V_1416 ;
struct V_1646 V_1647 [ V_1656 ] ;
T_4 V_1691 ;
struct V_723 V_1695 , V_1696 ;
T_1 V_1652 , V_1653 , V_1697 , V_1698 = 0 , V_1699 = 0 ,
V_1700 = 10000 ;
T_6 V_1701 , V_1702 , V_1703 ;
bool V_1704 = false ;
T_4 V_1705 = 3 ;
T_7 V_1706 = 0 , V_1707 = 0 ;
T_7 V_1708 = 3 ;
T_4 V_1709 = V_1710 ;
const struct V_1711 * V_1712 ;
T_2 V_1713 , V_1714 , V_1715 , V_1716 , V_1717 ;
int V_1718 ;
T_7 V_688 ;
T_2 V_1719 [ 2 ] ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1691 = V_1673 ;
else
V_1691 = 1 - V_1673 ;
V_1416 = 1024 ;
V_1701 = 13 ;
F_97 ( V_4 , 0 , & V_1695 ) ;
V_1696 . V_726 = V_1696 . V_624 = V_1696 . V_623 = V_1696 . V_625 = 0x0 ;
F_97 ( V_4 , 1 , & V_1696 ) ;
if ( F_27 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1705 = 3 ;
else if ( F_3 ( V_4 -> V_11 . V_12 , 4 ) )
V_1705 = 4 ;
else
V_1705 = 6 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1712 = V_1720 ;
else
V_1712 = V_1721 ;
} else {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1712 = V_1722 ;
else
V_1712 = V_1723 ;
}
do {
V_1713 = ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) ?
0 : V_1712 [ V_1708 ] . V_1713 ;
V_1714 = V_1712 [ V_1708 ] . V_1714 ;
V_1715 = V_1712 [ V_1708 ] . V_1715 ;
V_1716 = V_1712 [ V_1708 ] . V_1716 ;
V_1717 = V_1712 [ V_1708 ] . V_1717 ;
V_688 = V_1712 [ V_1708 ] . V_688 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_166 (
V_4 ,
V_1230 ,
( ( V_1714 << 12 ) |
( V_1715 << 8 ) |
( V_1705 << 4 ) | ( V_1716 << 2 )
| V_1717 ) , 0x3 , 0 ) ;
else
F_65 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1713 << 12 ) |
( V_1714 << 10 ) |
( V_1715 << 8 ) |
( V_1705 << 4 ) |
( V_1716 << 2 ) | V_1717 ) , 0x3 ,
0 ) ;
V_4 -> V_1724 [ V_1691 ] = V_688 ;
if ( V_688 == - 1 ) {
V_1719 [ 0 ] = 0x8ff0 | V_4 -> V_803 ;
V_1719 [ 1 ] = 0x8ff0 | V_4 -> V_803 ;
F_7 ( V_4 , V_233 ,
2 , 0x110 , 16 ,
V_1719 ) ;
} else {
F_87 ( V_4 , V_1691 + 1 , V_688 ,
false ) ;
}
F_72 ( V_4 , ( F_33 ( V_4 -> V_42 ) ) ?
V_1725 :
V_1726 ,
V_1727 , 0 , V_1622 , false ) ;
F_207 ( V_4 , V_1647 , V_1416 , 32 , 0 ) ;
V_1652 = ( V_1647 [ V_1673 ] . V_1652 + V_1416 / 2 ) / V_1416 ;
V_1653 = ( V_1647 [ V_1673 ] . V_1653 + V_1416 / 2 ) / V_1416 ;
V_1697 = V_1652 + V_1653 ;
switch ( V_1709 ) {
case V_1710 :
if ( V_1697 > V_1700 ) {
V_1709 = V_1728 ;
V_1707 = V_1708 ;
V_1708 -- ;
} else {
V_1709 = V_1729 ;
V_1707 = V_1708 ;
V_1708 ++ ;
}
break;
case V_1729 :
if ( V_1697 > V_1700 ) {
V_1704 = true ;
V_1698 = V_1699 ;
V_1706 = V_1707 ;
} else {
V_1707 = V_1708 ;
V_1708 ++ ;
}
break;
case V_1728 :
if ( V_1697 > V_1700 ) {
V_1707 = V_1708 ;
V_1708 -- ;
} else {
V_1704 = true ;
V_1698 = V_1697 ;
V_1706 = V_1708 ;
}
break;
default:
break;
}
if ( ( V_1708 < 0 ) ||
( V_1708 > V_1730 ) ) {
V_1704 = true ;
V_1698 = V_1697 ;
V_1706 = V_1707 ;
} else {
V_1699 = V_1697 ;
}
F_71 ( V_4 ) ;
} while ( ! V_1704 );
V_1713 = V_1712 [ V_1706 ] . V_1713 ;
V_1714 = V_1712 [ V_1706 ] . V_1714 ;
V_1715 = V_1712 [ V_1706 ] . V_1715 ;
V_1716 = V_1712 [ V_1706 ] . V_1716 ;
V_1717 = V_1712 [ V_1706 ] . V_1717 ;
V_688 = V_1712 [ V_1706 ] . V_688 ;
V_1702 = F_215 ( V_1698 ) ;
V_1703 = V_1701 - V_1702 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
V_1718 = ( int ) V_1714 + V_1703 ;
if ( V_1718 + ( int ) V_1715 > 10 )
V_1714 = 10 - V_1715 ;
else
V_1714 = ( T_2 ) F_82 ( V_1718 , 0 ) ;
F_166 (
V_4 ,
V_1230 ,
( ( V_1714 << 12 ) |
( V_1715 << 8 ) |
( V_1705 << 4 ) |
( V_1716 << 2 ) | V_1717 ) , 0x3 ,
0 ) ;
} else {
V_1713 = ( T_2 ) F_82 ( F_174 ( ( ( int ) V_1713 ) + V_1703 , 10 ) , 0 ) ;
F_65 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1713 << 12 ) |
( V_1714 << 10 ) |
( V_1715 << 8 ) |
( V_1705 << 4 ) |
( V_1716 << 2 ) |
V_1717 ) , 0x3 , 0 ) ;
}
if ( V_1694 != NULL ) {
* V_1694 ++ = V_1717 ;
* V_1694 ++ = V_1716 ;
* V_1694 ++ = V_1705 ;
* V_1694 ++ = V_1715 ;
* V_1694 ++ = V_1714 ;
* V_1694 = V_1713 ;
}
F_97 ( V_4 , 1 , & V_1695 ) ;
}
static void
F_223 ( struct V_3 * V_4 , T_4 V_1673 , T_2 * V_1694 ,
T_4 V_1622 )
{
F_222 ( V_4 , V_1673 , V_1694 , V_1622 ) ;
}
static T_4
F_224 ( struct V_3 * V_4 , T_4 V_1731 , T_4 V_1732 )
{
T_1 V_1733 [ 2 ] = { 9500 , 21000 } ;
T_1 V_1734 [ 2 ] = { 3000 , 6000 } ;
T_1 V_1735 , V_1736 ;
T_1 V_1737 [ 2 ] = { 28606 , 18468 } ;
T_1 V_1738 , V_1739 , V_1740 = 0 ;
T_2 V_1741 = 128 ;
T_2 V_1742 = 128 ;
T_2 V_1743 = 159 ;
T_2 V_1744 ;
T_2 V_1745 ;
T_2 V_1746 ;
T_2 V_1747 ;
T_2 V_1748 ;
T_2 V_1749 [ 6 ] ;
T_2 V_1750 [ 4 ] ;
T_2 V_1751 [ 2 ] ;
T_2 V_1752 [ 2 ] ;
T_2 V_1753 ;
T_2 V_740 = 4 ;
T_2 V_1754 , V_1755 [ 2 ] = { 2 , 4 } ;
T_2 V_1756 = 7 , V_1757 = 7 ;
T_7 V_1758 ;
T_2 V_1759 , V_1760 = 0 , V_1761 = 0 ;
T_1 V_1762 = 0 , V_1763 = 0 ;
T_2 V_1416 , V_1764 = 10 ;
struct V_1646 V_1647 [ V_1656 ] ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
return 0 ;
V_1416 = ( 1 << V_1764 ) ;
if ( F_33 ( V_4 -> V_42 ) ) {
V_1735 = V_1733 [ 1 ] ;
V_1738 = V_1737 [ 1 ] ;
V_1736 = V_1734 [ 1 ] ;
V_1754 = V_1755 [ 1 ] ;
} else {
V_1735 = V_1733 [ 0 ] ;
V_1738 = V_1737 [ 0 ] ;
V_1736 = V_1734 [ 0 ] ;
V_1754 = V_1755 [ 0 ] ;
}
if ( V_1731 == 0 ) {
V_1746 = V_419 ;
V_1747 =
( V_1732 == 0 ) ? V_564 : V_565 ;
} else {
V_1746 = V_420 ;
V_1747 =
( V_1732 == 0 ) ? V_565 : V_564 ;
}
V_1744 =
F_53 ( V_4 ,
( V_1765 |
V_1747 ) ) ;
V_1745 =
F_53 ( V_4 ,
( V_1766 |
V_1746 ) ) ;
V_1748 = ( ( F_4 ( V_4 , 0x48 ) >> 8 ) & 1 ) ;
V_1749 [ 0 ] = F_4 ( V_4 , 0x267 ) ;
V_1749 [ 1 ] = F_4 ( V_4 , 0x268 ) ;
V_1749 [ 2 ] = F_4 ( V_4 , 0x269 ) ;
V_1750 [ 0 ] = F_4 ( V_4 , 0x26a ) ;
V_1750 [ 1 ] = F_4 ( V_4 , 0x26b ) ;
V_1749 [ 3 ] = F_4 ( V_4 , 0x26c ) ;
V_1749 [ 4 ] = F_4 ( V_4 , 0x26d ) ;
V_1749 [ 5 ] = F_4 ( V_4 , 0x26e ) ;
V_1750 [ 2 ] = F_4 ( V_4 , 0x26f ) ;
V_1750 [ 3 ] = F_4 ( V_4 , 0x270 ) ;
V_1751 [ 0 ] = F_4 ( V_4 , 0xe7 ) ;
V_1751 [ 1 ] = F_4 ( V_4 , 0xec ) ;
V_1752 [ 0 ] = F_4 ( V_4 , 0xf8 ) ;
V_1752 [ 1 ] = F_4 ( V_4 , 0xfa ) ;
V_1753 = F_4 ( V_4 , ( V_1731 == 0 ) ? 0x7a : 0x7d ) ;
F_47 ( V_4 , ( V_1765 | V_1747 ) ,
V_1742 ) ;
F_47 ( V_4 ,
( V_1766 | V_1746 ) ,
V_1743 ) ;
F_37 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
F_6 ( V_4 , 0x267 , 0x02d4 ) ;
F_6 ( V_4 , 0x268 , 0x0000 ) ;
F_6 ( V_4 , 0x269 , 0x0000 ) ;
F_6 ( V_4 , 0x26a , 0x0000 ) ;
F_6 ( V_4 , 0x26b , 0x0000 ) ;
F_6 ( V_4 , 0x26c , 0x02d4 ) ;
F_6 ( V_4 , 0x26d , 0x0000 ) ;
F_6 ( V_4 , 0x26e , 0x0000 ) ;
F_6 ( V_4 , 0x26f , 0x0000 ) ;
F_6 ( V_4 , 0x270 , 0x0000 ) ;
F_36 ( V_4 , ( V_1731 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 8 ) ) ;
F_36 ( V_4 , ( V_1731 == 0 ) ? 0xec : 0xe7 , ( 0x1 << 15 ) ) ;
F_36 ( V_4 , ( V_1731 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 9 ) ) ;
F_36 ( V_4 , ( V_1731 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 10 ) ) ;
F_37 ( V_4 , ( V_1731 == 0 ) ? 0xfa : 0xf8 ,
( 0x7 << 10 ) , ( V_740 << 10 ) ) ;
F_37 ( V_4 , ( V_1731 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 0 ) , ( V_1757 << 0 ) ) ;
F_37 ( V_4 , ( V_1731 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 4 ) , ( V_1756 << 4 ) ) ;
F_37 ( V_4 , ( V_1731 == 0 ) ? 0x7a : 0x7d ,
( 0x7 << 8 ) , ( V_1754 << 8 ) ) ;
V_1758 = 16 ;
V_1759 = V_1741 + V_1758 ;
while ( V_1758 >= 0 ) {
F_47 ( V_4 ,
( V_743 |
V_1746 ) , V_1759 ) ;
if ( V_1758 == 16 ) {
F_72 ( V_4 , V_1736 , V_1727 ,
0 , 1 , false ) ;
F_66 ( 2 ) ;
F_207 ( V_4 , V_1647 , V_1416 , 32 , 0 ) ;
if ( V_1731 == 0 )
V_1762 =
F_225 ( T_1 , ( V_1647 [ 0 ] . V_1652 +
V_1647 [ 0 ] . V_1653 ) >>
( V_1764 + 1 ) ,
1 ) ;
else
V_1762 =
F_225 ( T_1 , ( V_1647 [ 1 ] . V_1652 +
V_1647 [ 1 ] . V_1653 ) >>
( V_1764 + 1 ) ,
1 ) ;
F_72 ( V_4 , V_1735 , V_1727 ,
0 , 1 , false ) ;
F_66 ( 2 ) ;
}
F_207 ( V_4 , V_1647 , V_1416 , 32 , 0 ) ;
if ( V_1731 == 0 )
V_1763 = ( V_1647 [ 0 ] . V_1652 + V_1647 [ 0 ] . V_1653 ) >>
( V_1764 + 1 ) ;
else
V_1763 =
( V_1647 [ 1 ] . V_1652 +
V_1647 [ 1 ] . V_1653 ) >> ( V_1764 + 1 ) ;
V_1739 = ( T_3 ) ( ( V_1763 << 16 ) / V_1762 ) ;
if ( V_1758 == 0 )
V_1758 -- ;
else if ( V_1758 == 1 ) {
V_1760 = V_1759 ;
V_1759 += ( V_1739 > V_1738 ) ? 1 : - 1 ;
V_1740 = V_1739 ;
V_1758 -- ;
} else {
V_1758 = ( V_1758 >> 1 ) ;
V_1759 += ( ( V_1739 > V_1738 ) ?
V_1758 : ( - V_1758 ) ) ;
}
if ( V_1758 == - 1 ) {
V_1761 =
( abs ( ( int ) V_1740 -
( int ) V_1738 ) <
abs ( ( int ) V_1739 -
( int ) V_1738 ) ) ? V_1760 :
V_1759 ;
if ( F_33 ( V_4 -> V_42 ) ) {
if ( ( V_1761 > 140 )
|| ( V_1761 < 135 ) )
V_1761 = 138 ;
} else {
if ( ( V_1761 > 142 )
|| ( V_1761 < 137 ) )
V_1761 = 140 ;
}
F_47 ( V_4 ,
( V_743 |
V_1746 ) , V_1761 ) ;
}
}
F_71 ( V_4 ) ;
F_47 ( V_4 , ( V_1765 | V_1747 ) ,
V_1744 ) ;
F_47 ( V_4 ,
( V_1766 | V_1746 ) ,
V_1745 ) ;
F_37 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( V_1748 << 8 ) ) ;
F_6 ( V_4 , 0x267 , V_1749 [ 0 ] ) ;
F_6 ( V_4 , 0x268 , V_1749 [ 1 ] ) ;
F_6 ( V_4 , 0x269 , V_1749 [ 2 ] ) ;
F_6 ( V_4 , 0x26a , V_1750 [ 0 ] ) ;
F_6 ( V_4 , 0x26b , V_1750 [ 1 ] ) ;
F_6 ( V_4 , 0x26c , V_1749 [ 3 ] ) ;
F_6 ( V_4 , 0x26d , V_1749 [ 4 ] ) ;
F_6 ( V_4 , 0x26e , V_1749 [ 5 ] ) ;
F_6 ( V_4 , 0x26f , V_1750 [ 2 ] ) ;
F_6 ( V_4 , 0x270 , V_1750 [ 3 ] ) ;
F_6 ( V_4 , 0xe7 , V_1751 [ 0 ] ) ;
F_6 ( V_4 , 0xec , V_1751 [ 1 ] ) ;
F_6 ( V_4 , 0xf8 , V_1752 [ 0 ] ) ;
F_6 ( V_4 , 0xfa , V_1752 [ 1 ] ) ;
F_6 ( V_4 , ( V_1731 == 0 ) ? 0x7a : 0x7d , V_1753 ) ;
V_4 -> V_742 = false ;
return V_1761 - 0x80 ;
}
static int F_226 ( struct V_3 * V_4 ,
struct V_771 V_772 ,
T_4 V_1622 , bool V_683 )
{
T_2 V_690 ;
T_4 V_1450 , V_1673 ;
T_4 V_1767 [ 2 ] ;
T_2 V_1624 [ 2 ] ;
T_2 V_1461 [ 2 ] ;
struct V_1456 V_1625 [ 2 ] ;
T_4 V_1361 ;
T_7 V_1768 , V_1769 ;
T_7 V_1770 ;
bool V_695 = false ;
bool V_1771 = false ;
V_690 = F_4 ( V_4 , 0x01 ) ;
F_37 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_31 ( V_4 , true ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 4 ) ) {
V_695 = V_4 -> V_170 ;
V_4 -> V_170 = false ;
}
F_9 ( V_4 , V_233 , 2 , 0x110 , 16 , V_1624 ) ;
for ( V_1450 = 0 ; V_1450 <= 1 ; V_1450 ++ ) {
F_183 ( V_4 , V_1450 , V_772 ,
& V_1625 [ V_1450 ] ) ;
V_1461 [ V_1450 ] = V_1625 [ V_1450 ] . V_1461 ;
}
F_7 ( V_4 , V_233 , 2 , 0x110 , 16 , V_1461 ) ;
V_1361 = F_131 (
(struct V_1 * ) V_4 ) ;
for ( V_1673 = 0 ; V_1673 < V_4 -> V_11 . V_190 ; V_1673 ++ ) {
V_1771 =
( ( V_1361 & ( 1 << V_1673 ) ) == 0 ) ? true : false ;
F_220 ( V_4 , V_1673 ) ;
F_218 ( V_4 , V_1673 ) ;
if ( ( ! V_1771 ) && ( ( V_1622 == 0 ) || ( V_1622 == 2 ) ) ) {
F_223 ( V_4 , V_1673 , NULL , 0 ) ;
F_72 ( V_4 ,
( F_33 (
V_4 -> V_42 ) ) ?
V_1725 :
V_1726 ,
V_1727 , 0 , V_1622 ,
false ) ;
if ( V_683 )
F_95 ( V_1772 ) ;
F_214 ( V_4 , V_1673 + 1 ) ;
F_71 ( V_4 ) ;
}
if ( ( ( V_1622 == 1 ) || ( V_1622 == 2 ) )
&& F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( V_1673 == V_104 ) {
if ( V_1361 == 1 )
F_119 (
(struct V_1 * ) V_4 , 3 ) ;
F_223 ( V_4 , V_1673 , NULL ,
1 ) ;
V_1767 [ V_1673 ] =
F_224 ( V_4 , V_1673 , 1 ) ;
V_4 -> V_744 = V_1767 [ V_1673 ] ;
if ( V_1361 == 1 )
F_119 (
(struct V_1 * ) V_4 ,
V_1361 ) ;
}
}
F_219 ( V_4 , V_1673 ) ;
F_221 ( V_4 , V_1673 ) ;
F_91 ( V_4 , V_677 ) ;
}
if ( ( V_1622 == 1 ) || ( V_1622 == 2 ) ) {
V_1767 [ 0 ] = V_1767 [ 1 ] ;
F_47 ( V_4 ,
( V_743 |
V_419 ) , ( V_1767 [ 0 ] | 0x80 ) ) ;
for ( V_1673 = 0 ; V_1673 < V_4 -> V_11 . V_190 ; V_1673 ++ ) {
V_1768 =
( ( ( int ) V_1767 [ V_1673 ] - 12 ) >> 1 ) + 10 ;
V_1769 = ( ( int ) V_1767 [ V_1673 ] - 12 ) + 10 ;
if ( F_51 ( V_4 ) ) {
V_1769 +=
( V_4 -> V_221 == V_222 ) ? 24 : 12 ;
V_1770 = ( V_4 -> V_221 == V_222 ) ?
0x0e : 0x13 ;
F_64 ( V_4 , V_592 , V_583 , V_1673 ,
V_1773 , V_1770 ) ;
}
V_1768 = F_82 ( F_197 ( T_4 , V_1768 , 31 ) ,
0 ) ;
V_1769 = F_82 ( F_197 ( T_4 , V_1769 , 31 ) ,
0 ) ;
F_47 ( V_4 , ( V_1766 |
( ( V_1673 ==
V_100 ) ? V_419 :
V_420 ) ) ,
( V_1768 | 0x80 ) ) ;
F_47 ( V_4 , ( V_1765 |
( ( V_1673 ==
V_100 ) ? V_564 :
V_565 ) ) ,
( V_1769 | 0x80 ) ) ;
}
}
F_6 ( V_4 , 0x01 , V_690 ) ;
F_128 ( V_4 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
F_166 (
V_4 ,
V_1230 ,
0 , 0x3 , 1 ) ;
else
F_65 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_91 ( V_4 , V_677 ) ;
F_7 ( V_4 , V_233 , 2 , 0x110 , 16 ,
V_1624 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 4 ) )
V_4 -> V_170 = V_695 ;
F_31 ( V_4 , false ) ;
return 0 ;
}
static int
F_227 ( struct V_3 * V_4 ,
struct V_771 V_772 , bool V_683 )
{
struct V_1646 V_1647 [ V_1656 ] ;
T_4 V_241 , V_1673 , V_1691 ;
T_2 V_1774 [] = { 0x3 , 0x3 , 0x1 } ;
T_2 V_1775 [] = { 0x7 , 0x2 , 0x0 } ;
T_2 V_1776 [] = { 0x2 , 0x0 , 0x0 } ;
T_6 V_1777 , V_1778 , V_1779 , V_1780 ;
T_6 V_1701 , V_1702 , V_1781 ;
T_2 V_1208 , V_1782 , V_1783 ;
T_2 V_1784 , V_1785 ;
T_2 V_1416 ;
T_1 V_1652 , V_1653 , V_1786 [ 3 ] ;
T_4 V_1787 , V_1788 ;
T_2 V_599 , V_1789 , V_1790 ;
T_2 V_1450 ;
T_2 V_1624 [ 2 ] ;
T_2 V_1461 [ 2 ] ;
struct V_1456 V_1625 [ 2 ] ;
T_4 V_1425 ;
int V_1628 = 0 ;
bool V_1791 = true ;
F_31 ( V_4 , true ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_206 ( V_4 ) ;
F_9 ( V_4 , V_233 , 2 , 0x110 , 16 , V_1624 ) ;
for ( V_1450 = 0 ; V_1450 <= 1 ; V_1450 ++ ) {
F_183 ( V_4 , V_1450 , V_772 ,
& V_1625 [ V_1450 ] ) ;
V_1461 [ V_1450 ] = V_1625 [ V_1450 ] . V_1461 ;
}
F_7 ( V_4 , V_233 , 2 , 0x110 , 16 , V_1461 ) ;
V_1416 = 1024 ;
V_1701 = 13 ;
for ( V_241 = 0 ; V_241 < 2 ; V_241 ++ ) {
V_1673 = V_241 ;
V_1691 = 1 - V_241 ;
V_1208 = F_4 ( V_4 , 0xa2 ) ;
V_1782 = F_4 ( V_4 , ( V_1673 == V_100 ) ?
0xa6 : 0xa7 ) ;
V_1783 = F_4 ( V_4 , 0xa5 ) ;
V_1784 = F_4 ( V_4 , ( V_1673 == V_100 ) ?
0x91 : 0x92 ) ;
V_1785 = F_4 ( V_4 , ( V_1691 == V_100 ) ?
0x91 : 0x92 ) ;
F_37 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1691 ) << 12 ) ;
F_37 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1691 ) << 0 ) ;
F_36 ( V_4 , ( ( V_1673 == V_100 ) ? 0xa6 : 0xa7 ) ,
( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
F_36 ( V_4 , 0xa5 , ( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
if ( ( ( V_4 -> V_180 ) & 0xff000000 ) )
F_6 ( V_4 ,
( V_1673 == V_100 ) ? 0x91 : 0x92 ,
( F_27 ( V_4 -> V_42 ) ?
0x140 : 0x110 ) ) ;
else
F_6 ( V_4 ,
( V_1673 == V_100 ) ? 0x91 : 0x92 ,
( F_27 ( V_4 -> V_42 ) ?
0x180 : 0x120 ) ) ;
F_6 ( V_4 , ( V_1691 == V_100 ) ? 0x91 : 0x92 ,
( F_27 ( V_4 -> V_42 ) ? 0x148 :
0x114 ) ) ;
V_599 = V_1792 | V_1793 ;
if ( V_1673 == V_100 ) {
V_1789 = V_1792 ;
V_1790 = V_1793 ;
} else {
V_1789 = V_1793 ;
V_1790 = V_1792 ;
}
if ( ( V_4 -> V_180 & 0x10000 ) ) {
F_85 ( V_4 , V_1794 , V_599 ,
V_1789 ) ;
F_85 ( V_4 , V_1795 , V_599 ,
V_1790 ) ;
}
for ( V_1787 = 0 ; V_1787 < 4 ; V_1787 ++ ) {
if ( V_683 )
F_95 ( V_1772 ) ;
if ( V_1787 < 3 ) {
V_1780 = V_1774 [ V_1787 ] ;
V_1777 = V_1775 [ V_1787 ] ;
V_1778 = V_1776 [ V_1787 ] ;
} else {
if ( V_1786 [ 1 ] > 10000 ) {
V_1780 = V_1774 [ 2 ] ;
V_1777 = V_1775 [ 2 ] ;
V_1778 = V_1776 [ 2 ] ;
V_1788 = 1 ;
V_1779 = V_1777 ;
V_1702 =
F_215 ( V_1786 [ 2 ] ) ;
} else {
if ( V_1786 [ 0 ] > 10000 ) {
V_1780 = V_1774 [ 1 ] ;
V_1777 = V_1775 [ 1 ] ;
V_1778 = V_1776 [ 1 ] ;
V_1788 = 1 ;
V_1779 = V_1777 ;
V_1702 =
F_215 (
V_1786 [ 1 ] ) ;
} else {
V_1780 = V_1774 [ 0 ] ;
V_1777 = V_1775 [ 0 ] ;
V_1778 = V_1776 [ 0 ] ;
V_1788 = 2 ;
V_1779 = V_1778 ;
V_1702 =
F_215 (
V_1786 [ 0 ] ) ;
}
}
V_1781 = V_1701 - V_1702 ;
V_1779 += V_1781 ;
V_1779 = F_82 ( F_197 ( T_2 , V_1779 , 10 ) , 0 ) ;
if ( V_1788 == 1 )
V_1777 = V_1779 ;
else
V_1778 = V_1779 ;
}
F_65 ( V_4 , ( 0x1 << 10 ) ,
( ( V_1778 << 8 ) |
( V_1777 << 4 ) |
( V_1780 << 2 ) ) , 0x3 , 0 ) ;
F_91 ( V_4 , V_677 ) ;
F_71 ( V_4 ) ;
if ( V_1791 ) {
V_1628 = F_72 ( V_4 , 4000 ,
( T_2 ) ( V_4 -> V_180 &
0xffff ) , 0 , 0 , true ) ;
V_1791 = false ;
} else {
V_1425 = ( F_33 ( V_4 -> V_42 ) ) ?
40 : 20 ;
F_181 ( V_4 , V_1425 * 8 , 0xffff ,
0 , 0 , 0 , true ) ;
}
if ( V_1628 == 0 ) {
if ( V_1787 < 3 ) {
F_207 ( V_4 , V_1647 ,
V_1416 , 32 ,
0 ) ;
V_1652 = ( V_1647 [ V_1673 ] . V_1652 +
V_1416 / 2 ) / V_1416 ;
V_1653 = ( V_1647 [ V_1673 ] . V_1653 +
V_1416 / 2 ) / V_1416 ;
V_1786 [ V_1787 ] = V_1652 + V_1653 ;
} else {
F_214 ( V_4 ,
( 1 <<
V_1673 ) ) ;
}
F_71 ( V_4 ) ;
}
if ( V_1628 != 0 )
break;
}
F_58 ( V_4 , V_1794 , ~ V_599 ) ;
F_58 ( V_4 , V_1795 , ~ V_599 ) ;
F_6 ( V_4 , ( V_1691 == V_100 ) ? 0x91 :
0x92 , V_1785 ) ;
F_6 ( V_4 , ( V_1673 == V_100 ) ? 0x91 :
0x92 , V_1784 ) ;
F_6 ( V_4 , 0xa5 , V_1783 ) ;
F_6 ( V_4 , ( V_1673 == V_100 ) ? 0xa6 :
0xa7 , V_1782 ) ;
F_6 ( V_4 , 0xa2 , V_1208 ) ;
if ( V_1628 != 0 )
break;
}
F_65 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ) ;
F_91 ( V_4 , V_677 ) ;
F_7 ( V_4 , V_233 , 2 , 0x110 , 16 ,
V_1624 ) ;
F_31 ( V_4 , false ) ;
return V_1628 ;
}
int
F_126 ( struct V_3 * V_4 , struct V_771 V_772 ,
T_4 V_1622 , bool V_683 )
{
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1622 = 0 ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
return F_226 ( V_4 , V_772 , V_1622 ,
V_683 ) ;
else
return F_227 ( V_4 , V_772 , V_683 ) ;
}
void F_118 ( struct V_3 * V_4 )
{
T_3 V_250 ;
T_1 V_1796 ;
T_2 V_1797 , V_1798 , V_1488 , V_1799 ;
T_4 V_1800 [ 2 ] , V_465 ;
T_5 V_205 ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
if ( V_4 -> V_62 -> V_70 < 4 ) {
V_1800 [ 0 ] = V_1800 [ 1 ] = 72 ;
} else {
V_465 = F_56 ( V_4 , 0 ) ;
switch ( V_465 ) {
case V_538 :
case V_545 :
case V_546 :
case V_547 :
V_1800 [ 0 ] = 0 ;
V_1800 [ 1 ] = 0 ;
break;
default:
V_1800 [ 0 ] = V_1800 [ 1 ] = 91 ;
break;
}
}
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) )
V_1800 [ 0 ] = V_1800 [ 1 ] = 30 ;
else if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
V_1800 [ 0 ] = V_1800 [ 1 ] = 40 ;
if ( F_22 ( V_4 -> V_11 . V_12 , 7 ) ) {
if ( ( V_1800 [ 0 ] < 40 ) || ( V_1800 [ 0 ] > 100 ) ||
( V_1800 [ 1 ] < 40 ) || ( V_1800 [ 1 ] > 100 ) )
V_1800 [ 0 ] = V_1800 [ 1 ] = 91 ;
}
V_4 -> V_191 [ V_100 ] . V_811 = V_1800 [ 0 ] ;
V_4 -> V_191 [ V_104 ] . V_811 = V_1800 [ 1 ] ;
V_4 -> V_191 [ V_100 ] . V_1801 = V_1800 [ 0 ] ;
V_4 -> V_191 [ V_104 ] . V_1801 = V_1800 [ 1 ] ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
T_3 V_1447 = V_4 -> V_11 . V_12 ;
if ( F_3 ( V_1447 , 3 ) ) {
if ( F_51 ( V_4 ) ) {
T_1 * V_1802 =
F_83 ( V_4 ) ;
V_1796 = V_1802 [ V_1800 [ V_250 ] ] ;
} else {
if ( F_27 ( V_4 -> V_42 ) ) {
if ( F_23 ( V_1447 , 3 ) ) {
V_1796 =
V_795
[ V_1800 [ V_250 ] ] ;
} else if ( F_23 ( V_1447 , 4 ) ) {
V_1796 = (
V_4 -> V_44 . V_149 ==
3 ) ?
V_796
[ V_1800 [ V_250 ] ] :
V_797
[ V_1800 [ V_250 ] ] ;
} else {
V_1796 =
V_798
[ V_1800 [ V_250 ] ] ;
}
} else {
if ( F_3 ( V_1447 , 5 ) &&
( V_4 -> V_43 . V_149 == 3 ) ) {
V_1796 =
V_801
[ V_1800 [ V_250 ] ] ;
} else {
V_1796 = V_802
[ V_1800 [ V_250 ] ] ;
}
}
}
} else {
V_1796 = V_806 [ V_1800 [ V_250 ] ] ;
}
if ( F_3 ( V_1447 , 3 ) )
V_1797 = ( V_1796 >> 16 ) & ( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1797 = ( V_1796 >> 16 ) & ( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
if ( F_3 ( V_1447 , 7 ) )
V_1798 = ( V_1796 >> 8 ) & ( ( 1 << ( 10 - 8 + 1 ) ) - 1 ) ;
else
V_1798 = ( V_1796 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1488 = ( V_1796 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_3 ( V_1447 , 3 ) )
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_37 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_6 ( V_4 , ( V_250 == V_100 ) ? 0xaa : 0xab , V_1798 ) ;
F_7 ( V_4 , 7 , 1 , ( 0x110 + V_250 ) , 16 ,
& V_1797 ) ;
F_9 ( V_4 , 15 , 1 , 87 , 16 , & V_1799 ) ;
V_1799 &= ( ( V_250 == V_100 ) ? 0x00ff : 0xff00 ) ;
V_1799 |= ( ( V_250 == V_100 ) ? ( V_1488 << 8 ) : ( V_1488 << 0 ) ) ;
F_7 ( V_4 , 15 , 1 , 87 , 16 , & V_1799 ) ;
if ( F_51 ( V_4 ) ) {
F_9 ( V_4 ,
( V_250 ==
V_100 ?
V_638 :
V_639 ) , 1 ,
576 + V_1800 [ V_250 ] , 32 ,
& V_205 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( T_6 ) V_205 ) << 4 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
}
F_35 ( V_4 , 0xbf , ( T_2 ) ( ~ ( 0x1f << 0 ) ) ) ;
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
static void
F_228 ( T_4 * V_1803 , T_2 * V_1804 ,
T_4 V_1805 , T_4 V_1806 ,
T_4 V_1807 )
{
T_4 V_1808 ;
T_4 V_1809 , V_1810 ;
T_4 V_1811 ;
for ( V_1808 = V_1806 ; V_1808 <= V_1807 ; V_1808 ++ ) {
V_1809 = ( V_1808 - V_1806 ) >> 2 ;
V_1810 = ( V_1808 - V_1806 ) & 0x3 ;
V_1811 = ( V_1804 [ V_1809 ] >> 4 * V_1810 ) & 0xf ;
V_1803 [ V_1808 ] = V_1805 - 2 * V_1811 ;
}
}
static void
F_229 ( T_4 * V_1803 , T_4 V_1804 ,
T_4 V_1806 , T_4 V_1807 )
{
T_4 V_1808 ;
for ( V_1808 = V_1806 ; V_1808 <= V_1807 ; V_1808 ++ )
V_1803 [ V_1808 ] -= 2 * V_1804 ;
}
void
F_230 ( T_4 * V_1812 , T_4 V_1813 ,
T_4 V_1814 , T_4 V_1815 )
{
T_4 V_1816 , V_1817 ;
V_1817 = V_1815 ;
for ( V_1816 = V_1813 ; V_1816 <= V_1814 - 1 ; V_1816 ++ ) {
V_1812 [ V_1816 ] = V_1812 [ V_1817 ] ;
V_1817 += ( V_1816 == V_1813 ) ? 2 : 1 ;
}
V_1812 [ V_1814 ] = V_1812 [ V_1814 - 1 ] ;
}
void
F_231 ( T_4 * V_1812 , T_4 V_1815 ,
T_4 V_1818 , T_4 V_1813 )
{
T_4 V_1816 , V_1817 ;
for ( V_1816 = V_1815 , V_1817 = V_1813 ;
V_1816 <= V_1818 ; V_1816 ++ , V_1817 ++ ) {
V_1812 [ V_1816 ] = V_1812 [ V_1817 ] ;
if ( V_1816 == V_1815 )
V_1812 [ ++ V_1816 ] = V_1812 [ V_1817 ] ;
}
}
void F_18 ( struct V_3 * V_4 )
{
T_3 V_1816 , V_1817 , V_76 ;
T_4 V_1819 = 0 , V_1820 = 0 , V_1821 = 0 ;
T_4 V_1805 = 0 ;
T_2 V_1822 [ 2 ] , * V_1823 = NULL ;
T_4 * V_1824 = NULL ;
for ( V_76 = 0 ; V_76 < ( V_97 + V_98 ) ;
V_76 ++ ) {
switch ( V_76 ) {
case 0 :
V_1805 = F_174 ( V_4 -> V_99 [ 0 ] . V_101 ,
V_4 -> V_99 [ 1 ] . V_101 ) ;
V_1822 [ 0 ] = V_4 -> V_111 ;
F_228 ( V_4 -> V_1825 ,
V_1822 ,
V_1805 ,
V_609 ,
V_610 ) ;
V_1822 [ 0 ] = ( T_2 ) ( V_4 -> V_112 & 0xffff ) ;
V_1822 [ 1 ] =
( T_2 ) ( V_4 -> V_112 >> 16 ) & 0xffff ;
V_1823 = V_4 -> V_113 ;
V_1820 = V_4 -> V_85 ;
V_1821 = V_4 -> V_89 ;
V_1819 = V_4 -> V_81 ;
V_1824 = V_4 -> V_1825 ;
break;
case 1 :
V_1805 = F_174 ( V_4 -> V_99 [ 0 ] . V_114 ,
V_4 -> V_99 [ 1 ] . V_114 ) ;
V_1822 [ 0 ] = ( T_2 ) ( V_4 -> V_122 & 0xffff ) ;
V_1822 [ 1 ] =
( T_2 ) ( V_4 -> V_122 >> 16 ) & 0xffff ;
V_1823 = V_4 -> V_123 ;
V_1820 = V_4 -> V_86 ;
V_1821 = V_4 -> V_90 ;
V_1819 = V_4 -> V_82 ;
V_1824 = V_4 -> V_1826 ;
break;
case 2 :
V_1805 = F_174 ( V_4 -> V_99 [ 0 ] . V_124 ,
V_4 -> V_99 [ 1 ] . V_124 ) ;
V_1822 [ 0 ] = ( T_2 ) ( V_4 -> V_131 & 0xffff ) ;
V_1822 [ 1 ] =
( T_2 ) ( V_4 -> V_131 >> 16 ) & 0xffff ;
V_1823 = V_4 -> V_132 ;
V_1820 = V_4 -> V_87 ;
V_1821 = V_4 -> V_91 ;
V_1819 = V_4 -> V_83 ;
V_1824 = V_4 -> V_1827 ;
break;
case 3 :
V_1805 = F_174 ( V_4 -> V_99 [ 0 ] . V_133 ,
V_4 -> V_99 [ 1 ] . V_133 ) ;
V_1822 [ 0 ] = ( T_2 ) ( V_4 -> V_140 & 0xffff ) ;
V_1822 [ 1 ] =
( T_2 ) ( V_4 -> V_140 >> 16 ) & 0xffff ;
V_1823 = V_4 -> V_141 ;
V_1820 = V_4 -> V_88 ;
V_1821 = V_4 -> V_92 ;
V_1819 = V_4 -> V_84 ;
V_1824 = V_4 -> V_1828 ;
break;
}
F_228 ( V_1824 , V_1822 ,
V_1805 , V_616 ,
V_1829 ) ;
F_230 ( V_1824 ,
V_1830 ,
V_1831 ,
V_616 ) ;
F_228 ( V_1824 , V_1823 ,
V_1805 ,
V_618 ,
V_1832 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_229 ( V_1824 , V_1820 ,
V_618 ,
V_1832 ) ;
F_231 ( V_1824 ,
V_1833 ,
V_1834 ,
V_618 ) ;
F_228 ( V_1824 , V_1823 ,
V_1805 ,
V_620 ,
V_1835 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_229 ( V_1824 ,
V_1821 ,
V_620 ,
V_1835 ) ;
F_228 ( V_1824 ,
& V_1823 [ 2 ] , V_1805 ,
V_622 ,
V_1836 ) ;
if ( V_613 ) {
F_228 ( V_1824 ,
& V_1823 [ 4 ] ,
V_1805 ,
V_614 ,
V_1837 ) ;
F_231 ( V_1824 ,
V_615 ,
V_1838 ,
V_614 ) ;
F_228 ( V_1824 ,
& V_1823 [ 4 ] ,
V_1805 ,
V_617 ,
V_1839 ) ;
F_229 ( V_1824 , V_1820 ,
V_617 ,
V_1839 ) ;
F_231 ( V_1824 ,
V_1840 ,
V_1841 ,
V_617 ) ;
F_228 ( V_1824 ,
& V_1823 [ 4 ] ,
V_1805 ,
V_619 ,
V_1842 ) ;
F_229 ( V_1824 ,
V_1821 ,
V_619 ,
V_1842 ) ;
F_228 ( V_1824 ,
& V_1823 [ 6 ] ,
V_1805 ,
V_621 ,
V_1843 ) ;
} else {
for ( V_1816 = V_615 , V_1817 =
V_616 ;
V_1816 <= V_1843 ;
V_1816 ++ , V_1817 ++ )
V_1824 [ V_1816 ] =
V_1824 [ V_1817 ] ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_229 ( V_1824 ,
V_1819 ,
V_615 ,
V_1843 ) ;
V_1824 [ V_1844 ] =
V_1824 [ V_617 ] ;
}
return;
}
void V_202 ( struct V_3 * V_4 )
{
T_4 V_773 ;
F_75 ( V_4 ) ;
F_76 ( V_4 ) ;
V_773 = V_4 -> V_64 ;
if ( F_77 ( V_4 -> V_62 -> V_631 , 11 ) || F_77 ( V_4 -> V_62 -> V_631 , 12 ) ) {
F_78 ( V_4 -> V_62 -> V_568 , V_632 , V_632 ) ;
( void ) F_79 ( V_4 -> V_79 , F_80 ( V_633 ) ) ;
F_66 ( 1 ) ;
}
F_117 ( V_4 , V_773 ) ;
if ( F_77 ( V_4 -> V_62 -> V_631 , 11 ) || F_77 ( V_4 -> V_62 -> V_631 , 12 ) )
F_78 ( V_4 -> V_62 -> V_568 , V_632 , 0 ) ;
}
static bool F_232 ( struct V_3 * V_4 )
{
return F_4 ( ( V_4 ) , 0x1e7 ) & ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ;
}
T_2 F_233 ( struct V_3 * V_4 )
{
T_2 V_1495 ;
T_2 V_1845 [ 2 ] ;
if ( F_232 ( V_4 ) ) {
V_1845 [ 0 ] = F_189 ( V_4 , V_100 ) ;
V_1845 [ 1 ] = F_189 ( V_4 , V_104 ) ;
V_1495 = ( V_1845 [ 0 ] << 8 ) | V_1845 [ 1 ] ;
} else {
V_1495 = ( ( V_4 -> V_191 [ V_100 ] . V_811 & 0xff )
<< 8 ) |
( V_4 -> V_191 [ V_104 ] . V_811 & 0xff ) ;
}
return V_1495 ;
}
void F_234 ( struct V_3 * V_4 )
{
if ( F_51 ( V_4 )
&& ( V_4 -> V_1579
|| ( F_232 ( V_4 )
&&
( ( ( T_1 )
abs ( F_189 ( V_4 , 0 ) -
V_4 -> V_1580 [ 0 ] ) >= 4 )
|| ( ( T_1 )
abs ( F_189 ( V_4 , 1 ) -
V_4 -> V_1580 [ 1 ] ) >= 4 ) ) ) ) )
F_201 ( V_4 , true ) ;
}
void F_117 ( struct V_3 * V_4 , T_4 V_1846 )
{
T_2 V_599 = 0 , V_14 = 0 , V_1847 = 0 ;
T_4 V_228 ;
T_3 V_250 ;
T_1 V_28 ;
T_1 V_27 ;
T_2 V_254 [ 84 ] ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
switch ( V_1846 ) {
case V_67 :
case V_65 :
V_4 -> V_64 = V_1846 ;
break;
default:
break;
}
if ( V_1846 == V_67 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( F_232 ( V_4 ) ) {
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ;
V_250 ++ )
V_4 -> V_1848 [ V_250 ] =
F_189 (
V_4 ,
( T_4 ) V_250 ) ;
}
}
V_27 = 84 ;
V_28 = 64 ;
for ( V_228 = 0 ; V_228 < V_27 ; V_228 ++ )
V_254 [ V_228 ] = 0 ;
F_7 ( V_4 , 26 , V_27 , V_28 , 16 ,
V_254 ) ;
F_7 ( V_4 , 27 , V_27 , V_28 , 16 ,
V_254 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_35 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
else
F_35 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_36 ( V_4 , 0x8f , ( 0x1 << 8 ) ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 8 ) ) ;
} else {
F_36 ( V_4 , 0xa5 , ( 0x1 << 14 ) ) ;
}
if ( F_23 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0xdc , 0x00ff , 0x53 ) ;
else if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0xdc , 0x00ff , 0x5a ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) &&
V_4 -> V_221 == V_222 )
F_57 ( V_4 -> V_62 -> V_568 , V_1849 , V_1850 ,
V_1850 , V_571 ) ;
} else {
F_7 ( V_4 , V_638 , 84 , 64 ,
8 , V_4 -> V_611 ) ;
F_7 ( V_4 , V_639 , 84 , 64 ,
8 , V_4 -> V_611 ) ;
V_1847 = ( V_1846 == V_65 ) ? 0x1 : 0x0 ;
V_599 = ( 0x1 << 14 ) | ( 0x1 << 13 ) ;
V_14 = ( V_1847 << 14 ) | ( V_1847 << 13 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
V_599 |= ( 0x1 << 15 ) ;
V_14 |= ( V_1847 << 15 ) ;
}
F_37 ( V_4 , 0x1e7 , V_599 , V_14 ) ;
if ( F_27 ( V_4 -> V_42 ) ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 7 ) ) {
F_37 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x32 ) ;
F_37 ( V_4 , 0x222 , ( 0xff << 0 ) , 0x32 ) ;
} else {
F_37 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x64 ) ;
if ( F_81 ( V_4 -> V_11 . V_12 , 1 ) )
F_37 ( V_4 , 0x222 ,
( 0xff << 0 ) , 0x64 ) ;
}
}
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
if ( ( V_4 -> V_1848 [ 0 ] != 128 )
&& ( V_4 -> V_1848 [ 1 ] != 128 ) )
F_190 ( V_4 ,
V_4 ->
V_1848
[ 0 ] ,
V_4 ->
V_1848
[ 1 ] ) ;
}
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_35 ( V_4 , 0x8f , ~ ( 0x1 << 8 ) ) ;
F_35 ( V_4 , 0xa5 , ~ ( 0x1 << 8 ) ) ;
} else {
F_35 ( V_4 , 0xa5 , ~ ( 0x1 << 14 ) ) ;
}
if ( F_23 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) )
F_37 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
if ( F_22 ( V_4 -> V_11 . V_12 , 2 ) &&
V_4 -> V_221 == V_222 )
F_57 ( V_4 -> V_62 -> V_568 , V_1849 , V_1850 ,
0x0 , V_571 ) ;
if ( F_51 ( V_4 ) ) {
F_37 ( V_4 , ( 0 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
F_37 ( V_4 , ( 1 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
}
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
void
F_87 ( struct V_3 * V_4 , T_4 V_238 , T_7 V_688 ,
bool V_1851 )
{
T_4 V_250 , V_1852 ;
T_2 V_1853 , V_1854 , V_1855 ;
T_2 V_1799 ;
T_1 V_1796 ;
T_2 V_1797 , V_1798 ;
T_4 V_1488 ;
T_1 V_730 ;
T_2 V_1856 , V_1857 ;
T_1 V_731 ;
T_2 V_1858 ;
T_4 V_773 ;
T_5 V_205 ;
T_2 V_254 [ 2 ] ;
if ( V_4 -> V_170 )
F_31 ( V_4 , true ) ;
V_1853 = 192 ;
V_1854 = 320 ;
V_1855 = 448 ;
for ( V_250 = 0 ; V_250 < V_4 -> V_11 . V_190 ; V_250 ++ ) {
if ( ( V_238 & ( 1 << V_250 ) ) == 0 )
continue;
V_1852 = ( V_250 == V_100 ) ? 26 : 27 ;
if ( V_688 < 0 ) {
if ( V_4 -> V_191 [ V_250 ] . V_192 < 0 )
continue;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_37 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_191 [ V_250 ] .
V_1859 ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_191 [ V_250 ] .
V_1859 ) ;
} else {
F_37 ( V_4 , 0xa5 ,
( 0x1 << 14 ) ,
V_4 -> V_191 [ V_250 ] .
V_1859 ) ;
}
F_6 ( V_4 , ( V_250 == V_100 ) ?
0xaa : 0xab ,
V_4 -> V_191 [ V_250 ] . V_1860 ) ;
F_7 ( V_4 , 7 , 1 , ( 0x110 + V_250 ) , 16 ,
& V_4 -> V_191 [ V_250 ] .
V_1797 ) ;
F_9 ( V_4 , 15 , 1 , 87 , 16 , & V_1799 ) ;
V_1799 &= ( ( V_250 == V_100 ) ? 0x00ff : 0xff00 ) ;
V_1799 |= ( ( V_250 == V_100 ) ?
( V_4 -> V_191 [ V_250 ] . V_1488 << 8 ) :
( V_4 -> V_191 [ V_250 ] . V_1488 << 0 ) ) ;
F_7 ( V_4 , 15 , 1 , 87 , 16 , & V_1799 ) ;
if ( V_1851 ) {
F_7 (
V_4 , 15 , 2 , ( 80 + 2 * V_250 ) , 16 ,
& V_4 -> V_191 [ V_250 ] . V_1856 ) ;
F_7 (
V_4 , 15 , 1 , ( 85 + V_250 ) , 16 ,
& V_4 -> V_191 [ V_250 ] . V_731 ) ;
F_7 (
V_4 , 15 , 1 , ( 93 + V_250 ) , 16 ,
& V_4 -> V_191 [ V_250 ] . V_731 ) ;
}
F_117 ( V_4 , V_4 -> V_64 ) ;
V_4 -> V_191 [ V_250 ] . V_811 =
V_4 -> V_191 [ V_250 ] . V_1801 ;
} else {
if ( V_4 -> V_191 [ V_250 ] . V_192 < 0 ) {
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) ) {
F_37 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_191 [ V_250 ] .
V_1859 ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_191 [ V_250 ] .
V_1859 ) ;
} else {
V_4 -> V_191 [ V_250 ] .
V_1859 =
F_4 ( V_4 , 0xa5 ) ;
}
V_4 -> V_191 [ V_250 ] . V_1860 =
F_4 ( V_4 , ( V_250 == V_100 ) ?
0xaa : 0xab ) ;
F_9 ( V_4 , 7 , 1 ,
( 0x110 + V_250 ) , 16 ,
& V_4 ->
V_191 [ V_250 ] .
V_1797 ) ;
F_9 ( V_4 , 15 , 1 , 87 , 16 ,
& V_1858 ) ;
V_1858 >>= ( ( V_250 == V_100 ) ? 8 : 0 ) ;
V_1858 &= 0xff ;
V_4 -> V_191 [ V_250 ] . V_1488 = ( T_4 ) V_1858 ;
F_9 ( V_4 , 15 , 2 ,
( 80 + 2 * V_250 ) , 16 ,
& V_4 ->
V_191 [ V_250 ] .
V_1856 ) ;
F_9 ( V_4 , 15 , 1 , ( 85 + V_250 ) ,
16 ,
& V_4 ->
V_191 [ V_250 ] .
V_731 ) ;
V_4 -> V_191 [ V_250 ] . V_1801 =
V_4 -> V_191 [ V_250 ] .
V_811 ;
}
V_773 = V_4 -> V_64 ;
F_117 ( V_4 , V_67 ) ;
if ( F_23 ( V_4 -> V_11 . V_12 , 1 ) )
F_114 ( V_4 -> V_62 -> V_568 , V_792 ) ;
F_9 ( V_4 , V_1852 , 1 ,
( V_1853 + V_688 ) , 32 ,
& V_1796 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
V_1797 = ( V_1796 >> 16 ) &
( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1797 = ( V_1796 >> 16 ) &
( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
V_1798 = ( V_1796 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1488 = ( V_1796 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_3 ( V_4 -> V_11 . V_12 , 3 ) )
F_37 ( V_4 , ( ( V_250 == V_100 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_37 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_6 ( V_4 , ( V_250 == V_100 ) ?
0xaa : 0xab , V_1798 ) ;
F_7 ( V_4 , 7 , 1 , ( 0x110 + V_250 ) , 16 ,
& V_1797 ) ;
F_9 ( V_4 , 15 , 1 , 87 , 16 , & V_1799 ) ;
V_1799 &= ( ( V_250 == V_100 ) ? 0x00ff : 0xff00 ) ;
V_1799 |= ( ( V_250 == V_100 ) ?
( V_1488 << 8 ) : ( V_1488 << 0 ) ) ;
F_7 ( V_4 , 15 , 1 , 87 , 16 , & V_1799 ) ;
F_9 ( V_4 , V_1852 , 1 ,
( V_1854 + V_688 ) , 32 ,
& V_730 ) ;
V_1856 = ( V_730 >> 10 ) & ( ( 1 << ( 19 - 10 + 1 ) ) - 1 ) ;
V_1857 = ( V_730 >> 0 ) & ( ( 1 << ( 9 - 0 + 1 ) ) - 1 ) ;
if ( V_1851 ) {
V_254 [ 0 ] = ( T_2 ) V_1856 ;
V_254 [ 1 ] = ( T_2 ) V_1857 ;
F_7 ( V_4 , 15 , 2 ,
( 80 + 2 * V_250 ) , 16 ,
V_254 ) ;
}
F_9 ( V_4 , V_1852 , 1 ,
( V_1855 + V_688 ) , 32 ,
& V_731 ) ;
if ( V_1851 )
F_7 ( V_4 , 15 , 1 , ( 85 + V_250 ) ,
16 , & V_731 ) ;
if ( F_23 ( V_4 -> V_11 . V_12 , 1 ) )
F_114 ( V_4 -> V_62 -> V_568 , V_794 ) ;
if ( F_51 ( V_4 ) ) {
F_9 ( V_4 ,
( V_250 == V_100 ?
V_638 :
V_639 ) ,
1 , 576 + V_688 , 32 ,
& V_205 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( T_6 ) V_205 ) << 4 ) ;
F_37 ( V_4 , ( V_250 == V_100 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
F_117 ( V_4 , V_773 ) ;
}
V_4 -> V_191 [ V_250 ] . V_192 = V_688 ;
}
if ( V_4 -> V_170 )
F_31 ( V_4 , false ) ;
}
void
F_235 ( struct V_3 * V_4 , T_3 V_953 , T_4 * V_1861 ,
T_4 V_1862 )
{
T_4 V_465 ;
V_465 = F_56 ( V_4 , V_953 ) ;
switch ( V_465 ) {
case V_538 :
* V_1861 = V_4 -> V_1825 [ V_1862 ] ;
break;
case V_546 :
* V_1861 = V_4 -> V_1826 [ V_1862 ] ;
break;
case V_545 :
* V_1861 = V_4 -> V_1827 [ V_1862 ] ;
break;
case V_547 :
* V_1861 = V_4 -> V_1828 [ V_1862 ] ;
break;
default:
* V_1861 = V_4 -> V_1825 [ V_1862 ] ;
break;
}
return;
}
void F_31 ( struct V_3 * V_4 , bool V_1863 )
{
T_2 V_1330 [] = { 0xffff , 0xffff } ;
if ( V_1863 ) {
if ( V_4 -> V_790 == 0 ) {
V_4 -> V_1864 =
F_49 ( V_4 , 0 , 0 ) ;
F_49 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_60 ( V_4 , 0 , V_4 -> V_1329 ) ;
F_60 ( V_4 , 1 , V_1330 ) ;
}
V_4 -> V_790 ++ ;
F_128 ( V_4 ) ;
} else {
V_4 -> V_790 -- ;
if ( V_4 -> V_790 == 0 ) {
F_49 ( V_4 , ( 0x7 << 0 ) ,
V_4 -> V_1864 ) ;
F_60 ( V_4 , 1 , V_4 -> V_1329 ) ;
}
}
}
void F_236 ( struct V_3 * V_4 , bool V_1865 )
{
F_129 ( V_4 -> V_62 -> V_568 ) ;
if ( V_1865 ) {
if ( V_4 -> V_790 == 0 )
F_31 ( V_4 , true ) ;
} else if ( V_4 -> V_790 > 0 ) {
F_31 ( V_4 , false ) ;
}
F_130 ( V_4 -> V_62 -> V_568 ) ;
}
