// Seed: 3621160315
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wand id_7
);
  assign id_4 = id_2;
  logic [7:0][-1] id_9;
  assign module_1.id_1 = 0;
  task id_10;
    begin : LABEL_0
      $signed(93);
      ;
    end
  endtask
endmodule
module module_1 #(
    parameter id_0 = 32'd68,
    parameter id_2 = 32'd93
) (
    input  tri0  _id_0,
    output wand  id_1 [id_0 : 1  !=  -1],
    input  uwire _id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  wire  id_7,
    input  uwire id_8
);
  wire [id_2 : 1 'b0] id_10;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_4,
      id_1,
      id_6,
      id_8,
      id_7
  );
endmodule : SymbolIdentifier
