t1 <= parity(seed(32 downto 1) & v);


t2 <= parity(v(30 downto 0) | v(31 downto 1));
	
t3 <= t1 ^ t2 ^ seed(0) = '0' ? 1 : - 1;
outstate <= signed(state) + signed(t3);
