[{"DBLP title": "Not All Xs are Bad for Scan Compression.", "DBLP authors": ["Anshuman Chandra", "Rohit Kapur"], "year": 2008, "MAG papers": [{"PaperId": 2133820017, "PaperTitle": "not all xs are bad for scan compression", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation of Entropy Driven Compression Bounds on Industrial Designs.", "DBLP authors": ["Srinivasulu Alampally", "Jais Abraham", "Rubin A. Parekhji", "Rohit Kapur", "Thomas W. Williams"], "year": 2008, "MAG papers": [{"PaperId": 2104762071, "PaperTitle": "evaluation of entropy driven compression bounds on industrial designs", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"texas instruments": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Untestable Fault Identification in Sequential Circuits Using Model-Checking.", "DBLP authors": ["Jaan Raik", "Hideo Fujiwara", "Raimund Ubar", "Anna Krivenko"], "year": 2008, "MAG papers": [{"PaperId": 2103376470, "PaperTitle": "untestable fault identification in sequential circuits using model checking", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"nara institute of science and technology": 1.0, "tallinn university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Test Generation Method for State-Observable FSMs to Increase Defect Coverage under the Test Length Constraint.", "DBLP authors": ["Ryoichi Inoue", "Toshinori Hosokawa", "Hideo Fujiwara"], "year": 2008, "MAG papers": [{"PaperId": 2147058777, "PaperTitle": "a test generation method for state observable fsms to increase defect coverage under the test length constraint", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"nihon university": 2.0, "nara institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "LIFTING: A Flexible Open-Source Fault Simulator.", "DBLP authors": ["Alberto Bosio", "Giorgio Di Natale"], "year": 2008, "MAG papers": [{"PaperId": 2102136328, "PaperTitle": "lifting a flexible open source fault simulator", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 61, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Digitally-Assisted Analog/RF Testing for Mixed-Signal SoCs.", "DBLP authors": ["Hsiu-Ming (Sherman) Chang", "Min-Sheng (Mitchell) Lin", "Kwang-Ting (Tim) Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2049372902, "PaperTitle": "digitally assisted analog rf testing for mixed signal socs", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"broadcom": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Cost One-Port Approach for Testing Integrated RF Substrates.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan"], "year": 2008, "MAG papers": [{"PaperId": 2037947227, "PaperTitle": "low cost one port approach for testing integrated rf substrates", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Low-Cost Testing of Wireless OFDM Polar Transceiver Systems.", "DBLP authors": ["Deuk Lee", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "year": 2008, "MAG papers": [{"PaperId": 2075052006, "PaperTitle": "efficient low cost testing of wireless ofdm polar transceiver systems", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Interconnect-Driven Layout-Aware Multiple Scan Tree Synthesis for Test Time, Data Compression and Routing Optimization.", "DBLP authors": ["Katherine Shu-Min Li", "Jr-Yang Huang"], "year": 2008, "MAG papers": [{"PaperId": 2167651489, "PaperTitle": "interconnect driven layout aware multiple scan tree synthesis for test time data compression and routing optimization", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national sun yat sen university": 2.0}}], "source": "ES"}, {"DBLP title": "Sequential Circuit BIST Synthesis Using Spectrum and Noise from ATPG Patterns.", "DBLP authors": ["Nitin Yogi", "Vishwani D. Agrawal"], "year": 2008, "MAG papers": [{"PaperId": 2123691082, "PaperTitle": "sequential circuit bist synthesis using spectrum and noise from atpg patterns", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel BIST Scheme Using Test Vectors Applied by Circuit-under-Test Itself.", "DBLP authors": ["Jishun Kuang", "Ouyang Xiong", "Zhiqiang You"], "year": 2008, "MAG papers": [{"PaperId": 2138686808, "PaperTitle": "a novel bist scheme using test vectors applied by circuit under test itself", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"hunan university": 3.0}}], "source": "ES"}, {"DBLP title": "XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults.", "DBLP authors": ["Sunghoon Chun", "YongJoon Kim", "Taejin Kim", "Myung-Hoon Yang", "Sungho Kang"], "year": 2008, "MAG papers": [{"PaperId": 2089871192, "PaperTitle": "xpdf atpg an efficient test pattern generation for crosstalk induced faults", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"yonsei university": 5.0}}], "source": "ES"}, {"DBLP title": "A Multi-valued Algebra for Capacitance Induced Crosstalk Delay Faults.", "DBLP authors": ["Arani Sinha", "Sandeep K. Gupta", "Melvin A. Breuer"], "year": 2008, "MAG papers": [{"PaperId": 2147676685, "PaperTitle": "a multi valued algebra for capacitance induced crosstalk delay faults", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Increasing Defect Coverage by Generating Test Vectors for Stuck-Open Faults.", "DBLP authors": ["Yoshinobu Higami", "Kewal K. Saluja", "Hiroshi Takahashi", "Shin-ya Kobayashi", "Yuzo Takamatsu"], "year": 2008, "MAG papers": [{"PaperId": 2148650495, "PaperTitle": "increasing defect coverage by generating test vectors for stuck open faults", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of wisconsin madison": 1.0, "ehime university": 4.0}}], "source": "ES"}, {"DBLP title": "Technique to Improve the Performance of Time-Interleaved A-D Converters with Mismatches of Non-linearity.", "DBLP authors": ["Koji Asami", "Hidetaka Suzuki", "Hiroyuki Miyajima", "Tetsuya Taura", "Haruo Kobayashi"], "year": 2008, "MAG papers": [{"PaperId": 2142667663, "PaperTitle": "technique to improve the performance of time interleaved a d converters with mismatches of non linearity", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"gunma university": 4.0, "advantest": 1.0}}], "source": "ES"}, {"DBLP title": "A Reduced Code Linearity Test Method for Pipelined A/D Converters.", "DBLP authors": ["Jin-Fu Lin", "Te-Chieh Kung", "Soon-Jyh Chang"], "year": 2008, "MAG papers": [{"PaperId": 2106243952, "PaperTitle": "a reduced code linearity test method for pipelined a d converters", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Testing LCD Source Driver IC with Built-on-Scribe-Line Test Circuitry.", "DBLP authors": ["Jui-Jer Huang", "Chiuan-Che Li", "Jiun-Lang Huang"], "year": 2008, "MAG papers": [{"PaperId": 2118479677, "PaperTitle": "testing lcd source driver ic with built on scribe line test circuitry", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Identifying Non-Robust Untestable RTL Paths in Circuits with Multi-cycle Paths.", "DBLP authors": ["Thomas Edison Yu", "Tomokazu Yoneda", "Satoshi Ohtake", "Hideo Fujiwara"], "year": 2008, "MAG papers": [{"PaperId": 2171299942, "PaperTitle": "identifying non robust untestable rtl paths in circuits with multi cycle paths", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nara institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "High Quality Pattern Generation for Delay Defects with Functional Sensitized Paths.", "DBLP authors": ["Ming-Ting Hsieh", "Shun-Yen Lu", "Jing-Jia Liou", "Augusli Kifli"], "year": 2008, "MAG papers": [{"PaperId": 2128630765, "PaperTitle": "high quality pattern generation for delay defects with functional sensitized paths", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "An Effective Hybrid Test Data Compression Method Using Scan Chain Compaction and Dictionary-Based Scheme.", "DBLP authors": ["Taejin Kim", "Sunghoon Chun", "YongJoon Kim", "Myung-Hoon Yang", "Sungho Kang"], "year": 2008, "MAG papers": [{"PaperId": 2010756622, "PaperTitle": "an effective hybrid test data compression method using scan chain compaction and dictionary based scheme", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"yonsei university": 5.0}}], "source": "ES"}, {"DBLP title": "Optimizing Test Data Volume Using Hybrid Compression.", "DBLP authors": ["Brion L. Keller", "Sandeep Bhatia", "Thomas Bartenstein", "Brian Foutz", "Anis Uzzaman"], "year": 2008, "MAG papers": [{"PaperId": 2119982763, "PaperTitle": "optimizing test data volume using hybrid compression", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 2.0}}], "source": "ES"}, {"DBLP title": "Cost Efficient Methods to Improve Performance of Broadcast Scan.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei"], "year": 2008, "MAG papers": [{"PaperId": 2130696806, "PaperTitle": "cost efficient methods to improve performance of broadcast scan", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Hyperactive Faults Dictionary to Increase Diagnosis Throughput.", "DBLP authors": ["Chen Liu", "Wu-Tung Cheng", "Huaxing Tang", "Sudhakar M. Reddy", "Wei Zou", "Manish Sharma"], "year": 2008, "MAG papers": [{"PaperId": 2115122973, "PaperTitle": "hyperactive faults dictionary to increase diagnosis throughput", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of iowa": 2.0, "mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "Enhancing Transition Fault Model for Delay Defect Diagnosis.", "DBLP authors": ["Wu-Tung Cheng", "Brady Benware", "Ruifeng Guo", "Kun-Han Tsai", "Takeo Kobayashi", "Kazuyuki Maruo", "Michinobu Nakao", "Yoshiaki Fukui", "Hideyuki Otake"], "year": 2008, "MAG papers": [{"PaperId": 2129401784, "PaperTitle": "enhancing transition fault model for delay defect diagnosis", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"mentor graphics": 6.0, "renesas electronics": 2.0}}], "source": "ES"}, {"DBLP title": "Defect Detection Rate through IDDQ for Production Testing.", "DBLP authors": ["Junichi Hirase"], "year": 2008, "MAG papers": [{"PaperId": 2140747718, "PaperTitle": "defect detection rate through iddq for production testing", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Variation Aware Analysis of Bridging Fault Testing.", "DBLP authors": ["Urban Ingelsson", "Bashir M. Al-Hashimi", "Peter Harrod"], "year": 2008, "MAG papers": [{"PaperId": 2153811143, "PaperTitle": "variation aware analysis of bridging fault testing", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "Prioritizing the Application of DFM Guidelines Based on the Detectability of Systematic Defects.", "DBLP authors": ["Dongok Kim", "Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"], "year": 2008, "MAG papers": [{"PaperId": 2170602543, "PaperTitle": "prioritizing the application of dfm guidelines based on the detectability of systematic defects", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"purdue university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Targeting Leakage Constraints during ATPG.", "DBLP authors": ["G\u00f6rschwin Fey", "Satoshi Komatsu", "Yasuo Furukawa", "Masahiro Fujita"], "year": 2008, "MAG papers": [{"PaperId": 2110862646, "PaperTitle": "targeting leakage constraints during atpg", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of tokyo": 3.0, "advantest": 1.0}}], "source": "ES"}, {"DBLP title": "Power Management for Wafer-Level Test During Burn-In.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2120945682, "PaperTitle": "power management for wafer level test during burn in", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Test Generation for State Retention Logic.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion L. Keller", "Patrick R. Gallagher Jr.", "Steven Gregor"], "year": 2008, "MAG papers": [{"PaperId": 2108764292, "PaperTitle": "test generation for state retention logic", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"cadence design systems": 5.0}}], "source": "ES"}, {"DBLP title": "Area and Test Cost Reduction for On-Chip Wireless Test Channels with System-Level Design Techniques.", "DBLP authors": ["Chun-Kai Hsu", "Li-Ming Denq", "Mao-Yin Wang", "Jing-Jia Liou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "year": 2008, "MAG papers": [{"PaperId": 2166994394, "PaperTitle": "area and test cost reduction for on chip wireless test channels with system level design techniques", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 6.0}}], "source": "ES"}, {"DBLP title": "On-Chip Test Generation Mechanism for Scan-Based Two-Pattern Tests.", "DBLP authors": ["Nan-Cheng Lai", "Sying-Jyan Wang"], "year": 2008, "MAG papers": [{"PaperId": 2099888267, "PaperTitle": "on chip test generation mechanism for scan based two pattern tests", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chung hsing university": 2.0}}], "source": "ES"}, {"DBLP title": "Core-Level Compression Technique Selection and SOC Test Architecture Design.", "DBLP authors": ["Anders Larsson", "Xin Zhang", "Erik Larsson", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2163486680, "PaperTitle": "core level compression technique selection and soc test architecture design", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"linkoping university": 3.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Simulation-Driven Thermal-Safe Test Time Minimization for System-on-Chip.", "DBLP authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2008, "MAG papers": [{"PaperId": 2125270590, "PaperTitle": "simulation driven thermal safe test time minimization for system on chip", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "A Design-for-Debug (DfD) for NoC-Based SoC Debugging via NoC.", "DBLP authors": ["Hyunbean Yi", "Sungju Park", "Sandip Kundu"], "year": 2008, "MAG papers": [{"PaperId": 2000905221, "PaperTitle": "a design for debug dfd for noc based soc debugging via noc", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of massachusetts amherst": 2.0, "hanyang university": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerated Functional Testing of Digital Microfluidic Biochips.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Bhargab B. Bhattacharya", "D. Dutta Majumder", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2145846388, "PaperTitle": "accelerated functional testing of digital microfluidic biochips", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"duke university": 1.0, "west bengal university of technology": 1.0, "indian institute of engineering science and technology shibpur": 2.0}}, {"PaperId": 2062431255, "PaperTitle": "accelerated functional testing of digital microfluidic biochips", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0, "west bengal university of technology": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2008, "MAG papers": [{"PaperId": 2167418976, "PaperTitle": "on reusing test access mechanisms for debug data transfer in soc post silicon validation", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 166, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A Robust Automated Scan Pattern Mismatch Debugger.", "DBLP authors": ["Kun-Han Tsai", "Ruifeng Guo", "Wu-Tung Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2158212325, "PaperTitle": "a robust automated scan pattern mismatch debugger", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "An Interactive Verification and Debugging Environment by Concrete/Symbolic Simulations for System-Level Designs.", "DBLP authors": ["Yoshihisa Kojima", "Tasuku Nishihara", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2008, "MAG papers": [{"PaperId": 2118812746, "PaperTitle": "an interactive verification and debugging environment by concrete symbolic simulations for system level designs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tokyo": 4.0}}], "source": "ES"}, {"DBLP title": "Coverage Directed Test Generation: Godson Experience.", "DBLP authors": ["Haihua Shen", "Wenli Wei", "Yunji Chen", "Bowen Chen", "Qi Guo"], "year": 2008, "MAG papers": [{"PaperId": 2096853759, "PaperTitle": "coverage directed test generation godson experience", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Test Power Reduction by Blocking Scan Cell Outputs.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2008, "MAG papers": [{"PaperId": 2128750402, "PaperTitle": "test power reduction by blocking scan cell outputs", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Two-Gear Low-Power Scan Test.", "DBLP authors": ["Chao-Wen Tzeng", "Shi-Yu Huang"], "year": 2008, "MAG papers": [{"PaperId": 2106333648, "PaperTitle": "two gear low power scan test", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "DCScan: A Power-Aware Scan Testing Architecture.", "DBLP authors": ["Gui Dai", "Zhiqiang You", "Jishun Kuang", "Jiedi Huang"], "year": 2008, "MAG papers": [{"PaperId": 2105750980, "PaperTitle": "dcscan a power aware scan testing architecture", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"hunan university": 4.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost Pipelined BIST Scheme for Homogeneous RAMs in Multicore Chips.", "DBLP authors": ["Yu-Jen Huang", "Jin-Fu Li"], "year": 2008, "MAG papers": [{"PaperId": 2102494215, "PaperTitle": "a low cost pipelined bist scheme for homogeneous rams in multicore chips", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "A Software-Based Test Methodology for Direct-Mapped Data Cache.", "DBLP authors": ["Yi-Cheng Lin", "Yi-Ying Tsai", "Kuen-Jong Lee", "Cheng-Wei Yen", "Chung-Ho Chen"], "year": 2008, "MAG papers": [{"PaperId": 2130018598, "PaperTitle": "a software based test methodology for direct mapped data cache", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national cheng kung university": 5.0}}], "source": "ES"}, {"DBLP title": "Time-Multiplexed Online Checking: A Feasibility Study.", "DBLP authors": ["Ming Gao", "Hsiu-Ming (Sherman) Chang", "Peter Lisherness", "Kwang-Ting (Tim) Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2110919407, "PaperTitle": "time multiplexed online checking a feasibility study", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "On-Line Instruction-Checking in Pipelined Microprocessors.", "DBLP authors": ["Stefano Di Carlo", "Giorgio Di Natale", "Riccardo Mariani"], "year": 2008, "MAG papers": [{"PaperId": 2152074604, "PaperTitle": "on line instruction checking in pipelined microprocessors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design of FSM with Concurrent Error Detection Based on Viterbi Decoding.", "DBLP authors": ["Ming Li", "Shiyi Xu", "Enjun Xia", "Fayu Wang"], "year": 2008, "MAG papers": [{"PaperId": 2120202186, "PaperTitle": "design of fsm with concurrent error detection based on viterbi decoding", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"shanghai university": 4.0}}], "source": "ES"}, {"DBLP title": "PHS-Fill: A Low Power Supply Noise Test Pattern Generation Technique for At-Speed Scan Testing in Huffman Coding Test Compression Environment.", "DBLP authors": ["Yi-Tsung Lin", "Meng-Fan Wu", "Jiun-Lang Huang"], "year": 2008, "MAG papers": [{"PaperId": 2153229449, "PaperTitle": "phs fill a low power supply noise test pattern generation technique for at speed scan testing in huffman coding test compression environment", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing.", "DBLP authors": ["Hiroshi Furukawa", "Xiaoqing Wen", "Kohei Miyase", "Yuta Yamato", "Seiji Kajihara", "Patrick Girard", "Laung-Terng Wang", "Mohammad Tehranipoor"], "year": 2008, "MAG papers": [{"PaperId": 2104677752, "PaperTitle": "ctx a clock gating based test relaxation and x filling scheme for reducing yield loss risk in at speed scan testing", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"kyushu institute of technology": 5.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Power Analysis and Reduction Techniques for Transition Fault Testing.", "DBLP authors": ["Khushboo Agarwal", "Srinivas Vooka", "Srivaths Ravi", "Rubin A. Parekhji", "Arjun Singh Gill"], "year": 2008, "MAG papers": [{"PaperId": 2119854194, "PaperTitle": "power analysis and reduction techniques for transition fault testing", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"texas instruments": 5.0}}], "source": "ES"}, {"DBLP title": "Influence of Parasitic Capacitance Variations on 65 nm and 32 nm Predictive Technology Model SRAM Core-Cells.", "DBLP authors": ["Stefano Di Carlo", "Alessandro Savino", "Alberto Scionti", "Paolo Prinetto"], "year": 2008, "MAG papers": [{"PaperId": 2100943808, "PaperTitle": "influence of parasitic capacitance variations on 65 nm and 32 nm predictive technology model sram core cells", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Test and Diagnosis Algorithm Generation and Evaluation for MRAM Write Disturbance Fault.", "DBLP authors": ["Wan-Yu Lo", "Ching-Yi Chen", "Chin-Lung Su", "Cheng-Wen Wu"], "year": 2008, "MAG papers": [{"PaperId": 2128590197, "PaperTitle": "test and diagnosis algorithm generation and evaluation for mram write disturbance fault", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "GDDR5 Training.", "DBLP authors": ["Hubert Werkmann", "Dong-Myong Kim", "Shinji Fujita"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "A Re-design Technique for Datapath Modules in Error Tolerant Applications.", "DBLP authors": ["Doochul Shin", "Sandeep K. Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2170902568, "PaperTitle": "a re design technique for datapath modules in error tolerant applications", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 76, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Reliable Network-on-Chip Router for Crosstalk and Soft Error Tolerance.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"], "year": 2008, "MAG papers": [{"PaperId": 2110055492, "PaperTitle": "reliable network on chip router for crosstalk and soft error tolerance", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Analyses on Trend of Accidents in Financial Information Systems Reported by Newspapers from the Viewpoint of Dependability.", "DBLP authors": ["Koichi Bando", "Kenji Tanaka"], "year": 2008, "MAG papers": [{"PaperId": 2123449191, "PaperTitle": "analyses on trend of accidents in financial information systems reported by newspapers from the viewpoint of dependability", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}]