ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jun 30, 2022 at 14:00:39 CST
ncverilog
	AGU_top.sv
file: AGU_top.sv
	module worklib.AGU_top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AGU:sv <0x0e8715e3>
			streams:  13, words:  5818
		worklib.AGU_top:sv <0x1ba3b069>
			streams:   5, words:  1226
		worklib.BitRev:sv <0x336beaf9>
			streams:   2, words:   806
		worklib.ModAdd:sv <0x6448e858>
			streams:   1, words:   578
		worklib.Order_translate:sv <0x6e5cb43b>
			streams:  27, words:  6849
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 7       5
		Registers:              55      49
		Scalar wires:            4       -
		Vectored wires:         25       -
		Always blocks:          18      16
		Cont. assignments:       1       1
		Pseudo assignments:     14      14
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.AGU_top:sv
Loading snapshot worklib.AGU_top:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jun 30, 2022 at 14:00:40 CST  (total: 00:00:01)
