<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Rtc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_rtc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Rtc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___r_t_c.xhtml">Real-time Clock</a> &#124; <a class="el" href="group___s_a_m_s70___r_t_c.xhtml">Real-time Clock</a> &#124; <a class="el" href="group___s_a_m_v71___r_t_c.xhtml">Real-time Clock</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> hardware registers.  
 <a href="struct_rtc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__rtc_8h_source.xhtml">component_rtc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aff533e6c594b3aac7a5b7e286d091d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#aff533e6c594b3aac7a5b7e286d091d93">RTC_CR</a></td></tr>
<tr class="memdesc:aff533e6c594b3aac7a5b7e286d091d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x00) Control Register  <a href="#aff533e6c594b3aac7a5b7e286d091d93">More...</a><br /></td></tr>
<tr class="separator:aff533e6c594b3aac7a5b7e286d091d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cfdc7be18f90336bff7ff41f43397b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a32cfdc7be18f90336bff7ff41f43397b">RTC_MR</a></td></tr>
<tr class="memdesc:a32cfdc7be18f90336bff7ff41f43397b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x04) Mode Register  <a href="#a32cfdc7be18f90336bff7ff41f43397b">More...</a><br /></td></tr>
<tr class="separator:a32cfdc7be18f90336bff7ff41f43397b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69364f32eee69e7e2d14bea6f8b49100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a69364f32eee69e7e2d14bea6f8b49100">RTC_TIMR</a></td></tr>
<tr class="memdesc:a69364f32eee69e7e2d14bea6f8b49100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x08) Time Register  <a href="#a69364f32eee69e7e2d14bea6f8b49100">More...</a><br /></td></tr>
<tr class="separator:a69364f32eee69e7e2d14bea6f8b49100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a5a222639a2f970a255b4d5b79000b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#ab7a5a222639a2f970a255b4d5b79000b">RTC_CALR</a></td></tr>
<tr class="memdesc:ab7a5a222639a2f970a255b4d5b79000b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x0C) Calendar Register  <a href="#ab7a5a222639a2f970a255b4d5b79000b">More...</a><br /></td></tr>
<tr class="separator:ab7a5a222639a2f970a255b4d5b79000b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7599865f68c953c28af4ca0d3659918f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a7599865f68c953c28af4ca0d3659918f">RTC_TIMALR</a></td></tr>
<tr class="memdesc:a7599865f68c953c28af4ca0d3659918f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x10) Time Alarm Register  <a href="#a7599865f68c953c28af4ca0d3659918f">More...</a><br /></td></tr>
<tr class="separator:a7599865f68c953c28af4ca0d3659918f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd938b339e30ad4bb9990d8905f05ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#adcd938b339e30ad4bb9990d8905f05ad">RTC_CALALR</a></td></tr>
<tr class="memdesc:adcd938b339e30ad4bb9990d8905f05ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x14) Calendar Alarm Register  <a href="#adcd938b339e30ad4bb9990d8905f05ad">More...</a><br /></td></tr>
<tr class="separator:adcd938b339e30ad4bb9990d8905f05ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676feeb0686bca28361a14bf1b096f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a676feeb0686bca28361a14bf1b096f62">RTC_SR</a></td></tr>
<tr class="memdesc:a676feeb0686bca28361a14bf1b096f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x18) Status Register  <a href="#a676feeb0686bca28361a14bf1b096f62">More...</a><br /></td></tr>
<tr class="separator:a676feeb0686bca28361a14bf1b096f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be6272a005b1ff8830b1cd4d822c8c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a2be6272a005b1ff8830b1cd4d822c8c6">RTC_SCCR</a></td></tr>
<tr class="memdesc:a2be6272a005b1ff8830b1cd4d822c8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x1C) Status Clear Command Register  <a href="#a2be6272a005b1ff8830b1cd4d822c8c6">More...</a><br /></td></tr>
<tr class="separator:a2be6272a005b1ff8830b1cd4d822c8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f308d0f9d0d14668fe8370922f2322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#ac5f308d0f9d0d14668fe8370922f2322">RTC_IER</a></td></tr>
<tr class="memdesc:ac5f308d0f9d0d14668fe8370922f2322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x20) Interrupt Enable Register  <a href="#ac5f308d0f9d0d14668fe8370922f2322">More...</a><br /></td></tr>
<tr class="separator:ac5f308d0f9d0d14668fe8370922f2322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da7850da1b2707c7d0448d1328329b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a8da7850da1b2707c7d0448d1328329b6">RTC_IDR</a></td></tr>
<tr class="memdesc:a8da7850da1b2707c7d0448d1328329b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x24) Interrupt Disable Register  <a href="#a8da7850da1b2707c7d0448d1328329b6">More...</a><br /></td></tr>
<tr class="separator:a8da7850da1b2707c7d0448d1328329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3adaf7fd8ca92bdabbf22f48bd94f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#ac3adaf7fd8ca92bdabbf22f48bd94f30">RTC_IMR</a></td></tr>
<tr class="memdesc:ac3adaf7fd8ca92bdabbf22f48bd94f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x28) Interrupt Mask Register  <a href="#ac3adaf7fd8ca92bdabbf22f48bd94f30">More...</a><br /></td></tr>
<tr class="separator:ac3adaf7fd8ca92bdabbf22f48bd94f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1639912f4a594b7d2c966ab01c74c819"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a1639912f4a594b7d2c966ab01c74c819">RTC_VER</a></td></tr>
<tr class="memdesc:a1639912f4a594b7d2c966ab01c74c819"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x2C) Valid Entry Register  <a href="#a1639912f4a594b7d2c966ab01c74c819">More...</a><br /></td></tr>
<tr class="separator:a1639912f4a594b7d2c966ab01c74c819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165c06227c019a8e1a657291eddefa26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a165c06227c019a8e1a657291eddefa26">Reserved1</a> [45]</td></tr>
<tr class="separator:a165c06227c019a8e1a657291eddefa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487efe9708969b2951d47b5a4bfb35c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a487efe9708969b2951d47b5a4bfb35c3">RTC_WPMR</a></td></tr>
<tr class="memdesc:a487efe9708969b2951d47b5a4bfb35c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0xE4) Write Protection Mode Register  <a href="#a487efe9708969b2951d47b5a4bfb35c3">More...</a><br /></td></tr>
<tr class="separator:a487efe9708969b2951d47b5a4bfb35c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5281752e1c6d50e079993e48fcf6f2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#ab5281752e1c6d50e079993e48fcf6f2c">Reserved2</a> [5]</td></tr>
<tr class="separator:ab5281752e1c6d50e079993e48fcf6f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333a48fc99e0437c294ffaffde67b099"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.xhtml#a333a48fc99e0437c294ffaffde67b099">RTC_VERSION</a></td></tr>
<tr class="memdesc:a333a48fc99e0437c294ffaffde67b099"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0xFC) Version Register  <a href="#a333a48fc99e0437c294ffaffde67b099">More...</a><br /></td></tr>
<tr class="separator:a333a48fc99e0437c294ffaffde67b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a165c06227c019a8e1a657291eddefa26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165c06227c019a8e1a657291eddefa26">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Rtc::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5281752e1c6d50e079993e48fcf6f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5281752e1c6d50e079993e48fcf6f2c">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Rtc::Reserved2[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcd938b339e30ad4bb9990d8905f05ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd938b339e30ad4bb9990d8905f05ad">&sect;&nbsp;</a></span>RTC_CALALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Rtc::RTC_CALALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x14) Calendar Alarm Register </p>

</div>
</div>
<a id="ab7a5a222639a2f970a255b4d5b79000b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a5a222639a2f970a255b4d5b79000b">&sect;&nbsp;</a></span>RTC_CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Rtc::RTC_CALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x0C) Calendar Register </p>

</div>
</div>
<a id="aff533e6c594b3aac7a5b7e286d091d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff533e6c594b3aac7a5b7e286d091d93">&sect;&nbsp;</a></span>RTC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Rtc::RTC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a8da7850da1b2707c7d0448d1328329b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da7850da1b2707c7d0448d1328329b6">&sect;&nbsp;</a></span>RTC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Rtc::RTC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x24) Interrupt Disable Register </p>

</div>
</div>
<a id="ac5f308d0f9d0d14668fe8370922f2322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f308d0f9d0d14668fe8370922f2322">&sect;&nbsp;</a></span>RTC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Rtc::RTC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x20) Interrupt Enable Register </p>

</div>
</div>
<a id="ac3adaf7fd8ca92bdabbf22f48bd94f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3adaf7fd8ca92bdabbf22f48bd94f30">&sect;&nbsp;</a></span>RTC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Rtc::RTC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x28) Interrupt Mask Register </p>

</div>
</div>
<a id="a32cfdc7be18f90336bff7ff41f43397b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cfdc7be18f90336bff7ff41f43397b">&sect;&nbsp;</a></span>RTC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Rtc::RTC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="a2be6272a005b1ff8830b1cd4d822c8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be6272a005b1ff8830b1cd4d822c8c6">&sect;&nbsp;</a></span>RTC_SCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Rtc::RTC_SCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x1C) Status Clear Command Register </p>

</div>
</div>
<a id="a676feeb0686bca28361a14bf1b096f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676feeb0686bca28361a14bf1b096f62">&sect;&nbsp;</a></span>RTC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Rtc::RTC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x18) Status Register </p>

</div>
</div>
<a id="a7599865f68c953c28af4ca0d3659918f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7599865f68c953c28af4ca0d3659918f">&sect;&nbsp;</a></span>RTC_TIMALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Rtc::RTC_TIMALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x10) Time Alarm Register </p>

</div>
</div>
<a id="a69364f32eee69e7e2d14bea6f8b49100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69364f32eee69e7e2d14bea6f8b49100">&sect;&nbsp;</a></span>RTC_TIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Rtc::RTC_TIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x08) Time Register </p>

</div>
</div>
<a id="a1639912f4a594b7d2c966ab01c74c819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1639912f4a594b7d2c966ab01c74c819">&sect;&nbsp;</a></span>RTC_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Rtc::RTC_VER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0x2C) Valid Entry Register </p>

</div>
</div>
<a id="a333a48fc99e0437c294ffaffde67b099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333a48fc99e0437c294ffaffde67b099">&sect;&nbsp;</a></span>RTC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Rtc::RTC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0xFC) Version Register </p>

</div>
</div>
<a id="a487efe9708969b2951d47b5a4bfb35c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487efe9708969b2951d47b5a4bfb35c3">&sect;&nbsp;</a></span>RTC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Rtc::RTC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.xhtml" title="Rtc hardware registers. ">Rtc</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__rtc_8h_source.xhtml">component_rtc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
