LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY latch IS
PORT ( d, chave: IN STD_LOGIC;
		 q: OUT STD_LOGIC);
END latch;

ARCHITECTURE strutura OF latch IS
BEGIN
	PROCESS (d, chave)
	BEGIN
		IF chave = '1' THEN
			q<=d;
			END IF;
	END PROCESS;
END strutura;