

================================================================
== Vivado HLS Report for 'Conv1DMac_new409'
================================================================
* Date:           Wed Apr 26 23:41:54 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16777221|  16777221|  16777221|  16777221|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  16777219|  16777219|         5|          1|          1|  16777216|    yes   |
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten8)
	3  / (!exitcond_flatten8)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_4 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_4 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_4 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_4 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str581, i32 0, i32 0, [1 x i8]* @p_str582, [1 x i8]* @p_str583, [1 x i8]* @p_str584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str585, [1 x i8]* @p_str586)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str574, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str576, [1 x i8]* @p_str577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str578, [1 x i8]* @p_str579)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_4"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_4"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_4"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_4"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i25 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next8, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_2, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.05ns)   --->   "%exitcond_flatten8 = icmp eq i25 %indvar_flatten8, -16777216"   --->   Operation 25 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.01ns)   --->   "%indvar_flatten_next8 = add i25 1, %indvar_flatten8"   --->   Operation 26 'add' 'indvar_flatten_next8' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten8)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_137)   --->   "%tmp_162_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_s" [S3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_162_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_163_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_884 = icmp eq i9 %sf, -256" [S3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_884' <Predicate = (!exitcond_flatten8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_163_mid = and i1 %tmp_884, %not_exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_163_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_2 = add i7 1, %nm_mid" [S3/conv1d.h:792]   --->   Operation 35 'add' 'nm_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_857 = or i1 %tmp_163_mid, %exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_857' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_857, i9 0, i9 %sf" [S3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_953 = trunc i7 %nm_2 to i6" [S3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_953' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_137)   --->   "%tmp_162_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_953, i8 0)" [S3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_162_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_137)   --->   "%tmp_162_mid2 = select i1 %tmp_163_mid, i14 %tmp_162_mid1, i14 %tmp_162_mid" [S3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_162_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_163_mid, i6 %tmp_953, i6 %nm_t_mid" [S3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_163_mid, i7 %nm_2, i7 %nm_mid" [S3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_137)   --->   "%sf_cast1 = zext i9 %sf_mid2 to i14" [S3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_137 = add i14 %sf_cast1, %tmp_162_mid2" [S3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_137' <Predicate = (!exitcond_flatten8)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_157 = icmp eq i9 %sf_mid2, 255" [S3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_157' <Predicate = (!exitcond_flatten8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_157, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_2 = add i9 %sf_mid2, 1" [S3/conv1d.h:793]   --->   Operation 47 'add' 'sf_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten8)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_138 = zext i14 %tmp_137 to i64" [S3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_138' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights14_m_weights_4 = getelementptr [16384 x i6]* @weights14_m_weights_3, i64 0, i64 %tmp_138" [S3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights14_m_weights_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights14_m_weights_5 = load i6* %weights14_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 52 'load' 'weights14_m_weights_5' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights14_m_weights_6 = getelementptr [16384 x i6]* @weights14_m_weights_2, i64 0, i64 %tmp_138" [S3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights14_m_weights_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights14_m_weights_7 = load i6* %weights14_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 54 'load' 'weights14_m_weights_7' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights14_m_weights_8 = getelementptr [16384 x i6]* @weights14_m_weights_1, i64 0, i64 %tmp_138" [S3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights14_m_weights_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights14_m_weights_9 = load i6* %weights14_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 56 'load' 'weights14_m_weights_9' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights14_m_weights_10 = getelementptr [16384 x i6]* @weights14_m_weights_s, i64 0, i64 %tmp_138" [S3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights14_m_weights_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights14_m_weights_11 = load i6* %weights14_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 58 'load' 'weights14_m_weights_11' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights14_m_weights_5 = load i6* %weights14_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 60 'load' 'weights14_m_weights_5' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights14_m_weights_5 to i14" [S3/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s_184 = mul i14 %p_0132_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s_184' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_143)   --->   "%tmp_954 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s_184, i32 13)" [S3/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_954' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_112 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s_184, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_112' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_955 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s_184, i32 6)" [S3/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_955' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_143)   --->   "%tmp_956 = trunc i14 %p_Val2_s_184 to i1" [S3/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_956' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_143)   --->   "%tmp_140 = or i1 %tmp_956, %tmp_954" [S3/conv1d.h:823]   --->   Operation 68 'or' 'tmp_140' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_143)   --->   "%tmp_141 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s_184, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_141' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_143)   --->   "%tmp_142 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_141, i1 %tmp_140)" [S3/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_142' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_143 = icmp ne i6 %tmp_142, 0" [S3/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_143' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights14_m_weights_7 = load i6* %weights14_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 72 'load' 'weights14_m_weights_7' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i6 %weights14_m_weights_7 to i14" [S3/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i14 %p_0132_1_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_957 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_1, i32 13)" [S3/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_957' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_115 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_1, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_115' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_958 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_1, i32 6)" [S3/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_958' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_959 = trunc i14 %p_Val2_1 to i1" [S3/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_959' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_146 = or i1 %tmp_959, %tmp_957" [S3/conv1d.h:823]   --->   Operation 79 'or' 'tmp_146' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_147 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_1, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_147' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_148 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_147, i1 %tmp_146)" [S3/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_148' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_1 = icmp ne i6 %tmp_148, 0" [S3/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_279_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights14_m_weights_9 = load i6* %weights14_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 83 'load' 'weights14_m_weights_9' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i6 %weights14_m_weights_9 to i14" [S3/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i14 %p_0132_2_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_960 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 13)" [S3/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_960' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_118 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_2, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_118' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_961 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 6)" [S3/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_961' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_962 = trunc i14 %p_Val2_2 to i1" [S3/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_962' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_150 = or i1 %tmp_962, %tmp_960" [S3/conv1d.h:823]   --->   Operation 90 'or' 'tmp_150' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_151 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_2, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_151' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_152 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_151, i1 %tmp_150)" [S3/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_152' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_2 = icmp ne i6 %tmp_152, 0" [S3/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_279_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights14_m_weights_11 = load i6* %weights14_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 94 'load' 'weights14_m_weights_11' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i6 %weights14_m_weights_11 to i14" [S3/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i14 %p_0132_3_cast_cast, %p_08_cast_cast" [S3/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_963 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)" [S3/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_963' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_121 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_3, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_121' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_964 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 6)" [S3/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_964' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_965 = trunc i14 %p_Val2_3 to i1" [S3/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_965' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_154 = or i1 %tmp_965, %tmp_963" [S3/conv1d.h:823]   --->   Operation 101 'or' 'tmp_154' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_155 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_3, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_155' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_156 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_155, i1 %tmp_154)" [S3/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_156' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_3 = icmp ne i6 %tmp_156, 0" [S3/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_279_3' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_4_s = load i8* %macRegisters_0_V_4" [S3/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_4_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_4_s = load i8* %macRegisters_1_V_4" [S3/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_4_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_4_s = load i8* %macRegisters_2_V_4" [S3/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_4_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_4_s = load i8* %macRegisters_3_V_4" [S3/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_4_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_113 = sext i7 %tmp_112 to i8" [S3/conv1d.h:823]   --->   Operation 109 'sext' 'tmp_113' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.80ns)   --->   "%qb_assign_2 = and i1 %tmp_143, %tmp_955" [S3/conv1d.h:823]   --->   Operation 110 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_144 = zext i1 %qb_assign_2 to i8" [S3/conv1d.h:823]   --->   Operation 111 'zext' 'tmp_144' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_144, %macRegisters_0_V_4_s" [S3/conv1d.h:836]   --->   Operation 112 'add' 'tmp1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_113, %tmp1" [S3/conv1d.h:836]   --->   Operation 113 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_116 = sext i7 %tmp_115 to i8" [S3/conv1d.h:823]   --->   Operation 114 'sext' 'tmp_116' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.80ns)   --->   "%qb_assign_2_1 = and i1 %tmp_279_1, %tmp_958" [S3/conv1d.h:823]   --->   Operation 115 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_280_1 = zext i1 %qb_assign_2_1 to i8" [S3/conv1d.h:823]   --->   Operation 116 'zext' 'tmp_280_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_280_1, %macRegisters_1_V_4_s" [S3/conv1d.h:836]   --->   Operation 117 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_116, %tmp2" [S3/conv1d.h:836]   --->   Operation 118 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_119 = sext i7 %tmp_118 to i8" [S3/conv1d.h:823]   --->   Operation 119 'sext' 'tmp_119' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.80ns)   --->   "%qb_assign_2_2 = and i1 %tmp_279_2, %tmp_961" [S3/conv1d.h:823]   --->   Operation 120 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_280_2 = zext i1 %qb_assign_2_2 to i8" [S3/conv1d.h:823]   --->   Operation 121 'zext' 'tmp_280_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_280_2, %macRegisters_2_V_4_s" [S3/conv1d.h:836]   --->   Operation 122 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_119, %tmp3" [S3/conv1d.h:836]   --->   Operation 123 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_122 = sext i7 %tmp_121 to i8" [S3/conv1d.h:823]   --->   Operation 124 'sext' 'tmp_122' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.80ns)   --->   "%qb_assign_2_3 = and i1 %tmp_279_3, %tmp_964" [S3/conv1d.h:823]   --->   Operation 125 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_280_3 = zext i1 %qb_assign_2_3 to i8" [S3/conv1d.h:823]   --->   Operation 126 'zext' 'tmp_280_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_280_3, %macRegisters_3_V_4_s" [S3/conv1d.h:836]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_122, %tmp4" [S3/conv1d.h:836]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_4" [S3/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_157)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_4" [S3/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_157)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_4" [S3/conv1d.h:844]   --->   Operation 131 'store' <Predicate = (!tmp_157)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_4" [S3/conv1d.h:844]   --->   Operation 132 'store' <Predicate = (!tmp_157)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:847]   --->   Operation 133 'br' <Predicate = (!tmp_157)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_123 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 1, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 0, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -3, i8 -1, i8 5, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 -1, i8 -1, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 2, i8 0, i8 0, i8 -2, i8 0, i8 -1, i8 0, i8 -2, i8 0, i8 1, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 0, i8 0, i8 1, i8 4, i8 0, i8 -1, i8 0, i8 -1, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_123' <Predicate = (tmp_157)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %macRegisters_0_V, %tmp_123" [S3/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_s' <Predicate = (tmp_157)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_1)   --->   "%tmp_124 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 -1, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 -2, i8 0, i8 0, i8 1, i8 5, i8 0, i8 0, i8 0, i8 4, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 1, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 -1, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_124' <Predicate = (tmp_157)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_1 = add i8 %macRegisters_1_V, %tmp_124" [S3/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_23_1' <Predicate = (tmp_157)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_2)   --->   "%tmp_125 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 3, i8 0, i8 1, i8 -1, i8 -3, i8 2, i8 0, i8 1, i8 4, i8 0, i8 0, i8 7, i8 2, i8 2, i8 -2, i8 12, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 -4, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 2, i8 0, i8 0, i8 0, i8 -4, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_125' <Predicate = (tmp_157)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_2 = add i8 %macRegisters_2_V, %tmp_125" [S3/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_23_2' <Predicate = (tmp_157)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_3)   --->   "%tmp_126 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 2, i8 0, i8 0, i8 4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 3, i8 0, i8 1, i8 0, i8 1, i8 0, i8 0, i8 2, i8 0, i8 0, i8 4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 -2, i8 0, i8 -1, i8 1, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 0, i8 -1, i8 0, i8 7, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -2, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 140 'mux' 'tmp_126' <Predicate = (tmp_157)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_3 = add i8 %macRegisters_3_V, %tmp_126" [S3/conv1d.h:859]   --->   Operation 141 'add' 'p_Val2_23_3' <Predicate = (tmp_157)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_4"   --->   Operation 142 'store' <Predicate = (tmp_157)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_4"   --->   Operation 143 'store' <Predicate = (tmp_157)> <Delay = 1.30>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_4"   --->   Operation 144 'store' <Predicate = (tmp_157)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_4"   --->   Operation 145 'store' <Predicate = (tmp_157)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 147 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2275) nounwind" [S3/conv1d.h:793]   --->   Operation 148 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2275)" [S3/conv1d.h:793]   --->   Operation 149 'specregionbegin' 'tmp_136' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:794]   --->   Operation 150 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_413 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_23_3, i8 %p_Val2_23_2, i8 %p_Val2_23_1, i8 %p_Val2_s)" [S3/conv1d.h:870]   --->   Operation 151 'bitconcatenate' 'tmp_V_413' <Predicate = (tmp_157)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_413)" [S3/conv1d.h:876]   --->   Operation 152 'write' <Predicate = (tmp_157)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:877]   --->   Operation 153 'br' <Predicate = (tmp_157)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2275, i32 %tmp_136)" [S3/conv1d.h:878]   --->   Operation 154 'specregionend' 'empty' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 155 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:884]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights14_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights14_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights14_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights14_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_4     (alloca         ) [ 01111110]
macRegisters_1_V_4     (alloca         ) [ 01111110]
macRegisters_2_V_4     (alloca         ) [ 01111110]
macRegisters_3_V_4     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten8        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_s                  (bitconcatenate ) [ 00000000]
exitcond_flatten8      (icmp           ) [ 00111110]
indvar_flatten_next8   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_162_mid            (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_884                (icmp           ) [ 00000000]
tmp_163_mid            (and            ) [ 00000000]
nm_2                   (add            ) [ 00000000]
tmp_857                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_953                (trunc          ) [ 00000000]
tmp_162_mid1           (bitconcatenate ) [ 00000000]
tmp_162_mid2           (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_137                (add            ) [ 00110000]
tmp_157                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_2                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_138                (zext           ) [ 00000000]
weights14_m_weights_4  (getelementptr  ) [ 00101000]
weights14_m_weights_6  (getelementptr  ) [ 00101000]
weights14_m_weights_8  (getelementptr  ) [ 00101000]
weights14_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights14_m_weights_5  (load           ) [ 00000000]
p_08_cast_cast         (sext           ) [ 00000000]
p_0132_cast_cast       (sext           ) [ 00000000]
p_Val2_s_184           (mul            ) [ 00000000]
tmp_954                (bitselect      ) [ 00000000]
tmp_112                (partselect     ) [ 00100100]
tmp_955                (bitselect      ) [ 00100100]
tmp_956                (trunc          ) [ 00000000]
tmp_140                (or             ) [ 00000000]
tmp_141                (partselect     ) [ 00000000]
tmp_142                (bitconcatenate ) [ 00000000]
tmp_143                (icmp           ) [ 00100100]
weights14_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast_cast     (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_957                (bitselect      ) [ 00000000]
tmp_115                (partselect     ) [ 00100100]
tmp_958                (bitselect      ) [ 00100100]
tmp_959                (trunc          ) [ 00000000]
tmp_146                (or             ) [ 00000000]
tmp_147                (partselect     ) [ 00000000]
tmp_148                (bitconcatenate ) [ 00000000]
tmp_279_1              (icmp           ) [ 00100100]
weights14_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast_cast     (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_960                (bitselect      ) [ 00000000]
tmp_118                (partselect     ) [ 00100100]
tmp_961                (bitselect      ) [ 00100100]
tmp_962                (trunc          ) [ 00000000]
tmp_150                (or             ) [ 00000000]
tmp_151                (partselect     ) [ 00000000]
tmp_152                (bitconcatenate ) [ 00000000]
tmp_279_2              (icmp           ) [ 00100100]
weights14_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast_cast     (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_963                (bitselect      ) [ 00000000]
tmp_121                (partselect     ) [ 00100100]
tmp_964                (bitselect      ) [ 00100100]
tmp_965                (trunc          ) [ 00000000]
tmp_154                (or             ) [ 00000000]
tmp_155                (partselect     ) [ 00000000]
tmp_156                (bitconcatenate ) [ 00000000]
tmp_279_3              (icmp           ) [ 00100100]
macRegisters_0_V_4_s   (load           ) [ 00000000]
macRegisters_1_V_4_s   (load           ) [ 00000000]
macRegisters_2_V_4_s   (load           ) [ 00000000]
macRegisters_3_V_4_s   (load           ) [ 00000000]
tmp_113                (sext           ) [ 00000000]
qb_assign_2            (and            ) [ 00000000]
tmp_144                (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
tmp_116                (sext           ) [ 00000000]
qb_assign_2_1          (and            ) [ 00000000]
tmp_280_1              (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
tmp_119                (sext           ) [ 00000000]
qb_assign_2_2          (and            ) [ 00000000]
tmp_280_2              (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
tmp_122                (sext           ) [ 00000000]
qb_assign_2_3          (and            ) [ 00000000]
tmp_280_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_129           (store          ) [ 00000000]
StgValue_130           (store          ) [ 00000000]
StgValue_131           (store          ) [ 00000000]
StgValue_132           (store          ) [ 00000000]
StgValue_133           (br             ) [ 00000000]
tmp_123                (mux            ) [ 00000000]
p_Val2_s               (add            ) [ 00100010]
tmp_124                (mux            ) [ 00000000]
p_Val2_23_1            (add            ) [ 00100010]
tmp_125                (mux            ) [ 00000000]
p_Val2_23_2            (add            ) [ 00100010]
tmp_126                (mux            ) [ 00000000]
p_Val2_23_3            (add            ) [ 00100010]
StgValue_142           (store          ) [ 00000000]
StgValue_143           (store          ) [ 00000000]
StgValue_144           (store          ) [ 00000000]
StgValue_145           (store          ) [ 00000000]
StgValue_146           (specloopname   ) [ 00000000]
StgValue_147           (specloopname   ) [ 00000000]
StgValue_148           (specloopname   ) [ 00000000]
tmp_136                (specregionbegin) [ 00000000]
StgValue_150           (specpipeline   ) [ 00000000]
tmp_V_413              (bitconcatenate ) [ 00000000]
StgValue_152           (write          ) [ 00000000]
StgValue_153           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_155           (br             ) [ 01111110]
StgValue_156           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights14_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights14_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights14_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights14_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights14_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights14_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights14_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights14_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str581"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str582"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str583"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str584"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str585"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str586"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str574"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str575"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str576"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str577"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str578"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str579"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2275"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="macRegisters_0_V_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="macRegisters_1_V_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_4/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="macRegisters_2_V_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="macRegisters_3_V_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_V_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="StgValue_152_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="weights14_m_weights_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="14" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights14_m_weights_4/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights14_m_weights_5/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="weights14_m_weights_6_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="14" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights14_m_weights_6/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights14_m_weights_7/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="weights14_m_weights_8_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="14" slack="0"/>
<pin id="205" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights14_m_weights_8/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights14_m_weights_9/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="weights14_m_weights_10_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights14_m_weights_10/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights14_m_weights_11/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="indvar_flatten8_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="25" slack="1"/>
<pin id="229" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten8_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="25" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="16" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="nm_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="1"/>
<pin id="251" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="nm_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="sf_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="1"/>
<pin id="262" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="sf_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="9" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_143/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond_flatten8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="25" slack="0"/>
<pin id="305" dir="0" index="1" bw="25" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="indvar_flatten_next8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="25" slack="0"/>
<pin id="312" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next8/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="exitcond_flatten_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="nm_mid_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_162_mid_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="14" slack="0"/>
<pin id="333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_162_mid/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="nm_t_mid_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="6" slack="0"/>
<pin id="341" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="not_exitcond_flatten_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_884_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="0" index="1" bw="9" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_884/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_163_mid_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_163_mid/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="nm_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="0"/>
<pin id="366" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_857_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_857/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sf_mid2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="9" slack="0"/>
<pin id="379" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_953_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_953/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_162_mid1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="6" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_162_mid1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_162_mid2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="14" slack="0"/>
<pin id="398" dir="0" index="2" bw="14" slack="0"/>
<pin id="399" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_162_mid2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="nm_t_mid2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="nm_mid2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sf_cast1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_137_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="0" index="1" bw="14" slack="0"/>
<pin id="426" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_137/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_157_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_157/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sf_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvar_flatten_op_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="indvar_flatten_next_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="16" slack="0"/>
<pin id="451" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_138_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_08_cast_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_0132_cast_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Val2_s_184_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_184/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_954_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="14" slack="0"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_954/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_112_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="0"/>
<pin id="487" dir="0" index="2" bw="4" slack="0"/>
<pin id="488" dir="0" index="3" bw="5" slack="0"/>
<pin id="489" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_955_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="14" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_955/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_956_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="0"/>
<pin id="504" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_956/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_140_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_140/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_141_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="14" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="0" index="3" bw="4" slack="0"/>
<pin id="517" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_142_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="5" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_142/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_143_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_143/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_0132_1_cast_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Val2_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_957_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="14" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_957/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_115_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="14" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_115/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_958_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="14" slack="0"/>
<pin id="567" dir="0" index="2" bw="4" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_958/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_959_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="14" slack="0"/>
<pin id="574" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_959/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_146_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_146/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_147_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="14" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="0" index="3" bw="4" slack="0"/>
<pin id="587" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_147/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_148_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="0" index="1" bw="5" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_148/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_279_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_1/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_0132_2_cast_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_Val2_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_960_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="14" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_960/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_118_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="14" slack="0"/>
<pin id="627" dir="0" index="2" bw="4" slack="0"/>
<pin id="628" dir="0" index="3" bw="5" slack="0"/>
<pin id="629" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_118/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_961_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="14" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_961/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_962_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="0"/>
<pin id="644" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_962/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_150_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_150/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_151_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="0" index="1" bw="14" slack="0"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="0" index="3" bw="4" slack="0"/>
<pin id="657" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_151/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_152_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="5" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_152/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_279_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_2/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_0132_3_cast_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="0"/>
<pin id="678" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_Val2_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_963_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="14" slack="0"/>
<pin id="689" dir="0" index="2" bw="5" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_963/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_121_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="0" index="1" bw="14" slack="0"/>
<pin id="697" dir="0" index="2" bw="4" slack="0"/>
<pin id="698" dir="0" index="3" bw="5" slack="0"/>
<pin id="699" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_964_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="14" slack="0"/>
<pin id="707" dir="0" index="2" bw="4" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_964/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_965_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="14" slack="0"/>
<pin id="714" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_965/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_154_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_154/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_155_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="0" index="1" bw="14" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="0" index="3" bw="4" slack="0"/>
<pin id="727" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_155/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_156_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="0" index="1" bw="5" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_279_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_3/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="macRegisters_0_V_4_s_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="4"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_4_s/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="macRegisters_1_V_4_s_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="4"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_4_s/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="macRegisters_2_V_4_s_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="4"/>
<pin id="754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_4_s/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="macRegisters_3_V_4_s_load_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="4"/>
<pin id="757" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_4_s/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_113_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="1"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="qb_assign_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="0" index="1" bw="1" slack="1"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_144_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_144/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="macRegisters_0_V_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="7" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_116_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="7" slack="1"/>
<pin id="783" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_116/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="qb_assign_2_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="0" index="1" bw="1" slack="1"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_280_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_1/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="macRegisters_1_V_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_119_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_119/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="qb_assign_2_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="0" index="1" bw="1" slack="1"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_280_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_2/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="macRegisters_2_V_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_122_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="1"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_122/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="qb_assign_2_3_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="0" index="1" bw="1" slack="1"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_280_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_3/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="macRegisters_3_V_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="StgValue_129_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="4"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="StgValue_130_store_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="4"/>
<pin id="858" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="StgValue_131_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="4"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="StgValue_132_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="4"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_123_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="0" index="3" bw="1" slack="0"/>
<pin id="875" dir="0" index="4" bw="1" slack="0"/>
<pin id="876" dir="0" index="5" bw="1" slack="0"/>
<pin id="877" dir="0" index="6" bw="3" slack="0"/>
<pin id="878" dir="0" index="7" bw="1" slack="0"/>
<pin id="879" dir="0" index="8" bw="1" slack="0"/>
<pin id="880" dir="0" index="9" bw="1" slack="0"/>
<pin id="881" dir="0" index="10" bw="1" slack="0"/>
<pin id="882" dir="0" index="11" bw="3" slack="0"/>
<pin id="883" dir="0" index="12" bw="1" slack="0"/>
<pin id="884" dir="0" index="13" bw="1" slack="0"/>
<pin id="885" dir="0" index="14" bw="1" slack="0"/>
<pin id="886" dir="0" index="15" bw="1" slack="0"/>
<pin id="887" dir="0" index="16" bw="1" slack="0"/>
<pin id="888" dir="0" index="17" bw="1" slack="0"/>
<pin id="889" dir="0" index="18" bw="1" slack="0"/>
<pin id="890" dir="0" index="19" bw="1" slack="0"/>
<pin id="891" dir="0" index="20" bw="3" slack="0"/>
<pin id="892" dir="0" index="21" bw="1" slack="0"/>
<pin id="893" dir="0" index="22" bw="4" slack="0"/>
<pin id="894" dir="0" index="23" bw="1" slack="0"/>
<pin id="895" dir="0" index="24" bw="1" slack="0"/>
<pin id="896" dir="0" index="25" bw="1" slack="0"/>
<pin id="897" dir="0" index="26" bw="1" slack="0"/>
<pin id="898" dir="0" index="27" bw="1" slack="0"/>
<pin id="899" dir="0" index="28" bw="1" slack="0"/>
<pin id="900" dir="0" index="29" bw="1" slack="0"/>
<pin id="901" dir="0" index="30" bw="1" slack="0"/>
<pin id="902" dir="0" index="31" bw="1" slack="0"/>
<pin id="903" dir="0" index="32" bw="1" slack="0"/>
<pin id="904" dir="0" index="33" bw="1" slack="0"/>
<pin id="905" dir="0" index="34" bw="1" slack="0"/>
<pin id="906" dir="0" index="35" bw="1" slack="0"/>
<pin id="907" dir="0" index="36" bw="1" slack="0"/>
<pin id="908" dir="0" index="37" bw="1" slack="0"/>
<pin id="909" dir="0" index="38" bw="3" slack="0"/>
<pin id="910" dir="0" index="39" bw="1" slack="0"/>
<pin id="911" dir="0" index="40" bw="1" slack="0"/>
<pin id="912" dir="0" index="41" bw="2" slack="0"/>
<pin id="913" dir="0" index="42" bw="1" slack="0"/>
<pin id="914" dir="0" index="43" bw="1" slack="0"/>
<pin id="915" dir="0" index="44" bw="1" slack="0"/>
<pin id="916" dir="0" index="45" bw="2" slack="0"/>
<pin id="917" dir="0" index="46" bw="1" slack="0"/>
<pin id="918" dir="0" index="47" bw="1" slack="0"/>
<pin id="919" dir="0" index="48" bw="1" slack="0"/>
<pin id="920" dir="0" index="49" bw="1" slack="0"/>
<pin id="921" dir="0" index="50" bw="1" slack="0"/>
<pin id="922" dir="0" index="51" bw="1" slack="0"/>
<pin id="923" dir="0" index="52" bw="1" slack="0"/>
<pin id="924" dir="0" index="53" bw="1" slack="0"/>
<pin id="925" dir="0" index="54" bw="1" slack="0"/>
<pin id="926" dir="0" index="55" bw="2" slack="0"/>
<pin id="927" dir="0" index="56" bw="1" slack="0"/>
<pin id="928" dir="0" index="57" bw="1" slack="0"/>
<pin id="929" dir="0" index="58" bw="1" slack="0"/>
<pin id="930" dir="0" index="59" bw="1" slack="0"/>
<pin id="931" dir="0" index="60" bw="4" slack="0"/>
<pin id="932" dir="0" index="61" bw="1" slack="0"/>
<pin id="933" dir="0" index="62" bw="1" slack="0"/>
<pin id="934" dir="0" index="63" bw="1" slack="0"/>
<pin id="935" dir="0" index="64" bw="1" slack="0"/>
<pin id="936" dir="0" index="65" bw="6" slack="3"/>
<pin id="937" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_123/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="p_Val2_s_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_124_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="0" index="3" bw="1" slack="0"/>
<pin id="1014" dir="0" index="4" bw="1" slack="0"/>
<pin id="1015" dir="0" index="5" bw="1" slack="0"/>
<pin id="1016" dir="0" index="6" bw="1" slack="0"/>
<pin id="1017" dir="0" index="7" bw="1" slack="0"/>
<pin id="1018" dir="0" index="8" bw="1" slack="0"/>
<pin id="1019" dir="0" index="9" bw="1" slack="0"/>
<pin id="1020" dir="0" index="10" bw="1" slack="0"/>
<pin id="1021" dir="0" index="11" bw="1" slack="0"/>
<pin id="1022" dir="0" index="12" bw="1" slack="0"/>
<pin id="1023" dir="0" index="13" bw="1" slack="0"/>
<pin id="1024" dir="0" index="14" bw="1" slack="0"/>
<pin id="1025" dir="0" index="15" bw="1" slack="0"/>
<pin id="1026" dir="0" index="16" bw="1" slack="0"/>
<pin id="1027" dir="0" index="17" bw="2" slack="0"/>
<pin id="1028" dir="0" index="18" bw="1" slack="0"/>
<pin id="1029" dir="0" index="19" bw="2" slack="0"/>
<pin id="1030" dir="0" index="20" bw="1" slack="0"/>
<pin id="1031" dir="0" index="21" bw="1" slack="0"/>
<pin id="1032" dir="0" index="22" bw="1" slack="0"/>
<pin id="1033" dir="0" index="23" bw="4" slack="0"/>
<pin id="1034" dir="0" index="24" bw="1" slack="0"/>
<pin id="1035" dir="0" index="25" bw="1" slack="0"/>
<pin id="1036" dir="0" index="26" bw="1" slack="0"/>
<pin id="1037" dir="0" index="27" bw="4" slack="0"/>
<pin id="1038" dir="0" index="28" bw="1" slack="0"/>
<pin id="1039" dir="0" index="29" bw="1" slack="0"/>
<pin id="1040" dir="0" index="30" bw="1" slack="0"/>
<pin id="1041" dir="0" index="31" bw="1" slack="0"/>
<pin id="1042" dir="0" index="32" bw="1" slack="0"/>
<pin id="1043" dir="0" index="33" bw="1" slack="0"/>
<pin id="1044" dir="0" index="34" bw="1" slack="0"/>
<pin id="1045" dir="0" index="35" bw="1" slack="0"/>
<pin id="1046" dir="0" index="36" bw="1" slack="0"/>
<pin id="1047" dir="0" index="37" bw="1" slack="0"/>
<pin id="1048" dir="0" index="38" bw="1" slack="0"/>
<pin id="1049" dir="0" index="39" bw="1" slack="0"/>
<pin id="1050" dir="0" index="40" bw="1" slack="0"/>
<pin id="1051" dir="0" index="41" bw="1" slack="0"/>
<pin id="1052" dir="0" index="42" bw="1" slack="0"/>
<pin id="1053" dir="0" index="43" bw="1" slack="0"/>
<pin id="1054" dir="0" index="44" bw="1" slack="0"/>
<pin id="1055" dir="0" index="45" bw="1" slack="0"/>
<pin id="1056" dir="0" index="46" bw="1" slack="0"/>
<pin id="1057" dir="0" index="47" bw="1" slack="0"/>
<pin id="1058" dir="0" index="48" bw="1" slack="0"/>
<pin id="1059" dir="0" index="49" bw="1" slack="0"/>
<pin id="1060" dir="0" index="50" bw="1" slack="0"/>
<pin id="1061" dir="0" index="51" bw="1" slack="0"/>
<pin id="1062" dir="0" index="52" bw="1" slack="0"/>
<pin id="1063" dir="0" index="53" bw="1" slack="0"/>
<pin id="1064" dir="0" index="54" bw="1" slack="0"/>
<pin id="1065" dir="0" index="55" bw="1" slack="0"/>
<pin id="1066" dir="0" index="56" bw="1" slack="0"/>
<pin id="1067" dir="0" index="57" bw="1" slack="0"/>
<pin id="1068" dir="0" index="58" bw="1" slack="0"/>
<pin id="1069" dir="0" index="59" bw="1" slack="0"/>
<pin id="1070" dir="0" index="60" bw="1" slack="0"/>
<pin id="1071" dir="0" index="61" bw="2" slack="0"/>
<pin id="1072" dir="0" index="62" bw="1" slack="0"/>
<pin id="1073" dir="0" index="63" bw="1" slack="0"/>
<pin id="1074" dir="0" index="64" bw="1" slack="0"/>
<pin id="1075" dir="0" index="65" bw="6" slack="3"/>
<pin id="1076" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_124/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_Val2_23_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="0"/>
<pin id="1145" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_1/5 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_125_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="0" index="2" bw="1" slack="0"/>
<pin id="1152" dir="0" index="3" bw="1" slack="0"/>
<pin id="1153" dir="0" index="4" bw="1" slack="0"/>
<pin id="1154" dir="0" index="5" bw="1" slack="0"/>
<pin id="1155" dir="0" index="6" bw="1" slack="0"/>
<pin id="1156" dir="0" index="7" bw="1" slack="0"/>
<pin id="1157" dir="0" index="8" bw="1" slack="0"/>
<pin id="1158" dir="0" index="9" bw="2" slack="0"/>
<pin id="1159" dir="0" index="10" bw="1" slack="0"/>
<pin id="1160" dir="0" index="11" bw="1" slack="0"/>
<pin id="1161" dir="0" index="12" bw="1" slack="0"/>
<pin id="1162" dir="0" index="13" bw="1" slack="0"/>
<pin id="1163" dir="0" index="14" bw="1" slack="0"/>
<pin id="1164" dir="0" index="15" bw="1" slack="0"/>
<pin id="1165" dir="0" index="16" bw="1" slack="0"/>
<pin id="1166" dir="0" index="17" bw="1" slack="0"/>
<pin id="1167" dir="0" index="18" bw="1" slack="0"/>
<pin id="1168" dir="0" index="19" bw="1" slack="0"/>
<pin id="1169" dir="0" index="20" bw="1" slack="0"/>
<pin id="1170" dir="0" index="21" bw="1" slack="0"/>
<pin id="1171" dir="0" index="22" bw="1" slack="0"/>
<pin id="1172" dir="0" index="23" bw="1" slack="0"/>
<pin id="1173" dir="0" index="24" bw="3" slack="0"/>
<pin id="1174" dir="0" index="25" bw="1" slack="0"/>
<pin id="1175" dir="0" index="26" bw="1" slack="0"/>
<pin id="1176" dir="0" index="27" bw="1" slack="0"/>
<pin id="1177" dir="0" index="28" bw="3" slack="0"/>
<pin id="1178" dir="0" index="29" bw="3" slack="0"/>
<pin id="1179" dir="0" index="30" bw="1" slack="0"/>
<pin id="1180" dir="0" index="31" bw="1" slack="0"/>
<pin id="1181" dir="0" index="32" bw="4" slack="0"/>
<pin id="1182" dir="0" index="33" bw="1" slack="0"/>
<pin id="1183" dir="0" index="34" bw="1" slack="0"/>
<pin id="1184" dir="0" index="35" bw="4" slack="0"/>
<pin id="1185" dir="0" index="36" bw="3" slack="0"/>
<pin id="1186" dir="0" index="37" bw="3" slack="0"/>
<pin id="1187" dir="0" index="38" bw="2" slack="0"/>
<pin id="1188" dir="0" index="39" bw="5" slack="0"/>
<pin id="1189" dir="0" index="40" bw="1" slack="0"/>
<pin id="1190" dir="0" index="41" bw="1" slack="0"/>
<pin id="1191" dir="0" index="42" bw="1" slack="0"/>
<pin id="1192" dir="0" index="43" bw="1" slack="0"/>
<pin id="1193" dir="0" index="44" bw="1" slack="0"/>
<pin id="1194" dir="0" index="45" bw="1" slack="0"/>
<pin id="1195" dir="0" index="46" bw="3" slack="0"/>
<pin id="1196" dir="0" index="47" bw="1" slack="0"/>
<pin id="1197" dir="0" index="48" bw="1" slack="0"/>
<pin id="1198" dir="0" index="49" bw="1" slack="0"/>
<pin id="1199" dir="0" index="50" bw="1" slack="0"/>
<pin id="1200" dir="0" index="51" bw="1" slack="0"/>
<pin id="1201" dir="0" index="52" bw="1" slack="0"/>
<pin id="1202" dir="0" index="53" bw="2" slack="0"/>
<pin id="1203" dir="0" index="54" bw="1" slack="0"/>
<pin id="1204" dir="0" index="55" bw="1" slack="0"/>
<pin id="1205" dir="0" index="56" bw="1" slack="0"/>
<pin id="1206" dir="0" index="57" bw="1" slack="0"/>
<pin id="1207" dir="0" index="58" bw="3" slack="0"/>
<pin id="1208" dir="0" index="59" bw="1" slack="0"/>
<pin id="1209" dir="0" index="60" bw="1" slack="0"/>
<pin id="1210" dir="0" index="61" bw="1" slack="0"/>
<pin id="1211" dir="0" index="62" bw="3" slack="0"/>
<pin id="1212" dir="0" index="63" bw="1" slack="0"/>
<pin id="1213" dir="0" index="64" bw="1" slack="0"/>
<pin id="1214" dir="0" index="65" bw="6" slack="3"/>
<pin id="1215" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_125/5 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="p_Val2_23_2_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="0" index="1" bw="8" slack="0"/>
<pin id="1284" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_2/5 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="tmp_126_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="0"/>
<pin id="1289" dir="0" index="1" bw="1" slack="0"/>
<pin id="1290" dir="0" index="2" bw="3" slack="0"/>
<pin id="1291" dir="0" index="3" bw="1" slack="0"/>
<pin id="1292" dir="0" index="4" bw="1" slack="0"/>
<pin id="1293" dir="0" index="5" bw="4" slack="0"/>
<pin id="1294" dir="0" index="6" bw="1" slack="0"/>
<pin id="1295" dir="0" index="7" bw="1" slack="0"/>
<pin id="1296" dir="0" index="8" bw="1" slack="0"/>
<pin id="1297" dir="0" index="9" bw="1" slack="0"/>
<pin id="1298" dir="0" index="10" bw="1" slack="0"/>
<pin id="1299" dir="0" index="11" bw="1" slack="0"/>
<pin id="1300" dir="0" index="12" bw="1" slack="0"/>
<pin id="1301" dir="0" index="13" bw="1" slack="0"/>
<pin id="1302" dir="0" index="14" bw="1" slack="0"/>
<pin id="1303" dir="0" index="15" bw="1" slack="0"/>
<pin id="1304" dir="0" index="16" bw="1" slack="0"/>
<pin id="1305" dir="0" index="17" bw="1" slack="0"/>
<pin id="1306" dir="0" index="18" bw="1" slack="0"/>
<pin id="1307" dir="0" index="19" bw="1" slack="0"/>
<pin id="1308" dir="0" index="20" bw="3" slack="0"/>
<pin id="1309" dir="0" index="21" bw="1" slack="0"/>
<pin id="1310" dir="0" index="22" bw="1" slack="0"/>
<pin id="1311" dir="0" index="23" bw="1" slack="0"/>
<pin id="1312" dir="0" index="24" bw="1" slack="0"/>
<pin id="1313" dir="0" index="25" bw="1" slack="0"/>
<pin id="1314" dir="0" index="26" bw="1" slack="0"/>
<pin id="1315" dir="0" index="27" bw="3" slack="0"/>
<pin id="1316" dir="0" index="28" bw="1" slack="0"/>
<pin id="1317" dir="0" index="29" bw="1" slack="0"/>
<pin id="1318" dir="0" index="30" bw="4" slack="0"/>
<pin id="1319" dir="0" index="31" bw="1" slack="0"/>
<pin id="1320" dir="0" index="32" bw="1" slack="0"/>
<pin id="1321" dir="0" index="33" bw="1" slack="0"/>
<pin id="1322" dir="0" index="34" bw="1" slack="0"/>
<pin id="1323" dir="0" index="35" bw="1" slack="0"/>
<pin id="1324" dir="0" index="36" bw="1" slack="0"/>
<pin id="1325" dir="0" index="37" bw="1" slack="0"/>
<pin id="1326" dir="0" index="38" bw="1" slack="0"/>
<pin id="1327" dir="0" index="39" bw="1" slack="0"/>
<pin id="1328" dir="0" index="40" bw="2" slack="0"/>
<pin id="1329" dir="0" index="41" bw="2" slack="0"/>
<pin id="1330" dir="0" index="42" bw="1" slack="0"/>
<pin id="1331" dir="0" index="43" bw="1" slack="0"/>
<pin id="1332" dir="0" index="44" bw="1" slack="0"/>
<pin id="1333" dir="0" index="45" bw="1" slack="0"/>
<pin id="1334" dir="0" index="46" bw="1" slack="0"/>
<pin id="1335" dir="0" index="47" bw="1" slack="0"/>
<pin id="1336" dir="0" index="48" bw="1" slack="0"/>
<pin id="1337" dir="0" index="49" bw="2" slack="0"/>
<pin id="1338" dir="0" index="50" bw="1" slack="0"/>
<pin id="1339" dir="0" index="51" bw="1" slack="0"/>
<pin id="1340" dir="0" index="52" bw="1" slack="0"/>
<pin id="1341" dir="0" index="53" bw="1" slack="0"/>
<pin id="1342" dir="0" index="54" bw="4" slack="0"/>
<pin id="1343" dir="0" index="55" bw="1" slack="0"/>
<pin id="1344" dir="0" index="56" bw="1" slack="0"/>
<pin id="1345" dir="0" index="57" bw="1" slack="0"/>
<pin id="1346" dir="0" index="58" bw="1" slack="0"/>
<pin id="1347" dir="0" index="59" bw="1" slack="0"/>
<pin id="1348" dir="0" index="60" bw="1" slack="0"/>
<pin id="1349" dir="0" index="61" bw="1" slack="0"/>
<pin id="1350" dir="0" index="62" bw="1" slack="0"/>
<pin id="1351" dir="0" index="63" bw="1" slack="0"/>
<pin id="1352" dir="0" index="64" bw="2" slack="0"/>
<pin id="1353" dir="0" index="65" bw="6" slack="3"/>
<pin id="1354" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_126/5 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="p_Val2_23_3_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="0"/>
<pin id="1422" dir="0" index="1" bw="8" slack="0"/>
<pin id="1423" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_3/5 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="tmp_V_413_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="0"/>
<pin id="1428" dir="0" index="1" bw="8" slack="1"/>
<pin id="1429" dir="0" index="2" bw="8" slack="1"/>
<pin id="1430" dir="0" index="3" bw="8" slack="1"/>
<pin id="1431" dir="0" index="4" bw="8" slack="1"/>
<pin id="1432" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_413/6 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="macRegisters_0_V_4_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="8" slack="0"/>
<pin id="1437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_4 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="macRegisters_1_V_4_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="8" slack="0"/>
<pin id="1444" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_4 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="macRegisters_2_V_4_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="0"/>
<pin id="1451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_4 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="macRegisters_3_V_4_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="0"/>
<pin id="1458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_4 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="exitcond_flatten8_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="1"/>
<pin id="1465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="indvar_flatten_next8_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="25" slack="0"/>
<pin id="1469" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="nm_t_mid2_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="6" slack="3"/>
<pin id="1474" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="nm_mid2_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="7" slack="0"/>
<pin id="1482" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="tmp_137_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="14" slack="1"/>
<pin id="1487" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_157_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="3"/>
<pin id="1492" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="sf_2_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="9" slack="0"/>
<pin id="1496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_2 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="indvar_flatten_next_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="0"/>
<pin id="1501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1504" class="1005" name="weights14_m_weights_4_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="14" slack="1"/>
<pin id="1506" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights14_m_weights_4 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="weights14_m_weights_6_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="14" slack="1"/>
<pin id="1511" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights14_m_weights_6 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="weights14_m_weights_8_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="14" slack="1"/>
<pin id="1516" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights14_m_weights_8 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="weights14_m_weights_10_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="14" slack="1"/>
<pin id="1521" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights14_m_weights_10 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="tmp_112_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="7" slack="1"/>
<pin id="1526" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp_955_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="1" slack="1"/>
<pin id="1531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_955 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="tmp_143_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="1"/>
<pin id="1536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="tmp_115_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="7" slack="1"/>
<pin id="1541" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="tmp_958_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="1" slack="1"/>
<pin id="1546" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_958 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="tmp_279_1_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="1"/>
<pin id="1551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp_118_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="7" slack="1"/>
<pin id="1556" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp_961_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="1"/>
<pin id="1561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_961 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="tmp_279_2_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="1"/>
<pin id="1566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_2 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="tmp_121_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="7" slack="1"/>
<pin id="1571" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="tmp_964_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="1"/>
<pin id="1576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_964 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="tmp_279_3_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="1"/>
<pin id="1581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_3 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="p_Val2_s_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="1"/>
<pin id="1586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1589" class="1005" name="p_Val2_23_1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="8" slack="1"/>
<pin id="1591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="p_Val2_23_2_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="1"/>
<pin id="1596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_2 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="p_Val2_23_3_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="8" slack="1"/>
<pin id="1601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="142" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="82" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="82" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="82" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="253" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="231" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="231" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="242" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="253" pin="4"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="315" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="295" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="315" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="291" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="315" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="264" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="345" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="321" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="357" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="315" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="264" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="363" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="357" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="329" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="357" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="383" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="337" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="357" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="363" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="321" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="375" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="395" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="375" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="76" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="375" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="78" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="242" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="80" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="315" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="80" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="441" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="465"><net_src comp="162" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="182" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="86" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="88" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="470" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="92" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="470" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="470" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="476" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="96" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="470" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="12" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="512" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="506" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="68" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="195" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="462" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="88" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="560"><net_src comp="90" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="540" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="569"><net_src comp="86" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="540" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="94" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="540" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="546" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="540" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="12" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="98" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="597"><net_src comp="100" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="582" pin="4"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="576" pin="2"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="68" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="208" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="462" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="86" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="88" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="630"><net_src comp="90" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="610" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="92" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="88" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="639"><net_src comp="86" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="610" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="94" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="610" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="616" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="658"><net_src comp="96" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="610" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="12" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="98" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="667"><net_src comp="100" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="652" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="646" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="662" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="68" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="221" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="462" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="86" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="88" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="680" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="92" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="88" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="709"><net_src comp="86" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="680" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="94" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="680" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="686" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="96" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="680" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="12" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="98" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="737"><net_src comp="100" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="722" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="716" pin="2"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="68" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="768"><net_src comp="761" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="746" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="758" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="791"><net_src comp="784" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="749" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="781" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="814"><net_src comp="807" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="752" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="804" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="815" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="837"><net_src comp="830" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="755" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="827" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="821" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="798" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="775" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="938"><net_src comp="102" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="939"><net_src comp="48" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="940"><net_src comp="104" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="942"><net_src comp="48" pin="0"/><net_sink comp="870" pin=4"/></net>

<net id="943"><net_src comp="48" pin="0"/><net_sink comp="870" pin=5"/></net>

<net id="944"><net_src comp="106" pin="0"/><net_sink comp="870" pin=6"/></net>

<net id="945"><net_src comp="48" pin="0"/><net_sink comp="870" pin=7"/></net>

<net id="946"><net_src comp="48" pin="0"/><net_sink comp="870" pin=8"/></net>

<net id="947"><net_src comp="48" pin="0"/><net_sink comp="870" pin=9"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="870" pin=10"/></net>

<net id="949"><net_src comp="108" pin="0"/><net_sink comp="870" pin=11"/></net>

<net id="950"><net_src comp="48" pin="0"/><net_sink comp="870" pin=12"/></net>

<net id="951"><net_src comp="48" pin="0"/><net_sink comp="870" pin=13"/></net>

<net id="952"><net_src comp="48" pin="0"/><net_sink comp="870" pin=14"/></net>

<net id="953"><net_src comp="48" pin="0"/><net_sink comp="870" pin=15"/></net>

<net id="954"><net_src comp="48" pin="0"/><net_sink comp="870" pin=16"/></net>

<net id="955"><net_src comp="48" pin="0"/><net_sink comp="870" pin=17"/></net>

<net id="956"><net_src comp="48" pin="0"/><net_sink comp="870" pin=18"/></net>

<net id="957"><net_src comp="48" pin="0"/><net_sink comp="870" pin=19"/></net>

<net id="958"><net_src comp="106" pin="0"/><net_sink comp="870" pin=20"/></net>

<net id="959"><net_src comp="110" pin="0"/><net_sink comp="870" pin=21"/></net>

<net id="960"><net_src comp="112" pin="0"/><net_sink comp="870" pin=22"/></net>

<net id="961"><net_src comp="48" pin="0"/><net_sink comp="870" pin=23"/></net>

<net id="962"><net_src comp="48" pin="0"/><net_sink comp="870" pin=24"/></net>

<net id="963"><net_src comp="48" pin="0"/><net_sink comp="870" pin=25"/></net>

<net id="964"><net_src comp="104" pin="0"/><net_sink comp="870" pin=26"/></net>

<net id="965"><net_src comp="48" pin="0"/><net_sink comp="870" pin=27"/></net>

<net id="966"><net_src comp="48" pin="0"/><net_sink comp="870" pin=28"/></net>

<net id="967"><net_src comp="110" pin="0"/><net_sink comp="870" pin=29"/></net>

<net id="968"><net_src comp="110" pin="0"/><net_sink comp="870" pin=30"/></net>

<net id="969"><net_src comp="48" pin="0"/><net_sink comp="870" pin=31"/></net>

<net id="970"><net_src comp="110" pin="0"/><net_sink comp="870" pin=32"/></net>

<net id="971"><net_src comp="48" pin="0"/><net_sink comp="870" pin=33"/></net>

<net id="972"><net_src comp="48" pin="0"/><net_sink comp="870" pin=34"/></net>

<net id="973"><net_src comp="48" pin="0"/><net_sink comp="870" pin=35"/></net>

<net id="974"><net_src comp="48" pin="0"/><net_sink comp="870" pin=36"/></net>

<net id="975"><net_src comp="110" pin="0"/><net_sink comp="870" pin=37"/></net>

<net id="976"><net_src comp="114" pin="0"/><net_sink comp="870" pin=38"/></net>

<net id="977"><net_src comp="48" pin="0"/><net_sink comp="870" pin=39"/></net>

<net id="978"><net_src comp="48" pin="0"/><net_sink comp="870" pin=40"/></net>

<net id="979"><net_src comp="116" pin="0"/><net_sink comp="870" pin=41"/></net>

<net id="980"><net_src comp="48" pin="0"/><net_sink comp="870" pin=42"/></net>

<net id="981"><net_src comp="110" pin="0"/><net_sink comp="870" pin=43"/></net>

<net id="982"><net_src comp="48" pin="0"/><net_sink comp="870" pin=44"/></net>

<net id="983"><net_src comp="116" pin="0"/><net_sink comp="870" pin=45"/></net>

<net id="984"><net_src comp="48" pin="0"/><net_sink comp="870" pin=46"/></net>

<net id="985"><net_src comp="104" pin="0"/><net_sink comp="870" pin=47"/></net>

<net id="986"><net_src comp="48" pin="0"/><net_sink comp="870" pin=48"/></net>

<net id="987"><net_src comp="104" pin="0"/><net_sink comp="870" pin=49"/></net>

<net id="988"><net_src comp="48" pin="0"/><net_sink comp="870" pin=50"/></net>

<net id="989"><net_src comp="48" pin="0"/><net_sink comp="870" pin=51"/></net>

<net id="990"><net_src comp="48" pin="0"/><net_sink comp="870" pin=52"/></net>

<net id="991"><net_src comp="48" pin="0"/><net_sink comp="870" pin=53"/></net>

<net id="992"><net_src comp="48" pin="0"/><net_sink comp="870" pin=54"/></net>

<net id="993"><net_src comp="116" pin="0"/><net_sink comp="870" pin=55"/></net>

<net id="994"><net_src comp="48" pin="0"/><net_sink comp="870" pin=56"/></net>

<net id="995"><net_src comp="48" pin="0"/><net_sink comp="870" pin=57"/></net>

<net id="996"><net_src comp="48" pin="0"/><net_sink comp="870" pin=58"/></net>

<net id="997"><net_src comp="104" pin="0"/><net_sink comp="870" pin=59"/></net>

<net id="998"><net_src comp="118" pin="0"/><net_sink comp="870" pin=60"/></net>

<net id="999"><net_src comp="48" pin="0"/><net_sink comp="870" pin=61"/></net>

<net id="1000"><net_src comp="110" pin="0"/><net_sink comp="870" pin=62"/></net>

<net id="1001"><net_src comp="48" pin="0"/><net_sink comp="870" pin=63"/></net>

<net id="1002"><net_src comp="110" pin="0"/><net_sink comp="870" pin=64"/></net>

<net id="1007"><net_src comp="775" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="870" pin="66"/><net_sink comp="1003" pin=1"/></net>

<net id="1077"><net_src comp="102" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1078"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1079"><net_src comp="110" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1080"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=3"/></net>

<net id="1081"><net_src comp="104" pin="0"/><net_sink comp="1009" pin=4"/></net>

<net id="1082"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=5"/></net>

<net id="1083"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=6"/></net>

<net id="1084"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=7"/></net>

<net id="1085"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=8"/></net>

<net id="1086"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=9"/></net>

<net id="1087"><net_src comp="104" pin="0"/><net_sink comp="1009" pin=10"/></net>

<net id="1088"><net_src comp="104" pin="0"/><net_sink comp="1009" pin=11"/></net>

<net id="1089"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=12"/></net>

<net id="1090"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=13"/></net>

<net id="1091"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=14"/></net>

<net id="1092"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=15"/></net>

<net id="1093"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=16"/></net>

<net id="1094"><net_src comp="116" pin="0"/><net_sink comp="1009" pin=17"/></net>

<net id="1095"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=18"/></net>

<net id="1096"><net_src comp="116" pin="0"/><net_sink comp="1009" pin=19"/></net>

<net id="1097"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=20"/></net>

<net id="1098"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=21"/></net>

<net id="1099"><net_src comp="104" pin="0"/><net_sink comp="1009" pin=22"/></net>

<net id="1100"><net_src comp="112" pin="0"/><net_sink comp="1009" pin=23"/></net>

<net id="1101"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=24"/></net>

<net id="1102"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=25"/></net>

<net id="1103"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=26"/></net>

<net id="1104"><net_src comp="118" pin="0"/><net_sink comp="1009" pin=27"/></net>

<net id="1105"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=28"/></net>

<net id="1106"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=29"/></net>

<net id="1107"><net_src comp="110" pin="0"/><net_sink comp="1009" pin=30"/></net>

<net id="1108"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=31"/></net>

<net id="1109"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=32"/></net>

<net id="1110"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=33"/></net>

<net id="1111"><net_src comp="104" pin="0"/><net_sink comp="1009" pin=34"/></net>

<net id="1112"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=35"/></net>

<net id="1113"><net_src comp="110" pin="0"/><net_sink comp="1009" pin=36"/></net>

<net id="1114"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=37"/></net>

<net id="1115"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=38"/></net>

<net id="1116"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=39"/></net>

<net id="1117"><net_src comp="104" pin="0"/><net_sink comp="1009" pin=40"/></net>

<net id="1118"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=41"/></net>

<net id="1119"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=42"/></net>

<net id="1120"><net_src comp="110" pin="0"/><net_sink comp="1009" pin=43"/></net>

<net id="1121"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=44"/></net>

<net id="1122"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=45"/></net>

<net id="1123"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=46"/></net>

<net id="1124"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=47"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=48"/></net>

<net id="1126"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=49"/></net>

<net id="1127"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=50"/></net>

<net id="1128"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=51"/></net>

<net id="1129"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=52"/></net>

<net id="1130"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=53"/></net>

<net id="1131"><net_src comp="104" pin="0"/><net_sink comp="1009" pin=54"/></net>

<net id="1132"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=55"/></net>

<net id="1133"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=56"/></net>

<net id="1134"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=57"/></net>

<net id="1135"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=58"/></net>

<net id="1136"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=59"/></net>

<net id="1137"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=60"/></net>

<net id="1138"><net_src comp="116" pin="0"/><net_sink comp="1009" pin=61"/></net>

<net id="1139"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=62"/></net>

<net id="1140"><net_src comp="110" pin="0"/><net_sink comp="1009" pin=63"/></net>

<net id="1141"><net_src comp="48" pin="0"/><net_sink comp="1009" pin=64"/></net>

<net id="1146"><net_src comp="798" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1009" pin="66"/><net_sink comp="1142" pin=1"/></net>

<net id="1216"><net_src comp="102" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1217"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1218"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1219"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=3"/></net>

<net id="1220"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=4"/></net>

<net id="1221"><net_src comp="110" pin="0"/><net_sink comp="1148" pin=5"/></net>

<net id="1222"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=6"/></net>

<net id="1223"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=7"/></net>

<net id="1224"><net_src comp="110" pin="0"/><net_sink comp="1148" pin=8"/></net>

<net id="1225"><net_src comp="116" pin="0"/><net_sink comp="1148" pin=9"/></net>

<net id="1226"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=10"/></net>

<net id="1227"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=11"/></net>

<net id="1228"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=12"/></net>

<net id="1229"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=13"/></net>

<net id="1230"><net_src comp="110" pin="0"/><net_sink comp="1148" pin=14"/></net>

<net id="1231"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=15"/></net>

<net id="1232"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=16"/></net>

<net id="1233"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=17"/></net>

<net id="1234"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=18"/></net>

<net id="1235"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=19"/></net>

<net id="1236"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=20"/></net>

<net id="1237"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=21"/></net>

<net id="1238"><net_src comp="104" pin="0"/><net_sink comp="1148" pin=22"/></net>

<net id="1239"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=23"/></net>

<net id="1240"><net_src comp="120" pin="0"/><net_sink comp="1148" pin=24"/></net>

<net id="1241"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=25"/></net>

<net id="1242"><net_src comp="104" pin="0"/><net_sink comp="1148" pin=26"/></net>

<net id="1243"><net_src comp="110" pin="0"/><net_sink comp="1148" pin=27"/></net>

<net id="1244"><net_src comp="106" pin="0"/><net_sink comp="1148" pin=28"/></net>

<net id="1245"><net_src comp="114" pin="0"/><net_sink comp="1148" pin=29"/></net>

<net id="1246"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=30"/></net>

<net id="1247"><net_src comp="104" pin="0"/><net_sink comp="1148" pin=31"/></net>

<net id="1248"><net_src comp="118" pin="0"/><net_sink comp="1148" pin=32"/></net>

<net id="1249"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=33"/></net>

<net id="1250"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=34"/></net>

<net id="1251"><net_src comp="122" pin="0"/><net_sink comp="1148" pin=35"/></net>

<net id="1252"><net_src comp="114" pin="0"/><net_sink comp="1148" pin=36"/></net>

<net id="1253"><net_src comp="114" pin="0"/><net_sink comp="1148" pin=37"/></net>

<net id="1254"><net_src comp="116" pin="0"/><net_sink comp="1148" pin=38"/></net>

<net id="1255"><net_src comp="124" pin="0"/><net_sink comp="1148" pin=39"/></net>

<net id="1256"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=40"/></net>

<net id="1257"><net_src comp="110" pin="0"/><net_sink comp="1148" pin=41"/></net>

<net id="1258"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=42"/></net>

<net id="1259"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=43"/></net>

<net id="1260"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=44"/></net>

<net id="1261"><net_src comp="110" pin="0"/><net_sink comp="1148" pin=45"/></net>

<net id="1262"><net_src comp="108" pin="0"/><net_sink comp="1148" pin=46"/></net>

<net id="1263"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=47"/></net>

<net id="1264"><net_src comp="110" pin="0"/><net_sink comp="1148" pin=48"/></net>

<net id="1265"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=49"/></net>

<net id="1266"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=50"/></net>

<net id="1267"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=51"/></net>

<net id="1268"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=52"/></net>

<net id="1269"><net_src comp="116" pin="0"/><net_sink comp="1148" pin=53"/></net>

<net id="1270"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=54"/></net>

<net id="1271"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=55"/></net>

<net id="1272"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=56"/></net>

<net id="1273"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=57"/></net>

<net id="1274"><net_src comp="114" pin="0"/><net_sink comp="1148" pin=58"/></net>

<net id="1275"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=59"/></net>

<net id="1276"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=60"/></net>

<net id="1277"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=61"/></net>

<net id="1278"><net_src comp="108" pin="0"/><net_sink comp="1148" pin=62"/></net>

<net id="1279"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=63"/></net>

<net id="1280"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=64"/></net>

<net id="1285"><net_src comp="821" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="1148" pin="66"/><net_sink comp="1281" pin=1"/></net>

<net id="1355"><net_src comp="102" pin="0"/><net_sink comp="1287" pin=0"/></net>

<net id="1356"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=1"/></net>

<net id="1357"><net_src comp="114" pin="0"/><net_sink comp="1287" pin=2"/></net>

<net id="1358"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=3"/></net>

<net id="1359"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=4"/></net>

<net id="1360"><net_src comp="118" pin="0"/><net_sink comp="1287" pin=5"/></net>

<net id="1361"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=6"/></net>

<net id="1362"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=7"/></net>

<net id="1363"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=8"/></net>

<net id="1364"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=9"/></net>

<net id="1365"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=10"/></net>

<net id="1366"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=11"/></net>

<net id="1367"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=12"/></net>

<net id="1368"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=13"/></net>

<net id="1369"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=14"/></net>

<net id="1370"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=15"/></net>

<net id="1371"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=16"/></net>

<net id="1372"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=17"/></net>

<net id="1373"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=18"/></net>

<net id="1374"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=19"/></net>

<net id="1375"><net_src comp="120" pin="0"/><net_sink comp="1287" pin=20"/></net>

<net id="1376"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=21"/></net>

<net id="1377"><net_src comp="104" pin="0"/><net_sink comp="1287" pin=22"/></net>

<net id="1378"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=23"/></net>

<net id="1379"><net_src comp="104" pin="0"/><net_sink comp="1287" pin=24"/></net>

<net id="1380"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=25"/></net>

<net id="1381"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=26"/></net>

<net id="1382"><net_src comp="114" pin="0"/><net_sink comp="1287" pin=27"/></net>

<net id="1383"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=28"/></net>

<net id="1384"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=29"/></net>

<net id="1385"><net_src comp="118" pin="0"/><net_sink comp="1287" pin=30"/></net>

<net id="1386"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=31"/></net>

<net id="1387"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=32"/></net>

<net id="1388"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=33"/></net>

<net id="1389"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=34"/></net>

<net id="1390"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=35"/></net>

<net id="1391"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=36"/></net>

<net id="1392"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=37"/></net>

<net id="1393"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=38"/></net>

<net id="1394"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=39"/></net>

<net id="1395"><net_src comp="116" pin="0"/><net_sink comp="1287" pin=40"/></net>

<net id="1396"><net_src comp="116" pin="0"/><net_sink comp="1287" pin=41"/></net>

<net id="1397"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=42"/></net>

<net id="1398"><net_src comp="110" pin="0"/><net_sink comp="1287" pin=43"/></net>

<net id="1399"><net_src comp="104" pin="0"/><net_sink comp="1287" pin=44"/></net>

<net id="1400"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=45"/></net>

<net id="1401"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=46"/></net>

<net id="1402"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=47"/></net>

<net id="1403"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=48"/></net>

<net id="1404"><net_src comp="116" pin="0"/><net_sink comp="1287" pin=49"/></net>

<net id="1405"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=50"/></net>

<net id="1406"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=51"/></net>

<net id="1407"><net_src comp="110" pin="0"/><net_sink comp="1287" pin=52"/></net>

<net id="1408"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=53"/></net>

<net id="1409"><net_src comp="122" pin="0"/><net_sink comp="1287" pin=54"/></net>

<net id="1410"><net_src comp="104" pin="0"/><net_sink comp="1287" pin=55"/></net>

<net id="1411"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=56"/></net>

<net id="1412"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=57"/></net>

<net id="1413"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=58"/></net>

<net id="1414"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=59"/></net>

<net id="1415"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=60"/></net>

<net id="1416"><net_src comp="110" pin="0"/><net_sink comp="1287" pin=61"/></net>

<net id="1417"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=62"/></net>

<net id="1418"><net_src comp="48" pin="0"/><net_sink comp="1287" pin=63"/></net>

<net id="1419"><net_src comp="116" pin="0"/><net_sink comp="1287" pin=64"/></net>

<net id="1424"><net_src comp="844" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1425"><net_src comp="1287" pin="66"/><net_sink comp="1420" pin=1"/></net>

<net id="1433"><net_src comp="140" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1434"><net_src comp="1426" pin="5"/><net_sink comp="168" pin=2"/></net>

<net id="1438"><net_src comp="146" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1441"><net_src comp="1435" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1445"><net_src comp="150" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1447"><net_src comp="1442" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1448"><net_src comp="1442" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1452"><net_src comp="154" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1459"><net_src comp="158" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1462"><net_src comp="1456" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1466"><net_src comp="303" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1470"><net_src comp="309" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1475"><net_src comp="403" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="870" pin=65"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="1009" pin=65"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="1148" pin=65"/></net>

<net id="1479"><net_src comp="1472" pin="1"/><net_sink comp="1287" pin=65"/></net>

<net id="1483"><net_src comp="411" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1488"><net_src comp="423" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1493"><net_src comp="429" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1497"><net_src comp="435" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1502"><net_src comp="447" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1507"><net_src comp="175" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1512"><net_src comp="188" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1517"><net_src comp="201" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1522"><net_src comp="214" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1527"><net_src comp="484" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1532"><net_src comp="494" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1537"><net_src comp="530" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1542"><net_src comp="554" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1547"><net_src comp="564" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1552"><net_src comp="600" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1557"><net_src comp="624" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1562"><net_src comp="634" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1567"><net_src comp="670" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1572"><net_src comp="694" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1577"><net_src comp="704" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1582"><net_src comp="740" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1587"><net_src comp="1003" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1426" pin=4"/></net>

<net id="1592"><net_src comp="1142" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1426" pin=3"/></net>

<net id="1597"><net_src comp="1281" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1426" pin=2"/></net>

<net id="1602"><net_src comp="1420" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1426" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new409 : in_V_V | {4 }
	Port: Conv1DMac_new409 : weights14_m_weights_3 | {3 4 }
	Port: Conv1DMac_new409 : weights14_m_weights_2 | {3 4 }
	Port: Conv1DMac_new409 : weights14_m_weights_1 | {3 4 }
	Port: Conv1DMac_new409 : weights14_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten8 : 1
		indvar_flatten_next8 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_162_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_884 : 1
		tmp_163_mid : 2
		nm_2 : 3
		tmp_857 : 2
		sf_mid2 : 2
		tmp_953 : 4
		tmp_162_mid1 : 5
		tmp_162_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_137 : 4
		tmp_157 : 3
		StgValue_46 : 4
		sf_2 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights14_m_weights_4 : 1
		weights14_m_weights_5 : 2
		weights14_m_weights_6 : 1
		weights14_m_weights_7 : 2
		weights14_m_weights_8 : 1
		weights14_m_weights_9 : 2
		weights14_m_weights_10 : 1
		weights14_m_weights_11 : 2
	State 4
		p_0132_cast_cast : 1
		p_Val2_s_184 : 2
		tmp_954 : 3
		tmp_112 : 3
		tmp_955 : 3
		tmp_956 : 3
		tmp_140 : 4
		tmp_141 : 3
		tmp_142 : 4
		tmp_143 : 5
		p_0132_1_cast_cast : 1
		p_Val2_1 : 2
		tmp_957 : 3
		tmp_115 : 3
		tmp_958 : 3
		tmp_959 : 3
		tmp_146 : 4
		tmp_147 : 3
		tmp_148 : 4
		tmp_279_1 : 5
		p_0132_2_cast_cast : 1
		p_Val2_2 : 2
		tmp_960 : 3
		tmp_118 : 3
		tmp_961 : 3
		tmp_962 : 3
		tmp_150 : 4
		tmp_151 : 3
		tmp_152 : 4
		tmp_279_2 : 5
		p_0132_3_cast_cast : 1
		p_Val2_3 : 2
		tmp_963 : 3
		tmp_121 : 3
		tmp_964 : 3
		tmp_965 : 3
		tmp_154 : 4
		tmp_155 : 3
		tmp_156 : 4
		tmp_279_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		p_Val2_s : 3
		p_Val2_23_1 : 3
		p_Val2_23_2 : 3
		p_Val2_23_3 : 3
	State 6
		StgValue_152 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_123_fu_870       |    0    |    0    |   273   |
|    mux   |       tmp_124_fu_1009       |    0    |    0    |   273   |
|          |       tmp_125_fu_1148       |    0    |    0    |   273   |
|          |       tmp_126_fu_1287       |    0    |    0    |   273   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next8_fu_309 |    0    |    0    |    32   |
|          |         nm_2_fu_363         |    0    |    0    |    15   |
|          |        tmp_137_fu_423       |    0    |    0    |    21   |
|          |         sf_2_fu_435         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_441  |    0    |    0    |    23   |
|          |         tmp1_fu_769         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_775   |    0    |    0    |    8    |
|          |         tmp2_fu_792         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_798   |    0    |    0    |    8    |
|          |         tmp3_fu_815         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_821   |    0    |    0    |    8    |
|          |         tmp4_fu_838         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_844   |    0    |    0    |    8    |
|          |       p_Val2_s_fu_1003      |    0    |    0    |    15   |
|          |     p_Val2_23_1_fu_1142     |    0    |    0    |    15   |
|          |     p_Val2_23_2_fu_1281     |    0    |    0    |    15   |
|          |     p_Val2_23_3_fu_1420     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_184_fu_470     |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_540       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_610       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_680       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten8_fu_303  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_315   |    0    |    0    |    13   |
|          |        tmp_884_fu_351       |    0    |    0    |    13   |
|   icmp   |        tmp_157_fu_429       |    0    |    0    |    13   |
|          |        tmp_143_fu_530       |    0    |    0    |    11   |
|          |       tmp_279_1_fu_600      |    0    |    0    |    11   |
|          |       tmp_279_2_fu_670      |    0    |    0    |    11   |
|          |       tmp_279_3_fu_740      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_321        |    0    |    0    |    7    |
|          |      tmp_162_mid_fu_329     |    0    |    0    |    14   |
|          |       nm_t_mid_fu_337       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_375       |    0    |    0    |    9    |
|          |     tmp_162_mid2_fu_395     |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_403      |    0    |    0    |    6    |
|          |        nm_mid2_fu_411       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_447 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_163_mid_fu_357     |    0    |    0    |    2    |
|          |      qb_assign_2_fu_761     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_784    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_807    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_830    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_857_fu_369       |    0    |    0    |    2    |
|          |        tmp_140_fu_506       |    0    |    0    |    2    |
|    or    |        tmp_146_fu_576       |    0    |    0    |    2    |
|          |        tmp_150_fu_646       |    0    |    0    |    2    |
|          |        tmp_154_fu_716       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_345 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_162      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_152_write_fu_168  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_291         |    0    |    0    |    0    |
|          |        tmp_953_fu_383       |    0    |    0    |    0    |
|   trunc  |        tmp_956_fu_502       |    0    |    0    |    0    |
|          |        tmp_959_fu_572       |    0    |    0    |    0    |
|          |        tmp_962_fu_642       |    0    |    0    |    0    |
|          |        tmp_965_fu_712       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_295        |    0    |    0    |    0    |
|          |     tmp_162_mid1_fu_387     |    0    |    0    |    0    |
|          |        tmp_142_fu_522       |    0    |    0    |    0    |
|bitconcatenate|        tmp_148_fu_592       |    0    |    0    |    0    |
|          |        tmp_152_fu_662       |    0    |    0    |    0    |
|          |        tmp_156_fu_732       |    0    |    0    |    0    |
|          |      tmp_V_413_fu_1426      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_419       |    0    |    0    |    0    |
|          |        tmp_138_fu_455       |    0    |    0    |    0    |
|   zext   |        tmp_144_fu_765       |    0    |    0    |    0    |
|          |       tmp_280_1_fu_788      |    0    |    0    |    0    |
|          |       tmp_280_2_fu_811      |    0    |    0    |    0    |
|          |       tmp_280_3_fu_834      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast_cast_fu_462    |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_466   |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_536  |    0    |    0    |    0    |
|          |  p_0132_2_cast_cast_fu_606  |    0    |    0    |    0    |
|   sext   |  p_0132_3_cast_cast_fu_676  |    0    |    0    |    0    |
|          |        tmp_113_fu_758       |    0    |    0    |    0    |
|          |        tmp_116_fu_781       |    0    |    0    |    0    |
|          |        tmp_119_fu_804       |    0    |    0    |    0    |
|          |        tmp_122_fu_827       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_954_fu_476       |    0    |    0    |    0    |
|          |        tmp_955_fu_494       |    0    |    0    |    0    |
|          |        tmp_957_fu_546       |    0    |    0    |    0    |
| bitselect|        tmp_958_fu_564       |    0    |    0    |    0    |
|          |        tmp_960_fu_616       |    0    |    0    |    0    |
|          |        tmp_961_fu_634       |    0    |    0    |    0    |
|          |        tmp_963_fu_686       |    0    |    0    |    0    |
|          |        tmp_964_fu_704       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_112_fu_484       |    0    |    0    |    0    |
|          |        tmp_141_fu_512       |    0    |    0    |    0    |
|          |        tmp_115_fu_554       |    0    |    0    |    0    |
|partselect|        tmp_147_fu_582       |    0    |    0    |    0    |
|          |        tmp_118_fu_624       |    0    |    0    |    0    |
|          |        tmp_151_fu_652       |    0    |    0    |    0    |
|          |        tmp_121_fu_694       |    0    |    0    |    0    |
|          |        tmp_155_fu_722       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1689  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten8_reg_1463  |    1   |
|    indvar_flatten8_reg_227    |   25   |
| indvar_flatten_next8_reg_1467 |   25   |
|  indvar_flatten_next_reg_1499 |   16   |
|     indvar_flatten_reg_238    |   16   |
|  macRegisters_0_V_4_reg_1435  |    8   |
|  macRegisters_1_V_4_reg_1442  |    8   |
|  macRegisters_2_V_4_reg_1449  |    8   |
|  macRegisters_3_V_4_reg_1456  |    8   |
|        nm_mid2_reg_1480       |    7   |
|           nm_reg_249          |    7   |
|       nm_t_mid2_reg_1472      |    6   |
|      p_Val2_23_1_reg_1589     |    8   |
|      p_Val2_23_2_reg_1594     |    8   |
|      p_Val2_23_3_reg_1599     |    8   |
|       p_Val2_s_reg_1584       |    8   |
|         sf_2_reg_1494         |    9   |
|           sf_reg_260          |    9   |
|        tmp_112_reg_1524       |    7   |
|        tmp_115_reg_1539       |    7   |
|        tmp_118_reg_1554       |    7   |
|        tmp_121_reg_1569       |    7   |
|        tmp_137_reg_1485       |   14   |
|        tmp_143_reg_1534       |    1   |
|        tmp_157_reg_1490       |    1   |
|       tmp_279_1_reg_1549      |    1   |
|       tmp_279_2_reg_1564      |    1   |
|       tmp_279_3_reg_1579      |    1   |
|        tmp_955_reg_1529       |    1   |
|        tmp_958_reg_1544       |    1   |
|        tmp_961_reg_1559       |    1   |
|        tmp_964_reg_1574       |    1   |
|weights14_m_weights_10_reg_1519|   14   |
| weights14_m_weights_4_reg_1504|   14   |
| weights14_m_weights_6_reg_1509|   14   |
| weights14_m_weights_8_reg_1514|   14   |
+-------------------------------+--------+
|             Total             |   292  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_195 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_208 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_221 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1689  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   292  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   292  |  1725  |
+-----------+--------+--------+--------+--------+
