// Seed: 414527677
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri id_5,
    output uwire id_6
);
  wire id_8;
  assign id_3 = id_0;
  wand id_9;
  initial id_9 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    output uwire id_10,
    input wor id_11,
    input tri0 id_12,
    output wor id_13,
    input uwire id_14,
    output uwire id_15,
    input wire id_16,
    output uwire id_17,
    output wand id_18,
    output wire id_19,
    input uwire id_20,
    input tri1 id_21,
    input tri id_22,
    input supply0 id_23,
    input wire id_24,
    inout tri0 id_25,
    input wor id_26,
    input wand id_27,
    input tri0 id_28,
    input supply1 id_29,
    input tri1 id_30,
    output tri0 id_31,
    input tri1 id_32,
    input wor id_33,
    input tri0 id_34,
    output wire id_35
);
  wire id_37;
  module_0(
      id_25, id_34, id_24, id_19, id_14, id_13, id_10
  );
  wire id_38;
  wire id_39;
  assign id_18 = 1;
endmodule
