// Seed: 2502445442
module module_0 ();
  logic [7:0] id_1;
  ;
  always @* begin : LABEL_0
    id_1[-1] <= (id_1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wor id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wor id_1;
  always #1 id_1 -= -1;
  assign id_5 = -1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  logic id_6;
  wire  id_7;
  ;
  logic [1 'b0 : -1 'b0] id_8, id_9;
  logic id_10;
  ;
endmodule
