PPA Report for Dual-Edge Triggered D Flip-Flop
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 2
IO Count: 3
Cell Count: 14

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 411.35 MHz
Reg-to-Reg Critical Path Delay: 1.731 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
