/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Daire McNamara,<daire.mcnamara@microchip.com>
 * Copyright (C) 2020-2022 Microchip Technology Inc. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_MICROCHIP_MPFS_H_
#define _DT_BINDINGS_CLK_MICROCHIP_MPFS_H_

#define CLK_CPU		0
#define CLK_AXI		1
#define CLK_AHB		2
#define CLK_RTCREF	3

#define CLK_ENVM	4
#define CLK_MAC0	5
#define CLK_MAC1	6
#define CLK_MMC		7
#define CLK_TIMER	8
#define CLK_MMUART0	9
#define CLK_MMUART1	10
#define CLK_MMUART2	11
#define CLK_MMUART3	12
#define CLK_MMUART4	13
#define CLK_SPI0	14
#define CLK_SPI1	15
#define CLK_I2C0	16
#define CLK_I2C1	17
#define CLK_CAN0	18
#define CLK_CAN1	19
#define CLK_USB		20
#define CLK_RESERVED	21
#define CLK_RTC		22
#define CLK_QSPI	23
#define CLK_GPIO0	24
#define CLK_GPIO1	25
#define CLK_GPIO2	26
#define CLK_DDRC	27
#define CLK_FIC0	28
#define CLK_FIC1	29
#define CLK_FIC2	30
#define CLK_FIC3	31
#define CLK_ATHENA	32
#define CLK_CFM		33

#define CLK_MSSPLL	34

#endif	/* _DT_BINDINGS_CLK_MICROCHIP_MPFS_H_ */
