{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 17:27:50 2009 " "Info: Processing started: Fri Mar 13 17:27:50 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] register rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] register rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] 97.727 ns " "Info: Slack time is 97.727 ns for clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "350.14 MHz " "Info: Fmax is restricted to 350.14 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.758 ns + Largest register register " "Info: + Largest register to register requirement is 99.758 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 96.656 ns " "Info: + Latch edge is 96.656 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns -3.344 ns  50 " "Info: Clock period of Destination clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.344 ns " "Info: - Launch edge is -3.344 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns -3.344 ns  50 " "Info: Clock period of Source clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] destination 4.000 ns + Shortest register " "Info: + Shortest clock path from clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.680 ns) 4.000 ns rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG FF_X14_Y1_N13 1 " "Info: 3: + IC(0.980 ns) + CELL(0.680 ns) = 4.000 ns; Loc. = FF_X14_Y1_N13; Fanout = 1; REG Node = 'rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.00 % ) " "Info: Total cell delay = 0.680 ns ( 17.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 83.00 % ) " "Info: Total interconnect delay = 3.320 ns ( 83.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] source 4.002 ns - Longest register " "Info: - Longest clock path from clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 4.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.680 ns) 4.002 ns rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG FF_X4_Y4_N25 2 " "Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 16.99 % ) " "Info: Total cell delay = 0.680 ns ( 16.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.322 ns ( 83.01 % ) " "Info: Total interconnect delay = 3.322 ns ( 83.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.031 ns - Longest register register " "Info: - Longest register to register delay is 2.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG FF_X4_Y4_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.177 ns) 1.916 ns rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder 2 COMB LCCOMB_X14_Y1_N12 1 " "Info: 2: + IC(1.739 ns) + CELL(0.177 ns) = 1.916 ns; Loc. = LCCOMB_X14_Y1_N12; Fanout = 1; COMB Node = 'rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.031 ns rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG FF_X14_Y1_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.031 ns; Loc. = FF_X14_Y1_N13; Fanout = 1; REG Node = 'rg_8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]~feeder rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 14.38 % ) " "Info: Total cell delay = 0.292 ns ( 14.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.739 ns ( 85.62 % ) " "Info: Total interconnect delay = 1.739 ns ( 85.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]~feeder rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.031 ns" { rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]~feeder {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 1.739ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]~feeder rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.031 ns" { rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]~feeder {} rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 1.739ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_25mhz " "Info: No valid register-to-register data paths exist for clock \"clk_25mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] register rg_8:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] register rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] 707 ps " "Info: Minimum slack time is 707 ps for clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"rg_8:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.658 ns + Shortest register register " "Info: + Shortest register to register delay is 0.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rg_8:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG FF_X4_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y5_N3; Fanout = 1; REG Node = 'rg_8:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.177 ns) 0.543 ns rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X4_Y5_N0 1 " "Info: 2: + IC(0.366 ns) + CELL(0.177 ns) = 0.543 ns; Loc. = LCCOMB_X4_Y5_N0; Fanout = 1; COMB Node = 'rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.658 ns rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG FF_X4_Y5_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.658 ns; Loc. = FF_X4_Y5_N1; Fanout = 1; REG Node = 'rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]~feeder rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 44.38 % ) " "Info: Total cell delay = 0.292 ns ( 44.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.366 ns ( 55.62 % ) " "Info: Total interconnect delay = 0.366 ns ( 55.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]~feeder rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.658 ns" { rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]~feeder {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.366ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.344 ns " "Info: + Latch edge is -3.344 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns -3.344 ns  50 " "Info: Clock period of Destination clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.344 ns " "Info: - Launch edge is -3.344 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns -3.344 ns  50 " "Info: Clock period of Source clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] destination 4.000 ns + Longest register " "Info: + Longest clock path from clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.680 ns) 4.000 ns rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG FF_X4_Y5_N1 1 " "Info: 3: + IC(0.980 ns) + CELL(0.680 ns) = 4.000 ns; Loc. = FF_X4_Y5_N1; Fanout = 1; REG Node = 'rg_8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.00 % ) " "Info: Total cell delay = 0.680 ns ( 17.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 83.00 % ) " "Info: Total interconnect delay = 3.320 ns ( 83.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] source 4.000 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.680 ns) 4.000 ns rg_8:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG FF_X4_Y5_N3 1 " "Info: 3: + IC(0.980 ns) + CELL(0.680 ns) = 4.000 ns; Loc. = FF_X4_Y5_N3; Fanout = 1; REG Node = 'rg_8:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 17.00 % ) " "Info: Total cell delay = 0.680 ns ( 17.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 83.00 % ) " "Info: Total interconnect delay = 3.320 ns ( 83.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]~feeder rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.658 ns" { rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]~feeder {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.366ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.340ns 0.980ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] usb_d\[4\] clk_25mhz 4.847 ns register " "Info: tsu for register \"rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"usb_d\[4\]\", clock pin = \"clk_25mhz\") is 4.847 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.526 ns + Longest pin register " "Info: + Longest pin to register delay is 5.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usb_d\[4\] 1 PIN PIN_50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_50; Fanout = 1; PIN Node = 'usb_d\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[4] } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns usb_d\[4\]~input 2 COMB IOIBUF_X13_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOIBUF_X13_Y0_N1; Fanout = 1; COMB Node = 'usb_d\[4\]~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { usb_d[4] usb_d[4]~input } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.077 ns) + CELL(0.465 ns) 5.526 ns rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG FF_X4_Y4_N25 2 " "Info: 3: + IC(4.077 ns) + CELL(0.465 ns) = 5.526 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { usb_d[4]~input rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.449 ns ( 26.22 % ) " "Info: Total cell delay = 1.449 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.077 ns ( 73.78 % ) " "Info: Total interconnect delay = 4.077 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { usb_d[4] usb_d[4]~input rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.526 ns" { usb_d[4] {} usb_d[4]~input {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.077ns } { 0.000ns 0.984ns 0.465ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_25mhz pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] -3.344 ns - " "Info: - Offset between input clock \"clk_25mhz\" and output clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.344 ns" {  } { { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 184 256 424 200 "clk_25mhz" "" } } } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] destination 4.002 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 4.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.680 ns) 4.002 ns rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG FF_X4_Y4_N25 2 " "Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 16.99 % ) " "Info: Total cell delay = 0.680 ns ( 16.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.322 ns ( 83.01 % ) " "Info: Total interconnect delay = 3.322 ns ( 83.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { usb_d[4] usb_d[4]~input rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.526 ns" { usb_d[4] {} usb_d[4]~input {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.077ns } { 0.000ns 0.984ns 0.465ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25mhz usb_wr inst15 7.072 ns register " "Info: tco from clock \"clk_25mhz\" to destination pin \"usb_wr\" through register \"inst15\" is 7.072 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_25mhz pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] -3.344 ns + " "Info: + Offset between input clock \"clk_25mhz\" and output clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.344 ns" {  } { { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 184 256 424 200 "clk_25mhz" "" } } } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] source 4.002 ns + Longest register " "Info: + Longest clock path from clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 4.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.680 ns) 4.002 ns inst15 3 REG FF_X4_Y4_N7 2 " "Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N7; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl inst15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 752 920 984 832 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 16.99 % ) " "Info: Total cell delay = 0.680 ns ( 16.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.322 ns ( 83.01 % ) " "Info: Total interconnect delay = 3.322 ns ( 83.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} inst15 {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 752 920 984 832 "inst15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.153 ns + Longest register pin " "Info: + Longest register to pin delay is 6.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst15 1 REG FF_X4_Y4_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y4_N7; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 752 920 984 832 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.737 ns) + CELL(2.416 ns) 6.153 ns usb_wr~output 2 COMB IOOBUF_X34_Y17_N23 1 " "Info: 2: + IC(3.737 ns) + CELL(2.416 ns) = 6.153 ns; Loc. = IOOBUF_X34_Y17_N23; Fanout = 1; COMB Node = 'usb_wr~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { inst15 usb_wr~output } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 832 1192 1368 848 "usb_wr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.153 ns usb_wr 3 PIN PIN_98 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 6.153 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'usb_wr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { usb_wr~output usb_wr } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 832 1192 1368 848 "usb_wr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 39.27 % ) " "Info: Total cell delay = 2.416 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 60.73 % ) " "Info: Total interconnect delay = 3.737 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { inst15 usb_wr~output usb_wr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.153 ns" { inst15 {} usb_wr~output {} usb_wr {} } { 0.000ns 3.737ns 0.000ns } { 0.000ns 2.416ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} inst15 {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { inst15 usb_wr~output usb_wr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.153 ns" { inst15 {} usb_wr~output {} usb_wr {} } { 0.000ns 3.737ns 0.000ns } { 0.000ns 2.416ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mode_usb_n usb_d\[4\] 7.554 ns Longest " "Info: Longest tpd from source pin \"mode_usb_n\" to destination pin \"usb_d\[4\]\" is 7.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode_usb_n 1 PIN PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'mode_usb_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 320 248 424 336 "mode_usb_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns mode_usb_n~input 2 COMB IOIBUF_X0_Y11_N8 3 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X0_Y11_N8; Fanout = 3; COMB Node = 'mode_usb_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { mode_usb_n mode_usb_n~input } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 320 248 424 336 "mode_usb_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.487 ns) 3.354 ns inst27 3 COMB LCCOMB_X4_Y4_N6 8 " "Info: 3: + IC(1.893 ns) + CELL(0.487 ns) = 3.354 ns; Loc. = LCCOMB_X4_Y4_N6; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { mode_usb_n~input inst27 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 744 1040 1104 792 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(2.531 ns) 7.554 ns usb_d\[4\]~output 4 COMB IOOBUF_X13_Y0_N2 1 " "Info: 4: + IC(1.669 ns) + CELL(2.531 ns) = 7.554 ns; Loc. = IOOBUF_X13_Y0_N2; Fanout = 1; COMB Node = 'usb_d\[4\]~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { inst27 usb_d[4]~output } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.554 ns usb_d\[4\] 5 PIN PIN_50 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.554 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'usb_d\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { usb_d[4]~output usb_d[4] } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.992 ns ( 52.85 % ) " "Info: Total cell delay = 3.992 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.562 ns ( 47.15 % ) " "Info: Total interconnect delay = 3.562 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.554 ns" { mode_usb_n mode_usb_n~input inst27 usb_d[4]~output usb_d[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.554 ns" { mode_usb_n {} mode_usb_n~input {} inst27 {} usb_d[4]~output {} usb_d[4] {} } { 0.000ns 0.000ns 1.893ns 1.669ns 0.000ns } { 0.000ns 0.974ns 0.487ns 2.531ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] usb_d\[3\] clk_25mhz -4.171 ns register " "Info: th for register \"rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"usb_d\[3\]\", clock pin = \"clk_25mhz\") is -4.171 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_25mhz pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] -3.344 ns + " "Info: + Offset between input clock \"clk_25mhz\" and output clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.344 ns" {  } { { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 184 256 424 200 "clk_25mhz" "" } } } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] destination 4.002 ns + Longest register " "Info: + Longest clock path from clock \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 4.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 2.340 ns pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.680 ns) 4.002 ns rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG FF_X4_Y4_N5 2 " "Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N5; Fanout = 2; REG Node = 'rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 16.99 % ) " "Info: Total cell delay = 0.680 ns ( 16.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.322 ns ( 83.01 % ) " "Info: Total interconnect delay = 3.322 ns ( 83.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.041 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usb_d\[3\] 1 PIN PIN_44 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'usb_d\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[3] } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns usb_d\[3\]~input 2 COMB IOIBUF_X5_Y0_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOIBUF_X5_Y0_N15; Fanout = 1; COMB Node = 'usb_d\[3\]~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { usb_d[3] usb_d[3]~input } "NODE_NAME" } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.582 ns) + CELL(0.465 ns) 5.041 ns rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG FF_X4_Y4_N5 2 " "Info: 3: + IC(3.582 ns) + CELL(0.465 ns) = 5.041 ns; Loc. = FF_X4_Y4_N5; Fanout = 2; REG Node = 'rg_8:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { usb_d[3]~input rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.459 ns ( 28.94 % ) " "Info: Total cell delay = 1.459 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.582 ns ( 71.06 % ) " "Info: Total interconnect delay = 3.582 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { usb_d[3] usb_d[3]~input rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { usb_d[3] {} usb_d[3]~input {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.582ns } { 0.000ns 0.994ns 0.465ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.002 ns" { pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] {} pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 2.340ns 0.982ns } { 0.000ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { usb_d[3] usb_d[3]~input rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { usb_d[3] {} usb_d[3]~input {} rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.582ns } { 0.000ns 0.994ns 0.465ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 17:27:51 2009 " "Info: Processing ended: Fri Mar 13 17:27:51 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
