
---------- Begin Simulation Statistics ----------
final_tick                                93285120000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146999                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682936                       # Number of bytes of host memory used
host_op_rate                                   147289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   680.27                       # Real time elapsed on the host
host_tick_rate                              137128564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093285                       # Number of seconds simulated
sim_ticks                                 93285120000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.692614                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095455                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101916                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81375                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727824                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                319                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             839                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              520                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478070                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65436                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          202                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196799                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.865702                       # CPI: cycles per instruction
system.cpu.discardedOps                        190763                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610169                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402128                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001311                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        53633752                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.535991                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        186570240                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531742     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693541     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950778     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196799                       # Class of committed instruction
system.cpu.tickCycles                       132936488                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   115                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       360962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        726436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423388                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1566                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             168671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       269778                       # Transaction distribution
system.membus.trans_dist::CleanEvict            91154                       # Transaction distribution
system.membus.trans_dist::ReadExReq            196833                       # Transaction distribution
system.membus.trans_dist::ReadExResp           196832                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        168671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1091939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1091939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40657984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40657984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            365504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  365504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              365504                       # Request fanout histogram
system.membus.respLayer1.occupancy         1990237500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1884878000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       872886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          200241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286351                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425330                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84146496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               84213632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          362470                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17265792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1074899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1073211     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1678      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1074899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1315104000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067522997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               346848                       # number of demand (read+write) hits
system.l2.demand_hits::total                   346922                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data              346848                       # number of overall hits
system.l2.overall_hits::total                  346922                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             364834                       # number of demand (read+write) misses
system.l2.demand_misses::total                 365507                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            364834                       # number of overall misses
system.l2.overall_misses::total                365507                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32208250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32260983000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52733000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32208250000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32260983000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.900937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.512636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.513043                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.900937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.512636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.513043                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78355.126300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88281.930960                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88263.652953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78355.126300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88281.930960                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88263.652953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              269778                       # number of writebacks
system.l2.writebacks::total                    269778                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        364831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            365504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       364831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           365504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46003000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28559752000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28605755000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46003000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28559752000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28605755000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.512632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.513039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.512632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.513039                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68355.126300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78282.141594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78263.863049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68355.126300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78282.141594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78263.863049                       # average overall mshr miss latency
system.l2.replacements                         362470                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       603108                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           603108                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       603108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       603108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             89519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89519                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          196833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              196833                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17984249500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17984249500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.687381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.687381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91368.060742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91368.060742                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       196833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         196833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16015929500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16015929500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.687381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.687381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81368.111546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81368.111546                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78355.126300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78355.126300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46003000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46003000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68355.126300                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68355.126300                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        257329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            257329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       168001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          168001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14224000500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14224000500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.394990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.394990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84666.165678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84666.165678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       167998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       167998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12543822500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12543822500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.394983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.394983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74666.499006                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74666.499006                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4033.860570                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423236                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366566                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.882619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.550333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.732473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3987.577764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11752710                       # Number of tag accesses
system.l2.tags.data_accesses                 11752710                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23349184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23392256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17265792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17265792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          364831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              365504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       269778                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269778                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            461724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         250299126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             250760850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       461724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           461724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185086239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185086239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185086239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           461724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        250299126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            435847089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    269773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    361526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012925538500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16029                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16029                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              996572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             254096                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      365504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269778                       # Number of write requests accepted
system.mem_ctrls.readBursts                    365504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3305                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16571                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6766083750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1810995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13557315000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18680.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37430.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   175836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124862                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                365504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  278197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       331232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    122.100087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.311361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   167.323495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       247879     74.84%     74.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        54297     16.39%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6828      2.06%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2911      0.88%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10812      3.26%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          726      0.22%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          531      0.16%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          477      0.14%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6771      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       331232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.595234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.997394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          15831     98.76%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          153      0.95%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           13      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16029                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.828498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.794566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9843     61.41%     61.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              209      1.30%     62.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4916     30.67%     93.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1015      6.33%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.22%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16029                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23180736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  211520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17263616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23392256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17265792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       248.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    250.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93285085000                       # Total gap between requests
system.mem_ctrls.avgGap                     146840.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23137664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17263616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 461724.227829690324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 248031668.930693328381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185062912.498799383640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       364831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       269778                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18423000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13538892000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2259230592750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27374.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37110.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8374406.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1172259480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            623047920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1283279340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          699198120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7363387200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29474337480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11000991360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51616500900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.319767                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28306832250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3114800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61863487750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1192829820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            633977520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1302821520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          708865560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7363387200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29935708020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10612468800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51750058440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.751481                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27292824750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3114800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62877495250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663107                       # number of overall hits
system.cpu.icache.overall_hits::total         9663107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55395500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55395500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55395500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55395500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663854                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663854                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74157.295850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74157.295850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74157.295850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74157.295850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54648500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54648500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73157.295850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73157.295850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73157.295850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73157.295850                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55395500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55395500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74157.295850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74157.295850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54648500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54648500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73157.295850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73157.295850                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.994380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.886212                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.994380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328455                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51320215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51320215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51320724                       # number of overall hits
system.cpu.dcache.overall_hits::total        51320724                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762002                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       769912                       # number of overall misses
system.cpu.dcache.overall_misses::total        769912                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38661331993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38661331993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38661331993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38661331993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090636                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014780                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50736.522992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50736.522992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50215.260956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50215.260956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195925                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3245                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.377504                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       603108                       # number of writebacks
system.cpu.dcache.writebacks::total            603108                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711682                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711682                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36320626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36320626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36922149499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36922149499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51608.146473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51608.146473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51880.122722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51880.122722                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710657                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40714526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40714526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17382859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17382859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41641.975057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41641.975057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16964682000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16964682000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40641.269689                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40641.269689                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21278472493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21278472493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61754.417131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61754.417131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19355944500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19355944500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67594.933858                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67594.933858                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    601522999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    601522999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76093.991018                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76093.991018                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.719273                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.112084                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.719273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          579                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104893105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104893105                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93285120000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
