#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 23 08:21:19 2020
# Process ID: 19824
# Current directory: C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8716 C:\Users\fay\Documents\GitHub\Computer-Organization-experiment\Lab3_Booth_2\Booth\Booth.xpr
# Log file: C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/vivado.log
# Journal file: C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth'
INFO: [Project 1-313] Project file moved from 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth/Booth' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 23 08:41:20 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================== 测试未通过 ==================
在第           1个测试样例中出错
输入：-123, -114
输出： -3365
正确答案： 14022
$finish called at time : 95 ns : File "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 767.773 ; gain = 29.527
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
================== 测试未通过 ==================
在第           1个测试样例中出错
输入：-123, -114
输出： -3365
正确答案： 14022
$finish called at time : 95 ns : File "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 768.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
================== 测试未通过 ==================
在第           1个测试样例中出错
输入：-123, -114
输出： -3365
正确答案： 14022
$finish called at time : 95 ns : File "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
================== 测试未通过 ==================
在第           1个测试样例中出错
输入：-123, -114
输出： -3365
正确答案： 14022
$finish called at time : 95 ns : File "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 10:26:49 2020...
