--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf an070_lcd_char.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Paths for end point ax_pwm_m0/pwm_r (SLICE_X21Y23.D4), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/period_cnt_13 (FF)
  Destination:          ax_pwm_m0/pwm_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/period_cnt_13 to ax_pwm_m0/pwm_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.BQ      Tcko                  0.476   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/period_cnt_13
    SLICE_X22Y22.D2      net (fanout=2)        1.219   ax_pwm_m0/period_cnt<13>
    SLICE_X22Y22.COUT    Topcyd                0.343   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_lutdi3
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
    SLICE_X22Y23.AMUX    Tcina                 0.230   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
    SLICE_X21Y23.D4      net (fanout=1)        0.518   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
    SLICE_X21Y23.CLK     Tas                   0.373   ax_pwm_m0/pwm_r
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<5>
                                                       ax_pwm_m0/pwm_r
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (1.422ns logic, 1.740ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/period_cnt_1 (FF)
  Destination:          ax_pwm_m0/pwm_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/period_cnt_1 to ax_pwm_m0/pwm_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.BQ      Tcko                  0.476   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/period_cnt_1
    SLICE_X22Y22.A1      net (fanout=2)        1.046   ax_pwm_m0/period_cnt<1>
    SLICE_X22Y22.COUT    Topcya                0.482   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_lutdi
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
    SLICE_X22Y23.AMUX    Tcina                 0.230   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
    SLICE_X21Y23.D4      net (fanout=1)        0.518   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
    SLICE_X21Y23.CLK     Tas                   0.373   ax_pwm_m0/pwm_r
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<5>
                                                       ax_pwm_m0/pwm_r
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (1.561ns logic, 1.567ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/period_cnt_13 (FF)
  Destination:          ax_pwm_m0/pwm_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/period_cnt_13 to ax_pwm_m0/pwm_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.BQ      Tcko                  0.476   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/period_cnt_13
    SLICE_X22Y22.D2      net (fanout=2)        1.219   ax_pwm_m0/period_cnt<13>
    SLICE_X22Y22.COUT    Topcyd                0.312   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_lut<3>
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>
    SLICE_X22Y23.AMUX    Tcina                 0.230   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
    SLICE_X21Y23.D4      net (fanout=1)        0.518   ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>
    SLICE_X21Y23.CLK     Tas                   0.373   ax_pwm_m0/pwm_r
                                                       ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<5>
                                                       ax_pwm_m0/pwm_r
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.391ns logic, 1.740ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point ax_pwm_m0/period_cnt_21 (SLICE_X20Y25.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/duty_r (FF)
  Destination:          ax_pwm_m0/period_cnt_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/duty_r to ax_pwm_m0/period_cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DMUX    Tshcko                0.518   ax_pwm_m0/pwm_r
                                                       ax_pwm_m0/duty_r
    SLICE_X20Y20.A4      net (fanout=8)        0.734   ax_pwm_m0/duty_r
    SLICE_X20Y20.COUT    Topcya                0.472   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/Maccum_period_cnt_lut<0>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<11>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<19>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CLK     Tcinck                0.307   ax_pwm_m0/period_cnt<21>
                                                       ax_pwm_m0/Maccum_period_cnt_xor<21>
                                                       ax_pwm_m0/period_cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.661ns logic, 0.828ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/duty_r (FF)
  Destination:          ax_pwm_m0/period_cnt_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/duty_r to ax_pwm_m0/period_cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DMUX    Tshcko                0.518   ax_pwm_m0/pwm_r
                                                       ax_pwm_m0/duty_r
    SLICE_X20Y21.A5      net (fanout=8)        0.460   ax_pwm_m0/duty_r
    SLICE_X20Y21.COUT    Topcya                0.472   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/Maccum_period_cnt_lut<4>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<11>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<19>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CLK     Tcinck                0.307   ax_pwm_m0/period_cnt<21>
                                                       ax_pwm_m0/Maccum_period_cnt_xor<21>
                                                       ax_pwm_m0/period_cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (1.570ns logic, 0.551ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/period_cnt_3 (FF)
  Destination:          ax_pwm_m0/period_cnt_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.999ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/period_cnt_3 to ax_pwm_m0/period_cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DQ      Tcko                  0.476   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/period_cnt_3
    SLICE_X20Y20.D5      net (fanout=2)        0.468   ax_pwm_m0/period_cnt<3>
    SLICE_X20Y20.COUT    Topcyd                0.290   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/period_cnt<3>_rt
                                                       ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<11>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<19>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CLK     Tcinck                0.307   ax_pwm_m0/period_cnt<21>
                                                       ax_pwm_m0/Maccum_period_cnt_xor<21>
                                                       ax_pwm_m0/period_cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (1.437ns logic, 0.562ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point ax_pwm_m0/period_cnt_20 (SLICE_X20Y25.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/duty_r (FF)
  Destination:          ax_pwm_m0/period_cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/duty_r to ax_pwm_m0/period_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DMUX    Tshcko                0.518   ax_pwm_m0/pwm_r
                                                       ax_pwm_m0/duty_r
    SLICE_X20Y20.A4      net (fanout=8)        0.734   ax_pwm_m0/duty_r
    SLICE_X20Y20.COUT    Topcya                0.472   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/Maccum_period_cnt_lut<0>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<11>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<19>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CLK     Tcinck                0.240   ax_pwm_m0/period_cnt<21>
                                                       ax_pwm_m0/Maccum_period_cnt_xor<21>
                                                       ax_pwm_m0/period_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.594ns logic, 0.828ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/duty_r (FF)
  Destination:          ax_pwm_m0/period_cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/duty_r to ax_pwm_m0/period_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DMUX    Tshcko                0.518   ax_pwm_m0/pwm_r
                                                       ax_pwm_m0/duty_r
    SLICE_X20Y21.A5      net (fanout=8)        0.460   ax_pwm_m0/duty_r
    SLICE_X20Y21.COUT    Topcya                0.472   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/Maccum_period_cnt_lut<4>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<11>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<19>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CLK     Tcinck                0.240   ax_pwm_m0/period_cnt<21>
                                                       ax_pwm_m0/Maccum_period_cnt_xor<21>
                                                       ax_pwm_m0/period_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.503ns logic, 0.551ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_pwm_m0/period_cnt_3 (FF)
  Destination:          ax_pwm_m0/period_cnt_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_pwm_m0/period_cnt_3 to ax_pwm_m0/period_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DQ      Tcko                  0.476   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/period_cnt_3
    SLICE_X20Y20.D5      net (fanout=2)        0.468   ax_pwm_m0/period_cnt<3>
    SLICE_X20Y20.COUT    Topcyd                0.290   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/period_cnt<3>_rt
                                                       ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<3>
    SLICE_X20Y21.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<11>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<11>
    SLICE_X20Y23.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<15>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   ax_pwm_m0/Maccum_period_cnt_cy<15>
    SLICE_X20Y24.COUT    Tbyp                  0.091   ax_pwm_m0/period_cnt<19>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   ax_pwm_m0/Maccum_period_cnt_cy<19>
    SLICE_X20Y25.CLK     Tcinck                0.240   ax_pwm_m0/period_cnt<21>
                                                       ax_pwm_m0/Maccum_period_cnt_xor<21>
                                                       ax_pwm_m0/period_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (1.370ns logic, 0.562ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ax_pwm_m0/period_cnt_1 (SLICE_X20Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_pwm_m0/period_cnt_0 (FF)
  Destination:          ax_pwm_m0/period_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_pwm_m0/period_cnt_0 to ax_pwm_m0/period_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.AQ      Tcko                  0.200   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/period_cnt_0
    SLICE_X20Y20.AX      net (fanout=3)        0.118   ax_pwm_m0/period_cnt<0>
    SLICE_X20Y20.CLK     Tckdi       (-Th)    -0.146   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<3>
                                                       ax_pwm_m0/period_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.346ns logic, 0.118ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point ax_pwm_m0/period_cnt_5 (SLICE_X20Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_pwm_m0/period_cnt_4 (FF)
  Destination:          ax_pwm_m0/period_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_pwm_m0/period_cnt_4 to ax_pwm_m0/period_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.200   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/period_cnt_4
    SLICE_X20Y21.AX      net (fanout=3)        0.118   ax_pwm_m0/period_cnt<4>
    SLICE_X20Y21.CLK     Tckdi       (-Th)    -0.146   ax_pwm_m0/period_cnt<7>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<7>
                                                       ax_pwm_m0/period_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.346ns logic, 0.118ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point ax_pwm_m0/period_cnt_0 (SLICE_X20Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_pwm_m0/period_cnt_0 (FF)
  Destination:          ax_pwm_m0/period_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_pwm_m0/period_cnt_0 to ax_pwm_m0/period_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.AQ      Tcko                  0.200   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/period_cnt_0
    SLICE_X20Y20.A6      net (fanout=3)        0.033   ax_pwm_m0/period_cnt<0>
    SLICE_X20Y20.CLK     Tah         (-Th)    -0.238   ax_pwm_m0/period_cnt<3>
                                                       ax_pwm_m0/Maccum_period_cnt_lut<0>
                                                       ax_pwm_m0/Maccum_period_cnt_cy<3>
                                                       ax_pwm_m0/period_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.438ns logic, 0.033ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: video_pll_m0/clkfbout
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: clk_bufg_BUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: clk_bufg_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkout0 = PERIOD TIMEGRP 
"video_pll_m0_clkout0" TS_sys_clk_pin         * 0.66 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2542 paths analyzed, 568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.945ns.
--------------------------------------------------------------------------------

Paths for end point osd_display_m0/v_data_14 (SLICE_X12Y1.C2), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_9 (FF)
  Destination:          osd_display_m0/v_data_14 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.429 - 0.452)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_9 to osd_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.BQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_9
    DSP48_X1Y0.B9        net (fanout=3)        1.059   osd_display_m0/timing_gen_xy_m0/x_cnt<9>
    DSP48_X1Y0.M14       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X12Y1.C2       net (fanout=1)        2.002   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<14>
    SLICE_X12Y1.CLK      Tas                   0.349   osd_display_m0/v_data<15>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT61
                                                       osd_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (4.719ns logic, 3.061ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_10 (FF)
  Destination:          osd_display_m0/v_data_14 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.429 - 0.452)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_10 to osd_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_10
    DSP48_X1Y0.B10       net (fanout=3)        1.047   osd_display_m0/timing_gen_xy_m0/x_cnt<10>
    DSP48_X1Y0.M14       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X12Y1.C2       net (fanout=1)        2.002   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<14>
    SLICE_X12Y1.CLK      Tas                   0.349   osd_display_m0/v_data<15>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT61
                                                       osd_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (4.719ns logic, 3.049ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_4 (FF)
  Destination:          osd_display_m0/v_data_14 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.429 - 0.454)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_4 to osd_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.AQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<7>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_4
    DSP48_X1Y0.B4        net (fanout=4)        0.911   osd_display_m0/timing_gen_xy_m0/x_cnt<4>
    DSP48_X1Y0.M14       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X12Y1.C2       net (fanout=1)        2.002   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<14>
    SLICE_X12Y1.CLK      Tas                   0.349   osd_display_m0/v_data<15>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT61
                                                       osd_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (4.719ns logic, 2.913ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/v_data_19 (SLICE_X13Y1.D3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_9 (FF)
  Destination:          osd_display_m0/v_data_19 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.694ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.429 - 0.452)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_9 to osd_display_m0/v_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.BQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_9
    DSP48_X1Y0.B9        net (fanout=3)        1.059   osd_display_m0/timing_gen_xy_m0/x_cnt<9>
    DSP48_X1Y0.M19       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X13Y1.D3       net (fanout=1)        1.892   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<19>
    SLICE_X13Y1.CLK      Tas                   0.373   osd_display_m0/v_data<19>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT111
                                                       osd_display_m0/v_data_19
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (4.743ns logic, 2.951ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_10 (FF)
  Destination:          osd_display_m0/v_data_19 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.429 - 0.452)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_10 to osd_display_m0/v_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_10
    DSP48_X1Y0.B10       net (fanout=3)        1.047   osd_display_m0/timing_gen_xy_m0/x_cnt<10>
    DSP48_X1Y0.M19       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X13Y1.D3       net (fanout=1)        1.892   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<19>
    SLICE_X13Y1.CLK      Tas                   0.373   osd_display_m0/v_data<19>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT111
                                                       osd_display_m0/v_data_19
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (4.743ns logic, 2.939ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_4 (FF)
  Destination:          osd_display_m0/v_data_19 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.546ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.429 - 0.454)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_4 to osd_display_m0/v_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.AQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<7>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_4
    DSP48_X1Y0.B4        net (fanout=4)        0.911   osd_display_m0/timing_gen_xy_m0/x_cnt<4>
    DSP48_X1Y0.M19       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X13Y1.D3       net (fanout=1)        1.892   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<19>
    SLICE_X13Y1.CLK      Tas                   0.373   osd_display_m0/v_data<19>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT111
                                                       osd_display_m0/v_data_19
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (4.743ns logic, 2.803ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/v_data_18 (SLICE_X13Y1.C1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_9 (FF)
  Destination:          osd_display_m0/v_data_18 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.429 - 0.452)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_9 to osd_display_m0/v_data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.BQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_9
    DSP48_X1Y0.B9        net (fanout=3)        1.059   osd_display_m0/timing_gen_xy_m0/x_cnt<9>
    DSP48_X1Y0.M18       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X13Y1.C1       net (fanout=1)        1.847   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<18>
    SLICE_X13Y1.CLK      Tas                   0.373   osd_display_m0/v_data<19>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT101
                                                       osd_display_m0/v_data_18
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (4.743ns logic, 2.906ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_10 (FF)
  Destination:          osd_display_m0/v_data_18 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.637ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.429 - 0.452)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_10 to osd_display_m0/v_data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_10
    DSP48_X1Y0.B10       net (fanout=3)        1.047   osd_display_m0/timing_gen_xy_m0/x_cnt<10>
    DSP48_X1Y0.M18       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X13Y1.C1       net (fanout=1)        1.847   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<18>
    SLICE_X13Y1.CLK      Tas                   0.373   osd_display_m0/v_data<19>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT101
                                                       osd_display_m0/v_data_18
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (4.743ns logic, 2.894ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_4 (FF)
  Destination:          osd_display_m0/v_data_18 (FF)
  Requirement:          30.303ns
  Data Path Delay:      7.501ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.429 - 0.454)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.142ns

  Clock Uncertainty:          0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.275ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_4 to osd_display_m0/v_data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.AQ       Tcko                  0.476   osd_display_m0/timing_gen_xy_m0/x_cnt<7>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_4
    DSP48_X1Y0.B4        net (fanout=4)        0.911   osd_display_m0/timing_gen_xy_m0/x_cnt<4>
    DSP48_X1Y0.M18       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X13Y1.C1       net (fanout=1)        1.847   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<18>
    SLICE_X13Y1.CLK      Tas                   0.373   osd_display_m0/v_data<19>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT101
                                                       osd_display_m0/v_data_18
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (4.743ns logic, 2.758ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkout0 = PERIOD TIMEGRP "video_pll_m0_clkout0" TS_sys_clk_pin
        * 0.66 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               osd_display_m0/osd_ram_addr_10 (FF)
  Destination:          osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.117 - 0.111)
  Source Clock:         video_clk rising at 30.303ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: osd_display_m0/osd_ram_addr_10 to osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y5.CQ       Tcko                  0.200   osd_display_m0/osd_ram_addr<11>
                                                       osd_display_m0/osd_ram_addr_10
    RAMB16_X1Y2.ADDRA10  net (fanout=2)        0.132   osd_display_m0/osd_ram_addr<10>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.134ns logic, 0.132ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               osd_display_m0/osd_ram_addr_9 (FF)
  Destination:          osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.117 - 0.111)
  Source Clock:         video_clk rising at 30.303ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: osd_display_m0/osd_ram_addr_9 to osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y5.BQ       Tcko                  0.200   osd_display_m0/osd_ram_addr<11>
                                                       osd_display_m0/osd_ram_addr_9
    RAMB16_X1Y2.ADDRA9   net (fanout=2)        0.132   osd_display_m0/osd_ram_addr<9>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.134ns logic, 0.132ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               osd_display_m0/osd_ram_addr_8 (FF)
  Destination:          osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.117 - 0.111)
  Source Clock:         video_clk rising at 30.303ns
  Destination Clock:    video_clk rising at 30.303ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: osd_display_m0/osd_ram_addr_8 to osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y5.AQ       Tcko                  0.200   osd_display_m0/osd_ram_addr<11>
                                                       osd_display_m0/osd_ram_addr_8
    RAMB16_X1Y2.ADDRA8   net (fanout=2)        0.158   osd_display_m0/osd_ram_addr<8>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.134ns logic, 0.158ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkout0 = PERIOD TIMEGRP "video_pll_m0_clkout0" TS_sys_clk_pin
        * 0.66 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.733ns (period - min period limit)
  Period: 30.303ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 27.637ns (period - min period limit)
  Period: 30.303ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: video_pll_m0/clkout0
--------------------------------------------------------------------------------
Slack: 28.904ns (period - min period limit)
  Period: 30.303ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: osd_display_m0/timing_gen_xy_m0/hs_d1/CLK
  Logical resource: osd_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_23/CLK
  Location pin: SLICE_X18Y3.CLK
  Clock network: video_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|      5.244ns|            0|            0|          384|         2542|
| TS_video_pll_m0_clkout0       |     30.303ns|      7.945ns|          N/A|            0|            0|         2542|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.945|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2926 paths, 0 nets, and 679 connections

Design statistics:
   Minimum period:   7.945ns{1}   (Maximum frequency: 125.865MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 02 17:34:29 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



