$date
	Sat Oct 22 22:06:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1041616
b100 !
1"
#1041618
b100 &
b100 %
1$
#1041619
0"
#1041622
b10 &
b10 %
#1041626
b1 &
b1 %
1#
#1041630
b0 &
0#
b0 %
0$
#2059341
b10110 !
1"
#2059342
b10110 &
b10110 %
1$
#2059343
0"
#2059346
b1011 &
b1011 %
#2059350
b100010 &
b100010 %
#2059354
b10001 &
b10001 %
#2059358
b110100 &
b110100 %
#2059362
b11010 &
b11010 %
#2059366
b1101 &
b1101 %
#2059370
b101000 &
b101000 %
#2059374
b10100 &
b10100 %
#2059378
b1010 &
b1010 %
#2059382
b101 &
b101 %
#2059386
b10000 &
b10000 %
#2059390
b1000 &
b1000 %
#2059394
b100 &
b100 %
#2059398
b10 &
b10 %
#2059402
b1 &
b1 %
1#
#2059406
b0 &
0#
b0 %
0$
#3071743
b10 !
1"
#3071746
b10 &
b10 %
1$
#3071747
0"
#3071750
b1 &
1#
b1 %
#3071754
b0 &
b0 %
0#
0$
#4500012
