/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_TBUS_RSPEC_MUTABLE_H__
#define __REGISTER_INCLUDES_TBUS_RSPEC_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>











#include "tbus_controller_mbe_log_mutable.h"
#include "tbus_controller_sbe_log_mutable.h"
#include "tbus_credit_ctrl_mutable.h"
#include "tbus_ctrl_mutable.h"
#include "tbus_dma_statemachine_mutable.h"
#include "tbus_flush_mutable.h"
#include "tbus_fm_dr_rd_err_log_mutable.h"
#include "tbus_freeze_en0_mutable.h"
#include "tbus_freeze_en1_mutable.h"
#include "tbus_freeze_en2_mutable.h"
#include "tbus_host_slv_credit_mutable.h"
#include "tbus_int_en0_0_mutable.h"
#include "tbus_int_en0_1_mutable.h"
#include "tbus_int_en1_0_mutable.h"
#include "tbus_int_en1_1_mutable.h"
#include "tbus_int_en2_0_mutable.h"
#include "tbus_int_en2_1_mutable.h"
#include "tbus_int_inj_mutable.h"
#include "tbus_int_stat0_mutable.h"
#include "tbus_int_stat1_mutable.h"
#include "tbus_int_stat2_mutable.h"
#include "tbus_ts_mutable.h"
#include "tbus_tx_dr_rd_err_log_mutable.h"

namespace tofinoB0 {
  namespace register_classes {

class TbusRspecMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  TbusRspecMutable(
      int chipNumber, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(), 148, true, write_callback, read_callback, std::string("TbusRspecMutable"))
    {
    }
  TbusRspecMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "TbusRspecMutable")
    {
    }
public:





  TbusCtrlMutable &ctrl() { return ctrl_; }





  TbusFlushMutable &flush() { return flush_; }





  TbusTsMutable &ts() { return ts_; }





  TbusIntStat0Mutable &int_stat0() { return int_stat0_; }





  TbusIntStat1Mutable &int_stat1() { return int_stat1_; }





  TbusIntStat2Mutable &int_stat2() { return int_stat2_; }





  TbusIntEn0_0Mutable &int_en0_0() { return int_en0_0_; }





  TbusIntEn0_1Mutable &int_en0_1() { return int_en0_1_; }





  TbusIntEn1_0Mutable &int_en1_0() { return int_en1_0_; }





  TbusIntEn1_1Mutable &int_en1_1() { return int_en1_1_; }





  TbusIntEn2_0Mutable &int_en2_0() { return int_en2_0_; }





  TbusIntEn2_1Mutable &int_en2_1() { return int_en2_1_; }





  TbusFreezeEn0Mutable &freeze_en0() { return freeze_en0_; }





  TbusFreezeEn1Mutable &freeze_en1() { return freeze_en1_; }





  TbusFreezeEn2Mutable &freeze_en2() { return freeze_en2_; }





  TbusIntInjMutable &int_inj() { return int_inj_; }







  TbusTxDrRdErrLogMutable &tx_dr_rd_err_log(int j0) { return tx_dr_rd_err_log_[j0]; }







  TbusFmDrRdErrLogMutable &fm_dr_rd_err_log(int j0) { return fm_dr_rd_err_log_[j0]; }





  TbusControllerMbeLogMutable &controller_mbe_log() { return controller_mbe_log_; }





  TbusControllerSbeLogMutable &controller_sbe_log() { return controller_sbe_log_; }





  TbusHostSlvCreditMutable &host_slave_credit() { return host_slave_credit_; }





  TbusDmaStatemachineMutable &dma_statemachine() { return dma_statemachine_; }





  TbusCreditCtrlMutable &credit_ctrl() { return credit_ctrl_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (offset >= 0x10 && offset < 0x14) {
      offset -= 0x10;
      if (read_callback_) read_callback_();
      ctrl_.read( offset, data );
    }
    else if (offset >= 0x14 && offset < 0x18) {
      offset -= 0x14;
      if (read_callback_) read_callback_();
      flush_.read( offset, data );
    }
    else if (offset >= 0x18 && offset < 0x1c) {
      offset -= 0x18;
      if (read_callback_) read_callback_();
      ts_.read( offset, data );
    }
    else if (offset >= 0x1c && offset < 0x20) {
      offset -= 0x1c;
      if (read_callback_) read_callback_();
      int_stat0_.read( offset, data );
    }
    else if (offset >= 0x20 && offset < 0x24) {
      offset -= 0x20;
      if (read_callback_) read_callback_();
      int_stat1_.read( offset, data );
    }
    else if (offset >= 0x24 && offset < 0x28) {
      offset -= 0x24;
      if (read_callback_) read_callback_();
      int_stat2_.read( offset, data );
    }
    else if (offset >= 0x28 && offset < 0x2c) {
      offset -= 0x28;
      if (read_callback_) read_callback_();
      int_en0_0_.read( offset, data );
    }
    else if (offset >= 0x2c && offset < 0x30) {
      offset -= 0x2c;
      if (read_callback_) read_callback_();
      int_en0_1_.read( offset, data );
    }
    else if (offset >= 0x30 && offset < 0x34) {
      offset -= 0x30;
      if (read_callback_) read_callback_();
      int_en1_0_.read( offset, data );
    }
    else if (offset >= 0x34 && offset < 0x38) {
      offset -= 0x34;
      if (read_callback_) read_callback_();
      int_en1_1_.read( offset, data );
    }
    else if (offset >= 0x38 && offset < 0x3c) {
      offset -= 0x38;
      if (read_callback_) read_callback_();
      int_en2_0_.read( offset, data );
    }
    else if (offset >= 0x3c && offset < 0x40) {
      offset -= 0x3c;
      if (read_callback_) read_callback_();
      int_en2_1_.read( offset, data );
    }
    else if (offset >= 0x40 && offset < 0x44) {
      offset -= 0x40;
      if (read_callback_) read_callback_();
      freeze_en0_.read( offset, data );
    }
    else if (offset >= 0x44 && offset < 0x48) {
      offset -= 0x44;
      if (read_callback_) read_callback_();
      freeze_en1_.read( offset, data );
    }
    else if (offset >= 0x48 && offset < 0x4c) {
      offset -= 0x48;
      if (read_callback_) read_callback_();
      freeze_en2_.read( offset, data );
    }
    else if (offset >= 0x4c && offset < 0x50) {
      offset -= 0x4c;
      if (read_callback_) read_callback_();
      int_inj_.read( offset, data );
    }
    else if (offset >= 0x50 && offset < 0x60) {
      offset -= 0x50;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      if (read_callback_) read_callback_();
      tx_dr_rd_err_log_[ i0 ].read( offset, data );
    }
    else if (offset >= 0x60 && offset < 0x80) {
      offset -= 0x60;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      if (read_callback_) read_callback_();
      fm_dr_rd_err_log_[ i0 ].read( offset, data );
    }
    else if (offset >= 0x80 && offset < 0x84) {
      offset -= 0x80;
      if (read_callback_) read_callback_();
      controller_mbe_log_.read( offset, data );
    }
    else if (offset >= 0x84 && offset < 0x88) {
      offset -= 0x84;
      if (read_callback_) read_callback_();
      controller_sbe_log_.read( offset, data );
    }
    else if (offset >= 0x88 && offset < 0x8c) {
      offset -= 0x88;
      if (read_callback_) read_callback_();
      host_slave_credit_.read( offset, data );
    }
    else if (offset >= 0x8c && offset < 0x90) {
      offset -= 0x8c;
      if (read_callback_) read_callback_();
      dma_statemachine_.read( offset, data );
    }
    else if (offset >= 0x90 && offset < 0x94) {
      offset -= 0x90;
      if (read_callback_) read_callback_();
      credit_ctrl_.read( offset, data );
    }
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    if (offset >= 0x10 && offset < 0x14) {
      offset -= 0x10;
      ctrl_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x14 && offset < 0x18) {
      offset -= 0x14;
      flush_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x18 && offset < 0x1c) {
      offset -= 0x18;
      ts_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x1c && offset < 0x20) {
      offset -= 0x1c;
      int_stat0_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x20 && offset < 0x24) {
      offset -= 0x20;
      int_stat1_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x24 && offset < 0x28) {
      offset -= 0x24;
      int_stat2_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x28 && offset < 0x2c) {
      offset -= 0x28;
      int_en0_0_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x2c && offset < 0x30) {
      offset -= 0x2c;
      int_en0_1_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x30 && offset < 0x34) {
      offset -= 0x30;
      int_en1_0_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x34 && offset < 0x38) {
      offset -= 0x34;
      int_en1_1_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x38 && offset < 0x3c) {
      offset -= 0x38;
      int_en2_0_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x3c && offset < 0x40) {
      offset -= 0x3c;
      int_en2_1_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x40 && offset < 0x44) {
      offset -= 0x40;
      freeze_en0_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x44 && offset < 0x48) {
      offset -= 0x44;
      freeze_en1_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x48 && offset < 0x4c) {
      offset -= 0x48;
      freeze_en2_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x4c && offset < 0x50) {
      offset -= 0x4c;
      int_inj_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x50 && offset < 0x60) {
      offset -= 0x50;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      tx_dr_rd_err_log_[ i0 ].write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x60 && offset < 0x80) {
      offset -= 0x60;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      fm_dr_rd_err_log_[ i0 ].write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x80 && offset < 0x84) {
      offset -= 0x80;
      controller_mbe_log_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x84 && offset < 0x88) {
      offset -= 0x84;
      controller_sbe_log_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x88 && offset < 0x8c) {
      offset -= 0x88;
      host_slave_credit_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x8c && offset < 0x90) {
      offset -= 0x8c;
      dma_statemachine_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x90 && offset < 0x94) {
      offset -= 0x90;
      credit_ctrl_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    return true;
  }

  void reset(
      
      ) {
    ctrl_.reset();
    flush_.reset();
    ts_.reset();
    int_stat0_.reset();
    int_stat1_.reset();
    int_stat2_.reset();
    int_en0_0_.reset();
    int_en0_1_.reset();
    int_en1_0_.reset();
    int_en1_1_.reset();
    int_en2_0_.reset();
    int_en2_1_.reset();
    freeze_en0_.reset();
    freeze_en1_.reset();
    freeze_en2_.reset();
    int_inj_.reset();
    for (auto &f0 : tx_dr_rd_err_log_) {
      f0.reset();
    }
    for (auto &f0 : fm_dr_rd_err_log_) {
      f0.reset();
    }
    controller_mbe_log_.reset();
    controller_sbe_log_.reset();
    host_slave_credit_.reset();
    dma_statemachine_.reset();
    credit_ctrl_.reset();
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    if (offset >= 0x10 && offset < 0x14) {
      offset -= 0x10;
      r += ctrl_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x14 && offset < 0x18) {
      offset -= 0x14;
      r += flush_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x18 && offset < 0x1c) {
      offset -= 0x18;
      r += ts_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x1c && offset < 0x20) {
      offset -= 0x1c;
      r += int_stat0_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x20 && offset < 0x24) {
      offset -= 0x20;
      r += int_stat1_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x24 && offset < 0x28) {
      offset -= 0x24;
      r += int_stat2_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x28 && offset < 0x2c) {
      offset -= 0x28;
      r += int_en0_0_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x2c && offset < 0x30) {
      offset -= 0x2c;
      r += int_en0_1_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x30 && offset < 0x34) {
      offset -= 0x30;
      r += int_en1_0_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x34 && offset < 0x38) {
      offset -= 0x34;
      r += int_en1_1_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x38 && offset < 0x3c) {
      offset -= 0x38;
      r += int_en2_0_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x3c && offset < 0x40) {
      offset -= 0x3c;
      r += int_en2_1_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x40 && offset < 0x44) {
      offset -= 0x40;
      r += freeze_en0_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x44 && offset < 0x48) {
      offset -= 0x44;
      r += freeze_en1_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x48 && offset < 0x4c) {
      offset -= 0x48;
      r += freeze_en2_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x4c && offset < 0x50) {
      offset -= 0x4c;
      r += int_inj_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x50 && offset < 0x60) {
      offset -= 0x50;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      r += tx_dr_rd_err_log_[ i0 ].to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x60 && offset < 0x80) {
      offset -= 0x60;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      r += fm_dr_rd_err_log_[ i0 ].to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x80 && offset < 0x84) {
      offset -= 0x80;
      r += controller_mbe_log_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x84 && offset < 0x88) {
      offset -= 0x84;
      r += controller_sbe_log_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x88 && offset < 0x8c) {
      offset -= 0x88;
      r += host_slave_credit_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x8c && offset < 0x90) {
      offset -= 0x8c;
      r += dma_statemachine_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x90 && offset < 0x94) {
      offset -= 0x90;
      r += credit_ctrl_.to_string(offset,print_zeros,indent_string) ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    r += ctrl_.to_string(print_zeros,indent_string) ;
    r += flush_.to_string(print_zeros,indent_string) ;
    r += ts_.to_string(print_zeros,indent_string) ;
    r += int_stat0_.to_string(print_zeros,indent_string) ;
    r += int_stat1_.to_string(print_zeros,indent_string) ;
    r += int_stat2_.to_string(print_zeros,indent_string) ;
    r += int_en0_0_.to_string(print_zeros,indent_string) ;
    r += int_en0_1_.to_string(print_zeros,indent_string) ;
    r += int_en1_0_.to_string(print_zeros,indent_string) ;
    r += int_en1_1_.to_string(print_zeros,indent_string) ;
    r += int_en2_0_.to_string(print_zeros,indent_string) ;
    r += int_en2_1_.to_string(print_zeros,indent_string) ;
    r += freeze_en0_.to_string(print_zeros,indent_string) ;
    r += freeze_en1_.to_string(print_zeros,indent_string) ;
    r += freeze_en2_.to_string(print_zeros,indent_string) ;
    r += int_inj_.to_string(print_zeros,indent_string) ;
    for (uint32_t a0=0;a0<4;++a0) {
      r += tx_dr_rd_err_log_[a0].to_string(print_zeros,indent_string) ;
    }
    for (uint32_t a0=0;a0<8;++a0) {
      r += fm_dr_rd_err_log_[a0].to_string(print_zeros,indent_string) ;
    }
    r += controller_mbe_log_.to_string(print_zeros,indent_string) ;
    r += controller_sbe_log_.to_string(print_zeros,indent_string) ;
    r += host_slave_credit_.to_string(print_zeros,indent_string) ;
    r += dma_statemachine_.to_string(print_zeros,indent_string) ;
    r += credit_ctrl_.to_string(print_zeros,indent_string) ;
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  TbusCtrlMutable ctrl_;
  TbusFlushMutable flush_;
  TbusTsMutable ts_;
  TbusIntStat0Mutable int_stat0_;
  TbusIntStat1Mutable int_stat1_;
  TbusIntStat2Mutable int_stat2_;
  TbusIntEn0_0Mutable int_en0_0_;
  TbusIntEn0_1Mutable int_en0_1_;
  TbusIntEn1_0Mutable int_en1_0_;
  TbusIntEn1_1Mutable int_en1_1_;
  TbusIntEn2_0Mutable int_en2_0_;
  TbusIntEn2_1Mutable int_en2_1_;
  TbusFreezeEn0Mutable freeze_en0_;
  TbusFreezeEn1Mutable freeze_en1_;
  TbusFreezeEn2Mutable freeze_en2_;
  TbusIntInjMutable int_inj_;
  std::array< TbusTxDrRdErrLogMutable, 4 > tx_dr_rd_err_log_;
  std::array< TbusFmDrRdErrLogMutable, 8 > fm_dr_rd_err_log_;
  TbusControllerMbeLogMutable controller_mbe_log_;
  TbusControllerSbeLogMutable controller_sbe_log_;
  TbusHostSlvCreditMutable host_slave_credit_;
  TbusDmaStatemachineMutable dma_statemachine_;
  TbusCreditCtrlMutable credit_ctrl_;
private:
  static int StartOffset(
      
      ) {
    int offset=0;
    offset += 0x180000; // to get to tbc
    return offset;
  }

};









  }; // namespace register_classes
}; // namespace tofinoB0

#endif // __REGISTER_INCLUDES_TBUS_RSPEC_MUTABLE_H__
