{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 13:03:44 2006 " "Info: Processing started: Tue Aug 15 13:03:44 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 653 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Rx_register\[1\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a1~portb_datain_reg0 9.04 ns " "Info: Slack time is 9.04 ns for clock \"IFCLK\" between source register \"Rx_register\[1\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a1~portb_datain_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.831 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.831 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.417 ns + " "Info: + Setup relationship between source and destination is 10.417 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.764 ns + Largest " "Info: + Largest clock skew is 2.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.514 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 5.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.055 ns SLRD~reg0 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.055 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.869 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G3 307 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.869 ns; Loc. = CLKCTRL_G3; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.858 ns) 5.514 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a1~portb_datain_reg0 5 MEM M4K_X23_Y12 1 " "Info: 5: + IC(0.787 ns) + CELL(0.858 ns) = 5.514 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a1~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.645 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 53.65 % ) " "Info: Total cell delay = 2.958 ns ( 53.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.556 ns ( 46.35 % ) " "Info: Total interconnect delay = 2.556 ns ( 46.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.514 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.514 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.750 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.750 ns Rx_register\[1\] 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'Rx_register\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.477 ns" { IFCLK~clkctrl Rx_register[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.31 % ) " "Info: Total cell delay = 1.796 ns ( 65.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 34.69 % ) " "Info: Total interconnect delay = 0.954 ns ( 34.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.750 ns" { IFCLK IFCLK~clkctrl Rx_register[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.750 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[1] } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.514 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.514 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.750 ns" { IFCLK IFCLK~clkctrl Rx_register[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.750 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[1] } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 84 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.514 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.514 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.750 ns" { IFCLK IFCLK~clkctrl Rx_register[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.750 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[1] } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.791 ns - Longest register memory " "Info: - Longest register to memory delay is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[1\] 1 REG LCFF_X3_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'Rx_register\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_register[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.661 ns) + CELL(0.130 ns) 3.791 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a1~portb_datain_reg0 2 MEM M4K_X23_Y12 1 " "Info: 2: + IC(3.661 ns) + CELL(0.130 ns) = 3.791 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a1~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.791 ns" { Rx_register[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 3.43 % ) " "Info: Total cell delay = 0.130 ns ( 3.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 96.57 % ) " "Info: Total interconnect delay = 3.661 ns ( 96.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.791 ns" { Rx_register[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.791 ns" { Rx_register[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } { 0.000ns 3.661ns } { 0.000ns 0.130ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.514 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.514 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.750 ns" { IFCLK IFCLK~clkctrl Rx_register[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.750 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[1] } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.791 ns" { Rx_register[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.791 ns" { Rx_register[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 } { 0.000ns 3.661ns } { 0.000ns 0.130ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\] register sync_count\[5\] 13.027 ns " "Info: Slack time is 13.027 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\]\" and destination register \"sync_count\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "68.32 MHz 14.636 ns " "Info: Fmax is 68.32 MHz (period= 14.636 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.974 ns + Largest memory register " "Info: + Largest memory to register requirement is 18.974 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.151 ns + Largest " "Info: + Largest clock skew is -1.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.070 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 679 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.666 ns) 3.070 ns sync_count\[5\] 2 REG LCFF_X25_Y6_N11 3 " "Info: 2: + IC(1.419 ns) + CELL(0.666 ns) = 3.070 ns; Loc. = LCFF_X25_Y6_N11; Fanout = 3; REG Node = 'sync_count\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.085 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 962 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 53.78 % ) " "Info: Total cell delay = 1.651 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.419 ns ( 46.22 % ) " "Info: Total interconnect delay = 1.419 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.070 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.070 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.419ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.221 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 679 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.421 ns) + CELL(0.815 ns) 4.221 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\] 2 MEM M4K_X23_Y5 5 " "Info: 2: + IC(2.421 ns) + CELL(0.815 ns) = 4.221 ns; Loc. = M4K_X23_Y5; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.236 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 42.64 % ) " "Info: Total cell delay = 1.800 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.421 ns ( 57.36 % ) " "Info: Total interconnect delay = 2.421 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.221 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.221 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.421ns } { 0.000ns 0.985ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.070 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.070 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.419ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.221 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.221 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.421ns } { 0.000ns 0.985ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 962 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.070 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.070 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.419ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.221 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.221 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.421ns } { 0.000ns 0.985ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.947 ns - Longest memory register " "Info: - Longest memory to register delay is 5.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\] 1 MEM M4K_X23_Y5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y5; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.370 ns) 2.269 ns Equal5~73 2 COMB LCCOMB_X24_Y6_N10 1 " "Info: 2: + IC(1.790 ns) + CELL(0.370 ns) = 2.269 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 1; COMB Node = 'Equal5~73'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.160 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 894 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.614 ns) 3.289 ns Equal5~74 3 COMB LCCOMB_X24_Y6_N30 7 " "Info: 3: + IC(0.406 ns) + CELL(0.614 ns) = 3.289 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 7; COMB Node = 'Equal5~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.020 ns" { Equal5~73 Equal5~74 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 894 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.206 ns) 3.903 ns Selector59~93 4 COMB LCCOMB_X24_Y6_N28 2 " "Info: 4: + IC(0.408 ns) + CELL(0.206 ns) = 3.903 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 2; COMB Node = 'Selector59~93'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.614 ns" { Equal5~74 Selector59~93 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 846 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.206 ns) 4.768 ns sync_count\[5\]~486 5 COMB LCCOMB_X25_Y6_N24 9 " "Info: 5: + IC(0.659 ns) + CELL(0.206 ns) = 4.768 ns; Loc. = LCCOMB_X25_Y6_N24; Fanout = 9; COMB Node = 'sync_count\[5\]~486'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.865 ns" { Selector59~93 sync_count[5]~486 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 962 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.855 ns) 5.947 ns sync_count\[5\] 6 REG LCFF_X25_Y6_N11 3 " "Info: 6: + IC(0.324 ns) + CELL(0.855 ns) = 5.947 ns; Loc. = LCFF_X25_Y6_N11; Fanout = 3; REG Node = 'sync_count\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.179 ns" { sync_count[5]~486 sync_count[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 962 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 39.68 % ) " "Info: Total cell delay = 2.360 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 60.32 % ) " "Info: Total interconnect delay = 3.587 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.947 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.947 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[5] } { 0.000ns 1.790ns 0.406ns 0.408ns 0.659ns 0.324ns } { 0.109ns 0.370ns 0.614ns 0.206ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.070 ns" { BCLK sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.070 ns" { BCLK BCLK~combout sync_count[5] } { 0.000ns 0.000ns 1.419ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.221 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.221 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.421ns } { 0.000ns 0.985ns 0.815ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.947 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.947 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[5] } { 0.000ns 1.790ns 0.406ns 0.408ns 0.659ns 0.324ns } { 0.109ns 0.370ns 0.614ns 0.206ns 0.206ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_24MHZ register clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] register I2SAudioOut:I2SAO\|local_left_sample\[2\] 19.778 ns " "Info: Slack time is 19.778 ns for clock \"CLK_24MHZ\" between source register \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]\" and destination register \"I2SAudioOut:I2SAO\|local_left_sample\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.151 ns + Largest register register " "Info: + Largest register to register requirement is 23.151 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.070 ns + Largest " "Info: + Largest clock skew is 3.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 6.115 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 6.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.970 ns) 3.349 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y9_N11 4 " "Info: 2: + IC(1.384 ns) + CELL(0.970 ns) = 3.349 ns; Loc. = LCFF_X27_Y9_N11; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.354 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.000 ns) 4.602 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G4 79 " "Info: 3: + IC(1.253 ns) + CELL(0.000 ns) = 4.602 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 6.115 ns I2SAudioOut:I2SAO\|local_left_sample\[2\] 4 REG LCFF_X24_Y8_N7 1 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 6.115 ns; Loc. = LCFF_X24_Y8_N7; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.513 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 43.03 % ) " "Info: Total cell delay = 2.631 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.484 ns ( 56.97 % ) " "Info: Total interconnect delay = 3.484 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.115 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.115 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } { 0.000ns 0.000ns 1.384ns 1.253ns 0.847ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 3.045 ns - Longest register " "Info: - Longest clock path from clock \"CLK_24MHZ\" to source register is 3.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.666 ns) 3.045 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] 2 REG LCFF_X27_Y9_N23 17 " "Info: 2: + IC(1.384 ns) + CELL(0.666 ns) = 3.045 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.050 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.55 % ) " "Info: Total cell delay = 1.661 ns ( 54.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.384 ns ( 45.45 % ) " "Info: Total interconnect delay = 1.384 ns ( 45.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.045 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.384ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.115 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.115 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } { 0.000ns 0.000ns 1.384ns 1.253ns 0.847ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.045 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.384ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.115 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.115 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } { 0.000ns 0.000ns 1.384ns 1.253ns 0.847ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.045 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.384ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.373 ns - Longest register register " "Info: - Longest register to register delay is 3.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] 1 REG LCFF_X27_Y9_N23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.624 ns) 1.128 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LCCOMB_X27_Y9_N30 32 " "Info: 2: + IC(0.504 ns) + CELL(0.624 ns) = 1.128 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.128 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.855 ns) 3.373 ns I2SAudioOut:I2SAO\|local_left_sample\[2\] 3 REG LCFF_X24_Y8_N7 1 " "Info: 3: + IC(1.390 ns) + CELL(0.855 ns) = 3.373 ns; Loc. = LCFF_X24_Y8_N7; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.245 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 43.85 % ) " "Info: Total cell delay = 1.479 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 56.15 % ) " "Info: Total interconnect delay = 1.894 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.373 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.373 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[2] } { 0.000ns 0.504ns 1.390ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.115 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.115 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[2] } { 0.000ns 0.000ns 1.384ns 1.253ns 0.847ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.045 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.384ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.373 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.373 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[2] } { 0.000ns 0.504ns 1.390ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "FX2_CLK register debounce:de_dash\|count\[18\] register debounce:de_dash\|count\[18\] 37.007 ns " "Info: Slack time is 37.007 ns for clock \"FX2_CLK\" between source register \"debounce:de_dash\|count\[18\]\" and destination register \"debounce:de_dash\|count\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "214.64 MHz 4.659 ns " "Info: Fmax is 214.64 MHz (period= 4.659 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "41.402 ns + Largest register register " "Info: + Largest register to register requirement is 41.402 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.666 ns + " "Info: + Setup relationship between source and destination is 41.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.784 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.784 ns debounce:de_dash\|count\[18\] 3 REG LCFF_X14_Y1_N19 4 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.784 ns; Loc. = LCFF_X14_Y1_N19; Fanout = 4; REG Node = 'debounce:de_dash\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.501 ns" { FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.87 % ) " "Info: Total cell delay = 1.806 ns ( 64.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.13 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.784 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.784 ns debounce:de_dash\|count\[18\] 3 REG LCFF_X14_Y1_N19 4 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.784 ns; Loc. = LCFF_X14_Y1_N19; Fanout = 4; REG Node = 'debounce:de_dash\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.501 ns" { FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.87 % ) " "Info: Total cell delay = 1.806 ns ( 64.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.13 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.395 ns - Longest register register " "Info: - Longest register to register delay is 4.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:de_dash\|count\[18\] 1 REG LCFF_X14_Y1_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N19; Fanout = 4; REG Node = 'debounce:de_dash\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { debounce:de_dash|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.735 ns) 2.126 ns debounce:de_dash\|count\[0\]~196 2 COMB LCCOMB_X14_Y2_N14 2 " "Info: 2: + IC(1.391 ns) + CELL(0.735 ns) = 2.126 ns; Loc. = LCCOMB_X14_Y2_N14; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[0\]~196'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.126 ns" { debounce:de_dash|count[18] debounce:de_dash|count[0]~196 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.212 ns debounce:de_dash\|count\[1\]~197 3 COMB LCCOMB_X14_Y2_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.212 ns; Loc. = LCCOMB_X14_Y2_N16; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[1\]~197'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[0]~196 debounce:de_dash|count[1]~197 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.298 ns debounce:de_dash\|count\[2\]~198 4 COMB LCCOMB_X14_Y2_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.298 ns; Loc. = LCCOMB_X14_Y2_N18; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[2\]~198'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[1]~197 debounce:de_dash|count[2]~198 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.384 ns debounce:de_dash\|count\[3\]~199 5 COMB LCCOMB_X14_Y2_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.384 ns; Loc. = LCCOMB_X14_Y2_N20; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[3\]~199'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[2]~198 debounce:de_dash|count[3]~199 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.470 ns debounce:de_dash\|count\[4\]~200 6 COMB LCCOMB_X14_Y2_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.470 ns; Loc. = LCCOMB_X14_Y2_N22; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[4\]~200'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[3]~199 debounce:de_dash|count[4]~200 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.556 ns debounce:de_dash\|count\[5\]~201 7 COMB LCCOMB_X14_Y2_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.556 ns; Loc. = LCCOMB_X14_Y2_N24; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[5\]~201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[4]~200 debounce:de_dash|count[5]~201 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.642 ns debounce:de_dash\|count\[6\]~202 8 COMB LCCOMB_X14_Y2_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.642 ns; Loc. = LCCOMB_X14_Y2_N26; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[6\]~202'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[5]~201 debounce:de_dash|count[6]~202 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.728 ns debounce:de_dash\|count\[7\]~203 9 COMB LCCOMB_X14_Y2_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.728 ns; Loc. = LCCOMB_X14_Y2_N28; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[7\]~203'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[6]~202 debounce:de_dash|count[7]~203 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.903 ns debounce:de_dash\|count\[8\]~204 10 COMB LCCOMB_X14_Y2_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 2.903 ns; Loc. = LCCOMB_X14_Y2_N30; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[8\]~204'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.175 ns" { debounce:de_dash|count[7]~203 debounce:de_dash|count[8]~204 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.989 ns debounce:de_dash\|count\[9\]~205 11 COMB LCCOMB_X14_Y1_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.989 ns; Loc. = LCCOMB_X14_Y1_N0; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[9\]~205'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[8]~204 debounce:de_dash|count[9]~205 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.075 ns debounce:de_dash\|count\[10\]~206 12 COMB LCCOMB_X14_Y1_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.075 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[10\]~206'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[9]~205 debounce:de_dash|count[10]~206 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.161 ns debounce:de_dash\|count\[11\]~207 13 COMB LCCOMB_X14_Y1_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.161 ns; Loc. = LCCOMB_X14_Y1_N4; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[11\]~207'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[10]~206 debounce:de_dash|count[11]~207 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.247 ns debounce:de_dash\|count\[12\]~208 14 COMB LCCOMB_X14_Y1_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.247 ns; Loc. = LCCOMB_X14_Y1_N6; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[12\]~208'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[11]~207 debounce:de_dash|count[12]~208 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.333 ns debounce:de_dash\|count\[13\]~209 15 COMB LCCOMB_X14_Y1_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.333 ns; Loc. = LCCOMB_X14_Y1_N8; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[13\]~209'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[12]~208 debounce:de_dash|count[13]~209 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.419 ns debounce:de_dash\|count\[14\]~210 16 COMB LCCOMB_X14_Y1_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.419 ns; Loc. = LCCOMB_X14_Y1_N10; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[14\]~210'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[13]~209 debounce:de_dash|count[14]~210 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.505 ns debounce:de_dash\|count\[15\]~211 17 COMB LCCOMB_X14_Y1_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.505 ns; Loc. = LCCOMB_X14_Y1_N12; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[15\]~211'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[14]~210 debounce:de_dash|count[15]~211 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.695 ns debounce:de_dash\|count\[16\]~212 18 COMB LCCOMB_X14_Y1_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.695 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 2; COMB Node = 'debounce:de_dash\|count\[16\]~212'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.190 ns" { debounce:de_dash|count[15]~211 debounce:de_dash|count[16]~212 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.781 ns debounce:de_dash\|count\[17\]~213 19 COMB LCCOMB_X14_Y1_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.781 ns; Loc. = LCCOMB_X14_Y1_N16; Fanout = 1; COMB Node = 'debounce:de_dash\|count\[17\]~213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_dash|count[16]~212 debounce:de_dash|count[17]~213 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.287 ns debounce:de_dash\|count\[18\]~173 20 COMB LCCOMB_X14_Y1_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.287 ns; Loc. = LCCOMB_X14_Y1_N18; Fanout = 1; COMB Node = 'debounce:de_dash\|count\[18\]~173'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.506 ns" { debounce:de_dash|count[17]~213 debounce:de_dash|count[18]~173 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.395 ns debounce:de_dash\|count\[18\] 21 REG LCFF_X14_Y1_N19 4 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 4.395 ns; Loc. = LCFF_X14_Y1_N19; Fanout = 4; REG Node = 'debounce:de_dash\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { debounce:de_dash|count[18]~173 debounce:de_dash|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.004 ns ( 68.35 % ) " "Info: Total cell delay = 3.004 ns ( 68.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.391 ns ( 31.65 % ) " "Info: Total interconnect delay = 1.391 ns ( 31.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.395 ns" { debounce:de_dash|count[18] debounce:de_dash|count[0]~196 debounce:de_dash|count[1]~197 debounce:de_dash|count[2]~198 debounce:de_dash|count[3]~199 debounce:de_dash|count[4]~200 debounce:de_dash|count[5]~201 debounce:de_dash|count[6]~202 debounce:de_dash|count[7]~203 debounce:de_dash|count[8]~204 debounce:de_dash|count[9]~205 debounce:de_dash|count[10]~206 debounce:de_dash|count[11]~207 debounce:de_dash|count[12]~208 debounce:de_dash|count[13]~209 debounce:de_dash|count[14]~210 debounce:de_dash|count[15]~211 debounce:de_dash|count[16]~212 debounce:de_dash|count[17]~213 debounce:de_dash|count[18]~173 debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.395 ns" { debounce:de_dash|count[18] debounce:de_dash|count[0]~196 debounce:de_dash|count[1]~197 debounce:de_dash|count[2]~198 debounce:de_dash|count[3]~199 debounce:de_dash|count[4]~200 debounce:de_dash|count[5]~201 debounce:de_dash|count[6]~202 debounce:de_dash|count[7]~203 debounce:de_dash|count[8]~204 debounce:de_dash|count[9]~205 debounce:de_dash|count[10]~206 debounce:de_dash|count[11]~207 debounce:de_dash|count[12]~208 debounce:de_dash|count[13]~209 debounce:de_dash|count[14]~210 debounce:de_dash|count[15]~211 debounce:de_dash|count[16]~212 debounce:de_dash|count[17]~213 debounce:de_dash|count[18]~173 debounce:de_dash|count[18] } { 0.000ns 1.391ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_dash|count[18] } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.395 ns" { debounce:de_dash|count[18] debounce:de_dash|count[0]~196 debounce:de_dash|count[1]~197 debounce:de_dash|count[2]~198 debounce:de_dash|count[3]~199 debounce:de_dash|count[4]~200 debounce:de_dash|count[5]~201 debounce:de_dash|count[6]~202 debounce:de_dash|count[7]~203 debounce:de_dash|count[8]~204 debounce:de_dash|count[9]~205 debounce:de_dash|count[10]~206 debounce:de_dash|count[11]~207 debounce:de_dash|count[12]~208 debounce:de_dash|count[13]~209 debounce:de_dash|count[14]~210 debounce:de_dash|count[15]~211 debounce:de_dash|count[16]~212 debounce:de_dash|count[17]~213 debounce:de_dash|count[18]~173 debounce:de_dash|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.395 ns" { debounce:de_dash|count[18] debounce:de_dash|count[0]~196 debounce:de_dash|count[1]~197 debounce:de_dash|count[2]~198 debounce:de_dash|count[3]~199 debounce:de_dash|count[4]~200 debounce:de_dash|count[5]~201 debounce:de_dash|count[6]~202 debounce:de_dash|count[7]~203 debounce:de_dash|count[8]~204 debounce:de_dash|count[9]~205 debounce:de_dash|count[10]~206 debounce:de_dash|count[11]~207 debounce:de_dash|count[12]~208 debounce:de_dash|count[13]~209 debounce:de_dash|count[14]~210 debounce:de_dash|count[15]~211 debounce:de_dash|count[16]~212 debounce:de_dash|count[17]~213 debounce:de_dash|count[18]~173 debounce:de_dash|count[18] } { 0.000ns 1.391ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register TX_wait\[0\] register TX_wait\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"TX_wait\[0\]\" and destination register \"TX_wait\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TX_wait\[0\] 1 REG LCFF_X5_Y6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N1; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns TX_wait\[0\]~699 2 COMB LCCOMB_X5_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X5_Y6_N0; Fanout = 1; COMB Node = 'TX_wait\[0\]~699'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { TX_wait[0] TX_wait[0]~699 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns TX_wait\[0\] 3 REG LCFF_X5_Y6_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X5_Y6_N1; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { TX_wait[0]~699 TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { TX_wait[0] TX_wait[0]~699 TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { TX_wait[0] TX_wait[0]~699 TX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.416 ns " "Info: + Latch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.752 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.752 ns TX_wait\[0\] 3 REG LCFF_X5_Y6_N1 4 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X5_Y6_N1; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.26 % ) " "Info: Total cell delay = 1.796 ns ( 65.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 34.74 % ) " "Info: Total interconnect delay = 0.956 ns ( 34.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.752 ns TX_wait\[0\] 3 REG LCFF_X5_Y6_N1 4 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X5_Y6_N1; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.26 % ) " "Info: Total cell delay = 1.796 ns ( 65.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 34.74 % ) " "Info: Total interconnect delay = 0.956 ns ( 34.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { TX_wait[0] TX_wait[0]~699 TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { TX_wait[0] TX_wait[0]~699 TX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg5 383 ps " "Info: Minimum slack time is 383 ps for clock \"BCLK\" between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg5\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.516 ns + Shortest register memory " "Info: + Shortest register to memory delay is 1.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] 1 REG LCFF_X24_Y9_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.176 ns) 1.516 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg5 2 MEM M4K_X23_Y11 1 " "Info: 2: + IC(1.340 ns) + CELL(0.176 ns) = 1.516 ns; Loc. = M4K_X23_Y11; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.516 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 11.61 % ) " "Info: Total cell delay = 0.176 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 88.39 % ) " "Info: Total interconnect delay = 1.340 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.516 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.516 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } { 0.000ns 1.340ns } { 0.000ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.133 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 1.133 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.170 ns + Smallest " "Info: + Smallest clock skew is 1.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 4.689 ns + Longest memory " "Info: + Longest clock path from clock \"BCLK\" to destination memory is 4.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 679 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.869 ns) + CELL(0.835 ns) 4.689 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg5 2 MEM M4K_X23_Y11 1 " "Info: 2: + IC(2.869 ns) + CELL(0.835 ns) = 4.689 ns; Loc. = M4K_X23_Y11; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.704 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 38.81 % ) " "Info: Total cell delay = 1.820 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.869 ns ( 61.19 % ) " "Info: Total interconnect delay = 2.869 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.689 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.689 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } { 0.000ns 0.000ns 2.869ns } { 0.000ns 0.985ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.519 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 679 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.666 ns) 3.519 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] 2 REG LCFF_X24_Y9_N13 20 " "Info: 2: + IC(1.868 ns) + CELL(0.666 ns) = 3.519 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.534 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 46.92 % ) " "Info: Total cell delay = 1.651 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.868 ns ( 53.08 % ) " "Info: Total interconnect delay = 1.868 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.519 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.519 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.868ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.689 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.689 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } { 0.000ns 0.000ns 2.869ns } { 0.000ns 0.985ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.519 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.519 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.868ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_r96.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 239 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.689 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.689 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } { 0.000ns 0.000ns 2.869ns } { 0.000ns 0.985ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.519 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.519 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.868ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.516 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.516 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } { 0.000ns 1.340ns } { 0.000ns 0.176ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.689 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.689 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg5 } { 0.000ns 0.000ns 2.869ns } { 0.000ns 0.985ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.519 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.519 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.868ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_24MHZ register ad_count\[0\] register ad_count\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_24MHZ\" between source register \"ad_count\[0\]\" and destination register \"ad_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad_count\[0\] 1 REG LCFF_X27_Y4_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y4_N3; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ad_count\[0\]~809 2 COMB LCCOMB_X27_Y4_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y4_N2; Fanout = 1; COMB Node = 'ad_count\[0\]~809'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { ad_count[0] ad_count[0]~809 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns ad_count\[0\] 3 REG LCFF_X27_Y4_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y4_N3; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 3.028 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 3.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.666 ns) 3.028 ns ad_count\[0\] 2 REG LCFF_X27_Y4_N3 3 " "Info: 2: + IC(1.367 ns) + CELL(0.666 ns) = 3.028 ns; Loc. = LCFF_X27_Y4_N3; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.033 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.85 % ) " "Info: Total cell delay = 1.661 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 45.15 % ) " "Info: Total interconnect delay = 1.367 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 3.028 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_24MHZ\" to source register is 3.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.666 ns) 3.028 ns ad_count\[0\] 2 REG LCFF_X27_Y4_N3 3 " "Info: 2: + IC(1.367 ns) + CELL(0.666 ns) = 3.028 ns; Loc. = LCFF_X27_Y4_N3; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.033 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.85 % ) " "Info: Total cell delay = 1.661 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 45.15 % ) " "Info: Total interconnect delay = 1.367 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.028 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.028 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "FX2_CLK register debounce:de_PTT\|clean_pb register debounce:de_PTT\|clean_pb 499 ps " "Info: Minimum slack time is 499 ps for clock \"FX2_CLK\" between source register \"debounce:de_PTT\|clean_pb\" and destination register \"debounce:de_PTT\|clean_pb\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:de_PTT\|clean_pb 1 REG LCFF_X19_Y2_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns debounce:de_PTT\|clean_pb~113 2 COMB LCCOMB_X19_Y2_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y2_N10; Fanout = 1; COMB Node = 'debounce:de_PTT\|clean_pb~113'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X19_Y2_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.792 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.792 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X19_Y2_N11 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.792 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.509 ns" { FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.68 % ) " "Info: Total cell delay = 1.806 ns ( 64.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.32 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.792 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to source register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.792 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X19_Y2_N11 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.792 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.509 ns" { FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.68 % ) " "Info: Total cell delay = 1.806 ns ( 64.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.32 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "debounce.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.792 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.792 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TX_wait\[1\] FLAGC IFCLK 7.071 ns register " "Info: tsu for register \"TX_wait\[1\]\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 7.071 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.863 ns + Longest pin register " "Info: + Longest pin to register delay is 9.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.336 ns) + CELL(0.539 ns) 7.890 ns Selector35~219 2 COMB LCCOMB_X4_Y6_N14 4 " "Info: 2: + IC(6.336 ns) + CELL(0.539 ns) = 7.890 ns; Loc. = LCCOMB_X4_Y6_N14; Fanout = 4; COMB Node = 'Selector35~219'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.875 ns" { FLAGC Selector35~219 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 692 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.206 ns) 8.687 ns TX_wait\[0\]~701 3 COMB LCCOMB_X5_Y6_N8 7 " "Info: 3: + IC(0.591 ns) + CELL(0.206 ns) = 8.687 ns; Loc. = LCCOMB_X5_Y6_N8; Fanout = 7; COMB Node = 'TX_wait\[0\]~701'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.797 ns" { Selector35~219 TX_wait[0]~701 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.855 ns) 9.863 ns TX_wait\[1\] 4 REG LCFF_X5_Y6_N13 3 " "Info: 4: + IC(0.321 ns) + CELL(0.855 ns) = 9.863 ns; Loc. = LCFF_X5_Y6_N13; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.176 ns" { TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.615 ns ( 26.51 % ) " "Info: Total cell delay = 2.615 ns ( 26.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.248 ns ( 73.49 % ) " "Info: Total interconnect delay = 7.248 ns ( 73.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.863 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.863 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.336ns 0.591ns 0.321ns } { 0.000ns 1.015ns 0.539ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.752 ns TX_wait\[1\] 3 REG LCFF_X5_Y6_N13 3 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X5_Y6_N13; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.26 % ) " "Info: Total cell delay = 1.796 ns ( 65.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 34.74 % ) " "Info: Total interconnect delay = 0.956 ns ( 34.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.863 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.863 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.336ns 0.591ns 0.321ns } { 0.000ns 1.015ns 0.539ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.752 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.752 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK LED\[0\] Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 15.831 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"LED\[0\]\" through register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]\" is 15.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.369 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 5.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.273 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.055 ns SLRD~reg0 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.055 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.869 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G3 307 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.869 ns; Loc. = CLKCTRL_G3; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 5.369 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 5 REG LCFF_X21_Y5_N25 6 " "Info: 5: + IC(0.834 ns) + CELL(0.666 ns) = 5.369 ns; Loc. = LCFF_X21_Y5_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 51.52 % ) " "Info: Total cell delay = 2.766 ns ( 51.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.603 ns ( 48.48 % ) " "Info: Total interconnect delay = 2.603 ns ( 48.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.369 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.369 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.834ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.158 ns + Longest register pin " "Info: + Longest register to pin delay is 10.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 1 REG LCFF_X21_Y5_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.615 ns) 1.383 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~97_BDD0 2 COMB LCCOMB_X22_Y5_N16 1 " "Info: 2: + IC(0.768 ns) + CELL(0.615 ns) = 1.383 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~97_BDD0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.383 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.650 ns) 2.719 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~91 3 COMB LCCOMB_X22_Y4_N2 2 " "Info: 3: + IC(0.686 ns) + CELL(0.650 ns) = 2.719 ns; Loc. = LCCOMB_X22_Y4_N2; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~91'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.336 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 4.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X22_Y5_N30 241 " "Info: 4: + IC(1.075 ns) + CELL(0.206 ns) = 4.000 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 241; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.281 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.862 ns) + CELL(3.296 ns) 10.158 ns LED\[0\] 5 PIN PIN_67 0 " "Info: 5: + IC(2.862 ns) + CELL(3.296 ns) = 10.158 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.158 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.767 ns ( 46.93 % ) " "Info: Total cell delay = 4.767 ns ( 46.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 53.07 % ) " "Info: Total interconnect delay = 5.391 ns ( 53.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.158 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.158 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.768ns 0.686ns 1.075ns 2.862ns } { 0.000ns 0.615ns 0.650ns 0.206ns 3.296ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.369 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.369 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.834ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.158 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.158 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.768ns 0.686ns 1.075ns 2.862ns } { 0.000ns 0.615ns 0.650ns 0.206ns 3.296ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGC LED\[1\] 11.628 ns Longest " "Info: Longest tpd from source pin \"FLAGC\" to destination pin \"LED\[1\]\" is 11.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.327 ns) + CELL(3.286 ns) 11.628 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.327 ns) + CELL(3.286 ns) = 11.628 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.613 ns" { FLAGC LED[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 36.99 % ) " "Info: Total cell delay = 4.301 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.327 ns ( 63.01 % ) " "Info: Total interconnect delay = 7.327 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.628 ns" { FLAGC LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.628 ns" { FLAGC FLAGC~combout LED[1] } { 0.000ns 0.000ns 7.327ns } { 0.000ns 1.015ns 3.286ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_24MHZ -1.055 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_24MHZ\") is -1.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 6.094 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 6.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.970 ns) 3.349 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y9_N11 4 " "Info: 2: + IC(1.384 ns) + CELL(0.970 ns) = 3.349 ns; Loc. = LCFF_X27_Y9_N11; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.354 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.000 ns) 4.602 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G4 79 " "Info: 3: + IC(1.253 ns) + CELL(0.000 ns) = 4.602 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 6.094 ns Tx_q\[0\] 4 REG LCFF_X14_Y5_N31 2 " "Info: 4: + IC(0.826 ns) + CELL(0.666 ns) = 6.094 ns; Loc. = LCFF_X14_Y5_N31; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.492 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 43.17 % ) " "Info: Total cell delay = 2.631 ns ( 43.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.463 ns ( 56.83 % ) " "Info: Total interconnect delay = 3.463 ns ( 56.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.094 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.094 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.384ns 1.253ns 0.826ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 589 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.455 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CDOUT 1 PIN PIN_117 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CDOUT } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.146 ns) + CELL(0.206 ns) 7.347 ns Tx_q\[0\]~feeder 2 COMB LCCOMB_X14_Y5_N30 1 " "Info: 2: + IC(6.146 ns) + CELL(0.206 ns) = 7.347 ns; Loc. = LCCOMB_X14_Y5_N30; Fanout = 1; COMB Node = 'Tx_q\[0\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.352 ns" { CDOUT Tx_q[0]~feeder } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.455 ns Tx_q\[0\] 3 REG LCFF_X14_Y5_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.455 ns; Loc. = LCFF_X14_Y5_N31; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 17.56 % ) " "Info: Total cell delay = 1.309 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.146 ns ( 82.44 % ) " "Info: Total interconnect delay = 6.146 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.455 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.455 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 6.146ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.094 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.094 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.384ns 1.253ns 0.826ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.455 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.455 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 6.146ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 13:03:46 2006 " "Info: Processing ended: Tue Aug 15 13:03:46 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
