* Converted from netlist tinv_test.net by bb.py on Sat Apr 12 23:49:26 2008
* Flattened top-level, before part assignment:
** V1 input 0 -5V
** Xpti_sti_nti input PTI_Out STI_Out NTI_Out tinv
** Xeartheds input EPTI_Out 0 ENTI_Out tinv
** * Instance of subcircuit tpower: $G_Vdd $G_Vss
** VXU3$Vdd $G_Vdd 0 5V
** VXU3$Vss 0 $G_Vss 5V
** * Instance of subcircuit sti: input STI_Out1
** XXsti1$XX1 input N__0 STI_Out1 N__1 tinv
** * Instance of subcircuit nti: input NTI_Out1
** XXnti1$XX1 input N__2 N__3 NTI_Out1 tinv
** * Instance of subcircuit pti: input PTI_Out1
** XXpti1$XX1 input PTI_Out1 N__4 N__5 tinv
* Begin converted circuit

V1 input 0 -5V
* Instance of subcircuit tpower: $G_Vdd $G_Vss
VXU3$Vdd $G_Vdd 0 5V
VXU3$Vss 0 $G_Vss 5V
* Instance of subcircuit sti: input STI_Out1
* Instance of subcircuit nti: input NTI_Out1
* Instance of subcircuit pti: input PTI_Out1
* Chip #0 - CD4007 pinout:
* 	1: EPTI_Out
* 	2: $G_Vdd
* 	3: input
* 	4: $G_Vss
* 	5: ENTI_Out
* 	6: input
* 	7: $G_Vss
* 	8: NTI_Out
* 	9: NC__14
* 	10: NC__15
* 	11: NC__16
* 	12: NC__17
* 	13: PTI_Out
* 	14: $G_Vdd
X_IC_0  EPTI_Out $G_Vdd input $G_Vss ENTI_Out input $G_Vss NTI_Out NC__14 NC__15 NC__16 NC__17 PTI_Out $G_Vdd CD4007

* Chip #1 - CD4007 pinout:
* 	1: N__2
* 	2: $G_Vdd
* 	3: input
* 	4: $G_Vss
* 	5: NTI_Out1
* 	6: input
* 	7: $G_Vss
* 	8: N__1
* 	9: NC__28
* 	10: NC__29
* 	11: NC__30
* 	12: NC__31
* 	13: N__0
* 	14: $G_Vdd
X_IC_1  N__2 $G_Vdd input $G_Vss NTI_Out1 input $G_Vss N__1 NC__28 NC__29 NC__30 NC__31 N__0 $G_Vdd CD4007

* Chip #2 - CD4007 pinout:
* 	1: NC__34
* 	2: NC__35
* 	3: NC__36
* 	4: NC__37
* 	5: NC__38
* 	6: input
* 	7: $G_Vss
* 	8: N__5
* 	9: NC__42
* 	10: NC__43
* 	11: NC__44
* 	12: NC__45
* 	13: PTI_Out1
* 	14: $G_Vdd
X_IC_2  NC__34 NC__35 NC__36 NC__37 NC__38 input $G_Vss N__5 NC__42 NC__43 NC__44 NC__45 PTI_Out1 $G_Vdd CD4007

* Chip #3 - CD4016 no pins used, skipping
* Parts to support subcircuits:
RXpti_sti_nti$RP PTI_Out STI_Out 12k
RXpti_sti_nti$RN STI_Out NTI_Out 12k
RXeartheds$RP EPTI_Out 0 12k
RXeartheds$RN 0 ENTI_Out 12k
RXXsti1$XX1$RP N__0 STI_Out1 12k
RXXsti1$XX1$RN STI_Out1 N__1 12k
RXXnti1$XX1$RP N__2 N__3 12k
RXXnti1$XX1$RN N__3 NTI_Out1 12k
RXXpti1$XX1$RP PTI_Out1 N__4 12k
RXXpti1$XX1$RN N__4 N__5 12k
