Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May  7 14:33:51 2022
| Host         : md3hhm5c running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Uhr_timing_summary_routed.rpt -pb Uhr_timing_summary_routed.pb -rpx Uhr_timing_summary_routed.rpx -warn_on_violation
| Design       : Uhr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    248         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (248)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (689)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (248)
--------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_10kHz/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_1Hz/C_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_hor_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod7/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod7/C_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (689)
--------------------------------------------------
 There are 689 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.524        0.000                      0                   33        0.277        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.524        0.000                      0                   33        0.277        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 3.156ns (57.581%)  route 2.325ns (42.419%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.382    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.716 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.716    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_6
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDCE (Setup_fdce_C_D)        0.062    15.239    clock_divider/zaehler_10kHz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 3.135ns (57.418%)  route 2.325ns (42.582%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.382    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.695 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.695    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_4
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDCE (Setup_fdce_C_D)        0.062    15.239    clock_divider/zaehler_10kHz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 3.061ns (56.832%)  route 2.325ns (43.167%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.382    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.621 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.621    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_5
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[30]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDCE (Setup_fdce_C_D)        0.062    15.239    clock_divider/zaehler_10kHz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 3.045ns (56.704%)  route 2.325ns (43.296%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.382    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.605 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.605    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_7
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDCE (Setup_fdce_C_D)        0.062    15.239    clock_divider/zaehler_10kHz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 3.042ns (56.680%)  route 2.325ns (43.320%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.602 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.602    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_6
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y96         FDCE (Setup_fdce_C_D)        0.062    15.238    clock_divider/zaehler_10kHz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 3.021ns (56.510%)  route 2.325ns (43.490%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.581 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.581    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_4
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y96         FDCE (Setup_fdce_C_D)        0.062    15.238    clock_divider/zaehler_10kHz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.947ns (55.899%)  route 2.325ns (44.101%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.507 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.507    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_5
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y96         FDCE (Setup_fdce_C_D)        0.062    15.238    clock_divider/zaehler_10kHz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.931ns (55.765%)  route 2.325ns (44.235%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.268    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.491 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.491    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_7
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y96         FDCE (Setup_fdce_C_D)        0.062    15.238    clock_divider/zaehler_10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.928ns (55.740%)  route 2.325ns (44.260%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.488 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.488    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_6
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDCE (Setup_fdce_C_D)        0.062    15.238    clock_divider/zaehler_10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.907ns (55.562%)  route 2.325ns (44.438%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.515    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  clock_divider/zaehler_10kHz/counter1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.639    clock_divider/zaehler_10kHz/counter1_carry_i_6_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.172 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.406 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.523 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.500     9.024    clock_divider/zaehler_10kHz/load
    SLICE_X47Y90         LUT2 (Prop_lut2_I1_O)        0.124     9.148 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.148    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.467 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.467    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_4
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDCE (Setup_fdce_C_D)        0.062    15.238    clock_divider/zaehler_10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/C_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.361ns (79.831%)  route 0.091ns (20.169%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.091     1.718    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X46Y93         LUT2 (Prop_lut2_I1_O)        0.049     1.767 r  clock_divider/zaehler_10kHz/counter1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.767    clock_divider/zaehler_10kHz/counter1_carry__0_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.858 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.898    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.938 r  clock_divider/zaehler_10kHz/counter1_carry__2/CO[3]
                         net (fo=34, routed)          0.000     1.938    clock_divider/zaehler_10kHz/load
    SLICE_X46Y95         FDCE                                         r  clock_divider/zaehler_10kHz/C_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clock_divider/zaehler_10kHz/C_out_reg/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.159     1.660    clock_divider/zaehler_10kHz/C_out_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.169     1.796    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.841    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_4
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.105     1.590    clock_divider/zaehler_10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.169     1.796    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  clock_divider/zaehler_10kHz/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    clock_divider/zaehler_10kHz/counter[16]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_4
    SLICE_X47Y94         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.105     1.590    clock_divider/zaehler_10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[11]/Q
                         net (fo=3, routed)           0.170     1.796    clock_divider/zaehler_10kHz/counter_reg[11]
    SLICE_X47Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  clock_divider/zaehler_10kHz/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.841    clock_divider/zaehler_10kHz/counter[8]_i_2_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_4
    SLICE_X47Y92         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.105     1.589    clock_divider/zaehler_10kHz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_divider/zaehler_10kHz/counter_reg[23]/Q
                         net (fo=3, routed)           0.170     1.797    clock_divider/zaehler_10kHz/counter_reg[23]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  clock_divider/zaehler_10kHz/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.842    clock_divider/zaehler_10kHz/counter[20]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_4
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y95         FDCE (Hold_fdce_C_D)         0.105     1.590    clock_divider/zaehler_10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_divider/zaehler_10kHz/counter_reg[27]/Q
                         net (fo=3, routed)           0.170     1.797    clock_divider/zaehler_10kHz/counter_reg[27]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  clock_divider/zaehler_10kHz/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    clock_divider/zaehler_10kHz/counter[24]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_4
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.105     1.590    clock_divider/zaehler_10kHz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.170     1.796    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  clock_divider/zaehler_10kHz/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.841    clock_divider/zaehler_10kHz/counter[4]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_4
    SLICE_X47Y91         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.105     1.589    clock_divider/zaehler_10kHz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clock_divider/zaehler_10kHz/counter_reg[31]/Q
                         net (fo=3, routed)           0.170     1.798    clock_divider/zaehler_10kHz/counter_reg[31]
    SLICE_X47Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  clock_divider/zaehler_10kHz/counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.843    clock_divider/zaehler_10kHz/counter[28]_i_2_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_4
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDCE (Hold_fdce_C_D)         0.105     1.591    clock_divider/zaehler_10kHz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[3]/Q
                         net (fo=3, routed)           0.170     1.796    clock_divider/zaehler_10kHz/counter_reg[3]
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  clock_divider/zaehler_10kHz/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.841    clock_divider/zaehler_10kHz/counter[0]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_4
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.105     1.589    clock_divider/zaehler_10kHz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clock_divider/zaehler_10kHz/counter_reg[12]/Q
                         net (fo=3, routed)           0.167     1.794    clock_divider/zaehler_10kHz/counter_reg[12]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  clock_divider/zaehler_10kHz/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.839    clock_divider/zaehler_10kHz/counter[12]_i_5_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.909 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_7
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.105     1.590    clock_divider/zaehler_10kHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y95    clock_divider/zaehler_10kHz/C_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y90    clock_divider/zaehler_10kHz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y94    clock_divider/zaehler_10kHz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y92    clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clock_divider/zaehler_10kHz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           704 Endpoints
Min Delay           704 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment7/Position_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 3.974ns (45.779%)  route 4.706ns (54.221%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  segment7/Position_reg[6]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment7/Position_reg[6]/Q
                         net (fo=1, routed)           4.706     5.162    seg7_pos_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.680 r  seg7_pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.680    seg7_pos[6]
    K2                                                                r  seg7_pos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 1.467ns (19.629%)  route 6.008ns (80.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         6.008     7.476    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y90         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 1.467ns (19.629%)  route 6.008ns (80.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         6.008     7.476    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y90         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 1.467ns (19.629%)  route 6.008ns (80.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         6.008     7.476    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y90         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 1.467ns (19.629%)  route 6.008ns (80.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         6.008     7.476    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y90         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 1.467ns (20.006%)  route 5.868ns (79.994%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.868     7.335    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 1.467ns (20.006%)  route 5.868ns (79.994%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.868     7.335    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 1.467ns (20.006%)  route 5.868ns (79.994%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.868     7.335    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 1.467ns (20.006%)  route 5.868ns (79.994%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.868     7.335    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y91         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 1.467ns (20.426%)  route 5.717ns (79.574%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.717     7.184    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X50Y92         FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uhrzaehler/zaehler_sek_mod10/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_sek_mod10/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  uhrzaehler/zaehler_sek_mod10/counter_reg[15]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_sek_mod10/counter_reg[15]/Q
                         net (fo=3, routed)           0.172     0.313    uhrzaehler/zaehler_sek_mod10/counter_reg[15]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  uhrzaehler/zaehler_sek_mod10/counter[12]_i_2__1/O
                         net (fo=1, routed)           0.000     0.358    uhrzaehler/zaehler_sek_mod10/counter[12]_i_2__1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  uhrzaehler/zaehler_sek_mod10/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_sek_mod10/counter_reg[12]_i_1__1_n_4
    SLICE_X0Y90          FDCE                                         r  uhrzaehler/zaehler_sek_mod10/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_sek_mod10/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_sek_mod10/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  uhrzaehler/zaehler_sek_mod10/counter_reg[19]/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_sek_mod10/counter_reg[19]/Q
                         net (fo=3, routed)           0.172     0.313    uhrzaehler/zaehler_sek_mod10/counter_reg[19]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  uhrzaehler/zaehler_sek_mod10/counter[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.358    uhrzaehler/zaehler_sek_mod10/counter[16]_i_2__1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  uhrzaehler/zaehler_sek_mod10/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_sek_mod10/counter_reg[16]_i_1__1_n_4
    SLICE_X0Y91          FDCE                                         r  uhrzaehler/zaehler_sek_mod10/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_sek_mod7/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_sek_mod7/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE                         0.000     0.000 r  uhrzaehler/zaehler_sek_mod7/counter_reg[15]/C
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_sek_mod7/counter_reg[15]/Q
                         net (fo=3, routed)           0.172     0.313    uhrzaehler/zaehler_sek_mod7/counter_reg[15]
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  uhrzaehler/zaehler_sek_mod7/counter[12]_i_2__2/O
                         net (fo=1, routed)           0.000     0.358    uhrzaehler/zaehler_sek_mod7/counter[12]_i_2__2_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  uhrzaehler/zaehler_sek_mod7/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_sek_mod7/counter_reg[12]_i_1__2_n_4
    SLICE_X4Y90          FDCE                                         r  uhrzaehler/zaehler_sek_mod7/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_sek_mod7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_sek_mod7/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE                         0.000     0.000 r  uhrzaehler/zaehler_sek_mod7/counter_reg[19]/C
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_sek_mod7/counter_reg[19]/Q
                         net (fo=3, routed)           0.172     0.313    uhrzaehler/zaehler_sek_mod7/counter_reg[19]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  uhrzaehler/zaehler_sek_mod7/counter[16]_i_2__2/O
                         net (fo=1, routed)           0.000     0.358    uhrzaehler/zaehler_sek_mod7/counter[16]_i_2__2_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  uhrzaehler/zaehler_sek_mod7/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_sek_mod7/counter_reg[16]_i_1__2_n_4
    SLICE_X4Y91          FDCE                                         r  uhrzaehler/zaehler_sek_mod7/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[15]/C
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clock_divider/zaehler_1Hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     0.312    clock_divider/zaehler_1Hz/counter_reg[15]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  clock_divider/zaehler_1Hz/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000     0.357    clock_divider/zaehler_1Hz/counter[12]_i_2__0_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  clock_divider/zaehler_1Hz/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.421    clock_divider/zaehler_1Hz/counter_reg[12]_i_1__0_n_4
    SLICE_X50Y93         FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[19]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clock_divider/zaehler_1Hz/counter_reg[19]/Q
                         net (fo=3, routed)           0.148     0.312    clock_divider/zaehler_1Hz/counter_reg[19]
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  clock_divider/zaehler_1Hz/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.357    clock_divider/zaehler_1Hz/counter[16]_i_2__0_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  clock_divider/zaehler_1Hz/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.421    clock_divider/zaehler_1Hz/counter_reg[16]_i_1__0_n_4
    SLICE_X50Y94         FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[15]/C
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uhrzaehler/zaehler_hor_mod10/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     0.312    uhrzaehler/zaehler_hor_mod10/counter_reg[15]
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  uhrzaehler/zaehler_hor_mod10/counter[12]_i_2__5/O
                         net (fo=1, routed)           0.000     0.357    uhrzaehler/zaehler_hor_mod10/counter[12]_i_2__5_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  uhrzaehler/zaehler_hor_mod10/counter_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_hor_mod10/counter_reg[12]_i_1__5_n_4
    SLICE_X10Y89         FDCE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDCE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[19]/C
    SLICE_X10Y90         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uhrzaehler/zaehler_hor_mod10/counter_reg[19]/Q
                         net (fo=3, routed)           0.148     0.312    uhrzaehler/zaehler_hor_mod10/counter_reg[19]
    SLICE_X10Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  uhrzaehler/zaehler_hor_mod10/counter[16]_i_2__5/O
                         net (fo=1, routed)           0.000     0.357    uhrzaehler/zaehler_hor_mod10/counter[16]_i_2__5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  uhrzaehler/zaehler_hor_mod10/counter_reg[16]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_hor_mod10/counter_reg[16]_i_1__5_n_4
    SLICE_X10Y90         FDCE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod3/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_hor_mod3/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod3/counter_reg[15]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uhrzaehler/zaehler_hor_mod3/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     0.312    uhrzaehler/zaehler_hor_mod3/counter_reg[15]
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  uhrzaehler/zaehler_hor_mod3/counter[12]_i_2__6/O
                         net (fo=1, routed)           0.000     0.357    uhrzaehler/zaehler_hor_mod3/counter[12]_i_2__6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  uhrzaehler/zaehler_hor_mod3/counter_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_hor_mod3/counter_reg[12]_i_1__6_n_4
    SLICE_X2Y90          FDCE                                         r  uhrzaehler/zaehler_hor_mod3/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod3/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uhrzaehler/zaehler_hor_mod3/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod3/counter_reg[19]/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uhrzaehler/zaehler_hor_mod3/counter_reg[19]/Q
                         net (fo=3, routed)           0.148     0.312    uhrzaehler/zaehler_hor_mod3/counter_reg[19]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  uhrzaehler/zaehler_hor_mod3/counter[16]_i_2__6/O
                         net (fo=1, routed)           0.000     0.357    uhrzaehler/zaehler_hor_mod3/counter[16]_i_2__6_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  uhrzaehler/zaehler_hor_mod3/counter_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.421    uhrzaehler/zaehler_hor_mod3/counter_reg[16]_i_1__6_n_4
    SLICE_X2Y91          FDCE                                         r  uhrzaehler/zaehler_hor_mod3/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.467ns (19.901%)  route 5.906ns (80.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.906     7.374    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y90         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.467ns (19.901%)  route 5.906ns (80.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.906     7.374    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y90         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.467ns (19.901%)  route 5.906ns (80.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.906     7.374    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y90         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.467ns (19.901%)  route 5.906ns (80.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.906     7.374    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y90         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.325ns  (logic 1.467ns (20.034%)  route 5.857ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.857     7.325    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y91         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.325ns  (logic 1.467ns (20.034%)  route 5.857ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.857     7.325    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y91         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.325ns  (logic 1.467ns (20.034%)  route 5.857ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.857     7.325    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y91         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.325ns  (logic 1.467ns (20.034%)  route 5.857ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.857     7.325    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y91         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.467ns (20.856%)  route 5.569ns (79.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.569     7.036    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y92         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.467ns (20.856%)  route 5.569ns (79.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.569     7.036    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y92         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.235ns (10.225%)  route 2.067ns (89.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.067     2.302    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y93         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.235ns (10.225%)  route 2.067ns (89.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.067     2.302    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y93         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.235ns (10.225%)  route 2.067ns (89.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.067     2.302    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y93         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.235ns (10.225%)  route 2.067ns (89.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.067     2.302    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y93         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.365ns  (logic 0.235ns (9.952%)  route 2.130ns (90.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.130     2.365    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y94         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.365ns  (logic 0.235ns (9.952%)  route 2.130ns (90.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.130     2.365    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y94         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.365ns  (logic 0.235ns (9.952%)  route 2.130ns (90.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.130     2.365    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y94         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.365ns  (logic 0.235ns (9.952%)  route 2.130ns (90.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.130     2.365    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y94         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/C_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.446ns  (logic 0.235ns (9.624%)  route 2.211ns (90.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.211     2.446    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X46Y95         FDCE                                         f  clock_divider/zaehler_10kHz/C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clock_divider/zaehler_10kHz/C_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.446ns  (logic 0.235ns (9.624%)  route 2.211ns (90.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         2.211     2.446    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X47Y95         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/C





