
*** Running vivado
    with args -log rgb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rgb.tcl -notrace
Command: synth_design -top rgb -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 371.676 ; gain = 97.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb' [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/rgb.v:23]
	Parameter S_RED bound to: 2'b00 
	Parameter S_GREEN bound to: 2'b01 
	Parameter S_BLUE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'clk_1hz' [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/clk_1hz.v:23]
	Parameter count500ms_max bound to: 28'b0010111110101111000010000000 
WARNING: [Synth 8-5788] Register count500ms_done_reg in module clk_1hz is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/clk_1hz.v:37]
INFO: [Synth 8-6155] done synthesizing module 'clk_1hz' (1#1) [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/clk_1hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'interrupt_handler' [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/interrupt_handler.v:23]
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_DETECT_UP bound to: 2'b01 
	Parameter S_DETECT_DN bound to: 2'b10 
	Parameter S_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/interrupt_handler.v:47]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_handler' (2#1) [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/interrupt_handler.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb_led_driver' [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/rgb_led_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_1khz' [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/clk_1khz.v:23]
	Parameter count500us_max bound to: 16'b1100001101010000 
INFO: [Synth 8-6155] done synthesizing module 'clk_1khz' (3#1) [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/clk_1khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb_led_driver' (4#1) [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/rgb_led_driver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/rgb.v:71]
INFO: [Synth 8-6155] done synthesizing module 'rgb' (5#1) [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/sources_1/new/rgb.v:23]
WARNING: [Synth 8-3917] design rgb has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design rgb has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design rgb has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design rgb has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design rgb has unconnected port sw[3]
WARNING: [Synth 8-3331] design rgb has unconnected port sw[2]
WARNING: [Synth 8-3331] design rgb has unconnected port sw[1]
WARNING: [Synth 8-3331] design rgb has unconnected port sw[0]
WARNING: [Synth 8-3331] design rgb has unconnected port btn1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 426.652 ; gain = 152.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 426.652 ; gain = 152.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 426.652 ; gain = 152.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rgb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rgb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 742.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 742.668 ; gain = 468.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 742.668 ; gain = 468.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 742.668 ; gain = 468.605
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "count500ms_done" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'interrupt_handler'
INFO: [Synth 8-5544] ROM "interrupt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
             S_DETECT_UP |                               01 |                               01
             S_DETECT_DN |                               10 |                               10
                  S_WAIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'interrupt_handler'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 742.668 ; gain = 468.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module clk_1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module interrupt_handler 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module clk_1khz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rgb_led_driver 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design rgb has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design rgb has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design rgb has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design rgb has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design rgb has unconnected port sw[3]
WARNING: [Synth 8-3331] design rgb has unconnected port sw[2]
WARNING: [Synth 8-3331] design rgb has unconnected port sw[1]
WARNING: [Synth 8-3331] design rgb has unconnected port sw[0]
WARNING: [Synth 8-3331] design rgb has unconnected port btn1
INFO: [Synth 8-3886] merging instance 'U1/count500ms_reg[27]' (FDC) to 'U1/count500ms_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/count500ms_reg[26] )
WARNING: [Synth 8-3332] Sequential element (U1/count500ms_reg[26]) is unused and will be removed from module rgb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 742.668 ; gain = 468.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 747.520 ; gain = 473.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |     6|
|6     |LUT4   |     5|
|7     |LUT5   |     8|
|8     |LUT6   |    43|
|9     |FDCE   |    56|
|10    |IBUF   |     3|
|11    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   145|
|2     |  U1     |clk_1hz           |    71|
|3     |  U2     |interrupt_handler |     6|
|4     |  U3     |rgb_led_driver    |    49|
|5     |    U1   |clk_1khz          |    43|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.238 ; gain = 493.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 767.238 ; gain = 177.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 767.238 ; gain = 493.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 767.238 ; gain = 506.125
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Drive/1/UP Files/CoE111/Vivado/demo/vivado_project_files/rgb_4/rgb_4.runs/synth_1/rgb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb_utilization_synth.rpt -pb rgb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 767.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 07:19:35 2018...
