fifodepth	,	V_63
"polling transfer ongoing ...\n"	,	L_27
SSP_DISABLED	,	V_286
SSP_CR1_MASK_TXIFLSEL_ST	,	V_269
pl022_unprepare_transfer_hardware	,	F_78
prepare_transfer_hardware	,	V_304
exp_fifo_level	,	V_30
dev	,	V_27
CPSDVR_MIN	,	V_227
tx_end	,	V_54
"chip bus has a data width of %u bytes!\n"	,	L_24
"SPI TX: "	,	L_7
spi_unregister_master	,	F_122
spi_message	,	V_12
dma_tx_param	,	V_161
DMA_FROM_DEVICE	,	V_82
unlikely	,	F_64
periphid	,	V_296
last_transfer	,	V_4
for_each_sg	,	F_33
scr	,	V_223
err_no_irq	,	V_318
bytesleft	,	V_96
POLLING_TRANSFER	,	V_196
pm_runtime_put	,	F_81
hierarchy	,	V_205
__devinit	,	T_2
INTERRUPT_TRANSFER	,	V_209
EIO	,	V_178
chip_info	,	V_199
next_transfer	,	F_25
DEFAULT_SSP_REG_CR1_ST	,	V_45
SPI_CS_HIGH	,	V_309
READING_U32	,	V_61
"message of %u bytes to transmit but the current "	,	L_23
" ST version of PL022\n"	,	L_41
SSP_CLK_POL_IDLE_LOW	,	V_274
loops_per_jiffy	,	V_25
adev	,	V_26
"configuration of DMA failed, fall back to interrupt mode\n"	,	L_26
dst_maxburst	,	V_131
"This controller can only handle 4 &lt;= n &lt;= %d bit words\n"	,	L_55
trans	,	V_70
dma_sync_sg_for_cpu	,	F_32
__devexit	,	T_5
actual_length	,	V_89
src_addr_width	,	V_136
IRQ_NONE	,	V_170
free_irq	,	F_110
DEFAULT_SSP_REG_CR0_ST_PL023	,	V_42
"no RX DMA channel!\n"	,	L_11
"will use autosuspend for runtime pm, delay %dms\n"	,	L_73
GFP_ATOMIC	,	V_142
tx_lev_trig	,	V_129
"bad message state in interrupt handler"	,	L_16
SSP_SR_MASK_TNF	,	V_173
pm_runtime_mark_last_busy	,	F_79
SSP_CR0_MASK_FRF_ST	,	V_257
sgt_rx	,	V_81
ENOTSUPP	,	V_247
SSP_SLAVE	,	V_207
null_cs_control	,	F_1
"hierarchy is configured incorrectly\n"	,	L_32
chip	,	V_32
"Wait State is configured incorrectly\n"	,	L_37
i	,	V_86
irq	,	V_165
nents	,	V_78
spi_device	,	V_239
spi_master_suspend	,	F_125
DMA_TRANSFER	,	V_210
SSP_BITS_32	,	V_214
bufp	,	V_97
dst_addr_width	,	V_141
autosuspend_delay	,	V_197
jiffies	,	V_190
"set RX/TX to dummy page %d bytes, %d left\n"	,	L_9
unidir	,	V_204
spi_get_next_queued_message	,	F_6
rxdesc	,	V_119
SSP_CR0_MASK_HALFDUP_ST	,	V_255
pl022_runtime_suspend	,	F_128
dev_dbg	,	F_12
pl022_runtime_resume	,	F_129
DEFAULT_SSP_REG_CR0_ST	,	V_44
SSP_CR1_MASK_TENDN_ST	,	V_267
STATE_START	,	V_194
SSP_CR0_MASK_FRF	,	V_271
err_spi_register	,	V_319
irq_status	,	V_167
dst_addr	,	V_109
err_no_clk	,	V_315
sgl	,	V_77
rx_lev_trig	,	V_122
sgt_tx	,	V_76
ret	,	V_112
res	,	V_311
dmaengine_prep_slave_sg	,	F_47
pm_runtime_set_autosuspend_delay	,	F_108
spi_get_ctldata	,	F_75
pl022	,	V_2
pl023	,	V_41
SSP_MICROWIRE_CHANNEL_HALF_DUPLEX	,	V_220
err_no_master	,	V_298
master_info	,	V_157
dma_async_tx_descriptor	,	V_118
SSP_CR1_MASK_MS	,	V_287
dummypage	,	V_100
iounmap	,	F_114
"could not enable SSP/SPI bus clock\n"	,	L_68
SSP_RX_8_OR_MORE_ELEM	,	V_126
SSP_RX_4_OR_MORE_ELEM	,	V_125
spi_finalize_current_message	,	F_7
tasklet_init	,	F_104
SSP_CR0_MASK_CSS_ST	,	V_256
err_txdesc	,	V_150
"Failed to work in dma mode, work without dma!\n"	,	L_15
DEFAULT_SSP_REG_CR1	,	V_47
timeout	,	V_189
DEFAULT_SSP_REG_CR0	,	V_46
SSP_CLK_FIRST_EDGE	,	V_278
rate	,	V_221
SSP_TX_8_OR_MORE_EMPTY_LOC	,	V_133
kmalloc	,	F_55
spi_master_resume	,	F_127
SSP_SR_MASK_RNE	,	V_28
clkdelay	,	V_253
next_msg	,	V_13
SSP_DMA_DISABLED	,	V_251
enable_dma	,	V_185
"no DMA dummypage!\n"	,	L_13
cs_control	,	V_19
length	,	V_93
message	,	V_181
err_no_ioregion	,	V_310
residue	,	V_177
spi_rate	,	F_83
SSP_TX_16_OR_MORE_EMPTY_LOC	,	V_134
set_up_next_transfer	,	F_67
clk_unprepare	,	F_112
err_alloc_tx_sg	,	V_144
list_entry	,	F_4
platform_info	,	V_294
"suspended\n"	,	L_75
setup	,	V_303
pl022_suspend	,	F_123
STATE_RUNNING	,	V_72
"bytes (did you request an odd "	,	L_21
clk_disable	,	F_111
SSP_CR1_MASK_RXIFLSEL_ST	,	V_268
pr_debug	,	F_2
"could not prepare SSP/SPI bus clock\n"	,	L_67
ENOMEM	,	V_154
SSP_IMSC_MASK_RXIM	,	V_175
"CTRL LEN is configured incorrectly\n"	,	L_36
dev_get_drvdata	,	F_124
"interface is configured incorrectly\n"	,	L_29
STATE_ERROR	,	V_17
"probe - cannot alloc SPI master\n"	,	L_63
CPSDVR_MAX	,	V_237
tmp	,	V_234
clk_put	,	F_113
"%s, rx: %p, rxend: %p, tx: %p, txend: %p\n"	,	L_3
id	,	V_292
write	,	V_64
"problem starting queue (%d)\n"	,	L_76
wait_state	,	V_215
clk	,	V_236
pl022_remove	,	F_117
"RXFIFO is full\n"	,	L_18
bits	,	V_240
"SPI RX SG ENTRY: %d"	,	L_4
"SSP Target Frequency is: %u, Effective Frequency is %u\n"	,	L_45
IRQ_HANDLED	,	V_169
err_config_params	,	V_245
"SSP cpsdvsr = %d, scr = %d\n"	,	L_46
err_tx_sgmap	,	V_146
SSP_CHIP_DESELECT	,	V_20
status	,	V_183
restore_state	,	F_15
print_hex_dump	,	F_34
"17 &lt;= n &lt;= 32 bits per word\n"	,	L_58
"BUSNO: %d\n"	,	L_64
dma_rx_channel	,	V_80
"setup for DMA on RX %s, TX %s\n"	,	L_14
terminate_dma	,	F_60
mode_bits	,	V_308
sg_table	,	V_94
SSP_SR	,	F_13
bits_per_word	,	V_241
u16	,	V_60
pl022_exit	,	F_132
"Microwire duplex mode is configured incorrectly\n"	,	L_38
DMA_DEV_TO_MEM	,	V_106
"using default controller_data settings\n"	,	L_49
SSP_TX_4_OR_MORE_EMPTY_LOC	,	V_132
READING_U8	,	V_57
tx_conf	,	V_108
amba_request_regions	,	F_94
"4 &lt;= n &lt;=8 bits per word\n"	,	L_56
pl022_config_chip	,	V_198
SSP_CR1_MASK_RENDN_ST	,	V_266
err_rxdesc	,	V_149
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_138
mode	,	V_260
pages	,	V_111
u32	,	T_1
pl022_init	,	F_130
slave_tx_disable	,	V_288
limit	,	V_24
SSP_CR0_MASK_SCR	,	V_280
buffer	,	V_92
cr0	,	V_35
tasklet_schedule	,	F_37
cr1	,	V_36
read	,	V_55
amba_driver_unregister	,	F_133
spi_transfer	,	V_3
err_no_pdata	,	V_297
etx	,	V_252
rx_buf	,	V_180
SSP_CLK_SECOND_EDGE	,	V_277
DEFAULT_SSP_REG_DMACR	,	V_48
spi	,	V_15
SSP_RX_MSB	,	V_264
cleanup	,	V_302
DMA_PREP_INTERRUPT	,	V_147
dma_cap_zero	,	F_52
DMA_SLAVE	,	V_156
SPI_LSB_FIRST	,	V_261
KERN_INFO	,	V_314
rx_conf	,	V_102
SSP_SR_MASK_RFF	,	V_172
SSP_RX_16_OR_MORE_ELEM	,	V_127
"allocated memory for controller's runtime state\n"	,	L_48
dma_cap_set	,	F_53
spi_register_master	,	F_107
virtbase	,	V_22
SSP_INTERFACE_MOTOROLA_SPI	,	V_201
" but this is only available in the"	,	L_40
SCR_MIN	,	V_228
clk_get	,	F_99
direction	,	V_105
"cannot suspend master\n"	,	L_74
DEFAULT_SSP_REG_CR1_ST_PL023	,	V_43
SSP_IMSC	,	F_20
"9 &lt;= n &lt;= 16 bits per word\n"	,	L_57
writel	,	F_16
amba_device	,	V_290
SSP_CR1_MASK_FBCLKDEL_ST	,	V_254
pl022_probe	,	F_92
dev_warn	,	F_66
SSP_MWIRE_WAIT_ONE	,	V_217
DEFAULT_SSP_REG_CPSR	,	V_49
sg_dma_len	,	F_36
DMA_SLAVE_BUSWIDTH_UNDEFINED	,	V_137
err_alloc_rx_sg	,	V_143
"pl022"	,	L_69
SSP_RX_LSB	,	V_262
master	,	V_14
CLEAR_ALL_INTERRUPTS	,	V_40
dev_id	,	V_166
"skipping this message\n"	,	L_25
writew	,	F_8
pl022_interrupt_handler	,	F_63
READING_U16	,	V_59
callback	,	V_151
spi_alloc_master	,	F_93
IS_ERR	,	F_100
pl022_setup	,	F_87
DIV_ROUND_UP	,	F_44
prev	,	V_8
SSP_CR0	,	F_17
unprepare_transfer_hardware	,	V_306
SSP_CR1	,	F_10
"resumed\n"	,	L_77
WRITING_U32	,	V_68
pl022_dma_probe	,	F_51
pl022_driver	,	V_320
len	,	V_90
dma_callback	,	F_29
pm_runtime_put_autosuspend	,	F_80
DMA_MEM_TO_DEV	,	V_110
"Microwire half duplex mode requested,"	,	L_39
SSP_DMACR	,	F_18
state	,	V_16
dma_map_sg	,	F_46
dma_rx_param	,	V_159
SSP_CR1_MASK_LBM	,	V_285
cur_msg	,	V_6
pl022_cleanup	,	F_91
"unidirectional mode not supported in this "	,	L_30
request_irq	,	F_105
SCR_MAX	,	V_238
SSP_CR1_MASK_SOD	,	V_289
"could not retrieve SSP/SPI bus clock\n"	,	L_66
do_interrupt_dma_transfer	,	F_68
rx_end	,	V_52
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_140
READING_NULL	,	V_56
GFP_KERNEL	,	V_163
device	,	V_75
SPI_CPOL	,	V_272
spi_master_get_devdata	,	F_74
rt	,	V_307
clk_freq	,	V_226
sgtab	,	V_95
xfer_type	,	V_195
rx	,	V_51
WRITING_U8	,	V_66
load_ssp_default_config	,	F_22
"Max speed that can be programmed is %d Hz, you requested %d\n"	,	L_42
freq	,	V_224
controller_data	,	V_243
WRITING_U16	,	V_67
sg_free_table	,	F_28
"pl022: Matching cpsdvsr and scr not found for %d Hz rate \n"	,	L_44
SSP_CR1_MASK_SSE	,	V_23
setup_dma_scatter	,	F_38
found	,	V_235
sg	,	V_85
vendor	,	V_33
mapbytes	,	V_98
giveback	,	F_3
num_chipselect	,	V_301
SSP_DMA_ENABLED	,	V_248
scatterlist	,	V_84
u8	,	V_58
SSP_MIS_MASK_RORMIS	,	V_171
src_addr	,	V_103
pm_runtime_get_sync	,	F_77
"using %d pages for transfer\n"	,	L_10
pl022_default_chip_info	,	V_244
pl022_prepare_transfer_hardware	,	F_76
amba_driver_register	,	F_131
dma_release_channel	,	F_58
SSP_TX_MSB	,	V_265
max_tclk	,	V_229
"hardware version\n"	,	L_31
dma_tx_channel	,	V_74
tx_buf	,	V_179
tx	,	V_53
err_clk_prep	,	V_316
"TX FIFO Trigger Level is configured incorrectly\n"	,	L_35
duplex	,	V_218
"SPI TX SG ENTRY: %d"	,	L_6
best_scr	,	V_233
max_speed_hz	,	V_242
SPI_LOOP	,	V_282
SSP_CR1_MASK_MWAIT_ST	,	V_258
"probe succeeded\n"	,	L_72
dmaengine_submit	,	F_48
LOOPBACK_ENABLED	,	V_283
amba_id	,	V_291
pm_runtime_get_noresume	,	F_119
"set RX/TX target page @ %p, %d bytes, %d left\n"	,	L_8
SSP_TX_LSB	,	V_263
dma_slave_config	,	V_101
ioremap	,	F_95
WARN	,	F_86
clk_get_rate	,	F_85
callback_param	,	V_152
"ARM PL022 driver, device ID: 0x%08x\n"	,	L_61
SSP_TX_1_OR_MORE_EMPTY_LOC	,	V_130
err_no_clk_en	,	V_317
cs_change	,	V_11
offset_in_page	,	F_39
SSP_IMSC_MASK_TXIM	,	V_174
transfer_one_message	,	V_305
next	,	V_71
WRITING_NULL	,	V_65
BUG_ON	,	F_30
device_fc	,	V_107
printk	,	F_97
best_cpsdvsr	,	V_232
err_no_rxchan	,	V_160
dev_err	,	F_59
SSP_CHIP_SELECT	,	V_184
dmacr	,	V_37
flush	,	F_11
dma_chan	,	V_115
kzalloc	,	F_88
pl022_dma_remove	,	F_61
pl022_resume	,	F_126
src_maxburst	,	V_124
dma_chan_name	,	F_57
phybase	,	V_104
rx_sglen	,	V_113
max_bpw	,	V_246
bus_id	,	V_300
"illegal data size for this controller!\n"	,	L_54
SSP_DMACR_MASK_RXDMAE	,	V_249
SSP_CR0_MASK_DSS_ST	,	V_259
mask	,	V_155
"pl022: mapped registers from 0x%08x to %p\n"	,	L_65
unmap_free_dma_scatter	,	F_26
previous	,	V_182
virt_to_page	,	F_41
start	,	V_312
SSP_INTERFACE_NATIONAL_MICROWIRE	,	V_211
SSP_BITS_4	,	V_213
spi_set_ctldata	,	F_90
readwriter	,	F_23
com_mode	,	V_208
SSP_CPSR	,	F_19
dma_running	,	V_153
dma_filter	,	V_158
SSP_RX_1_OR_MORE_ELEM	,	V_123
"cannot allocate controller state\n"	,	L_47
dev_info	,	F_56
do_polling_transfer	,	F_69
bus_num	,	V_299
spi_master_put	,	F_116
spi_master	,	V_193
SPI_CPHA	,	V_276
DMA_TO_DEVICE	,	V_79
loopback	,	V_281
"controller data is incorrect"	,	L_52
best_freq	,	V_231
"pl022: dummy chip select control, CS=0x%x\n"	,	L_1
VERBOSE_DEBUG	,	F_31
clk_enable	,	F_103
tasklet_disable	,	F_121
"read %u surplus "	,	L_20
SSP_MWIRE_WAIT_ZERO	,	V_216
dma_request_channel	,	F_54
SSP_TX_32_OR_MORE_EMPTY_LOC	,	V_135
err_rx_sgmap	,	V_145
"number of bytes on a 16bit bus?)\n"	,	L_22
__func__	,	V_50
amba_set_drvdata	,	F_106
dma_unmap_sg	,	F_27
PAGE_SIZE	,	V_99
"%s: timeout!\n"	,	L_28
err_no_dummypage	,	V_164
ENODEV	,	V_121
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_139
flag	,	V_168
kfree	,	F_62
DUMP_PREFIX_OFFSET	,	V_88
"using user supplied controller_data settings\n"	,	L_50
pump_transfers	,	V_91
SSP_WRITE_BITS	,	F_89
amba_release_regions	,	F_115
amba_get_drvdata	,	F_118
out	,	V_192
ctrl_len	,	V_212
tx_sglen	,	V_114
transfers	,	V_7
LOOPBACK_DISABLED	,	V_284
pm_runtime_disable	,	F_120
chip_data	,	V_31
SPI_POLLING_TIMEOUT	,	V_191
"probe - cannot get IRQ (%d)\n"	,	L_70
time_after	,	F_71
SSP_DR	,	F_14
"chip select function is NULL for this chip\n"	,	L_53
txchan	,	V_117
"FIFO overrun\n"	,	L_17
delay_usecs	,	V_10
calculate_effective_freq	,	F_84
verify_controller_parameters	,	F_82
EINVAL	,	V_203
SSP_DMACR_MASK_TXDMAE	,	V_250
SSP_ICR	,	F_21
"probe - problem registering spi master\n"	,	L_71
SSP_MICROWIRE_CHANNEL_FULL_DUPLEX	,	V_219
"DMA mode NOT set in controller state\n"	,	L_60
"flush\n"	,	L_2
clk_prepare	,	F_102
__init	,	T_6
__exit	,	T_7
udelay	,	F_5
"Communication mode is configured incorrectly\n"	,	L_33
SSP_SR_MASK_BSY	,	V_29
SSP_MASTER	,	V_206
"SPI RX: "	,	L_5
configure_dma	,	F_42
"DMA mode set in controller state\n"	,	L_59
msg	,	V_69
transfer_list	,	V_9
data	,	V_83
STATE_DONE	,	V_73
DISABLE_ALL_INTERRUPTS	,	V_39
min_tclk	,	V_230
ENABLE_ALL_INTERRUPTS	,	V_187
err_no_ioremap	,	V_313
SSP_RX_32_OR_MORE_ELEM	,	V_128
irqflags	,	V_188
"TXFIFO is full\n"	,	L_19
cur_transfer	,	V_21
err_no_txchan	,	V_162
cpsr	,	V_38
"no TX DMA channel!\n"	,	L_12
"cpsdvsr is configured incorrectly\n"	,	L_51
dma_async_issue_pending	,	F_49
"RX FIFO Trigger Level is configured incorrectly\n"	,	L_34
txdesc	,	V_120
PTR_ERR	,	F_101
iface	,	V_200
SSP_MIS	,	F_65
transfer	,	V_176
cpsdvsr	,	V_222
pm_runtime_resume	,	F_98
sg_alloc_table	,	F_45
rxchan	,	V_116
"Requested frequency: %d Hz is less than minimum possible %d Hz\n"	,	L_43
next_msg_cs_active	,	V_5
SSP_INTERFACE_UNIDIRECTIONAL	,	V_202
msecs_to_jiffies	,	F_70
ssp_clock_params	,	V_225
cur_chip	,	V_18
readw	,	F_9
dmaengine_slave_config	,	F_43
"probe - no platform data supplied\n"	,	L_62
DMA_CTRL_ACK	,	V_148
sg_set_page	,	F_40
SSP_CR0_MASK_SPH	,	V_279
sg_virt	,	F_35
readl	,	F_24
extended_cr	,	V_34
pl022_ssp_controller	,	V_293
irqreturn_t	,	T_4
SSP_CR0_MASK_SPO	,	V_275
command	,	V_1
pm_runtime_use_autosuspend	,	F_109
dmaengine_terminate_all	,	F_50
pl022_transfer_one_message	,	F_73
resource_size	,	F_96
SSP_CLK_POL_IDLE_HIGH	,	V_273
KERN_ERR	,	V_87
dma_cap_mask_t	,	T_3
SSP_CR0_MASK_DSS	,	V_270
platform_data	,	V_295
n_bytes	,	V_62
err_config_dma	,	V_186
cpu_relax	,	F_72
