// Seed: 4292810635
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    output wand id_2,
    input supply1 id_3
);
  initial begin : LABEL_0
    wait (-1);
  end
  initial begin : LABEL_1
    id_0 <= id_3;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd62
) (
    output wor id_0,
    output wire id_1,
    input tri0 id_2,
    input supply1 _id_3
);
  wire [1 : id_3] id_5;
  module_0 modCall_1 ();
  integer id_6[1 : ""];
endmodule
