/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* A0 */
.set A0__0__DR, CYREG_GPIO_PRT0_DR
.set A0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A0__0__HSIOM_MASK, 0x0000F000
.set A0__0__HSIOM_SHIFT, 12
.set A0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A0__0__INTR, CYREG_GPIO_PRT0_INTR
.set A0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A0__0__MASK, 0x08
.set A0__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set A0__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set A0__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set A0__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set A0__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set A0__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set A0__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set A0__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set A0__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set A0__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set A0__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set A0__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set A0__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set A0__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set A0__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set A0__0__PC, CYREG_GPIO_PRT0_PC
.set A0__0__PC2, CYREG_GPIO_PRT0_PC2
.set A0__0__PORT, 0
.set A0__0__PS, CYREG_GPIO_PRT0_PS
.set A0__0__SHIFT, 3
.set A0__DR, CYREG_GPIO_PRT0_DR
.set A0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A0__INTR, CYREG_GPIO_PRT0_INTR
.set A0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A0__MASK, 0x08
.set A0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set A0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set A0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set A0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set A0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set A0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set A0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set A0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set A0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set A0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set A0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set A0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set A0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set A0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set A0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set A0__PC, CYREG_GPIO_PRT0_PC
.set A0__PC2, CYREG_GPIO_PRT0_PC2
.set A0__PORT, 0
.set A0__PS, CYREG_GPIO_PRT0_PS
.set A0__SHIFT, 3

/* A1 */
.set A1__0__DR, CYREG_GPIO_PRT0_DR
.set A1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A1__0__HSIOM_MASK, 0x000000F0
.set A1__0__HSIOM_SHIFT, 4
.set A1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A1__0__INTR, CYREG_GPIO_PRT0_INTR
.set A1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A1__0__MASK, 0x02
.set A1__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set A1__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set A1__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set A1__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set A1__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set A1__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set A1__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set A1__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set A1__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set A1__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set A1__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set A1__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set A1__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set A1__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set A1__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set A1__0__PC, CYREG_GPIO_PRT0_PC
.set A1__0__PC2, CYREG_GPIO_PRT0_PC2
.set A1__0__PORT, 0
.set A1__0__PS, CYREG_GPIO_PRT0_PS
.set A1__0__SHIFT, 1
.set A1__DR, CYREG_GPIO_PRT0_DR
.set A1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A1__INTR, CYREG_GPIO_PRT0_INTR
.set A1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A1__MASK, 0x02
.set A1__PA__CFG0, CYREG_UDB_PA4_CFG0
.set A1__PA__CFG1, CYREG_UDB_PA4_CFG1
.set A1__PA__CFG10, CYREG_UDB_PA4_CFG10
.set A1__PA__CFG11, CYREG_UDB_PA4_CFG11
.set A1__PA__CFG12, CYREG_UDB_PA4_CFG12
.set A1__PA__CFG13, CYREG_UDB_PA4_CFG13
.set A1__PA__CFG14, CYREG_UDB_PA4_CFG14
.set A1__PA__CFG2, CYREG_UDB_PA4_CFG2
.set A1__PA__CFG3, CYREG_UDB_PA4_CFG3
.set A1__PA__CFG4, CYREG_UDB_PA4_CFG4
.set A1__PA__CFG5, CYREG_UDB_PA4_CFG5
.set A1__PA__CFG6, CYREG_UDB_PA4_CFG6
.set A1__PA__CFG7, CYREG_UDB_PA4_CFG7
.set A1__PA__CFG8, CYREG_UDB_PA4_CFG8
.set A1__PA__CFG9, CYREG_UDB_PA4_CFG9
.set A1__PC, CYREG_GPIO_PRT0_PC
.set A1__PC2, CYREG_GPIO_PRT0_PC2
.set A1__PORT, 0
.set A1__PS, CYREG_GPIO_PRT0_PS
.set A1__SHIFT, 1

/* A2 */
.set A2__0__DR, CYREG_GPIO_PRT0_DR
.set A2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A2__0__HSIOM_MASK, 0x0000000F
.set A2__0__HSIOM_SHIFT, 0
.set A2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A2__0__INTR, CYREG_GPIO_PRT0_INTR
.set A2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A2__0__MASK, 0x01
.set A2__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set A2__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set A2__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set A2__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set A2__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set A2__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set A2__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set A2__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set A2__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set A2__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set A2__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set A2__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set A2__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set A2__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set A2__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set A2__0__PC, CYREG_GPIO_PRT0_PC
.set A2__0__PC2, CYREG_GPIO_PRT0_PC2
.set A2__0__PORT, 0
.set A2__0__PS, CYREG_GPIO_PRT0_PS
.set A2__0__SHIFT, 0
.set A2__DR, CYREG_GPIO_PRT0_DR
.set A2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A2__INTR, CYREG_GPIO_PRT0_INTR
.set A2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A2__MASK, 0x01
.set A2__PA__CFG0, CYREG_UDB_PA4_CFG0
.set A2__PA__CFG1, CYREG_UDB_PA4_CFG1
.set A2__PA__CFG10, CYREG_UDB_PA4_CFG10
.set A2__PA__CFG11, CYREG_UDB_PA4_CFG11
.set A2__PA__CFG12, CYREG_UDB_PA4_CFG12
.set A2__PA__CFG13, CYREG_UDB_PA4_CFG13
.set A2__PA__CFG14, CYREG_UDB_PA4_CFG14
.set A2__PA__CFG2, CYREG_UDB_PA4_CFG2
.set A2__PA__CFG3, CYREG_UDB_PA4_CFG3
.set A2__PA__CFG4, CYREG_UDB_PA4_CFG4
.set A2__PA__CFG5, CYREG_UDB_PA4_CFG5
.set A2__PA__CFG6, CYREG_UDB_PA4_CFG6
.set A2__PA__CFG7, CYREG_UDB_PA4_CFG7
.set A2__PA__CFG8, CYREG_UDB_PA4_CFG8
.set A2__PA__CFG9, CYREG_UDB_PA4_CFG9
.set A2__PC, CYREG_GPIO_PRT0_PC
.set A2__PC2, CYREG_GPIO_PRT0_PC2
.set A2__PORT, 0
.set A2__PS, CYREG_GPIO_PRT0_PS
.set A2__SHIFT, 0

/* B0 */
.set B0__0__DR, CYREG_GPIO_PRT0_DR
.set B0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B0__0__HSIOM_MASK, 0x00F00000
.set B0__0__HSIOM_SHIFT, 20
.set B0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B0__0__INTR, CYREG_GPIO_PRT0_INTR
.set B0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B0__0__MASK, 0x20
.set B0__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set B0__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set B0__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set B0__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set B0__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set B0__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set B0__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set B0__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set B0__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set B0__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set B0__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set B0__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set B0__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set B0__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set B0__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set B0__0__PC, CYREG_GPIO_PRT0_PC
.set B0__0__PC2, CYREG_GPIO_PRT0_PC2
.set B0__0__PORT, 0
.set B0__0__PS, CYREG_GPIO_PRT0_PS
.set B0__0__SHIFT, 5
.set B0__DR, CYREG_GPIO_PRT0_DR
.set B0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B0__INTR, CYREG_GPIO_PRT0_INTR
.set B0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B0__MASK, 0x20
.set B0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set B0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set B0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set B0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set B0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set B0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set B0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set B0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set B0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set B0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set B0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set B0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set B0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set B0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set B0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set B0__PC, CYREG_GPIO_PRT0_PC
.set B0__PC2, CYREG_GPIO_PRT0_PC2
.set B0__PORT, 0
.set B0__PS, CYREG_GPIO_PRT0_PS
.set B0__SHIFT, 5

/* B1 */
.set B1__0__DR, CYREG_GPIO_PRT0_DR
.set B1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B1__0__HSIOM_MASK, 0x00000F00
.set B1__0__HSIOM_SHIFT, 8
.set B1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B1__0__INTR, CYREG_GPIO_PRT0_INTR
.set B1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B1__0__MASK, 0x04
.set B1__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set B1__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set B1__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set B1__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set B1__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set B1__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set B1__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set B1__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set B1__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set B1__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set B1__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set B1__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set B1__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set B1__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set B1__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set B1__0__PC, CYREG_GPIO_PRT0_PC
.set B1__0__PC2, CYREG_GPIO_PRT0_PC2
.set B1__0__PORT, 0
.set B1__0__PS, CYREG_GPIO_PRT0_PS
.set B1__0__SHIFT, 2
.set B1__DR, CYREG_GPIO_PRT0_DR
.set B1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B1__INTR, CYREG_GPIO_PRT0_INTR
.set B1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B1__MASK, 0x04
.set B1__PA__CFG0, CYREG_UDB_PA4_CFG0
.set B1__PA__CFG1, CYREG_UDB_PA4_CFG1
.set B1__PA__CFG10, CYREG_UDB_PA4_CFG10
.set B1__PA__CFG11, CYREG_UDB_PA4_CFG11
.set B1__PA__CFG12, CYREG_UDB_PA4_CFG12
.set B1__PA__CFG13, CYREG_UDB_PA4_CFG13
.set B1__PA__CFG14, CYREG_UDB_PA4_CFG14
.set B1__PA__CFG2, CYREG_UDB_PA4_CFG2
.set B1__PA__CFG3, CYREG_UDB_PA4_CFG3
.set B1__PA__CFG4, CYREG_UDB_PA4_CFG4
.set B1__PA__CFG5, CYREG_UDB_PA4_CFG5
.set B1__PA__CFG6, CYREG_UDB_PA4_CFG6
.set B1__PA__CFG7, CYREG_UDB_PA4_CFG7
.set B1__PA__CFG8, CYREG_UDB_PA4_CFG8
.set B1__PA__CFG9, CYREG_UDB_PA4_CFG9
.set B1__PC, CYREG_GPIO_PRT0_PC
.set B1__PC2, CYREG_GPIO_PRT0_PC2
.set B1__PORT, 0
.set B1__PS, CYREG_GPIO_PRT0_PS
.set B1__SHIFT, 2

/* B2 */
.set B2__0__DR, CYREG_GPIO_PRT0_DR
.set B2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B2__0__HSIOM_MASK, 0x000F0000
.set B2__0__HSIOM_SHIFT, 16
.set B2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B2__0__INTR, CYREG_GPIO_PRT0_INTR
.set B2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B2__0__MASK, 0x10
.set B2__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set B2__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set B2__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set B2__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set B2__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set B2__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set B2__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set B2__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set B2__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set B2__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set B2__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set B2__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set B2__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set B2__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set B2__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set B2__0__PC, CYREG_GPIO_PRT0_PC
.set B2__0__PC2, CYREG_GPIO_PRT0_PC2
.set B2__0__PORT, 0
.set B2__0__PS, CYREG_GPIO_PRT0_PS
.set B2__0__SHIFT, 4
.set B2__DR, CYREG_GPIO_PRT0_DR
.set B2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B2__INTR, CYREG_GPIO_PRT0_INTR
.set B2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B2__MASK, 0x10
.set B2__PA__CFG0, CYREG_UDB_PA4_CFG0
.set B2__PA__CFG1, CYREG_UDB_PA4_CFG1
.set B2__PA__CFG10, CYREG_UDB_PA4_CFG10
.set B2__PA__CFG11, CYREG_UDB_PA4_CFG11
.set B2__PA__CFG12, CYREG_UDB_PA4_CFG12
.set B2__PA__CFG13, CYREG_UDB_PA4_CFG13
.set B2__PA__CFG14, CYREG_UDB_PA4_CFG14
.set B2__PA__CFG2, CYREG_UDB_PA4_CFG2
.set B2__PA__CFG3, CYREG_UDB_PA4_CFG3
.set B2__PA__CFG4, CYREG_UDB_PA4_CFG4
.set B2__PA__CFG5, CYREG_UDB_PA4_CFG5
.set B2__PA__CFG6, CYREG_UDB_PA4_CFG6
.set B2__PA__CFG7, CYREG_UDB_PA4_CFG7
.set B2__PA__CFG8, CYREG_UDB_PA4_CFG8
.set B2__PA__CFG9, CYREG_UDB_PA4_CFG9
.set B2__PC, CYREG_GPIO_PRT0_PC
.set B2__PC2, CYREG_GPIO_PRT0_PC2
.set B2__PORT, 0
.set B2__PS, CYREG_GPIO_PRT0_PS
.set B2__SHIFT, 4

/* ADC */
.set ADC_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000042
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sarmux_8__VNEG0, 0
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_intClock__DIV_ID, 0x00000042
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set ADC_intClock__PA_DIV_ID, 0x000000FF
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x20000
.set ADC_IRQ__INTC_NUMBER, 17
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LCD */
.set LCD_LCDPort__0__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__0__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__0__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__0__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__0__HSIOM, CYREG_HSIOM_PORT_SEL11
.set LCD_LCDPort__0__HSIOM_MASK, 0x0000000F
.set LCD_LCDPort__0__HSIOM_SHIFT, 0
.set LCD_LCDPort__0__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__0__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__0__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__0__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__0__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__0__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__0__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__0__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__0__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__0__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__0__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__0__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__0__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__0__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__0__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__0__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__0__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__0__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__0__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__0__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__0__PORT, 11
.set LCD_LCDPort__0__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__1__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__1__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__1__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__1__HSIOM, CYREG_HSIOM_PORT_SEL11
.set LCD_LCDPort__1__HSIOM_MASK, 0x000000F0
.set LCD_LCDPort__1__HSIOM_SHIFT, 4
.set LCD_LCDPort__1__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__1__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__1__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__1__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__1__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__1__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__1__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__1__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__1__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__1__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__1__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__1__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__1__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__1__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__1__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__1__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__1__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__1__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__1__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__1__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__1__PORT, 11
.set LCD_LCDPort__1__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__2__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__2__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__2__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__2__HSIOM, CYREG_HSIOM_PORT_SEL11
.set LCD_LCDPort__2__HSIOM_MASK, 0x00000F00
.set LCD_LCDPort__2__HSIOM_SHIFT, 8
.set LCD_LCDPort__2__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__2__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__2__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__2__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__2__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__2__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__2__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__2__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__2__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__2__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__2__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__2__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__2__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__2__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__2__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__2__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__2__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__2__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__2__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__2__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__2__PORT, 11
.set LCD_LCDPort__2__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__3__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__3__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__3__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__3__HSIOM, CYREG_HSIOM_PORT_SEL11
.set LCD_LCDPort__3__HSIOM_MASK, 0x0000F000
.set LCD_LCDPort__3__HSIOM_SHIFT, 12
.set LCD_LCDPort__3__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__3__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__3__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__3__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__3__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__3__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__3__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__3__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__3__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__3__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__3__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__3__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__3__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__3__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__3__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__3__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__3__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__3__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__3__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__3__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__3__PORT, 11
.set LCD_LCDPort__3__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__4__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__4__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__4__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__4__HSIOM, CYREG_HSIOM_PORT_SEL11
.set LCD_LCDPort__4__HSIOM_MASK, 0x000F0000
.set LCD_LCDPort__4__HSIOM_SHIFT, 16
.set LCD_LCDPort__4__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__4__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__4__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__4__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__4__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__4__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__4__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__4__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__4__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__4__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__4__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__4__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__4__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__4__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__4__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__4__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__4__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__4__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__4__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__4__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__4__PORT, 11
.set LCD_LCDPort__4__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__5__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__5__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__5__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__5__HSIOM, CYREG_HSIOM_PORT_SEL11
.set LCD_LCDPort__5__HSIOM_MASK, 0x00F00000
.set LCD_LCDPort__5__HSIOM_SHIFT, 20
.set LCD_LCDPort__5__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__5__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__5__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__5__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__5__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__5__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__5__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__5__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__5__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__5__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__5__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__5__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__5__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__5__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__5__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__5__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__5__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__5__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__5__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__5__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__5__PORT, 11
.set LCD_LCDPort__5__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__6__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__6__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__6__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__6__HSIOM, CYREG_HSIOM_PORT_SEL11
.set LCD_LCDPort__6__HSIOM_MASK, 0x0F000000
.set LCD_LCDPort__6__HSIOM_SHIFT, 24
.set LCD_LCDPort__6__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__6__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__6__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__6__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__6__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__6__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__6__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__6__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__6__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__6__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__6__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__6__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__6__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__6__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__6__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__6__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__6__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__6__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__6__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__6__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__6__PORT, 11
.set LCD_LCDPort__6__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__DR, CYREG_GPIO_PRT11_DR
.set LCD_LCDPort__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
.set LCD_LCDPort__DR_INV, CYREG_GPIO_PRT11_DR_INV
.set LCD_LCDPort__DR_SET, CYREG_GPIO_PRT11_DR_SET
.set LCD_LCDPort__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__INTR, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
.set LCD_LCDPort__INTSTAT, CYREG_GPIO_PRT11_INTR
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PA__CFG0, CYREG_UDB_PA6_CFG0
.set LCD_LCDPort__PA__CFG1, CYREG_UDB_PA6_CFG1
.set LCD_LCDPort__PA__CFG10, CYREG_UDB_PA6_CFG10
.set LCD_LCDPort__PA__CFG11, CYREG_UDB_PA6_CFG11
.set LCD_LCDPort__PA__CFG12, CYREG_UDB_PA6_CFG12
.set LCD_LCDPort__PA__CFG13, CYREG_UDB_PA6_CFG13
.set LCD_LCDPort__PA__CFG14, CYREG_UDB_PA6_CFG14
.set LCD_LCDPort__PA__CFG2, CYREG_UDB_PA6_CFG2
.set LCD_LCDPort__PA__CFG3, CYREG_UDB_PA6_CFG3
.set LCD_LCDPort__PA__CFG4, CYREG_UDB_PA6_CFG4
.set LCD_LCDPort__PA__CFG5, CYREG_UDB_PA6_CFG5
.set LCD_LCDPort__PA__CFG6, CYREG_UDB_PA6_CFG6
.set LCD_LCDPort__PA__CFG7, CYREG_UDB_PA6_CFG7
.set LCD_LCDPort__PA__CFG8, CYREG_UDB_PA6_CFG8
.set LCD_LCDPort__PA__CFG9, CYREG_UDB_PA6_CFG9
.set LCD_LCDPort__PC, CYREG_GPIO_PRT11_PC
.set LCD_LCDPort__PC2, CYREG_GPIO_PRT11_PC2
.set LCD_LCDPort__PORT, 11
.set LCD_LCDPort__PS, CYREG_GPIO_PRT11_PS
.set LCD_LCDPort__SHIFT, 0

/* PWM0 */
.set PWM0_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT5_CC
.set PWM0_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT5_CC_BUFF
.set PWM0_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT5_COUNTER
.set PWM0_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT5_CTRL
.set PWM0_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT5_INTR
.set PWM0_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT5_INTR_MASK
.set PWM0_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT5_INTR_MASKED
.set PWM0_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT5_INTR_SET
.set PWM0_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT5_PERIOD
.set PWM0_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT5_PERIOD_BUFF
.set PWM0_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT5_STATUS
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x20
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 5
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x2000
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 13
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x20000000
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 29
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x200000
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 21
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x20
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 5
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x20
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 5
.set PWM0_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 5
.set PWM0_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT5_TR_CTRL0
.set PWM0_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT5_TR_CTRL1
.set PWM0_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT5_TR_CTRL2

/* PWM1 */
.set PWM1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM2 */
.set PWM2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL16
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Pot0Pin */
.set Pot0Pin__0__DR, CYREG_GPIO_PRT2_DR
.set Pot0Pin__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pot0Pin__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pot0Pin__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pot0Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pot0Pin__0__HSIOM_MASK, 0x0000000F
.set Pot0Pin__0__HSIOM_SHIFT, 0
.set Pot0Pin__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot0Pin__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pot0Pin__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot0Pin__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pot0Pin__0__MASK, 0x01
.set Pot0Pin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pot0Pin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pot0Pin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pot0Pin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pot0Pin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pot0Pin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pot0Pin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pot0Pin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pot0Pin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pot0Pin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pot0Pin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pot0Pin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pot0Pin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pot0Pin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pot0Pin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pot0Pin__0__PC, CYREG_GPIO_PRT2_PC
.set Pot0Pin__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pot0Pin__0__PORT, 2
.set Pot0Pin__0__PS, CYREG_GPIO_PRT2_PS
.set Pot0Pin__0__SHIFT, 0
.set Pot0Pin__DR, CYREG_GPIO_PRT2_DR
.set Pot0Pin__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pot0Pin__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pot0Pin__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pot0Pin__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot0Pin__INTR, CYREG_GPIO_PRT2_INTR
.set Pot0Pin__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot0Pin__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pot0Pin__MASK, 0x01
.set Pot0Pin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pot0Pin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pot0Pin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pot0Pin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pot0Pin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pot0Pin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pot0Pin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pot0Pin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pot0Pin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pot0Pin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pot0Pin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pot0Pin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pot0Pin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pot0Pin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pot0Pin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pot0Pin__PC, CYREG_GPIO_PRT2_PC
.set Pot0Pin__PC2, CYREG_GPIO_PRT2_PC2
.set Pot0Pin__PORT, 2
.set Pot0Pin__PS, CYREG_GPIO_PRT2_PS
.set Pot0Pin__SHIFT, 0

/* Pot1Pin */
.set Pot1Pin__0__DR, CYREG_GPIO_PRT2_DR
.set Pot1Pin__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pot1Pin__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pot1Pin__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pot1Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pot1Pin__0__HSIOM_MASK, 0x000000F0
.set Pot1Pin__0__HSIOM_SHIFT, 4
.set Pot1Pin__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot1Pin__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pot1Pin__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot1Pin__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pot1Pin__0__MASK, 0x02
.set Pot1Pin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pot1Pin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pot1Pin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pot1Pin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pot1Pin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pot1Pin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pot1Pin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pot1Pin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pot1Pin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pot1Pin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pot1Pin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pot1Pin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pot1Pin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pot1Pin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pot1Pin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pot1Pin__0__PC, CYREG_GPIO_PRT2_PC
.set Pot1Pin__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pot1Pin__0__PORT, 2
.set Pot1Pin__0__PS, CYREG_GPIO_PRT2_PS
.set Pot1Pin__0__SHIFT, 1
.set Pot1Pin__DR, CYREG_GPIO_PRT2_DR
.set Pot1Pin__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pot1Pin__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pot1Pin__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pot1Pin__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot1Pin__INTR, CYREG_GPIO_PRT2_INTR
.set Pot1Pin__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot1Pin__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pot1Pin__MASK, 0x02
.set Pot1Pin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pot1Pin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pot1Pin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pot1Pin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pot1Pin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pot1Pin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pot1Pin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pot1Pin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pot1Pin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pot1Pin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pot1Pin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pot1Pin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pot1Pin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pot1Pin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pot1Pin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pot1Pin__PC, CYREG_GPIO_PRT2_PC
.set Pot1Pin__PC2, CYREG_GPIO_PRT2_PC2
.set Pot1Pin__PORT, 2
.set Pot1Pin__PS, CYREG_GPIO_PRT2_PS
.set Pot1Pin__SHIFT, 1

/* Pot2Pin */
.set Pot2Pin__0__DR, CYREG_GPIO_PRT2_DR
.set Pot2Pin__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pot2Pin__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pot2Pin__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pot2Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pot2Pin__0__HSIOM_MASK, 0x00000F00
.set Pot2Pin__0__HSIOM_SHIFT, 8
.set Pot2Pin__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot2Pin__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pot2Pin__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot2Pin__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pot2Pin__0__MASK, 0x04
.set Pot2Pin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pot2Pin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pot2Pin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pot2Pin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pot2Pin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pot2Pin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pot2Pin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pot2Pin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pot2Pin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pot2Pin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pot2Pin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pot2Pin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pot2Pin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pot2Pin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pot2Pin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pot2Pin__0__PC, CYREG_GPIO_PRT2_PC
.set Pot2Pin__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pot2Pin__0__PORT, 2
.set Pot2Pin__0__PS, CYREG_GPIO_PRT2_PS
.set Pot2Pin__0__SHIFT, 2
.set Pot2Pin__DR, CYREG_GPIO_PRT2_DR
.set Pot2Pin__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pot2Pin__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pot2Pin__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pot2Pin__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot2Pin__INTR, CYREG_GPIO_PRT2_INTR
.set Pot2Pin__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pot2Pin__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pot2Pin__MASK, 0x04
.set Pot2Pin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pot2Pin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pot2Pin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pot2Pin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pot2Pin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pot2Pin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pot2Pin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pot2Pin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pot2Pin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pot2Pin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pot2Pin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pot2Pin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pot2Pin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pot2Pin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pot2Pin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pot2Pin__PC, CYREG_GPIO_PRT2_PC
.set Pot2Pin__PC2, CYREG_GPIO_PRT2_PC2
.set Pot2Pin__PORT, 2
.set Pot2Pin__PS, CYREG_GPIO_PRT2_PS
.set Pot2Pin__SHIFT, 2

/* isrLim0 */
.set isrLim0__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isrLim0__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isrLim0__INTC_MASK, 0x01
.set isrLim0__INTC_NUMBER, 0
.set isrLim0__INTC_PRIOR_MASK, 0xC0
.set isrLim0__INTC_PRIOR_NUM, 3
.set isrLim0__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isrLim0__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isrLim0__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isrLim1 */
.set isrLim1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isrLim1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isrLim1__INTC_MASK, 0x02
.set isrLim1__INTC_NUMBER, 1
.set isrLim1__INTC_PRIOR_MASK, 0xC000
.set isrLim1__INTC_PRIOR_NUM, 3
.set isrLim1__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isrLim1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isrLim1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isrLim2 */
.set isrLim2__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isrLim2__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isrLim2__INTC_MASK, 0x04
.set isrLim2__INTC_NUMBER, 2
.set isrLim2__INTC_PRIOR_MASK, 0xC00000
.set isrLim2__INTC_PRIOR_NUM, 3
.set isrLim2__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isrLim2__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isrLim2__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* QuadDec0 */
.set QuadDec0_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set QuadDec0_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set QuadDec0_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set QuadDec0_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set QuadDec0_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set QuadDec0_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set QuadDec0_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set QuadDec0_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set QuadDec0_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set QuadDec0_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set QuadDec0_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set QuadDec0_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* QuadDec1 */
.set QuadDec1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set QuadDec1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set QuadDec1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set QuadDec1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set QuadDec1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set QuadDec1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set QuadDec1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set QuadDec1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set QuadDec1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set QuadDec1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set QuadDec1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set QuadDec1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* QuadDec2 */
.set QuadDec2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT4_CC
.set QuadDec2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT4_CC_BUFF
.set QuadDec2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT4_COUNTER
.set QuadDec2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT4_CTRL
.set QuadDec2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT4_INTR
.set QuadDec2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT4_INTR_MASK
.set QuadDec2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT4_INTR_MASKED
.set QuadDec2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT4_INTR_SET
.set QuadDec2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT4_PERIOD
.set QuadDec2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT4_PERIOD_BUFF
.set QuadDec2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT4_STATUS
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x10
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 4
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x1000
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 12
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x10000000
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 28
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x100000
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 20
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x10
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 4
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x10
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 4
.set QuadDec2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 4
.set QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT4_TR_CTRL0
.set QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT4_TR_CTRL1
.set QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT4_TR_CTRL2

/* LimitPin0 */
.set LimitPin0__0__DR, CYREG_GPIO_PRT5_DR
.set LimitPin0__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LimitPin0__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LimitPin0__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LimitPin0__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LimitPin0__0__HSIOM_MASK, 0x00F00000
.set LimitPin0__0__HSIOM_SHIFT, 20
.set LimitPin0__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin0__0__INTR, CYREG_GPIO_PRT5_INTR
.set LimitPin0__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin0__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LimitPin0__0__MASK, 0x20
.set LimitPin0__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LimitPin0__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LimitPin0__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LimitPin0__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LimitPin0__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LimitPin0__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LimitPin0__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LimitPin0__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LimitPin0__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LimitPin0__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LimitPin0__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LimitPin0__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LimitPin0__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LimitPin0__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LimitPin0__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LimitPin0__0__PC, CYREG_GPIO_PRT5_PC
.set LimitPin0__0__PC2, CYREG_GPIO_PRT5_PC2
.set LimitPin0__0__PORT, 5
.set LimitPin0__0__PS, CYREG_GPIO_PRT5_PS
.set LimitPin0__0__SHIFT, 5
.set LimitPin0__DR, CYREG_GPIO_PRT5_DR
.set LimitPin0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LimitPin0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LimitPin0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LimitPin0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin0__INTR, CYREG_GPIO_PRT5_INTR
.set LimitPin0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LimitPin0__MASK, 0x20
.set LimitPin0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LimitPin0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LimitPin0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LimitPin0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LimitPin0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LimitPin0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LimitPin0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LimitPin0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LimitPin0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LimitPin0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LimitPin0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LimitPin0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LimitPin0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LimitPin0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LimitPin0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LimitPin0__PC, CYREG_GPIO_PRT5_PC
.set LimitPin0__PC2, CYREG_GPIO_PRT5_PC2
.set LimitPin0__PORT, 5
.set LimitPin0__PS, CYREG_GPIO_PRT5_PS
.set LimitPin0__SHIFT, 5
.set LimitPin0__SNAP, CYREG_GPIO_PRT5_INTR

/* LimitPin1 */
.set LimitPin1__0__DR, CYREG_GPIO_PRT5_DR
.set LimitPin1__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LimitPin1__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LimitPin1__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LimitPin1__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LimitPin1__0__HSIOM_MASK, 0x000F0000
.set LimitPin1__0__HSIOM_SHIFT, 16
.set LimitPin1__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin1__0__INTR, CYREG_GPIO_PRT5_INTR
.set LimitPin1__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin1__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LimitPin1__0__MASK, 0x10
.set LimitPin1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LimitPin1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LimitPin1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LimitPin1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LimitPin1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LimitPin1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LimitPin1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LimitPin1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LimitPin1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LimitPin1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LimitPin1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LimitPin1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LimitPin1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LimitPin1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LimitPin1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LimitPin1__0__PC, CYREG_GPIO_PRT5_PC
.set LimitPin1__0__PC2, CYREG_GPIO_PRT5_PC2
.set LimitPin1__0__PORT, 5
.set LimitPin1__0__PS, CYREG_GPIO_PRT5_PS
.set LimitPin1__0__SHIFT, 4
.set LimitPin1__DR, CYREG_GPIO_PRT5_DR
.set LimitPin1__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LimitPin1__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LimitPin1__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LimitPin1__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin1__INTR, CYREG_GPIO_PRT5_INTR
.set LimitPin1__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LimitPin1__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LimitPin1__MASK, 0x10
.set LimitPin1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LimitPin1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LimitPin1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LimitPin1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LimitPin1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LimitPin1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LimitPin1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LimitPin1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LimitPin1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LimitPin1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LimitPin1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LimitPin1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LimitPin1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LimitPin1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LimitPin1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LimitPin1__PC, CYREG_GPIO_PRT5_PC
.set LimitPin1__PC2, CYREG_GPIO_PRT5_PC2
.set LimitPin1__PORT, 5
.set LimitPin1__PS, CYREG_GPIO_PRT5_PS
.set LimitPin1__SHIFT, 4
.set LimitPin1__SNAP, CYREG_GPIO_PRT5_INTR

/* LimitPin2 */
.set LimitPin2__0__DR, CYREG_GPIO_PRT1_DR
.set LimitPin2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LimitPin2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LimitPin2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LimitPin2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LimitPin2__0__HSIOM_MASK, 0x0000F000
.set LimitPin2__0__HSIOM_SHIFT, 12
.set LimitPin2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LimitPin2__0__INTR, CYREG_GPIO_PRT1_INTR
.set LimitPin2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LimitPin2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LimitPin2__0__MASK, 0x08
.set LimitPin2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LimitPin2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LimitPin2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LimitPin2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LimitPin2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LimitPin2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LimitPin2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LimitPin2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LimitPin2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LimitPin2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LimitPin2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LimitPin2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LimitPin2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LimitPin2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LimitPin2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LimitPin2__0__PC, CYREG_GPIO_PRT1_PC
.set LimitPin2__0__PC2, CYREG_GPIO_PRT1_PC2
.set LimitPin2__0__PORT, 1
.set LimitPin2__0__PS, CYREG_GPIO_PRT1_PS
.set LimitPin2__0__SHIFT, 3
.set LimitPin2__DR, CYREG_GPIO_PRT1_DR
.set LimitPin2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LimitPin2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LimitPin2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LimitPin2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LimitPin2__INTR, CYREG_GPIO_PRT1_INTR
.set LimitPin2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LimitPin2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LimitPin2__MASK, 0x08
.set LimitPin2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LimitPin2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LimitPin2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LimitPin2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LimitPin2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LimitPin2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LimitPin2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LimitPin2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LimitPin2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LimitPin2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LimitPin2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LimitPin2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LimitPin2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LimitPin2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LimitPin2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LimitPin2__PC, CYREG_GPIO_PRT1_PC
.set LimitPin2__PC2, CYREG_GPIO_PRT1_PC2
.set LimitPin2__PORT, 1
.set LimitPin2__PS, CYREG_GPIO_PRT1_PS
.set LimitPin2__SHIFT, 3
.set LimitPin2__SNAP, CYREG_GPIO_PRT1_INTR

/* QuadClock */
.set QuadClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL15
.set QuadClock__DIV_ID, 0x00000041
.set QuadClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set QuadClock__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101311A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
