{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652153550786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652153550787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 21:32:30 2022 " "Processing started: Mon May 09 21:32:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652153550787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1652153550787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1652153550787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1652153551129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1652153551129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/rawimage_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file input-output/rawimage_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rawImage_mem " "Found entity 1: rawImage_mem" {  } { { "input-output/rawImage_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153557750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/tb_instruction_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file input-output/tb_instruction_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "input-output/instruction_memory.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153557752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file input-output/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "input-output/instr_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/instr_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153557754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution/tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execution/tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "Execution/tb_alu.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/tb_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153557755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execution/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Execution/alu.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153557756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/getrawimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/getrawimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getRawImageData " "Found entity 1: getRawImageData" {  } { { "input-output/getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/getRawImageData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153557757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/tb_getrawimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/tb_getrawimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_getRawImageData " "Found entity 1: tb_getRawImageData" {  } { { "input-output/tb_getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_getRawImageData.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153557758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153557758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_getRawImageData " "Elaborating entity \"tb_getRawImageData\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1652153557804 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "getRawImageData TB... tb_getRawImageData.sv(13) " "Verilog HDL Display System Task info at tb_getRawImageData.sv(13): getRawImageData TB..." {  } { { "input-output/tb_getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_getRawImageData.sv" 13 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1652153557805 "|tb_getRawImageData"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk tb_getRawImageData.sv(12) " "Verilog HDL warning at tb_getRawImageData.sv(12): initial value for variable clk should be constant" {  } { { "input-output/tb_getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_getRawImageData.sv" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1652153557805 "|tb_getRawImageData"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getRawImageData getRawImageData:UUT " "Elaborating entity \"getRawImageData\" for hierarchy \"getRawImageData:UUT\"" {  } { { "input-output/tb_getRawImageData.sv" "UUT" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_getRawImageData.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rawImage_mem getRawImageData:UUT\|rawImage_mem:ROM " "Elaborating entity \"rawImage_mem\" for hierarchy \"getRawImageData:UUT\|rawImage_mem:ROM\"" {  } { { "input-output/getRawImageData.sv" "ROM" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/getRawImageData.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557821 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "q rawImage_mem.v(47) " "Verilog HDL warning at rawImage_mem.v(47): the port and data declarations for array port \"q\" do not specify the same range for each dimension" {  } { { "input-output/rawImage_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 47 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Design Software" 0 -1 1652153557821 "|tb_getRawImageData|getRawImageData:UUT|rawImage_mem:ROM"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "q rawImage_mem.v(57) " "HDL warning at rawImage_mem.v(57): see declaration for object \"q\"" {  } { { "input-output/rawImage_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 57 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153557821 "|tb_getRawImageData|getRawImageData:UUT|rawImage_mem:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "input-output/rawImage_mem.v" "altsyncram_component" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "input-output/rawImage_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rawImage.mif " "Parameter \"init_file\" = \"rawImage.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153557955 ""}  } { { "input-output/rawImage_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1652153557955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqf1 " "Found entity 1: altsyncram_oqf1" {  } { { "db/altsyncram_oqf1.tdf" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/db/altsyncram_oqf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153558011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153558011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqf1 getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_oqf1:auto_generated " "Elaborating entity \"altsyncram_oqf1\" for hierarchy \"getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_oqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153558011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i2a " "Found entity 1: decode_i2a" {  } { { "db/decode_i2a.tdf" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/db/decode_i2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153558360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153558360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i2a getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_oqf1:auto_generated\|decode_i2a:rden_decode " "Elaborating entity \"decode_i2a\" for hierarchy \"getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_oqf1:auto_generated\|decode_i2a:rden_decode\"" {  } { { "db/altsyncram_oqf1.tdf" "rden_decode" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/db/altsyncram_oqf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153558360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652153558399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652153558399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_oqf1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"getRawImageData:UUT\|rawImage_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_oqf1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_oqf1.tdf" "mux2" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/db/altsyncram_oqf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652153558399 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 18 8 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 18. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "input-output/rawImage_mem.v" "altsyncram_component" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1652153558569 "|tb_getRawImageData|getRawImageData:UUT|rawImage_mem:ROM|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 18 8 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 18. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "input-output/rawImage_mem.v" "altsyncram_component" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 82 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1652153558569 "|tb_getRawImageData|getRawImageData:UUT|rawImage_mem:ROM|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1652153558618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652153558648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 21:32:38 2022 " "Processing ended: Mon May 09 21:32:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652153558648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652153558648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652153558648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1652153558648 ""}
