##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for MOTOR_IntClock
		4.3::Critical Path Report for RX_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. RX_IntClock:R)
		5.2::Critical Path Report for (RX_IntClock:R vs. RX_IntClock:R)
		5.3::Critical Path Report for (MOTOR_IntClock:R vs. MOTOR_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: CyHFCLK               | Frequency: 48.72 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyWCO                 | N/A                   | Target: 0.03 MHz   | 
Clock: MOTOR_IntClock        | Frequency: 44.10 MHz  | Target: 0.08 MHz   | 
Clock: RX_IntClock           | Frequency: 48.72 MHz  | Target: 0.08 MHz   | 
Clock: SENSOR_1_SCBCLK       | N/A                   | Target: 1.60 MHz   | 
Clock: SENSOR_1_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz   | 
Clock: SENSOR_2_SCBCLK       | N/A                   | Target: 1.60 MHz   | 
Clock: SENSOR_2_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz   | 
Clock: SENSOR_3_SCBCLK       | N/A                   | Target: 1.60 MHz   | 
Clock: SENSOR_3_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz   | 
Clock: SENSOR_4_SCBCLK       | N/A                   | Target: 1.60 MHz   | 
Clock: SENSOR_4_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK         RX_IntClock     41666.7          21140       N/A              N/A         N/A              N/A         N/A              N/A         
MOTOR_IntClock  MOTOR_IntClock  1.30417e+007     13018993    N/A              N/A         N/A              N/A         N/A              N/A         
RX_IntClock     RX_IntClock     1.30417e+007     13026342    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name   Clock to Out  Clock Name:Phase  
----------  ------------  ----------------  
TxM(0)_PAD  36386         CyHFCLK:R         
TxM(0)_PAD  35365         MOTOR_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 48.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -5210
--------------------------------------------------   ----- 
End-of-path required time (ps)                       36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15316
-------------------------------------   ----- 
End-of-path arrival time (ps)           15316
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
RxM(0)/fb                             iocell6         4047   4047  21140  RISE       1
Net_117/main_0                        macrocell5      5042   9089  21140  RISE       1
Net_117/q                             macrocell5      3350  12439  21140  RISE       1
\RX:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2877  15316  21140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for MOTOR_IntClock
********************************************
Clock: MOTOR_IntClock
Frequency: 44.10 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q                      macrocell10     1250   1250  13018993  RISE       1
\MOTOR:BUART:counter_load_not\/main_0           macrocell1      4249   5499  13018993  RISE       1
\MOTOR:BUART:counter_load_not\/q                macrocell1      3350   8849  13018993  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2304  11154  13018993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for RX_IntClock
*****************************************
Clock: RX_IntClock
Frequency: 48.72 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -5210
--------------------------------------------------   ----- 
End-of-path required time (ps)                       36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15316
-------------------------------------   ----- 
End-of-path arrival time (ps)           15316
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
RxM(0)/fb                             iocell6         4047   4047  21140  RISE       1
Net_117/main_0                        macrocell5      5042   9089  21140  RISE       1
Net_117/q                             macrocell5      3350  12439  21140  RISE       1
\RX:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2877  15316  21140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. RX_IntClock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -5210
--------------------------------------------------   ----- 
End-of-path required time (ps)                       36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15316
-------------------------------------   ----- 
End-of-path arrival time (ps)           15316
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
RxM(0)/fb                             iocell6         4047   4047  21140  RISE       1
Net_117/main_0                        macrocell5      5042   9089  21140  RISE       1
Net_117/q                             macrocell5      3350  12439  21140  RISE       1
\RX:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2877  15316  21140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (RX_IntClock:R vs. RX_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RX:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026342p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -4220
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q            macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_counter_load\/main_3  macrocell6    4254   5504  13026342  RISE       1
\RX:BUART:rx_counter_load\/q       macrocell6    3350   8854  13026342  RISE       1
\RX:BUART:sRX:RxBitCounter\/load   count7cell    2250  11104  13026342  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1


5.3::Critical Path Report for (MOTOR_IntClock:R vs. MOTOR_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q                      macrocell10     1250   1250  13018993  RISE       1
\MOTOR:BUART:counter_load_not\/main_0           macrocell1      4249   5499  13018993  RISE       1
\MOTOR:BUART:counter_load_not\/q                macrocell1      3350   8849  13018993  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2304  11154  13018993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -5210
--------------------------------------------------   ----- 
End-of-path required time (ps)                       36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15316
-------------------------------------   ----- 
End-of-path arrival time (ps)           15316
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
RxM(0)/fb                             iocell6         4047   4047  21140  RISE       1
Net_117/main_0                        macrocell5      5042   9089  21140  RISE       1
Net_117/q                             macrocell5      3350  12439  21140  RISE       1
\RX:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2877  15316  21140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:rx_state_0\/main_0
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 28180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
RxM(0)/fb                     iocell6       4047   4047  21140  RISE       1
\RX:BUART:rx_state_0\/main_0  macrocell15   5929   9976  28180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:rx_state_2\/main_0
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 28180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
RxM(0)/fb                     iocell6       4047   4047  21140  RISE       1
\RX:BUART:rx_state_2\/main_0  macrocell18   5929   9976  28180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:rx_status_3\/main_0
Capture Clock  : \RX:BUART:rx_status_3\/clock_0
Path slack     : 28322p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RxM(0)/fb                      iocell6       4047   4047  21140  RISE       1
\RX:BUART:rx_status_3\/main_0  macrocell21   5788   9835  28322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxM(0)/fb
Path End       : \RX:BUART:rx_last\/main_0
Capture Clock  : \RX:BUART:rx_last\/clock_0
Path slack     : 28322p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RxM(0)/in_clock                                       iocell6                 0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
RxM(0)/fb                  iocell6       4047   4047  21140  RISE       1
\RX:BUART:rx_last\/main_0  macrocell22   5788   9835  28322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_last\/clock_0                                macrocell22                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TXC:Sync:ctrl_reg\/control_1
Path End       : \RX:BUART:rx_state_0\/main_1
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 32018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\TXC:Sync:ctrl_reg\/busclk                            controlcell1            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\TXC:Sync:ctrl_reg\/control_1  controlcell1   2580   2580  25010  RISE       1
\RX:BUART:rx_state_0\/main_1   macrocell15    3559   6139  32018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TXC:Sync:ctrl_reg\/control_1
Path End       : \RX:BUART:rx_state_2\/main_1
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 32018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\TXC:Sync:ctrl_reg\/busclk                            controlcell1            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\TXC:Sync:ctrl_reg\/control_1  controlcell1   2580   2580  25010  RISE       1
\RX:BUART:rx_state_2\/main_1   macrocell18    3559   6139  32018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TXC:Sync:ctrl_reg\/control_1
Path End       : \RX:BUART:rx_status_3\/main_1
Capture Clock  : \RX:BUART:rx_status_3\/clock_0
Path slack     : 32027p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\TXC:Sync:ctrl_reg\/busclk                            controlcell1            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\TXC:Sync:ctrl_reg\/control_1  controlcell1   2580   2580  25010  RISE       1
\RX:BUART:rx_status_3\/main_1  macrocell21    3549   6129  32027  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TXC:Sync:ctrl_reg\/control_1
Path End       : \RX:BUART:rx_last\/main_1
Capture Clock  : \RX:BUART:rx_last\/clock_0
Path slack     : 32027p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyHFCLK:R#313 vs. RX_IntClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\TXC:Sync:ctrl_reg\/busclk                            controlcell1            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\TXC:Sync:ctrl_reg\/control_1  controlcell1   2580   2580  25010  RISE       1
\RX:BUART:rx_last\/main_1      macrocell22    3549   6129  32027  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_last\/clock_0                                macrocell22                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q                      macrocell10     1250   1250  13018993  RISE       1
\MOTOR:BUART:counter_load_not\/main_0           macrocell1      4249   5499  13018993  RISE       1
\MOTOR:BUART:counter_load_not\/q                macrocell1      3350   8849  13018993  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2304  11154  13018993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MOTOR:BUART:sTX:TxSts\/status_0
Capture Clock  : \MOTOR:BUART:sTX:TxSts\/clock
Path slack     : 13024696p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15401
-------------------------------------   ----- 
End-of-path arrival time (ps)           15401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13024696  RISE       1
\MOTOR:BUART:tx_status_0\/main_3                 macrocell2      4459   9739  13024696  RISE       1
\MOTOR:BUART:tx_status_0\/q                      macrocell2      3350  13089  13024696  RISE       1
\MOTOR:BUART:sTX:TxSts\/status_0                 statusicell1    2312  15401  13024696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxSts\/clock                             statusicell1               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RX:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026342p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -4220
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q            macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_counter_load\/main_3  macrocell6    4254   5504  13026342  RISE       1
\RX:BUART:rx_counter_load\/q       macrocell6    3350   8854  13026342  RISE       1
\RX:BUART:sRX:RxBitCounter\/load   count7cell    2250  11104  13026342  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RX:BUART:sRX:RxSts\/status_4
Capture Clock  : \RX:BUART:sRX:RxSts\/clock
Path slack     : 13026948p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -1570
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13149
-------------------------------------   ----- 
End-of-path arrival time (ps)           13149
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13026948  RISE       1
\RX:BUART:rx_status_4\/main_1                 macrocell7      2249   7529  13026948  RISE       1
\RX:BUART:rx_status_4\/q                      macrocell7      3350  10879  13026948  RISE       1
\RX:BUART:sRX:RxSts\/status_4                 statusicell2    2270  13149  13026948  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxSts\/clock                                statusicell2               0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MOTOR:BUART:tx_state_0\/main_3
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13028418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9739
-------------------------------------   ---- 
End-of-path arrival time (ps)           9739
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13024696  RISE       1
\MOTOR:BUART:tx_state_0\/main_3                  macrocell11     4459   9739  13028418  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MOTOR:BUART:txn\/main_3
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13028554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  13028554  RISE       1
\MOTOR:BUART:txn\/main_3                macrocell9      2323   9603  13028554  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MOTOR:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q                macrocell10     1250   1250  13018993  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4809   6059  13029318  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_bitclk_enable\/q
Path End       : \RX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030204p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -6300
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\RX:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13030204  RISE       1
\RX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3913   5163  13030204  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MOTOR:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030720p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q                macrocell11     1250   1250  13020114  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3407   4657  13030720  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_1\/q
Path End       : \RX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -6300
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_1\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_1\/q                macrocell14     1250   1250  13027453  RISE       1
\RX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3137   4387  13030980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_0\/q
Path End       : \RX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031119p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -6300
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_0\/q                macrocell15     1250   1250  13027763  RISE       1
\RX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2997   4247  13031119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020268  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3242   4242  13031134  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:rx_state_0\/main_6
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13031182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q       macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_state_0\/main_6  macrocell15   5725   6975  13031182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:rx_load_fifo\/main_4
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13031182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q         macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_load_fifo\/main_4  macrocell16   5725   6975  13031182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:rx_state_3\/main_4
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13031182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q       macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_state_3\/main_4  macrocell17   5725   6975  13031182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:rx_state_2\/main_6
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13031182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q       macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_state_2\/main_6  macrocell18   5725   6975  13031182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_5
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13032372p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q        macrocell13   1250   1250  13032372  RISE       1
\MOTOR:BUART:tx_state_0\/main_5  macrocell11   4535   5785  13032372  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_bitclk_enable\/q
Path End       : \RX:BUART:rx_state_0\/main_4
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13032460p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030204  RISE       1
\RX:BUART:rx_state_0\/main_4   macrocell15   4446   5696  13032460  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_bitclk_enable\/q
Path End       : \RX:BUART:rx_load_fifo\/main_2
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13032460p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13030204  RISE       1
\RX:BUART:rx_load_fifo\/main_2  macrocell16   4446   5696  13032460  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_bitclk_enable\/q
Path End       : \RX:BUART:rx_state_3\/main_2
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13032460p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030204  RISE       1
\RX:BUART:rx_state_3\/main_2   macrocell17   4446   5696  13032460  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_bitclk_enable\/q
Path End       : \RX:BUART:rx_state_2\/main_4
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13032460p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030204  RISE       1
\RX:BUART:rx_state_2\/main_4   macrocell18   4446   5696  13032460  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032652p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q               macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_state_stop1_reg\/main_3  macrocell20   4254   5504  13032652  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_stop1_reg\/clock_0                     macrocell20                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_2\/q
Path End       : \RX:BUART:rx_status_3\/main_6
Capture Clock  : \RX:BUART:rx_status_3\/clock_0
Path slack     : 13032652p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_2\/q        macrocell18   1250   1250  13026342  RISE       1
\RX:BUART:rx_status_3\/main_6  macrocell21   4254   5504  13032652  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_0
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13032657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q       macrocell10   1250   1250  13018993  RISE       1
\MOTOR:BUART:tx_state_2\/main_0  macrocell12   4249   5499  13032657  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_bitclk\/main_0
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13032657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q      macrocell10   1250   1250  13018993  RISE       1
\MOTOR:BUART:tx_bitclk\/main_0  macrocell13   4249   5499  13032657  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:txn\/main_6
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13032926p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q  macrocell13   1250   1250  13032372  RISE       1
\MOTOR:BUART:txn\/main_6   macrocell9    3980   5230  13032926  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_5
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13032926p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q        macrocell13   1250   1250  13032372  RISE       1
\MOTOR:BUART:tx_state_1\/main_5  macrocell10   3980   5230  13032926  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_0
Path End       : \RX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033212p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033212  RISE       1
\RX:BUART:rx_bitclk_enable\/main_2   macrocell19   2835   4945  13033212  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_1
Path End       : \RX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033213  RISE       1
\RX:BUART:rx_bitclk_enable\/main_1   macrocell19   2834   4944  13033213  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_2
Path End       : \RX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033214p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033214  RISE       1
\RX:BUART:rx_bitclk_enable\/main_0   macrocell19   2833   4943  13033214  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_0
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13033355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q       macrocell10   1250   1250  13018993  RISE       1
\MOTOR:BUART:tx_state_0\/main_0  macrocell11   3552   4802  13033355  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:txn\/main_1
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13033357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q  macrocell10   1250   1250  13018993  RISE       1
\MOTOR:BUART:txn\/main_1    macrocell9    3549   4799  13033357  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_0
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13033357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q       macrocell10   1250   1250  13018993  RISE       1
\MOTOR:BUART:tx_state_1\/main_0  macrocell10   3549   4799  13033357  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_bitclk_enable\/q
Path End       : \RX:BUART:rx_status_3\/main_4
Capture Clock  : \RX:BUART:rx_status_3\/clock_0
Path slack     : 13033373p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_bitclk_enable\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030204  RISE       1
\RX:BUART:rx_status_3\/main_4  macrocell21   3534   4784  13033373  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_5
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13033376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q        macrocell13   1250   1250  13032372  RISE       1
\MOTOR:BUART:tx_state_2\/main_5  macrocell12   3530   4780  13033376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_1
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13033509p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q       macrocell11   1250   1250  13020114  RISE       1
\MOTOR:BUART:tx_state_0\/main_1  macrocell11   3398   4648  13033509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:txn\/main_2
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q  macrocell11   1250   1250  13020114  RISE       1
\MOTOR:BUART:txn\/main_2    macrocell9    3397   4647  13033510  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_1
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q       macrocell11   1250   1250  13020114  RISE       1
\MOTOR:BUART:tx_state_1\/main_1  macrocell10   3397   4647  13033510  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_1\/q
Path End       : \RX:BUART:rx_state_0\/main_2
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13033756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_1\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_1\/q       macrocell14   1250   1250  13027453  RISE       1
\RX:BUART:rx_state_0\/main_2  macrocell15   3151   4401  13033756  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_1\/q
Path End       : \RX:BUART:rx_load_fifo\/main_0
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13033756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_1\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_1\/q         macrocell14   1250   1250  13027453  RISE       1
\RX:BUART:rx_load_fifo\/main_0  macrocell16   3151   4401  13033756  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_1\/q
Path End       : \RX:BUART:rx_state_3\/main_0
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13033756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_1\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_1\/q       macrocell14   1250   1250  13027453  RISE       1
\RX:BUART:rx_state_3\/main_0  macrocell17   3151   4401  13033756  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_1\/q
Path End       : \RX:BUART:rx_state_2\/main_2
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13033756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_1\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_1\/q       macrocell14   1250   1250  13027453  RISE       1
\RX:BUART:rx_state_2\/main_2  macrocell18   3151   4401  13033756  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_1\/q
Path End       : \RX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033763p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_1\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_1\/q               macrocell14   1250   1250  13027453  RISE       1
\RX:BUART:rx_state_stop1_reg\/main_0  macrocell20   3144   4394  13033763  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_stop1_reg\/clock_0                     macrocell20                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_1\/q
Path End       : \RX:BUART:rx_status_3\/main_2
Capture Clock  : \RX:BUART:rx_status_3\/clock_0
Path slack     : 13033763p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_1\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_1\/q        macrocell14   1250   1250  13027453  RISE       1
\RX:BUART:rx_status_3\/main_2  macrocell21   3144   4394  13033763  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_1
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13033779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q       macrocell11   1250   1250  13020114  RISE       1
\MOTOR:BUART:tx_state_2\/main_1  macrocell12   3128   4378  13033779  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_bitclk\/main_1
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13033779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q      macrocell11   1250   1250  13020114  RISE       1
\MOTOR:BUART:tx_bitclk\/main_1  macrocell13   3128   4378  13033779  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \RX:BUART:rx_state_0\/main_8
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13033781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033781  RISE       1
\RX:BUART:rx_state_0\/main_8         macrocell15   2266   4376  13033781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \RX:BUART:rx_load_fifo\/main_6
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13033781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033781  RISE       1
\RX:BUART:rx_load_fifo\/main_6       macrocell16   2266   4376  13033781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \RX:BUART:rx_state_3\/main_6
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13033781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033781  RISE       1
\RX:BUART:rx_state_3\/main_6         macrocell17   2266   4376  13033781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_5
Path End       : \RX:BUART:rx_state_2\/main_8
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13033781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033781  RISE       1
\RX:BUART:rx_state_2\/main_8         macrocell18   2266   4376  13033781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \RX:BUART:rx_state_0\/main_7
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033785  RISE       1
\RX:BUART:rx_state_0\/main_7         macrocell15   2262   4372  13033785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \RX:BUART:rx_load_fifo\/main_5
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033785  RISE       1
\RX:BUART:rx_load_fifo\/main_5       macrocell16   2262   4372  13033785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \RX:BUART:rx_state_3\/main_5
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033785  RISE       1
\RX:BUART:rx_state_3\/main_5         macrocell17   2262   4372  13033785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_6
Path End       : \RX:BUART:rx_state_2\/main_7
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033785  RISE       1
\RX:BUART:rx_state_2\/main_7         macrocell18   2262   4372  13033785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \RX:BUART:rx_state_0\/main_9
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13033791p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033791  RISE       1
\RX:BUART:rx_state_0\/main_9         macrocell15   2255   4365  13033791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \RX:BUART:rx_load_fifo\/main_7
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13033791p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033791  RISE       1
\RX:BUART:rx_load_fifo\/main_7       macrocell16   2255   4365  13033791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \RX:BUART:rx_state_3\/main_7
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13033791p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033791  RISE       1
\RX:BUART:rx_state_3\/main_7         macrocell17   2255   4365  13033791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:sRX:RxBitCounter\/count_4
Path End       : \RX:BUART:rx_state_2\/main_9
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13033791p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxBitCounter\/clock                         count7cell                 0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033791  RISE       1
\RX:BUART:rx_state_2\/main_9         macrocell18   2255   4365  13033791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_3
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q       macrocell12   1250   1250  13020146  RISE       1
\MOTOR:BUART:tx_state_2\/main_3  macrocell12   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_bitclk\/main_3
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q      macrocell12   1250   1250  13020146  RISE       1
\MOTOR:BUART:tx_bitclk\/main_3  macrocell13   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:txn\/main_4
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q  macrocell12   1250   1250  13020146  RISE       1
\MOTOR:BUART:txn\/main_4    macrocell9    3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_3
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q       macrocell12   1250   1250  13020146  RISE       1
\MOTOR:BUART:tx_state_1\/main_3  macrocell10   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_state_1\/main_2
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020268  RISE       1
\MOTOR:BUART:tx_state_1\/main_2               macrocell10     3257   4257  13033900  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_state_0\/main_2
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13033913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020268  RISE       1
\MOTOR:BUART:tx_state_0\/main_2               macrocell11     3244   4244  13033913  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_0\/q
Path End       : \RX:BUART:rx_state_0\/main_3
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13033920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_0\/q       macrocell15   1250   1250  13027763  RISE       1
\RX:BUART:rx_state_0\/main_3  macrocell15   2986   4236  13033920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_0\/q
Path End       : \RX:BUART:rx_load_fifo\/main_1
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13033920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_0\/q         macrocell15   1250   1250  13027763  RISE       1
\RX:BUART:rx_load_fifo\/main_1  macrocell16   2986   4236  13033920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_0\/q
Path End       : \RX:BUART:rx_state_3\/main_1
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13033920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_0\/q       macrocell15   1250   1250  13027763  RISE       1
\RX:BUART:rx_state_3\/main_1  macrocell17   2986   4236  13033920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_0\/q
Path End       : \RX:BUART:rx_state_2\/main_3
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13033920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_0\/q       macrocell15   1250   1250  13027763  RISE       1
\RX:BUART:rx_state_2\/main_3  macrocell18   2986   4236  13033920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_state_2\/main_2
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13033932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020268  RISE       1
\MOTOR:BUART:tx_state_2\/main_2               macrocell12     3225   4225  13033932  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_bitclk\/main_2
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13033932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020268  RISE       1
\MOTOR:BUART:tx_bitclk\/main_2                macrocell13     3225   4225  13033932  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_4
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13033940p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q       macrocell12   1250   1250  13020146  RISE       1
\MOTOR:BUART:tx_state_0\/main_4  macrocell11   2967   4217  13033940  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_0\/q
Path End       : \RX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_0\/q               macrocell15   1250   1250  13027763  RISE       1
\RX:BUART:rx_state_stop1_reg\/main_1  macrocell20   2834   4084  13034073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_stop1_reg\/clock_0                     macrocell20                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_0\/q
Path End       : \RX:BUART:rx_status_3\/main_3
Capture Clock  : \RX:BUART:rx_status_3\/clock_0
Path slack     : 13034073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_0\/q        macrocell15   1250   1250  13027763  RISE       1
\RX:BUART:rx_status_3\/main_3  macrocell21   2834   4084  13034073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_3\/q
Path End       : \RX:BUART:rx_state_0\/main_5
Capture Clock  : \RX:BUART:rx_state_0\/clock_0
Path slack     : 13034211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_3\/q       macrocell17   1250   1250  13027914  RISE       1
\RX:BUART:rx_state_0\/main_5  macrocell15   2696   3946  13034211  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_0\/clock_0                             macrocell15                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_3\/q
Path End       : \RX:BUART:rx_load_fifo\/main_3
Capture Clock  : \RX:BUART:rx_load_fifo\/clock_0
Path slack     : 13034211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_3\/q         macrocell17   1250   1250  13027914  RISE       1
\RX:BUART:rx_load_fifo\/main_3  macrocell16   2696   3946  13034211  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_3\/q
Path End       : \RX:BUART:rx_state_3\/main_3
Capture Clock  : \RX:BUART:rx_state_3\/clock_0
Path slack     : 13034211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_3\/q       macrocell17   1250   1250  13027914  RISE       1
\RX:BUART:rx_state_3\/main_3  macrocell17   2696   3946  13034211  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_3\/q
Path End       : \RX:BUART:rx_state_2\/main_5
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13034211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_3\/q       macrocell17   1250   1250  13027914  RISE       1
\RX:BUART:rx_state_2\/main_5  macrocell18   2696   3946  13034211  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_3\/q
Path End       : \RX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_3\/q               macrocell17   1250   1250  13027914  RISE       1
\RX:BUART:rx_state_stop1_reg\/main_2  macrocell20   2683   3933  13034224  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_stop1_reg\/clock_0                     macrocell20                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_state_3\/q
Path End       : \RX:BUART:rx_status_3\/main_5
Capture Clock  : \RX:BUART:rx_status_3\/clock_0
Path slack     : 13034224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_3\/clock_0                             macrocell17                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_state_3\/q        macrocell17   1250   1250  13027914  RISE       1
\RX:BUART:rx_status_3\/main_5  macrocell21   2683   3933  13034224  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_load_fifo\/q
Path End       : \RX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034480p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -1930
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_load_fifo\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\RX:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13029759  RISE       1
\RX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4007   5257  13034480  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxShifter:u0\/clock                         datapathcell3              0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MOTOR:BUART:txn\/main_5
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13034529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3628
-------------------------------------   ---- 
End-of-path arrival time (ps)           3628
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034529  RISE       1
\MOTOR:BUART:txn\/main_5                      macrocell9      2628   3628  13034529  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MOTOR:BUART:tx_state_1\/main_4
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13034529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3628
-------------------------------------   ---- 
End-of-path arrival time (ps)           3628
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034529  RISE       1
\MOTOR:BUART:tx_state_1\/main_4               macrocell10     2628   3628  13034529  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MOTOR:BUART:tx_state_2\/main_4
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13034543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3614
-------------------------------------   ---- 
End-of-path arrival time (ps)           3614
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034529  RISE       1
\MOTOR:BUART:tx_state_2\/main_4               macrocell12     2614   3614  13034543  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:txn\/q
Path End       : \MOTOR:BUART:txn\/main_0
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13034586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:txn\/q       macrocell9    1250   1250  13034586  RISE       1
\MOTOR:BUART:txn\/main_0  macrocell9    2321   3571  13034586  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_last\/q
Path End       : \RX:BUART:rx_state_2\/main_10
Capture Clock  : \RX:BUART:rx_state_2\/clock_0
Path slack     : 13034677p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_last\/clock_0                                macrocell22                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RX:BUART:rx_last\/q           macrocell22   1250   1250  13034677  RISE       1
\RX:BUART:rx_state_2\/main_10  macrocell18   2230   3480  13034677  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_state_2\/clock_0                             macrocell18                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RX:BUART:rx_status_3\/q
Path End       : \RX:BUART:sRX:RxSts\/status_3
Capture Clock  : \RX:BUART:sRX:RxSts\/clock
Path slack     : 13036597p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (RX_IntClock:R#1 vs. RX_IntClock:R#2)   13041667
- Setup time                                              -1570
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:rx_status_3\/clock_0                            macrocell21                0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\RX:BUART:rx_status_3\/q       macrocell21    1250   1250  13036597  RISE       1
\RX:BUART:sRX:RxSts\/status_3  statusicell2   2250   3500  13036597  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RX:BUART:sRX:RxSts\/clock                                statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

