// Seed: 821767184
`define pp_6 0
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4,
    input  id_5
);
  assign id_2 = id_4;
  logic id_6 = 1 << id_3 && id_6;
  always @(posedge id_4) begin
    id_0 = 1;
  end
endmodule
