<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_hal_rcc.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_hal_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx_hal_def.h&quot;</code><br/>
<code>#include &quot;<a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>&quot;</code><br/>
</div>
<p><a href="stm32f1xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="structRCC__PLLInitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="structRCC__ClkInitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Clock__Source.html#ga09fff12a4e92f4da5980321b7f99b632">RCC_PLLSOURCE_HSI_DIV2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Clock__Source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR_PLLSRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;RCC_CR_HSEON</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;RCC_BDCR_LSEON</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;RCC_CR_HSION</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;0x10U         /* Default HSI calibration trimming value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;RCC_CSR_LSION</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;RCC_CFGR_SW_HSI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR_SW_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;RCC_CFGR_SW_PLL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source__Status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;RCC_CFGR_SWS_HSI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source__Status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;RCC_CFGR_SWS_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source__Status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;RCC_CFGR_SWS_PLL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV512</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL_LSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL_LSI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga7e022374ec3ceffa94e5bb6310c35c83">RCC_RTCCLKSOURCE_HSE_DIV128</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO__Index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>&#160;&#160;&#160;<a class="el" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_LSIRDYF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_LSERDYF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_HSIRDYF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_HSERDYF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_PLLRDYF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_CSSF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CR_HSERDY_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CSR_PORRSTF_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCC__Private__Constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">BDCR_REG_INDEX</a> &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga93ba92ddc3fa1efc4d840a19795b6888">__HAL_RCC_SRAM_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga17a2870f308b7ccc5aba84d963484bac">__HAL_RCC_FLITF_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga5222bac3ebfec517c93055ae065303da">__HAL_RCC_CRC_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">__HAL_RCC_DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga429ce8eecde9788d3daf85226b5c171b">__HAL_RCC_SRAM_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SRAMEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga3ecbf76738d7f2b8deb65847614f7574">__HAL_RCC_FLITF_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga170a30954a78a81a8f9b381378e0c9af">__HAL_RCC_CRC_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#gae89d94d6252c79e450623f69eb939ed6">__HAL_RCC_DMA1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga87efa23f18c79992ea64654c4d159f3b">__HAL_RCC_SRAM_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga44b59a52419512fd34d2d87190bf39c8">__HAL_RCC_SRAM_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga40f5675d8f45c678b8a2f43fca8f991e">__HAL_RCC_FLITF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#gaeab36991bb98be402aae3d70b0887658">__HAL_RCC_FLITF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">__HAL_RCC_CRC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga3d2645916b9ee9bad8c724a719c621d9">__HAL_RCC_CRC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga2e895257faa38376b9cdfcd756909a43">__HAL_RCC_TIM2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gaf62d32fdde03df10072d856515692c8d">__HAL_RCC_TIM3_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gaaf50c7d2265d978fab8fbb68a518096d">__HAL_RCC_USART2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gaffaa413a270a2a8311d54103372aa232">__HAL_RCC_BKP_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gad2def81b1df0e62cd322ab60b31ba59f">__HAL_RCC_TIM2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga9fb7035f007ec272b725e51018a36b23">__HAL_RCC_TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6afa0a633cf2553743a494d97aa5b997">__HAL_RCC_WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">__HAL_RCC_USART2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga490a853eae72da96aad5379a6e939dd8">__HAL_RCC_I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga92487028f056da1dd56871832db91cf6">__HAL_RCC_BKP_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_BKPEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">__HAL_RCC_PWR_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gadee5016adb1c8b62a5bb05f055859de0">__HAL_RCC_TIM2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gacaaa75c78c8ef4cf85f30fb20d522054">__HAL_RCC_TIM2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaf6090239db6a8a6917b3f3accea15ed0">__HAL_RCC_TIM3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga50f8e043a42eaf534c1efa2477078c0a">__HAL_RCC_TIM3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">__HAL_RCC_WWDG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga21d4e081c859ddccd4492343743bb245">__HAL_RCC_WWDG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gad3bbe0639658ed2cc56f8328b26373ea">__HAL_RCC_USART2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga61e4b1f3e82831cdc7508d4c38312eab">__HAL_RCC_USART2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga7570e5654fd61b44dabe0546e524c906">__HAL_RCC_I2C1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">__HAL_RCC_I2C1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabec2fa9dccfe0e8e239b02303f2a56c4">__HAL_RCC_BKP_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaa6e91221fef5277d99489a232e0d6d6f">__HAL_RCC_BKP_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga850f4fd113303ed7322577ad023cf748">__HAL_RCC_PWR_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">__HAL_RCC_PWR_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga045c3af72300d80014bbd1bdc9d40797">__HAL_RCC_AFIO_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">__HAL_RCC_GPIOD_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">__HAL_RCC_ADC1_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga56e350288f38c91c0c4cdb38ffa84f5e">__HAL_RCC_AFIO_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_AFIOEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga7083e491e6a1e165d064d199304bd2f0">__HAL_RCC_GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPAEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga60be1be419b57dafbbb93df67d68a424">__HAL_RCC_GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPBEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">__HAL_RCC_GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPCEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gaeaefe364dafdc0c22353969595421422">__HAL_RCC_GPIOD_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPDEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga80a9e4852bac07d3d9cc6390a361302a">__HAL_RCC_ADC1_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">__HAL_RCC_TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">__HAL_RCC_SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gae0050944298552e9f02f56ec8634f5a6">__HAL_RCC_USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gaa1991a9155c5dcc5c006fa7077075ed1">__HAL_RCC_AFIO_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2e3ea557d617246f51514913a6a273ff">__HAL_RCC_AFIO_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2d73b007700fe1576c7965ce677148bd">__HAL_RCC_GPIOA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">__HAL_RCC_GPIOB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga9b9353035473ac5f144f6e5385c4bebb">__HAL_RCC_GPIOB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga528029c120a0154dfd7cfd6159e8debe">__HAL_RCC_GPIOC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga5e939d98ecca025c028bd1d837b84c81">__HAL_RCC_GPIOC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga7a8a0e334d69163b25692f0450dc569a">__HAL_RCC_GPIOD_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga01c2b4166bbcf59a529cd3c5f8b93d76">__HAL_RCC_GPIOD_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga66eb89f7d856d9107e814efc751e8996">__HAL_RCC_ADC1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07">__HAL_RCC_ADC1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gad2b7c3a381d791c4ee728e303935832a">__HAL_RCC_TIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga7116893adbb7fc144102af49de55350b">__HAL_RCC_TIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gab1787d7cdf591c099b8d96848aee835e">__HAL_RCC_SPI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gabd506be27916f029d2214e88bc48f6df">__HAL_RCC_SPI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga59bd3cd20df76f885695fcdad1edce27">__HAL_RCC_USART1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">__HAL_RCC_USART1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga6f6e7048eca1abd1be132027f5b79465">__HAL_RCC_APB1_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga1010b7c4a9122449860babb341f01d7b">__HAL_RCC_TIM2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">__HAL_RCC_TIM3_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">__HAL_RCC_WWDG_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#gab4de80173ffa0e599baab0e76d562cc3">__HAL_RCC_USART2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga551c171f88af86ca985db634ac9e3275">__HAL_RCC_I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga570b0786a7446c63fd268cb0466f8af3">__HAL_RCC_BKP_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_BKPRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">__HAL_RCC_PWR_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">__HAL_RCC_APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR = 0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga4b1b3b45c95788edb29ccd2bf6994826">__HAL_RCC_TIM2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">__HAL_RCC_TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga63fa37b173c2c1d9249389148f96e5f1">__HAL_RCC_WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga8baebf28a2739de5f3c5ef72519b9499">__HAL_RCC_USART2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">__HAL_RCC_I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga7e15730f81926cd9c8b1c637465c1b77">__HAL_RCC_BKP_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_BKPRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#gaaa5a340d38d50e508243f48bbb47dd32">__HAL_RCC_PWR_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga8788da8c644ad0cc54912baede7d49b4">__HAL_RCC_APB2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gac1d0efbf1737e3528779cecbd0d80ebc">__HAL_RCC_AFIO_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_AFIORST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gab329bd497cccffd979bcca9fd42bbc79">__HAL_RCC_GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPARST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">__HAL_RCC_GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPBRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">__HAL_RCC_GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPCRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gaf0f7c49787fc94edeea74aa4218aeaf6">__HAL_RCC_GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPDRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga6176fa4f52de6ebf932d99a4d611634d">__HAL_RCC_ADC1_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gac423d6a52fa42423119844e4a7d68c7b">__HAL_RCC_TIM1_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">__HAL_RCC_SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">__HAL_RCC_USART1_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gae1e413d623154942d5bbe89769161ece">__HAL_RCC_APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga7b8441a89288e723bf87077b358ec224">__HAL_RCC_AFIO_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_AFIORST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gad56e47c2eacd972491f94296053d0cc3">__HAL_RCC_GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPARST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gaf03da3b36478071844fbd77df618a686">__HAL_RCC_GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPBRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga1df0e3536d3450435bdccdbe9c878736">__HAL_RCC_GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPCRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga29fbf71f71ea27ffa38e7283b6dce03d">__HAL_RCC_GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPDRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga681299b233339aa39a30fa5589cac5bc">__HAL_RCC_ADC1_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga1857f223177c9548ce1bae9753e0a7b4">__HAL_RCC_TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">__HAL_RCC_SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga243061674e38d05d222697046d43813a">__HAL_RCC_USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <a href="group__RCC__HSI__Configuration.html#gaab944f562b53fc74bcc0e4958388fd42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a> = DISABLE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Configuration.html#ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(_HSICALIBRATIONVALUE_)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_Pos))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <a href="group__RCC__HSI__Configuration.html#ga36991d340af7ad14b79f204c748b0e3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the Internal Low Speed oscillator (LSI).  <a href="group__RCC__LSI__Configuration.html#ga560de8b8991db4a296de878a7a8aa58b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal Low Speed oscillator (LSI).  <a href="group__RCC__LSI__Configuration.html#ga4f96095bb4acda60b7f66d5d927da181"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group__RCC__HSE__Configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group__RCC__LSE__Configuration.html#ga6b2b48f429e347c1c9c469122c64798b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the main PLL.  <a href="group__RCC__PLL__Configuration.html#gaaf196a2df41b0bcbc32745c2b218e696"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the main PLL.  <a href="group__RCC__PLL__Configuration.html#ga718a6afcb1492cc2796be78445a7d5ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#gadff34131a73367bbf345984ea5fdecca">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__, __PLLMUL__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source and multiplication factors.  <a href="group__RCC__PLL__Configuration.html#gadff34131a73367bbf345984ea5fdecca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get oscillator clock selected as PLL input clock.  <a href="group__RCC__PLL__Configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Get__Clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group__RCC__Get__Clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Get__Clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group__RCC__Get__Clock__source.html#gac99c2453d9e77c8b457acc0210e754c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCOx__Clock__Config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__, __MCODIV__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO clock.  <a href="group__RCCEx__MCOx__Clock__Config.html#ga7e5f7f1efc92794b6f0e96068240b45e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RTC clock (RTCCLK).  <a href="group__RCC__RTC__Clock__Configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group__RCC__RTC__Clock__Configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the the RTC clock.  <a href="group__RCC__RTC__Clock__Configuration.html#gab7cc36427c31da645a0e38e181f8ce0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the the RTC clock.  <a href="group__RCC__RTC__Clock__Configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to force the Backup domain reset.  <a href="group__RCC__RTC__Clock__Configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Configuration.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to release the Backup domain reset.  <a href="group__RCC__RTC__Clock__Configuration.html#ga14f32622c65f4ae239ba8cb00d510321"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO uint8_t *) <a class="el" href="group__RCC__Private__Constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt.  <a href="group__RCC__Flags__Interrupts__Management.html#ga180fb20a37b31a6e4f7e59213a6c0405"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO uint8_t *) <a class="el" href="group__RCC__Private__Constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> &amp;= (uint8_t)(~(__INTERRUPT__)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt.  <a href="group__RCC__Flags__Interrupts__Management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO uint8_t *) <a class="el" href="group__RCC__Private__Constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits.  <a href="group__RCC__Flags__Interrupts__Management.html#ga9d8ab157f58045b8daf8136bee54f139"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <a href="group__RCC__Flags__Interrupts__Management.html#ga134af980b892f362c05ae21922cd828d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(*(__IO uint32_t *)<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga40f8ee2c5fa801d0b72ae230578dd77b">RCC_CSR_RMVF_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags.  <a href="group__RCC__Flags__Interrupts__Management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <a href="group__RCC__Flags__Interrupts__Management.html#gae2d7d461630562bf2a2ddb31b1f96449"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;100U    /* 100 ms */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f1xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Timeout.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>&#160;&#160;&#160;5000    /* 5 s    */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Timeout.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f1xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Timeout.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;2U      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Timeout.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;2U      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Timeout.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>&#160;&#160;&#160;2U      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(RCC_BASE - PERIPH_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Register__Offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;0x00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Register__Offset.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;0x04U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Register__Offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>&#160;&#160;&#160;0x08U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Register__Offset.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>&#160;&#160;&#160;0x20U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Register__Offset.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>&#160;&#160;&#160;0x24U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaff4bdac027bca99768bdbdd4bd794abc">RCC_CFGR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gae509d1d4d3915d2d95b0c141e09a8fd2">RCC_CIR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a>&#160;&#160;&#160;RCC_CR_HSION_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa9092b285e421195958ef49d9396b321">RCC_HSEON_BIT_NUMBER</a>&#160;&#160;&#160;RCC_CR_HSEON_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gabefdd36d54615fa5771dccb9985ec3b6">RCC_CR_HSEON_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a>&#160;&#160;&#160;RCC_CR_CSSON_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga37c353c62ad303e661e99f20dcc6d1f0">RCC_CR_CSSON_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a>&#160;&#160;&#160;RCC_CR_PLLON_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a>&#160;&#160;&#160;RCC_CSR_LSION_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6cd8836230fcbaf491e9713233690611">RCC_RMVF_BIT_NUMBER</a>&#160;&#160;&#160;RCC_CSR_RMVF_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga40f8ee2c5fa801d0b72ae230578dd77b">RCC_CSR_RMVF_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga16e388a406aa93969e2713dd2e0d43e7">RCC_LSEON_BIT_NUMBER</a>&#160;&#160;&#160;RCC_BDCR_LSEON_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaf8dc69c1e125aaaba41c6e2f9e2121be">RCC_BDCR_LSEON_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga099cfa567c89f8643f7671d84ba18a7b">RCC_LSEBYP_BIT_NUMBER</a>&#160;&#160;&#160;RCC_BDCR_LSEBYP_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaf47f797e830f0ed3209a792cf96bf8fc">RCC_BDCR_LSEBYP_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a>&#160;&#160;&#160;RCC_BDCR_RTCEN_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a>&#160;&#160;&#160;RCC_BDCR_BDRST_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#ga1da336203f39dd57462e7f331271f699">RCC_CR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(RCC_BASE + <a class="el" href="group__RCC__Register__Offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> + 0x02U))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(RCC_BASE + <a class="el" href="group__RCC__Register__Offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a> + 0x01U))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(RCC_BASE + <a class="el" href="group__RCC__Register__Offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a> + 0x02U))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">BDCR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)3)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Alias__For__Legacy.html#ga524cb83b267a1cac3c64843d79d43e77">__HAL_RCC_SYSCFG_CLK_DISABLE</a>&#160;&#160;&#160;<a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga56e350288f38c91c0c4cdb38ffa84f5e">__HAL_RCC_AFIO_CLK_DISABLE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Alias__For__Legacy.html#ga1e50d7ed8e42180bf3096dc1eafa72f2">__HAL_RCC_SYSCFG_CLK_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#ga045c3af72300d80014bbd1bdc9d40797">__HAL_RCC_AFIO_CLK_ENABLE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Alias__For__Legacy.html#ga463cabb3db996d551bd0d43a70dd6089">__HAL_RCC_SYSCFG_FORCE_RESET</a>&#160;&#160;&#160;<a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gac1d0efbf1737e3528779cecbd0d80ebc">__HAL_RCC_AFIO_FORCE_RESET</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Alias__For__Legacy.html#ga9eaf6d564e3273977b23f9519747f0bf">__HAL_RCC_SYSCFG_RELEASE_RESET</a>&#160;&#160;&#160;<a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga7b8441a89288e723bf87077b358ec224">__HAL_RCC_AFIO_RELEASE_RESET</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga13202f72c93b28705bd35aab3cbd951f">IS_RCC_PLLSOURCE</a>(__SOURCE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga68584e3b585c1c1770d504a030d0dd34">IS_RCC_OSCILLATORTYPE</a>(__OSCILLATOR__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">IS_RCC_HSE</a>(__HSE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga6c766af016cdc1d63f1ed64c5082737c">IS_RCC_LSE</a>(__LSE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga230f351a740560f6b51cdc4b7051606e">IS_RCC_HSI</a>(__HSI__)&#160;&#160;&#160;(((__HSI__) == <a class="el" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((__HSI__) == <a class="el" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga0811e1266f1690c9f967df0129cb9d66">IS_RCC_CALIBRATION_VALUE</a>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0x1FU)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">IS_RCC_LSI</a>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga4e8a1f3a151c3011e915df4da312dd73">IS_RCC_PLL</a>(__PLL__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(CLK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">IS_RCC_SYSCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#gae09fa77206ca9cb1952b7d0ae49c8f4c">IS_RCC_SYSCLKSOURCE_STATUS</a>(__SOURCE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">IS_RCC_HCLK</a>(__HCLK__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">IS_RCC_PCLK</a>(__PCLK__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#ga9fa7b8751b8f868f0f1dd55b6efced65">IS_RCC_MCO</a>(__MCO__)&#160;&#160;&#160;((__MCO__) == <a class="el" href="group__RCC__MCO__Index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#gab281379d2f6361a20a082259be63af0f">IS_RCC_MCODIV</a>(__DIV__)&#160;&#160;&#160;(((__DIV__) == <a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">IS_RCC_RTCCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RCC clock configuration to the default reset state.  <a href="group__RCC__Exported__Functions__Group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the RCC Oscillators according to the specified parameters in the <a class="el" href="structRCC__OscInitTypeDef.html" title="RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.">RCC_OscInitTypeDef</a>.  <a href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the CPU, AHB and APB buses clocks according to the specified parameters in the RCC_ClkInitStruct.  <a href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the clock source to output on MCO pin.  <a href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Clock Security System.  <a href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the Clock Security System.  <a href="group__RCC__Exported__Functions__Group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the SYSCLK frequency.  <a href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the HCLK frequency.  <a href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the PCLK1 frequency.  <a href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the PCLK2 frequency.  <a href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the RCC_OscInitStruct according to the internal RCC configuration registers.  <a href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RCC_ClkInitStruct according to the internal RCC configuration registers.  <a href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This function handles the RCC CSS interrupt request.  <a href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__weak void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clock Security System interrupt callback.  <a href="group__RCC__Exported__Functions__Group2.html#gaa05b9157de5a48617bd06eb6aafa68aa"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:44 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
