$date
	Sat Sep 12 15:14:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4x1_tb $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module m1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
0%
0$
1#
1"
x!
$end
#5
1!
0&
0'
#10
1&
#15
0!
0&
1'
#20
1&
#25
