

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:43:59 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.338 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     10|        -|        -|    -|
|Expression           |        -|      2|        0|     2005|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|      589|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     12|      589|     2105|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_8s_5s_5s_13_1_1_U8       |myproject_am_addmul_8s_5s_5s_13_1_1       | (i0 + i1) * i2 |
    |myproject_am_addmul_8s_6s_5s_13_1_1_U7       |myproject_am_addmul_8s_6s_5s_13_1_1       | (i0 + i1) * i2 |
    |myproject_am_submul_7s_5s_5s_12_1_1_U3       |myproject_am_submul_7s_5s_5s_12_1_1       | (i0 - i1) * i2 |
    |myproject_am_submul_7s_5s_5s_12_1_1_U4       |myproject_am_submul_7s_5s_5s_12_1_1       | (i0 - i1) * i2 |
    |myproject_am_submul_8s_5s_5s_13_1_1_U10      |myproject_am_submul_8s_5s_5s_13_1_1       | (i0 - i1) * i2 |
    |myproject_am_submul_8s_6s_5s_13_1_1_U9       |myproject_am_submul_8s_6s_5s_13_1_1       | (i0 - i1) * i2 |
    |myproject_mac_mul_sub_11s_5s_20ns_20_1_1_U2  |myproject_mac_mul_sub_11s_5s_20ns_20_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_11s_5s_18ns_18_1_1_U1   |myproject_mac_muladd_11s_5s_18ns_18_1_1   |  i0 + i1 * i2  |
    |myproject_mac_mulsub_10s_5s_14ns_14_1_1_U5   |myproject_mac_mulsub_10s_5s_14ns_14_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_10s_5s_18s_19_1_1_U6    |myproject_mac_mulsub_10s_5s_18s_19_1_1    |  i0 - i1 * i2  |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_311_p2              |     *    |      0|  0|  17|           5|           5|
    |mul_ln1192_1_fu_331_p2            |     *    |      0|  0|  62|          10|           5|
    |mul_ln728_10_fu_942_p2            |     *    |      0|  0|  62|          10|           5|
    |mul_ln728_11_fu_1054_p2           |     *    |      0|  0|  40|           8|           5|
    |mul_ln728_12_fu_1203_p2           |     *    |      0|  0|  62|          10|           5|
    |mul_ln728_13_fu_1263_p2           |     *    |      0|  0|  62|          10|           5|
    |mul_ln728_1_fu_450_p2             |     *    |      1|  0|   9|          12|           5|
    |mul_ln728_2_fu_495_p2             |     *    |      1|  0|   6|          11|           5|
    |mul_ln728_3_fu_753_p2             |     *    |      0|  0|  40|           8|           5|
    |mul_ln728_4_fu_779_p2             |     *    |      0|  0|  62|          10|           5|
    |mul_ln728_5_fu_806_p2             |     *    |      0|  0|  62|          10|           5|
    |r_V_10_fu_405_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_22_fu_440_p2                  |     *    |      0|  0|  33|           7|           5|
    |r_V_28_fu_479_p2                  |     *    |      0|  0|  23|           6|           5|
    |r_V_39_fu_543_p2                  |     *    |      0|  0|  23|           6|           5|
    |r_V_43_fu_933_p2                  |     *    |      0|  0|  17|           4|           5|
    |r_V_47_fu_317_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_53_fu_684_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_55_fu_1255_p2                 |     *    |      0|  0|  17|           5|           5|
    |r_V_57_fu_213_p2                  |     *    |      0|  0|  23|           6|           5|
    |r_V_58_fu_235_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_60_fu_281_p2                  |     *    |      0|  0|  23|           6|           5|
    |r_V_64_fu_1360_p2                 |     *    |      0|  0|  33|           7|           5|
    |r_V_66_fu_525_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_69_fu_966_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_71_fu_584_p2                  |     *    |      0|  0|  40|           8|           5|
    |r_V_72_fu_625_p2                  |     *    |      0|  0|  23|           6|           5|
    |r_V_73_fu_649_p2                  |     *    |      0|  0|  17|           5|           5|
    |add_ln1192_1_fu_1029_p2           |     +    |      0|  0|  25|          20|          20|
    |add_ln1192_fu_924_p2              |     +    |      0|  0|  25|          20|          20|
    |grp_fu_1468_p2                    |     +    |      0|  0|  25|          18|          18|
    |r_V_65_fu_519_p2                  |     +    |      0|  0|  15|           8|           8|
    |ret_V_10_fu_766_p2                |     +    |      0|  0|  29|          22|          22|
    |ret_V_12_fu_824_p2                |     +    |      0|  0|  25|          23|          23|
    |ret_V_13_fu_848_p2                |     +    |      0|  0|  25|          24|          24|
    |ret_V_15_fu_1451_p2               |     +    |      0|  0|  25|          23|          25|
    |ret_V_16_fu_1035_p2               |     +    |      0|  0|  25|          20|          20|
    |ret_V_19_fu_619_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_21_fu_666_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_22_fu_1075_p2               |     +    |      0|  0|  25|          19|          19|
    |ret_V_23_fu_1092_p2               |     +    |      0|  0|  25|          19|          19|
    |ret_V_26_fu_1153_p2               |     +    |      0|  0|  25|          20|          20|
    |ret_V_29_fu_1186_p2               |     +    |      0|  0|  26|          19|          19|
    |ret_V_30_fu_1221_p2               |     +    |      0|  0|  31|          24|          24|
    |ret_V_32_fu_1281_p2               |     +    |      0|  0|  25|          25|          25|
    |ret_V_33_fu_1304_p2               |     +    |      0|  0|  25|          25|          25|
    |ret_V_3_fu_400_p2                 |     +    |      0|  0|  25|          18|          18|
    |ret_V_6_fu_1351_p2                |     +    |      0|  0|  25|          20|          20|
    |ret_V_7_fu_1378_p2                |     +    |      0|  0|  25|          20|          20|
    |ret_V_8_fu_1418_p2                |     +    |      0|  0|  25|          19|          20|
    |r_V_59_fu_360_p2                  |     -    |      0|  0|  15|           8|           8|
    |r_V_63_fu_1334_p2                 |     -    |      0|  0|  17|           1|          10|
    |r_V_67_fu_888_p2                  |     -    |      0|  0|  17|          10|          10|
    |r_V_70_fu_1011_p2                 |     -    |      0|  0|  16|           9|           9|
    |r_V_76_fu_1169_p2                 |     -    |      0|  0|  16|           9|           9|
    |r_V_77_fu_1227_p2                 |     -    |      0|  0|  16|           9|           9|
    |ret_V_11_fu_797_p2                |     -    |      0|  0|  25|          23|          23|
    |ret_V_14_fu_871_p2                |     -    |      0|  0|  25|          24|          24|
    |ret_V_18_fu_601_p2                |     -    |      0|  0|  25|          18|          18|
    |ret_V_20_fu_643_p2                |     -    |      0|  0|  25|          18|          18|
    |ret_V_24_fu_1113_p2               |     -    |      0|  0|  25|          20|          20|
    |ret_V_25_fu_1130_p2               |     -    |      0|  0|  25|          20|          20|
    |ret_V_27_fu_672_p2                |     -    |      0|  0|  25|           1|          15|
    |ret_V_28_fu_678_p2                |     -    |      0|  0|  25|          15|          15|
    |ret_V_31_fu_1249_p2               |     -    |      0|  0|  25|          25|          25|
    |ret_V_5_fu_739_p2                 |     -    |      0|  0|  26|          19|          19|
    |ret_V_9_fu_513_p2                 |     -    |      0|  0|  28|          21|          21|
    |ret_V_fu_253_p2                   |     -    |      0|  0|  23|          16|          16|
    |sub_ln1192_2_fu_1445_p2           |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_4_fu_908_p2            |     -    |      0|  0|  25|          20|          20|
    |sub_ln1192_5_fu_960_p2            |     -    |      0|  0|  25|          20|          20|
    |sub_ln1192_6_fu_983_p2            |     -    |      0|  0|  25|          20|          20|
    |sub_ln1192_8_fu_1147_p2           |     -    |      0|  0|  25|          20|          20|
    |sub_ln1192_9_fu_1298_p2           |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_fu_1412_p2             |     -    |      0|  0|  25|          20|          20|
    |sub_ln728_fu_1394_p2              |     -    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0|2005|        1070|        1037|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|   80|        160|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|   83|        166|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |mul_ln1118_reg_1644               |  10|   0|   10|          0|
    |mul_ln1192_1_reg_1649             |  14|   0|   14|          0|
    |mul_ln728_8_reg_1723              |  12|   0|   12|          0|
    |mul_ln728_9_reg_1728              |  12|   0|   12|          0|
    |p_Val2_26_reg_1590                |   5|   0|    5|          0|
    |p_Val2_26_reg_1590_pp0_iter1_reg  |   5|   0|    5|          0|
    |r_V_10_reg_1669                   |  10|   0|   10|          0|
    |r_V_20_reg_1654                   |   5|   0|    7|          2|
    |r_V_27_reg_1684                   |   5|   0|    6|          1|
    |r_V_2_reg_1674                    |   5|   0|    7|          2|
    |r_V_2_reg_1674_pp0_iter2_reg      |   5|   0|    7|          2|
    |r_V_44_reg_1710                   |  10|   0|   10|          0|
    |r_V_48_reg_1705                   |   5|   0|    8|          3|
    |r_V_4_reg_1605                    |   5|   0|    6|          1|
    |r_V_4_reg_1605_pp0_iter1_reg      |   5|   0|    6|          1|
    |r_V_53_reg_1743                   |  10|   0|   10|          0|
    |r_V_59_reg_1659                   |   8|   0|    8|          0|
    |r_V_60_reg_1610                   |  11|   0|   11|          0|
    |r_V_65_reg_1694                   |   8|   0|    8|          0|
    |r_V_66_reg_1700                   |  10|   0|   10|          0|
    |r_V_67_reg_1758                   |   8|   0|   10|          2|
    |ret_V_14_reg_1753                 |  19|   0|   24|          5|
    |ret_V_21_reg_1733                 |  18|   0|   18|          0|
    |ret_V_28_reg_1738                 |  10|   0|   15|          5|
    |ret_V_3_reg_1664                  |  18|   0|   18|          0|
    |ret_V_5_reg_1748                  |  19|   0|   19|          0|
    |ret_V_9_reg_1689                  |  16|   0|   21|          5|
    |ret_V_reg_1585                    |  11|   0|   16|          5|
    |sext_ln1118_16_reg_1616           |  10|   0|   10|          0|
    |sext_ln1118_19_reg_1679           |  12|   0|   12|          0|
    |sext_ln1118_4_reg_1580            |  10|   0|   10|          0|
    |sub_ln1192_3_reg_1718             |  20|   0|   20|          0|
    |tmp_1_reg_1554                    |   5|   0|    5|          0|
    |tmp_2_reg_1567                    |   5|   0|    5|          0|
    |tmp_4_reg_1622                    |   5|   0|    5|          0|
    |tmp_4_reg_1622_pp0_iter1_reg      |   5|   0|    5|          0|
    |tmp_5_reg_1632                    |   5|   0|    5|          0|
    |tmp_5_reg_1632_pp0_iter1_reg      |   5|   0|    5|          0|
    |trunc_ln708_2_reg_1763            |   5|   0|    5|          0|
    |trunc_ln708_3_reg_1768            |   5|   0|    5|          0|
    |trunc_ln708_4_reg_1773            |   5|   0|    5|          0|
    |x_V_ap_vld_preg                   |   1|   0|    1|          0|
    |x_V_preg                          |  80|   0|   80|          0|
    |tmp_1_reg_1554                    |  64|  32|    5|          0|
    |tmp_2_reg_1567                    |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 589|  64|  505|         34|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |   80|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    5|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    5|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    5|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    5|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    5|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

