INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sim_1/new/uart_peripheral_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_peripheral_tb
