# Scripting_and_Automation
Scripting and automation are essential skills for chip design and verification engineers due to the increasing complexity of designs and the time constraints in the industry. With the exponential growth in complexity, the need for automation to complete repetitive tasks is critical to improving productivity.


Folder Modules contain all the necessary verilog files that we want to synthesize and generate the reports.

Folder Script containd two file .tcl file, one which create the project and add all the files to the project, and another run each of the top module file synthesize them and then store all the necessary files inside seperate folders for each top module file.

Scripting.ipynb file contain the python code which do all the work. And finally making a result.csv file containing all important details like Dynamic Power, Static Power, Data path delay, LUTs etc. 
