+incdir+../../../../../rtl/verilog/pkg

../../../../../rtl/verilog/core/cache/riscv_dcache_core.sv
../../../../../rtl/verilog/core/cache/riscv_icache_core.sv
../../../../../rtl/verilog/core/fetch/riscv_if.sv
../../../../../rtl/verilog/core/memory/riscv_dmem_ctrl.sv
../../../../../rtl/verilog/core/memory/riscv_imem_ctrl.sv
../../../../../rtl/verilog/core/memory/riscv_mux.sv
../../../../../rtl/verilog/core/main/riscv_core.sv
../../../../../rtl/verilog/core/main/riscv_rf.sv

../../../../../rtl/verilog/pu/axi4/riscv_pu_axi4.sv
