# compile vhdl design source files
vhdl xil_defaultlib  "../../../rom.srcs/sources_1/new/ornekler_paket.vhd"
vhdl xil_defaultlib  "../../../rom.srcs/sources_1/new/rom.vhd"
vhdl xil_defaultlib  "../../../rom.srcs/sim_1/new/tb_rom.vhd"
