;redcode
;assert 1
	SPL 0, <-101
	CMP -279, <-127
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMZ @12, #0
	DAT #184, #0
	JMZ <127, 106
	SLT 121, 0
	JMP 0, #2
	JMP 0, #2
	MOV #12, @0
	MOV #12, @0
	SUB @127, 106
	ADD 48, @15
	ADD 48, @15
	JMP @18
	DJN @18, 0
	SLT 721, <0
	SUB @127, 106
	SUB @127, 106
	SUB @10, 0
	SPL 0, <402
	MOV 1, <-1
	SLT -130, 9
	SLT -130, 9
	ADD 30, 9
	CMP #912, @0
	CMP @10, 0
	SUB 121, 0
	CMP 1, <-1
	MOV -130, 9
	SUB #12, @0
	SUB 12, @10
	JMZ 0, <-101
	CMP 0, @20
	CMP 0, @20
	SUB @121, 103
	SUB @127, 106
	SPL @18
	SUB 12, @10
	CMP -7, <-20
	CMP 48, @15
	MOV -1, <-26
	SUB 121, 0
	JMZ -210, 80
	MOV -1, <-26
	MOV -1, <-26
	DAT #270, #60
	MOV -7, <-20
