
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49463500                       # Number of ticks simulated
final_tick                                   49463500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106087                       # Simulator instruction rate (inst/s)
host_op_rate                                   112373                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49253650                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656672                       # Number of bytes of host memory used
host_seconds                                     1.00                       # Real time elapsed on the host
sim_insts                                      106532                       # Number of instructions simulated
sim_ops                                        112848                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 876                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         661174401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         443801995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          23289901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5175533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1133441831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    661174401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     23289901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        684464302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        661174401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        443801995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         23289901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5175533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1133441831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  56064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49423500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.748503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.204700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.058633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55     32.93%     32.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           39     23.35%     56.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     13.17%     69.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.39%     74.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.19%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.79%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.99%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.80%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19     11.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          167                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8667500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                25092500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9894.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28644.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1133.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1133.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56419.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1050840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   573375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5452200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31662360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               412500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42202635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            898.358469                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       492500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44938750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   173880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1014000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24437610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6741750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35513475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            756.189082                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     11513250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34334250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  11090                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8955                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1109                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8920                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5778                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            64.775785                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    826                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  40                       # Number of system calls
system.cpu0.numCycles                           98928                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             23537                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         82634                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      11090                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6604                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        32244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2331                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    10552                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  650                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             56948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.605658                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.959366                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   42161     74.03%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     922      1.62%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1121      1.97%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     656      1.15%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     990      1.74%     80.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     490      0.86%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     873      1.53%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    3221      5.66%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6514     11.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               56948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.112102                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.835294                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   19653                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                23345                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    12047                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1042                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   861                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 906                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  315                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 84378                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1136                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   861                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   20541                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2782                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7797                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    12158                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                12809                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 81893                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   349                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    98                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 11999                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              97388                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               394860                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          117587                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                74885                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   22503                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               127                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           126                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4502                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               15185                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8100                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              796                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             545                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     77586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                260                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    69499                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              577                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          15636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        47524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            73                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        56948                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.220394                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.677184                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34408     60.42%     60.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3997      7.02%     67.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2505      4.40%     71.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3660      6.43%     78.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              12378     21.74%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          56948                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                41186     59.26%     59.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6734      9.69%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               14380     20.69%     89.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7196     10.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 69499                       # Type of FU issued
system.cpu0.iq.rate                          0.702521                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                         14                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000201                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            196481                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            93514                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        67259                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 69485                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             102                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3283                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1418                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   861                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2236                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  531                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              77853                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              201                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                15185                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8100                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               117                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    10                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            61                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           289                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          569                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 858                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                68391                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                13789                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1108                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       20827                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    7301                       # Number of branches executed
system.cpu0.iew.exec_stores                      7038                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.691321                       # Inst execution rate
system.cpu0.iew.wb_sent                         67628                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        67287                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    46494                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    88395                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.680161                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.525980                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          15642                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              805                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        54580                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.139795                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.164642                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35961     65.89%     65.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         7281     13.34%     79.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2436      4.46%     83.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1038      1.90%     85.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1769      3.24%     88.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2329      4.27%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          658      1.21%     94.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          590      1.08%     95.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2518      4.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        54580                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               56703                       # Number of instructions committed
system.cpu0.commit.committedOps                 62210                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18584                       # Number of memory references committed
system.cpu0.commit.loads                        11902                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                      6418                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    56296                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 291                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           36943     59.38%     59.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.74%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11902     19.13%     89.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6682     10.74%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            62210                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2518                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      129692                       # The number of ROB reads
system.cpu0.rob.rob_writes                     158079                       # The number of ROB writes
system.cpu0.timesIdled                            403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      56703                       # Number of Instructions Simulated
system.cpu0.committedOps                        62210                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.744670                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.744670                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.573174                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.573174                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   96860                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  49927                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   244257                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   30798                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  21715                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          201.043722                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              16798                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            44.794667                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   201.043722                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.196332                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.196332                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.340820                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            40463                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           40463                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        13105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          13105                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3587                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3587                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16692                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16692                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16697                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16697                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          284                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          284                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2943                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3227                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3227                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3227                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3227                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17183973                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17183973                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    208411011                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    208411011                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    225594984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    225594984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    225594984                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    225594984                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        13389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        13389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        19919                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        19919                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        19924                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        19924                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.021211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021211                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.450689                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.450689                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.162006                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.162006                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.161965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.161965                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60506.947183                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60506.947183                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 70815.837920                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70815.837920                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 69908.578866                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69908.578866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 69908.578866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69908.578866                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          698                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.857143                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2704                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2704                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2822                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2822                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          239                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          405                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11303515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11303515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     17558740                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     17558740                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28862255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28862255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28862255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28862255                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036600                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036600                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020332                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020332                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020327                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020327                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 68093.463855                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68093.463855                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 73467.531381                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73467.531381                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71264.827160                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71264.827160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71264.827160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71264.827160                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              218                       # number of replacements
system.cpu0.icache.tags.tagsinuse          247.573436                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9761                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              597                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            16.350084                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   247.573436                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.483542                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.483542                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            21701                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           21701                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         9761                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           9761                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         9761                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            9761                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         9761                       # number of overall hits
system.cpu0.icache.overall_hits::total           9761                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          791                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          791                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           791                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          791                       # number of overall misses
system.cpu0.icache.overall_misses::total          791                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53812496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53812496                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53812496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53812496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53812496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53812496                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        10552                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        10552                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        10552                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        10552                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        10552                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        10552                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.074962                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.074962                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.074962                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.074962                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.074962                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.074962                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 68030.968394                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68030.968394                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 68030.968394                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68030.968394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 68030.968394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68030.968394                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          557                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   185.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          192                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          599                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          599                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41865004                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41865004                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41865004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41865004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41865004                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41865004                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.056766                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.056766                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.056766                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.056766                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.056766                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.056766                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69891.492487                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69891.492487                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69891.492487                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69891.492487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69891.492487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69891.492487                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7771                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7374                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              258                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                7509                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4972                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            66.213877                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    162                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           19804                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              6920                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         59600                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7771                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5134                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        11069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    575                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     5705                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  170                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             18284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.346697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.752731                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    9785     53.52%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     291      1.59%     55.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      91      0.50%     55.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                      99      0.54%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     216      1.18%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      94      0.51%     57.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     129      0.71%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2319     12.68%     71.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5260     28.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               18284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.392395                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.009493                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    7238                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2862                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     5876                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2049                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   258                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 176                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 58436                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   258                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    7443                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    523                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1199                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     7701                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1159                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 57738                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1066                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              84231                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               283031                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           88760                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                74569                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9658                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                29                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            29                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2865                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               12811                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1103                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              484                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             113                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     56172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 59                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    52747                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              680                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           5593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        20466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        18284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.884872                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.633629                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3591     19.64%     19.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1069      5.85%     25.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                817      4.47%     29.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1184      6.48%     36.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              11623     63.57%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          18284                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    45    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                33551     63.61%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6148     11.66%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               12148     23.03%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                900      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 52747                       # Type of FU issued
system.cpu1.iq.rate                          2.663452                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         45                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000853                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            124503                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            61835                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        51875                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 52792                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1547                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          239                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   258                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    523                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              56234                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                12811                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1103                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           157                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 233                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                52429                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                12038                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              318                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       12927                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6544                       # Number of branches executed
system.cpu1.iew.exec_stores                       889                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.647394                       # Inst execution rate
system.cpu1.iew.wb_sent                         52075                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        51875                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    41939                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    72812                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.619420                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.575990                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           5534                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             55                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              229                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17502                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.893269                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.786445                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4314     24.65%     24.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4285     24.48%     49.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          728      4.16%     53.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1927     11.01%     64.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           65      0.37%     64.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         3296     18.83%     83.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          222      1.27%     84.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          276      1.58%     86.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2389     13.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17502                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               49829                       # Number of instructions committed
system.cpu1.commit.committedOps                 50638                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         12128                       # Number of memory references committed
system.cpu1.commit.loads                        11264                       # Number of loads committed
system.cpu1.commit.membars                         30                       # Number of memory barriers committed
system.cpu1.commit.branches                      6461                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    44295                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  74                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           32363     63.91%     63.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     12.14%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          11264     22.24%     98.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           864      1.71%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            50638                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2389                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       70999                       # The number of ROB reads
system.cpu1.rob.rob_writes                     113195                       # The number of ROB writes
system.cpu1.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       79123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      49829                       # Number of Instructions Simulated
system.cpu1.committedOps                        50638                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.397439                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.397439                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.516108                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.516108                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   80333                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  38502                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   192336                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   38066                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  13111                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           15.119155                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              12650                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               97                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           130.412371                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    15.119155                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.014765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.014765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.094727                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            25839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           25839                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        11838                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          11838                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           804                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        12642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           12642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        12644                       # number of overall hits
system.cpu1.dcache.overall_hits::total          12644                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          159                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           54                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          213                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           213                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          216                       # number of overall misses
system.cpu1.dcache.overall_misses::total          216                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data       967249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       967249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1167000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1167000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2134249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2134249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2134249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2134249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        11997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        11997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        12855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        12855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        12860                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        12860                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013253                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013253                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.062937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.062937                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016569                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016569                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016796                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6083.327044                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6083.327044                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21611.111111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21611.111111                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10019.948357                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10019.948357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  9880.782407                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9880.782407                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           79                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          107                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          107                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           80                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          108                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          108                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       366251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       366251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       365500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       365500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       731751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       731751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       736751                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       736751                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.030303                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030303                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008246                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008398                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008398                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  4578.137500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4578.137500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14057.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14057.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  6903.311321                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6903.311321                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  6821.768519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6821.768519                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.509841                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5637                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           106.358491                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.509841                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016621                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016621                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            11463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           11463                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         5637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5637                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         5637                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5637                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         5637                       # number of overall hits
system.cpu1.icache.overall_hits::total           5637                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           68                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           68                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           68                       # number of overall misses
system.cpu1.icache.overall_misses::total           68                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3025242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3025242                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3025242                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3025242                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3025242                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3025242                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         5705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         5705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         5705                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         5705                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         5705                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         5705                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011919                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011919                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011919                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011919                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011919                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011919                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 44488.852941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44488.852941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 44488.852941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44488.852941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 44488.852941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44488.852941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2224005                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2224005                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2224005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2224005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2224005                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2224005                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009290                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009290                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009290                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009290                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009290                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009290                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 41962.358491                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41962.358491                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 41962.358491                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41962.358491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 41962.358491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41962.358491                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   392.708138                       # Cycle average of tags in use
system.l2.tags.total_refs                         160                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.247295                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.083678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       308.898424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.631850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         3.094186                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011985                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019745                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9540                       # Number of tag accesses
system.l2.tags.data_accesses                     9540                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  83                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     161                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                9                       # number of Writeback hits
system.l2.Writeback_hits::total                     9                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   83                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                      163                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  83                       # number of overall hits
system.l2.overall_hits::cpu0.data                  38                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  31                       # number of overall hits
system.l2.overall_hits::cpu1.data                  11                       # number of overall hits
system.l2.overall_hits::total                     163                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               516                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   669                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 232                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                516                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                358                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    901                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               516                       # number of overall misses
system.l2.overall_misses::cpu0.data               358                       # number of overall misses
system.l2.overall_misses::cpu1.inst                22                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::total                   901                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40394000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10920000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1844000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        57750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53215750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17103000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17408000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     28023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       362750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70623750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40394000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     28023000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1844000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       362750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70623750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 830                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            9                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 9                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               234                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              599                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              396                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1064                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             599                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             396                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1064                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.861436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.783133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.415094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.806024                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991453                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.861436                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.904040                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.415094                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846805                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.861436                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.904040                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.415094                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846805                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78282.945736                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        84000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 83818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        57750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79545.216741                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 75013.157895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75034.482759                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78282.945736                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78276.536313                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 83818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78383.740289                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78282.945736                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78276.536313                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 83818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78383.740289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 24                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  24                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 24                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              645                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              877                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33832500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8442500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1390250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43665250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        89005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        89005                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14261500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14516000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     22704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1390250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58181250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     22704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1390250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58181250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.854758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.692771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.777108                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991453                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.854758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.866162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.824248                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.854758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.866162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.824248                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66079.101562                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73413.043478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 77236.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67698.062016                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17801                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17801                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 62550.438596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62568.965517                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66079.101562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66192.419825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 77236.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66341.220068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66079.101562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66192.419825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 77236.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66341.220068                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 644                       # Transaction distribution
system.membus.trans_dist::ReadResp                643                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               232                       # Transaction distribution
system.membus.trans_dist::ReadExResp              232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        56000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples               887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 887                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1072500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4641744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                904                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               902                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        25920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  68544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              99                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1181                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1181    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1181                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             599500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            991996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            670991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             84495                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            164249                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
