
IOT2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c84  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ca0  08009e18  08009e18  0000ae18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aab8  0800aab8  0000c1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800aab8  0800aab8  0000bab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aac0  0800aac0  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aac0  0800aac0  0000bac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aac4  0800aac4  0000bac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800aac8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1e4  2**0
                  CONTENTS
 10 .bss          00004da0  200001e4  200001e4  0000c1e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004f84  20004f84  0000c1e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019760  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c9d  00000000  00000000  00025974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e8  00000000  00000000  00029618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002461b  00000000  00000000  0002ae00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c96c  00000000  00000000  0004f41b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db95c  00000000  00000000  0006bd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001476e3  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00001285  00000000  00000000  00147726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007488  00000000  00000000  001489ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000040  00000000  00000000  0014fe34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009dfc 	.word	0x08009dfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08009dfc 	.word	0x08009dfc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4a07      	ldr	r2, [pc, #28]	@ (8000f64 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	4a06      	ldr	r2, [pc, #24]	@ (8000f68 <vApplicationGetIdleTaskMemory+0x30>)
 8000f4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2280      	movs	r2, #128	@ 0x80
 8000f54:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f56:	bf00      	nop
 8000f58:	3714      	adds	r7, #20
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000200 	.word	0x20000200
 8000f68:	200002a0 	.word	0x200002a0
 8000f6c:	00000000 	.word	0x00000000

08000f70 <GetTemperature>:
void StartTask01(void const * argument);
void StartTask02(void const * argument);
void StartTask03(void const * argument);

/* USER CODE BEGIN PFP */
float GetTemperature(void) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
    uint16_t value;
    float voltage;
    float temperature;

    HAL_ADC_Start(&hadc1);
 8000f76:	4834      	ldr	r0, [pc, #208]	@ (8001048 <GetTemperature+0xd8>)
 8000f78:	f001 fc62 	bl	8002840 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 8000f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f80:	4831      	ldr	r0, [pc, #196]	@ (8001048 <GetTemperature+0xd8>)
 8000f82:	f001 fd62 	bl	8002a4a <HAL_ADC_PollForConversion>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d145      	bne.n	8001018 <GetTemperature+0xa8>
        value = HAL_ADC_GetValue(&hadc1);
 8000f8c:	482e      	ldr	r0, [pc, #184]	@ (8001048 <GetTemperature+0xd8>)
 8000f8e:	f001 fef7 	bl	8002d80 <HAL_ADC_GetValue>
 8000f92:	4603      	mov	r3, r0
 8000f94:	817b      	strh	r3, [r7, #10]
        voltage = ((float)value / 4095.0) * 5.0;
 8000f96:	897b      	ldrh	r3, [r7, #10]
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa0:	ee17 0a90 	vmov	r0, s15
 8000fa4:	f7ff fad0 	bl	8000548 <__aeabi_f2d>
 8000fa8:	a321      	add	r3, pc, #132	@ (adr r3, 8001030 <GetTemperature+0xc0>)
 8000faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fae:	f7ff fc4d 	bl	800084c <__aeabi_ddiv>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	4b23      	ldr	r3, [pc, #140]	@ (800104c <GetTemperature+0xdc>)
 8000fc0:	f7ff fb1a 	bl	80005f8 <__aeabi_dmul>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4610      	mov	r0, r2
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f7ff fdec 	bl	8000ba8 <__aeabi_d2f>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	607b      	str	r3, [r7, #4]
        temperature = ((voltage - 0.76) / 0.025) + 25;
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff fab7 	bl	8000548 <__aeabi_f2d>
 8000fda:	a317      	add	r3, pc, #92	@ (adr r3, 8001038 <GetTemperature+0xc8>)
 8000fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe0:	f7ff f952 	bl	8000288 <__aeabi_dsub>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	4610      	mov	r0, r2
 8000fea:	4619      	mov	r1, r3
 8000fec:	a314      	add	r3, pc, #80	@ (adr r3, 8001040 <GetTemperature+0xd0>)
 8000fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff2:	f7ff fc2b 	bl	800084c <__aeabi_ddiv>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	4610      	mov	r0, r2
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	f04f 0200 	mov.w	r2, #0
 8001002:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <GetTemperature+0xe0>)
 8001004:	f7ff f942 	bl	800028c <__adddf3>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	4610      	mov	r0, r2
 800100e:	4619      	mov	r1, r3
 8001010:	f7ff fdca 	bl	8000ba8 <__aeabi_d2f>
 8001014:	4603      	mov	r3, r0
 8001016:	60fb      	str	r3, [r7, #12]
    }
    HAL_ADC_Stop(&hadc1);
 8001018:	480b      	ldr	r0, [pc, #44]	@ (8001048 <GetTemperature+0xd8>)
 800101a:	f001 fce3 	bl	80029e4 <HAL_ADC_Stop>

    return temperature;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	ee07 3a90 	vmov	s15, r3
}
 8001024:	eeb0 0a67 	vmov.f32	s0, s15
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	00000000 	.word	0x00000000
 8001034:	40affe00 	.word	0x40affe00
 8001038:	851eb852 	.word	0x851eb852
 800103c:	3fe851eb 	.word	0x3fe851eb
 8001040:	9999999a 	.word	0x9999999a
 8001044:	3f999999 	.word	0x3f999999
 8001048:	200004a0 	.word	0x200004a0
 800104c:	40140000 	.word	0x40140000
 8001050:	40390000 	.word	0x40390000

08001054 <WriteTemperatureToEEPROM>:

void WriteTemperatureToEEPROM(float temperature) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	@ 0x28
 8001058:	af04      	add	r7, sp, #16
 800105a:	ed87 0a01 	vstr	s0, [r7, #4]
    uint8_t data[4];
    uint32_t eepromAddress = 0xA0;
 800105e:	23a0      	movs	r3, #160	@ 0xa0
 8001060:	617b      	str	r3, [r7, #20]
    uint16_t memAddress = 0x0000;
 8001062:	2300      	movs	r3, #0
 8001064:	827b      	strh	r3, [r7, #18]

    memcpy(data, &temperature, sizeof(float));
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	60fb      	str	r3, [r7, #12]

    HAL_I2C_Mem_Write(&hi2c2, eepromAddress, memAddress, I2C_MEMADD_SIZE_16BIT, data, sizeof(data), HAL_MAX_DELAY);
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	b299      	uxth	r1, r3
 800106e:	8a7a      	ldrh	r2, [r7, #18]
 8001070:	f04f 33ff 	mov.w	r3, #4294967295
 8001074:	9302      	str	r3, [sp, #8]
 8001076:	2304      	movs	r3, #4
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2310      	movs	r3, #16
 8001082:	4805      	ldr	r0, [pc, #20]	@ (8001098 <WriteTemperatureToEEPROM+0x44>)
 8001084:	f003 f8ca 	bl	800421c <HAL_I2C_Mem_Write>
    HAL_Delay(10);
 8001088:	200a      	movs	r0, #10
 800108a:	f001 fb71 	bl	8002770 <HAL_Delay>
}
 800108e:	bf00      	nop
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	2000055c 	.word	0x2000055c

0800109c <ST7789_WriteFloat>:




void ST7789_WriteFloat(uint16_t x, uint16_t y, float num, FontDef font, uint16_t color, uint16_t bgcolor)
{
 800109c:	b590      	push	{r4, r7, lr}
 800109e:	b097      	sub	sp, #92	@ 0x5c
 80010a0:	af04      	add	r7, sp, #16
 80010a2:	4604      	mov	r4, r0
 80010a4:	4608      	mov	r0, r1
 80010a6:	ed87 0a02 	vstr	s0, [r7, #8]
 80010aa:	4639      	mov	r1, r7
 80010ac:	e881 000c 	stmia.w	r1, {r2, r3}
 80010b0:	4623      	mov	r3, r4
 80010b2:	81fb      	strh	r3, [r7, #14]
 80010b4:	4603      	mov	r3, r0
 80010b6:	81bb      	strh	r3, [r7, #12]
    int int_part = (int)num;
 80010b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010c0:	ee17 3a90 	vmov	r3, s15
 80010c4:	637b      	str	r3, [r7, #52]	@ 0x34
    int dec_part = (int)((num - int_part) * 100);
 80010c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010c8:	ee07 3a90 	vmov	s15, r3
 80010cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80010d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d8:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001224 <ST7789_WriteFloat+0x188>
 80010dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010e4:	ee17 3a90 	vmov	r3, s15
 80010e8:	633b      	str	r3, [r7, #48]	@ 0x30

    char buffer[20];

    int i = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	647b      	str	r3, [r7, #68]	@ 0x44
    if (int_part == 0) {
 80010ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d108      	bne.n	8001106 <ST7789_WriteFloat+0x6a>
        buffer[i++] = '0';
 80010f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010f6:	1c5a      	adds	r2, r3, #1
 80010f8:	647a      	str	r2, [r7, #68]	@ 0x44
 80010fa:	3348      	adds	r3, #72	@ 0x48
 80010fc:	443b      	add	r3, r7
 80010fe:	2230      	movs	r2, #48	@ 0x30
 8001100:	f803 2c2c 	strb.w	r2, [r3, #-44]
 8001104:	e03b      	b.n	800117e <ST7789_WriteFloat+0xe2>
    } else {
        int n = int_part;
 8001106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001108:	643b      	str	r3, [r7, #64]	@ 0x40
        char temp[10];
        int j = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        while (n > 0) {
 800110e:	e01d      	b.n	800114c <ST7789_WriteFloat+0xb0>
            temp[j++] = (n % 10) + '0';
 8001110:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001112:	4b45      	ldr	r3, [pc, #276]	@ (8001228 <ST7789_WriteFloat+0x18c>)
 8001114:	fb83 1302 	smull	r1, r3, r3, r2
 8001118:	1099      	asrs	r1, r3, #2
 800111a:	17d3      	asrs	r3, r2, #31
 800111c:	1ac9      	subs	r1, r1, r3
 800111e:	460b      	mov	r3, r1
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	440b      	add	r3, r1
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	1ad1      	subs	r1, r2, r3
 8001128:	b2ca      	uxtb	r2, r1
 800112a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800112c:	1c59      	adds	r1, r3, #1
 800112e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001130:	3230      	adds	r2, #48	@ 0x30
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	3348      	adds	r3, #72	@ 0x48
 8001136:	443b      	add	r3, r7
 8001138:	f803 2c38 	strb.w	r2, [r3, #-56]
            n /= 10;
 800113c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800113e:	4a3a      	ldr	r2, [pc, #232]	@ (8001228 <ST7789_WriteFloat+0x18c>)
 8001140:	fb82 1203 	smull	r1, r2, r2, r3
 8001144:	1092      	asrs	r2, r2, #2
 8001146:	17db      	asrs	r3, r3, #31
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	643b      	str	r3, [r7, #64]	@ 0x40
        while (n > 0) {
 800114c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800114e:	2b00      	cmp	r3, #0
 8001150:	dcde      	bgt.n	8001110 <ST7789_WriteFloat+0x74>
        }
        for (int k = j - 1; k >= 0; k--) {
 8001152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001154:	3b01      	subs	r3, #1
 8001156:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001158:	e00e      	b.n	8001178 <ST7789_WriteFloat+0xdc>
            buffer[i++] = temp[k];
 800115a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800115c:	1c5a      	adds	r2, r3, #1
 800115e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001160:	f107 0110 	add.w	r1, r7, #16
 8001164:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001166:	440a      	add	r2, r1
 8001168:	7812      	ldrb	r2, [r2, #0]
 800116a:	3348      	adds	r3, #72	@ 0x48
 800116c:	443b      	add	r3, r7
 800116e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        for (int k = j - 1; k >= 0; k--) {
 8001172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001174:	3b01      	subs	r3, #1
 8001176:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800117a:	2b00      	cmp	r3, #0
 800117c:	daed      	bge.n	800115a <ST7789_WriteFloat+0xbe>
        }
    }

    buffer[i++] = '.';
 800117e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001180:	1c5a      	adds	r2, r3, #1
 8001182:	647a      	str	r2, [r7, #68]	@ 0x44
 8001184:	3348      	adds	r3, #72	@ 0x48
 8001186:	443b      	add	r3, r7
 8001188:	222e      	movs	r2, #46	@ 0x2e
 800118a:	f803 2c2c 	strb.w	r2, [r3, #-44]

    if (dec_part < 10) {
 800118e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001190:	2b09      	cmp	r3, #9
 8001192:	dc07      	bgt.n	80011a4 <ST7789_WriteFloat+0x108>
        buffer[i++] = '0';
 8001194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	647a      	str	r2, [r7, #68]	@ 0x44
 800119a:	3348      	adds	r3, #72	@ 0x48
 800119c:	443b      	add	r3, r7
 800119e:	2230      	movs	r2, #48	@ 0x30
 80011a0:	f803 2c2c 	strb.w	r2, [r3, #-44]
    }
    buffer[i++] = (dec_part / 10) + '0';
 80011a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011a6:	4a20      	ldr	r2, [pc, #128]	@ (8001228 <ST7789_WriteFloat+0x18c>)
 80011a8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ac:	1092      	asrs	r2, r2, #2
 80011ae:	17db      	asrs	r3, r3, #31
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011b6:	1c59      	adds	r1, r3, #1
 80011b8:	6479      	str	r1, [r7, #68]	@ 0x44
 80011ba:	3230      	adds	r2, #48	@ 0x30
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	3348      	adds	r3, #72	@ 0x48
 80011c0:	443b      	add	r3, r7
 80011c2:	f803 2c2c 	strb.w	r2, [r3, #-44]
    buffer[i++] = (dec_part % 10) + '0';
 80011c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80011c8:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <ST7789_WriteFloat+0x18c>)
 80011ca:	fb83 1302 	smull	r1, r3, r3, r2
 80011ce:	1099      	asrs	r1, r3, #2
 80011d0:	17d3      	asrs	r3, r2, #31
 80011d2:	1ac9      	subs	r1, r1, r3
 80011d4:	460b      	mov	r3, r1
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	440b      	add	r3, r1
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	1ad1      	subs	r1, r2, r3
 80011de:	b2ca      	uxtb	r2, r1
 80011e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011e2:	1c59      	adds	r1, r3, #1
 80011e4:	6479      	str	r1, [r7, #68]	@ 0x44
 80011e6:	3230      	adds	r2, #48	@ 0x30
 80011e8:	b2d2      	uxtb	r2, r2
 80011ea:	3348      	adds	r3, #72	@ 0x48
 80011ec:	443b      	add	r3, r7
 80011ee:	f803 2c2c 	strb.w	r2, [r3, #-44]
    buffer[i] = '\0';
 80011f2:	f107 021c 	add.w	r2, r7, #28
 80011f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011f8:	4413      	add	r3, r2
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]

    ST7789_WriteString(x, y, buffer, font, color, bgcolor);
 80011fe:	f107 021c 	add.w	r2, r7, #28
 8001202:	89b9      	ldrh	r1, [r7, #12]
 8001204:	89f8      	ldrh	r0, [r7, #14]
 8001206:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800120a:	9302      	str	r3, [sp, #8]
 800120c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	f000 fe2e 	bl	8001e78 <ST7789_WriteString>
}
 800121c:	bf00      	nop
 800121e:	374c      	adds	r7, #76	@ 0x4c
 8001220:	46bd      	mov	sp, r7
 8001222:	bd90      	pop	{r4, r7, pc}
 8001224:	42c80000 	.word	0x42c80000
 8001228:	66666667 	.word	0x66666667

0800122c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800122c:	b5b0      	push	{r4, r5, r7, lr}
 800122e:	b096      	sub	sp, #88	@ 0x58
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001232:	f001 fa5b 	bl	80026ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001236:	f000 f853 	bl	80012e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800123a:	f000 f9df 	bl	80015fc <MX_GPIO_Init>
  MX_DMA_Init();
 800123e:	f000 f997 	bl	8001570 <MX_DMA_Init>
  MX_ADC1_Init();
 8001242:	f000 f8ab 	bl	800139c <MX_ADC1_Init>
  MX_SPI1_Init();
 8001246:	f000 f95d 	bl	8001504 <MX_SPI1_Init>
  MX_DAC_Init();
 800124a:	f000 f8f9 	bl	8001440 <MX_DAC_Init>
  MX_I2C2_Init();
 800124e:	f000 f92b 	bl	80014a8 <MX_I2C2_Init>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task01 */
  osThreadDef(Task01, StartTask01, osPriorityNormal, 0, 128);
 8001252:	4b1d      	ldr	r3, [pc, #116]	@ (80012c8 <main+0x9c>)
 8001254:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001258:	461d      	mov	r5, r3
 800125a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800125c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800125e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001262:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task01Handle = osThreadCreate(osThread(Task01), NULL);
 8001266:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f004 fe86 	bl	8005f7e <osThreadCreate>
 8001272:	4603      	mov	r3, r0
 8001274:	4a15      	ldr	r2, [pc, #84]	@ (80012cc <main+0xa0>)
 8001276:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task02 */
  osThreadDef(Task02, StartTask02, osPriorityNormal, 0, 128);
 8001278:	4b15      	ldr	r3, [pc, #84]	@ (80012d0 <main+0xa4>)
 800127a:	f107 0420 	add.w	r4, r7, #32
 800127e:	461d      	mov	r5, r3
 8001280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001284:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001288:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task02Handle = osThreadCreate(osThread(Task02), NULL);
 800128c:	f107 0320 	add.w	r3, r7, #32
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f004 fe73 	bl	8005f7e <osThreadCreate>
 8001298:	4603      	mov	r3, r0
 800129a:	4a0e      	ldr	r2, [pc, #56]	@ (80012d4 <main+0xa8>)
 800129c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task03 */
  osThreadDef(Task03, StartTask03, osPriorityNormal, 0, 128);
 800129e:	4b0e      	ldr	r3, [pc, #56]	@ (80012d8 <main+0xac>)
 80012a0:	1d3c      	adds	r4, r7, #4
 80012a2:	461d      	mov	r5, r3
 80012a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task03Handle = osThreadCreate(osThread(Task03), NULL);
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	2100      	movs	r1, #0
 80012b4:	4618      	mov	r0, r3
 80012b6:	f004 fe62 	bl	8005f7e <osThreadCreate>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4a07      	ldr	r2, [pc, #28]	@ (80012dc <main+0xb0>)
 80012be:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80012c0:	f004 fe56 	bl	8005f70 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <main+0x98>
 80012c8:	08009e20 	.word	0x08009e20
 80012cc:	20000728 	.word	0x20000728
 80012d0:	08009e44 	.word	0x08009e44
 80012d4:	2000072c 	.word	0x2000072c
 80012d8:	08009e68 	.word	0x08009e68
 80012dc:	20000730 	.word	0x20000730

080012e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b094      	sub	sp, #80	@ 0x50
 80012e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e6:	f107 0320 	add.w	r3, r7, #32
 80012ea:	2230      	movs	r2, #48	@ 0x30
 80012ec:	2100      	movs	r1, #0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f006 fe0d 	bl	8007f0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	4b22      	ldr	r3, [pc, #136]	@ (8001394 <SystemClock_Config+0xb4>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130c:	4a21      	ldr	r2, [pc, #132]	@ (8001394 <SystemClock_Config+0xb4>)
 800130e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001312:	6413      	str	r3, [r2, #64]	@ 0x40
 8001314:	4b1f      	ldr	r3, [pc, #124]	@ (8001394 <SystemClock_Config+0xb4>)
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001320:	2300      	movs	r3, #0
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	4b1c      	ldr	r3, [pc, #112]	@ (8001398 <SystemClock_Config+0xb8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a1b      	ldr	r2, [pc, #108]	@ (8001398 <SystemClock_Config+0xb8>)
 800132a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b19      	ldr	r3, [pc, #100]	@ (8001398 <SystemClock_Config+0xb8>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001340:	2301      	movs	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001344:	2310      	movs	r3, #16
 8001346:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001348:	2300      	movs	r3, #0
 800134a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134c:	f107 0320 	add.w	r3, r7, #32
 8001350:	4618      	mov	r0, r3
 8001352:	f003 facd 	bl	80048f0 <HAL_RCC_OscConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800135c:	f000 fac4 	bl	80018e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001360:	230f      	movs	r3, #15
 8001362:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001374:	f107 030c 	add.w	r3, r7, #12
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f003 fd30 	bl	8004de0 <HAL_RCC_ClockConfig>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001386:	f000 faaf 	bl	80018e8 <Error_Handler>
  }
}
 800138a:	bf00      	nop
 800138c:	3750      	adds	r7, #80	@ 0x50
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40023800 	.word	0x40023800
 8001398:	40007000 	.word	0x40007000

0800139c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013a2:	463b      	mov	r3, r7
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013ae:	4b21      	ldr	r3, [pc, #132]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013b0:	4a21      	ldr	r2, [pc, #132]	@ (8001438 <MX_ADC1_Init+0x9c>)
 80013b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013cc:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013d4:	4b17      	ldr	r3, [pc, #92]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013da:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013dc:	4a17      	ldr	r2, [pc, #92]	@ (800143c <MX_ADC1_Init+0xa0>)
 80013de:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013e0:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013fa:	480e      	ldr	r0, [pc, #56]	@ (8001434 <MX_ADC1_Init+0x98>)
 80013fc:	f001 f9dc 	bl	80027b8 <HAL_ADC_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001406:	f000 fa6f 	bl	80018e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800140a:	2310      	movs	r3, #16
 800140c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800140e:	2301      	movs	r3, #1
 8001410:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001416:	463b      	mov	r3, r7
 8001418:	4619      	mov	r1, r3
 800141a:	4806      	ldr	r0, [pc, #24]	@ (8001434 <MX_ADC1_Init+0x98>)
 800141c:	f001 fcdc 	bl	8002dd8 <HAL_ADC_ConfigChannel>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001426:	f000 fa5f 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200004a0 	.word	0x200004a0
 8001438:	40012000 	.word	0x40012000
 800143c:	0f000001 	.word	0x0f000001

08001440 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001446:	463b      	mov	r3, r7
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800144e:	4b14      	ldr	r3, [pc, #80]	@ (80014a0 <MX_DAC_Init+0x60>)
 8001450:	4a14      	ldr	r2, [pc, #80]	@ (80014a4 <MX_DAC_Init+0x64>)
 8001452:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001454:	4812      	ldr	r0, [pc, #72]	@ (80014a0 <MX_DAC_Init+0x60>)
 8001456:	f001 ffc9 	bl	80033ec <HAL_DAC_Init>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001460:	f000 fa42 	bl	80018e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001464:	2300      	movs	r3, #0
 8001466:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001468:	2300      	movs	r3, #0
 800146a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800146c:	463b      	mov	r3, r7
 800146e:	2200      	movs	r2, #0
 8001470:	4619      	mov	r1, r3
 8001472:	480b      	ldr	r0, [pc, #44]	@ (80014a0 <MX_DAC_Init+0x60>)
 8001474:	f001 ffdc 	bl	8003430 <HAL_DAC_ConfigChannel>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800147e:	f000 fa33 	bl	80018e8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001482:	463b      	mov	r3, r7
 8001484:	2210      	movs	r2, #16
 8001486:	4619      	mov	r1, r3
 8001488:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <MX_DAC_Init+0x60>)
 800148a:	f001 ffd1 	bl	8003430 <HAL_DAC_ConfigChannel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001494:	f000 fa28 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000548 	.word	0x20000548
 80014a4:	40007400 	.word	0x40007400

080014a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014ac:	4b12      	ldr	r3, [pc, #72]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014ae:	4a13      	ldr	r2, [pc, #76]	@ (80014fc <MX_I2C2_Init+0x54>)
 80014b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80014b2:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014b4:	4a12      	ldr	r2, [pc, #72]	@ (8001500 <MX_I2C2_Init+0x58>)
 80014b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80014be:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014cc:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80014d2:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d8:	4b07      	ldr	r3, [pc, #28]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014de:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014e4:	4804      	ldr	r0, [pc, #16]	@ (80014f8 <MX_I2C2_Init+0x50>)
 80014e6:	f002 fd55 	bl	8003f94 <HAL_I2C_Init>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80014f0:	f000 f9fa 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	2000055c 	.word	0x2000055c
 80014fc:	40005800 	.word	0x40005800
 8001500:	000186a0 	.word	0x000186a0

08001504 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001508:	4b17      	ldr	r3, [pc, #92]	@ (8001568 <MX_SPI1_Init+0x64>)
 800150a:	4a18      	ldr	r2, [pc, #96]	@ (800156c <MX_SPI1_Init+0x68>)
 800150c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800150e:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001510:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001514:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001516:	4b14      	ldr	r3, [pc, #80]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800151c:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <MX_SPI1_Init+0x64>)
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001522:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <MX_SPI1_Init+0x64>)
 800152a:	2200      	movs	r2, #0
 800152c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001530:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001534:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001536:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001538:	2200      	movs	r2, #0
 800153a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800153c:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <MX_SPI1_Init+0x64>)
 800153e:	2200      	movs	r2, #0
 8001540:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001542:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001544:	2200      	movs	r2, #0
 8001546:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001548:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <MX_SPI1_Init+0x64>)
 800154a:	2200      	movs	r2, #0
 800154c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800154e:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001550:	220a      	movs	r2, #10
 8001552:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001554:	4804      	ldr	r0, [pc, #16]	@ (8001568 <MX_SPI1_Init+0x64>)
 8001556:	f003 fe55 	bl	8005204 <HAL_SPI_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001560:	f000 f9c2 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000670 	.word	0x20000670
 800156c:	40013000 	.word	0x40013000

08001570 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <MX_DMA_Init+0x88>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a1e      	ldr	r2, [pc, #120]	@ (80015f8 <MX_DMA_Init+0x88>)
 8001580:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b1c      	ldr	r3, [pc, #112]	@ (80015f8 <MX_DMA_Init+0x88>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	4b18      	ldr	r3, [pc, #96]	@ (80015f8 <MX_DMA_Init+0x88>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a17      	ldr	r2, [pc, #92]	@ (80015f8 <MX_DMA_Init+0x88>)
 800159c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b15      	ldr	r3, [pc, #84]	@ (80015f8 <MX_DMA_Init+0x88>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2105      	movs	r1, #5
 80015b2:	200d      	movs	r0, #13
 80015b4:	f001 fef0 	bl	8003398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80015b8:	200d      	movs	r0, #13
 80015ba:	f001 ff09 	bl	80033d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	2105      	movs	r1, #5
 80015c2:	202f      	movs	r0, #47	@ 0x2f
 80015c4:	f001 fee8 	bl	8003398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80015c8:	202f      	movs	r0, #47	@ 0x2f
 80015ca:	f001 ff01 	bl	80033d0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2105      	movs	r1, #5
 80015d2:	2038      	movs	r0, #56	@ 0x38
 80015d4:	f001 fee0 	bl	8003398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015d8:	2038      	movs	r0, #56	@ 0x38
 80015da:	f001 fef9 	bl	80033d0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2105      	movs	r1, #5
 80015e2:	203b      	movs	r0, #59	@ 0x3b
 80015e4:	f001 fed8 	bl	8003398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80015e8:	203b      	movs	r0, #59	@ 0x3b
 80015ea:	f001 fef1 	bl	80033d0 <HAL_NVIC_EnableIRQ>

}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023800 	.word	0x40023800

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	4b3a      	ldr	r3, [pc, #232]	@ (8001700 <MX_GPIO_Init+0x104>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a39      	ldr	r2, [pc, #228]	@ (8001700 <MX_GPIO_Init+0x104>)
 800161c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b37      	ldr	r3, [pc, #220]	@ (8001700 <MX_GPIO_Init+0x104>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	4b33      	ldr	r3, [pc, #204]	@ (8001700 <MX_GPIO_Init+0x104>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	4a32      	ldr	r2, [pc, #200]	@ (8001700 <MX_GPIO_Init+0x104>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6313      	str	r3, [r2, #48]	@ 0x30
 800163e:	4b30      	ldr	r3, [pc, #192]	@ (8001700 <MX_GPIO_Init+0x104>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	603b      	str	r3, [r7, #0]
 800164e:	4b2c      	ldr	r3, [pc, #176]	@ (8001700 <MX_GPIO_Init+0x104>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	4a2b      	ldr	r2, [pc, #172]	@ (8001700 <MX_GPIO_Init+0x104>)
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	6313      	str	r3, [r2, #48]	@ 0x30
 800165a:	4b29      	ldr	r3, [pc, #164]	@ (8001700 <MX_GPIO_Init+0x104>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	603b      	str	r3, [r7, #0]
 8001664:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8001666:	2200      	movs	r2, #0
 8001668:	f241 1187 	movw	r1, #4487	@ 0x1187
 800166c:	4825      	ldr	r0, [pc, #148]	@ (8001704 <MX_GPIO_Init+0x108>)
 800166e:	f002 fc5d 	bl	8003f2c <HAL_GPIO_WritePin>
                          |LCD_CS_Pin|LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_PA9_GPIO_Port, LCD_PA9_Pin, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001678:	4823      	ldr	r0, [pc, #140]	@ (8001708 <MX_GPIO_Init+0x10c>)
 800167a:	f002 fc57 	bl	8003f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800167e:	2201      	movs	r2, #1
 8001680:	2140      	movs	r1, #64	@ 0x40
 8001682:	4820      	ldr	r0, [pc, #128]	@ (8001704 <MX_GPIO_Init+0x108>)
 8001684:	f002 fc52 	bl	8003f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001688:	2302      	movs	r3, #2
 800168a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800168c:	2300      	movs	r3, #0
 800168e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001690:	2301      	movs	r3, #1
 8001692:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001694:	f107 030c 	add.w	r3, r7, #12
 8001698:	4619      	mov	r1, r3
 800169a:	481b      	ldr	r0, [pc, #108]	@ (8001708 <MX_GPIO_Init+0x10c>)
 800169c:	f002 fa92 	bl	8003bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB6 LCD_CS_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80016a0:	f241 13c7 	movw	r3, #4551	@ 0x11c7
 80016a4:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_6|LCD_CS_Pin|LCD_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a6:	2301      	movs	r3, #1
 80016a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	4619      	mov	r1, r3
 80016b8:	4812      	ldr	r0, [pc, #72]	@ (8001704 <MX_GPIO_Init+0x108>)
 80016ba:	f002 fa83 	bl	8003bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_PA9_Pin */
  GPIO_InitStruct.Pin = LCD_PA9_Pin;
 80016be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c4:	2301      	movs	r3, #1
 80016c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_PA9_GPIO_Port, &GPIO_InitStruct);
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	4619      	mov	r1, r3
 80016d6:	480c      	ldr	r0, [pc, #48]	@ (8001708 <MX_GPIO_Init+0x10c>)
 80016d8:	f002 fa74 	bl	8003bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016dc:	2310      	movs	r3, #16
 80016de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016e0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	4619      	mov	r1, r3
 80016f0:	4804      	ldr	r0, [pc, #16]	@ (8001704 <MX_GPIO_Init+0x108>)
 80016f2:	f002 fa67 	bl	8003bc4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016f6:	bf00      	nop
 80016f8:	3720      	adds	r7, #32
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40023800 	.word	0x40023800
 8001704:	40020400 	.word	0x40020400
 8001708:	40020000 	.word	0x40020000

0800170c <StartTask01>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask01 */
void StartTask01(void const * argument)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
    while (1) {
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8001714:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001718:	4804      	ldr	r0, [pc, #16]	@ (800172c <StartTask01+0x20>)
 800171a:	f002 fc20 	bl	8003f5e <HAL_GPIO_TogglePin>
        osDelay(1000);
 800171e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001722:	f004 fc78 	bl	8006016 <osDelay>
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8001726:	bf00      	nop
 8001728:	e7f4      	b.n	8001714 <StartTask01+0x8>
 800172a:	bf00      	nop
 800172c:	40020400 	.word	0x40020400

08001730 <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	/* Infinite loop */

    while (1) {
        float temperature = GetTemperature();
 8001738:	f7ff fc1a 	bl	8000f70 <GetTemperature>
 800173c:	ed87 0a03 	vstr	s0, [r7, #12]
        WriteTemperatureToEEPROM(temperature);
 8001740:	ed97 0a03 	vldr	s0, [r7, #12]
 8001744:	f7ff fc86 	bl	8001054 <WriteTemperatureToEEPROM>


        osDelay(5000);
 8001748:	f241 3088 	movw	r0, #5000	@ 0x1388
 800174c:	f004 fc63 	bl	8006016 <osDelay>
    while (1) {
 8001750:	bf00      	nop
 8001752:	e7f1      	b.n	8001738 <StartTask02+0x8>

08001754 <StartTask03>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af04      	add	r7, sp, #16
 800175a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	/* Infinite loop */
	uint8_t SW_State = GPIO_PIN_SET;
 800175c:	2301      	movs	r3, #1
 800175e:	73bb      	strb	r3, [r7, #14]
	uint8_t SW_LastState = GPIO_PIN_SET;
 8001760:	2301      	movs	r3, #1
 8001762:	73fb      	strb	r3, [r7, #15]
	ST7789_Init();
 8001764:	f000 f9e4 	bl	8001b30 <ST7789_Init>
    ST7789_WriteString(50, 30,"TEAM AGIS", Font_7x10, WHITE, BLACK);
 8001768:	4b4c      	ldr	r3, [pc, #304]	@ (800189c <StartTask03+0x148>)
 800176a:	2200      	movs	r2, #0
 800176c:	9202      	str	r2, [sp, #8]
 800176e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001772:	9201      	str	r2, [sp, #4]
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	9200      	str	r2, [sp, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a49      	ldr	r2, [pc, #292]	@ (80018a0 <StartTask03+0x14c>)
 800177c:	211e      	movs	r1, #30
 800177e:	2032      	movs	r0, #50	@ 0x32
 8001780:	f000 fb7a 	bl	8001e78 <ST7789_WriteString>
    ST7789_WriteString(10, 50,"21200014    NGUYEN HOANG NGUYEN", Font_7x10, WHITE, BLACK);
 8001784:	4b45      	ldr	r3, [pc, #276]	@ (800189c <StartTask03+0x148>)
 8001786:	2200      	movs	r2, #0
 8001788:	9202      	str	r2, [sp, #8]
 800178a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800178e:	9201      	str	r2, [sp, #4]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	9200      	str	r2, [sp, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a43      	ldr	r2, [pc, #268]	@ (80018a4 <StartTask03+0x150>)
 8001798:	2132      	movs	r1, #50	@ 0x32
 800179a:	200a      	movs	r0, #10
 800179c:	f000 fb6c 	bl	8001e78 <ST7789_WriteString>
    ST7789_WriteString(10, 70,"21200065    TRAN ANH DUNG", Font_7x10, WHITE, BLACK);
 80017a0:	4b3e      	ldr	r3, [pc, #248]	@ (800189c <StartTask03+0x148>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	9202      	str	r2, [sp, #8]
 80017a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017aa:	9201      	str	r2, [sp, #4]
 80017ac:	685a      	ldr	r2, [r3, #4]
 80017ae:	9200      	str	r2, [sp, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a3d      	ldr	r2, [pc, #244]	@ (80018a8 <StartTask03+0x154>)
 80017b4:	2146      	movs	r1, #70	@ 0x46
 80017b6:	200a      	movs	r0, #10
 80017b8:	f000 fb5e 	bl	8001e78 <ST7789_WriteString>
    ST7789_WriteString(10, 90,"21200241    NGUYEN DANG TRI", Font_7x10, WHITE, BLACK);
 80017bc:	4b37      	ldr	r3, [pc, #220]	@ (800189c <StartTask03+0x148>)
 80017be:	2200      	movs	r2, #0
 80017c0:	9202      	str	r2, [sp, #8]
 80017c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017c6:	9201      	str	r2, [sp, #4]
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	9200      	str	r2, [sp, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a37      	ldr	r2, [pc, #220]	@ (80018ac <StartTask03+0x158>)
 80017d0:	215a      	movs	r1, #90	@ 0x5a
 80017d2:	200a      	movs	r0, #10
 80017d4:	f000 fb50 	bl	8001e78 <ST7789_WriteString>
    ST7789_WriteString(10, 110,"21200247    TRAN QUOC TRUNG", Font_7x10, WHITE, BLACK);
 80017d8:	4b30      	ldr	r3, [pc, #192]	@ (800189c <StartTask03+0x148>)
 80017da:	2200      	movs	r2, #0
 80017dc:	9202      	str	r2, [sp, #8]
 80017de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017e2:	9201      	str	r2, [sp, #4]
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	9200      	str	r2, [sp, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a31      	ldr	r2, [pc, #196]	@ (80018b0 <StartTask03+0x15c>)
 80017ec:	216e      	movs	r1, #110	@ 0x6e
 80017ee:	200a      	movs	r0, #10
 80017f0:	f000 fb42 	bl	8001e78 <ST7789_WriteString>
	    // Infinite loop to update temperature display
	    while (1)
	    {
	        SW_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);  // Button press detection
 80017f4:	2102      	movs	r1, #2
 80017f6:	482f      	ldr	r0, [pc, #188]	@ (80018b4 <StartTask03+0x160>)
 80017f8:	f002 fb80 	bl	8003efc <HAL_GPIO_ReadPin>
 80017fc:	4603      	mov	r3, r0
 80017fe:	73bb      	strb	r3, [r7, #14]
	        if (SW_State != SW_LastState)
 8001800:	7bba      	ldrb	r2, [r7, #14]
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	429a      	cmp	r2, r3
 8001806:	d044      	beq.n	8001892 <StartTask03+0x13e>
	        {
	            if (SW_State == GPIO_PIN_SET)
 8001808:	7bbb      	ldrb	r3, [r7, #14]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d13f      	bne.n	800188e <StartTask03+0x13a>
	            {
	                if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET)
 800180e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001812:	4829      	ldr	r0, [pc, #164]	@ (80018b8 <StartTask03+0x164>)
 8001814:	f002 fb72 	bl	8003efc <HAL_GPIO_ReadPin>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d134      	bne.n	8001888 <StartTask03+0x134>
	                {

	                    ST7789_Fill(10, 10, 240, 10, BLACK);  // Fill background with black
 800181e:	2300      	movs	r3, #0
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	230a      	movs	r3, #10
 8001824:	22f0      	movs	r2, #240	@ 0xf0
 8001826:	210a      	movs	r1, #10
 8001828:	200a      	movs	r0, #10
 800182a:	f000 fa59 	bl	8001ce0 <ST7789_Fill>

	                    float temperature = GetTemperature();  // Get the current temperature
 800182e:	f7ff fb9f 	bl	8000f70 <GetTemperature>
 8001832:	ed87 0a02 	vstr	s0, [r7, #8]
//	                    float readtemperature = ReadTemperatureFromEEPROM();
	                    ST7789_WriteString(10, 10,"Temperature: ", Font_7x10, WHITE, BLACK);
 8001836:	4b19      	ldr	r3, [pc, #100]	@ (800189c <StartTask03+0x148>)
 8001838:	2200      	movs	r2, #0
 800183a:	9202      	str	r2, [sp, #8]
 800183c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001840:	9201      	str	r2, [sp, #4]
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	9200      	str	r2, [sp, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a1c      	ldr	r2, [pc, #112]	@ (80018bc <StartTask03+0x168>)
 800184a:	210a      	movs	r1, #10
 800184c:	200a      	movs	r0, #10
 800184e:	f000 fb13 	bl	8001e78 <ST7789_WriteString>
	                    ST7789_WriteFloat(100, 10, temperature, Font_7x10, WHITE, BLACK);  // Display temperature
 8001852:	4b12      	ldr	r3, [pc, #72]	@ (800189c <StartTask03+0x148>)
 8001854:	2200      	movs	r2, #0
 8001856:	9201      	str	r2, [sp, #4]
 8001858:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800185c:	9200      	str	r2, [sp, #0]
 800185e:	cb0c      	ldmia	r3, {r2, r3}
 8001860:	ed97 0a02 	vldr	s0, [r7, #8]
 8001864:	210a      	movs	r1, #10
 8001866:	2064      	movs	r0, #100	@ 0x64
 8001868:	f7ff fc18 	bl	800109c <ST7789_WriteFloat>
	                    ST7789_WriteString(150, 10, "*C", Font_7x10, WHITE, BLACK);  // Celsius symbol
 800186c:	4b0b      	ldr	r3, [pc, #44]	@ (800189c <StartTask03+0x148>)
 800186e:	2200      	movs	r2, #0
 8001870:	9202      	str	r2, [sp, #8]
 8001872:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001876:	9201      	str	r2, [sp, #4]
 8001878:	685a      	ldr	r2, [r3, #4]
 800187a:	9200      	str	r2, [sp, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a10      	ldr	r2, [pc, #64]	@ (80018c0 <StartTask03+0x16c>)
 8001880:	210a      	movs	r1, #10
 8001882:	2096      	movs	r0, #150	@ 0x96
 8001884:	f000 faf8 	bl	8001e78 <ST7789_WriteString>
//	                    else
//	                    {
//	                    	ST7789_WriteString(150, 50, "NO", Font_7x10, WHITE, BLACK);
//	                    }
	                }
	                osDelay(50);
 8001888:	2032      	movs	r0, #50	@ 0x32
 800188a:	f004 fbc4 	bl	8006016 <osDelay>
	            }

	            SW_LastState = SW_State;
 800188e:	7bbb      	ldrb	r3, [r7, #14]
 8001890:	73fb      	strb	r3, [r7, #15]
	        }

	        osDelay(10);
 8001892:	200a      	movs	r0, #10
 8001894:	f004 fbbf 	bl	8006016 <osDelay>
	        SW_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);  // Button press detection
 8001898:	e7ac      	b.n	80017f4 <StartTask03+0xa0>
 800189a:	bf00      	nop
 800189c:	20000000 	.word	0x20000000
 80018a0:	08009e84 	.word	0x08009e84
 80018a4:	08009e90 	.word	0x08009e90
 80018a8:	08009eb0 	.word	0x08009eb0
 80018ac:	08009ecc 	.word	0x08009ecc
 80018b0:	08009ee8 	.word	0x08009ee8
 80018b4:	40020000 	.word	0x40020000
 80018b8:	40020400 	.word	0x40020400
 80018bc:	08009f04 	.word	0x08009f04
 80018c0:	08009f14 	.word	0x08009f14

080018c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a04      	ldr	r2, [pc, #16]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d101      	bne.n	80018da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018d6:	f000 ff2b 	bl	8002730 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40010000 	.word	0x40010000

080018e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ec:	b672      	cpsid	i
}
 80018ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <Error_Handler+0x8>

080018f4 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80018fe:	2200      	movs	r2, #0
 8001900:	2180      	movs	r1, #128	@ 0x80
 8001902:	480c      	ldr	r0, [pc, #48]	@ (8001934 <ST7789_WriteCommand+0x40>)
 8001904:	f002 fb12 	bl	8003f2c <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 8001908:	2200      	movs	r2, #0
 800190a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800190e:	4809      	ldr	r0, [pc, #36]	@ (8001934 <ST7789_WriteCommand+0x40>)
 8001910:	f002 fb0c 	bl	8003f2c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001914:	1df9      	adds	r1, r7, #7
 8001916:	f04f 33ff 	mov.w	r3, #4294967295
 800191a:	2201      	movs	r2, #1
 800191c:	4806      	ldr	r0, [pc, #24]	@ (8001938 <ST7789_WriteCommand+0x44>)
 800191e:	f003 fcfa 	bl	8005316 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8001922:	2201      	movs	r2, #1
 8001924:	2180      	movs	r1, #128	@ 0x80
 8001926:	4803      	ldr	r0, [pc, #12]	@ (8001934 <ST7789_WriteCommand+0x40>)
 8001928:	f002 fb00 	bl	8003f2c <HAL_GPIO_WritePin>
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40020400 	.word	0x40020400
 8001938:	20000670 	.word	0x20000670

0800193c <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 8001946:	2200      	movs	r2, #0
 8001948:	2180      	movs	r1, #128	@ 0x80
 800194a:	4820      	ldr	r0, [pc, #128]	@ (80019cc <ST7789_WriteData+0x90>)
 800194c:	f002 faee 	bl	8003f2c <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001956:	481d      	ldr	r0, [pc, #116]	@ (80019cc <ST7789_WriteData+0x90>)
 8001958:	f002 fae8 	bl	8003f2c <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 800195c:	e02a      	b.n	80019b4 <ST7789_WriteData+0x78>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001964:	4293      	cmp	r3, r2
 8001966:	bf28      	it	cs
 8001968:	4613      	movcs	r3, r2
 800196a:	81fb      	strh	r3, [r7, #14]
		#ifdef USE_DMA
			if (DMA_MIN_SIZE <= buff_size)
 800196c:	4b18      	ldr	r3, [pc, #96]	@ (80019d0 <ST7789_WriteData+0x94>)
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	4293      	cmp	r3, r2
 8001976:	d30e      	bcc.n	8001996 <ST7789_WriteData+0x5a>
			{
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 8001978:	89fb      	ldrh	r3, [r7, #14]
 800197a:	461a      	mov	r2, r3
 800197c:	6879      	ldr	r1, [r7, #4]
 800197e:	4815      	ldr	r0, [pc, #84]	@ (80019d4 <ST7789_WriteData+0x98>)
 8001980:	f003 fe0e 	bl	80055a0 <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 8001984:	bf00      	nop
 8001986:	4b13      	ldr	r3, [pc, #76]	@ (80019d4 <ST7789_WriteData+0x98>)
 8001988:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800198a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800198e:	b2db      	uxtb	r3, r3
 8001990:	2b01      	cmp	r3, #1
 8001992:	d1f8      	bne.n	8001986 <ST7789_WriteData+0x4a>
 8001994:	e006      	b.n	80019a4 <ST7789_WriteData+0x68>
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8001996:	89fa      	ldrh	r2, [r7, #14]
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	480d      	ldr	r0, [pc, #52]	@ (80019d4 <ST7789_WriteData+0x98>)
 80019a0:	f003 fcb9 	bl	8005316 <HAL_SPI_Transmit>
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#endif
		buff += chunk_size;
 80019a4:	89fb      	ldrh	r3, [r7, #14]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	4413      	add	r3, r2
 80019aa:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 80019ac:	89fb      	ldrh	r3, [r7, #14]
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1d1      	bne.n	800195e <ST7789_WriteData+0x22>
	}

	ST7789_UnSelect();
 80019ba:	2201      	movs	r2, #1
 80019bc:	2180      	movs	r1, #128	@ 0x80
 80019be:	4803      	ldr	r0, [pc, #12]	@ (80019cc <ST7789_WriteData+0x90>)
 80019c0:	f002 fab4 	bl	8003f2c <HAL_GPIO_WritePin>
}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40020400 	.word	0x40020400
 80019d0:	20000008 	.word	0x20000008
 80019d4:	20000670 	.word	0x20000670

080019d8 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80019e2:	2200      	movs	r2, #0
 80019e4:	2180      	movs	r1, #128	@ 0x80
 80019e6:	480c      	ldr	r0, [pc, #48]	@ (8001a18 <ST7789_WriteSmallData+0x40>)
 80019e8:	f002 faa0 	bl	8003f2c <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 80019ec:	2201      	movs	r2, #1
 80019ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019f2:	4809      	ldr	r0, [pc, #36]	@ (8001a18 <ST7789_WriteSmallData+0x40>)
 80019f4:	f002 fa9a 	bl	8003f2c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 80019f8:	1df9      	adds	r1, r7, #7
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	2201      	movs	r2, #1
 8001a00:	4806      	ldr	r0, [pc, #24]	@ (8001a1c <ST7789_WriteSmallData+0x44>)
 8001a02:	f003 fc88 	bl	8005316 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8001a06:	2201      	movs	r2, #1
 8001a08:	2180      	movs	r1, #128	@ 0x80
 8001a0a:	4803      	ldr	r0, [pc, #12]	@ (8001a18 <ST7789_WriteSmallData+0x40>)
 8001a0c:	f002 fa8e 	bl	8003f2c <HAL_GPIO_WritePin>
}
 8001a10:	bf00      	nop
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40020400 	.word	0x40020400
 8001a1c:	20000670 	.word	0x20000670

08001a20 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8001a2a:	2036      	movs	r0, #54	@ 0x36
 8001a2c:	f7ff ff62 	bl	80018f4 <ST7789_WriteCommand>
	switch (m) {
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d81a      	bhi.n	8001a6c <ST7789_SetRotation+0x4c>
 8001a36:	a201      	add	r2, pc, #4	@ (adr r2, 8001a3c <ST7789_SetRotation+0x1c>)
 8001a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3c:	08001a4d 	.word	0x08001a4d
 8001a40:	08001a55 	.word	0x08001a55
 8001a44:	08001a5d 	.word	0x08001a5d
 8001a48:	08001a65 	.word	0x08001a65
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8001a4c:	20c0      	movs	r0, #192	@ 0xc0
 8001a4e:	f7ff ffc3 	bl	80019d8 <ST7789_WriteSmallData>
		break;
 8001a52:	e00c      	b.n	8001a6e <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8001a54:	20a0      	movs	r0, #160	@ 0xa0
 8001a56:	f7ff ffbf 	bl	80019d8 <ST7789_WriteSmallData>
		break;
 8001a5a:	e008      	b.n	8001a6e <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff ffbb 	bl	80019d8 <ST7789_WriteSmallData>
		break;
 8001a62:	e004      	b.n	8001a6e <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8001a64:	2060      	movs	r0, #96	@ 0x60
 8001a66:	f7ff ffb7 	bl	80019d8 <ST7789_WriteSmallData>
		break;
 8001a6a:	e000      	b.n	8001a6e <ST7789_SetRotation+0x4e>
	default:
		break;
 8001a6c:	bf00      	nop
	}
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop

08001a78 <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4604      	mov	r4, r0
 8001a80:	4608      	mov	r0, r1
 8001a82:	4611      	mov	r1, r2
 8001a84:	461a      	mov	r2, r3
 8001a86:	4623      	mov	r3, r4
 8001a88:	80fb      	strh	r3, [r7, #6]
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	80bb      	strh	r3, [r7, #4]
 8001a8e:	460b      	mov	r3, r1
 8001a90:	807b      	strh	r3, [r7, #2]
 8001a92:	4613      	mov	r3, r2
 8001a94:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8001a96:	2200      	movs	r2, #0
 8001a98:	2180      	movs	r1, #128	@ 0x80
 8001a9a:	4824      	ldr	r0, [pc, #144]	@ (8001b2c <ST7789_SetAddressWindow+0xb4>)
 8001a9c:	f002 fa46 	bl	8003f2c <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	82fb      	strh	r3, [r7, #22]
 8001aa4:	887b      	ldrh	r3, [r7, #2]
 8001aa6:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8001aa8:	88bb      	ldrh	r3, [r7, #4]
 8001aaa:	827b      	strh	r3, [r7, #18]
 8001aac:	883b      	ldrh	r3, [r7, #0]
 8001aae:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8001ab0:	202a      	movs	r0, #42	@ 0x2a
 8001ab2:	f7ff ff1f 	bl	80018f4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8001ab6:	8afb      	ldrh	r3, [r7, #22]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	733b      	strb	r3, [r7, #12]
 8001ac0:	8afb      	ldrh	r3, [r7, #22]
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	737b      	strb	r3, [r7, #13]
 8001ac6:	8abb      	ldrh	r3, [r7, #20]
 8001ac8:	0a1b      	lsrs	r3, r3, #8
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	73bb      	strb	r3, [r7, #14]
 8001ad0:	8abb      	ldrh	r3, [r7, #20]
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 8001ad6:	f107 030c 	add.w	r3, r7, #12
 8001ada:	2104      	movs	r1, #4
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff2d 	bl	800193c <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8001ae2:	202b      	movs	r0, #43	@ 0x2b
 8001ae4:	f7ff ff06 	bl	80018f4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8001ae8:	8a7b      	ldrh	r3, [r7, #18]
 8001aea:	0a1b      	lsrs	r3, r3, #8
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	723b      	strb	r3, [r7, #8]
 8001af2:	8a7b      	ldrh	r3, [r7, #18]
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	727b      	strb	r3, [r7, #9]
 8001af8:	8a3b      	ldrh	r3, [r7, #16]
 8001afa:	0a1b      	lsrs	r3, r3, #8
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	72bb      	strb	r3, [r7, #10]
 8001b02:	8a3b      	ldrh	r3, [r7, #16]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 8001b08:	f107 0308 	add.w	r3, r7, #8
 8001b0c:	2104      	movs	r1, #4
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff ff14 	bl	800193c <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 8001b14:	202c      	movs	r0, #44	@ 0x2c
 8001b16:	f7ff feed 	bl	80018f4 <ST7789_WriteCommand>
	ST7789_UnSelect();
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	2180      	movs	r1, #128	@ 0x80
 8001b1e:	4803      	ldr	r0, [pc, #12]	@ (8001b2c <ST7789_SetAddressWindow+0xb4>)
 8001b20:	f002 fa04 	bl	8003f2c <HAL_GPIO_WritePin>
}
 8001b24:	bf00      	nop
 8001b26:	371c      	adds	r7, #28
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd90      	pop	{r4, r7, pc}
 8001b2c:	40020400 	.word	0x40020400

08001b30 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 8001b30:	b590      	push	{r4, r7, lr}
 8001b32:	b08b      	sub	sp, #44	@ 0x2c
 8001b34:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
 8001b36:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	484a      	ldr	r0, [pc, #296]	@ (8001c68 <ST7789_Init+0x138>)
 8001b3e:	f006 f9e6 	bl	8007f0e <memset>
	#endif
	HAL_Delay(10);
 8001b42:	200a      	movs	r0, #10
 8001b44:	f000 fe14 	bl	8002770 <HAL_Delay>
    ST7789_RST_Clr();
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2104      	movs	r1, #4
 8001b4c:	4847      	ldr	r0, [pc, #284]	@ (8001c6c <ST7789_Init+0x13c>)
 8001b4e:	f002 f9ed 	bl	8003f2c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001b52:	200a      	movs	r0, #10
 8001b54:	f000 fe0c 	bl	8002770 <HAL_Delay>
    ST7789_RST_Set();
 8001b58:	2201      	movs	r2, #1
 8001b5a:	2104      	movs	r1, #4
 8001b5c:	4843      	ldr	r0, [pc, #268]	@ (8001c6c <ST7789_Init+0x13c>)
 8001b5e:	f002 f9e5 	bl	8003f2c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8001b62:	2014      	movs	r0, #20
 8001b64:	f000 fe04 	bl	8002770 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8001b68:	203a      	movs	r0, #58	@ 0x3a
 8001b6a:	f7ff fec3 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8001b6e:	2055      	movs	r0, #85	@ 0x55
 8001b70:	f7ff ff32 	bl	80019d8 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8001b74:	20b2      	movs	r0, #178	@ 0xb2
 8001b76:	f7ff febd 	bl	80018f4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8001b7a:	4a3d      	ldr	r2, [pc, #244]	@ (8001c70 <ST7789_Init+0x140>)
 8001b7c:	f107 0320 	add.w	r3, r7, #32
 8001b80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b84:	6018      	str	r0, [r3, #0]
 8001b86:	3304      	adds	r3, #4
 8001b88:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8001b8a:	f107 0320 	add.w	r3, r7, #32
 8001b8e:	2105      	movs	r1, #5
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff fed3 	bl	800193c <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8001b96:	2002      	movs	r0, #2
 8001b98:	f7ff ff42 	bl	8001a20 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8001b9c:	20b7      	movs	r0, #183	@ 0xb7
 8001b9e:	f7ff fea9 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8001ba2:	2035      	movs	r0, #53	@ 0x35
 8001ba4:	f7ff ff18 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8001ba8:	20bb      	movs	r0, #187	@ 0xbb
 8001baa:	f7ff fea3 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8001bae:	2019      	movs	r0, #25
 8001bb0:	f7ff ff12 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8001bb4:	20c0      	movs	r0, #192	@ 0xc0
 8001bb6:	f7ff fe9d 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8001bba:	202c      	movs	r0, #44	@ 0x2c
 8001bbc:	f7ff ff0c 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8001bc0:	20c2      	movs	r0, #194	@ 0xc2
 8001bc2:	f7ff fe97 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 8001bc6:	2001      	movs	r0, #1
 8001bc8:	f7ff ff06 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8001bcc:	20c3      	movs	r0, #195	@ 0xc3
 8001bce:	f7ff fe91 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8001bd2:	2012      	movs	r0, #18
 8001bd4:	f7ff ff00 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8001bd8:	20c4      	movs	r0, #196	@ 0xc4
 8001bda:	f7ff fe8b 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8001bde:	2020      	movs	r0, #32
 8001be0:	f7ff fefa 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8001be4:	20c6      	movs	r0, #198	@ 0xc6
 8001be6:	f7ff fe85 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8001bea:	200f      	movs	r0, #15
 8001bec:	f7ff fef4 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8001bf0:	20d0      	movs	r0, #208	@ 0xd0
 8001bf2:	f7ff fe7f 	bl	80018f4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 8001bf6:	20a4      	movs	r0, #164	@ 0xa4
 8001bf8:	f7ff feee 	bl	80019d8 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 8001bfc:	20a1      	movs	r0, #161	@ 0xa1
 8001bfe:	f7ff feeb 	bl	80019d8 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 8001c02:	20e0      	movs	r0, #224	@ 0xe0
 8001c04:	f7ff fe76 	bl	80018f4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8001c08:	4b1a      	ldr	r3, [pc, #104]	@ (8001c74 <ST7789_Init+0x144>)
 8001c0a:	f107 0410 	add.w	r4, r7, #16
 8001c0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c10:	c407      	stmia	r4!, {r0, r1, r2}
 8001c12:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8001c14:	f107 0310 	add.w	r3, r7, #16
 8001c18:	210e      	movs	r1, #14
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff fe8e 	bl	800193c <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8001c20:	20e1      	movs	r0, #225	@ 0xe1
 8001c22:	f7ff fe67 	bl	80018f4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <ST7789_Init+0x148>)
 8001c28:	463c      	mov	r4, r7
 8001c2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c2c:	c407      	stmia	r4!, {r0, r1, r2}
 8001c2e:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8001c30:	463b      	mov	r3, r7
 8001c32:	210e      	movs	r1, #14
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fe81 	bl	800193c <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 8001c3a:	2021      	movs	r0, #33	@ 0x21
 8001c3c:	f7ff fe5a 	bl	80018f4 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8001c40:	2011      	movs	r0, #17
 8001c42:	f7ff fe57 	bl	80018f4 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 8001c46:	2013      	movs	r0, #19
 8001c48:	f7ff fe54 	bl	80018f4 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 8001c4c:	2029      	movs	r0, #41	@ 0x29
 8001c4e:	f7ff fe51 	bl	80018f4 <ST7789_WriteCommand>

	HAL_Delay(50);
 8001c52:	2032      	movs	r0, #50	@ 0x32
 8001c54:	f000 fd8c 	bl	8002770 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f000 f80f 	bl	8001c7c <ST7789_Fill_Color>
}
 8001c5e:	bf00      	nop
 8001c60:	372c      	adds	r7, #44	@ 0x2c
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd90      	pop	{r4, r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000734 	.word	0x20000734
 8001c6c:	40020400 	.word	0x40020400
 8001c70:	08009f18 	.word	0x08009f18
 8001c74:	08009f20 	.word	0x08009f20
 8001c78:	08009f30 	.word	0x08009f30

08001c7c <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8001c86:	23ef      	movs	r3, #239	@ 0xef
 8001c88:	22ef      	movs	r2, #239	@ 0xef
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	f7ff fef3 	bl	8001a78 <ST7789_SetAddressWindow>
	ST7789_Select();
 8001c92:	2200      	movs	r2, #0
 8001c94:	2180      	movs	r1, #128	@ 0x80
 8001c96:	4810      	ldr	r0, [pc, #64]	@ (8001cd8 <ST7789_Fill_Color+0x5c>)
 8001c98:	f002 f948 	bl	8003f2c <HAL_GPIO_WritePin>

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	81fb      	strh	r3, [r7, #14]
 8001ca0:	e00e      	b.n	8001cc0 <ST7789_Fill_Color+0x44>
		{
			memset(disp_buf, color, sizeof(disp_buf));
 8001ca2:	88fb      	ldrh	r3, [r7, #6]
 8001ca4:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001ca8:	4619      	mov	r1, r3
 8001caa:	480c      	ldr	r0, [pc, #48]	@ (8001cdc <ST7789_Fill_Color+0x60>)
 8001cac:	f006 f92f 	bl	8007f0e <memset>
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 8001cb0:	f44f 6116 	mov.w	r1, #2400	@ 0x960
 8001cb4:	4809      	ldr	r0, [pc, #36]	@ (8001cdc <ST7789_Fill_Color+0x60>)
 8001cb6:	f7ff fe41 	bl	800193c <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001cba:	89fb      	ldrh	r3, [r7, #14]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	81fb      	strh	r3, [r7, #14]
 8001cc0:	89fb      	ldrh	r3, [r7, #14]
 8001cc2:	2b2f      	cmp	r3, #47	@ 0x2f
 8001cc4:	d9ed      	bls.n	8001ca2 <ST7789_Fill_Color+0x26>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	2180      	movs	r1, #128	@ 0x80
 8001cca:	4803      	ldr	r0, [pc, #12]	@ (8001cd8 <ST7789_Fill_Color+0x5c>)
 8001ccc:	f002 f92e 	bl	8003f2c <HAL_GPIO_WritePin>
}
 8001cd0:	bf00      	nop
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40020400 	.word	0x40020400
 8001cdc:	20000734 	.word	0x20000734

08001ce0 <ST7789_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 8001ce0:	b590      	push	{r4, r7, lr}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4604      	mov	r4, r0
 8001ce8:	4608      	mov	r0, r1
 8001cea:	4611      	mov	r1, r2
 8001cec:	461a      	mov	r2, r3
 8001cee:	4623      	mov	r3, r4
 8001cf0:	80fb      	strh	r3, [r7, #6]
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	80bb      	strh	r3, [r7, #4]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	807b      	strh	r3, [r7, #2]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	803b      	strh	r3, [r7, #0]
	if ((xEnd < 0) || (xEnd >= ST7789_WIDTH) ||
 8001cfe:	887b      	ldrh	r3, [r7, #2]
 8001d00:	2bef      	cmp	r3, #239	@ 0xef
 8001d02:	d835      	bhi.n	8001d70 <ST7789_Fill+0x90>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8001d04:	883b      	ldrh	r3, [r7, #0]
 8001d06:	2bef      	cmp	r3, #239	@ 0xef
 8001d08:	d832      	bhi.n	8001d70 <ST7789_Fill+0x90>
	ST7789_Select();
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2180      	movs	r1, #128	@ 0x80
 8001d0e:	481a      	ldr	r0, [pc, #104]	@ (8001d78 <ST7789_Fill+0x98>)
 8001d10:	f002 f90c 	bl	8003f2c <HAL_GPIO_WritePin>
	uint16_t i, j;
	ST7789_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8001d14:	883b      	ldrh	r3, [r7, #0]
 8001d16:	887a      	ldrh	r2, [r7, #2]
 8001d18:	88b9      	ldrh	r1, [r7, #4]
 8001d1a:	88f8      	ldrh	r0, [r7, #6]
 8001d1c:	f7ff feac 	bl	8001a78 <ST7789_SetAddressWindow>
	for (i = ySta; i <= yEnd; i++)
 8001d20:	88bb      	ldrh	r3, [r7, #4]
 8001d22:	81fb      	strh	r3, [r7, #14]
 8001d24:	e01a      	b.n	8001d5c <ST7789_Fill+0x7c>
		for (j = xSta; j <= xEnd; j++) {
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	81bb      	strh	r3, [r7, #12]
 8001d2a:	e010      	b.n	8001d4e <ST7789_Fill+0x6e>
			uint8_t data[] = {color >> 8, color & 0xFF};
 8001d2c:	8c3b      	ldrh	r3, [r7, #32]
 8001d2e:	0a1b      	lsrs	r3, r3, #8
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	723b      	strb	r3, [r7, #8]
 8001d36:	8c3b      	ldrh	r3, [r7, #32]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	727b      	strb	r3, [r7, #9]
			ST7789_WriteData(data, sizeof(data));
 8001d3c:	f107 0308 	add.w	r3, r7, #8
 8001d40:	2102      	movs	r1, #2
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fdfa 	bl	800193c <ST7789_WriteData>
		for (j = xSta; j <= xEnd; j++) {
 8001d48:	89bb      	ldrh	r3, [r7, #12]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	81bb      	strh	r3, [r7, #12]
 8001d4e:	89ba      	ldrh	r2, [r7, #12]
 8001d50:	887b      	ldrh	r3, [r7, #2]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d9ea      	bls.n	8001d2c <ST7789_Fill+0x4c>
	for (i = ySta; i <= yEnd; i++)
 8001d56:	89fb      	ldrh	r3, [r7, #14]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	81fb      	strh	r3, [r7, #14]
 8001d5c:	89fa      	ldrh	r2, [r7, #14]
 8001d5e:	883b      	ldrh	r3, [r7, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d9e0      	bls.n	8001d26 <ST7789_Fill+0x46>
		}
	ST7789_UnSelect();
 8001d64:	2201      	movs	r2, #1
 8001d66:	2180      	movs	r1, #128	@ 0x80
 8001d68:	4803      	ldr	r0, [pc, #12]	@ (8001d78 <ST7789_Fill+0x98>)
 8001d6a:	f002 f8df 	bl	8003f2c <HAL_GPIO_WritePin>
 8001d6e:	e000      	b.n	8001d72 <ST7789_Fill+0x92>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8001d70:	bf00      	nop
}
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd90      	pop	{r4, r7, pc}
 8001d78:	40020400 	.word	0x40020400

08001d7c <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b088      	sub	sp, #32
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d86:	4603      	mov	r3, r0
 8001d88:	80fb      	strh	r3, [r7, #6]
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	80bb      	strh	r3, [r7, #4]
 8001d8e:	4613      	mov	r3, r2
 8001d90:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 8001d92:	2200      	movs	r2, #0
 8001d94:	2180      	movs	r1, #128	@ 0x80
 8001d96:	4837      	ldr	r0, [pc, #220]	@ (8001e74 <ST7789_WriteChar+0xf8>)
 8001d98:	f002 f8c8 	bl	8003f2c <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8001d9c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001da0:	461a      	mov	r2, r3
 8001da2:	88fb      	ldrh	r3, [r7, #6]
 8001da4:	4413      	add	r3, r2
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	3b01      	subs	r3, #1
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001db0:	4619      	mov	r1, r3
 8001db2:	88bb      	ldrh	r3, [r7, #4]
 8001db4:	440b      	add	r3, r1
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	3b01      	subs	r3, #1
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	88b9      	ldrh	r1, [r7, #4]
 8001dbe:	88f8      	ldrh	r0, [r7, #6]
 8001dc0:	f7ff fe5a 	bl	8001a78 <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
 8001dc8:	e041      	b.n	8001e4e <ST7789_WriteChar+0xd2>
		b = font.data[(ch - 32) * font.height + i];
 8001dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001dcc:	78fb      	ldrb	r3, [r7, #3]
 8001dce:	3b20      	subs	r3, #32
 8001dd0:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8001dd4:	fb01 f303 	mul.w	r3, r1, r3
 8001dd8:	4619      	mov	r1, r3
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	440b      	add	r3, r1
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	4413      	add	r3, r2
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 8001de6:	2300      	movs	r3, #0
 8001de8:	61bb      	str	r3, [r7, #24]
 8001dea:	e027      	b.n	8001e3c <ST7789_WriteChar+0xc0>
			if ((b << j) & 0x8000) {
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d00e      	beq.n	8001e1a <ST7789_WriteChar+0x9e>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8001dfc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001dfe:	0a1b      	lsrs	r3, r3, #8
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	743b      	strb	r3, [r7, #16]
 8001e06:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8001e0c:	f107 0310 	add.w	r3, r7, #16
 8001e10:	2102      	movs	r1, #2
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff fd92 	bl	800193c <ST7789_WriteData>
 8001e18:	e00d      	b.n	8001e36 <ST7789_WriteChar+0xba>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8001e1a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001e1c:	0a1b      	lsrs	r3, r3, #8
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	733b      	strb	r3, [r7, #12]
 8001e24:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	2102      	movs	r1, #2
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fd83 	bl	800193c <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001e40:	461a      	mov	r2, r3
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d3d1      	bcc.n	8001dec <ST7789_WriteChar+0x70>
	for (i = 0; i < font.height; i++) {
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	61fb      	str	r3, [r7, #28]
 8001e4e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e52:	461a      	mov	r2, r3
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d3b7      	bcc.n	8001dca <ST7789_WriteChar+0x4e>
			}
		}
	}
	ST7789_UnSelect();
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	2180      	movs	r1, #128	@ 0x80
 8001e5e:	4805      	ldr	r0, [pc, #20]	@ (8001e74 <ST7789_WriteChar+0xf8>)
 8001e60:	f002 f864 	bl	8003f2c <HAL_GPIO_WritePin>
}
 8001e64:	bf00      	nop
 8001e66:	3720      	adds	r7, #32
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e6e:	b002      	add	sp, #8
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40020400 	.word	0x40020400

08001e78 <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001e78:	b082      	sub	sp, #8
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af04      	add	r7, sp, #16
 8001e80:	603a      	str	r2, [r7, #0]
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	4603      	mov	r3, r0
 8001e86:	80fb      	strh	r3, [r7, #6]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2180      	movs	r1, #128	@ 0x80
 8001e90:	4821      	ldr	r0, [pc, #132]	@ (8001f18 <ST7789_WriteString+0xa0>)
 8001e92:	f002 f84b 	bl	8003f2c <HAL_GPIO_WritePin>
	while (*str) {
 8001e96:	e02d      	b.n	8001ef4 <ST7789_WriteString+0x7c>
		if (x + font.width >= ST7789_WIDTH) {
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	7d3a      	ldrb	r2, [r7, #20]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	2bef      	cmp	r3, #239	@ 0xef
 8001ea0:	dd13      	ble.n	8001eca <ST7789_WriteString+0x52>
			x = 0;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8001ea6:	7d7b      	ldrb	r3, [r7, #21]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	88bb      	ldrh	r3, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 8001eb0:	88bb      	ldrh	r3, [r7, #4]
 8001eb2:	7d7a      	ldrb	r2, [r7, #21]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	2bef      	cmp	r3, #239	@ 0xef
 8001eb8:	dc21      	bgt.n	8001efe <ST7789_WriteString+0x86>
				break;
			}

			if (*str == ' ') {
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	2b20      	cmp	r3, #32
 8001ec0:	d103      	bne.n	8001eca <ST7789_WriteString+0x52>
				// skip spaces in the beginning of the new line
				str++;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	603b      	str	r3, [r7, #0]
				continue;
 8001ec8:	e014      	b.n	8001ef4 <ST7789_WriteString+0x7c>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	781a      	ldrb	r2, [r3, #0]
 8001ece:	88b9      	ldrh	r1, [r7, #4]
 8001ed0:	88f8      	ldrh	r0, [r7, #6]
 8001ed2:	8c3b      	ldrh	r3, [r7, #32]
 8001ed4:	9302      	str	r3, [sp, #8]
 8001ed6:	8bbb      	ldrh	r3, [r7, #28]
 8001ed8:	9301      	str	r3, [sp, #4]
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	f7ff ff4c 	bl	8001d7c <ST7789_WriteChar>
		x += font.width;
 8001ee4:	7d3b      	ldrb	r3, [r7, #20]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	4413      	add	r3, r2
 8001eec:	80fb      	strh	r3, [r7, #6]
		str++;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	603b      	str	r3, [r7, #0]
	while (*str) {
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1cd      	bne.n	8001e98 <ST7789_WriteString+0x20>
 8001efc:	e000      	b.n	8001f00 <ST7789_WriteString+0x88>
				break;
 8001efe:	bf00      	nop
	}
	ST7789_UnSelect();
 8001f00:	2201      	movs	r2, #1
 8001f02:	2180      	movs	r1, #128	@ 0x80
 8001f04:	4804      	ldr	r0, [pc, #16]	@ (8001f18 <ST7789_WriteString+0xa0>)
 8001f06:	f002 f811 	bl	8003f2c <HAL_GPIO_WritePin>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f14:	b002      	add	sp, #8
 8001f16:	4770      	bx	lr
 8001f18:	40020400 	.word	0x40020400

08001f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	607b      	str	r3, [r7, #4]
 8001f26:	4b12      	ldr	r3, [pc, #72]	@ (8001f70 <HAL_MspInit+0x54>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2a:	4a11      	ldr	r2, [pc, #68]	@ (8001f70 <HAL_MspInit+0x54>)
 8001f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f32:	4b0f      	ldr	r3, [pc, #60]	@ (8001f70 <HAL_MspInit+0x54>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f3a:	607b      	str	r3, [r7, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	603b      	str	r3, [r7, #0]
 8001f42:	4b0b      	ldr	r3, [pc, #44]	@ (8001f70 <HAL_MspInit+0x54>)
 8001f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f46:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <HAL_MspInit+0x54>)
 8001f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f4e:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <HAL_MspInit+0x54>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f56:	603b      	str	r3, [r7, #0]
 8001f58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	210f      	movs	r1, #15
 8001f5e:	f06f 0001 	mvn.w	r0, #1
 8001f62:	f001 fa19 	bl	8003398 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40023800 	.word	0x40023800

08001f74 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a2a      	ldr	r2, [pc, #168]	@ (800202c <HAL_ADC_MspInit+0xb8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d14d      	bne.n	8002022 <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	4b29      	ldr	r3, [pc, #164]	@ (8002030 <HAL_ADC_MspInit+0xbc>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	4a28      	ldr	r2, [pc, #160]	@ (8002030 <HAL_ADC_MspInit+0xbc>)
 8001f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f96:	4b26      	ldr	r3, [pc, #152]	@ (8002030 <HAL_ADC_MspInit+0xbc>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001fa2:	4b24      	ldr	r3, [pc, #144]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fa4:	4a24      	ldr	r2, [pc, #144]	@ (8002038 <HAL_ADC_MspInit+0xc4>)
 8001fa6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001fa8:	4b22      	ldr	r3, [pc, #136]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fae:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fba:	4b1e      	ldr	r3, [pc, #120]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fc0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fc4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001fc8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fca:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fd0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001fd2:	4b18      	ldr	r3, [pc, #96]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fd8:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001fde:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001fe4:	4b13      	ldr	r3, [pc, #76]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8001fea:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001ff0:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ff6:	480f      	ldr	r0, [pc, #60]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 8001ff8:	f001 fa74 	bl	80034e4 <HAL_DMA_Init>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <HAL_ADC_MspInit+0x92>
    {
      Error_Handler();
 8002002:	f7ff fc71 	bl	80018e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 800200a:	639a      	str	r2, [r3, #56]	@ 0x38
 800200c:	4a09      	ldr	r2, [pc, #36]	@ (8002034 <HAL_ADC_MspInit+0xc0>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8002012:	2200      	movs	r2, #0
 8002014:	2105      	movs	r1, #5
 8002016:	2012      	movs	r0, #18
 8002018:	f001 f9be 	bl	8003398 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800201c:	2012      	movs	r0, #18
 800201e:	f001 f9d7 	bl	80033d0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40012000 	.word	0x40012000
 8002030:	40023800 	.word	0x40023800
 8002034:	200004e8 	.word	0x200004e8
 8002038:	40026410 	.word	0x40026410

0800203c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	@ 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a17      	ldr	r2, [pc, #92]	@ (80020b8 <HAL_DAC_MspInit+0x7c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d127      	bne.n	80020ae <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	4b16      	ldr	r3, [pc, #88]	@ (80020bc <HAL_DAC_MspInit+0x80>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	4a15      	ldr	r2, [pc, #84]	@ (80020bc <HAL_DAC_MspInit+0x80>)
 8002068:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800206c:	6413      	str	r3, [r2, #64]	@ 0x40
 800206e:	4b13      	ldr	r3, [pc, #76]	@ (80020bc <HAL_DAC_MspInit+0x80>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	4b0f      	ldr	r3, [pc, #60]	@ (80020bc <HAL_DAC_MspInit+0x80>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002082:	4a0e      	ldr	r2, [pc, #56]	@ (80020bc <HAL_DAC_MspInit+0x80>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	6313      	str	r3, [r2, #48]	@ 0x30
 800208a:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <HAL_DAC_MspInit+0x80>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002096:	2330      	movs	r3, #48	@ 0x30
 8002098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800209a:	2303      	movs	r3, #3
 800209c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209e:	2300      	movs	r3, #0
 80020a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 0314 	add.w	r3, r7, #20
 80020a6:	4619      	mov	r1, r3
 80020a8:	4805      	ldr	r0, [pc, #20]	@ (80020c0 <HAL_DAC_MspInit+0x84>)
 80020aa:	f001 fd8b 	bl	8003bc4 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 80020ae:	bf00      	nop
 80020b0:	3728      	adds	r7, #40	@ 0x28
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40007400 	.word	0x40007400
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40020000 	.word	0x40020000

080020c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	@ 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a48      	ldr	r2, [pc, #288]	@ (8002204 <HAL_I2C_MspInit+0x140>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	f040 8089 	bne.w	80021fa <HAL_I2C_MspInit+0x136>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e8:	2300      	movs	r3, #0
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	4b46      	ldr	r3, [pc, #280]	@ (8002208 <HAL_I2C_MspInit+0x144>)
 80020ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f0:	4a45      	ldr	r2, [pc, #276]	@ (8002208 <HAL_I2C_MspInit+0x144>)
 80020f2:	f043 0302 	orr.w	r3, r3, #2
 80020f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f8:	4b43      	ldr	r3, [pc, #268]	@ (8002208 <HAL_I2C_MspInit+0x144>)
 80020fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002104:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002108:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800210a:	2312      	movs	r3, #18
 800210c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210e:	2300      	movs	r3, #0
 8002110:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002112:	2303      	movs	r3, #3
 8002114:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002116:	2304      	movs	r3, #4
 8002118:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211a:	f107 0314 	add.w	r3, r7, #20
 800211e:	4619      	mov	r1, r3
 8002120:	483a      	ldr	r0, [pc, #232]	@ (800220c <HAL_I2C_MspInit+0x148>)
 8002122:	f001 fd4f 	bl	8003bc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	4b37      	ldr	r3, [pc, #220]	@ (8002208 <HAL_I2C_MspInit+0x144>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	4a36      	ldr	r2, [pc, #216]	@ (8002208 <HAL_I2C_MspInit+0x144>)
 8002130:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002134:	6413      	str	r3, [r2, #64]	@ 0x40
 8002136:	4b34      	ldr	r3, [pc, #208]	@ (8002208 <HAL_I2C_MspInit+0x144>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8002142:	4b33      	ldr	r3, [pc, #204]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002144:	4a33      	ldr	r2, [pc, #204]	@ (8002214 <HAL_I2C_MspInit+0x150>)
 8002146:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8002148:	4b31      	ldr	r3, [pc, #196]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 800214a:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800214e:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002150:	4b2f      	ldr	r3, [pc, #188]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002156:	4b2e      	ldr	r3, [pc, #184]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002158:	2200      	movs	r2, #0
 800215a:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800215c:	4b2c      	ldr	r3, [pc, #176]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 800215e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002162:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002164:	4b2a      	ldr	r3, [pc, #168]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002166:	2200      	movs	r2, #0
 8002168:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800216a:	4b29      	ldr	r3, [pc, #164]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002170:	4b27      	ldr	r3, [pc, #156]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002172:	2200      	movs	r2, #0
 8002174:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002176:	4b26      	ldr	r3, [pc, #152]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002178:	2200      	movs	r2, #0
 800217a:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800217c:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 800217e:	2200      	movs	r2, #0
 8002180:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002182:	4823      	ldr	r0, [pc, #140]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002184:	f001 f9ae 	bl	80034e4 <HAL_DMA_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 800218e:	f7ff fbab 	bl	80018e8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a1e      	ldr	r2, [pc, #120]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 8002196:	639a      	str	r2, [r3, #56]	@ 0x38
 8002198:	4a1d      	ldr	r2, [pc, #116]	@ (8002210 <HAL_I2C_MspInit+0x14c>)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 800219e:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021a0:	4a1e      	ldr	r2, [pc, #120]	@ (800221c <HAL_I2C_MspInit+0x158>)
 80021a2:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 80021a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021a6:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80021aa:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021ae:	2240      	movs	r2, #64	@ 0x40
 80021b0:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b2:	4b19      	ldr	r3, [pc, #100]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021b8:	4b17      	ldr	r3, [pc, #92]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021be:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021c0:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021c6:	4b14      	ldr	r3, [pc, #80]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 80021cc:	4b12      	ldr	r3, [pc, #72]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021d2:	4b11      	ldr	r3, [pc, #68]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021da:	2200      	movs	r2, #0
 80021dc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 80021de:	480e      	ldr	r0, [pc, #56]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021e0:	f001 f980 	bl	80034e4 <HAL_DMA_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 80021ea:	f7ff fb7d 	bl	80018e8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a09      	ldr	r2, [pc, #36]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80021f4:	4a08      	ldr	r2, [pc, #32]	@ (8002218 <HAL_I2C_MspInit+0x154>)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80021fa:	bf00      	nop
 80021fc:	3728      	adds	r7, #40	@ 0x28
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40005800 	.word	0x40005800
 8002208:	40023800 	.word	0x40023800
 800220c:	40020400 	.word	0x40020400
 8002210:	200005b0 	.word	0x200005b0
 8002214:	40026040 	.word	0x40026040
 8002218:	20000610 	.word	0x20000610
 800221c:	400260b8 	.word	0x400260b8

08002220 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08a      	sub	sp, #40	@ 0x28
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	605a      	str	r2, [r3, #4]
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	60da      	str	r2, [r3, #12]
 8002236:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a3f      	ldr	r2, [pc, #252]	@ (800233c <HAL_SPI_MspInit+0x11c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d177      	bne.n	8002332 <HAL_SPI_MspInit+0x112>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	4b3e      	ldr	r3, [pc, #248]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	4a3d      	ldr	r2, [pc, #244]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 800224c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002250:	6453      	str	r3, [r2, #68]	@ 0x44
 8002252:	4b3b      	ldr	r3, [pc, #236]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 8002254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002256:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	4b37      	ldr	r3, [pc, #220]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	4a36      	ldr	r2, [pc, #216]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6313      	str	r3, [r2, #48]	@ 0x30
 800226e:	4b34      	ldr	r3, [pc, #208]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	4b30      	ldr	r3, [pc, #192]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	4a2f      	ldr	r2, [pc, #188]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	6313      	str	r3, [r2, #48]	@ 0x30
 800228a:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <HAL_SPI_MspInit+0x120>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	60bb      	str	r3, [r7, #8]
 8002294:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002296:	23c0      	movs	r3, #192	@ 0xc0
 8002298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a2:	2303      	movs	r3, #3
 80022a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022a6:	2305      	movs	r3, #5
 80022a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022aa:	f107 0314 	add.w	r3, r7, #20
 80022ae:	4619      	mov	r1, r3
 80022b0:	4824      	ldr	r0, [pc, #144]	@ (8002344 <HAL_SPI_MspInit+0x124>)
 80022b2:	f001 fc87 	bl	8003bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80022b6:	2308      	movs	r3, #8
 80022b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022c6:	2305      	movs	r3, #5
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	481d      	ldr	r0, [pc, #116]	@ (8002348 <HAL_SPI_MspInit+0x128>)
 80022d2:	f001 fc77 	bl	8003bc4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80022d6:	4b1d      	ldr	r3, [pc, #116]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 80022d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002350 <HAL_SPI_MspInit+0x130>)
 80022da:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80022dc:	4b1b      	ldr	r3, [pc, #108]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 80022de:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80022e2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022e4:	4b19      	ldr	r3, [pc, #100]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 80022e6:	2240      	movs	r2, #64	@ 0x40
 80022e8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ea:	4b18      	ldr	r3, [pc, #96]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022f0:	4b16      	ldr	r3, [pc, #88]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 80022f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022f6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022f8:	4b14      	ldr	r3, [pc, #80]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022fe:	4b13      	ldr	r3, [pc, #76]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002304:	4b11      	ldr	r3, [pc, #68]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800230a:	4b10      	ldr	r3, [pc, #64]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 800230c:	2200      	movs	r2, #0
 800230e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002310:	4b0e      	ldr	r3, [pc, #56]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 8002312:	2200      	movs	r2, #0
 8002314:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002316:	480d      	ldr	r0, [pc, #52]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 8002318:	f001 f8e4 	bl	80034e4 <HAL_DMA_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002322:	f7ff fae1 	bl	80018e8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a08      	ldr	r2, [pc, #32]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 800232a:	649a      	str	r2, [r3, #72]	@ 0x48
 800232c:	4a07      	ldr	r2, [pc, #28]	@ (800234c <HAL_SPI_MspInit+0x12c>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002332:	bf00      	nop
 8002334:	3728      	adds	r7, #40	@ 0x28
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40013000 	.word	0x40013000
 8002340:	40023800 	.word	0x40023800
 8002344:	40020000 	.word	0x40020000
 8002348:	40020400 	.word	0x40020400
 800234c:	200006c8 	.word	0x200006c8
 8002350:	40026458 	.word	0x40026458

08002354 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08c      	sub	sp, #48	@ 0x30
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800235c:	2300      	movs	r3, #0
 800235e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002360:	2300      	movs	r3, #0
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002364:	2300      	movs	r3, #0
 8002366:	60bb      	str	r3, [r7, #8]
 8002368:	4b2e      	ldr	r3, [pc, #184]	@ (8002424 <HAL_InitTick+0xd0>)
 800236a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236c:	4a2d      	ldr	r2, [pc, #180]	@ (8002424 <HAL_InitTick+0xd0>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6453      	str	r3, [r2, #68]	@ 0x44
 8002374:	4b2b      	ldr	r3, [pc, #172]	@ (8002424 <HAL_InitTick+0xd0>)
 8002376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002380:	f107 020c 	add.w	r2, r7, #12
 8002384:	f107 0310 	add.w	r3, r7, #16
 8002388:	4611      	mov	r1, r2
 800238a:	4618      	mov	r0, r3
 800238c:	f002 ff08 	bl	80051a0 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002390:	f002 fef2 	bl	8005178 <HAL_RCC_GetPCLK2Freq>
 8002394:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002398:	4a23      	ldr	r2, [pc, #140]	@ (8002428 <HAL_InitTick+0xd4>)
 800239a:	fba2 2303 	umull	r2, r3, r2, r3
 800239e:	0c9b      	lsrs	r3, r3, #18
 80023a0:	3b01      	subs	r3, #1
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80023a4:	4b21      	ldr	r3, [pc, #132]	@ (800242c <HAL_InitTick+0xd8>)
 80023a6:	4a22      	ldr	r2, [pc, #136]	@ (8002430 <HAL_InitTick+0xdc>)
 80023a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80023aa:	4b20      	ldr	r3, [pc, #128]	@ (800242c <HAL_InitTick+0xd8>)
 80023ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023b0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80023b2:	4a1e      	ldr	r2, [pc, #120]	@ (800242c <HAL_InitTick+0xd8>)
 80023b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80023b8:	4b1c      	ldr	r3, [pc, #112]	@ (800242c <HAL_InitTick+0xd8>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023be:	4b1b      	ldr	r3, [pc, #108]	@ (800242c <HAL_InitTick+0xd8>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c4:	4b19      	ldr	r3, [pc, #100]	@ (800242c <HAL_InitTick+0xd8>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80023ca:	4818      	ldr	r0, [pc, #96]	@ (800242c <HAL_InitTick+0xd8>)
 80023cc:	f003 fb16 	bl	80059fc <HAL_TIM_Base_Init>
 80023d0:	4603      	mov	r3, r0
 80023d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80023d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d11b      	bne.n	8002416 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80023de:	4813      	ldr	r0, [pc, #76]	@ (800242c <HAL_InitTick+0xd8>)
 80023e0:	f003 fb66 	bl	8005ab0 <HAL_TIM_Base_Start_IT>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80023ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d111      	bne.n	8002416 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80023f2:	2019      	movs	r0, #25
 80023f4:	f000 ffec 	bl	80033d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b0f      	cmp	r3, #15
 80023fc:	d808      	bhi.n	8002410 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80023fe:	2200      	movs	r2, #0
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	2019      	movs	r0, #25
 8002404:	f000 ffc8 	bl	8003398 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002408:	4a0a      	ldr	r2, [pc, #40]	@ (8002434 <HAL_InitTick+0xe0>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	e002      	b.n	8002416 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002416:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800241a:	4618      	mov	r0, r3
 800241c:	3730      	adds	r7, #48	@ 0x30
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023800 	.word	0x40023800
 8002428:	431bde83 	.word	0x431bde83
 800242c:	20001094 	.word	0x20001094
 8002430:	40010000 	.word	0x40010000
 8002434:	20000010 	.word	0x20000010

08002438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <NMI_Handler+0x4>

08002440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <HardFault_Handler+0x4>

08002448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <MemManage_Handler+0x4>

08002450 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <BusFault_Handler+0x4>

08002458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <UsageFault_Handler+0x4>

08002460 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
	...

08002470 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002474:	4802      	ldr	r0, [pc, #8]	@ (8002480 <DMA1_Stream2_IRQHandler+0x10>)
 8002476:	f001 f93b 	bl	80036f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200005b0 	.word	0x200005b0

08002484 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002488:	4802      	ldr	r0, [pc, #8]	@ (8002494 <ADC_IRQHandler+0x10>)
 800248a:	f000 fb69 	bl	8002b60 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200004a0 	.word	0x200004a0

08002498 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800249c:	4802      	ldr	r0, [pc, #8]	@ (80024a8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800249e:	f003 fb77 	bl	8005b90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20001094 	.word	0x20001094

080024ac <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80024b0:	4802      	ldr	r0, [pc, #8]	@ (80024bc <DMA1_Stream7_IRQHandler+0x10>)
 80024b2:	f001 f91d 	bl	80036f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000610 	.word	0x20000610

080024c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024c4:	4802      	ldr	r0, [pc, #8]	@ (80024d0 <DMA2_Stream0_IRQHandler+0x10>)
 80024c6:	f001 f913 	bl	80036f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	200004e8 	.word	0x200004e8

080024d4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80024d8:	4802      	ldr	r0, [pc, #8]	@ (80024e4 <DMA2_Stream3_IRQHandler+0x10>)
 80024da:	f001 f909 	bl	80036f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	200006c8 	.word	0x200006c8

080024e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return 1;
 80024ec:	2301      	movs	r3, #1
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <_kill>:

int _kill(int pid, int sig)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002502:	f005 fdad 	bl	8008060 <__errno>
 8002506:	4603      	mov	r3, r0
 8002508:	2216      	movs	r2, #22
 800250a:	601a      	str	r2, [r3, #0]
  return -1;
 800250c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002510:	4618      	mov	r0, r3
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <_exit>:

void _exit (int status)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002520:	f04f 31ff 	mov.w	r1, #4294967295
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ffe7 	bl	80024f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800252a:	bf00      	nop
 800252c:	e7fd      	b.n	800252a <_exit+0x12>

0800252e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b086      	sub	sp, #24
 8002532:	af00      	add	r7, sp, #0
 8002534:	60f8      	str	r0, [r7, #12]
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	e00a      	b.n	8002556 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002540:	f3af 8000 	nop.w
 8002544:	4601      	mov	r1, r0
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	1c5a      	adds	r2, r3, #1
 800254a:	60ba      	str	r2, [r7, #8]
 800254c:	b2ca      	uxtb	r2, r1
 800254e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	3301      	adds	r3, #1
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	429a      	cmp	r2, r3
 800255c:	dbf0      	blt.n	8002540 <_read+0x12>
  }

  return len;
 800255e:	687b      	ldr	r3, [r7, #4]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]
 8002578:	e009      	b.n	800258e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	60ba      	str	r2, [r7, #8]
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	3301      	adds	r3, #1
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	429a      	cmp	r2, r3
 8002594:	dbf1      	blt.n	800257a <_write+0x12>
  }
  return len;
 8002596:	687b      	ldr	r3, [r7, #4]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3718      	adds	r7, #24
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <_close>:

int _close(int file)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025c8:	605a      	str	r2, [r3, #4]
  return 0;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <_isatty>:

int _isatty(int file)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025e0:	2301      	movs	r3, #1
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b085      	sub	sp, #20
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	60f8      	str	r0, [r7, #12]
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002610:	4a14      	ldr	r2, [pc, #80]	@ (8002664 <_sbrk+0x5c>)
 8002612:	4b15      	ldr	r3, [pc, #84]	@ (8002668 <_sbrk+0x60>)
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800261c:	4b13      	ldr	r3, [pc, #76]	@ (800266c <_sbrk+0x64>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d102      	bne.n	800262a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002624:	4b11      	ldr	r3, [pc, #68]	@ (800266c <_sbrk+0x64>)
 8002626:	4a12      	ldr	r2, [pc, #72]	@ (8002670 <_sbrk+0x68>)
 8002628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800262a:	4b10      	ldr	r3, [pc, #64]	@ (800266c <_sbrk+0x64>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4413      	add	r3, r2
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	429a      	cmp	r2, r3
 8002636:	d207      	bcs.n	8002648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002638:	f005 fd12 	bl	8008060 <__errno>
 800263c:	4603      	mov	r3, r0
 800263e:	220c      	movs	r2, #12
 8002640:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002642:	f04f 33ff 	mov.w	r3, #4294967295
 8002646:	e009      	b.n	800265c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002648:	4b08      	ldr	r3, [pc, #32]	@ (800266c <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800264e:	4b07      	ldr	r3, [pc, #28]	@ (800266c <_sbrk+0x64>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4413      	add	r3, r2
 8002656:	4a05      	ldr	r2, [pc, #20]	@ (800266c <_sbrk+0x64>)
 8002658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800265a:	68fb      	ldr	r3, [r7, #12]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	20020000 	.word	0x20020000
 8002668:	00000400 	.word	0x00000400
 800266c:	200010dc 	.word	0x200010dc
 8002670:	20004f88 	.word	0x20004f88

08002674 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002678:	4b06      	ldr	r3, [pc, #24]	@ (8002694 <SystemInit+0x20>)
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267e:	4a05      	ldr	r2, [pc, #20]	@ (8002694 <SystemInit+0x20>)
 8002680:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002684:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002688:	bf00      	nop
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002698:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800269c:	f7ff ffea 	bl	8002674 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026a0:	480c      	ldr	r0, [pc, #48]	@ (80026d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026a2:	490d      	ldr	r1, [pc, #52]	@ (80026d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026a4:	4a0d      	ldr	r2, [pc, #52]	@ (80026dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a8:	e002      	b.n	80026b0 <LoopCopyDataInit>

080026aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ae:	3304      	adds	r3, #4

080026b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b4:	d3f9      	bcc.n	80026aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b6:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026b8:	4c0a      	ldr	r4, [pc, #40]	@ (80026e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026bc:	e001      	b.n	80026c2 <LoopFillZerobss>

080026be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026c0:	3204      	adds	r2, #4

080026c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c4:	d3fb      	bcc.n	80026be <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80026c6:	f005 fcd1 	bl	800806c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026ca:	f7fe fdaf 	bl	800122c <main>
  bx  lr    
 80026ce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80026dc:	0800aac8 	.word	0x0800aac8
  ldr r2, =_sbss
 80026e0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80026e4:	20004f84 	.word	0x20004f84

080026e8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e8:	e7fe      	b.n	80026e8 <CAN1_RX0_IRQHandler>
	...

080026ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026f0:	4b0e      	ldr	r3, [pc, #56]	@ (800272c <HAL_Init+0x40>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a0d      	ldr	r2, [pc, #52]	@ (800272c <HAL_Init+0x40>)
 80026f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026fc:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <HAL_Init+0x40>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a0a      	ldr	r2, [pc, #40]	@ (800272c <HAL_Init+0x40>)
 8002702:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002706:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002708:	4b08      	ldr	r3, [pc, #32]	@ (800272c <HAL_Init+0x40>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a07      	ldr	r2, [pc, #28]	@ (800272c <HAL_Init+0x40>)
 800270e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002712:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002714:	2003      	movs	r0, #3
 8002716:	f000 fe34 	bl	8003382 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800271a:	200f      	movs	r0, #15
 800271c:	f7ff fe1a 	bl	8002354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002720:	f7ff fbfc 	bl	8001f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40023c00 	.word	0x40023c00

08002730 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <HAL_IncTick+0x20>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <HAL_IncTick+0x24>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4413      	add	r3, r2
 8002740:	4a04      	ldr	r2, [pc, #16]	@ (8002754 <HAL_IncTick+0x24>)
 8002742:	6013      	str	r3, [r2, #0]
}
 8002744:	bf00      	nop
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	20000014 	.word	0x20000014
 8002754:	200010e0 	.word	0x200010e0

08002758 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  return uwTick;
 800275c:	4b03      	ldr	r3, [pc, #12]	@ (800276c <HAL_GetTick+0x14>)
 800275e:	681b      	ldr	r3, [r3, #0]
}
 8002760:	4618      	mov	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	200010e0 	.word	0x200010e0

08002770 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002778:	f7ff ffee 	bl	8002758 <HAL_GetTick>
 800277c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002788:	d005      	beq.n	8002796 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800278a:	4b0a      	ldr	r3, [pc, #40]	@ (80027b4 <HAL_Delay+0x44>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4413      	add	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002796:	bf00      	nop
 8002798:	f7ff ffde 	bl	8002758 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d8f7      	bhi.n	8002798 <HAL_Delay+0x28>
  {
  }
}
 80027a8:	bf00      	nop
 80027aa:	bf00      	nop
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	20000014 	.word	0x20000014

080027b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e033      	b.n	8002836 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d109      	bne.n	80027ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff fbcc 	bl	8001f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	f003 0310 	and.w	r3, r3, #16
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d118      	bne.n	8002828 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80027fe:	f023 0302 	bic.w	r3, r3, #2
 8002802:	f043 0202 	orr.w	r2, r3, #2
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 fc06 	bl	800301c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	f023 0303 	bic.w	r3, r3, #3
 800281e:	f043 0201 	orr.w	r2, r3, #1
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	641a      	str	r2, [r3, #64]	@ 0x40
 8002826:	e001      	b.n	800282c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002834:	7bfb      	ldrb	r3, [r7, #15]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
	...

08002840 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002848:	2300      	movs	r3, #0
 800284a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002852:	2b01      	cmp	r3, #1
 8002854:	d101      	bne.n	800285a <HAL_ADC_Start+0x1a>
 8002856:	2302      	movs	r3, #2
 8002858:	e0b2      	b.n	80029c0 <HAL_ADC_Start+0x180>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b01      	cmp	r3, #1
 800286e:	d018      	beq.n	80028a2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689a      	ldr	r2, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0201 	orr.w	r2, r2, #1
 800287e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002880:	4b52      	ldr	r3, [pc, #328]	@ (80029cc <HAL_ADC_Start+0x18c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a52      	ldr	r2, [pc, #328]	@ (80029d0 <HAL_ADC_Start+0x190>)
 8002886:	fba2 2303 	umull	r2, r3, r2, r3
 800288a:	0c9a      	lsrs	r2, r3, #18
 800288c:	4613      	mov	r3, r2
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	4413      	add	r3, r2
 8002892:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002894:	e002      	b.n	800289c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	3b01      	subs	r3, #1
 800289a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1f9      	bne.n	8002896 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d17a      	bne.n	80029a6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80028b8:	f023 0301 	bic.w	r3, r3, #1
 80028bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d007      	beq.n	80028e2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028da:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028ee:	d106      	bne.n	80028fe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f4:	f023 0206 	bic.w	r2, r3, #6
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	645a      	str	r2, [r3, #68]	@ 0x44
 80028fc:	e002      	b.n	8002904 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800290c:	4b31      	ldr	r3, [pc, #196]	@ (80029d4 <HAL_ADC_Start+0x194>)
 800290e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002918:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f003 031f 	and.w	r3, r3, #31
 8002922:	2b00      	cmp	r3, #0
 8002924:	d12a      	bne.n	800297c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a2b      	ldr	r2, [pc, #172]	@ (80029d8 <HAL_ADC_Start+0x198>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d015      	beq.n	800295c <HAL_ADC_Start+0x11c>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a29      	ldr	r2, [pc, #164]	@ (80029dc <HAL_ADC_Start+0x19c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d105      	bne.n	8002946 <HAL_ADC_Start+0x106>
 800293a:	4b26      	ldr	r3, [pc, #152]	@ (80029d4 <HAL_ADC_Start+0x194>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f003 031f 	and.w	r3, r3, #31
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00a      	beq.n	800295c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a25      	ldr	r2, [pc, #148]	@ (80029e0 <HAL_ADC_Start+0x1a0>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d136      	bne.n	80029be <HAL_ADC_Start+0x17e>
 8002950:	4b20      	ldr	r3, [pc, #128]	@ (80029d4 <HAL_ADC_Start+0x194>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 0310 	and.w	r3, r3, #16
 8002958:	2b00      	cmp	r3, #0
 800295a:	d130      	bne.n	80029be <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d129      	bne.n	80029be <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002978:	609a      	str	r2, [r3, #8]
 800297a:	e020      	b.n	80029be <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a15      	ldr	r2, [pc, #84]	@ (80029d8 <HAL_ADC_Start+0x198>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d11b      	bne.n	80029be <HAL_ADC_Start+0x17e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d114      	bne.n	80029be <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689a      	ldr	r2, [r3, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	e00b      	b.n	80029be <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	f043 0210 	orr.w	r2, r3, #16
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b6:	f043 0201 	orr.w	r2, r3, #1
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	2000000c 	.word	0x2000000c
 80029d0:	431bde83 	.word	0x431bde83
 80029d4:	40012300 	.word	0x40012300
 80029d8:	40012000 	.word	0x40012000
 80029dc:	40012100 	.word	0x40012100
 80029e0:	40012200 	.word	0x40012200

080029e4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d101      	bne.n	80029fa <HAL_ADC_Stop+0x16>
 80029f6:	2302      	movs	r3, #2
 80029f8:	e021      	b.n	8002a3e <HAL_ADC_Stop+0x5a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0201 	bic.w	r2, r2, #1
 8002a10:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d109      	bne.n	8002a34 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a28:	f023 0301 	bic.w	r3, r3, #1
 8002a2c:	f043 0201 	orr.w	r2, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr

08002a4a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b084      	sub	sp, #16
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a54:	2300      	movs	r3, #0
 8002a56:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a66:	d113      	bne.n	8002a90 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a76:	d10b      	bne.n	8002a90 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	f043 0220 	orr.w	r2, r3, #32
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e063      	b.n	8002b58 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a90:	f7ff fe62 	bl	8002758 <HAL_GetTick>
 8002a94:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a96:	e021      	b.n	8002adc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a9e:	d01d      	beq.n	8002adc <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d007      	beq.n	8002ab6 <HAL_ADC_PollForConversion+0x6c>
 8002aa6:	f7ff fe57 	bl	8002758 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d212      	bcs.n	8002adc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d00b      	beq.n	8002adc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac8:	f043 0204 	orr.w	r2, r3, #4
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e03d      	b.n	8002b58 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d1d6      	bne.n	8002a98 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f06f 0212 	mvn.w	r2, #18
 8002af2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d123      	bne.n	8002b56 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d11f      	bne.n	8002b56 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d006      	beq.n	8002b32 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d111      	bne.n	8002b56 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d105      	bne.n	8002b56 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	f043 0201 	orr.w	r2, r3, #1
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f003 0320 	and.w	r3, r3, #32
 8002b8e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d049      	beq.n	8002c2a <HAL_ADC_IRQHandler+0xca>
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d046      	beq.n	8002c2a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba0:	f003 0310 	and.w	r3, r3, #16
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d105      	bne.n	8002bb4 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d12b      	bne.n	8002c1a <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d127      	bne.n	8002c1a <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d006      	beq.n	8002be6 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d119      	bne.n	8002c1a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0220 	bic.w	r2, r2, #32
 8002bf4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d105      	bne.n	8002c1a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c12:	f043 0201 	orr.w	r2, r3, #1
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 f8bd 	bl	8002d9a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f06f 0212 	mvn.w	r2, #18
 8002c28:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c38:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d057      	beq.n	8002cf0 <HAL_ADC_IRQHandler+0x190>
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d054      	beq.n	8002cf0 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4a:	f003 0310 	and.w	r3, r3, #16
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d105      	bne.n	8002c5e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d139      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c72:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d006      	beq.n	8002c88 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d12b      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d124      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d11d      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d119      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cba:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d105      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd8:	f043 0201 	orr.w	r2, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 fa97 	bl	8003214 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f06f 020c 	mvn.w	r2, #12
 8002cee:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cfe:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d017      	beq.n	8002d36 <HAL_ADC_IRQHandler+0x1d6>
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d014      	beq.n	8002d36 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d10d      	bne.n	8002d36 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 f841 	bl	8002dae <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f06f 0201 	mvn.w	r2, #1
 8002d34:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f003 0320 	and.w	r3, r3, #32
 8002d3c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d44:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d015      	beq.n	8002d78 <HAL_ADC_IRQHandler+0x218>
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d012      	beq.n	8002d78 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	f043 0202 	orr.w	r2, r3, #2
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f06f 0220 	mvn.w	r2, #32
 8002d66:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f82a 	bl	8002dc2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f06f 0220 	mvn.w	r2, #32
 8002d76:	601a      	str	r2, [r3, #0]
  }
}
 8002d78:	bf00      	nop
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr

08002dc2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b083      	sub	sp, #12
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
	...

08002dd8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d101      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x1c>
 8002df0:	2302      	movs	r3, #2
 8002df2:	e105      	b.n	8003000 <HAL_ADC_ConfigChannel+0x228>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2b09      	cmp	r3, #9
 8002e02:	d925      	bls.n	8002e50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68d9      	ldr	r1, [r3, #12]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	461a      	mov	r2, r3
 8002e12:	4613      	mov	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4413      	add	r3, r2
 8002e18:	3b1e      	subs	r3, #30
 8002e1a:	2207      	movs	r2, #7
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43da      	mvns	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	400a      	ands	r2, r1
 8002e28:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68d9      	ldr	r1, [r3, #12]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4403      	add	r3, r0
 8002e42:	3b1e      	subs	r3, #30
 8002e44:	409a      	lsls	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	60da      	str	r2, [r3, #12]
 8002e4e:	e022      	b.n	8002e96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6919      	ldr	r1, [r3, #16]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4613      	mov	r3, r2
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	4413      	add	r3, r2
 8002e64:	2207      	movs	r2, #7
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43da      	mvns	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	400a      	ands	r2, r1
 8002e72:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6919      	ldr	r1, [r3, #16]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4618      	mov	r0, r3
 8002e86:	4603      	mov	r3, r0
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4403      	add	r3, r0
 8002e8c:	409a      	lsls	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b06      	cmp	r3, #6
 8002e9c:	d824      	bhi.n	8002ee8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	3b05      	subs	r3, #5
 8002eb0:	221f      	movs	r2, #31
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	400a      	ands	r2, r1
 8002ebe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	4618      	mov	r0, r3
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3b05      	subs	r3, #5
 8002eda:	fa00 f203 	lsl.w	r2, r0, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ee6:	e04c      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	d824      	bhi.n	8002f3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	3b23      	subs	r3, #35	@ 0x23
 8002f02:	221f      	movs	r2, #31
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43da      	mvns	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	400a      	ands	r2, r1
 8002f10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	4618      	mov	r0, r3
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	3b23      	subs	r3, #35	@ 0x23
 8002f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f38:	e023      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	3b41      	subs	r3, #65	@ 0x41
 8002f4c:	221f      	movs	r2, #31
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43da      	mvns	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	400a      	ands	r2, r1
 8002f5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	4618      	mov	r0, r3
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	3b41      	subs	r3, #65	@ 0x41
 8002f76:	fa00 f203 	lsl.w	r2, r0, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f82:	4b22      	ldr	r3, [pc, #136]	@ (800300c <HAL_ADC_ConfigChannel+0x234>)
 8002f84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a21      	ldr	r2, [pc, #132]	@ (8003010 <HAL_ADC_ConfigChannel+0x238>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d109      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x1cc>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b12      	cmp	r3, #18
 8002f96:	d105      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a19      	ldr	r2, [pc, #100]	@ (8003010 <HAL_ADC_ConfigChannel+0x238>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d123      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x21e>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	d003      	beq.n	8002fbe <HAL_ADC_ConfigChannel+0x1e6>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b11      	cmp	r3, #17
 8002fbc:	d11b      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2b10      	cmp	r3, #16
 8002fd0:	d111      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fd2:	4b10      	ldr	r3, [pc, #64]	@ (8003014 <HAL_ADC_ConfigChannel+0x23c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a10      	ldr	r2, [pc, #64]	@ (8003018 <HAL_ADC_ConfigChannel+0x240>)
 8002fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fdc:	0c9a      	lsrs	r2, r3, #18
 8002fde:	4613      	mov	r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002fe8:	e002      	b.n	8002ff0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	3b01      	subs	r3, #1
 8002fee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1f9      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	40012300 	.word	0x40012300
 8003010:	40012000 	.word	0x40012000
 8003014:	2000000c 	.word	0x2000000c
 8003018:	431bde83 	.word	0x431bde83

0800301c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003024:	4b79      	ldr	r3, [pc, #484]	@ (800320c <ADC_Init+0x1f0>)
 8003026:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	431a      	orrs	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003050:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6859      	ldr	r1, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	021a      	lsls	r2, r3, #8
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003074:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6859      	ldr	r1, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003096:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6899      	ldr	r1, [r3, #8]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ae:	4a58      	ldr	r2, [pc, #352]	@ (8003210 <ADC_Init+0x1f4>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d022      	beq.n	80030fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6899      	ldr	r1, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6899      	ldr	r1, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	430a      	orrs	r2, r1
 80030f6:	609a      	str	r2, [r3, #8]
 80030f8:	e00f      	b.n	800311a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003108:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003118:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0202 	bic.w	r2, r2, #2
 8003128:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6899      	ldr	r1, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	7e1b      	ldrb	r3, [r3, #24]
 8003134:	005a      	lsls	r2, r3, #1
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	430a      	orrs	r2, r1
 800313c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d01b      	beq.n	8003180 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003156:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003166:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6859      	ldr	r1, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003172:	3b01      	subs	r3, #1
 8003174:	035a      	lsls	r2, r3, #13
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	605a      	str	r2, [r3, #4]
 800317e:	e007      	b.n	8003190 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685a      	ldr	r2, [r3, #4]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800318e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800319e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	051a      	lsls	r2, r3, #20
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6899      	ldr	r1, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031d2:	025a      	lsls	r2, r3, #9
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689a      	ldr	r2, [r3, #8]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6899      	ldr	r1, [r3, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	695b      	ldr	r3, [r3, #20]
 80031f6:	029a      	lsls	r2, r3, #10
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	430a      	orrs	r2, r1
 80031fe:	609a      	str	r2, [r3, #8]
}
 8003200:	bf00      	nop
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	40012300 	.word	0x40012300
 8003210:	0f000001 	.word	0x0f000001

08003214 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f003 0307 	and.w	r3, r3, #7
 8003236:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003238:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <__NVIC_SetPriorityGrouping+0x44>)
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003244:	4013      	ands	r3, r2
 8003246:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003250:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003254:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003258:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800325a:	4a04      	ldr	r2, [pc, #16]	@ (800326c <__NVIC_SetPriorityGrouping+0x44>)
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	60d3      	str	r3, [r2, #12]
}
 8003260:	bf00      	nop
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003274:	4b04      	ldr	r3, [pc, #16]	@ (8003288 <__NVIC_GetPriorityGrouping+0x18>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	0a1b      	lsrs	r3, r3, #8
 800327a:	f003 0307 	and.w	r3, r3, #7
}
 800327e:	4618      	mov	r0, r3
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	e000ed00 	.word	0xe000ed00

0800328c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329a:	2b00      	cmp	r3, #0
 800329c:	db0b      	blt.n	80032b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800329e:	79fb      	ldrb	r3, [r7, #7]
 80032a0:	f003 021f 	and.w	r2, r3, #31
 80032a4:	4907      	ldr	r1, [pc, #28]	@ (80032c4 <__NVIC_EnableIRQ+0x38>)
 80032a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032aa:	095b      	lsrs	r3, r3, #5
 80032ac:	2001      	movs	r0, #1
 80032ae:	fa00 f202 	lsl.w	r2, r0, r2
 80032b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	e000e100 	.word	0xe000e100

080032c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	4603      	mov	r3, r0
 80032d0:	6039      	str	r1, [r7, #0]
 80032d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	db0a      	blt.n	80032f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	490c      	ldr	r1, [pc, #48]	@ (8003314 <__NVIC_SetPriority+0x4c>)
 80032e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e6:	0112      	lsls	r2, r2, #4
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	440b      	add	r3, r1
 80032ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032f0:	e00a      	b.n	8003308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	b2da      	uxtb	r2, r3
 80032f6:	4908      	ldr	r1, [pc, #32]	@ (8003318 <__NVIC_SetPriority+0x50>)
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	3b04      	subs	r3, #4
 8003300:	0112      	lsls	r2, r2, #4
 8003302:	b2d2      	uxtb	r2, r2
 8003304:	440b      	add	r3, r1
 8003306:	761a      	strb	r2, [r3, #24]
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr
 8003314:	e000e100 	.word	0xe000e100
 8003318:	e000ed00 	.word	0xe000ed00

0800331c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800331c:	b480      	push	{r7}
 800331e:	b089      	sub	sp, #36	@ 0x24
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	f1c3 0307 	rsb	r3, r3, #7
 8003336:	2b04      	cmp	r3, #4
 8003338:	bf28      	it	cs
 800333a:	2304      	movcs	r3, #4
 800333c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	3304      	adds	r3, #4
 8003342:	2b06      	cmp	r3, #6
 8003344:	d902      	bls.n	800334c <NVIC_EncodePriority+0x30>
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	3b03      	subs	r3, #3
 800334a:	e000      	b.n	800334e <NVIC_EncodePriority+0x32>
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003350:	f04f 32ff 	mov.w	r2, #4294967295
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	43da      	mvns	r2, r3
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	401a      	ands	r2, r3
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003364:	f04f 31ff 	mov.w	r1, #4294967295
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	fa01 f303 	lsl.w	r3, r1, r3
 800336e:	43d9      	mvns	r1, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003374:	4313      	orrs	r3, r2
         );
}
 8003376:	4618      	mov	r0, r3
 8003378:	3724      	adds	r7, #36	@ 0x24
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff ff4c 	bl	8003228 <__NVIC_SetPriorityGrouping>
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033aa:	f7ff ff61 	bl	8003270 <__NVIC_GetPriorityGrouping>
 80033ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	68b9      	ldr	r1, [r7, #8]
 80033b4:	6978      	ldr	r0, [r7, #20]
 80033b6:	f7ff ffb1 	bl	800331c <NVIC_EncodePriority>
 80033ba:	4602      	mov	r2, r0
 80033bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033c0:	4611      	mov	r1, r2
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff ff80 	bl	80032c8 <__NVIC_SetPriority>
}
 80033c8:	bf00      	nop
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4603      	mov	r3, r0
 80033d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7ff ff54 	bl	800328c <__NVIC_EnableIRQ>
}
 80033e4:	bf00      	nop
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e014      	b.n	8003428 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	791b      	ldrb	r3, [r3, #4]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b00      	cmp	r3, #0
 8003406:	d105      	bne.n	8003414 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7fe fe14 	bl	800203c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2202      	movs	r2, #2
 8003418:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003430:	b480      	push	{r7}
 8003432:	b089      	sub	sp, #36	@ 0x24
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800343c:	2300      	movs	r3, #0
 800343e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d002      	beq.n	800344c <HAL_DAC_ConfigChannel+0x1c>
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e042      	b.n	80034d6 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	795b      	ldrb	r3, [r3, #5]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d101      	bne.n	800345c <HAL_DAC_ConfigChannel+0x2c>
 8003458:	2302      	movs	r3, #2
 800345a:	e03c      	b.n	80034d6 <HAL_DAC_ConfigChannel+0xa6>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2201      	movs	r2, #1
 8003460:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2202      	movs	r2, #2
 8003466:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f003 0310 	and.w	r3, r3, #16
 8003476:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800347e:	43db      	mvns	r3, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4013      	ands	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	4313      	orrs	r3, r2
 8003490:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f003 0310 	and.w	r3, r3, #16
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6819      	ldr	r1, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f003 0310 	and.w	r3, r3, #16
 80034b8:	22c0      	movs	r2, #192	@ 0xc0
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	43da      	mvns	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	400a      	ands	r2, r1
 80034c6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2201      	movs	r2, #1
 80034cc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80034d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3724      	adds	r7, #36	@ 0x24
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
	...

080034e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034f0:	f7ff f932 	bl	8002758 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e099      	b.n	8003634 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2202      	movs	r2, #2
 8003504:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003520:	e00f      	b.n	8003542 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003522:	f7ff f919 	bl	8002758 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b05      	cmp	r3, #5
 800352e:	d908      	bls.n	8003542 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2203      	movs	r2, #3
 800353a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e078      	b.n	8003634 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1e8      	bne.n	8003522 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	4b38      	ldr	r3, [pc, #224]	@ (800363c <HAL_DMA_Init+0x158>)
 800355c:	4013      	ands	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800356e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800357a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003598:	2b04      	cmp	r3, #4
 800359a:	d107      	bne.n	80035ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a4:	4313      	orrs	r3, r2
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f023 0307 	bic.w	r3, r3, #7
 80035c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d117      	bne.n	8003606 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00e      	beq.n	8003606 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fa6f 	bl	8003acc <DMA_CheckFifoParam>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2240      	movs	r2, #64	@ 0x40
 80035f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003602:	2301      	movs	r3, #1
 8003604:	e016      	b.n	8003634 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fa26 	bl	8003a60 <DMA_CalcBaseAndBitshift>
 8003614:	4603      	mov	r3, r0
 8003616:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800361c:	223f      	movs	r2, #63	@ 0x3f
 800361e:	409a      	lsls	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	f010803f 	.word	0xf010803f

08003640 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003656:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_DMA_Start_IT+0x26>
 8003662:	2302      	movs	r3, #2
 8003664:	e040      	b.n	80036e8 <HAL_DMA_Start_IT+0xa8>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b01      	cmp	r3, #1
 8003678:	d12f      	bne.n	80036da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2202      	movs	r2, #2
 800367e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	68b9      	ldr	r1, [r7, #8]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 f9b8 	bl	8003a04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003698:	223f      	movs	r2, #63	@ 0x3f
 800369a:	409a      	lsls	r2, r3
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0216 	orr.w	r2, r2, #22
 80036ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d007      	beq.n	80036c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0208 	orr.w	r2, r2, #8
 80036c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0201 	orr.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	e005      	b.n	80036e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036e2:	2302      	movs	r3, #2
 80036e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80036f8:	2300      	movs	r3, #0
 80036fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80036fc:	4b8e      	ldr	r3, [pc, #568]	@ (8003938 <HAL_DMA_IRQHandler+0x248>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a8e      	ldr	r2, [pc, #568]	@ (800393c <HAL_DMA_IRQHandler+0x24c>)
 8003702:	fba2 2303 	umull	r2, r3, r2, r3
 8003706:	0a9b      	lsrs	r3, r3, #10
 8003708:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371a:	2208      	movs	r2, #8
 800371c:	409a      	lsls	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	4013      	ands	r3, r2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d01a      	beq.n	800375c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	2b00      	cmp	r3, #0
 8003732:	d013      	beq.n	800375c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0204 	bic.w	r2, r2, #4
 8003742:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003748:	2208      	movs	r2, #8
 800374a:	409a      	lsls	r2, r3
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003754:	f043 0201 	orr.w	r2, r3, #1
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003760:	2201      	movs	r2, #1
 8003762:	409a      	lsls	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4013      	ands	r3, r2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d012      	beq.n	8003792 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00b      	beq.n	8003792 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377e:	2201      	movs	r2, #1
 8003780:	409a      	lsls	r2, r3
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800378a:	f043 0202 	orr.w	r2, r3, #2
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003796:	2204      	movs	r2, #4
 8003798:	409a      	lsls	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	4013      	ands	r3, r2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d012      	beq.n	80037c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00b      	beq.n	80037c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b4:	2204      	movs	r2, #4
 80037b6:	409a      	lsls	r2, r3
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c0:	f043 0204 	orr.w	r2, r3, #4
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037cc:	2210      	movs	r2, #16
 80037ce:	409a      	lsls	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4013      	ands	r3, r2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d043      	beq.n	8003860 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d03c      	beq.n	8003860 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ea:	2210      	movs	r2, #16
 80037ec:	409a      	lsls	r2, r3
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d018      	beq.n	8003832 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d108      	bne.n	8003820 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	d024      	beq.n	8003860 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	4798      	blx	r3
 800381e:	e01f      	b.n	8003860 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01b      	beq.n	8003860 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	4798      	blx	r3
 8003830:	e016      	b.n	8003860 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383c:	2b00      	cmp	r3, #0
 800383e:	d107      	bne.n	8003850 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0208 	bic.w	r2, r2, #8
 800384e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003864:	2220      	movs	r2, #32
 8003866:	409a      	lsls	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 808f 	beq.w	8003990 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	2b00      	cmp	r3, #0
 800387e:	f000 8087 	beq.w	8003990 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003886:	2220      	movs	r2, #32
 8003888:	409a      	lsls	r2, r3
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b05      	cmp	r3, #5
 8003898:	d136      	bne.n	8003908 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 0216 	bic.w	r2, r2, #22
 80038a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d103      	bne.n	80038ca <HAL_DMA_IRQHandler+0x1da>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d007      	beq.n	80038da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 0208 	bic.w	r2, r2, #8
 80038d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038de:	223f      	movs	r2, #63	@ 0x3f
 80038e0:	409a      	lsls	r2, r3
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d07e      	beq.n	80039fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	4798      	blx	r3
        }
        return;
 8003906:	e079      	b.n	80039fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d01d      	beq.n	8003952 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d10d      	bne.n	8003940 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003928:	2b00      	cmp	r3, #0
 800392a:	d031      	beq.n	8003990 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	4798      	blx	r3
 8003934:	e02c      	b.n	8003990 <HAL_DMA_IRQHandler+0x2a0>
 8003936:	bf00      	nop
 8003938:	2000000c 	.word	0x2000000c
 800393c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003944:	2b00      	cmp	r3, #0
 8003946:	d023      	beq.n	8003990 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	4798      	blx	r3
 8003950:	e01e      	b.n	8003990 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800395c:	2b00      	cmp	r3, #0
 800395e:	d10f      	bne.n	8003980 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0210 	bic.w	r2, r2, #16
 800396e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003994:	2b00      	cmp	r3, #0
 8003996:	d032      	beq.n	80039fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d022      	beq.n	80039ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2205      	movs	r2, #5
 80039a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0201 	bic.w	r2, r2, #1
 80039ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	3301      	adds	r3, #1
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d307      	bcc.n	80039d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f2      	bne.n	80039bc <HAL_DMA_IRQHandler+0x2cc>
 80039d6:	e000      	b.n	80039da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80039d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	4798      	blx	r3
 80039fa:	e000      	b.n	80039fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80039fc:	bf00      	nop
    }
  }
}
 80039fe:	3718      	adds	r7, #24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
 8003a10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	2b40      	cmp	r3, #64	@ 0x40
 8003a30:	d108      	bne.n	8003a44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a42:	e007      	b.n	8003a54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	60da      	str	r2, [r3, #12]
}
 8003a54:	bf00      	nop
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	3b10      	subs	r3, #16
 8003a70:	4a14      	ldr	r2, [pc, #80]	@ (8003ac4 <DMA_CalcBaseAndBitshift+0x64>)
 8003a72:	fba2 2303 	umull	r2, r3, r2, r3
 8003a76:	091b      	lsrs	r3, r3, #4
 8003a78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a7a:	4a13      	ldr	r2, [pc, #76]	@ (8003ac8 <DMA_CalcBaseAndBitshift+0x68>)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4413      	add	r3, r2
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2b03      	cmp	r3, #3
 8003a8c:	d909      	bls.n	8003aa2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a96:	f023 0303 	bic.w	r3, r3, #3
 8003a9a:	1d1a      	adds	r2, r3, #4
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003aa0:	e007      	b.n	8003ab2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003aaa:	f023 0303 	bic.w	r3, r3, #3
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3714      	adds	r7, #20
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	aaaaaaab 	.word	0xaaaaaaab
 8003ac8:	0800a73c 	.word	0x0800a73c

08003acc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b085      	sub	sp, #20
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003adc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d11f      	bne.n	8003b26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	2b03      	cmp	r3, #3
 8003aea:	d856      	bhi.n	8003b9a <DMA_CheckFifoParam+0xce>
 8003aec:	a201      	add	r2, pc, #4	@ (adr r2, 8003af4 <DMA_CheckFifoParam+0x28>)
 8003aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af2:	bf00      	nop
 8003af4:	08003b05 	.word	0x08003b05
 8003af8:	08003b17 	.word	0x08003b17
 8003afc:	08003b05 	.word	0x08003b05
 8003b00:	08003b9b 	.word	0x08003b9b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d046      	beq.n	8003b9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b14:	e043      	b.n	8003b9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b1e:	d140      	bne.n	8003ba2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b24:	e03d      	b.n	8003ba2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b2e:	d121      	bne.n	8003b74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b03      	cmp	r3, #3
 8003b34:	d837      	bhi.n	8003ba6 <DMA_CheckFifoParam+0xda>
 8003b36:	a201      	add	r2, pc, #4	@ (adr r2, 8003b3c <DMA_CheckFifoParam+0x70>)
 8003b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3c:	08003b4d 	.word	0x08003b4d
 8003b40:	08003b53 	.word	0x08003b53
 8003b44:	08003b4d 	.word	0x08003b4d
 8003b48:	08003b65 	.word	0x08003b65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b50:	e030      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d025      	beq.n	8003baa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b62:	e022      	b.n	8003baa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b68:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b6c:	d11f      	bne.n	8003bae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b72:	e01c      	b.n	8003bae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d903      	bls.n	8003b82 <DMA_CheckFifoParam+0xb6>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	2b03      	cmp	r3, #3
 8003b7e:	d003      	beq.n	8003b88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b80:	e018      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	73fb      	strb	r3, [r7, #15]
      break;
 8003b86:	e015      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00e      	beq.n	8003bb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	73fb      	strb	r3, [r7, #15]
      break;
 8003b98:	e00b      	b.n	8003bb2 <DMA_CheckFifoParam+0xe6>
      break;
 8003b9a:	bf00      	nop
 8003b9c:	e00a      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b9e:	bf00      	nop
 8003ba0:	e008      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ba2:	bf00      	nop
 8003ba4:	e006      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ba6:	bf00      	nop
 8003ba8:	e004      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003baa:	bf00      	nop
 8003bac:	e002      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003bae:	bf00      	nop
 8003bb0:	e000      	b.n	8003bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003bb2:	bf00      	nop
    }
  } 
  
  return status; 
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3714      	adds	r7, #20
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop

08003bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b089      	sub	sp, #36	@ 0x24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61fb      	str	r3, [r7, #28]
 8003bde:	e16b      	b.n	8003eb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003be0:	2201      	movs	r2, #1
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	f040 815a 	bne.w	8003eb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d005      	beq.n	8003c16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d130      	bne.n	8003c78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	2203      	movs	r2, #3
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	43db      	mvns	r3, r3
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	43db      	mvns	r3, r3
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	091b      	lsrs	r3, r3, #4
 8003c62:	f003 0201 	and.w	r2, r3, #1
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	2b03      	cmp	r3, #3
 8003c82:	d017      	beq.n	8003cb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	2203      	movs	r2, #3
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	43db      	mvns	r3, r3
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 0303 	and.w	r3, r3, #3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d123      	bne.n	8003d08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	08da      	lsrs	r2, r3, #3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	3208      	adds	r2, #8
 8003cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	f003 0307 	and.w	r3, r3, #7
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	220f      	movs	r2, #15
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	08da      	lsrs	r2, r3, #3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	3208      	adds	r2, #8
 8003d02:	69b9      	ldr	r1, [r7, #24]
 8003d04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	2203      	movs	r2, #3
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f003 0203 	and.w	r2, r3, #3
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	005b      	lsls	r3, r3, #1
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 80b4 	beq.w	8003eb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	60fb      	str	r3, [r7, #12]
 8003d4e:	4b60      	ldr	r3, [pc, #384]	@ (8003ed0 <HAL_GPIO_Init+0x30c>)
 8003d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d52:	4a5f      	ldr	r2, [pc, #380]	@ (8003ed0 <HAL_GPIO_Init+0x30c>)
 8003d54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d58:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ed0 <HAL_GPIO_Init+0x30c>)
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d62:	60fb      	str	r3, [r7, #12]
 8003d64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d66:	4a5b      	ldr	r2, [pc, #364]	@ (8003ed4 <HAL_GPIO_Init+0x310>)
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	089b      	lsrs	r3, r3, #2
 8003d6c:	3302      	adds	r3, #2
 8003d6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	220f      	movs	r2, #15
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	43db      	mvns	r3, r3
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	4013      	ands	r3, r2
 8003d88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a52      	ldr	r2, [pc, #328]	@ (8003ed8 <HAL_GPIO_Init+0x314>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d02b      	beq.n	8003dea <HAL_GPIO_Init+0x226>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a51      	ldr	r2, [pc, #324]	@ (8003edc <HAL_GPIO_Init+0x318>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d025      	beq.n	8003de6 <HAL_GPIO_Init+0x222>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a50      	ldr	r2, [pc, #320]	@ (8003ee0 <HAL_GPIO_Init+0x31c>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d01f      	beq.n	8003de2 <HAL_GPIO_Init+0x21e>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a4f      	ldr	r2, [pc, #316]	@ (8003ee4 <HAL_GPIO_Init+0x320>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d019      	beq.n	8003dde <HAL_GPIO_Init+0x21a>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a4e      	ldr	r2, [pc, #312]	@ (8003ee8 <HAL_GPIO_Init+0x324>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d013      	beq.n	8003dda <HAL_GPIO_Init+0x216>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a4d      	ldr	r2, [pc, #308]	@ (8003eec <HAL_GPIO_Init+0x328>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d00d      	beq.n	8003dd6 <HAL_GPIO_Init+0x212>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a4c      	ldr	r2, [pc, #304]	@ (8003ef0 <HAL_GPIO_Init+0x32c>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d007      	beq.n	8003dd2 <HAL_GPIO_Init+0x20e>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a4b      	ldr	r2, [pc, #300]	@ (8003ef4 <HAL_GPIO_Init+0x330>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d101      	bne.n	8003dce <HAL_GPIO_Init+0x20a>
 8003dca:	2307      	movs	r3, #7
 8003dcc:	e00e      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003dce:	2308      	movs	r3, #8
 8003dd0:	e00c      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003dd2:	2306      	movs	r3, #6
 8003dd4:	e00a      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003dd6:	2305      	movs	r3, #5
 8003dd8:	e008      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003dda:	2304      	movs	r3, #4
 8003ddc:	e006      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003dde:	2303      	movs	r3, #3
 8003de0:	e004      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003de2:	2302      	movs	r3, #2
 8003de4:	e002      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003de6:	2301      	movs	r3, #1
 8003de8:	e000      	b.n	8003dec <HAL_GPIO_Init+0x228>
 8003dea:	2300      	movs	r3, #0
 8003dec:	69fa      	ldr	r2, [r7, #28]
 8003dee:	f002 0203 	and.w	r2, r2, #3
 8003df2:	0092      	lsls	r2, r2, #2
 8003df4:	4093      	lsls	r3, r2
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003dfc:	4935      	ldr	r1, [pc, #212]	@ (8003ed4 <HAL_GPIO_Init+0x310>)
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	089b      	lsrs	r3, r3, #2
 8003e02:	3302      	adds	r3, #2
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e0a:	4b3b      	ldr	r3, [pc, #236]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	43db      	mvns	r3, r3
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	4013      	ands	r3, r2
 8003e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e2e:	4a32      	ldr	r2, [pc, #200]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e34:	4b30      	ldr	r3, [pc, #192]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d003      	beq.n	8003e58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e58:	4a27      	ldr	r2, [pc, #156]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e5e:	4b26      	ldr	r3, [pc, #152]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	43db      	mvns	r3, r3
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e82:	4a1d      	ldr	r2, [pc, #116]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e88:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	43db      	mvns	r3, r3
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	4013      	ands	r3, r2
 8003e96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d003      	beq.n	8003eac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003eac:	4a12      	ldr	r2, [pc, #72]	@ (8003ef8 <HAL_GPIO_Init+0x334>)
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	61fb      	str	r3, [r7, #28]
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	2b0f      	cmp	r3, #15
 8003ebc:	f67f ae90 	bls.w	8003be0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ec0:	bf00      	nop
 8003ec2:	bf00      	nop
 8003ec4:	3724      	adds	r7, #36	@ 0x24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	40013800 	.word	0x40013800
 8003ed8:	40020000 	.word	0x40020000
 8003edc:	40020400 	.word	0x40020400
 8003ee0:	40020800 	.word	0x40020800
 8003ee4:	40020c00 	.word	0x40020c00
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	40021400 	.word	0x40021400
 8003ef0:	40021800 	.word	0x40021800
 8003ef4:	40021c00 	.word	0x40021c00
 8003ef8:	40013c00 	.word	0x40013c00

08003efc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	460b      	mov	r3, r1
 8003f06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	887b      	ldrh	r3, [r7, #2]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d002      	beq.n	8003f1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f14:	2301      	movs	r3, #1
 8003f16:	73fb      	strb	r3, [r7, #15]
 8003f18:	e001      	b.n	8003f1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3714      	adds	r7, #20
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	807b      	strh	r3, [r7, #2]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f3c:	787b      	ldrb	r3, [r7, #1]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d003      	beq.n	8003f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f42:	887a      	ldrh	r2, [r7, #2]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f48:	e003      	b.n	8003f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f4a:	887b      	ldrh	r3, [r7, #2]
 8003f4c:	041a      	lsls	r2, r3, #16
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	619a      	str	r2, [r3, #24]
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b085      	sub	sp, #20
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
 8003f66:	460b      	mov	r3, r1
 8003f68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f70:	887a      	ldrh	r2, [r7, #2]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	4013      	ands	r3, r2
 8003f76:	041a      	lsls	r2, r3, #16
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	43d9      	mvns	r1, r3
 8003f7c:	887b      	ldrh	r3, [r7, #2]
 8003f7e:	400b      	ands	r3, r1
 8003f80:	431a      	orrs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	619a      	str	r2, [r3, #24]
}
 8003f86:	bf00      	nop
 8003f88:	3714      	adds	r7, #20
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
	...

08003f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e12b      	b.n	80041fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7fe f882 	bl	80020c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2224      	movs	r2, #36	@ 0x24
 8003fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0201 	bic.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fe6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ff6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ff8:	f001 f8aa 	bl	8005150 <HAL_RCC_GetPCLK1Freq>
 8003ffc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	4a81      	ldr	r2, [pc, #516]	@ (8004208 <HAL_I2C_Init+0x274>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d807      	bhi.n	8004018 <HAL_I2C_Init+0x84>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4a80      	ldr	r2, [pc, #512]	@ (800420c <HAL_I2C_Init+0x278>)
 800400c:	4293      	cmp	r3, r2
 800400e:	bf94      	ite	ls
 8004010:	2301      	movls	r3, #1
 8004012:	2300      	movhi	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	e006      	b.n	8004026 <HAL_I2C_Init+0x92>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4a7d      	ldr	r2, [pc, #500]	@ (8004210 <HAL_I2C_Init+0x27c>)
 800401c:	4293      	cmp	r3, r2
 800401e:	bf94      	ite	ls
 8004020:	2301      	movls	r3, #1
 8004022:	2300      	movhi	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e0e7      	b.n	80041fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4a78      	ldr	r2, [pc, #480]	@ (8004214 <HAL_I2C_Init+0x280>)
 8004032:	fba2 2303 	umull	r2, r3, r2, r3
 8004036:	0c9b      	lsrs	r3, r3, #18
 8004038:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68ba      	ldr	r2, [r7, #8]
 800404a:	430a      	orrs	r2, r1
 800404c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	4a6a      	ldr	r2, [pc, #424]	@ (8004208 <HAL_I2C_Init+0x274>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d802      	bhi.n	8004068 <HAL_I2C_Init+0xd4>
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	3301      	adds	r3, #1
 8004066:	e009      	b.n	800407c <HAL_I2C_Init+0xe8>
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800406e:	fb02 f303 	mul.w	r3, r2, r3
 8004072:	4a69      	ldr	r2, [pc, #420]	@ (8004218 <HAL_I2C_Init+0x284>)
 8004074:	fba2 2303 	umull	r2, r3, r2, r3
 8004078:	099b      	lsrs	r3, r3, #6
 800407a:	3301      	adds	r3, #1
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6812      	ldr	r2, [r2, #0]
 8004080:	430b      	orrs	r3, r1
 8004082:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800408e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	495c      	ldr	r1, [pc, #368]	@ (8004208 <HAL_I2C_Init+0x274>)
 8004098:	428b      	cmp	r3, r1
 800409a:	d819      	bhi.n	80040d0 <HAL_I2C_Init+0x13c>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	1e59      	subs	r1, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80040aa:	1c59      	adds	r1, r3, #1
 80040ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80040b0:	400b      	ands	r3, r1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00a      	beq.n	80040cc <HAL_I2C_Init+0x138>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	1e59      	subs	r1, r3, #1
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80040c4:	3301      	adds	r3, #1
 80040c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ca:	e051      	b.n	8004170 <HAL_I2C_Init+0x1dc>
 80040cc:	2304      	movs	r3, #4
 80040ce:	e04f      	b.n	8004170 <HAL_I2C_Init+0x1dc>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d111      	bne.n	80040fc <HAL_I2C_Init+0x168>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	1e58      	subs	r0, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6859      	ldr	r1, [r3, #4]
 80040e0:	460b      	mov	r3, r1
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	440b      	add	r3, r1
 80040e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040ea:	3301      	adds	r3, #1
 80040ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	bf0c      	ite	eq
 80040f4:	2301      	moveq	r3, #1
 80040f6:	2300      	movne	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	e012      	b.n	8004122 <HAL_I2C_Init+0x18e>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	1e58      	subs	r0, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6859      	ldr	r1, [r3, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	0099      	lsls	r1, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004112:	3301      	adds	r3, #1
 8004114:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004118:	2b00      	cmp	r3, #0
 800411a:	bf0c      	ite	eq
 800411c:	2301      	moveq	r3, #1
 800411e:	2300      	movne	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <HAL_I2C_Init+0x196>
 8004126:	2301      	movs	r3, #1
 8004128:	e022      	b.n	8004170 <HAL_I2C_Init+0x1dc>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10e      	bne.n	8004150 <HAL_I2C_Init+0x1bc>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	1e58      	subs	r0, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6859      	ldr	r1, [r3, #4]
 800413a:	460b      	mov	r3, r1
 800413c:	005b      	lsls	r3, r3, #1
 800413e:	440b      	add	r3, r1
 8004140:	fbb0 f3f3 	udiv	r3, r0, r3
 8004144:	3301      	adds	r3, #1
 8004146:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800414a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800414e:	e00f      	b.n	8004170 <HAL_I2C_Init+0x1dc>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	1e58      	subs	r0, r3, #1
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6859      	ldr	r1, [r3, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	440b      	add	r3, r1
 800415e:	0099      	lsls	r1, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	fbb0 f3f3 	udiv	r3, r0, r3
 8004166:	3301      	adds	r3, #1
 8004168:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800416c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004170:	6879      	ldr	r1, [r7, #4]
 8004172:	6809      	ldr	r1, [r1, #0]
 8004174:	4313      	orrs	r3, r2
 8004176:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69da      	ldr	r2, [r3, #28]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800419e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6911      	ldr	r1, [r2, #16]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	68d2      	ldr	r2, [r2, #12]
 80041aa:	4311      	orrs	r1, r2
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6812      	ldr	r2, [r2, #0]
 80041b0:	430b      	orrs	r3, r1
 80041b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	695a      	ldr	r2, [r3, #20]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	431a      	orrs	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f042 0201 	orr.w	r2, r2, #1
 80041de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2220      	movs	r2, #32
 80041ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	000186a0 	.word	0x000186a0
 800420c:	001e847f 	.word	0x001e847f
 8004210:	003d08ff 	.word	0x003d08ff
 8004214:	431bde83 	.word	0x431bde83
 8004218:	10624dd3 	.word	0x10624dd3

0800421c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b088      	sub	sp, #32
 8004220:	af02      	add	r7, sp, #8
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	4608      	mov	r0, r1
 8004226:	4611      	mov	r1, r2
 8004228:	461a      	mov	r2, r3
 800422a:	4603      	mov	r3, r0
 800422c:	817b      	strh	r3, [r7, #10]
 800422e:	460b      	mov	r3, r1
 8004230:	813b      	strh	r3, [r7, #8]
 8004232:	4613      	mov	r3, r2
 8004234:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004236:	f7fe fa8f 	bl	8002758 <HAL_GetTick>
 800423a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b20      	cmp	r3, #32
 8004246:	f040 80d9 	bne.w	80043fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	2319      	movs	r3, #25
 8004250:	2201      	movs	r2, #1
 8004252:	496d      	ldr	r1, [pc, #436]	@ (8004408 <HAL_I2C_Mem_Write+0x1ec>)
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f000 f971 	bl	800453c <I2C_WaitOnFlagUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004260:	2302      	movs	r3, #2
 8004262:	e0cc      	b.n	80043fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_I2C_Mem_Write+0x56>
 800426e:	2302      	movs	r3, #2
 8004270:	e0c5      	b.n	80043fe <HAL_I2C_Mem_Write+0x1e2>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b01      	cmp	r3, #1
 8004286:	d007      	beq.n	8004298 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f042 0201 	orr.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2221      	movs	r2, #33	@ 0x21
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2240      	movs	r2, #64	@ 0x40
 80042b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a3a      	ldr	r2, [r7, #32]
 80042c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80042c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4a4d      	ldr	r2, [pc, #308]	@ (800440c <HAL_I2C_Mem_Write+0x1f0>)
 80042d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042da:	88f8      	ldrh	r0, [r7, #6]
 80042dc:	893a      	ldrh	r2, [r7, #8]
 80042de:	8979      	ldrh	r1, [r7, #10]
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	9301      	str	r3, [sp, #4]
 80042e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	4603      	mov	r3, r0
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f000 f890 	bl	8004410 <I2C_RequestMemoryWrite>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d052      	beq.n	800439c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e081      	b.n	80043fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 fa36 	bl	8004770 <I2C_WaitOnTXEFlagUntilTimeout>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00d      	beq.n	8004326 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	2b04      	cmp	r3, #4
 8004310:	d107      	bne.n	8004322 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004320:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e06b      	b.n	80043fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432a:	781a      	ldrb	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004336:	1c5a      	adds	r2, r3, #1
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004340:	3b01      	subs	r3, #1
 8004342:	b29a      	uxth	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434c:	b29b      	uxth	r3, r3
 800434e:	3b01      	subs	r3, #1
 8004350:	b29a      	uxth	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f003 0304 	and.w	r3, r3, #4
 8004360:	2b04      	cmp	r3, #4
 8004362:	d11b      	bne.n	800439c <HAL_I2C_Mem_Write+0x180>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004368:	2b00      	cmp	r3, #0
 800436a:	d017      	beq.n	800439c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004370:	781a      	ldrb	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004386:	3b01      	subs	r3, #1
 8004388:	b29a      	uxth	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004392:	b29b      	uxth	r3, r3
 8004394:	3b01      	subs	r3, #1
 8004396:	b29a      	uxth	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1aa      	bne.n	80042fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 fa29 	bl	8004800 <I2C_WaitOnBTFFlagUntilTimeout>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00d      	beq.n	80043d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b8:	2b04      	cmp	r3, #4
 80043ba:	d107      	bne.n	80043cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e016      	b.n	80043fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2220      	movs	r2, #32
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043f8:	2300      	movs	r3, #0
 80043fa:	e000      	b.n	80043fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80043fc:	2302      	movs	r3, #2
  }
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3718      	adds	r7, #24
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	00100002 	.word	0x00100002
 800440c:	ffff0000 	.word	0xffff0000

08004410 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b088      	sub	sp, #32
 8004414:	af02      	add	r7, sp, #8
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	4608      	mov	r0, r1
 800441a:	4611      	mov	r1, r2
 800441c:	461a      	mov	r2, r3
 800441e:	4603      	mov	r3, r0
 8004420:	817b      	strh	r3, [r7, #10]
 8004422:	460b      	mov	r3, r1
 8004424:	813b      	strh	r3, [r7, #8]
 8004426:	4613      	mov	r3, r2
 8004428:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004438:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	2200      	movs	r2, #0
 8004442:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f878 	bl	800453c <I2C_WaitOnFlagUntilTimeout>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00d      	beq.n	800446e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004460:	d103      	bne.n	800446a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004468:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e05f      	b.n	800452e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800446e:	897b      	ldrh	r3, [r7, #10]
 8004470:	b2db      	uxtb	r3, r3
 8004472:	461a      	mov	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800447c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800447e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004480:	6a3a      	ldr	r2, [r7, #32]
 8004482:	492d      	ldr	r1, [pc, #180]	@ (8004538 <I2C_RequestMemoryWrite+0x128>)
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 f8d3 	bl	8004630 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e04c      	b.n	800452e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004494:	2300      	movs	r3, #0
 8004496:	617b      	str	r3, [r7, #20]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	617b      	str	r3, [r7, #20]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	617b      	str	r3, [r7, #20]
 80044a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ac:	6a39      	ldr	r1, [r7, #32]
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 f95e 	bl	8004770 <I2C_WaitOnTXEFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00d      	beq.n	80044d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d107      	bne.n	80044d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e02b      	b.n	800452e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d105      	bne.n	80044e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044dc:	893b      	ldrh	r3, [r7, #8]
 80044de:	b2da      	uxtb	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	611a      	str	r2, [r3, #16]
 80044e6:	e021      	b.n	800452c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044e8:	893b      	ldrh	r3, [r7, #8]
 80044ea:	0a1b      	lsrs	r3, r3, #8
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044f8:	6a39      	ldr	r1, [r7, #32]
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 f938 	bl	8004770 <I2C_WaitOnTXEFlagUntilTimeout>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00d      	beq.n	8004522 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450a:	2b04      	cmp	r3, #4
 800450c:	d107      	bne.n	800451e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800451c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e005      	b.n	800452e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004522:	893b      	ldrh	r3, [r7, #8]
 8004524:	b2da      	uxtb	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3718      	adds	r7, #24
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	00010002 	.word	0x00010002

0800453c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	603b      	str	r3, [r7, #0]
 8004548:	4613      	mov	r3, r2
 800454a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800454c:	e048      	b.n	80045e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004554:	d044      	beq.n	80045e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004556:	f7fe f8ff 	bl	8002758 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	429a      	cmp	r2, r3
 8004564:	d302      	bcc.n	800456c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d139      	bne.n	80045e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	0c1b      	lsrs	r3, r3, #16
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b01      	cmp	r3, #1
 8004574:	d10d      	bne.n	8004592 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	43da      	mvns	r2, r3
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	4013      	ands	r3, r2
 8004582:	b29b      	uxth	r3, r3
 8004584:	2b00      	cmp	r3, #0
 8004586:	bf0c      	ite	eq
 8004588:	2301      	moveq	r3, #1
 800458a:	2300      	movne	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	461a      	mov	r2, r3
 8004590:	e00c      	b.n	80045ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	43da      	mvns	r2, r3
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	4013      	ands	r3, r2
 800459e:	b29b      	uxth	r3, r3
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	bf0c      	ite	eq
 80045a4:	2301      	moveq	r3, #1
 80045a6:	2300      	movne	r3, #0
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	461a      	mov	r2, r3
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d116      	bne.n	80045e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e023      	b.n	8004628 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	0c1b      	lsrs	r3, r3, #16
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d10d      	bne.n	8004606 <I2C_WaitOnFlagUntilTimeout+0xca>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	43da      	mvns	r2, r3
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	4013      	ands	r3, r2
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf0c      	ite	eq
 80045fc:	2301      	moveq	r3, #1
 80045fe:	2300      	movne	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	461a      	mov	r2, r3
 8004604:	e00c      	b.n	8004620 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	43da      	mvns	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	4013      	ands	r3, r2
 8004612:	b29b      	uxth	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	461a      	mov	r2, r3
 8004620:	79fb      	ldrb	r3, [r7, #7]
 8004622:	429a      	cmp	r2, r3
 8004624:	d093      	beq.n	800454e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3710      	adds	r7, #16
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
 800463c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800463e:	e071      	b.n	8004724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800464a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800464e:	d123      	bne.n	8004698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800465e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004668:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2220      	movs	r2, #32
 8004674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004684:	f043 0204 	orr.w	r2, r3, #4
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e067      	b.n	8004768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469e:	d041      	beq.n	8004724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046a0:	f7fe f85a 	bl	8002758 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d302      	bcc.n	80046b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d136      	bne.n	8004724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	0c1b      	lsrs	r3, r3, #16
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d10c      	bne.n	80046da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	43da      	mvns	r2, r3
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	4013      	ands	r3, r2
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	bf14      	ite	ne
 80046d2:	2301      	movne	r3, #1
 80046d4:	2300      	moveq	r3, #0
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	e00b      	b.n	80046f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	43da      	mvns	r2, r3
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	4013      	ands	r3, r2
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	bf14      	ite	ne
 80046ec:	2301      	movne	r3, #1
 80046ee:	2300      	moveq	r3, #0
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d016      	beq.n	8004724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004710:	f043 0220 	orr.w	r2, r3, #32
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e021      	b.n	8004768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	0c1b      	lsrs	r3, r3, #16
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b01      	cmp	r3, #1
 800472c:	d10c      	bne.n	8004748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	43da      	mvns	r2, r3
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	4013      	ands	r3, r2
 800473a:	b29b      	uxth	r3, r3
 800473c:	2b00      	cmp	r3, #0
 800473e:	bf14      	ite	ne
 8004740:	2301      	movne	r3, #1
 8004742:	2300      	moveq	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	e00b      	b.n	8004760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	43da      	mvns	r2, r3
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4013      	ands	r3, r2
 8004754:	b29b      	uxth	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	bf14      	ite	ne
 800475a:	2301      	movne	r3, #1
 800475c:	2300      	moveq	r3, #0
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	f47f af6d 	bne.w	8004640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3710      	adds	r7, #16
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800477c:	e034      	b.n	80047e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f000 f886 	bl	8004890 <I2C_IsAcknowledgeFailed>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e034      	b.n	80047f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004794:	d028      	beq.n	80047e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004796:	f7fd ffdf 	bl	8002758 <HAL_GetTick>
 800479a:	4602      	mov	r2, r0
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	1ad3      	subs	r3, r2, r3
 80047a0:	68ba      	ldr	r2, [r7, #8]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d302      	bcc.n	80047ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d11d      	bne.n	80047e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b6:	2b80      	cmp	r3, #128	@ 0x80
 80047b8:	d016      	beq.n	80047e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d4:	f043 0220 	orr.w	r2, r3, #32
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e007      	b.n	80047f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f2:	2b80      	cmp	r3, #128	@ 0x80
 80047f4:	d1c3      	bne.n	800477e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3710      	adds	r7, #16
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800480c:	e034      	b.n	8004878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 f83e 	bl	8004890 <I2C_IsAcknowledgeFailed>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e034      	b.n	8004888 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004824:	d028      	beq.n	8004878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004826:	f7fd ff97 	bl	8002758 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	429a      	cmp	r2, r3
 8004834:	d302      	bcc.n	800483c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d11d      	bne.n	8004878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b04      	cmp	r3, #4
 8004848:	d016      	beq.n	8004878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004864:	f043 0220 	orr.w	r2, r3, #32
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e007      	b.n	8004888 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b04      	cmp	r3, #4
 8004884:	d1c3      	bne.n	800480e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a6:	d11b      	bne.n	80048e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2220      	movs	r2, #32
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048cc:	f043 0204 	orr.w	r2, r3, #4
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
	...

080048f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e267      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d075      	beq.n	80049fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800490e:	4b88      	ldr	r3, [pc, #544]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f003 030c 	and.w	r3, r3, #12
 8004916:	2b04      	cmp	r3, #4
 8004918:	d00c      	beq.n	8004934 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800491a:	4b85      	ldr	r3, [pc, #532]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004922:	2b08      	cmp	r3, #8
 8004924:	d112      	bne.n	800494c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004926:	4b82      	ldr	r3, [pc, #520]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800492e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004932:	d10b      	bne.n	800494c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004934:	4b7e      	ldr	r3, [pc, #504]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d05b      	beq.n	80049f8 <HAL_RCC_OscConfig+0x108>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d157      	bne.n	80049f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e242      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004954:	d106      	bne.n	8004964 <HAL_RCC_OscConfig+0x74>
 8004956:	4b76      	ldr	r3, [pc, #472]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a75      	ldr	r2, [pc, #468]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 800495c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004960:	6013      	str	r3, [r2, #0]
 8004962:	e01d      	b.n	80049a0 <HAL_RCC_OscConfig+0xb0>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800496c:	d10c      	bne.n	8004988 <HAL_RCC_OscConfig+0x98>
 800496e:	4b70      	ldr	r3, [pc, #448]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a6f      	ldr	r2, [pc, #444]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004974:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004978:	6013      	str	r3, [r2, #0]
 800497a:	4b6d      	ldr	r3, [pc, #436]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a6c      	ldr	r2, [pc, #432]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004980:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	e00b      	b.n	80049a0 <HAL_RCC_OscConfig+0xb0>
 8004988:	4b69      	ldr	r3, [pc, #420]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a68      	ldr	r2, [pc, #416]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 800498e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004992:	6013      	str	r3, [r2, #0]
 8004994:	4b66      	ldr	r3, [pc, #408]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a65      	ldr	r2, [pc, #404]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 800499a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800499e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d013      	beq.n	80049d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a8:	f7fd fed6 	bl	8002758 <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049b0:	f7fd fed2 	bl	8002758 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b64      	cmp	r3, #100	@ 0x64
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e207      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d0f0      	beq.n	80049b0 <HAL_RCC_OscConfig+0xc0>
 80049ce:	e014      	b.n	80049fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d0:	f7fd fec2 	bl	8002758 <HAL_GetTick>
 80049d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049d6:	e008      	b.n	80049ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049d8:	f7fd febe 	bl	8002758 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	2b64      	cmp	r3, #100	@ 0x64
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e1f3      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ea:	4b51      	ldr	r3, [pc, #324]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1f0      	bne.n	80049d8 <HAL_RCC_OscConfig+0xe8>
 80049f6:	e000      	b.n	80049fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d063      	beq.n	8004ace <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a06:	4b4a      	ldr	r3, [pc, #296]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 030c 	and.w	r3, r3, #12
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00b      	beq.n	8004a2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a12:	4b47      	ldr	r3, [pc, #284]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a1a:	2b08      	cmp	r3, #8
 8004a1c:	d11c      	bne.n	8004a58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a1e:	4b44      	ldr	r3, [pc, #272]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d116      	bne.n	8004a58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a2a:	4b41      	ldr	r3, [pc, #260]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d005      	beq.n	8004a42 <HAL_RCC_OscConfig+0x152>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d001      	beq.n	8004a42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e1c7      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a42:	4b3b      	ldr	r3, [pc, #236]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	4937      	ldr	r1, [pc, #220]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a56:	e03a      	b.n	8004ace <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d020      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a60:	4b34      	ldr	r3, [pc, #208]	@ (8004b34 <HAL_RCC_OscConfig+0x244>)
 8004a62:	2201      	movs	r2, #1
 8004a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a66:	f7fd fe77 	bl	8002758 <HAL_GetTick>
 8004a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a6c:	e008      	b.n	8004a80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a6e:	f7fd fe73 	bl	8002758 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d901      	bls.n	8004a80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e1a8      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a80:	4b2b      	ldr	r3, [pc, #172]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d0f0      	beq.n	8004a6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a8c:	4b28      	ldr	r3, [pc, #160]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	00db      	lsls	r3, r3, #3
 8004a9a:	4925      	ldr	r1, [pc, #148]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	600b      	str	r3, [r1, #0]
 8004aa0:	e015      	b.n	8004ace <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aa2:	4b24      	ldr	r3, [pc, #144]	@ (8004b34 <HAL_RCC_OscConfig+0x244>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa8:	f7fd fe56 	bl	8002758 <HAL_GetTick>
 8004aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ab0:	f7fd fe52 	bl	8002758 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e187      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1f0      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d036      	beq.n	8004b48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d016      	beq.n	8004b10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ae2:	4b15      	ldr	r3, [pc, #84]	@ (8004b38 <HAL_RCC_OscConfig+0x248>)
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae8:	f7fd fe36 	bl	8002758 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004af0:	f7fd fe32 	bl	8002758 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e167      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b02:	4b0b      	ldr	r3, [pc, #44]	@ (8004b30 <HAL_RCC_OscConfig+0x240>)
 8004b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0f0      	beq.n	8004af0 <HAL_RCC_OscConfig+0x200>
 8004b0e:	e01b      	b.n	8004b48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b10:	4b09      	ldr	r3, [pc, #36]	@ (8004b38 <HAL_RCC_OscConfig+0x248>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b16:	f7fd fe1f 	bl	8002758 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b1c:	e00e      	b.n	8004b3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b1e:	f7fd fe1b 	bl	8002758 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d907      	bls.n	8004b3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e150      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
 8004b30:	40023800 	.word	0x40023800
 8004b34:	42470000 	.word	0x42470000
 8004b38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b3c:	4b88      	ldr	r3, [pc, #544]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004b3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1ea      	bne.n	8004b1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0304 	and.w	r3, r3, #4
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 8097 	beq.w	8004c84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b56:	2300      	movs	r3, #0
 8004b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b5a:	4b81      	ldr	r3, [pc, #516]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10f      	bne.n	8004b86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b66:	2300      	movs	r3, #0
 8004b68:	60bb      	str	r3, [r7, #8]
 8004b6a:	4b7d      	ldr	r3, [pc, #500]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	4a7c      	ldr	r2, [pc, #496]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b76:	4b7a      	ldr	r3, [pc, #488]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b7e:	60bb      	str	r3, [r7, #8]
 8004b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b82:	2301      	movs	r3, #1
 8004b84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b86:	4b77      	ldr	r3, [pc, #476]	@ (8004d64 <HAL_RCC_OscConfig+0x474>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d118      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b92:	4b74      	ldr	r3, [pc, #464]	@ (8004d64 <HAL_RCC_OscConfig+0x474>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a73      	ldr	r2, [pc, #460]	@ (8004d64 <HAL_RCC_OscConfig+0x474>)
 8004b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b9e:	f7fd fddb 	bl	8002758 <HAL_GetTick>
 8004ba2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba4:	e008      	b.n	8004bb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ba6:	f7fd fdd7 	bl	8002758 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e10c      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bb8:	4b6a      	ldr	r3, [pc, #424]	@ (8004d64 <HAL_RCC_OscConfig+0x474>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d0f0      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d106      	bne.n	8004bda <HAL_RCC_OscConfig+0x2ea>
 8004bcc:	4b64      	ldr	r3, [pc, #400]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004bce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd0:	4a63      	ldr	r2, [pc, #396]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004bd2:	f043 0301 	orr.w	r3, r3, #1
 8004bd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bd8:	e01c      	b.n	8004c14 <HAL_RCC_OscConfig+0x324>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	2b05      	cmp	r3, #5
 8004be0:	d10c      	bne.n	8004bfc <HAL_RCC_OscConfig+0x30c>
 8004be2:	4b5f      	ldr	r3, [pc, #380]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be6:	4a5e      	ldr	r2, [pc, #376]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004be8:	f043 0304 	orr.w	r3, r3, #4
 8004bec:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bee:	4b5c      	ldr	r3, [pc, #368]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf2:	4a5b      	ldr	r2, [pc, #364]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004bf4:	f043 0301 	orr.w	r3, r3, #1
 8004bf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bfa:	e00b      	b.n	8004c14 <HAL_RCC_OscConfig+0x324>
 8004bfc:	4b58      	ldr	r3, [pc, #352]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c00:	4a57      	ldr	r2, [pc, #348]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c02:	f023 0301 	bic.w	r3, r3, #1
 8004c06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c08:	4b55      	ldr	r3, [pc, #340]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0c:	4a54      	ldr	r2, [pc, #336]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c0e:	f023 0304 	bic.w	r3, r3, #4
 8004c12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d015      	beq.n	8004c48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1c:	f7fd fd9c 	bl	8002758 <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c22:	e00a      	b.n	8004c3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c24:	f7fd fd98 	bl	8002758 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e0cb      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c3a:	4b49      	ldr	r3, [pc, #292]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d0ee      	beq.n	8004c24 <HAL_RCC_OscConfig+0x334>
 8004c46:	e014      	b.n	8004c72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c48:	f7fd fd86 	bl	8002758 <HAL_GetTick>
 8004c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c4e:	e00a      	b.n	8004c66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c50:	f7fd fd82 	bl	8002758 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e0b5      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c66:	4b3e      	ldr	r3, [pc, #248]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1ee      	bne.n	8004c50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c72:	7dfb      	ldrb	r3, [r7, #23]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d105      	bne.n	8004c84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c78:	4b39      	ldr	r3, [pc, #228]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	4a38      	ldr	r2, [pc, #224]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 80a1 	beq.w	8004dd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c8e:	4b34      	ldr	r3, [pc, #208]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 030c 	and.w	r3, r3, #12
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d05c      	beq.n	8004d54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d141      	bne.n	8004d26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ca2:	4b31      	ldr	r3, [pc, #196]	@ (8004d68 <HAL_RCC_OscConfig+0x478>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca8:	f7fd fd56 	bl	8002758 <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb0:	f7fd fd52 	bl	8002758 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e087      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cc2:	4b27      	ldr	r3, [pc, #156]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1f0      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69da      	ldr	r2, [r3, #28]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cdc:	019b      	lsls	r3, r3, #6
 8004cde:	431a      	orrs	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce4:	085b      	lsrs	r3, r3, #1
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	041b      	lsls	r3, r3, #16
 8004cea:	431a      	orrs	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf0:	061b      	lsls	r3, r3, #24
 8004cf2:	491b      	ldr	r1, [pc, #108]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d68 <HAL_RCC_OscConfig+0x478>)
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfe:	f7fd fd2b 	bl	8002758 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d04:	e008      	b.n	8004d18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d06:	f7fd fd27 	bl	8002758 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e05c      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d18:	4b11      	ldr	r3, [pc, #68]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0f0      	beq.n	8004d06 <HAL_RCC_OscConfig+0x416>
 8004d24:	e054      	b.n	8004dd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d26:	4b10      	ldr	r3, [pc, #64]	@ (8004d68 <HAL_RCC_OscConfig+0x478>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2c:	f7fd fd14 	bl	8002758 <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d34:	f7fd fd10 	bl	8002758 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e045      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d46:	4b06      	ldr	r3, [pc, #24]	@ (8004d60 <HAL_RCC_OscConfig+0x470>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f0      	bne.n	8004d34 <HAL_RCC_OscConfig+0x444>
 8004d52:	e03d      	b.n	8004dd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d107      	bne.n	8004d6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e038      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
 8004d60:	40023800 	.word	0x40023800
 8004d64:	40007000 	.word	0x40007000
 8004d68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004ddc <HAL_RCC_OscConfig+0x4ec>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d028      	beq.n	8004dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d121      	bne.n	8004dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d11a      	bne.n	8004dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004da2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d111      	bne.n	8004dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db2:	085b      	lsrs	r3, r3, #1
 8004db4:	3b01      	subs	r3, #1
 8004db6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d107      	bne.n	8004dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d001      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e000      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40023800 	.word	0x40023800

08004de0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d101      	bne.n	8004df4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e0cc      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004df4:	4b68      	ldr	r3, [pc, #416]	@ (8004f98 <HAL_RCC_ClockConfig+0x1b8>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0307 	and.w	r3, r3, #7
 8004dfc:	683a      	ldr	r2, [r7, #0]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d90c      	bls.n	8004e1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e02:	4b65      	ldr	r3, [pc, #404]	@ (8004f98 <HAL_RCC_ClockConfig+0x1b8>)
 8004e04:	683a      	ldr	r2, [r7, #0]
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e0a:	4b63      	ldr	r3, [pc, #396]	@ (8004f98 <HAL_RCC_ClockConfig+0x1b8>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0307 	and.w	r3, r3, #7
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d001      	beq.n	8004e1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e0b8      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d020      	beq.n	8004e6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e34:	4b59      	ldr	r3, [pc, #356]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	4a58      	ldr	r2, [pc, #352]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0308 	and.w	r3, r3, #8
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d005      	beq.n	8004e58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e4c:	4b53      	ldr	r3, [pc, #332]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	4a52      	ldr	r2, [pc, #328]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004e52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e58:	4b50      	ldr	r3, [pc, #320]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	494d      	ldr	r1, [pc, #308]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d044      	beq.n	8004f00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d107      	bne.n	8004e8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e7e:	4b47      	ldr	r3, [pc, #284]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d119      	bne.n	8004ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e07f      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d003      	beq.n	8004e9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d107      	bne.n	8004eae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d109      	bne.n	8004ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e06f      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eae:	4b3b      	ldr	r3, [pc, #236]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e067      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ebe:	4b37      	ldr	r3, [pc, #220]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f023 0203 	bic.w	r2, r3, #3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	4934      	ldr	r1, [pc, #208]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ed0:	f7fd fc42 	bl	8002758 <HAL_GetTick>
 8004ed4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ed6:	e00a      	b.n	8004eee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ed8:	f7fd fc3e 	bl	8002758 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d901      	bls.n	8004eee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e04f      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eee:	4b2b      	ldr	r3, [pc, #172]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 020c 	and.w	r2, r3, #12
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d1eb      	bne.n	8004ed8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f00:	4b25      	ldr	r3, [pc, #148]	@ (8004f98 <HAL_RCC_ClockConfig+0x1b8>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	683a      	ldr	r2, [r7, #0]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d20c      	bcs.n	8004f28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f0e:	4b22      	ldr	r3, [pc, #136]	@ (8004f98 <HAL_RCC_ClockConfig+0x1b8>)
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	b2d2      	uxtb	r2, r2
 8004f14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f16:	4b20      	ldr	r3, [pc, #128]	@ (8004f98 <HAL_RCC_ClockConfig+0x1b8>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0307 	and.w	r3, r3, #7
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d001      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e032      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0304 	and.w	r3, r3, #4
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d008      	beq.n	8004f46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f34:	4b19      	ldr	r3, [pc, #100]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	4916      	ldr	r1, [pc, #88]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0308 	and.w	r3, r3, #8
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d009      	beq.n	8004f66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f52:	4b12      	ldr	r3, [pc, #72]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	490e      	ldr	r1, [pc, #56]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f66:	f000 f821 	bl	8004fac <HAL_RCC_GetSysClockFreq>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <HAL_RCC_ClockConfig+0x1bc>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	091b      	lsrs	r3, r3, #4
 8004f72:	f003 030f 	and.w	r3, r3, #15
 8004f76:	490a      	ldr	r1, [pc, #40]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f78:	5ccb      	ldrb	r3, [r1, r3]
 8004f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f7e:	4a09      	ldr	r2, [pc, #36]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f82:	4b09      	ldr	r3, [pc, #36]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7fd f9e4 	bl	8002354 <HAL_InitTick>

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	40023c00 	.word	0x40023c00
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	0800a724 	.word	0x0800a724
 8004fa4:	2000000c 	.word	0x2000000c
 8004fa8:	20000010 	.word	0x20000010

08004fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fb0:	b090      	sub	sp, #64	@ 0x40
 8004fb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fc4:	4b59      	ldr	r3, [pc, #356]	@ (800512c <HAL_RCC_GetSysClockFreq+0x180>)
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f003 030c 	and.w	r3, r3, #12
 8004fcc:	2b08      	cmp	r3, #8
 8004fce:	d00d      	beq.n	8004fec <HAL_RCC_GetSysClockFreq+0x40>
 8004fd0:	2b08      	cmp	r3, #8
 8004fd2:	f200 80a1 	bhi.w	8005118 <HAL_RCC_GetSysClockFreq+0x16c>
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d002      	beq.n	8004fe0 <HAL_RCC_GetSysClockFreq+0x34>
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d003      	beq.n	8004fe6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004fde:	e09b      	b.n	8005118 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fe0:	4b53      	ldr	r3, [pc, #332]	@ (8005130 <HAL_RCC_GetSysClockFreq+0x184>)
 8004fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fe4:	e09b      	b.n	800511e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fe6:	4b53      	ldr	r3, [pc, #332]	@ (8005134 <HAL_RCC_GetSysClockFreq+0x188>)
 8004fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fea:	e098      	b.n	800511e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fec:	4b4f      	ldr	r3, [pc, #316]	@ (800512c <HAL_RCC_GetSysClockFreq+0x180>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ff4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ff6:	4b4d      	ldr	r3, [pc, #308]	@ (800512c <HAL_RCC_GetSysClockFreq+0x180>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d028      	beq.n	8005054 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005002:	4b4a      	ldr	r3, [pc, #296]	@ (800512c <HAL_RCC_GetSysClockFreq+0x180>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	099b      	lsrs	r3, r3, #6
 8005008:	2200      	movs	r2, #0
 800500a:	623b      	str	r3, [r7, #32]
 800500c:	627a      	str	r2, [r7, #36]	@ 0x24
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005014:	2100      	movs	r1, #0
 8005016:	4b47      	ldr	r3, [pc, #284]	@ (8005134 <HAL_RCC_GetSysClockFreq+0x188>)
 8005018:	fb03 f201 	mul.w	r2, r3, r1
 800501c:	2300      	movs	r3, #0
 800501e:	fb00 f303 	mul.w	r3, r0, r3
 8005022:	4413      	add	r3, r2
 8005024:	4a43      	ldr	r2, [pc, #268]	@ (8005134 <HAL_RCC_GetSysClockFreq+0x188>)
 8005026:	fba0 1202 	umull	r1, r2, r0, r2
 800502a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800502c:	460a      	mov	r2, r1
 800502e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005032:	4413      	add	r3, r2
 8005034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005038:	2200      	movs	r2, #0
 800503a:	61bb      	str	r3, [r7, #24]
 800503c:	61fa      	str	r2, [r7, #28]
 800503e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005042:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005046:	f7fb fdff 	bl	8000c48 <__aeabi_uldivmod>
 800504a:	4602      	mov	r2, r0
 800504c:	460b      	mov	r3, r1
 800504e:	4613      	mov	r3, r2
 8005050:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005052:	e053      	b.n	80050fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005054:	4b35      	ldr	r3, [pc, #212]	@ (800512c <HAL_RCC_GetSysClockFreq+0x180>)
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	099b      	lsrs	r3, r3, #6
 800505a:	2200      	movs	r2, #0
 800505c:	613b      	str	r3, [r7, #16]
 800505e:	617a      	str	r2, [r7, #20]
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005066:	f04f 0b00 	mov.w	fp, #0
 800506a:	4652      	mov	r2, sl
 800506c:	465b      	mov	r3, fp
 800506e:	f04f 0000 	mov.w	r0, #0
 8005072:	f04f 0100 	mov.w	r1, #0
 8005076:	0159      	lsls	r1, r3, #5
 8005078:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800507c:	0150      	lsls	r0, r2, #5
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	ebb2 080a 	subs.w	r8, r2, sl
 8005086:	eb63 090b 	sbc.w	r9, r3, fp
 800508a:	f04f 0200 	mov.w	r2, #0
 800508e:	f04f 0300 	mov.w	r3, #0
 8005092:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005096:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800509a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800509e:	ebb2 0408 	subs.w	r4, r2, r8
 80050a2:	eb63 0509 	sbc.w	r5, r3, r9
 80050a6:	f04f 0200 	mov.w	r2, #0
 80050aa:	f04f 0300 	mov.w	r3, #0
 80050ae:	00eb      	lsls	r3, r5, #3
 80050b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050b4:	00e2      	lsls	r2, r4, #3
 80050b6:	4614      	mov	r4, r2
 80050b8:	461d      	mov	r5, r3
 80050ba:	eb14 030a 	adds.w	r3, r4, sl
 80050be:	603b      	str	r3, [r7, #0]
 80050c0:	eb45 030b 	adc.w	r3, r5, fp
 80050c4:	607b      	str	r3, [r7, #4]
 80050c6:	f04f 0200 	mov.w	r2, #0
 80050ca:	f04f 0300 	mov.w	r3, #0
 80050ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050d2:	4629      	mov	r1, r5
 80050d4:	028b      	lsls	r3, r1, #10
 80050d6:	4621      	mov	r1, r4
 80050d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050dc:	4621      	mov	r1, r4
 80050de:	028a      	lsls	r2, r1, #10
 80050e0:	4610      	mov	r0, r2
 80050e2:	4619      	mov	r1, r3
 80050e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050e6:	2200      	movs	r2, #0
 80050e8:	60bb      	str	r3, [r7, #8]
 80050ea:	60fa      	str	r2, [r7, #12]
 80050ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050f0:	f7fb fdaa 	bl	8000c48 <__aeabi_uldivmod>
 80050f4:	4602      	mov	r2, r0
 80050f6:	460b      	mov	r3, r1
 80050f8:	4613      	mov	r3, r2
 80050fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80050fc:	4b0b      	ldr	r3, [pc, #44]	@ (800512c <HAL_RCC_GetSysClockFreq+0x180>)
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	0c1b      	lsrs	r3, r3, #16
 8005102:	f003 0303 	and.w	r3, r3, #3
 8005106:	3301      	adds	r3, #1
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800510c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800510e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005116:	e002      	b.n	800511e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005118:	4b05      	ldr	r3, [pc, #20]	@ (8005130 <HAL_RCC_GetSysClockFreq+0x184>)
 800511a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800511c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800511e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005120:	4618      	mov	r0, r3
 8005122:	3740      	adds	r7, #64	@ 0x40
 8005124:	46bd      	mov	sp, r7
 8005126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800512a:	bf00      	nop
 800512c:	40023800 	.word	0x40023800
 8005130:	00f42400 	.word	0x00f42400
 8005134:	017d7840 	.word	0x017d7840

08005138 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005138:	b480      	push	{r7}
 800513a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800513c:	4b03      	ldr	r3, [pc, #12]	@ (800514c <HAL_RCC_GetHCLKFreq+0x14>)
 800513e:	681b      	ldr	r3, [r3, #0]
}
 8005140:	4618      	mov	r0, r3
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	2000000c 	.word	0x2000000c

08005150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005154:	f7ff fff0 	bl	8005138 <HAL_RCC_GetHCLKFreq>
 8005158:	4602      	mov	r2, r0
 800515a:	4b05      	ldr	r3, [pc, #20]	@ (8005170 <HAL_RCC_GetPCLK1Freq+0x20>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	0a9b      	lsrs	r3, r3, #10
 8005160:	f003 0307 	and.w	r3, r3, #7
 8005164:	4903      	ldr	r1, [pc, #12]	@ (8005174 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005166:	5ccb      	ldrb	r3, [r1, r3]
 8005168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800516c:	4618      	mov	r0, r3
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40023800 	.word	0x40023800
 8005174:	0800a734 	.word	0x0800a734

08005178 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800517c:	f7ff ffdc 	bl	8005138 <HAL_RCC_GetHCLKFreq>
 8005180:	4602      	mov	r2, r0
 8005182:	4b05      	ldr	r3, [pc, #20]	@ (8005198 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	0b5b      	lsrs	r3, r3, #13
 8005188:	f003 0307 	and.w	r3, r3, #7
 800518c:	4903      	ldr	r1, [pc, #12]	@ (800519c <HAL_RCC_GetPCLK2Freq+0x24>)
 800518e:	5ccb      	ldrb	r3, [r1, r3]
 8005190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005194:	4618      	mov	r0, r3
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40023800 	.word	0x40023800
 800519c:	0800a734 	.word	0x0800a734

080051a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	220f      	movs	r2, #15
 80051ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051b0:	4b12      	ldr	r3, [pc, #72]	@ (80051fc <HAL_RCC_GetClockConfig+0x5c>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f003 0203 	and.w	r2, r3, #3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80051bc:	4b0f      	ldr	r3, [pc, #60]	@ (80051fc <HAL_RCC_GetClockConfig+0x5c>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80051c8:	4b0c      	ldr	r3, [pc, #48]	@ (80051fc <HAL_RCC_GetClockConfig+0x5c>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80051d4:	4b09      	ldr	r3, [pc, #36]	@ (80051fc <HAL_RCC_GetClockConfig+0x5c>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	08db      	lsrs	r3, r3, #3
 80051da:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80051e2:	4b07      	ldr	r3, [pc, #28]	@ (8005200 <HAL_RCC_GetClockConfig+0x60>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0207 	and.w	r2, r3, #7
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	601a      	str	r2, [r3, #0]
}
 80051ee:	bf00      	nop
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40023800 	.word	0x40023800
 8005200:	40023c00 	.word	0x40023c00

08005204 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d101      	bne.n	8005216 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e07b      	b.n	800530e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521a:	2b00      	cmp	r3, #0
 800521c:	d108      	bne.n	8005230 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005226:	d009      	beq.n	800523c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	61da      	str	r2, [r3, #28]
 800522e:	e005      	b.n	800523c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f7fc ffe2 	bl	8002220 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005272:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	431a      	orrs	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052ac:	431a      	orrs	r2, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052b6:	431a      	orrs	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052c0:	ea42 0103 	orr.w	r1, r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	0c1b      	lsrs	r3, r3, #16
 80052da:	f003 0104 	and.w	r1, r3, #4
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e2:	f003 0210 	and.w	r2, r3, #16
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}

08005316 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b088      	sub	sp, #32
 800531a:	af00      	add	r7, sp, #0
 800531c:	60f8      	str	r0, [r7, #12]
 800531e:	60b9      	str	r1, [r7, #8]
 8005320:	603b      	str	r3, [r7, #0]
 8005322:	4613      	mov	r3, r2
 8005324:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005326:	f7fd fa17 	bl	8002758 <HAL_GetTick>
 800532a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800532c:	88fb      	ldrh	r3, [r7, #6]
 800532e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005336:	b2db      	uxtb	r3, r3
 8005338:	2b01      	cmp	r3, #1
 800533a:	d001      	beq.n	8005340 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800533c:	2302      	movs	r3, #2
 800533e:	e12a      	b.n	8005596 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <HAL_SPI_Transmit+0x36>
 8005346:	88fb      	ldrh	r3, [r7, #6]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d101      	bne.n	8005350 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e122      	b.n	8005596 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005356:	2b01      	cmp	r3, #1
 8005358:	d101      	bne.n	800535e <HAL_SPI_Transmit+0x48>
 800535a:	2302      	movs	r3, #2
 800535c:	e11b      	b.n	8005596 <HAL_SPI_Transmit+0x280>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2203      	movs	r2, #3
 800536a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	68ba      	ldr	r2, [r7, #8]
 8005378:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	88fa      	ldrh	r2, [r7, #6]
 800537e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	88fa      	ldrh	r2, [r7, #6]
 8005384:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2200      	movs	r2, #0
 8005390:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053ac:	d10f      	bne.n	80053ce <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d8:	2b40      	cmp	r3, #64	@ 0x40
 80053da:	d007      	beq.n	80053ec <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053f4:	d152      	bne.n	800549c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d002      	beq.n	8005404 <HAL_SPI_Transmit+0xee>
 80053fe:	8b7b      	ldrh	r3, [r7, #26]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d145      	bne.n	8005490 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005408:	881a      	ldrh	r2, [r3, #0]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005414:	1c9a      	adds	r2, r3, #2
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800541e:	b29b      	uxth	r3, r3
 8005420:	3b01      	subs	r3, #1
 8005422:	b29a      	uxth	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005428:	e032      	b.n	8005490 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b02      	cmp	r3, #2
 8005436:	d112      	bne.n	800545e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543c:	881a      	ldrh	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005448:	1c9a      	adds	r2, r3, #2
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005452:	b29b      	uxth	r3, r3
 8005454:	3b01      	subs	r3, #1
 8005456:	b29a      	uxth	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800545c:	e018      	b.n	8005490 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800545e:	f7fd f97b 	bl	8002758 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d803      	bhi.n	8005476 <HAL_SPI_Transmit+0x160>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005474:	d102      	bne.n	800547c <HAL_SPI_Transmit+0x166>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d109      	bne.n	8005490 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e082      	b.n	8005596 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005494:	b29b      	uxth	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1c7      	bne.n	800542a <HAL_SPI_Transmit+0x114>
 800549a:	e053      	b.n	8005544 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <HAL_SPI_Transmit+0x194>
 80054a4:	8b7b      	ldrh	r3, [r7, #26]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d147      	bne.n	800553a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	330c      	adds	r3, #12
 80054b4:	7812      	ldrb	r2, [r2, #0]
 80054b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	3b01      	subs	r3, #1
 80054ca:	b29a      	uxth	r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80054d0:	e033      	b.n	800553a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d113      	bne.n	8005508 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	330c      	adds	r3, #12
 80054ea:	7812      	ldrb	r2, [r2, #0]
 80054ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f2:	1c5a      	adds	r2, r3, #1
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	3b01      	subs	r3, #1
 8005500:	b29a      	uxth	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005506:	e018      	b.n	800553a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005508:	f7fd f926 	bl	8002758 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	429a      	cmp	r2, r3
 8005516:	d803      	bhi.n	8005520 <HAL_SPI_Transmit+0x20a>
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551e:	d102      	bne.n	8005526 <HAL_SPI_Transmit+0x210>
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d109      	bne.n	800553a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e02d      	b.n	8005596 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800553e:	b29b      	uxth	r3, r3
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1c6      	bne.n	80054d2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005544:	69fa      	ldr	r2, [r7, #28]
 8005546:	6839      	ldr	r1, [r7, #0]
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f000 fa03 	bl	8005954 <SPI_EndRxTxTransaction>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2220      	movs	r2, #32
 8005558:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10a      	bne.n	8005578 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005562:	2300      	movs	r3, #0
 8005564:	617b      	str	r3, [r7, #20]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	617b      	str	r3, [r7, #20]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	617b      	str	r3, [r7, #20]
 8005576:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e000      	b.n	8005596 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005594:	2300      	movs	r3, #0
  }
}
 8005596:	4618      	mov	r0, r3
 8005598:	3720      	adds	r7, #32
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
	...

080055a0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d001      	beq.n	80055be <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80055ba:	2302      	movs	r3, #2
 80055bc:	e097      	b.n	80056ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_SPI_Transmit_DMA+0x2a>
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e08f      	b.n	80056ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_SPI_Transmit_DMA+0x3c>
 80055d8:	2302      	movs	r3, #2
 80055da:	e088      	b.n	80056ee <HAL_SPI_Transmit_DMA+0x14e>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2203      	movs	r2, #3
 80055e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	68ba      	ldr	r2, [r7, #8]
 80055f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	88fa      	ldrh	r2, [r7, #6]
 80055fc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	88fa      	ldrh	r2, [r7, #6]
 8005602:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800562a:	d10f      	bne.n	800564c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800563a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800564a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005650:	4a29      	ldr	r2, [pc, #164]	@ (80056f8 <HAL_SPI_Transmit_DMA+0x158>)
 8005652:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005658:	4a28      	ldr	r2, [pc, #160]	@ (80056fc <HAL_SPI_Transmit_DMA+0x15c>)
 800565a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005660:	4a27      	ldr	r2, [pc, #156]	@ (8005700 <HAL_SPI_Transmit_DMA+0x160>)
 8005662:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005668:	2200      	movs	r2, #0
 800566a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005674:	4619      	mov	r1, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	330c      	adds	r3, #12
 800567c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005682:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005684:	f7fd ffdc 	bl	8003640 <HAL_DMA_Start_IT>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00b      	beq.n	80056a6 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005692:	f043 0210 	orr.w	r2, r3, #16
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e023      	b.n	80056ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b0:	2b40      	cmp	r3, #64	@ 0x40
 80056b2:	d007      	beq.n	80056c4 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056c2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f042 0220 	orr.w	r2, r2, #32
 80056da:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0202 	orr.w	r2, r2, #2
 80056ea:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	080057e9 	.word	0x080057e9
 80056fc:	08005741 	.word	0x08005741
 8005700:	08005805 	.word	0x08005805

08005704 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800574c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800574e:	f7fd f803 	bl	8002758 <HAL_GetTick>
 8005752:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800575e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005762:	d03b      	beq.n	80057dc <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 0220 	bic.w	r2, r2, #32
 8005772:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685a      	ldr	r2, [r3, #4]
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f022 0202 	bic.w	r2, r2, #2
 8005782:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	2164      	movs	r1, #100	@ 0x64
 8005788:	6978      	ldr	r0, [r7, #20]
 800578a:	f000 f8e3 	bl	8005954 <SPI_EndRxTxTransaction>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d005      	beq.n	80057a0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005798:	f043 0220 	orr.w	r2, r3, #32
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10a      	bne.n	80057be <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057a8:	2300      	movs	r3, #0
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	60fb      	str	r3, [r7, #12]
 80057bc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	2200      	movs	r2, #0
 80057c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d003      	beq.n	80057dc <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80057d4:	6978      	ldr	r0, [r7, #20]
 80057d6:	f7ff ffa9 	bl	800572c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80057da:	e002      	b.n	80057e2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80057dc:	6978      	ldr	r0, [r7, #20]
 80057de:	f7ff ff91 	bl	8005704 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80057e2:	3718      	adds	r7, #24
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f7ff ff8e 	bl	8005718 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80057fc:	bf00      	nop
 80057fe:	3710      	adds	r7, #16
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005810:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 0203 	bic.w	r2, r2, #3
 8005820:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005826:	f043 0210 	orr.w	r2, r3, #16
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff ff78 	bl	800572c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800583c:	bf00      	nop
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	4613      	mov	r3, r2
 8005852:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005854:	f7fc ff80 	bl	8002758 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800585c:	1a9b      	subs	r3, r3, r2
 800585e:	683a      	ldr	r2, [r7, #0]
 8005860:	4413      	add	r3, r2
 8005862:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005864:	f7fc ff78 	bl	8002758 <HAL_GetTick>
 8005868:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800586a:	4b39      	ldr	r3, [pc, #228]	@ (8005950 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	015b      	lsls	r3, r3, #5
 8005870:	0d1b      	lsrs	r3, r3, #20
 8005872:	69fa      	ldr	r2, [r7, #28]
 8005874:	fb02 f303 	mul.w	r3, r2, r3
 8005878:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800587a:	e054      	b.n	8005926 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005882:	d050      	beq.n	8005926 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005884:	f7fc ff68 	bl	8002758 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	69fa      	ldr	r2, [r7, #28]
 8005890:	429a      	cmp	r2, r3
 8005892:	d902      	bls.n	800589a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d13d      	bne.n	8005916 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80058a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058b2:	d111      	bne.n	80058d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058bc:	d004      	beq.n	80058c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c6:	d107      	bne.n	80058d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058e0:	d10f      	bne.n	8005902 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005900:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e017      	b.n	8005946 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d101      	bne.n	8005920 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	3b01      	subs	r3, #1
 8005924:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	689a      	ldr	r2, [r3, #8]
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	4013      	ands	r3, r2
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	429a      	cmp	r2, r3
 8005934:	bf0c      	ite	eq
 8005936:	2301      	moveq	r3, #1
 8005938:	2300      	movne	r3, #0
 800593a:	b2db      	uxtb	r3, r3
 800593c:	461a      	mov	r2, r3
 800593e:	79fb      	ldrb	r3, [r7, #7]
 8005940:	429a      	cmp	r2, r3
 8005942:	d19b      	bne.n	800587c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3720      	adds	r7, #32
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	2000000c 	.word	0x2000000c

08005954 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b088      	sub	sp, #32
 8005958:	af02      	add	r7, sp, #8
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2201      	movs	r2, #1
 8005968:	2102      	movs	r1, #2
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f7ff ff6a 	bl	8005844 <SPI_WaitFlagStateUntilTimeout>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d007      	beq.n	8005986 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800597a:	f043 0220 	orr.w	r2, r3, #32
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e032      	b.n	80059ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005986:	4b1b      	ldr	r3, [pc, #108]	@ (80059f4 <SPI_EndRxTxTransaction+0xa0>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a1b      	ldr	r2, [pc, #108]	@ (80059f8 <SPI_EndRxTxTransaction+0xa4>)
 800598c:	fba2 2303 	umull	r2, r3, r2, r3
 8005990:	0d5b      	lsrs	r3, r3, #21
 8005992:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005996:	fb02 f303 	mul.w	r3, r2, r3
 800599a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059a4:	d112      	bne.n	80059cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	2200      	movs	r2, #0
 80059ae:	2180      	movs	r1, #128	@ 0x80
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	f7ff ff47 	bl	8005844 <SPI_WaitFlagStateUntilTimeout>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d016      	beq.n	80059ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c0:	f043 0220 	orr.w	r2, r3, #32
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80059c8:	2303      	movs	r3, #3
 80059ca:	e00f      	b.n	80059ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00a      	beq.n	80059e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e2:	2b80      	cmp	r3, #128	@ 0x80
 80059e4:	d0f2      	beq.n	80059cc <SPI_EndRxTxTransaction+0x78>
 80059e6:	e000      	b.n	80059ea <SPI_EndRxTxTransaction+0x96>
        break;
 80059e8:	bf00      	nop
  }

  return HAL_OK;
 80059ea:	2300      	movs	r3, #0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3718      	adds	r7, #24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	2000000c 	.word	0x2000000c
 80059f8:	165e9f81 	.word	0x165e9f81

080059fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e041      	b.n	8005a92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d106      	bne.n	8005a28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f839 	bl	8005a9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	3304      	adds	r3, #4
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	f000 f9c0 	bl	8005dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3708      	adds	r7, #8
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b083      	sub	sp, #12
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005aa2:	bf00      	nop
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
	...

08005ab0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d001      	beq.n	8005ac8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e04e      	b.n	8005b66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2202      	movs	r2, #2
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a23      	ldr	r2, [pc, #140]	@ (8005b74 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d022      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af2:	d01d      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1f      	ldr	r2, [pc, #124]	@ (8005b78 <HAL_TIM_Base_Start_IT+0xc8>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d018      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a1e      	ldr	r2, [pc, #120]	@ (8005b7c <HAL_TIM_Base_Start_IT+0xcc>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d013      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005b80 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d00e      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a1b      	ldr	r2, [pc, #108]	@ (8005b84 <HAL_TIM_Base_Start_IT+0xd4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d009      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a19      	ldr	r2, [pc, #100]	@ (8005b88 <HAL_TIM_Base_Start_IT+0xd8>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d004      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a18      	ldr	r2, [pc, #96]	@ (8005b8c <HAL_TIM_Base_Start_IT+0xdc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d111      	bne.n	8005b54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f003 0307 	and.w	r3, r3, #7
 8005b3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b06      	cmp	r3, #6
 8005b40:	d010      	beq.n	8005b64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f042 0201 	orr.w	r2, r2, #1
 8005b50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b52:	e007      	b.n	8005b64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0201 	orr.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40010000 	.word	0x40010000
 8005b78:	40000400 	.word	0x40000400
 8005b7c:	40000800 	.word	0x40000800
 8005b80:	40000c00 	.word	0x40000c00
 8005b84:	40010400 	.word	0x40010400
 8005b88:	40014000 	.word	0x40014000
 8005b8c:	40001800 	.word	0x40001800

08005b90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	f003 0302 	and.w	r3, r3, #2
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d020      	beq.n	8005bf4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d01b      	beq.n	8005bf4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f06f 0202 	mvn.w	r2, #2
 8005bc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	699b      	ldr	r3, [r3, #24]
 8005bd2:	f003 0303 	and.w	r3, r3, #3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f8d2 	bl	8005d84 <HAL_TIM_IC_CaptureCallback>
 8005be0:	e005      	b.n	8005bee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f8c4 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f8d5 	bl	8005d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	f003 0304 	and.w	r3, r3, #4
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d020      	beq.n	8005c40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d01b      	beq.n	8005c40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f06f 0204 	mvn.w	r2, #4
 8005c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2202      	movs	r2, #2
 8005c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f8ac 	bl	8005d84 <HAL_TIM_IC_CaptureCallback>
 8005c2c:	e005      	b.n	8005c3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f89e 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f8af 	bl	8005d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	f003 0308 	and.w	r3, r3, #8
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d020      	beq.n	8005c8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f003 0308 	and.w	r3, r3, #8
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d01b      	beq.n	8005c8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f06f 0208 	mvn.w	r2, #8
 8005c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2204      	movs	r2, #4
 8005c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	f003 0303 	and.w	r3, r3, #3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d003      	beq.n	8005c7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f886 	bl	8005d84 <HAL_TIM_IC_CaptureCallback>
 8005c78:	e005      	b.n	8005c86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f878 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f889 	bl	8005d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f003 0310 	and.w	r3, r3, #16
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d020      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f003 0310 	and.w	r3, r3, #16
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d01b      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f06f 0210 	mvn.w	r2, #16
 8005ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2208      	movs	r2, #8
 8005cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d003      	beq.n	8005cc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 f860 	bl	8005d84 <HAL_TIM_IC_CaptureCallback>
 8005cc4:	e005      	b.n	8005cd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 f852 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f863 	bl	8005d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	f003 0301 	and.w	r3, r3, #1
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00c      	beq.n	8005cfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d007      	beq.n	8005cfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f06f 0201 	mvn.w	r2, #1
 8005cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7fb fde4 	bl	80018c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00c      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d007      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f906 	bl	8005f2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00c      	beq.n	8005d44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d007      	beq.n	8005d44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f834 	bl	8005dac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	f003 0320 	and.w	r3, r3, #32
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00c      	beq.n	8005d68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f003 0320 	and.w	r3, r3, #32
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d007      	beq.n	8005d68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f06f 0220 	mvn.w	r2, #32
 8005d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f8d8 	bl	8005f18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d68:	bf00      	nop
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a46      	ldr	r2, [pc, #280]	@ (8005eec <TIM_Base_SetConfig+0x12c>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d013      	beq.n	8005e00 <TIM_Base_SetConfig+0x40>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dde:	d00f      	beq.n	8005e00 <TIM_Base_SetConfig+0x40>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a43      	ldr	r2, [pc, #268]	@ (8005ef0 <TIM_Base_SetConfig+0x130>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d00b      	beq.n	8005e00 <TIM_Base_SetConfig+0x40>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a42      	ldr	r2, [pc, #264]	@ (8005ef4 <TIM_Base_SetConfig+0x134>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d007      	beq.n	8005e00 <TIM_Base_SetConfig+0x40>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a41      	ldr	r2, [pc, #260]	@ (8005ef8 <TIM_Base_SetConfig+0x138>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d003      	beq.n	8005e00 <TIM_Base_SetConfig+0x40>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a40      	ldr	r2, [pc, #256]	@ (8005efc <TIM_Base_SetConfig+0x13c>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d108      	bne.n	8005e12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a35      	ldr	r2, [pc, #212]	@ (8005eec <TIM_Base_SetConfig+0x12c>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d02b      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e20:	d027      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a32      	ldr	r2, [pc, #200]	@ (8005ef0 <TIM_Base_SetConfig+0x130>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d023      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a31      	ldr	r2, [pc, #196]	@ (8005ef4 <TIM_Base_SetConfig+0x134>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d01f      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a30      	ldr	r2, [pc, #192]	@ (8005ef8 <TIM_Base_SetConfig+0x138>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d01b      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8005efc <TIM_Base_SetConfig+0x13c>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d017      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a2e      	ldr	r2, [pc, #184]	@ (8005f00 <TIM_Base_SetConfig+0x140>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d013      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8005f04 <TIM_Base_SetConfig+0x144>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d00f      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a2c      	ldr	r2, [pc, #176]	@ (8005f08 <TIM_Base_SetConfig+0x148>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d00b      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8005f0c <TIM_Base_SetConfig+0x14c>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d007      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a2a      	ldr	r2, [pc, #168]	@ (8005f10 <TIM_Base_SetConfig+0x150>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d003      	beq.n	8005e72 <TIM_Base_SetConfig+0xb2>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a29      	ldr	r2, [pc, #164]	@ (8005f14 <TIM_Base_SetConfig+0x154>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d108      	bne.n	8005e84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a10      	ldr	r2, [pc, #64]	@ (8005eec <TIM_Base_SetConfig+0x12c>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d003      	beq.n	8005eb8 <TIM_Base_SetConfig+0xf8>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a12      	ldr	r2, [pc, #72]	@ (8005efc <TIM_Base_SetConfig+0x13c>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d103      	bne.n	8005ec0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d105      	bne.n	8005ede <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	f023 0201 	bic.w	r2, r3, #1
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	611a      	str	r2, [r3, #16]
  }
}
 8005ede:	bf00      	nop
 8005ee0:	3714      	adds	r7, #20
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	40010000 	.word	0x40010000
 8005ef0:	40000400 	.word	0x40000400
 8005ef4:	40000800 	.word	0x40000800
 8005ef8:	40000c00 	.word	0x40000c00
 8005efc:	40010400 	.word	0x40010400
 8005f00:	40014000 	.word	0x40014000
 8005f04:	40014400 	.word	0x40014400
 8005f08:	40014800 	.word	0x40014800
 8005f0c:	40001800 	.word	0x40001800
 8005f10:	40001c00 	.word	0x40001c00
 8005f14:	40002000 	.word	0x40002000

08005f18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	4603      	mov	r3, r0
 8005f48:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005f4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f52:	2b84      	cmp	r3, #132	@ 0x84
 8005f54:	d005      	beq.n	8005f62 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005f56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	3303      	adds	r3, #3
 8005f60:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005f62:	68fb      	ldr	r3, [r7, #12]
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3714      	adds	r7, #20
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005f74:	f000 fafc 	bl	8006570 <vTaskStartScheduler>
  
  return osOK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005f7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f80:	b089      	sub	sp, #36	@ 0x24
 8005f82:	af04      	add	r7, sp, #16
 8005f84:	6078      	str	r0, [r7, #4]
 8005f86:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	695b      	ldr	r3, [r3, #20]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d020      	beq.n	8005fd2 <osThreadCreate+0x54>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	699b      	ldr	r3, [r3, #24]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d01c      	beq.n	8005fd2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685c      	ldr	r4, [r3, #4]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	691e      	ldr	r6, [r3, #16]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7ff ffc8 	bl	8005f40 <makeFreeRtosPriority>
 8005fb0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005fba:	9202      	str	r2, [sp, #8]
 8005fbc:	9301      	str	r3, [sp, #4]
 8005fbe:	9100      	str	r1, [sp, #0]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	4632      	mov	r2, r6
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	f000 f8ed 	bl	80061a6 <xTaskCreateStatic>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	60fb      	str	r3, [r7, #12]
 8005fd0:	e01c      	b.n	800600c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685c      	ldr	r4, [r3, #4]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005fde:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7ff ffaa 	bl	8005f40 <makeFreeRtosPriority>
 8005fec:	4602      	mov	r2, r0
 8005fee:	f107 030c 	add.w	r3, r7, #12
 8005ff2:	9301      	str	r3, [sp, #4]
 8005ff4:	9200      	str	r2, [sp, #0]
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	4632      	mov	r2, r6
 8005ffa:	4629      	mov	r1, r5
 8005ffc:	4620      	mov	r0, r4
 8005ffe:	f000 f932 	bl	8006266 <xTaskCreate>
 8006002:	4603      	mov	r3, r0
 8006004:	2b01      	cmp	r3, #1
 8006006:	d001      	beq.n	800600c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006008:	2300      	movs	r3, #0
 800600a:	e000      	b.n	800600e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800600c:	68fb      	ldr	r3, [r7, #12]
}
 800600e:	4618      	mov	r0, r3
 8006010:	3714      	adds	r7, #20
 8006012:	46bd      	mov	sp, r7
 8006014:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006016 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b084      	sub	sp, #16
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d001      	beq.n	800602c <osDelay+0x16>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	e000      	b.n	800602e <osDelay+0x18>
 800602c:	2301      	movs	r3, #1
 800602e:	4618      	mov	r0, r3
 8006030:	f000 fa68 	bl	8006504 <vTaskDelay>
  
  return osOK;
 8006034:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}

0800603e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800603e:	b480      	push	{r7}
 8006040:	b083      	sub	sp, #12
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f103 0208 	add.w	r2, r3, #8
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f04f 32ff 	mov.w	r2, #4294967295
 8006056:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f103 0208 	add.w	r2, r3, #8
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f103 0208 	add.w	r2, r3, #8
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006072:	bf00      	nop
 8006074:	370c      	adds	r7, #12
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr

0800607e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800607e:	b480      	push	{r7}
 8006080:	b083      	sub	sp, #12
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	689a      	ldr	r2, [r3, #8]
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	601a      	str	r2, [r3, #0]
}
 80060d4:	bf00      	nop
 80060d6:	3714      	adds	r7, #20
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f6:	d103      	bne.n	8006100 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	e00c      	b.n	800611a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	3308      	adds	r3, #8
 8006104:	60fb      	str	r3, [r7, #12]
 8006106:	e002      	b.n	800610e <vListInsert+0x2e>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	60fb      	str	r3, [r7, #12]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	429a      	cmp	r2, r3
 8006118:	d2f6      	bcs.n	8006108 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	1c5a      	adds	r2, r3, #1
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	601a      	str	r2, [r3, #0]
}
 8006146:	bf00      	nop
 8006148:	3714      	adds	r7, #20
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006152:	b480      	push	{r7}
 8006154:	b085      	sub	sp, #20
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	6892      	ldr	r2, [r2, #8]
 8006168:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	6852      	ldr	r2, [r2, #4]
 8006172:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	429a      	cmp	r2, r3
 800617c:	d103      	bne.n	8006186 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	689a      	ldr	r2, [r3, #8]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	1e5a      	subs	r2, r3, #1
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3714      	adds	r7, #20
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr

080061a6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b08e      	sub	sp, #56	@ 0x38
 80061aa:	af04      	add	r7, sp, #16
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	607a      	str	r2, [r7, #4]
 80061b2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80061b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80061d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d10b      	bne.n	80061f0 <xTaskCreateStatic+0x4a>
	__asm volatile
 80061d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061dc:	f383 8811 	msr	BASEPRI, r3
 80061e0:	f3bf 8f6f 	isb	sy
 80061e4:	f3bf 8f4f 	dsb	sy
 80061e8:	61fb      	str	r3, [r7, #28]
}
 80061ea:	bf00      	nop
 80061ec:	bf00      	nop
 80061ee:	e7fd      	b.n	80061ec <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80061f0:	23a0      	movs	r3, #160	@ 0xa0
 80061f2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80061f8:	d00b      	beq.n	8006212 <xTaskCreateStatic+0x6c>
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	61bb      	str	r3, [r7, #24]
}
 800620c:	bf00      	nop
 800620e:	bf00      	nop
 8006210:	e7fd      	b.n	800620e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006212:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006216:	2b00      	cmp	r3, #0
 8006218:	d01e      	beq.n	8006258 <xTaskCreateStatic+0xb2>
 800621a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800621c:	2b00      	cmp	r3, #0
 800621e:	d01b      	beq.n	8006258 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006222:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006228:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800622a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622c:	2202      	movs	r2, #2
 800622e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006232:	2300      	movs	r3, #0
 8006234:	9303      	str	r3, [sp, #12]
 8006236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006238:	9302      	str	r3, [sp, #8]
 800623a:	f107 0314 	add.w	r3, r7, #20
 800623e:	9301      	str	r3, [sp, #4]
 8006240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 f850 	bl	80062f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006250:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006252:	f000 f8ed 	bl	8006430 <prvAddNewTaskToReadyList>
 8006256:	e001      	b.n	800625c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006258:	2300      	movs	r3, #0
 800625a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800625c:	697b      	ldr	r3, [r7, #20]
	}
 800625e:	4618      	mov	r0, r3
 8006260:	3728      	adds	r7, #40	@ 0x28
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006266:	b580      	push	{r7, lr}
 8006268:	b08c      	sub	sp, #48	@ 0x30
 800626a:	af04      	add	r7, sp, #16
 800626c:	60f8      	str	r0, [r7, #12]
 800626e:	60b9      	str	r1, [r7, #8]
 8006270:	603b      	str	r3, [r7, #0]
 8006272:	4613      	mov	r3, r2
 8006274:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006276:	88fb      	ldrh	r3, [r7, #6]
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4618      	mov	r0, r3
 800627c:	f000 fefc 	bl	8007078 <pvPortMalloc>
 8006280:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00e      	beq.n	80062a6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006288:	20a0      	movs	r0, #160	@ 0xa0
 800628a:	f000 fef5 	bl	8007078 <pvPortMalloc>
 800628e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	631a      	str	r2, [r3, #48]	@ 0x30
 800629c:	e005      	b.n	80062aa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800629e:	6978      	ldr	r0, [r7, #20]
 80062a0:	f000 ffb8 	bl	8007214 <vPortFree>
 80062a4:	e001      	b.n	80062aa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d017      	beq.n	80062e0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80062b8:	88fa      	ldrh	r2, [r7, #6]
 80062ba:	2300      	movs	r3, #0
 80062bc:	9303      	str	r3, [sp, #12]
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	9302      	str	r3, [sp, #8]
 80062c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c4:	9301      	str	r3, [sp, #4]
 80062c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	68b9      	ldr	r1, [r7, #8]
 80062ce:	68f8      	ldr	r0, [r7, #12]
 80062d0:	f000 f80e 	bl	80062f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062d4:	69f8      	ldr	r0, [r7, #28]
 80062d6:	f000 f8ab 	bl	8006430 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80062da:	2301      	movs	r3, #1
 80062dc:	61bb      	str	r3, [r7, #24]
 80062de:	e002      	b.n	80062e6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80062e0:	f04f 33ff 	mov.w	r3, #4294967295
 80062e4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80062e6:	69bb      	ldr	r3, [r7, #24]
	}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3720      	adds	r7, #32
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
 80062fc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80062fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006300:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006308:	3b01      	subs	r3, #1
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	f023 0307 	bic.w	r3, r3, #7
 8006316:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	f003 0307 	and.w	r3, r3, #7
 800631e:	2b00      	cmp	r3, #0
 8006320:	d00b      	beq.n	800633a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006326:	f383 8811 	msr	BASEPRI, r3
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	617b      	str	r3, [r7, #20]
}
 8006334:	bf00      	nop
 8006336:	bf00      	nop
 8006338:	e7fd      	b.n	8006336 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d01f      	beq.n	8006380 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006340:	2300      	movs	r3, #0
 8006342:	61fb      	str	r3, [r7, #28]
 8006344:	e012      	b.n	800636c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	4413      	add	r3, r2
 800634c:	7819      	ldrb	r1, [r3, #0]
 800634e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	4413      	add	r3, r2
 8006354:	3334      	adds	r3, #52	@ 0x34
 8006356:	460a      	mov	r2, r1
 8006358:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	4413      	add	r3, r2
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d006      	beq.n	8006374 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	3301      	adds	r3, #1
 800636a:	61fb      	str	r3, [r7, #28]
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	2b0f      	cmp	r3, #15
 8006370:	d9e9      	bls.n	8006346 <prvInitialiseNewTask+0x56>
 8006372:	e000      	b.n	8006376 <prvInitialiseNewTask+0x86>
			{
				break;
 8006374:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800637e:	e003      	b.n	8006388 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006382:	2200      	movs	r2, #0
 8006384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638a:	2b06      	cmp	r3, #6
 800638c:	d901      	bls.n	8006392 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800638e:	2306      	movs	r3, #6
 8006390:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006394:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006396:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800639c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800639e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a0:	2200      	movs	r2, #0
 80063a2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80063a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a6:	3304      	adds	r3, #4
 80063a8:	4618      	mov	r0, r3
 80063aa:	f7ff fe68 	bl	800607e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80063ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b0:	3318      	adds	r3, #24
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7ff fe63 	bl	800607e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80063b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c0:	f1c3 0207 	rsb	r2, r3, #7
 80063c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80063c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80063ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d0:	2200      	movs	r2, #0
 80063d2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80063d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80063de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e0:	334c      	adds	r3, #76	@ 0x4c
 80063e2:	224c      	movs	r2, #76	@ 0x4c
 80063e4:	2100      	movs	r1, #0
 80063e6:	4618      	mov	r0, r3
 80063e8:	f001 fd91 	bl	8007f0e <memset>
 80063ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ee:	4a0d      	ldr	r2, [pc, #52]	@ (8006424 <prvInitialiseNewTask+0x134>)
 80063f0:	651a      	str	r2, [r3, #80]	@ 0x50
 80063f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f4:	4a0c      	ldr	r2, [pc, #48]	@ (8006428 <prvInitialiseNewTask+0x138>)
 80063f6:	655a      	str	r2, [r3, #84]	@ 0x54
 80063f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fa:	4a0c      	ldr	r2, [pc, #48]	@ (800642c <prvInitialiseNewTask+0x13c>)
 80063fc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	68f9      	ldr	r1, [r7, #12]
 8006402:	69b8      	ldr	r0, [r7, #24]
 8006404:	f000 fc2a 	bl	8006c5c <pxPortInitialiseStack>
 8006408:	4602      	mov	r2, r0
 800640a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800640c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800640e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006410:	2b00      	cmp	r3, #0
 8006412:	d002      	beq.n	800641a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006418:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800641a:	bf00      	nop
 800641c:	3720      	adds	r7, #32
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
 8006422:	bf00      	nop
 8006424:	20004e38 	.word	0x20004e38
 8006428:	20004ea0 	.word	0x20004ea0
 800642c:	20004f08 	.word	0x20004f08

08006430 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006438:	f000 fd3e 	bl	8006eb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800643c:	4b2a      	ldr	r3, [pc, #168]	@ (80064e8 <prvAddNewTaskToReadyList+0xb8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	3301      	adds	r3, #1
 8006442:	4a29      	ldr	r2, [pc, #164]	@ (80064e8 <prvAddNewTaskToReadyList+0xb8>)
 8006444:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006446:	4b29      	ldr	r3, [pc, #164]	@ (80064ec <prvAddNewTaskToReadyList+0xbc>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d109      	bne.n	8006462 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800644e:	4a27      	ldr	r2, [pc, #156]	@ (80064ec <prvAddNewTaskToReadyList+0xbc>)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006454:	4b24      	ldr	r3, [pc, #144]	@ (80064e8 <prvAddNewTaskToReadyList+0xb8>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d110      	bne.n	800647e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800645c:	f000 fad4 	bl	8006a08 <prvInitialiseTaskLists>
 8006460:	e00d      	b.n	800647e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006462:	4b23      	ldr	r3, [pc, #140]	@ (80064f0 <prvAddNewTaskToReadyList+0xc0>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d109      	bne.n	800647e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800646a:	4b20      	ldr	r3, [pc, #128]	@ (80064ec <prvAddNewTaskToReadyList+0xbc>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006474:	429a      	cmp	r2, r3
 8006476:	d802      	bhi.n	800647e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006478:	4a1c      	ldr	r2, [pc, #112]	@ (80064ec <prvAddNewTaskToReadyList+0xbc>)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800647e:	4b1d      	ldr	r3, [pc, #116]	@ (80064f4 <prvAddNewTaskToReadyList+0xc4>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	3301      	adds	r3, #1
 8006484:	4a1b      	ldr	r2, [pc, #108]	@ (80064f4 <prvAddNewTaskToReadyList+0xc4>)
 8006486:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800648c:	2201      	movs	r2, #1
 800648e:	409a      	lsls	r2, r3
 8006490:	4b19      	ldr	r3, [pc, #100]	@ (80064f8 <prvAddNewTaskToReadyList+0xc8>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4313      	orrs	r3, r2
 8006496:	4a18      	ldr	r2, [pc, #96]	@ (80064f8 <prvAddNewTaskToReadyList+0xc8>)
 8006498:	6013      	str	r3, [r2, #0]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800649e:	4613      	mov	r3, r2
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	4413      	add	r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	4a15      	ldr	r2, [pc, #84]	@ (80064fc <prvAddNewTaskToReadyList+0xcc>)
 80064a8:	441a      	add	r2, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	3304      	adds	r3, #4
 80064ae:	4619      	mov	r1, r3
 80064b0:	4610      	mov	r0, r2
 80064b2:	f7ff fdf1 	bl	8006098 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80064b6:	f000 fd31 	bl	8006f1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80064ba:	4b0d      	ldr	r3, [pc, #52]	@ (80064f0 <prvAddNewTaskToReadyList+0xc0>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d00e      	beq.n	80064e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80064c2:	4b0a      	ldr	r3, [pc, #40]	@ (80064ec <prvAddNewTaskToReadyList+0xbc>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d207      	bcs.n	80064e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80064d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006500 <prvAddNewTaskToReadyList+0xd0>)
 80064d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064e0:	bf00      	nop
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	200011e4 	.word	0x200011e4
 80064ec:	200010e4 	.word	0x200010e4
 80064f0:	200011f0 	.word	0x200011f0
 80064f4:	20001200 	.word	0x20001200
 80064f8:	200011ec 	.word	0x200011ec
 80064fc:	200010e8 	.word	0x200010e8
 8006500:	e000ed04 	.word	0xe000ed04

08006504 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800650c:	2300      	movs	r3, #0
 800650e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d018      	beq.n	8006548 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006516:	4b14      	ldr	r3, [pc, #80]	@ (8006568 <vTaskDelay+0x64>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00b      	beq.n	8006536 <vTaskDelay+0x32>
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	60bb      	str	r3, [r7, #8]
}
 8006530:	bf00      	nop
 8006532:	bf00      	nop
 8006534:	e7fd      	b.n	8006532 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006536:	f000 f885 	bl	8006644 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800653a:	2100      	movs	r1, #0
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 fb27 	bl	8006b90 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006542:	f000 f88d 	bl	8006660 <xTaskResumeAll>
 8006546:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d107      	bne.n	800655e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800654e:	4b07      	ldr	r3, [pc, #28]	@ (800656c <vTaskDelay+0x68>)
 8006550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	f3bf 8f4f 	dsb	sy
 800655a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800655e:	bf00      	nop
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	2000120c 	.word	0x2000120c
 800656c:	e000ed04 	.word	0xe000ed04

08006570 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b08a      	sub	sp, #40	@ 0x28
 8006574:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006576:	2300      	movs	r3, #0
 8006578:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800657a:	2300      	movs	r3, #0
 800657c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800657e:	463a      	mov	r2, r7
 8006580:	1d39      	adds	r1, r7, #4
 8006582:	f107 0308 	add.w	r3, r7, #8
 8006586:	4618      	mov	r0, r3
 8006588:	f7fa fcd6 	bl	8000f38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800658c:	6839      	ldr	r1, [r7, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	68ba      	ldr	r2, [r7, #8]
 8006592:	9202      	str	r2, [sp, #8]
 8006594:	9301      	str	r3, [sp, #4]
 8006596:	2300      	movs	r3, #0
 8006598:	9300      	str	r3, [sp, #0]
 800659a:	2300      	movs	r3, #0
 800659c:	460a      	mov	r2, r1
 800659e:	4921      	ldr	r1, [pc, #132]	@ (8006624 <vTaskStartScheduler+0xb4>)
 80065a0:	4821      	ldr	r0, [pc, #132]	@ (8006628 <vTaskStartScheduler+0xb8>)
 80065a2:	f7ff fe00 	bl	80061a6 <xTaskCreateStatic>
 80065a6:	4603      	mov	r3, r0
 80065a8:	4a20      	ldr	r2, [pc, #128]	@ (800662c <vTaskStartScheduler+0xbc>)
 80065aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80065ac:	4b1f      	ldr	r3, [pc, #124]	@ (800662c <vTaskStartScheduler+0xbc>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80065b4:	2301      	movs	r3, #1
 80065b6:	617b      	str	r3, [r7, #20]
 80065b8:	e001      	b.n	80065be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80065ba:	2300      	movs	r3, #0
 80065bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d11b      	bne.n	80065fc <vTaskStartScheduler+0x8c>
	__asm volatile
 80065c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c8:	f383 8811 	msr	BASEPRI, r3
 80065cc:	f3bf 8f6f 	isb	sy
 80065d0:	f3bf 8f4f 	dsb	sy
 80065d4:	613b      	str	r3, [r7, #16]
}
 80065d6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065d8:	4b15      	ldr	r3, [pc, #84]	@ (8006630 <vTaskStartScheduler+0xc0>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	334c      	adds	r3, #76	@ 0x4c
 80065de:	4a15      	ldr	r2, [pc, #84]	@ (8006634 <vTaskStartScheduler+0xc4>)
 80065e0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80065e2:	4b15      	ldr	r3, [pc, #84]	@ (8006638 <vTaskStartScheduler+0xc8>)
 80065e4:	f04f 32ff 	mov.w	r2, #4294967295
 80065e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80065ea:	4b14      	ldr	r3, [pc, #80]	@ (800663c <vTaskStartScheduler+0xcc>)
 80065ec:	2201      	movs	r2, #1
 80065ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80065f0:	4b13      	ldr	r3, [pc, #76]	@ (8006640 <vTaskStartScheduler+0xd0>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80065f6:	f000 fbbb 	bl	8006d70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80065fa:	e00f      	b.n	800661c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006602:	d10b      	bne.n	800661c <vTaskStartScheduler+0xac>
	__asm volatile
 8006604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006608:	f383 8811 	msr	BASEPRI, r3
 800660c:	f3bf 8f6f 	isb	sy
 8006610:	f3bf 8f4f 	dsb	sy
 8006614:	60fb      	str	r3, [r7, #12]
}
 8006616:	bf00      	nop
 8006618:	bf00      	nop
 800661a:	e7fd      	b.n	8006618 <vTaskStartScheduler+0xa8>
}
 800661c:	bf00      	nop
 800661e:	3718      	adds	r7, #24
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	08009fb0 	.word	0x08009fb0
 8006628:	080069d9 	.word	0x080069d9
 800662c:	20001208 	.word	0x20001208
 8006630:	200010e4 	.word	0x200010e4
 8006634:	20000028 	.word	0x20000028
 8006638:	20001204 	.word	0x20001204
 800663c:	200011f0 	.word	0x200011f0
 8006640:	200011e8 	.word	0x200011e8

08006644 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006644:	b480      	push	{r7}
 8006646:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006648:	4b04      	ldr	r3, [pc, #16]	@ (800665c <vTaskSuspendAll+0x18>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	3301      	adds	r3, #1
 800664e:	4a03      	ldr	r2, [pc, #12]	@ (800665c <vTaskSuspendAll+0x18>)
 8006650:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006652:	bf00      	nop
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr
 800665c:	2000120c 	.word	0x2000120c

08006660 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006666:	2300      	movs	r3, #0
 8006668:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800666a:	2300      	movs	r3, #0
 800666c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800666e:	4b42      	ldr	r3, [pc, #264]	@ (8006778 <xTaskResumeAll+0x118>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d10b      	bne.n	800668e <xTaskResumeAll+0x2e>
	__asm volatile
 8006676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667a:	f383 8811 	msr	BASEPRI, r3
 800667e:	f3bf 8f6f 	isb	sy
 8006682:	f3bf 8f4f 	dsb	sy
 8006686:	603b      	str	r3, [r7, #0]
}
 8006688:	bf00      	nop
 800668a:	bf00      	nop
 800668c:	e7fd      	b.n	800668a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800668e:	f000 fc13 	bl	8006eb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006692:	4b39      	ldr	r3, [pc, #228]	@ (8006778 <xTaskResumeAll+0x118>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3b01      	subs	r3, #1
 8006698:	4a37      	ldr	r2, [pc, #220]	@ (8006778 <xTaskResumeAll+0x118>)
 800669a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800669c:	4b36      	ldr	r3, [pc, #216]	@ (8006778 <xTaskResumeAll+0x118>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d161      	bne.n	8006768 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80066a4:	4b35      	ldr	r3, [pc, #212]	@ (800677c <xTaskResumeAll+0x11c>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d05d      	beq.n	8006768 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80066ac:	e02e      	b.n	800670c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066ae:	4b34      	ldr	r3, [pc, #208]	@ (8006780 <xTaskResumeAll+0x120>)
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	3318      	adds	r3, #24
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff fd49 	bl	8006152 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3304      	adds	r3, #4
 80066c4:	4618      	mov	r0, r3
 80066c6:	f7ff fd44 	bl	8006152 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ce:	2201      	movs	r2, #1
 80066d0:	409a      	lsls	r2, r3
 80066d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006784 <xTaskResumeAll+0x124>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006784 <xTaskResumeAll+0x124>)
 80066da:	6013      	str	r3, [r2, #0]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e0:	4613      	mov	r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	4413      	add	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4a27      	ldr	r2, [pc, #156]	@ (8006788 <xTaskResumeAll+0x128>)
 80066ea:	441a      	add	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	3304      	adds	r3, #4
 80066f0:	4619      	mov	r1, r3
 80066f2:	4610      	mov	r0, r2
 80066f4:	f7ff fcd0 	bl	8006098 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066fc:	4b23      	ldr	r3, [pc, #140]	@ (800678c <xTaskResumeAll+0x12c>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006702:	429a      	cmp	r2, r3
 8006704:	d302      	bcc.n	800670c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006706:	4b22      	ldr	r3, [pc, #136]	@ (8006790 <xTaskResumeAll+0x130>)
 8006708:	2201      	movs	r2, #1
 800670a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800670c:	4b1c      	ldr	r3, [pc, #112]	@ (8006780 <xTaskResumeAll+0x120>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1cc      	bne.n	80066ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800671a:	f000 fa19 	bl	8006b50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800671e:	4b1d      	ldr	r3, [pc, #116]	@ (8006794 <xTaskResumeAll+0x134>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d010      	beq.n	800674c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800672a:	f000 f837 	bl	800679c <xTaskIncrementTick>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d002      	beq.n	800673a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006734:	4b16      	ldr	r3, [pc, #88]	@ (8006790 <xTaskResumeAll+0x130>)
 8006736:	2201      	movs	r2, #1
 8006738:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	3b01      	subs	r3, #1
 800673e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1f1      	bne.n	800672a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006746:	4b13      	ldr	r3, [pc, #76]	@ (8006794 <xTaskResumeAll+0x134>)
 8006748:	2200      	movs	r2, #0
 800674a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800674c:	4b10      	ldr	r3, [pc, #64]	@ (8006790 <xTaskResumeAll+0x130>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d009      	beq.n	8006768 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006754:	2301      	movs	r3, #1
 8006756:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006758:	4b0f      	ldr	r3, [pc, #60]	@ (8006798 <xTaskResumeAll+0x138>)
 800675a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006768:	f000 fbd8 	bl	8006f1c <vPortExitCritical>

	return xAlreadyYielded;
 800676c:	68bb      	ldr	r3, [r7, #8]
}
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	2000120c 	.word	0x2000120c
 800677c:	200011e4 	.word	0x200011e4
 8006780:	200011a4 	.word	0x200011a4
 8006784:	200011ec 	.word	0x200011ec
 8006788:	200010e8 	.word	0x200010e8
 800678c:	200010e4 	.word	0x200010e4
 8006790:	200011f8 	.word	0x200011f8
 8006794:	200011f4 	.word	0x200011f4
 8006798:	e000ed04 	.word	0xe000ed04

0800679c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80067a2:	2300      	movs	r3, #0
 80067a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067a6:	4b4f      	ldr	r3, [pc, #316]	@ (80068e4 <xTaskIncrementTick+0x148>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f040 808f 	bne.w	80068ce <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80067b0:	4b4d      	ldr	r3, [pc, #308]	@ (80068e8 <xTaskIncrementTick+0x14c>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3301      	adds	r3, #1
 80067b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80067b8:	4a4b      	ldr	r2, [pc, #300]	@ (80068e8 <xTaskIncrementTick+0x14c>)
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d121      	bne.n	8006808 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80067c4:	4b49      	ldr	r3, [pc, #292]	@ (80068ec <xTaskIncrementTick+0x150>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80067ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d2:	f383 8811 	msr	BASEPRI, r3
 80067d6:	f3bf 8f6f 	isb	sy
 80067da:	f3bf 8f4f 	dsb	sy
 80067de:	603b      	str	r3, [r7, #0]
}
 80067e0:	bf00      	nop
 80067e2:	bf00      	nop
 80067e4:	e7fd      	b.n	80067e2 <xTaskIncrementTick+0x46>
 80067e6:	4b41      	ldr	r3, [pc, #260]	@ (80068ec <xTaskIncrementTick+0x150>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	60fb      	str	r3, [r7, #12]
 80067ec:	4b40      	ldr	r3, [pc, #256]	@ (80068f0 <xTaskIncrementTick+0x154>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a3e      	ldr	r2, [pc, #248]	@ (80068ec <xTaskIncrementTick+0x150>)
 80067f2:	6013      	str	r3, [r2, #0]
 80067f4:	4a3e      	ldr	r2, [pc, #248]	@ (80068f0 <xTaskIncrementTick+0x154>)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6013      	str	r3, [r2, #0]
 80067fa:	4b3e      	ldr	r3, [pc, #248]	@ (80068f4 <xTaskIncrementTick+0x158>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3301      	adds	r3, #1
 8006800:	4a3c      	ldr	r2, [pc, #240]	@ (80068f4 <xTaskIncrementTick+0x158>)
 8006802:	6013      	str	r3, [r2, #0]
 8006804:	f000 f9a4 	bl	8006b50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006808:	4b3b      	ldr	r3, [pc, #236]	@ (80068f8 <xTaskIncrementTick+0x15c>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	429a      	cmp	r2, r3
 8006810:	d348      	bcc.n	80068a4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006812:	4b36      	ldr	r3, [pc, #216]	@ (80068ec <xTaskIncrementTick+0x150>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d104      	bne.n	8006826 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800681c:	4b36      	ldr	r3, [pc, #216]	@ (80068f8 <xTaskIncrementTick+0x15c>)
 800681e:	f04f 32ff 	mov.w	r2, #4294967295
 8006822:	601a      	str	r2, [r3, #0]
					break;
 8006824:	e03e      	b.n	80068a4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006826:	4b31      	ldr	r3, [pc, #196]	@ (80068ec <xTaskIncrementTick+0x150>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	429a      	cmp	r2, r3
 800683c:	d203      	bcs.n	8006846 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800683e:	4a2e      	ldr	r2, [pc, #184]	@ (80068f8 <xTaskIncrementTick+0x15c>)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006844:	e02e      	b.n	80068a4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	3304      	adds	r3, #4
 800684a:	4618      	mov	r0, r3
 800684c:	f7ff fc81 	bl	8006152 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006854:	2b00      	cmp	r3, #0
 8006856:	d004      	beq.n	8006862 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	3318      	adds	r3, #24
 800685c:	4618      	mov	r0, r3
 800685e:	f7ff fc78 	bl	8006152 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006866:	2201      	movs	r2, #1
 8006868:	409a      	lsls	r2, r3
 800686a:	4b24      	ldr	r3, [pc, #144]	@ (80068fc <xTaskIncrementTick+0x160>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4313      	orrs	r3, r2
 8006870:	4a22      	ldr	r2, [pc, #136]	@ (80068fc <xTaskIncrementTick+0x160>)
 8006872:	6013      	str	r3, [r2, #0]
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4a1f      	ldr	r2, [pc, #124]	@ (8006900 <xTaskIncrementTick+0x164>)
 8006882:	441a      	add	r2, r3
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	3304      	adds	r3, #4
 8006888:	4619      	mov	r1, r3
 800688a:	4610      	mov	r0, r2
 800688c:	f7ff fc04 	bl	8006098 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006894:	4b1b      	ldr	r3, [pc, #108]	@ (8006904 <xTaskIncrementTick+0x168>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689a:	429a      	cmp	r2, r3
 800689c:	d3b9      	bcc.n	8006812 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800689e:	2301      	movs	r3, #1
 80068a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068a2:	e7b6      	b.n	8006812 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80068a4:	4b17      	ldr	r3, [pc, #92]	@ (8006904 <xTaskIncrementTick+0x168>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068aa:	4915      	ldr	r1, [pc, #84]	@ (8006900 <xTaskIncrementTick+0x164>)
 80068ac:	4613      	mov	r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	440b      	add	r3, r1
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d901      	bls.n	80068c0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80068bc:	2301      	movs	r3, #1
 80068be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80068c0:	4b11      	ldr	r3, [pc, #68]	@ (8006908 <xTaskIncrementTick+0x16c>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d007      	beq.n	80068d8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80068c8:	2301      	movs	r3, #1
 80068ca:	617b      	str	r3, [r7, #20]
 80068cc:	e004      	b.n	80068d8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80068ce:	4b0f      	ldr	r3, [pc, #60]	@ (800690c <xTaskIncrementTick+0x170>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	3301      	adds	r3, #1
 80068d4:	4a0d      	ldr	r2, [pc, #52]	@ (800690c <xTaskIncrementTick+0x170>)
 80068d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80068d8:	697b      	ldr	r3, [r7, #20]
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3718      	adds	r7, #24
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	2000120c 	.word	0x2000120c
 80068e8:	200011e8 	.word	0x200011e8
 80068ec:	2000119c 	.word	0x2000119c
 80068f0:	200011a0 	.word	0x200011a0
 80068f4:	200011fc 	.word	0x200011fc
 80068f8:	20001204 	.word	0x20001204
 80068fc:	200011ec 	.word	0x200011ec
 8006900:	200010e8 	.word	0x200010e8
 8006904:	200010e4 	.word	0x200010e4
 8006908:	200011f8 	.word	0x200011f8
 800690c:	200011f4 	.word	0x200011f4

08006910 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006910:	b480      	push	{r7}
 8006912:	b087      	sub	sp, #28
 8006914:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006916:	4b2a      	ldr	r3, [pc, #168]	@ (80069c0 <vTaskSwitchContext+0xb0>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800691e:	4b29      	ldr	r3, [pc, #164]	@ (80069c4 <vTaskSwitchContext+0xb4>)
 8006920:	2201      	movs	r2, #1
 8006922:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006924:	e045      	b.n	80069b2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006926:	4b27      	ldr	r3, [pc, #156]	@ (80069c4 <vTaskSwitchContext+0xb4>)
 8006928:	2200      	movs	r2, #0
 800692a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800692c:	4b26      	ldr	r3, [pc, #152]	@ (80069c8 <vTaskSwitchContext+0xb8>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	fab3 f383 	clz	r3, r3
 8006938:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800693a:	7afb      	ldrb	r3, [r7, #11]
 800693c:	f1c3 031f 	rsb	r3, r3, #31
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	4922      	ldr	r1, [pc, #136]	@ (80069cc <vTaskSwitchContext+0xbc>)
 8006944:	697a      	ldr	r2, [r7, #20]
 8006946:	4613      	mov	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	4413      	add	r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	440b      	add	r3, r1
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10b      	bne.n	800696e <vTaskSwitchContext+0x5e>
	__asm volatile
 8006956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695a:	f383 8811 	msr	BASEPRI, r3
 800695e:	f3bf 8f6f 	isb	sy
 8006962:	f3bf 8f4f 	dsb	sy
 8006966:	607b      	str	r3, [r7, #4]
}
 8006968:	bf00      	nop
 800696a:	bf00      	nop
 800696c:	e7fd      	b.n	800696a <vTaskSwitchContext+0x5a>
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	4613      	mov	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	4a14      	ldr	r2, [pc, #80]	@ (80069cc <vTaskSwitchContext+0xbc>)
 800697a:	4413      	add	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	605a      	str	r2, [r3, #4]
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	3308      	adds	r3, #8
 8006990:	429a      	cmp	r2, r3
 8006992:	d104      	bne.n	800699e <vTaskSwitchContext+0x8e>
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	685a      	ldr	r2, [r3, #4]
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	605a      	str	r2, [r3, #4]
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	4a0a      	ldr	r2, [pc, #40]	@ (80069d0 <vTaskSwitchContext+0xc0>)
 80069a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80069a8:	4b09      	ldr	r3, [pc, #36]	@ (80069d0 <vTaskSwitchContext+0xc0>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	334c      	adds	r3, #76	@ 0x4c
 80069ae:	4a09      	ldr	r2, [pc, #36]	@ (80069d4 <vTaskSwitchContext+0xc4>)
 80069b0:	6013      	str	r3, [r2, #0]
}
 80069b2:	bf00      	nop
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	2000120c 	.word	0x2000120c
 80069c4:	200011f8 	.word	0x200011f8
 80069c8:	200011ec 	.word	0x200011ec
 80069cc:	200010e8 	.word	0x200010e8
 80069d0:	200010e4 	.word	0x200010e4
 80069d4:	20000028 	.word	0x20000028

080069d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80069e0:	f000 f852 	bl	8006a88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80069e4:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <prvIdleTask+0x28>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d9f9      	bls.n	80069e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80069ec:	4b05      	ldr	r3, [pc, #20]	@ (8006a04 <prvIdleTask+0x2c>)
 80069ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069f2:	601a      	str	r2, [r3, #0]
 80069f4:	f3bf 8f4f 	dsb	sy
 80069f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80069fc:	e7f0      	b.n	80069e0 <prvIdleTask+0x8>
 80069fe:	bf00      	nop
 8006a00:	200010e8 	.word	0x200010e8
 8006a04:	e000ed04 	.word	0xe000ed04

08006a08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a0e:	2300      	movs	r3, #0
 8006a10:	607b      	str	r3, [r7, #4]
 8006a12:	e00c      	b.n	8006a2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	4613      	mov	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	4413      	add	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	4a12      	ldr	r2, [pc, #72]	@ (8006a68 <prvInitialiseTaskLists+0x60>)
 8006a20:	4413      	add	r3, r2
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7ff fb0b 	bl	800603e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	607b      	str	r3, [r7, #4]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d9ef      	bls.n	8006a14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a34:	480d      	ldr	r0, [pc, #52]	@ (8006a6c <prvInitialiseTaskLists+0x64>)
 8006a36:	f7ff fb02 	bl	800603e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a3a:	480d      	ldr	r0, [pc, #52]	@ (8006a70 <prvInitialiseTaskLists+0x68>)
 8006a3c:	f7ff faff 	bl	800603e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a40:	480c      	ldr	r0, [pc, #48]	@ (8006a74 <prvInitialiseTaskLists+0x6c>)
 8006a42:	f7ff fafc 	bl	800603e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a46:	480c      	ldr	r0, [pc, #48]	@ (8006a78 <prvInitialiseTaskLists+0x70>)
 8006a48:	f7ff faf9 	bl	800603e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a4c:	480b      	ldr	r0, [pc, #44]	@ (8006a7c <prvInitialiseTaskLists+0x74>)
 8006a4e:	f7ff faf6 	bl	800603e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a52:	4b0b      	ldr	r3, [pc, #44]	@ (8006a80 <prvInitialiseTaskLists+0x78>)
 8006a54:	4a05      	ldr	r2, [pc, #20]	@ (8006a6c <prvInitialiseTaskLists+0x64>)
 8006a56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a58:	4b0a      	ldr	r3, [pc, #40]	@ (8006a84 <prvInitialiseTaskLists+0x7c>)
 8006a5a:	4a05      	ldr	r2, [pc, #20]	@ (8006a70 <prvInitialiseTaskLists+0x68>)
 8006a5c:	601a      	str	r2, [r3, #0]
}
 8006a5e:	bf00      	nop
 8006a60:	3708      	adds	r7, #8
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	200010e8 	.word	0x200010e8
 8006a6c:	20001174 	.word	0x20001174
 8006a70:	20001188 	.word	0x20001188
 8006a74:	200011a4 	.word	0x200011a4
 8006a78:	200011b8 	.word	0x200011b8
 8006a7c:	200011d0 	.word	0x200011d0
 8006a80:	2000119c 	.word	0x2000119c
 8006a84:	200011a0 	.word	0x200011a0

08006a88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a8e:	e019      	b.n	8006ac4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006a90:	f000 fa12 	bl	8006eb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a94:	4b10      	ldr	r3, [pc, #64]	@ (8006ad8 <prvCheckTasksWaitingTermination+0x50>)
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f7ff fb56 	bl	8006152 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8006adc <prvCheckTasksWaitingTermination+0x54>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	4a0b      	ldr	r2, [pc, #44]	@ (8006adc <prvCheckTasksWaitingTermination+0x54>)
 8006aae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x58>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x58>)
 8006ab8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006aba:	f000 fa2f 	bl	8006f1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 f810 	bl	8006ae4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ac4:	4b06      	ldr	r3, [pc, #24]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x58>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1e1      	bne.n	8006a90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	3708      	adds	r7, #8
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200011b8 	.word	0x200011b8
 8006adc:	200011e4 	.word	0x200011e4
 8006ae0:	200011cc 	.word	0x200011cc

08006ae4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b084      	sub	sp, #16
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	334c      	adds	r3, #76	@ 0x4c
 8006af0:	4618      	mov	r0, r3
 8006af2:	f001 fa29 	bl	8007f48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d108      	bne.n	8006b12 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 fb85 	bl	8007214 <vPortFree>
				vPortFree( pxTCB );
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fb82 	bl	8007214 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b10:	e019      	b.n	8006b46 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d103      	bne.n	8006b24 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fb79 	bl	8007214 <vPortFree>
	}
 8006b22:	e010      	b.n	8006b46 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d00b      	beq.n	8006b46 <prvDeleteTCB+0x62>
	__asm volatile
 8006b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	60fb      	str	r3, [r7, #12]
}
 8006b40:	bf00      	nop
 8006b42:	bf00      	nop
 8006b44:	e7fd      	b.n	8006b42 <prvDeleteTCB+0x5e>
	}
 8006b46:	bf00      	nop
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
	...

08006b50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b56:	4b0c      	ldr	r3, [pc, #48]	@ (8006b88 <prvResetNextTaskUnblockTime+0x38>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d104      	bne.n	8006b6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b60:	4b0a      	ldr	r3, [pc, #40]	@ (8006b8c <prvResetNextTaskUnblockTime+0x3c>)
 8006b62:	f04f 32ff 	mov.w	r2, #4294967295
 8006b66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b68:	e008      	b.n	8006b7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b6a:	4b07      	ldr	r3, [pc, #28]	@ (8006b88 <prvResetNextTaskUnblockTime+0x38>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	4a04      	ldr	r2, [pc, #16]	@ (8006b8c <prvResetNextTaskUnblockTime+0x3c>)
 8006b7a:	6013      	str	r3, [r2, #0]
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr
 8006b88:	2000119c 	.word	0x2000119c
 8006b8c:	20001204 	.word	0x20001204

08006b90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006b9a:	4b29      	ldr	r3, [pc, #164]	@ (8006c40 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ba0:	4b28      	ldr	r3, [pc, #160]	@ (8006c44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	3304      	adds	r3, #4
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7ff fad3 	bl	8006152 <uxListRemove>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10b      	bne.n	8006bca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006bb2:	4b24      	ldr	r3, [pc, #144]	@ (8006c44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb8:	2201      	movs	r2, #1
 8006bba:	fa02 f303 	lsl.w	r3, r2, r3
 8006bbe:	43da      	mvns	r2, r3
 8006bc0:	4b21      	ldr	r3, [pc, #132]	@ (8006c48 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	4a20      	ldr	r2, [pc, #128]	@ (8006c48 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006bc8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd0:	d10a      	bne.n	8006be8 <prvAddCurrentTaskToDelayedList+0x58>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d007      	beq.n	8006be8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8006c44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	4619      	mov	r1, r3
 8006be0:	481a      	ldr	r0, [pc, #104]	@ (8006c4c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006be2:	f7ff fa59 	bl	8006098 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006be6:	e026      	b.n	8006c36 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4413      	add	r3, r2
 8006bee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006bf0:	4b14      	ldr	r3, [pc, #80]	@ (8006c44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	68ba      	ldr	r2, [r7, #8]
 8006bf6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006bf8:	68ba      	ldr	r2, [r7, #8]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d209      	bcs.n	8006c14 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c00:	4b13      	ldr	r3, [pc, #76]	@ (8006c50 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	4b0f      	ldr	r3, [pc, #60]	@ (8006c44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	3304      	adds	r3, #4
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	4610      	mov	r0, r2
 8006c0e:	f7ff fa67 	bl	80060e0 <vListInsert>
}
 8006c12:	e010      	b.n	8006c36 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c14:	4b0f      	ldr	r3, [pc, #60]	@ (8006c54 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	4b0a      	ldr	r3, [pc, #40]	@ (8006c44 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	3304      	adds	r3, #4
 8006c1e:	4619      	mov	r1, r3
 8006c20:	4610      	mov	r0, r2
 8006c22:	f7ff fa5d 	bl	80060e0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006c26:	4b0c      	ldr	r3, [pc, #48]	@ (8006c58 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d202      	bcs.n	8006c36 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006c30:	4a09      	ldr	r2, [pc, #36]	@ (8006c58 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	6013      	str	r3, [r2, #0]
}
 8006c36:	bf00      	nop
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	200011e8 	.word	0x200011e8
 8006c44:	200010e4 	.word	0x200010e4
 8006c48:	200011ec 	.word	0x200011ec
 8006c4c:	200011d0 	.word	0x200011d0
 8006c50:	200011a0 	.word	0x200011a0
 8006c54:	2000119c 	.word	0x2000119c
 8006c58:	20001204 	.word	0x20001204

08006c5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	3b04      	subs	r3, #4
 8006c6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006c74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3b04      	subs	r3, #4
 8006c7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f023 0201 	bic.w	r2, r3, #1
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	3b04      	subs	r3, #4
 8006c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8006cc0 <pxPortInitialiseStack+0x64>)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	3b14      	subs	r3, #20
 8006c96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	3b04      	subs	r3, #4
 8006ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f06f 0202 	mvn.w	r2, #2
 8006caa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	3b20      	subs	r3, #32
 8006cb0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	08006cc5 	.word	0x08006cc5

08006cc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006cce:	4b13      	ldr	r3, [pc, #76]	@ (8006d1c <prvTaskExitError+0x58>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd6:	d00b      	beq.n	8006cf0 <prvTaskExitError+0x2c>
	__asm volatile
 8006cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cdc:	f383 8811 	msr	BASEPRI, r3
 8006ce0:	f3bf 8f6f 	isb	sy
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	60fb      	str	r3, [r7, #12]
}
 8006cea:	bf00      	nop
 8006cec:	bf00      	nop
 8006cee:	e7fd      	b.n	8006cec <prvTaskExitError+0x28>
	__asm volatile
 8006cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	60bb      	str	r3, [r7, #8]
}
 8006d02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d04:	bf00      	nop
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0fc      	beq.n	8006d06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d0c:	bf00      	nop
 8006d0e:	bf00      	nop
 8006d10:	3714      	adds	r7, #20
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	20000018 	.word	0x20000018

08006d20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006d20:	4b07      	ldr	r3, [pc, #28]	@ (8006d40 <pxCurrentTCBConst2>)
 8006d22:	6819      	ldr	r1, [r3, #0]
 8006d24:	6808      	ldr	r0, [r1, #0]
 8006d26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d2a:	f380 8809 	msr	PSP, r0
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f04f 0000 	mov.w	r0, #0
 8006d36:	f380 8811 	msr	BASEPRI, r0
 8006d3a:	4770      	bx	lr
 8006d3c:	f3af 8000 	nop.w

08006d40 <pxCurrentTCBConst2>:
 8006d40:	200010e4 	.word	0x200010e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d44:	bf00      	nop
 8006d46:	bf00      	nop

08006d48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006d48:	4808      	ldr	r0, [pc, #32]	@ (8006d6c <prvPortStartFirstTask+0x24>)
 8006d4a:	6800      	ldr	r0, [r0, #0]
 8006d4c:	6800      	ldr	r0, [r0, #0]
 8006d4e:	f380 8808 	msr	MSP, r0
 8006d52:	f04f 0000 	mov.w	r0, #0
 8006d56:	f380 8814 	msr	CONTROL, r0
 8006d5a:	b662      	cpsie	i
 8006d5c:	b661      	cpsie	f
 8006d5e:	f3bf 8f4f 	dsb	sy
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	df00      	svc	0
 8006d68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d6a:	bf00      	nop
 8006d6c:	e000ed08 	.word	0xe000ed08

08006d70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b086      	sub	sp, #24
 8006d74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006d76:	4b47      	ldr	r3, [pc, #284]	@ (8006e94 <xPortStartScheduler+0x124>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a47      	ldr	r2, [pc, #284]	@ (8006e98 <xPortStartScheduler+0x128>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d10b      	bne.n	8006d98 <xPortStartScheduler+0x28>
	__asm volatile
 8006d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	613b      	str	r3, [r7, #16]
}
 8006d92:	bf00      	nop
 8006d94:	bf00      	nop
 8006d96:	e7fd      	b.n	8006d94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006d98:	4b3e      	ldr	r3, [pc, #248]	@ (8006e94 <xPortStartScheduler+0x124>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a3f      	ldr	r2, [pc, #252]	@ (8006e9c <xPortStartScheduler+0x12c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d10b      	bne.n	8006dba <xPortStartScheduler+0x4a>
	__asm volatile
 8006da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da6:	f383 8811 	msr	BASEPRI, r3
 8006daa:	f3bf 8f6f 	isb	sy
 8006dae:	f3bf 8f4f 	dsb	sy
 8006db2:	60fb      	str	r3, [r7, #12]
}
 8006db4:	bf00      	nop
 8006db6:	bf00      	nop
 8006db8:	e7fd      	b.n	8006db6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006dba:	4b39      	ldr	r3, [pc, #228]	@ (8006ea0 <xPortStartScheduler+0x130>)
 8006dbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	22ff      	movs	r2, #255	@ 0xff
 8006dca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006dd4:	78fb      	ldrb	r3, [r7, #3]
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006ddc:	b2da      	uxtb	r2, r3
 8006dde:	4b31      	ldr	r3, [pc, #196]	@ (8006ea4 <xPortStartScheduler+0x134>)
 8006de0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006de2:	4b31      	ldr	r3, [pc, #196]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006de4:	2207      	movs	r2, #7
 8006de6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006de8:	e009      	b.n	8006dfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006dea:	4b2f      	ldr	r3, [pc, #188]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	4a2d      	ldr	r2, [pc, #180]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006df2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006df4:	78fb      	ldrb	r3, [r7, #3]
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	005b      	lsls	r3, r3, #1
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006dfe:	78fb      	ldrb	r3, [r7, #3]
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e06:	2b80      	cmp	r3, #128	@ 0x80
 8006e08:	d0ef      	beq.n	8006dea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e0a:	4b27      	ldr	r3, [pc, #156]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f1c3 0307 	rsb	r3, r3, #7
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d00b      	beq.n	8006e2e <xPortStartScheduler+0xbe>
	__asm volatile
 8006e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e1a:	f383 8811 	msr	BASEPRI, r3
 8006e1e:	f3bf 8f6f 	isb	sy
 8006e22:	f3bf 8f4f 	dsb	sy
 8006e26:	60bb      	str	r3, [r7, #8]
}
 8006e28:	bf00      	nop
 8006e2a:	bf00      	nop
 8006e2c:	e7fd      	b.n	8006e2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	021b      	lsls	r3, r3, #8
 8006e34:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e38:	4b1b      	ldr	r3, [pc, #108]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e40:	4a19      	ldr	r2, [pc, #100]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e4c:	4b17      	ldr	r3, [pc, #92]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a16      	ldr	r2, [pc, #88]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e58:	4b14      	ldr	r3, [pc, #80]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a13      	ldr	r2, [pc, #76]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e64:	f000 f8da 	bl	800701c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e68:	4b11      	ldr	r3, [pc, #68]	@ (8006eb0 <xPortStartScheduler+0x140>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006e6e:	f000 f8f9 	bl	8007064 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006e72:	4b10      	ldr	r3, [pc, #64]	@ (8006eb4 <xPortStartScheduler+0x144>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a0f      	ldr	r2, [pc, #60]	@ (8006eb4 <xPortStartScheduler+0x144>)
 8006e78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006e7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e7e:	f7ff ff63 	bl	8006d48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e82:	f7ff fd45 	bl	8006910 <vTaskSwitchContext>
	prvTaskExitError();
 8006e86:	f7ff ff1d 	bl	8006cc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3718      	adds	r7, #24
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	e000ed00 	.word	0xe000ed00
 8006e98:	410fc271 	.word	0x410fc271
 8006e9c:	410fc270 	.word	0x410fc270
 8006ea0:	e000e400 	.word	0xe000e400
 8006ea4:	20001210 	.word	0x20001210
 8006ea8:	20001214 	.word	0x20001214
 8006eac:	e000ed20 	.word	0xe000ed20
 8006eb0:	20000018 	.word	0x20000018
 8006eb4:	e000ef34 	.word	0xe000ef34

08006eb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	607b      	str	r3, [r7, #4]
}
 8006ed0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ed2:	4b10      	ldr	r3, [pc, #64]	@ (8006f14 <vPortEnterCritical+0x5c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8006f14 <vPortEnterCritical+0x5c>)
 8006eda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006edc:	4b0d      	ldr	r3, [pc, #52]	@ (8006f14 <vPortEnterCritical+0x5c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d110      	bne.n	8006f06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8006f18 <vPortEnterCritical+0x60>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00b      	beq.n	8006f06 <vPortEnterCritical+0x4e>
	__asm volatile
 8006eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	603b      	str	r3, [r7, #0]
}
 8006f00:	bf00      	nop
 8006f02:	bf00      	nop
 8006f04:	e7fd      	b.n	8006f02 <vPortEnterCritical+0x4a>
	}
}
 8006f06:	bf00      	nop
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	20000018 	.word	0x20000018
 8006f18:	e000ed04 	.word	0xe000ed04

08006f1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f22:	4b12      	ldr	r3, [pc, #72]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10b      	bne.n	8006f42 <vPortExitCritical+0x26>
	__asm volatile
 8006f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2e:	f383 8811 	msr	BASEPRI, r3
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	607b      	str	r3, [r7, #4]
}
 8006f3c:	bf00      	nop
 8006f3e:	bf00      	nop
 8006f40:	e7fd      	b.n	8006f3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f42:	4b0a      	ldr	r3, [pc, #40]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	3b01      	subs	r3, #1
 8006f48:	4a08      	ldr	r2, [pc, #32]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f4c:	4b07      	ldr	r3, [pc, #28]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d105      	bne.n	8006f60 <vPortExitCritical+0x44>
 8006f54:	2300      	movs	r3, #0
 8006f56:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	20000018 	.word	0x20000018

08006f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f70:	f3ef 8009 	mrs	r0, PSP
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	4b15      	ldr	r3, [pc, #84]	@ (8006fd0 <pxCurrentTCBConst>)
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	f01e 0f10 	tst.w	lr, #16
 8006f80:	bf08      	it	eq
 8006f82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006f86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f8a:	6010      	str	r0, [r2, #0]
 8006f8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f94:	f380 8811 	msr	BASEPRI, r0
 8006f98:	f3bf 8f4f 	dsb	sy
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f7ff fcb6 	bl	8006910 <vTaskSwitchContext>
 8006fa4:	f04f 0000 	mov.w	r0, #0
 8006fa8:	f380 8811 	msr	BASEPRI, r0
 8006fac:	bc09      	pop	{r0, r3}
 8006fae:	6819      	ldr	r1, [r3, #0]
 8006fb0:	6808      	ldr	r0, [r1, #0]
 8006fb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb6:	f01e 0f10 	tst.w	lr, #16
 8006fba:	bf08      	it	eq
 8006fbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006fc0:	f380 8809 	msr	PSP, r0
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	f3af 8000 	nop.w

08006fd0 <pxCurrentTCBConst>:
 8006fd0:	200010e4 	.word	0x200010e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006fd4:	bf00      	nop
 8006fd6:	bf00      	nop

08006fd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	607b      	str	r3, [r7, #4]
}
 8006ff0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ff2:	f7ff fbd3 	bl	800679c <xTaskIncrementTick>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d003      	beq.n	8007004 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ffc:	4b06      	ldr	r3, [pc, #24]	@ (8007018 <SysTick_Handler+0x40>)
 8006ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007002:	601a      	str	r2, [r3, #0]
 8007004:	2300      	movs	r3, #0
 8007006:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	f383 8811 	msr	BASEPRI, r3
}
 800700e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007010:	bf00      	nop
 8007012:	3708      	adds	r7, #8
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	e000ed04 	.word	0xe000ed04

0800701c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800701c:	b480      	push	{r7}
 800701e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007020:	4b0b      	ldr	r3, [pc, #44]	@ (8007050 <vPortSetupTimerInterrupt+0x34>)
 8007022:	2200      	movs	r2, #0
 8007024:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007026:	4b0b      	ldr	r3, [pc, #44]	@ (8007054 <vPortSetupTimerInterrupt+0x38>)
 8007028:	2200      	movs	r2, #0
 800702a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800702c:	4b0a      	ldr	r3, [pc, #40]	@ (8007058 <vPortSetupTimerInterrupt+0x3c>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a0a      	ldr	r2, [pc, #40]	@ (800705c <vPortSetupTimerInterrupt+0x40>)
 8007032:	fba2 2303 	umull	r2, r3, r2, r3
 8007036:	099b      	lsrs	r3, r3, #6
 8007038:	4a09      	ldr	r2, [pc, #36]	@ (8007060 <vPortSetupTimerInterrupt+0x44>)
 800703a:	3b01      	subs	r3, #1
 800703c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800703e:	4b04      	ldr	r3, [pc, #16]	@ (8007050 <vPortSetupTimerInterrupt+0x34>)
 8007040:	2207      	movs	r2, #7
 8007042:	601a      	str	r2, [r3, #0]
}
 8007044:	bf00      	nop
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	e000e010 	.word	0xe000e010
 8007054:	e000e018 	.word	0xe000e018
 8007058:	2000000c 	.word	0x2000000c
 800705c:	10624dd3 	.word	0x10624dd3
 8007060:	e000e014 	.word	0xe000e014

08007064 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007064:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007074 <vPortEnableVFP+0x10>
 8007068:	6801      	ldr	r1, [r0, #0]
 800706a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800706e:	6001      	str	r1, [r0, #0]
 8007070:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007072:	bf00      	nop
 8007074:	e000ed88 	.word	0xe000ed88

08007078 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b08a      	sub	sp, #40	@ 0x28
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007080:	2300      	movs	r3, #0
 8007082:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007084:	f7ff fade 	bl	8006644 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007088:	4b5c      	ldr	r3, [pc, #368]	@ (80071fc <pvPortMalloc+0x184>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007090:	f000 f924 	bl	80072dc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007094:	4b5a      	ldr	r3, [pc, #360]	@ (8007200 <pvPortMalloc+0x188>)
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4013      	ands	r3, r2
 800709c:	2b00      	cmp	r3, #0
 800709e:	f040 8095 	bne.w	80071cc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d01e      	beq.n	80070e6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80070a8:	2208      	movs	r2, #8
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4413      	add	r3, r2
 80070ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f003 0307 	and.w	r3, r3, #7
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d015      	beq.n	80070e6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f023 0307 	bic.w	r3, r3, #7
 80070c0:	3308      	adds	r3, #8
 80070c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f003 0307 	and.w	r3, r3, #7
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00b      	beq.n	80070e6 <pvPortMalloc+0x6e>
	__asm volatile
 80070ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	617b      	str	r3, [r7, #20]
}
 80070e0:	bf00      	nop
 80070e2:	bf00      	nop
 80070e4:	e7fd      	b.n	80070e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d06f      	beq.n	80071cc <pvPortMalloc+0x154>
 80070ec:	4b45      	ldr	r3, [pc, #276]	@ (8007204 <pvPortMalloc+0x18c>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d86a      	bhi.n	80071cc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80070f6:	4b44      	ldr	r3, [pc, #272]	@ (8007208 <pvPortMalloc+0x190>)
 80070f8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80070fa:	4b43      	ldr	r3, [pc, #268]	@ (8007208 <pvPortMalloc+0x190>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007100:	e004      	b.n	800710c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800710c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	429a      	cmp	r2, r3
 8007114:	d903      	bls.n	800711e <pvPortMalloc+0xa6>
 8007116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1f1      	bne.n	8007102 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800711e:	4b37      	ldr	r3, [pc, #220]	@ (80071fc <pvPortMalloc+0x184>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007124:	429a      	cmp	r2, r3
 8007126:	d051      	beq.n	80071cc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007128:	6a3b      	ldr	r3, [r7, #32]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2208      	movs	r2, #8
 800712e:	4413      	add	r3, r2
 8007130:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800713a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713c:	685a      	ldr	r2, [r3, #4]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	1ad2      	subs	r2, r2, r3
 8007142:	2308      	movs	r3, #8
 8007144:	005b      	lsls	r3, r3, #1
 8007146:	429a      	cmp	r2, r3
 8007148:	d920      	bls.n	800718c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800714a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4413      	add	r3, r2
 8007150:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	f003 0307 	and.w	r3, r3, #7
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00b      	beq.n	8007174 <pvPortMalloc+0xfc>
	__asm volatile
 800715c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007160:	f383 8811 	msr	BASEPRI, r3
 8007164:	f3bf 8f6f 	isb	sy
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	613b      	str	r3, [r7, #16]
}
 800716e:	bf00      	nop
 8007170:	bf00      	nop
 8007172:	e7fd      	b.n	8007170 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	1ad2      	subs	r2, r2, r3
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007186:	69b8      	ldr	r0, [r7, #24]
 8007188:	f000 f90a 	bl	80073a0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800718c:	4b1d      	ldr	r3, [pc, #116]	@ (8007204 <pvPortMalloc+0x18c>)
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	4a1b      	ldr	r2, [pc, #108]	@ (8007204 <pvPortMalloc+0x18c>)
 8007198:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800719a:	4b1a      	ldr	r3, [pc, #104]	@ (8007204 <pvPortMalloc+0x18c>)
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	4b1b      	ldr	r3, [pc, #108]	@ (800720c <pvPortMalloc+0x194>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d203      	bcs.n	80071ae <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071a6:	4b17      	ldr	r3, [pc, #92]	@ (8007204 <pvPortMalloc+0x18c>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a18      	ldr	r2, [pc, #96]	@ (800720c <pvPortMalloc+0x194>)
 80071ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	4b13      	ldr	r3, [pc, #76]	@ (8007200 <pvPortMalloc+0x188>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	431a      	orrs	r2, r3
 80071b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071be:	2200      	movs	r2, #0
 80071c0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071c2:	4b13      	ldr	r3, [pc, #76]	@ (8007210 <pvPortMalloc+0x198>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3301      	adds	r3, #1
 80071c8:	4a11      	ldr	r2, [pc, #68]	@ (8007210 <pvPortMalloc+0x198>)
 80071ca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071cc:	f7ff fa48 	bl	8006660 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	f003 0307 	and.w	r3, r3, #7
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00b      	beq.n	80071f2 <pvPortMalloc+0x17a>
	__asm volatile
 80071da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071de:	f383 8811 	msr	BASEPRI, r3
 80071e2:	f3bf 8f6f 	isb	sy
 80071e6:	f3bf 8f4f 	dsb	sy
 80071ea:	60fb      	str	r3, [r7, #12]
}
 80071ec:	bf00      	nop
 80071ee:	bf00      	nop
 80071f0:	e7fd      	b.n	80071ee <pvPortMalloc+0x176>
	return pvReturn;
 80071f2:	69fb      	ldr	r3, [r7, #28]
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3728      	adds	r7, #40	@ 0x28
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	20004e20 	.word	0x20004e20
 8007200:	20004e34 	.word	0x20004e34
 8007204:	20004e24 	.word	0x20004e24
 8007208:	20004e18 	.word	0x20004e18
 800720c:	20004e28 	.word	0x20004e28
 8007210:	20004e2c 	.word	0x20004e2c

08007214 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b086      	sub	sp, #24
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d04f      	beq.n	80072c6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007226:	2308      	movs	r3, #8
 8007228:	425b      	negs	r3, r3
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	4413      	add	r3, r2
 800722e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	685a      	ldr	r2, [r3, #4]
 8007238:	4b25      	ldr	r3, [pc, #148]	@ (80072d0 <vPortFree+0xbc>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4013      	ands	r3, r2
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10b      	bne.n	800725a <vPortFree+0x46>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	60fb      	str	r3, [r7, #12]
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	e7fd      	b.n	8007256 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00b      	beq.n	800727a <vPortFree+0x66>
	__asm volatile
 8007262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007266:	f383 8811 	msr	BASEPRI, r3
 800726a:	f3bf 8f6f 	isb	sy
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	60bb      	str	r3, [r7, #8]
}
 8007274:	bf00      	nop
 8007276:	bf00      	nop
 8007278:	e7fd      	b.n	8007276 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	4b14      	ldr	r3, [pc, #80]	@ (80072d0 <vPortFree+0xbc>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4013      	ands	r3, r2
 8007284:	2b00      	cmp	r3, #0
 8007286:	d01e      	beq.n	80072c6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d11a      	bne.n	80072c6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	4b0e      	ldr	r3, [pc, #56]	@ (80072d0 <vPortFree+0xbc>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	43db      	mvns	r3, r3
 800729a:	401a      	ands	r2, r3
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072a0:	f7ff f9d0 	bl	8006644 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	685a      	ldr	r2, [r3, #4]
 80072a8:	4b0a      	ldr	r3, [pc, #40]	@ (80072d4 <vPortFree+0xc0>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4413      	add	r3, r2
 80072ae:	4a09      	ldr	r2, [pc, #36]	@ (80072d4 <vPortFree+0xc0>)
 80072b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072b2:	6938      	ldr	r0, [r7, #16]
 80072b4:	f000 f874 	bl	80073a0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072b8:	4b07      	ldr	r3, [pc, #28]	@ (80072d8 <vPortFree+0xc4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	3301      	adds	r3, #1
 80072be:	4a06      	ldr	r2, [pc, #24]	@ (80072d8 <vPortFree+0xc4>)
 80072c0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072c2:	f7ff f9cd 	bl	8006660 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072c6:	bf00      	nop
 80072c8:	3718      	adds	r7, #24
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	20004e34 	.word	0x20004e34
 80072d4:	20004e24 	.word	0x20004e24
 80072d8:	20004e30 	.word	0x20004e30

080072dc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072e2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80072e6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80072e8:	4b27      	ldr	r3, [pc, #156]	@ (8007388 <prvHeapInit+0xac>)
 80072ea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f003 0307 	and.w	r3, r3, #7
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d00c      	beq.n	8007310 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3307      	adds	r3, #7
 80072fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f023 0307 	bic.w	r3, r3, #7
 8007302:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007304:	68ba      	ldr	r2, [r7, #8]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	4a1f      	ldr	r2, [pc, #124]	@ (8007388 <prvHeapInit+0xac>)
 800730c:	4413      	add	r3, r2
 800730e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007314:	4a1d      	ldr	r2, [pc, #116]	@ (800738c <prvHeapInit+0xb0>)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800731a:	4b1c      	ldr	r3, [pc, #112]	@ (800738c <prvHeapInit+0xb0>)
 800731c:	2200      	movs	r2, #0
 800731e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	4413      	add	r3, r2
 8007326:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007328:	2208      	movs	r2, #8
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	1a9b      	subs	r3, r3, r2
 800732e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f023 0307 	bic.w	r3, r3, #7
 8007336:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	4a15      	ldr	r2, [pc, #84]	@ (8007390 <prvHeapInit+0xb4>)
 800733c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800733e:	4b14      	ldr	r3, [pc, #80]	@ (8007390 <prvHeapInit+0xb4>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2200      	movs	r2, #0
 8007344:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007346:	4b12      	ldr	r3, [pc, #72]	@ (8007390 <prvHeapInit+0xb4>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2200      	movs	r2, #0
 800734c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	1ad2      	subs	r2, r2, r3
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800735c:	4b0c      	ldr	r3, [pc, #48]	@ (8007390 <prvHeapInit+0xb4>)
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	4a0a      	ldr	r2, [pc, #40]	@ (8007394 <prvHeapInit+0xb8>)
 800736a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	4a09      	ldr	r2, [pc, #36]	@ (8007398 <prvHeapInit+0xbc>)
 8007372:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007374:	4b09      	ldr	r3, [pc, #36]	@ (800739c <prvHeapInit+0xc0>)
 8007376:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800737a:	601a      	str	r2, [r3, #0]
}
 800737c:	bf00      	nop
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr
 8007388:	20001218 	.word	0x20001218
 800738c:	20004e18 	.word	0x20004e18
 8007390:	20004e20 	.word	0x20004e20
 8007394:	20004e28 	.word	0x20004e28
 8007398:	20004e24 	.word	0x20004e24
 800739c:	20004e34 	.word	0x20004e34

080073a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073a8:	4b28      	ldr	r3, [pc, #160]	@ (800744c <prvInsertBlockIntoFreeList+0xac>)
 80073aa:	60fb      	str	r3, [r7, #12]
 80073ac:	e002      	b.n	80073b4 <prvInsertBlockIntoFreeList+0x14>
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d8f7      	bhi.n	80073ae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	68ba      	ldr	r2, [r7, #8]
 80073c8:	4413      	add	r3, r2
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d108      	bne.n	80073e2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	441a      	add	r2, r3
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	68ba      	ldr	r2, [r7, #8]
 80073ec:	441a      	add	r2, r3
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d118      	bne.n	8007428 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	4b15      	ldr	r3, [pc, #84]	@ (8007450 <prvInsertBlockIntoFreeList+0xb0>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	429a      	cmp	r2, r3
 8007400:	d00d      	beq.n	800741e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	441a      	add	r2, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	e008      	b.n	8007430 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800741e:	4b0c      	ldr	r3, [pc, #48]	@ (8007450 <prvInsertBlockIntoFreeList+0xb0>)
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	601a      	str	r2, [r3, #0]
 8007426:	e003      	b.n	8007430 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	429a      	cmp	r2, r3
 8007436:	d002      	beq.n	800743e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800743e:	bf00      	nop
 8007440:	3714      	adds	r7, #20
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr
 800744a:	bf00      	nop
 800744c:	20004e18 	.word	0x20004e18
 8007450:	20004e20 	.word	0x20004e20

08007454 <__cvt>:
 8007454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007458:	ec57 6b10 	vmov	r6, r7, d0
 800745c:	2f00      	cmp	r7, #0
 800745e:	460c      	mov	r4, r1
 8007460:	4619      	mov	r1, r3
 8007462:	463b      	mov	r3, r7
 8007464:	bfbb      	ittet	lt
 8007466:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800746a:	461f      	movlt	r7, r3
 800746c:	2300      	movge	r3, #0
 800746e:	232d      	movlt	r3, #45	@ 0x2d
 8007470:	700b      	strb	r3, [r1, #0]
 8007472:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007474:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007478:	4691      	mov	r9, r2
 800747a:	f023 0820 	bic.w	r8, r3, #32
 800747e:	bfbc      	itt	lt
 8007480:	4632      	movlt	r2, r6
 8007482:	4616      	movlt	r6, r2
 8007484:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007488:	d005      	beq.n	8007496 <__cvt+0x42>
 800748a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800748e:	d100      	bne.n	8007492 <__cvt+0x3e>
 8007490:	3401      	adds	r4, #1
 8007492:	2102      	movs	r1, #2
 8007494:	e000      	b.n	8007498 <__cvt+0x44>
 8007496:	2103      	movs	r1, #3
 8007498:	ab03      	add	r3, sp, #12
 800749a:	9301      	str	r3, [sp, #4]
 800749c:	ab02      	add	r3, sp, #8
 800749e:	9300      	str	r3, [sp, #0]
 80074a0:	ec47 6b10 	vmov	d0, r6, r7
 80074a4:	4653      	mov	r3, sl
 80074a6:	4622      	mov	r2, r4
 80074a8:	f000 fe9e 	bl	80081e8 <_dtoa_r>
 80074ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80074b0:	4605      	mov	r5, r0
 80074b2:	d119      	bne.n	80074e8 <__cvt+0x94>
 80074b4:	f019 0f01 	tst.w	r9, #1
 80074b8:	d00e      	beq.n	80074d8 <__cvt+0x84>
 80074ba:	eb00 0904 	add.w	r9, r0, r4
 80074be:	2200      	movs	r2, #0
 80074c0:	2300      	movs	r3, #0
 80074c2:	4630      	mov	r0, r6
 80074c4:	4639      	mov	r1, r7
 80074c6:	f7f9 faff 	bl	8000ac8 <__aeabi_dcmpeq>
 80074ca:	b108      	cbz	r0, 80074d0 <__cvt+0x7c>
 80074cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80074d0:	2230      	movs	r2, #48	@ 0x30
 80074d2:	9b03      	ldr	r3, [sp, #12]
 80074d4:	454b      	cmp	r3, r9
 80074d6:	d31e      	bcc.n	8007516 <__cvt+0xc2>
 80074d8:	9b03      	ldr	r3, [sp, #12]
 80074da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074dc:	1b5b      	subs	r3, r3, r5
 80074de:	4628      	mov	r0, r5
 80074e0:	6013      	str	r3, [r2, #0]
 80074e2:	b004      	add	sp, #16
 80074e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80074ec:	eb00 0904 	add.w	r9, r0, r4
 80074f0:	d1e5      	bne.n	80074be <__cvt+0x6a>
 80074f2:	7803      	ldrb	r3, [r0, #0]
 80074f4:	2b30      	cmp	r3, #48	@ 0x30
 80074f6:	d10a      	bne.n	800750e <__cvt+0xba>
 80074f8:	2200      	movs	r2, #0
 80074fa:	2300      	movs	r3, #0
 80074fc:	4630      	mov	r0, r6
 80074fe:	4639      	mov	r1, r7
 8007500:	f7f9 fae2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007504:	b918      	cbnz	r0, 800750e <__cvt+0xba>
 8007506:	f1c4 0401 	rsb	r4, r4, #1
 800750a:	f8ca 4000 	str.w	r4, [sl]
 800750e:	f8da 3000 	ldr.w	r3, [sl]
 8007512:	4499      	add	r9, r3
 8007514:	e7d3      	b.n	80074be <__cvt+0x6a>
 8007516:	1c59      	adds	r1, r3, #1
 8007518:	9103      	str	r1, [sp, #12]
 800751a:	701a      	strb	r2, [r3, #0]
 800751c:	e7d9      	b.n	80074d2 <__cvt+0x7e>

0800751e <__exponent>:
 800751e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007520:	2900      	cmp	r1, #0
 8007522:	bfba      	itte	lt
 8007524:	4249      	neglt	r1, r1
 8007526:	232d      	movlt	r3, #45	@ 0x2d
 8007528:	232b      	movge	r3, #43	@ 0x2b
 800752a:	2909      	cmp	r1, #9
 800752c:	7002      	strb	r2, [r0, #0]
 800752e:	7043      	strb	r3, [r0, #1]
 8007530:	dd29      	ble.n	8007586 <__exponent+0x68>
 8007532:	f10d 0307 	add.w	r3, sp, #7
 8007536:	461d      	mov	r5, r3
 8007538:	270a      	movs	r7, #10
 800753a:	461a      	mov	r2, r3
 800753c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007540:	fb07 1416 	mls	r4, r7, r6, r1
 8007544:	3430      	adds	r4, #48	@ 0x30
 8007546:	f802 4c01 	strb.w	r4, [r2, #-1]
 800754a:	460c      	mov	r4, r1
 800754c:	2c63      	cmp	r4, #99	@ 0x63
 800754e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007552:	4631      	mov	r1, r6
 8007554:	dcf1      	bgt.n	800753a <__exponent+0x1c>
 8007556:	3130      	adds	r1, #48	@ 0x30
 8007558:	1e94      	subs	r4, r2, #2
 800755a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800755e:	1c41      	adds	r1, r0, #1
 8007560:	4623      	mov	r3, r4
 8007562:	42ab      	cmp	r3, r5
 8007564:	d30a      	bcc.n	800757c <__exponent+0x5e>
 8007566:	f10d 0309 	add.w	r3, sp, #9
 800756a:	1a9b      	subs	r3, r3, r2
 800756c:	42ac      	cmp	r4, r5
 800756e:	bf88      	it	hi
 8007570:	2300      	movhi	r3, #0
 8007572:	3302      	adds	r3, #2
 8007574:	4403      	add	r3, r0
 8007576:	1a18      	subs	r0, r3, r0
 8007578:	b003      	add	sp, #12
 800757a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800757c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007580:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007584:	e7ed      	b.n	8007562 <__exponent+0x44>
 8007586:	2330      	movs	r3, #48	@ 0x30
 8007588:	3130      	adds	r1, #48	@ 0x30
 800758a:	7083      	strb	r3, [r0, #2]
 800758c:	70c1      	strb	r1, [r0, #3]
 800758e:	1d03      	adds	r3, r0, #4
 8007590:	e7f1      	b.n	8007576 <__exponent+0x58>
	...

08007594 <_printf_float>:
 8007594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007598:	b08d      	sub	sp, #52	@ 0x34
 800759a:	460c      	mov	r4, r1
 800759c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80075a0:	4616      	mov	r6, r2
 80075a2:	461f      	mov	r7, r3
 80075a4:	4605      	mov	r5, r0
 80075a6:	f000 fcbb 	bl	8007f20 <_localeconv_r>
 80075aa:	6803      	ldr	r3, [r0, #0]
 80075ac:	9304      	str	r3, [sp, #16]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7f8 fe5e 	bl	8000270 <strlen>
 80075b4:	2300      	movs	r3, #0
 80075b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80075b8:	f8d8 3000 	ldr.w	r3, [r8]
 80075bc:	9005      	str	r0, [sp, #20]
 80075be:	3307      	adds	r3, #7
 80075c0:	f023 0307 	bic.w	r3, r3, #7
 80075c4:	f103 0208 	add.w	r2, r3, #8
 80075c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80075cc:	f8d4 b000 	ldr.w	fp, [r4]
 80075d0:	f8c8 2000 	str.w	r2, [r8]
 80075d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80075dc:	9307      	str	r3, [sp, #28]
 80075de:	f8cd 8018 	str.w	r8, [sp, #24]
 80075e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80075e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075ea:	4b9c      	ldr	r3, [pc, #624]	@ (800785c <_printf_float+0x2c8>)
 80075ec:	f04f 32ff 	mov.w	r2, #4294967295
 80075f0:	f7f9 fa9c 	bl	8000b2c <__aeabi_dcmpun>
 80075f4:	bb70      	cbnz	r0, 8007654 <_printf_float+0xc0>
 80075f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075fa:	4b98      	ldr	r3, [pc, #608]	@ (800785c <_printf_float+0x2c8>)
 80075fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007600:	f7f9 fa76 	bl	8000af0 <__aeabi_dcmple>
 8007604:	bb30      	cbnz	r0, 8007654 <_printf_float+0xc0>
 8007606:	2200      	movs	r2, #0
 8007608:	2300      	movs	r3, #0
 800760a:	4640      	mov	r0, r8
 800760c:	4649      	mov	r1, r9
 800760e:	f7f9 fa65 	bl	8000adc <__aeabi_dcmplt>
 8007612:	b110      	cbz	r0, 800761a <_printf_float+0x86>
 8007614:	232d      	movs	r3, #45	@ 0x2d
 8007616:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800761a:	4a91      	ldr	r2, [pc, #580]	@ (8007860 <_printf_float+0x2cc>)
 800761c:	4b91      	ldr	r3, [pc, #580]	@ (8007864 <_printf_float+0x2d0>)
 800761e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007622:	bf94      	ite	ls
 8007624:	4690      	movls	r8, r2
 8007626:	4698      	movhi	r8, r3
 8007628:	2303      	movs	r3, #3
 800762a:	6123      	str	r3, [r4, #16]
 800762c:	f02b 0304 	bic.w	r3, fp, #4
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	f04f 0900 	mov.w	r9, #0
 8007636:	9700      	str	r7, [sp, #0]
 8007638:	4633      	mov	r3, r6
 800763a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800763c:	4621      	mov	r1, r4
 800763e:	4628      	mov	r0, r5
 8007640:	f000 f9d2 	bl	80079e8 <_printf_common>
 8007644:	3001      	adds	r0, #1
 8007646:	f040 808d 	bne.w	8007764 <_printf_float+0x1d0>
 800764a:	f04f 30ff 	mov.w	r0, #4294967295
 800764e:	b00d      	add	sp, #52	@ 0x34
 8007650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007654:	4642      	mov	r2, r8
 8007656:	464b      	mov	r3, r9
 8007658:	4640      	mov	r0, r8
 800765a:	4649      	mov	r1, r9
 800765c:	f7f9 fa66 	bl	8000b2c <__aeabi_dcmpun>
 8007660:	b140      	cbz	r0, 8007674 <_printf_float+0xe0>
 8007662:	464b      	mov	r3, r9
 8007664:	2b00      	cmp	r3, #0
 8007666:	bfbc      	itt	lt
 8007668:	232d      	movlt	r3, #45	@ 0x2d
 800766a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800766e:	4a7e      	ldr	r2, [pc, #504]	@ (8007868 <_printf_float+0x2d4>)
 8007670:	4b7e      	ldr	r3, [pc, #504]	@ (800786c <_printf_float+0x2d8>)
 8007672:	e7d4      	b.n	800761e <_printf_float+0x8a>
 8007674:	6863      	ldr	r3, [r4, #4]
 8007676:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800767a:	9206      	str	r2, [sp, #24]
 800767c:	1c5a      	adds	r2, r3, #1
 800767e:	d13b      	bne.n	80076f8 <_printf_float+0x164>
 8007680:	2306      	movs	r3, #6
 8007682:	6063      	str	r3, [r4, #4]
 8007684:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007688:	2300      	movs	r3, #0
 800768a:	6022      	str	r2, [r4, #0]
 800768c:	9303      	str	r3, [sp, #12]
 800768e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007690:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007694:	ab09      	add	r3, sp, #36	@ 0x24
 8007696:	9300      	str	r3, [sp, #0]
 8007698:	6861      	ldr	r1, [r4, #4]
 800769a:	ec49 8b10 	vmov	d0, r8, r9
 800769e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80076a2:	4628      	mov	r0, r5
 80076a4:	f7ff fed6 	bl	8007454 <__cvt>
 80076a8:	9b06      	ldr	r3, [sp, #24]
 80076aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80076ac:	2b47      	cmp	r3, #71	@ 0x47
 80076ae:	4680      	mov	r8, r0
 80076b0:	d129      	bne.n	8007706 <_printf_float+0x172>
 80076b2:	1cc8      	adds	r0, r1, #3
 80076b4:	db02      	blt.n	80076bc <_printf_float+0x128>
 80076b6:	6863      	ldr	r3, [r4, #4]
 80076b8:	4299      	cmp	r1, r3
 80076ba:	dd41      	ble.n	8007740 <_printf_float+0x1ac>
 80076bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80076c0:	fa5f fa8a 	uxtb.w	sl, sl
 80076c4:	3901      	subs	r1, #1
 80076c6:	4652      	mov	r2, sl
 80076c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80076cc:	9109      	str	r1, [sp, #36]	@ 0x24
 80076ce:	f7ff ff26 	bl	800751e <__exponent>
 80076d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076d4:	1813      	adds	r3, r2, r0
 80076d6:	2a01      	cmp	r2, #1
 80076d8:	4681      	mov	r9, r0
 80076da:	6123      	str	r3, [r4, #16]
 80076dc:	dc02      	bgt.n	80076e4 <_printf_float+0x150>
 80076de:	6822      	ldr	r2, [r4, #0]
 80076e0:	07d2      	lsls	r2, r2, #31
 80076e2:	d501      	bpl.n	80076e8 <_printf_float+0x154>
 80076e4:	3301      	adds	r3, #1
 80076e6:	6123      	str	r3, [r4, #16]
 80076e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d0a2      	beq.n	8007636 <_printf_float+0xa2>
 80076f0:	232d      	movs	r3, #45	@ 0x2d
 80076f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076f6:	e79e      	b.n	8007636 <_printf_float+0xa2>
 80076f8:	9a06      	ldr	r2, [sp, #24]
 80076fa:	2a47      	cmp	r2, #71	@ 0x47
 80076fc:	d1c2      	bne.n	8007684 <_printf_float+0xf0>
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1c0      	bne.n	8007684 <_printf_float+0xf0>
 8007702:	2301      	movs	r3, #1
 8007704:	e7bd      	b.n	8007682 <_printf_float+0xee>
 8007706:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800770a:	d9db      	bls.n	80076c4 <_printf_float+0x130>
 800770c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007710:	d118      	bne.n	8007744 <_printf_float+0x1b0>
 8007712:	2900      	cmp	r1, #0
 8007714:	6863      	ldr	r3, [r4, #4]
 8007716:	dd0b      	ble.n	8007730 <_printf_float+0x19c>
 8007718:	6121      	str	r1, [r4, #16]
 800771a:	b913      	cbnz	r3, 8007722 <_printf_float+0x18e>
 800771c:	6822      	ldr	r2, [r4, #0]
 800771e:	07d0      	lsls	r0, r2, #31
 8007720:	d502      	bpl.n	8007728 <_printf_float+0x194>
 8007722:	3301      	adds	r3, #1
 8007724:	440b      	add	r3, r1
 8007726:	6123      	str	r3, [r4, #16]
 8007728:	65a1      	str	r1, [r4, #88]	@ 0x58
 800772a:	f04f 0900 	mov.w	r9, #0
 800772e:	e7db      	b.n	80076e8 <_printf_float+0x154>
 8007730:	b913      	cbnz	r3, 8007738 <_printf_float+0x1a4>
 8007732:	6822      	ldr	r2, [r4, #0]
 8007734:	07d2      	lsls	r2, r2, #31
 8007736:	d501      	bpl.n	800773c <_printf_float+0x1a8>
 8007738:	3302      	adds	r3, #2
 800773a:	e7f4      	b.n	8007726 <_printf_float+0x192>
 800773c:	2301      	movs	r3, #1
 800773e:	e7f2      	b.n	8007726 <_printf_float+0x192>
 8007740:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007744:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007746:	4299      	cmp	r1, r3
 8007748:	db05      	blt.n	8007756 <_printf_float+0x1c2>
 800774a:	6823      	ldr	r3, [r4, #0]
 800774c:	6121      	str	r1, [r4, #16]
 800774e:	07d8      	lsls	r0, r3, #31
 8007750:	d5ea      	bpl.n	8007728 <_printf_float+0x194>
 8007752:	1c4b      	adds	r3, r1, #1
 8007754:	e7e7      	b.n	8007726 <_printf_float+0x192>
 8007756:	2900      	cmp	r1, #0
 8007758:	bfd4      	ite	le
 800775a:	f1c1 0202 	rsble	r2, r1, #2
 800775e:	2201      	movgt	r2, #1
 8007760:	4413      	add	r3, r2
 8007762:	e7e0      	b.n	8007726 <_printf_float+0x192>
 8007764:	6823      	ldr	r3, [r4, #0]
 8007766:	055a      	lsls	r2, r3, #21
 8007768:	d407      	bmi.n	800777a <_printf_float+0x1e6>
 800776a:	6923      	ldr	r3, [r4, #16]
 800776c:	4642      	mov	r2, r8
 800776e:	4631      	mov	r1, r6
 8007770:	4628      	mov	r0, r5
 8007772:	47b8      	blx	r7
 8007774:	3001      	adds	r0, #1
 8007776:	d12b      	bne.n	80077d0 <_printf_float+0x23c>
 8007778:	e767      	b.n	800764a <_printf_float+0xb6>
 800777a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800777e:	f240 80dd 	bls.w	800793c <_printf_float+0x3a8>
 8007782:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007786:	2200      	movs	r2, #0
 8007788:	2300      	movs	r3, #0
 800778a:	f7f9 f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 800778e:	2800      	cmp	r0, #0
 8007790:	d033      	beq.n	80077fa <_printf_float+0x266>
 8007792:	4a37      	ldr	r2, [pc, #220]	@ (8007870 <_printf_float+0x2dc>)
 8007794:	2301      	movs	r3, #1
 8007796:	4631      	mov	r1, r6
 8007798:	4628      	mov	r0, r5
 800779a:	47b8      	blx	r7
 800779c:	3001      	adds	r0, #1
 800779e:	f43f af54 	beq.w	800764a <_printf_float+0xb6>
 80077a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80077a6:	4543      	cmp	r3, r8
 80077a8:	db02      	blt.n	80077b0 <_printf_float+0x21c>
 80077aa:	6823      	ldr	r3, [r4, #0]
 80077ac:	07d8      	lsls	r0, r3, #31
 80077ae:	d50f      	bpl.n	80077d0 <_printf_float+0x23c>
 80077b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077b4:	4631      	mov	r1, r6
 80077b6:	4628      	mov	r0, r5
 80077b8:	47b8      	blx	r7
 80077ba:	3001      	adds	r0, #1
 80077bc:	f43f af45 	beq.w	800764a <_printf_float+0xb6>
 80077c0:	f04f 0900 	mov.w	r9, #0
 80077c4:	f108 38ff 	add.w	r8, r8, #4294967295
 80077c8:	f104 0a1a 	add.w	sl, r4, #26
 80077cc:	45c8      	cmp	r8, r9
 80077ce:	dc09      	bgt.n	80077e4 <_printf_float+0x250>
 80077d0:	6823      	ldr	r3, [r4, #0]
 80077d2:	079b      	lsls	r3, r3, #30
 80077d4:	f100 8103 	bmi.w	80079de <_printf_float+0x44a>
 80077d8:	68e0      	ldr	r0, [r4, #12]
 80077da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077dc:	4298      	cmp	r0, r3
 80077de:	bfb8      	it	lt
 80077e0:	4618      	movlt	r0, r3
 80077e2:	e734      	b.n	800764e <_printf_float+0xba>
 80077e4:	2301      	movs	r3, #1
 80077e6:	4652      	mov	r2, sl
 80077e8:	4631      	mov	r1, r6
 80077ea:	4628      	mov	r0, r5
 80077ec:	47b8      	blx	r7
 80077ee:	3001      	adds	r0, #1
 80077f0:	f43f af2b 	beq.w	800764a <_printf_float+0xb6>
 80077f4:	f109 0901 	add.w	r9, r9, #1
 80077f8:	e7e8      	b.n	80077cc <_printf_float+0x238>
 80077fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dc39      	bgt.n	8007874 <_printf_float+0x2e0>
 8007800:	4a1b      	ldr	r2, [pc, #108]	@ (8007870 <_printf_float+0x2dc>)
 8007802:	2301      	movs	r3, #1
 8007804:	4631      	mov	r1, r6
 8007806:	4628      	mov	r0, r5
 8007808:	47b8      	blx	r7
 800780a:	3001      	adds	r0, #1
 800780c:	f43f af1d 	beq.w	800764a <_printf_float+0xb6>
 8007810:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007814:	ea59 0303 	orrs.w	r3, r9, r3
 8007818:	d102      	bne.n	8007820 <_printf_float+0x28c>
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	07d9      	lsls	r1, r3, #31
 800781e:	d5d7      	bpl.n	80077d0 <_printf_float+0x23c>
 8007820:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007824:	4631      	mov	r1, r6
 8007826:	4628      	mov	r0, r5
 8007828:	47b8      	blx	r7
 800782a:	3001      	adds	r0, #1
 800782c:	f43f af0d 	beq.w	800764a <_printf_float+0xb6>
 8007830:	f04f 0a00 	mov.w	sl, #0
 8007834:	f104 0b1a 	add.w	fp, r4, #26
 8007838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800783a:	425b      	negs	r3, r3
 800783c:	4553      	cmp	r3, sl
 800783e:	dc01      	bgt.n	8007844 <_printf_float+0x2b0>
 8007840:	464b      	mov	r3, r9
 8007842:	e793      	b.n	800776c <_printf_float+0x1d8>
 8007844:	2301      	movs	r3, #1
 8007846:	465a      	mov	r2, fp
 8007848:	4631      	mov	r1, r6
 800784a:	4628      	mov	r0, r5
 800784c:	47b8      	blx	r7
 800784e:	3001      	adds	r0, #1
 8007850:	f43f aefb 	beq.w	800764a <_printf_float+0xb6>
 8007854:	f10a 0a01 	add.w	sl, sl, #1
 8007858:	e7ee      	b.n	8007838 <_printf_float+0x2a4>
 800785a:	bf00      	nop
 800785c:	7fefffff 	.word	0x7fefffff
 8007860:	0800a744 	.word	0x0800a744
 8007864:	0800a748 	.word	0x0800a748
 8007868:	0800a74c 	.word	0x0800a74c
 800786c:	0800a750 	.word	0x0800a750
 8007870:	0800a754 	.word	0x0800a754
 8007874:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007876:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800787a:	4553      	cmp	r3, sl
 800787c:	bfa8      	it	ge
 800787e:	4653      	movge	r3, sl
 8007880:	2b00      	cmp	r3, #0
 8007882:	4699      	mov	r9, r3
 8007884:	dc36      	bgt.n	80078f4 <_printf_float+0x360>
 8007886:	f04f 0b00 	mov.w	fp, #0
 800788a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800788e:	f104 021a 	add.w	r2, r4, #26
 8007892:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007894:	9306      	str	r3, [sp, #24]
 8007896:	eba3 0309 	sub.w	r3, r3, r9
 800789a:	455b      	cmp	r3, fp
 800789c:	dc31      	bgt.n	8007902 <_printf_float+0x36e>
 800789e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078a0:	459a      	cmp	sl, r3
 80078a2:	dc3a      	bgt.n	800791a <_printf_float+0x386>
 80078a4:	6823      	ldr	r3, [r4, #0]
 80078a6:	07da      	lsls	r2, r3, #31
 80078a8:	d437      	bmi.n	800791a <_printf_float+0x386>
 80078aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078ac:	ebaa 0903 	sub.w	r9, sl, r3
 80078b0:	9b06      	ldr	r3, [sp, #24]
 80078b2:	ebaa 0303 	sub.w	r3, sl, r3
 80078b6:	4599      	cmp	r9, r3
 80078b8:	bfa8      	it	ge
 80078ba:	4699      	movge	r9, r3
 80078bc:	f1b9 0f00 	cmp.w	r9, #0
 80078c0:	dc33      	bgt.n	800792a <_printf_float+0x396>
 80078c2:	f04f 0800 	mov.w	r8, #0
 80078c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078ca:	f104 0b1a 	add.w	fp, r4, #26
 80078ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078d0:	ebaa 0303 	sub.w	r3, sl, r3
 80078d4:	eba3 0309 	sub.w	r3, r3, r9
 80078d8:	4543      	cmp	r3, r8
 80078da:	f77f af79 	ble.w	80077d0 <_printf_float+0x23c>
 80078de:	2301      	movs	r3, #1
 80078e0:	465a      	mov	r2, fp
 80078e2:	4631      	mov	r1, r6
 80078e4:	4628      	mov	r0, r5
 80078e6:	47b8      	blx	r7
 80078e8:	3001      	adds	r0, #1
 80078ea:	f43f aeae 	beq.w	800764a <_printf_float+0xb6>
 80078ee:	f108 0801 	add.w	r8, r8, #1
 80078f2:	e7ec      	b.n	80078ce <_printf_float+0x33a>
 80078f4:	4642      	mov	r2, r8
 80078f6:	4631      	mov	r1, r6
 80078f8:	4628      	mov	r0, r5
 80078fa:	47b8      	blx	r7
 80078fc:	3001      	adds	r0, #1
 80078fe:	d1c2      	bne.n	8007886 <_printf_float+0x2f2>
 8007900:	e6a3      	b.n	800764a <_printf_float+0xb6>
 8007902:	2301      	movs	r3, #1
 8007904:	4631      	mov	r1, r6
 8007906:	4628      	mov	r0, r5
 8007908:	9206      	str	r2, [sp, #24]
 800790a:	47b8      	blx	r7
 800790c:	3001      	adds	r0, #1
 800790e:	f43f ae9c 	beq.w	800764a <_printf_float+0xb6>
 8007912:	9a06      	ldr	r2, [sp, #24]
 8007914:	f10b 0b01 	add.w	fp, fp, #1
 8007918:	e7bb      	b.n	8007892 <_printf_float+0x2fe>
 800791a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800791e:	4631      	mov	r1, r6
 8007920:	4628      	mov	r0, r5
 8007922:	47b8      	blx	r7
 8007924:	3001      	adds	r0, #1
 8007926:	d1c0      	bne.n	80078aa <_printf_float+0x316>
 8007928:	e68f      	b.n	800764a <_printf_float+0xb6>
 800792a:	9a06      	ldr	r2, [sp, #24]
 800792c:	464b      	mov	r3, r9
 800792e:	4442      	add	r2, r8
 8007930:	4631      	mov	r1, r6
 8007932:	4628      	mov	r0, r5
 8007934:	47b8      	blx	r7
 8007936:	3001      	adds	r0, #1
 8007938:	d1c3      	bne.n	80078c2 <_printf_float+0x32e>
 800793a:	e686      	b.n	800764a <_printf_float+0xb6>
 800793c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007940:	f1ba 0f01 	cmp.w	sl, #1
 8007944:	dc01      	bgt.n	800794a <_printf_float+0x3b6>
 8007946:	07db      	lsls	r3, r3, #31
 8007948:	d536      	bpl.n	80079b8 <_printf_float+0x424>
 800794a:	2301      	movs	r3, #1
 800794c:	4642      	mov	r2, r8
 800794e:	4631      	mov	r1, r6
 8007950:	4628      	mov	r0, r5
 8007952:	47b8      	blx	r7
 8007954:	3001      	adds	r0, #1
 8007956:	f43f ae78 	beq.w	800764a <_printf_float+0xb6>
 800795a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800795e:	4631      	mov	r1, r6
 8007960:	4628      	mov	r0, r5
 8007962:	47b8      	blx	r7
 8007964:	3001      	adds	r0, #1
 8007966:	f43f ae70 	beq.w	800764a <_printf_float+0xb6>
 800796a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800796e:	2200      	movs	r2, #0
 8007970:	2300      	movs	r3, #0
 8007972:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007976:	f7f9 f8a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800797a:	b9c0      	cbnz	r0, 80079ae <_printf_float+0x41a>
 800797c:	4653      	mov	r3, sl
 800797e:	f108 0201 	add.w	r2, r8, #1
 8007982:	4631      	mov	r1, r6
 8007984:	4628      	mov	r0, r5
 8007986:	47b8      	blx	r7
 8007988:	3001      	adds	r0, #1
 800798a:	d10c      	bne.n	80079a6 <_printf_float+0x412>
 800798c:	e65d      	b.n	800764a <_printf_float+0xb6>
 800798e:	2301      	movs	r3, #1
 8007990:	465a      	mov	r2, fp
 8007992:	4631      	mov	r1, r6
 8007994:	4628      	mov	r0, r5
 8007996:	47b8      	blx	r7
 8007998:	3001      	adds	r0, #1
 800799a:	f43f ae56 	beq.w	800764a <_printf_float+0xb6>
 800799e:	f108 0801 	add.w	r8, r8, #1
 80079a2:	45d0      	cmp	r8, sl
 80079a4:	dbf3      	blt.n	800798e <_printf_float+0x3fa>
 80079a6:	464b      	mov	r3, r9
 80079a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80079ac:	e6df      	b.n	800776e <_printf_float+0x1da>
 80079ae:	f04f 0800 	mov.w	r8, #0
 80079b2:	f104 0b1a 	add.w	fp, r4, #26
 80079b6:	e7f4      	b.n	80079a2 <_printf_float+0x40e>
 80079b8:	2301      	movs	r3, #1
 80079ba:	4642      	mov	r2, r8
 80079bc:	e7e1      	b.n	8007982 <_printf_float+0x3ee>
 80079be:	2301      	movs	r3, #1
 80079c0:	464a      	mov	r2, r9
 80079c2:	4631      	mov	r1, r6
 80079c4:	4628      	mov	r0, r5
 80079c6:	47b8      	blx	r7
 80079c8:	3001      	adds	r0, #1
 80079ca:	f43f ae3e 	beq.w	800764a <_printf_float+0xb6>
 80079ce:	f108 0801 	add.w	r8, r8, #1
 80079d2:	68e3      	ldr	r3, [r4, #12]
 80079d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079d6:	1a5b      	subs	r3, r3, r1
 80079d8:	4543      	cmp	r3, r8
 80079da:	dcf0      	bgt.n	80079be <_printf_float+0x42a>
 80079dc:	e6fc      	b.n	80077d8 <_printf_float+0x244>
 80079de:	f04f 0800 	mov.w	r8, #0
 80079e2:	f104 0919 	add.w	r9, r4, #25
 80079e6:	e7f4      	b.n	80079d2 <_printf_float+0x43e>

080079e8 <_printf_common>:
 80079e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079ec:	4616      	mov	r6, r2
 80079ee:	4698      	mov	r8, r3
 80079f0:	688a      	ldr	r2, [r1, #8]
 80079f2:	690b      	ldr	r3, [r1, #16]
 80079f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80079f8:	4293      	cmp	r3, r2
 80079fa:	bfb8      	it	lt
 80079fc:	4613      	movlt	r3, r2
 80079fe:	6033      	str	r3, [r6, #0]
 8007a00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a04:	4607      	mov	r7, r0
 8007a06:	460c      	mov	r4, r1
 8007a08:	b10a      	cbz	r2, 8007a0e <_printf_common+0x26>
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	6033      	str	r3, [r6, #0]
 8007a0e:	6823      	ldr	r3, [r4, #0]
 8007a10:	0699      	lsls	r1, r3, #26
 8007a12:	bf42      	ittt	mi
 8007a14:	6833      	ldrmi	r3, [r6, #0]
 8007a16:	3302      	addmi	r3, #2
 8007a18:	6033      	strmi	r3, [r6, #0]
 8007a1a:	6825      	ldr	r5, [r4, #0]
 8007a1c:	f015 0506 	ands.w	r5, r5, #6
 8007a20:	d106      	bne.n	8007a30 <_printf_common+0x48>
 8007a22:	f104 0a19 	add.w	sl, r4, #25
 8007a26:	68e3      	ldr	r3, [r4, #12]
 8007a28:	6832      	ldr	r2, [r6, #0]
 8007a2a:	1a9b      	subs	r3, r3, r2
 8007a2c:	42ab      	cmp	r3, r5
 8007a2e:	dc26      	bgt.n	8007a7e <_printf_common+0x96>
 8007a30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a34:	6822      	ldr	r2, [r4, #0]
 8007a36:	3b00      	subs	r3, #0
 8007a38:	bf18      	it	ne
 8007a3a:	2301      	movne	r3, #1
 8007a3c:	0692      	lsls	r2, r2, #26
 8007a3e:	d42b      	bmi.n	8007a98 <_printf_common+0xb0>
 8007a40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a44:	4641      	mov	r1, r8
 8007a46:	4638      	mov	r0, r7
 8007a48:	47c8      	blx	r9
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	d01e      	beq.n	8007a8c <_printf_common+0xa4>
 8007a4e:	6823      	ldr	r3, [r4, #0]
 8007a50:	6922      	ldr	r2, [r4, #16]
 8007a52:	f003 0306 	and.w	r3, r3, #6
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	bf02      	ittt	eq
 8007a5a:	68e5      	ldreq	r5, [r4, #12]
 8007a5c:	6833      	ldreq	r3, [r6, #0]
 8007a5e:	1aed      	subeq	r5, r5, r3
 8007a60:	68a3      	ldr	r3, [r4, #8]
 8007a62:	bf0c      	ite	eq
 8007a64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a68:	2500      	movne	r5, #0
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	bfc4      	itt	gt
 8007a6e:	1a9b      	subgt	r3, r3, r2
 8007a70:	18ed      	addgt	r5, r5, r3
 8007a72:	2600      	movs	r6, #0
 8007a74:	341a      	adds	r4, #26
 8007a76:	42b5      	cmp	r5, r6
 8007a78:	d11a      	bne.n	8007ab0 <_printf_common+0xc8>
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	e008      	b.n	8007a90 <_printf_common+0xa8>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	4652      	mov	r2, sl
 8007a82:	4641      	mov	r1, r8
 8007a84:	4638      	mov	r0, r7
 8007a86:	47c8      	blx	r9
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d103      	bne.n	8007a94 <_printf_common+0xac>
 8007a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a94:	3501      	adds	r5, #1
 8007a96:	e7c6      	b.n	8007a26 <_printf_common+0x3e>
 8007a98:	18e1      	adds	r1, r4, r3
 8007a9a:	1c5a      	adds	r2, r3, #1
 8007a9c:	2030      	movs	r0, #48	@ 0x30
 8007a9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007aa2:	4422      	add	r2, r4
 8007aa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007aa8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007aac:	3302      	adds	r3, #2
 8007aae:	e7c7      	b.n	8007a40 <_printf_common+0x58>
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	4622      	mov	r2, r4
 8007ab4:	4641      	mov	r1, r8
 8007ab6:	4638      	mov	r0, r7
 8007ab8:	47c8      	blx	r9
 8007aba:	3001      	adds	r0, #1
 8007abc:	d0e6      	beq.n	8007a8c <_printf_common+0xa4>
 8007abe:	3601      	adds	r6, #1
 8007ac0:	e7d9      	b.n	8007a76 <_printf_common+0x8e>
	...

08007ac4 <_printf_i>:
 8007ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ac8:	7e0f      	ldrb	r7, [r1, #24]
 8007aca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007acc:	2f78      	cmp	r7, #120	@ 0x78
 8007ace:	4691      	mov	r9, r2
 8007ad0:	4680      	mov	r8, r0
 8007ad2:	460c      	mov	r4, r1
 8007ad4:	469a      	mov	sl, r3
 8007ad6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ada:	d807      	bhi.n	8007aec <_printf_i+0x28>
 8007adc:	2f62      	cmp	r7, #98	@ 0x62
 8007ade:	d80a      	bhi.n	8007af6 <_printf_i+0x32>
 8007ae0:	2f00      	cmp	r7, #0
 8007ae2:	f000 80d2 	beq.w	8007c8a <_printf_i+0x1c6>
 8007ae6:	2f58      	cmp	r7, #88	@ 0x58
 8007ae8:	f000 80b9 	beq.w	8007c5e <_printf_i+0x19a>
 8007aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007af0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007af4:	e03a      	b.n	8007b6c <_printf_i+0xa8>
 8007af6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007afa:	2b15      	cmp	r3, #21
 8007afc:	d8f6      	bhi.n	8007aec <_printf_i+0x28>
 8007afe:	a101      	add	r1, pc, #4	@ (adr r1, 8007b04 <_printf_i+0x40>)
 8007b00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b04:	08007b5d 	.word	0x08007b5d
 8007b08:	08007b71 	.word	0x08007b71
 8007b0c:	08007aed 	.word	0x08007aed
 8007b10:	08007aed 	.word	0x08007aed
 8007b14:	08007aed 	.word	0x08007aed
 8007b18:	08007aed 	.word	0x08007aed
 8007b1c:	08007b71 	.word	0x08007b71
 8007b20:	08007aed 	.word	0x08007aed
 8007b24:	08007aed 	.word	0x08007aed
 8007b28:	08007aed 	.word	0x08007aed
 8007b2c:	08007aed 	.word	0x08007aed
 8007b30:	08007c71 	.word	0x08007c71
 8007b34:	08007b9b 	.word	0x08007b9b
 8007b38:	08007c2b 	.word	0x08007c2b
 8007b3c:	08007aed 	.word	0x08007aed
 8007b40:	08007aed 	.word	0x08007aed
 8007b44:	08007c93 	.word	0x08007c93
 8007b48:	08007aed 	.word	0x08007aed
 8007b4c:	08007b9b 	.word	0x08007b9b
 8007b50:	08007aed 	.word	0x08007aed
 8007b54:	08007aed 	.word	0x08007aed
 8007b58:	08007c33 	.word	0x08007c33
 8007b5c:	6833      	ldr	r3, [r6, #0]
 8007b5e:	1d1a      	adds	r2, r3, #4
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	6032      	str	r2, [r6, #0]
 8007b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e09d      	b.n	8007cac <_printf_i+0x1e8>
 8007b70:	6833      	ldr	r3, [r6, #0]
 8007b72:	6820      	ldr	r0, [r4, #0]
 8007b74:	1d19      	adds	r1, r3, #4
 8007b76:	6031      	str	r1, [r6, #0]
 8007b78:	0606      	lsls	r6, r0, #24
 8007b7a:	d501      	bpl.n	8007b80 <_printf_i+0xbc>
 8007b7c:	681d      	ldr	r5, [r3, #0]
 8007b7e:	e003      	b.n	8007b88 <_printf_i+0xc4>
 8007b80:	0645      	lsls	r5, r0, #25
 8007b82:	d5fb      	bpl.n	8007b7c <_printf_i+0xb8>
 8007b84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b88:	2d00      	cmp	r5, #0
 8007b8a:	da03      	bge.n	8007b94 <_printf_i+0xd0>
 8007b8c:	232d      	movs	r3, #45	@ 0x2d
 8007b8e:	426d      	negs	r5, r5
 8007b90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b94:	4859      	ldr	r0, [pc, #356]	@ (8007cfc <_printf_i+0x238>)
 8007b96:	230a      	movs	r3, #10
 8007b98:	e011      	b.n	8007bbe <_printf_i+0xfa>
 8007b9a:	6821      	ldr	r1, [r4, #0]
 8007b9c:	6833      	ldr	r3, [r6, #0]
 8007b9e:	0608      	lsls	r0, r1, #24
 8007ba0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ba4:	d402      	bmi.n	8007bac <_printf_i+0xe8>
 8007ba6:	0649      	lsls	r1, r1, #25
 8007ba8:	bf48      	it	mi
 8007baa:	b2ad      	uxthmi	r5, r5
 8007bac:	2f6f      	cmp	r7, #111	@ 0x6f
 8007bae:	4853      	ldr	r0, [pc, #332]	@ (8007cfc <_printf_i+0x238>)
 8007bb0:	6033      	str	r3, [r6, #0]
 8007bb2:	bf14      	ite	ne
 8007bb4:	230a      	movne	r3, #10
 8007bb6:	2308      	moveq	r3, #8
 8007bb8:	2100      	movs	r1, #0
 8007bba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007bbe:	6866      	ldr	r6, [r4, #4]
 8007bc0:	60a6      	str	r6, [r4, #8]
 8007bc2:	2e00      	cmp	r6, #0
 8007bc4:	bfa2      	ittt	ge
 8007bc6:	6821      	ldrge	r1, [r4, #0]
 8007bc8:	f021 0104 	bicge.w	r1, r1, #4
 8007bcc:	6021      	strge	r1, [r4, #0]
 8007bce:	b90d      	cbnz	r5, 8007bd4 <_printf_i+0x110>
 8007bd0:	2e00      	cmp	r6, #0
 8007bd2:	d04b      	beq.n	8007c6c <_printf_i+0x1a8>
 8007bd4:	4616      	mov	r6, r2
 8007bd6:	fbb5 f1f3 	udiv	r1, r5, r3
 8007bda:	fb03 5711 	mls	r7, r3, r1, r5
 8007bde:	5dc7      	ldrb	r7, [r0, r7]
 8007be0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007be4:	462f      	mov	r7, r5
 8007be6:	42bb      	cmp	r3, r7
 8007be8:	460d      	mov	r5, r1
 8007bea:	d9f4      	bls.n	8007bd6 <_printf_i+0x112>
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d10b      	bne.n	8007c08 <_printf_i+0x144>
 8007bf0:	6823      	ldr	r3, [r4, #0]
 8007bf2:	07df      	lsls	r7, r3, #31
 8007bf4:	d508      	bpl.n	8007c08 <_printf_i+0x144>
 8007bf6:	6923      	ldr	r3, [r4, #16]
 8007bf8:	6861      	ldr	r1, [r4, #4]
 8007bfa:	4299      	cmp	r1, r3
 8007bfc:	bfde      	ittt	le
 8007bfe:	2330      	movle	r3, #48	@ 0x30
 8007c00:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c04:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c08:	1b92      	subs	r2, r2, r6
 8007c0a:	6122      	str	r2, [r4, #16]
 8007c0c:	f8cd a000 	str.w	sl, [sp]
 8007c10:	464b      	mov	r3, r9
 8007c12:	aa03      	add	r2, sp, #12
 8007c14:	4621      	mov	r1, r4
 8007c16:	4640      	mov	r0, r8
 8007c18:	f7ff fee6 	bl	80079e8 <_printf_common>
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	d14a      	bne.n	8007cb6 <_printf_i+0x1f2>
 8007c20:	f04f 30ff 	mov.w	r0, #4294967295
 8007c24:	b004      	add	sp, #16
 8007c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c2a:	6823      	ldr	r3, [r4, #0]
 8007c2c:	f043 0320 	orr.w	r3, r3, #32
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	4833      	ldr	r0, [pc, #204]	@ (8007d00 <_printf_i+0x23c>)
 8007c34:	2778      	movs	r7, #120	@ 0x78
 8007c36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c3a:	6823      	ldr	r3, [r4, #0]
 8007c3c:	6831      	ldr	r1, [r6, #0]
 8007c3e:	061f      	lsls	r7, r3, #24
 8007c40:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c44:	d402      	bmi.n	8007c4c <_printf_i+0x188>
 8007c46:	065f      	lsls	r7, r3, #25
 8007c48:	bf48      	it	mi
 8007c4a:	b2ad      	uxthmi	r5, r5
 8007c4c:	6031      	str	r1, [r6, #0]
 8007c4e:	07d9      	lsls	r1, r3, #31
 8007c50:	bf44      	itt	mi
 8007c52:	f043 0320 	orrmi.w	r3, r3, #32
 8007c56:	6023      	strmi	r3, [r4, #0]
 8007c58:	b11d      	cbz	r5, 8007c62 <_printf_i+0x19e>
 8007c5a:	2310      	movs	r3, #16
 8007c5c:	e7ac      	b.n	8007bb8 <_printf_i+0xf4>
 8007c5e:	4827      	ldr	r0, [pc, #156]	@ (8007cfc <_printf_i+0x238>)
 8007c60:	e7e9      	b.n	8007c36 <_printf_i+0x172>
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	f023 0320 	bic.w	r3, r3, #32
 8007c68:	6023      	str	r3, [r4, #0]
 8007c6a:	e7f6      	b.n	8007c5a <_printf_i+0x196>
 8007c6c:	4616      	mov	r6, r2
 8007c6e:	e7bd      	b.n	8007bec <_printf_i+0x128>
 8007c70:	6833      	ldr	r3, [r6, #0]
 8007c72:	6825      	ldr	r5, [r4, #0]
 8007c74:	6961      	ldr	r1, [r4, #20]
 8007c76:	1d18      	adds	r0, r3, #4
 8007c78:	6030      	str	r0, [r6, #0]
 8007c7a:	062e      	lsls	r6, r5, #24
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	d501      	bpl.n	8007c84 <_printf_i+0x1c0>
 8007c80:	6019      	str	r1, [r3, #0]
 8007c82:	e002      	b.n	8007c8a <_printf_i+0x1c6>
 8007c84:	0668      	lsls	r0, r5, #25
 8007c86:	d5fb      	bpl.n	8007c80 <_printf_i+0x1bc>
 8007c88:	8019      	strh	r1, [r3, #0]
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	6123      	str	r3, [r4, #16]
 8007c8e:	4616      	mov	r6, r2
 8007c90:	e7bc      	b.n	8007c0c <_printf_i+0x148>
 8007c92:	6833      	ldr	r3, [r6, #0]
 8007c94:	1d1a      	adds	r2, r3, #4
 8007c96:	6032      	str	r2, [r6, #0]
 8007c98:	681e      	ldr	r6, [r3, #0]
 8007c9a:	6862      	ldr	r2, [r4, #4]
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	f7f8 fa96 	bl	80001d0 <memchr>
 8007ca4:	b108      	cbz	r0, 8007caa <_printf_i+0x1e6>
 8007ca6:	1b80      	subs	r0, r0, r6
 8007ca8:	6060      	str	r0, [r4, #4]
 8007caa:	6863      	ldr	r3, [r4, #4]
 8007cac:	6123      	str	r3, [r4, #16]
 8007cae:	2300      	movs	r3, #0
 8007cb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cb4:	e7aa      	b.n	8007c0c <_printf_i+0x148>
 8007cb6:	6923      	ldr	r3, [r4, #16]
 8007cb8:	4632      	mov	r2, r6
 8007cba:	4649      	mov	r1, r9
 8007cbc:	4640      	mov	r0, r8
 8007cbe:	47d0      	blx	sl
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	d0ad      	beq.n	8007c20 <_printf_i+0x15c>
 8007cc4:	6823      	ldr	r3, [r4, #0]
 8007cc6:	079b      	lsls	r3, r3, #30
 8007cc8:	d413      	bmi.n	8007cf2 <_printf_i+0x22e>
 8007cca:	68e0      	ldr	r0, [r4, #12]
 8007ccc:	9b03      	ldr	r3, [sp, #12]
 8007cce:	4298      	cmp	r0, r3
 8007cd0:	bfb8      	it	lt
 8007cd2:	4618      	movlt	r0, r3
 8007cd4:	e7a6      	b.n	8007c24 <_printf_i+0x160>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	4632      	mov	r2, r6
 8007cda:	4649      	mov	r1, r9
 8007cdc:	4640      	mov	r0, r8
 8007cde:	47d0      	blx	sl
 8007ce0:	3001      	adds	r0, #1
 8007ce2:	d09d      	beq.n	8007c20 <_printf_i+0x15c>
 8007ce4:	3501      	adds	r5, #1
 8007ce6:	68e3      	ldr	r3, [r4, #12]
 8007ce8:	9903      	ldr	r1, [sp, #12]
 8007cea:	1a5b      	subs	r3, r3, r1
 8007cec:	42ab      	cmp	r3, r5
 8007cee:	dcf2      	bgt.n	8007cd6 <_printf_i+0x212>
 8007cf0:	e7eb      	b.n	8007cca <_printf_i+0x206>
 8007cf2:	2500      	movs	r5, #0
 8007cf4:	f104 0619 	add.w	r6, r4, #25
 8007cf8:	e7f5      	b.n	8007ce6 <_printf_i+0x222>
 8007cfa:	bf00      	nop
 8007cfc:	0800a756 	.word	0x0800a756
 8007d00:	0800a767 	.word	0x0800a767

08007d04 <std>:
 8007d04:	2300      	movs	r3, #0
 8007d06:	b510      	push	{r4, lr}
 8007d08:	4604      	mov	r4, r0
 8007d0a:	e9c0 3300 	strd	r3, r3, [r0]
 8007d0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d12:	6083      	str	r3, [r0, #8]
 8007d14:	8181      	strh	r1, [r0, #12]
 8007d16:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d18:	81c2      	strh	r2, [r0, #14]
 8007d1a:	6183      	str	r3, [r0, #24]
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	2208      	movs	r2, #8
 8007d20:	305c      	adds	r0, #92	@ 0x5c
 8007d22:	f000 f8f4 	bl	8007f0e <memset>
 8007d26:	4b0d      	ldr	r3, [pc, #52]	@ (8007d5c <std+0x58>)
 8007d28:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d60 <std+0x5c>)
 8007d2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d64 <std+0x60>)
 8007d30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d32:	4b0d      	ldr	r3, [pc, #52]	@ (8007d68 <std+0x64>)
 8007d34:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d36:	4b0d      	ldr	r3, [pc, #52]	@ (8007d6c <std+0x68>)
 8007d38:	6224      	str	r4, [r4, #32]
 8007d3a:	429c      	cmp	r4, r3
 8007d3c:	d006      	beq.n	8007d4c <std+0x48>
 8007d3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d42:	4294      	cmp	r4, r2
 8007d44:	d002      	beq.n	8007d4c <std+0x48>
 8007d46:	33d0      	adds	r3, #208	@ 0xd0
 8007d48:	429c      	cmp	r4, r3
 8007d4a:	d105      	bne.n	8007d58 <std+0x54>
 8007d4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d54:	f000 b9ae 	b.w	80080b4 <__retarget_lock_init_recursive>
 8007d58:	bd10      	pop	{r4, pc}
 8007d5a:	bf00      	nop
 8007d5c:	08007e89 	.word	0x08007e89
 8007d60:	08007eab 	.word	0x08007eab
 8007d64:	08007ee3 	.word	0x08007ee3
 8007d68:	08007f07 	.word	0x08007f07
 8007d6c:	20004e38 	.word	0x20004e38

08007d70 <stdio_exit_handler>:
 8007d70:	4a02      	ldr	r2, [pc, #8]	@ (8007d7c <stdio_exit_handler+0xc>)
 8007d72:	4903      	ldr	r1, [pc, #12]	@ (8007d80 <stdio_exit_handler+0x10>)
 8007d74:	4803      	ldr	r0, [pc, #12]	@ (8007d84 <stdio_exit_handler+0x14>)
 8007d76:	f000 b869 	b.w	8007e4c <_fwalk_sglue>
 8007d7a:	bf00      	nop
 8007d7c:	2000001c 	.word	0x2000001c
 8007d80:	0800977d 	.word	0x0800977d
 8007d84:	2000002c 	.word	0x2000002c

08007d88 <cleanup_stdio>:
 8007d88:	6841      	ldr	r1, [r0, #4]
 8007d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007dbc <cleanup_stdio+0x34>)
 8007d8c:	4299      	cmp	r1, r3
 8007d8e:	b510      	push	{r4, lr}
 8007d90:	4604      	mov	r4, r0
 8007d92:	d001      	beq.n	8007d98 <cleanup_stdio+0x10>
 8007d94:	f001 fcf2 	bl	800977c <_fflush_r>
 8007d98:	68a1      	ldr	r1, [r4, #8]
 8007d9a:	4b09      	ldr	r3, [pc, #36]	@ (8007dc0 <cleanup_stdio+0x38>)
 8007d9c:	4299      	cmp	r1, r3
 8007d9e:	d002      	beq.n	8007da6 <cleanup_stdio+0x1e>
 8007da0:	4620      	mov	r0, r4
 8007da2:	f001 fceb 	bl	800977c <_fflush_r>
 8007da6:	68e1      	ldr	r1, [r4, #12]
 8007da8:	4b06      	ldr	r3, [pc, #24]	@ (8007dc4 <cleanup_stdio+0x3c>)
 8007daa:	4299      	cmp	r1, r3
 8007dac:	d004      	beq.n	8007db8 <cleanup_stdio+0x30>
 8007dae:	4620      	mov	r0, r4
 8007db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db4:	f001 bce2 	b.w	800977c <_fflush_r>
 8007db8:	bd10      	pop	{r4, pc}
 8007dba:	bf00      	nop
 8007dbc:	20004e38 	.word	0x20004e38
 8007dc0:	20004ea0 	.word	0x20004ea0
 8007dc4:	20004f08 	.word	0x20004f08

08007dc8 <global_stdio_init.part.0>:
 8007dc8:	b510      	push	{r4, lr}
 8007dca:	4b0b      	ldr	r3, [pc, #44]	@ (8007df8 <global_stdio_init.part.0+0x30>)
 8007dcc:	4c0b      	ldr	r4, [pc, #44]	@ (8007dfc <global_stdio_init.part.0+0x34>)
 8007dce:	4a0c      	ldr	r2, [pc, #48]	@ (8007e00 <global_stdio_init.part.0+0x38>)
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	2104      	movs	r1, #4
 8007dd8:	f7ff ff94 	bl	8007d04 <std>
 8007ddc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007de0:	2201      	movs	r2, #1
 8007de2:	2109      	movs	r1, #9
 8007de4:	f7ff ff8e 	bl	8007d04 <std>
 8007de8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007dec:	2202      	movs	r2, #2
 8007dee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007df2:	2112      	movs	r1, #18
 8007df4:	f7ff bf86 	b.w	8007d04 <std>
 8007df8:	20004f70 	.word	0x20004f70
 8007dfc:	20004e38 	.word	0x20004e38
 8007e00:	08007d71 	.word	0x08007d71

08007e04 <__sfp_lock_acquire>:
 8007e04:	4801      	ldr	r0, [pc, #4]	@ (8007e0c <__sfp_lock_acquire+0x8>)
 8007e06:	f000 b956 	b.w	80080b6 <__retarget_lock_acquire_recursive>
 8007e0a:	bf00      	nop
 8007e0c:	20004f79 	.word	0x20004f79

08007e10 <__sfp_lock_release>:
 8007e10:	4801      	ldr	r0, [pc, #4]	@ (8007e18 <__sfp_lock_release+0x8>)
 8007e12:	f000 b951 	b.w	80080b8 <__retarget_lock_release_recursive>
 8007e16:	bf00      	nop
 8007e18:	20004f79 	.word	0x20004f79

08007e1c <__sinit>:
 8007e1c:	b510      	push	{r4, lr}
 8007e1e:	4604      	mov	r4, r0
 8007e20:	f7ff fff0 	bl	8007e04 <__sfp_lock_acquire>
 8007e24:	6a23      	ldr	r3, [r4, #32]
 8007e26:	b11b      	cbz	r3, 8007e30 <__sinit+0x14>
 8007e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e2c:	f7ff bff0 	b.w	8007e10 <__sfp_lock_release>
 8007e30:	4b04      	ldr	r3, [pc, #16]	@ (8007e44 <__sinit+0x28>)
 8007e32:	6223      	str	r3, [r4, #32]
 8007e34:	4b04      	ldr	r3, [pc, #16]	@ (8007e48 <__sinit+0x2c>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1f5      	bne.n	8007e28 <__sinit+0xc>
 8007e3c:	f7ff ffc4 	bl	8007dc8 <global_stdio_init.part.0>
 8007e40:	e7f2      	b.n	8007e28 <__sinit+0xc>
 8007e42:	bf00      	nop
 8007e44:	08007d89 	.word	0x08007d89
 8007e48:	20004f70 	.word	0x20004f70

08007e4c <_fwalk_sglue>:
 8007e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e50:	4607      	mov	r7, r0
 8007e52:	4688      	mov	r8, r1
 8007e54:	4614      	mov	r4, r2
 8007e56:	2600      	movs	r6, #0
 8007e58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e5c:	f1b9 0901 	subs.w	r9, r9, #1
 8007e60:	d505      	bpl.n	8007e6e <_fwalk_sglue+0x22>
 8007e62:	6824      	ldr	r4, [r4, #0]
 8007e64:	2c00      	cmp	r4, #0
 8007e66:	d1f7      	bne.n	8007e58 <_fwalk_sglue+0xc>
 8007e68:	4630      	mov	r0, r6
 8007e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6e:	89ab      	ldrh	r3, [r5, #12]
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d907      	bls.n	8007e84 <_fwalk_sglue+0x38>
 8007e74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e78:	3301      	adds	r3, #1
 8007e7a:	d003      	beq.n	8007e84 <_fwalk_sglue+0x38>
 8007e7c:	4629      	mov	r1, r5
 8007e7e:	4638      	mov	r0, r7
 8007e80:	47c0      	blx	r8
 8007e82:	4306      	orrs	r6, r0
 8007e84:	3568      	adds	r5, #104	@ 0x68
 8007e86:	e7e9      	b.n	8007e5c <_fwalk_sglue+0x10>

08007e88 <__sread>:
 8007e88:	b510      	push	{r4, lr}
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e90:	f000 f8c2 	bl	8008018 <_read_r>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	bfab      	itete	ge
 8007e98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e9a:	89a3      	ldrhlt	r3, [r4, #12]
 8007e9c:	181b      	addge	r3, r3, r0
 8007e9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ea2:	bfac      	ite	ge
 8007ea4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ea6:	81a3      	strhlt	r3, [r4, #12]
 8007ea8:	bd10      	pop	{r4, pc}

08007eaa <__swrite>:
 8007eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eae:	461f      	mov	r7, r3
 8007eb0:	898b      	ldrh	r3, [r1, #12]
 8007eb2:	05db      	lsls	r3, r3, #23
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	4616      	mov	r6, r2
 8007eba:	d505      	bpl.n	8007ec8 <__swrite+0x1e>
 8007ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec0:	2302      	movs	r3, #2
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f000 f896 	bl	8007ff4 <_lseek_r>
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ece:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ed2:	81a3      	strh	r3, [r4, #12]
 8007ed4:	4632      	mov	r2, r6
 8007ed6:	463b      	mov	r3, r7
 8007ed8:	4628      	mov	r0, r5
 8007eda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ede:	f000 b8ad 	b.w	800803c <_write_r>

08007ee2 <__sseek>:
 8007ee2:	b510      	push	{r4, lr}
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eea:	f000 f883 	bl	8007ff4 <_lseek_r>
 8007eee:	1c43      	adds	r3, r0, #1
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	bf15      	itete	ne
 8007ef4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ef6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007efa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007efe:	81a3      	strheq	r3, [r4, #12]
 8007f00:	bf18      	it	ne
 8007f02:	81a3      	strhne	r3, [r4, #12]
 8007f04:	bd10      	pop	{r4, pc}

08007f06 <__sclose>:
 8007f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f0a:	f000 b80d 	b.w	8007f28 <_close_r>

08007f0e <memset>:
 8007f0e:	4402      	add	r2, r0
 8007f10:	4603      	mov	r3, r0
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d100      	bne.n	8007f18 <memset+0xa>
 8007f16:	4770      	bx	lr
 8007f18:	f803 1b01 	strb.w	r1, [r3], #1
 8007f1c:	e7f9      	b.n	8007f12 <memset+0x4>
	...

08007f20 <_localeconv_r>:
 8007f20:	4800      	ldr	r0, [pc, #0]	@ (8007f24 <_localeconv_r+0x4>)
 8007f22:	4770      	bx	lr
 8007f24:	20000168 	.word	0x20000168

08007f28 <_close_r>:
 8007f28:	b538      	push	{r3, r4, r5, lr}
 8007f2a:	4d06      	ldr	r5, [pc, #24]	@ (8007f44 <_close_r+0x1c>)
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	4604      	mov	r4, r0
 8007f30:	4608      	mov	r0, r1
 8007f32:	602b      	str	r3, [r5, #0]
 8007f34:	f7fa fb34 	bl	80025a0 <_close>
 8007f38:	1c43      	adds	r3, r0, #1
 8007f3a:	d102      	bne.n	8007f42 <_close_r+0x1a>
 8007f3c:	682b      	ldr	r3, [r5, #0]
 8007f3e:	b103      	cbz	r3, 8007f42 <_close_r+0x1a>
 8007f40:	6023      	str	r3, [r4, #0]
 8007f42:	bd38      	pop	{r3, r4, r5, pc}
 8007f44:	20004f74 	.word	0x20004f74

08007f48 <_reclaim_reent>:
 8007f48:	4b29      	ldr	r3, [pc, #164]	@ (8007ff0 <_reclaim_reent+0xa8>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4283      	cmp	r3, r0
 8007f4e:	b570      	push	{r4, r5, r6, lr}
 8007f50:	4604      	mov	r4, r0
 8007f52:	d04b      	beq.n	8007fec <_reclaim_reent+0xa4>
 8007f54:	69c3      	ldr	r3, [r0, #28]
 8007f56:	b1ab      	cbz	r3, 8007f84 <_reclaim_reent+0x3c>
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	b16b      	cbz	r3, 8007f78 <_reclaim_reent+0x30>
 8007f5c:	2500      	movs	r5, #0
 8007f5e:	69e3      	ldr	r3, [r4, #28]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	5959      	ldr	r1, [r3, r5]
 8007f64:	2900      	cmp	r1, #0
 8007f66:	d13b      	bne.n	8007fe0 <_reclaim_reent+0x98>
 8007f68:	3504      	adds	r5, #4
 8007f6a:	2d80      	cmp	r5, #128	@ 0x80
 8007f6c:	d1f7      	bne.n	8007f5e <_reclaim_reent+0x16>
 8007f6e:	69e3      	ldr	r3, [r4, #28]
 8007f70:	4620      	mov	r0, r4
 8007f72:	68d9      	ldr	r1, [r3, #12]
 8007f74:	f000 fefc 	bl	8008d70 <_free_r>
 8007f78:	69e3      	ldr	r3, [r4, #28]
 8007f7a:	6819      	ldr	r1, [r3, #0]
 8007f7c:	b111      	cbz	r1, 8007f84 <_reclaim_reent+0x3c>
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f000 fef6 	bl	8008d70 <_free_r>
 8007f84:	6961      	ldr	r1, [r4, #20]
 8007f86:	b111      	cbz	r1, 8007f8e <_reclaim_reent+0x46>
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f000 fef1 	bl	8008d70 <_free_r>
 8007f8e:	69e1      	ldr	r1, [r4, #28]
 8007f90:	b111      	cbz	r1, 8007f98 <_reclaim_reent+0x50>
 8007f92:	4620      	mov	r0, r4
 8007f94:	f000 feec 	bl	8008d70 <_free_r>
 8007f98:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007f9a:	b111      	cbz	r1, 8007fa2 <_reclaim_reent+0x5a>
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	f000 fee7 	bl	8008d70 <_free_r>
 8007fa2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fa4:	b111      	cbz	r1, 8007fac <_reclaim_reent+0x64>
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f000 fee2 	bl	8008d70 <_free_r>
 8007fac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007fae:	b111      	cbz	r1, 8007fb6 <_reclaim_reent+0x6e>
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	f000 fedd 	bl	8008d70 <_free_r>
 8007fb6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007fb8:	b111      	cbz	r1, 8007fc0 <_reclaim_reent+0x78>
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f000 fed8 	bl	8008d70 <_free_r>
 8007fc0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007fc2:	b111      	cbz	r1, 8007fca <_reclaim_reent+0x82>
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	f000 fed3 	bl	8008d70 <_free_r>
 8007fca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007fcc:	b111      	cbz	r1, 8007fd4 <_reclaim_reent+0x8c>
 8007fce:	4620      	mov	r0, r4
 8007fd0:	f000 fece 	bl	8008d70 <_free_r>
 8007fd4:	6a23      	ldr	r3, [r4, #32]
 8007fd6:	b14b      	cbz	r3, 8007fec <_reclaim_reent+0xa4>
 8007fd8:	4620      	mov	r0, r4
 8007fda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007fde:	4718      	bx	r3
 8007fe0:	680e      	ldr	r6, [r1, #0]
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f000 fec4 	bl	8008d70 <_free_r>
 8007fe8:	4631      	mov	r1, r6
 8007fea:	e7bb      	b.n	8007f64 <_reclaim_reent+0x1c>
 8007fec:	bd70      	pop	{r4, r5, r6, pc}
 8007fee:	bf00      	nop
 8007ff0:	20000028 	.word	0x20000028

08007ff4 <_lseek_r>:
 8007ff4:	b538      	push	{r3, r4, r5, lr}
 8007ff6:	4d07      	ldr	r5, [pc, #28]	@ (8008014 <_lseek_r+0x20>)
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	4608      	mov	r0, r1
 8007ffc:	4611      	mov	r1, r2
 8007ffe:	2200      	movs	r2, #0
 8008000:	602a      	str	r2, [r5, #0]
 8008002:	461a      	mov	r2, r3
 8008004:	f7fa faf3 	bl	80025ee <_lseek>
 8008008:	1c43      	adds	r3, r0, #1
 800800a:	d102      	bne.n	8008012 <_lseek_r+0x1e>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	b103      	cbz	r3, 8008012 <_lseek_r+0x1e>
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	bd38      	pop	{r3, r4, r5, pc}
 8008014:	20004f74 	.word	0x20004f74

08008018 <_read_r>:
 8008018:	b538      	push	{r3, r4, r5, lr}
 800801a:	4d07      	ldr	r5, [pc, #28]	@ (8008038 <_read_r+0x20>)
 800801c:	4604      	mov	r4, r0
 800801e:	4608      	mov	r0, r1
 8008020:	4611      	mov	r1, r2
 8008022:	2200      	movs	r2, #0
 8008024:	602a      	str	r2, [r5, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	f7fa fa81 	bl	800252e <_read>
 800802c:	1c43      	adds	r3, r0, #1
 800802e:	d102      	bne.n	8008036 <_read_r+0x1e>
 8008030:	682b      	ldr	r3, [r5, #0]
 8008032:	b103      	cbz	r3, 8008036 <_read_r+0x1e>
 8008034:	6023      	str	r3, [r4, #0]
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	20004f74 	.word	0x20004f74

0800803c <_write_r>:
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4d07      	ldr	r5, [pc, #28]	@ (800805c <_write_r+0x20>)
 8008040:	4604      	mov	r4, r0
 8008042:	4608      	mov	r0, r1
 8008044:	4611      	mov	r1, r2
 8008046:	2200      	movs	r2, #0
 8008048:	602a      	str	r2, [r5, #0]
 800804a:	461a      	mov	r2, r3
 800804c:	f7fa fa8c 	bl	8002568 <_write>
 8008050:	1c43      	adds	r3, r0, #1
 8008052:	d102      	bne.n	800805a <_write_r+0x1e>
 8008054:	682b      	ldr	r3, [r5, #0]
 8008056:	b103      	cbz	r3, 800805a <_write_r+0x1e>
 8008058:	6023      	str	r3, [r4, #0]
 800805a:	bd38      	pop	{r3, r4, r5, pc}
 800805c:	20004f74 	.word	0x20004f74

08008060 <__errno>:
 8008060:	4b01      	ldr	r3, [pc, #4]	@ (8008068 <__errno+0x8>)
 8008062:	6818      	ldr	r0, [r3, #0]
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	20000028 	.word	0x20000028

0800806c <__libc_init_array>:
 800806c:	b570      	push	{r4, r5, r6, lr}
 800806e:	4d0d      	ldr	r5, [pc, #52]	@ (80080a4 <__libc_init_array+0x38>)
 8008070:	4c0d      	ldr	r4, [pc, #52]	@ (80080a8 <__libc_init_array+0x3c>)
 8008072:	1b64      	subs	r4, r4, r5
 8008074:	10a4      	asrs	r4, r4, #2
 8008076:	2600      	movs	r6, #0
 8008078:	42a6      	cmp	r6, r4
 800807a:	d109      	bne.n	8008090 <__libc_init_array+0x24>
 800807c:	4d0b      	ldr	r5, [pc, #44]	@ (80080ac <__libc_init_array+0x40>)
 800807e:	4c0c      	ldr	r4, [pc, #48]	@ (80080b0 <__libc_init_array+0x44>)
 8008080:	f001 febc 	bl	8009dfc <_init>
 8008084:	1b64      	subs	r4, r4, r5
 8008086:	10a4      	asrs	r4, r4, #2
 8008088:	2600      	movs	r6, #0
 800808a:	42a6      	cmp	r6, r4
 800808c:	d105      	bne.n	800809a <__libc_init_array+0x2e>
 800808e:	bd70      	pop	{r4, r5, r6, pc}
 8008090:	f855 3b04 	ldr.w	r3, [r5], #4
 8008094:	4798      	blx	r3
 8008096:	3601      	adds	r6, #1
 8008098:	e7ee      	b.n	8008078 <__libc_init_array+0xc>
 800809a:	f855 3b04 	ldr.w	r3, [r5], #4
 800809e:	4798      	blx	r3
 80080a0:	3601      	adds	r6, #1
 80080a2:	e7f2      	b.n	800808a <__libc_init_array+0x1e>
 80080a4:	0800aac0 	.word	0x0800aac0
 80080a8:	0800aac0 	.word	0x0800aac0
 80080ac:	0800aac0 	.word	0x0800aac0
 80080b0:	0800aac4 	.word	0x0800aac4

080080b4 <__retarget_lock_init_recursive>:
 80080b4:	4770      	bx	lr

080080b6 <__retarget_lock_acquire_recursive>:
 80080b6:	4770      	bx	lr

080080b8 <__retarget_lock_release_recursive>:
 80080b8:	4770      	bx	lr

080080ba <memcpy>:
 80080ba:	440a      	add	r2, r1
 80080bc:	4291      	cmp	r1, r2
 80080be:	f100 33ff 	add.w	r3, r0, #4294967295
 80080c2:	d100      	bne.n	80080c6 <memcpy+0xc>
 80080c4:	4770      	bx	lr
 80080c6:	b510      	push	{r4, lr}
 80080c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080d0:	4291      	cmp	r1, r2
 80080d2:	d1f9      	bne.n	80080c8 <memcpy+0xe>
 80080d4:	bd10      	pop	{r4, pc}

080080d6 <quorem>:
 80080d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080da:	6903      	ldr	r3, [r0, #16]
 80080dc:	690c      	ldr	r4, [r1, #16]
 80080de:	42a3      	cmp	r3, r4
 80080e0:	4607      	mov	r7, r0
 80080e2:	db7e      	blt.n	80081e2 <quorem+0x10c>
 80080e4:	3c01      	subs	r4, #1
 80080e6:	f101 0814 	add.w	r8, r1, #20
 80080ea:	00a3      	lsls	r3, r4, #2
 80080ec:	f100 0514 	add.w	r5, r0, #20
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080f6:	9301      	str	r3, [sp, #4]
 80080f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008100:	3301      	adds	r3, #1
 8008102:	429a      	cmp	r2, r3
 8008104:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008108:	fbb2 f6f3 	udiv	r6, r2, r3
 800810c:	d32e      	bcc.n	800816c <quorem+0x96>
 800810e:	f04f 0a00 	mov.w	sl, #0
 8008112:	46c4      	mov	ip, r8
 8008114:	46ae      	mov	lr, r5
 8008116:	46d3      	mov	fp, sl
 8008118:	f85c 3b04 	ldr.w	r3, [ip], #4
 800811c:	b298      	uxth	r0, r3
 800811e:	fb06 a000 	mla	r0, r6, r0, sl
 8008122:	0c02      	lsrs	r2, r0, #16
 8008124:	0c1b      	lsrs	r3, r3, #16
 8008126:	fb06 2303 	mla	r3, r6, r3, r2
 800812a:	f8de 2000 	ldr.w	r2, [lr]
 800812e:	b280      	uxth	r0, r0
 8008130:	b292      	uxth	r2, r2
 8008132:	1a12      	subs	r2, r2, r0
 8008134:	445a      	add	r2, fp
 8008136:	f8de 0000 	ldr.w	r0, [lr]
 800813a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800813e:	b29b      	uxth	r3, r3
 8008140:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008144:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008148:	b292      	uxth	r2, r2
 800814a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800814e:	45e1      	cmp	r9, ip
 8008150:	f84e 2b04 	str.w	r2, [lr], #4
 8008154:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008158:	d2de      	bcs.n	8008118 <quorem+0x42>
 800815a:	9b00      	ldr	r3, [sp, #0]
 800815c:	58eb      	ldr	r3, [r5, r3]
 800815e:	b92b      	cbnz	r3, 800816c <quorem+0x96>
 8008160:	9b01      	ldr	r3, [sp, #4]
 8008162:	3b04      	subs	r3, #4
 8008164:	429d      	cmp	r5, r3
 8008166:	461a      	mov	r2, r3
 8008168:	d32f      	bcc.n	80081ca <quorem+0xf4>
 800816a:	613c      	str	r4, [r7, #16]
 800816c:	4638      	mov	r0, r7
 800816e:	f001 f979 	bl	8009464 <__mcmp>
 8008172:	2800      	cmp	r0, #0
 8008174:	db25      	blt.n	80081c2 <quorem+0xec>
 8008176:	4629      	mov	r1, r5
 8008178:	2000      	movs	r0, #0
 800817a:	f858 2b04 	ldr.w	r2, [r8], #4
 800817e:	f8d1 c000 	ldr.w	ip, [r1]
 8008182:	fa1f fe82 	uxth.w	lr, r2
 8008186:	fa1f f38c 	uxth.w	r3, ip
 800818a:	eba3 030e 	sub.w	r3, r3, lr
 800818e:	4403      	add	r3, r0
 8008190:	0c12      	lsrs	r2, r2, #16
 8008192:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008196:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800819a:	b29b      	uxth	r3, r3
 800819c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081a0:	45c1      	cmp	r9, r8
 80081a2:	f841 3b04 	str.w	r3, [r1], #4
 80081a6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80081aa:	d2e6      	bcs.n	800817a <quorem+0xa4>
 80081ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081b4:	b922      	cbnz	r2, 80081c0 <quorem+0xea>
 80081b6:	3b04      	subs	r3, #4
 80081b8:	429d      	cmp	r5, r3
 80081ba:	461a      	mov	r2, r3
 80081bc:	d30b      	bcc.n	80081d6 <quorem+0x100>
 80081be:	613c      	str	r4, [r7, #16]
 80081c0:	3601      	adds	r6, #1
 80081c2:	4630      	mov	r0, r6
 80081c4:	b003      	add	sp, #12
 80081c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ca:	6812      	ldr	r2, [r2, #0]
 80081cc:	3b04      	subs	r3, #4
 80081ce:	2a00      	cmp	r2, #0
 80081d0:	d1cb      	bne.n	800816a <quorem+0x94>
 80081d2:	3c01      	subs	r4, #1
 80081d4:	e7c6      	b.n	8008164 <quorem+0x8e>
 80081d6:	6812      	ldr	r2, [r2, #0]
 80081d8:	3b04      	subs	r3, #4
 80081da:	2a00      	cmp	r2, #0
 80081dc:	d1ef      	bne.n	80081be <quorem+0xe8>
 80081de:	3c01      	subs	r4, #1
 80081e0:	e7ea      	b.n	80081b8 <quorem+0xe2>
 80081e2:	2000      	movs	r0, #0
 80081e4:	e7ee      	b.n	80081c4 <quorem+0xee>
	...

080081e8 <_dtoa_r>:
 80081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	69c7      	ldr	r7, [r0, #28]
 80081ee:	b099      	sub	sp, #100	@ 0x64
 80081f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80081f4:	ec55 4b10 	vmov	r4, r5, d0
 80081f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80081fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80081fc:	4683      	mov	fp, r0
 80081fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8008200:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008202:	b97f      	cbnz	r7, 8008224 <_dtoa_r+0x3c>
 8008204:	2010      	movs	r0, #16
 8008206:	f000 fdfd 	bl	8008e04 <malloc>
 800820a:	4602      	mov	r2, r0
 800820c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008210:	b920      	cbnz	r0, 800821c <_dtoa_r+0x34>
 8008212:	4ba7      	ldr	r3, [pc, #668]	@ (80084b0 <_dtoa_r+0x2c8>)
 8008214:	21ef      	movs	r1, #239	@ 0xef
 8008216:	48a7      	ldr	r0, [pc, #668]	@ (80084b4 <_dtoa_r+0x2cc>)
 8008218:	f001 fae8 	bl	80097ec <__assert_func>
 800821c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008220:	6007      	str	r7, [r0, #0]
 8008222:	60c7      	str	r7, [r0, #12]
 8008224:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008228:	6819      	ldr	r1, [r3, #0]
 800822a:	b159      	cbz	r1, 8008244 <_dtoa_r+0x5c>
 800822c:	685a      	ldr	r2, [r3, #4]
 800822e:	604a      	str	r2, [r1, #4]
 8008230:	2301      	movs	r3, #1
 8008232:	4093      	lsls	r3, r2
 8008234:	608b      	str	r3, [r1, #8]
 8008236:	4658      	mov	r0, fp
 8008238:	f000 feda 	bl	8008ff0 <_Bfree>
 800823c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008240:	2200      	movs	r2, #0
 8008242:	601a      	str	r2, [r3, #0]
 8008244:	1e2b      	subs	r3, r5, #0
 8008246:	bfb9      	ittee	lt
 8008248:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800824c:	9303      	strlt	r3, [sp, #12]
 800824e:	2300      	movge	r3, #0
 8008250:	6033      	strge	r3, [r6, #0]
 8008252:	9f03      	ldr	r7, [sp, #12]
 8008254:	4b98      	ldr	r3, [pc, #608]	@ (80084b8 <_dtoa_r+0x2d0>)
 8008256:	bfbc      	itt	lt
 8008258:	2201      	movlt	r2, #1
 800825a:	6032      	strlt	r2, [r6, #0]
 800825c:	43bb      	bics	r3, r7
 800825e:	d112      	bne.n	8008286 <_dtoa_r+0x9e>
 8008260:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008262:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008266:	6013      	str	r3, [r2, #0]
 8008268:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800826c:	4323      	orrs	r3, r4
 800826e:	f000 854d 	beq.w	8008d0c <_dtoa_r+0xb24>
 8008272:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008274:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80084cc <_dtoa_r+0x2e4>
 8008278:	2b00      	cmp	r3, #0
 800827a:	f000 854f 	beq.w	8008d1c <_dtoa_r+0xb34>
 800827e:	f10a 0303 	add.w	r3, sl, #3
 8008282:	f000 bd49 	b.w	8008d18 <_dtoa_r+0xb30>
 8008286:	ed9d 7b02 	vldr	d7, [sp, #8]
 800828a:	2200      	movs	r2, #0
 800828c:	ec51 0b17 	vmov	r0, r1, d7
 8008290:	2300      	movs	r3, #0
 8008292:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008296:	f7f8 fc17 	bl	8000ac8 <__aeabi_dcmpeq>
 800829a:	4680      	mov	r8, r0
 800829c:	b158      	cbz	r0, 80082b6 <_dtoa_r+0xce>
 800829e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80082a0:	2301      	movs	r3, #1
 80082a2:	6013      	str	r3, [r2, #0]
 80082a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082a6:	b113      	cbz	r3, 80082ae <_dtoa_r+0xc6>
 80082a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80082aa:	4b84      	ldr	r3, [pc, #528]	@ (80084bc <_dtoa_r+0x2d4>)
 80082ac:	6013      	str	r3, [r2, #0]
 80082ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80084d0 <_dtoa_r+0x2e8>
 80082b2:	f000 bd33 	b.w	8008d1c <_dtoa_r+0xb34>
 80082b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80082ba:	aa16      	add	r2, sp, #88	@ 0x58
 80082bc:	a917      	add	r1, sp, #92	@ 0x5c
 80082be:	4658      	mov	r0, fp
 80082c0:	f001 f980 	bl	80095c4 <__d2b>
 80082c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80082c8:	4681      	mov	r9, r0
 80082ca:	2e00      	cmp	r6, #0
 80082cc:	d077      	beq.n	80083be <_dtoa_r+0x1d6>
 80082ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80082d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80082e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80082e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80082e8:	4619      	mov	r1, r3
 80082ea:	2200      	movs	r2, #0
 80082ec:	4b74      	ldr	r3, [pc, #464]	@ (80084c0 <_dtoa_r+0x2d8>)
 80082ee:	f7f7 ffcb 	bl	8000288 <__aeabi_dsub>
 80082f2:	a369      	add	r3, pc, #420	@ (adr r3, 8008498 <_dtoa_r+0x2b0>)
 80082f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f8:	f7f8 f97e 	bl	80005f8 <__aeabi_dmul>
 80082fc:	a368      	add	r3, pc, #416	@ (adr r3, 80084a0 <_dtoa_r+0x2b8>)
 80082fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008302:	f7f7 ffc3 	bl	800028c <__adddf3>
 8008306:	4604      	mov	r4, r0
 8008308:	4630      	mov	r0, r6
 800830a:	460d      	mov	r5, r1
 800830c:	f7f8 f90a 	bl	8000524 <__aeabi_i2d>
 8008310:	a365      	add	r3, pc, #404	@ (adr r3, 80084a8 <_dtoa_r+0x2c0>)
 8008312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008316:	f7f8 f96f 	bl	80005f8 <__aeabi_dmul>
 800831a:	4602      	mov	r2, r0
 800831c:	460b      	mov	r3, r1
 800831e:	4620      	mov	r0, r4
 8008320:	4629      	mov	r1, r5
 8008322:	f7f7 ffb3 	bl	800028c <__adddf3>
 8008326:	4604      	mov	r4, r0
 8008328:	460d      	mov	r5, r1
 800832a:	f7f8 fc15 	bl	8000b58 <__aeabi_d2iz>
 800832e:	2200      	movs	r2, #0
 8008330:	4607      	mov	r7, r0
 8008332:	2300      	movs	r3, #0
 8008334:	4620      	mov	r0, r4
 8008336:	4629      	mov	r1, r5
 8008338:	f7f8 fbd0 	bl	8000adc <__aeabi_dcmplt>
 800833c:	b140      	cbz	r0, 8008350 <_dtoa_r+0x168>
 800833e:	4638      	mov	r0, r7
 8008340:	f7f8 f8f0 	bl	8000524 <__aeabi_i2d>
 8008344:	4622      	mov	r2, r4
 8008346:	462b      	mov	r3, r5
 8008348:	f7f8 fbbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800834c:	b900      	cbnz	r0, 8008350 <_dtoa_r+0x168>
 800834e:	3f01      	subs	r7, #1
 8008350:	2f16      	cmp	r7, #22
 8008352:	d851      	bhi.n	80083f8 <_dtoa_r+0x210>
 8008354:	4b5b      	ldr	r3, [pc, #364]	@ (80084c4 <_dtoa_r+0x2dc>)
 8008356:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800835a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008362:	f7f8 fbbb 	bl	8000adc <__aeabi_dcmplt>
 8008366:	2800      	cmp	r0, #0
 8008368:	d048      	beq.n	80083fc <_dtoa_r+0x214>
 800836a:	3f01      	subs	r7, #1
 800836c:	2300      	movs	r3, #0
 800836e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008370:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008372:	1b9b      	subs	r3, r3, r6
 8008374:	1e5a      	subs	r2, r3, #1
 8008376:	bf44      	itt	mi
 8008378:	f1c3 0801 	rsbmi	r8, r3, #1
 800837c:	2300      	movmi	r3, #0
 800837e:	9208      	str	r2, [sp, #32]
 8008380:	bf54      	ite	pl
 8008382:	f04f 0800 	movpl.w	r8, #0
 8008386:	9308      	strmi	r3, [sp, #32]
 8008388:	2f00      	cmp	r7, #0
 800838a:	db39      	blt.n	8008400 <_dtoa_r+0x218>
 800838c:	9b08      	ldr	r3, [sp, #32]
 800838e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008390:	443b      	add	r3, r7
 8008392:	9308      	str	r3, [sp, #32]
 8008394:	2300      	movs	r3, #0
 8008396:	930a      	str	r3, [sp, #40]	@ 0x28
 8008398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800839a:	2b09      	cmp	r3, #9
 800839c:	d864      	bhi.n	8008468 <_dtoa_r+0x280>
 800839e:	2b05      	cmp	r3, #5
 80083a0:	bfc4      	itt	gt
 80083a2:	3b04      	subgt	r3, #4
 80083a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80083a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083a8:	f1a3 0302 	sub.w	r3, r3, #2
 80083ac:	bfcc      	ite	gt
 80083ae:	2400      	movgt	r4, #0
 80083b0:	2401      	movle	r4, #1
 80083b2:	2b03      	cmp	r3, #3
 80083b4:	d863      	bhi.n	800847e <_dtoa_r+0x296>
 80083b6:	e8df f003 	tbb	[pc, r3]
 80083ba:	372a      	.short	0x372a
 80083bc:	5535      	.short	0x5535
 80083be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80083c2:	441e      	add	r6, r3
 80083c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80083c8:	2b20      	cmp	r3, #32
 80083ca:	bfc1      	itttt	gt
 80083cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80083d0:	409f      	lslgt	r7, r3
 80083d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80083d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80083da:	bfd6      	itet	le
 80083dc:	f1c3 0320 	rsble	r3, r3, #32
 80083e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80083e4:	fa04 f003 	lslle.w	r0, r4, r3
 80083e8:	f7f8 f88c 	bl	8000504 <__aeabi_ui2d>
 80083ec:	2201      	movs	r2, #1
 80083ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80083f2:	3e01      	subs	r6, #1
 80083f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80083f6:	e777      	b.n	80082e8 <_dtoa_r+0x100>
 80083f8:	2301      	movs	r3, #1
 80083fa:	e7b8      	b.n	800836e <_dtoa_r+0x186>
 80083fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80083fe:	e7b7      	b.n	8008370 <_dtoa_r+0x188>
 8008400:	427b      	negs	r3, r7
 8008402:	930a      	str	r3, [sp, #40]	@ 0x28
 8008404:	2300      	movs	r3, #0
 8008406:	eba8 0807 	sub.w	r8, r8, r7
 800840a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800840c:	e7c4      	b.n	8008398 <_dtoa_r+0x1b0>
 800840e:	2300      	movs	r3, #0
 8008410:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008412:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008414:	2b00      	cmp	r3, #0
 8008416:	dc35      	bgt.n	8008484 <_dtoa_r+0x29c>
 8008418:	2301      	movs	r3, #1
 800841a:	9300      	str	r3, [sp, #0]
 800841c:	9307      	str	r3, [sp, #28]
 800841e:	461a      	mov	r2, r3
 8008420:	920e      	str	r2, [sp, #56]	@ 0x38
 8008422:	e00b      	b.n	800843c <_dtoa_r+0x254>
 8008424:	2301      	movs	r3, #1
 8008426:	e7f3      	b.n	8008410 <_dtoa_r+0x228>
 8008428:	2300      	movs	r3, #0
 800842a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800842c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800842e:	18fb      	adds	r3, r7, r3
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	3301      	adds	r3, #1
 8008434:	2b01      	cmp	r3, #1
 8008436:	9307      	str	r3, [sp, #28]
 8008438:	bfb8      	it	lt
 800843a:	2301      	movlt	r3, #1
 800843c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008440:	2100      	movs	r1, #0
 8008442:	2204      	movs	r2, #4
 8008444:	f102 0514 	add.w	r5, r2, #20
 8008448:	429d      	cmp	r5, r3
 800844a:	d91f      	bls.n	800848c <_dtoa_r+0x2a4>
 800844c:	6041      	str	r1, [r0, #4]
 800844e:	4658      	mov	r0, fp
 8008450:	f000 fd8e 	bl	8008f70 <_Balloc>
 8008454:	4682      	mov	sl, r0
 8008456:	2800      	cmp	r0, #0
 8008458:	d13c      	bne.n	80084d4 <_dtoa_r+0x2ec>
 800845a:	4b1b      	ldr	r3, [pc, #108]	@ (80084c8 <_dtoa_r+0x2e0>)
 800845c:	4602      	mov	r2, r0
 800845e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008462:	e6d8      	b.n	8008216 <_dtoa_r+0x2e>
 8008464:	2301      	movs	r3, #1
 8008466:	e7e0      	b.n	800842a <_dtoa_r+0x242>
 8008468:	2401      	movs	r4, #1
 800846a:	2300      	movs	r3, #0
 800846c:	9309      	str	r3, [sp, #36]	@ 0x24
 800846e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008470:	f04f 33ff 	mov.w	r3, #4294967295
 8008474:	9300      	str	r3, [sp, #0]
 8008476:	9307      	str	r3, [sp, #28]
 8008478:	2200      	movs	r2, #0
 800847a:	2312      	movs	r3, #18
 800847c:	e7d0      	b.n	8008420 <_dtoa_r+0x238>
 800847e:	2301      	movs	r3, #1
 8008480:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008482:	e7f5      	b.n	8008470 <_dtoa_r+0x288>
 8008484:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	9307      	str	r3, [sp, #28]
 800848a:	e7d7      	b.n	800843c <_dtoa_r+0x254>
 800848c:	3101      	adds	r1, #1
 800848e:	0052      	lsls	r2, r2, #1
 8008490:	e7d8      	b.n	8008444 <_dtoa_r+0x25c>
 8008492:	bf00      	nop
 8008494:	f3af 8000 	nop.w
 8008498:	636f4361 	.word	0x636f4361
 800849c:	3fd287a7 	.word	0x3fd287a7
 80084a0:	8b60c8b3 	.word	0x8b60c8b3
 80084a4:	3fc68a28 	.word	0x3fc68a28
 80084a8:	509f79fb 	.word	0x509f79fb
 80084ac:	3fd34413 	.word	0x3fd34413
 80084b0:	0800a785 	.word	0x0800a785
 80084b4:	0800a79c 	.word	0x0800a79c
 80084b8:	7ff00000 	.word	0x7ff00000
 80084bc:	0800a755 	.word	0x0800a755
 80084c0:	3ff80000 	.word	0x3ff80000
 80084c4:	0800a898 	.word	0x0800a898
 80084c8:	0800a7f4 	.word	0x0800a7f4
 80084cc:	0800a781 	.word	0x0800a781
 80084d0:	0800a754 	.word	0x0800a754
 80084d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80084d8:	6018      	str	r0, [r3, #0]
 80084da:	9b07      	ldr	r3, [sp, #28]
 80084dc:	2b0e      	cmp	r3, #14
 80084de:	f200 80a4 	bhi.w	800862a <_dtoa_r+0x442>
 80084e2:	2c00      	cmp	r4, #0
 80084e4:	f000 80a1 	beq.w	800862a <_dtoa_r+0x442>
 80084e8:	2f00      	cmp	r7, #0
 80084ea:	dd33      	ble.n	8008554 <_dtoa_r+0x36c>
 80084ec:	4bad      	ldr	r3, [pc, #692]	@ (80087a4 <_dtoa_r+0x5bc>)
 80084ee:	f007 020f 	and.w	r2, r7, #15
 80084f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084f6:	ed93 7b00 	vldr	d7, [r3]
 80084fa:	05f8      	lsls	r0, r7, #23
 80084fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008500:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008504:	d516      	bpl.n	8008534 <_dtoa_r+0x34c>
 8008506:	4ba8      	ldr	r3, [pc, #672]	@ (80087a8 <_dtoa_r+0x5c0>)
 8008508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800850c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008510:	f7f8 f99c 	bl	800084c <__aeabi_ddiv>
 8008514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008518:	f004 040f 	and.w	r4, r4, #15
 800851c:	2603      	movs	r6, #3
 800851e:	4da2      	ldr	r5, [pc, #648]	@ (80087a8 <_dtoa_r+0x5c0>)
 8008520:	b954      	cbnz	r4, 8008538 <_dtoa_r+0x350>
 8008522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800852a:	f7f8 f98f 	bl	800084c <__aeabi_ddiv>
 800852e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008532:	e028      	b.n	8008586 <_dtoa_r+0x39e>
 8008534:	2602      	movs	r6, #2
 8008536:	e7f2      	b.n	800851e <_dtoa_r+0x336>
 8008538:	07e1      	lsls	r1, r4, #31
 800853a:	d508      	bpl.n	800854e <_dtoa_r+0x366>
 800853c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008540:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008544:	f7f8 f858 	bl	80005f8 <__aeabi_dmul>
 8008548:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800854c:	3601      	adds	r6, #1
 800854e:	1064      	asrs	r4, r4, #1
 8008550:	3508      	adds	r5, #8
 8008552:	e7e5      	b.n	8008520 <_dtoa_r+0x338>
 8008554:	f000 80d2 	beq.w	80086fc <_dtoa_r+0x514>
 8008558:	427c      	negs	r4, r7
 800855a:	4b92      	ldr	r3, [pc, #584]	@ (80087a4 <_dtoa_r+0x5bc>)
 800855c:	4d92      	ldr	r5, [pc, #584]	@ (80087a8 <_dtoa_r+0x5c0>)
 800855e:	f004 020f 	and.w	r2, r4, #15
 8008562:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800856e:	f7f8 f843 	bl	80005f8 <__aeabi_dmul>
 8008572:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008576:	1124      	asrs	r4, r4, #4
 8008578:	2300      	movs	r3, #0
 800857a:	2602      	movs	r6, #2
 800857c:	2c00      	cmp	r4, #0
 800857e:	f040 80b2 	bne.w	80086e6 <_dtoa_r+0x4fe>
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1d3      	bne.n	800852e <_dtoa_r+0x346>
 8008586:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008588:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800858c:	2b00      	cmp	r3, #0
 800858e:	f000 80b7 	beq.w	8008700 <_dtoa_r+0x518>
 8008592:	4b86      	ldr	r3, [pc, #536]	@ (80087ac <_dtoa_r+0x5c4>)
 8008594:	2200      	movs	r2, #0
 8008596:	4620      	mov	r0, r4
 8008598:	4629      	mov	r1, r5
 800859a:	f7f8 fa9f 	bl	8000adc <__aeabi_dcmplt>
 800859e:	2800      	cmp	r0, #0
 80085a0:	f000 80ae 	beq.w	8008700 <_dtoa_r+0x518>
 80085a4:	9b07      	ldr	r3, [sp, #28]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f000 80aa 	beq.w	8008700 <_dtoa_r+0x518>
 80085ac:	9b00      	ldr	r3, [sp, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	dd37      	ble.n	8008622 <_dtoa_r+0x43a>
 80085b2:	1e7b      	subs	r3, r7, #1
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	4620      	mov	r0, r4
 80085b8:	4b7d      	ldr	r3, [pc, #500]	@ (80087b0 <_dtoa_r+0x5c8>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	4629      	mov	r1, r5
 80085be:	f7f8 f81b 	bl	80005f8 <__aeabi_dmul>
 80085c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085c6:	9c00      	ldr	r4, [sp, #0]
 80085c8:	3601      	adds	r6, #1
 80085ca:	4630      	mov	r0, r6
 80085cc:	f7f7 ffaa 	bl	8000524 <__aeabi_i2d>
 80085d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085d4:	f7f8 f810 	bl	80005f8 <__aeabi_dmul>
 80085d8:	4b76      	ldr	r3, [pc, #472]	@ (80087b4 <_dtoa_r+0x5cc>)
 80085da:	2200      	movs	r2, #0
 80085dc:	f7f7 fe56 	bl	800028c <__adddf3>
 80085e0:	4605      	mov	r5, r0
 80085e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80085e6:	2c00      	cmp	r4, #0
 80085e8:	f040 808d 	bne.w	8008706 <_dtoa_r+0x51e>
 80085ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085f0:	4b71      	ldr	r3, [pc, #452]	@ (80087b8 <_dtoa_r+0x5d0>)
 80085f2:	2200      	movs	r2, #0
 80085f4:	f7f7 fe48 	bl	8000288 <__aeabi_dsub>
 80085f8:	4602      	mov	r2, r0
 80085fa:	460b      	mov	r3, r1
 80085fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008600:	462a      	mov	r2, r5
 8008602:	4633      	mov	r3, r6
 8008604:	f7f8 fa88 	bl	8000b18 <__aeabi_dcmpgt>
 8008608:	2800      	cmp	r0, #0
 800860a:	f040 828b 	bne.w	8008b24 <_dtoa_r+0x93c>
 800860e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008612:	462a      	mov	r2, r5
 8008614:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008618:	f7f8 fa60 	bl	8000adc <__aeabi_dcmplt>
 800861c:	2800      	cmp	r0, #0
 800861e:	f040 8128 	bne.w	8008872 <_dtoa_r+0x68a>
 8008622:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008626:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800862a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800862c:	2b00      	cmp	r3, #0
 800862e:	f2c0 815a 	blt.w	80088e6 <_dtoa_r+0x6fe>
 8008632:	2f0e      	cmp	r7, #14
 8008634:	f300 8157 	bgt.w	80088e6 <_dtoa_r+0x6fe>
 8008638:	4b5a      	ldr	r3, [pc, #360]	@ (80087a4 <_dtoa_r+0x5bc>)
 800863a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800863e:	ed93 7b00 	vldr	d7, [r3]
 8008642:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008644:	2b00      	cmp	r3, #0
 8008646:	ed8d 7b00 	vstr	d7, [sp]
 800864a:	da03      	bge.n	8008654 <_dtoa_r+0x46c>
 800864c:	9b07      	ldr	r3, [sp, #28]
 800864e:	2b00      	cmp	r3, #0
 8008650:	f340 8101 	ble.w	8008856 <_dtoa_r+0x66e>
 8008654:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008658:	4656      	mov	r6, sl
 800865a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800865e:	4620      	mov	r0, r4
 8008660:	4629      	mov	r1, r5
 8008662:	f7f8 f8f3 	bl	800084c <__aeabi_ddiv>
 8008666:	f7f8 fa77 	bl	8000b58 <__aeabi_d2iz>
 800866a:	4680      	mov	r8, r0
 800866c:	f7f7 ff5a 	bl	8000524 <__aeabi_i2d>
 8008670:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008674:	f7f7 ffc0 	bl	80005f8 <__aeabi_dmul>
 8008678:	4602      	mov	r2, r0
 800867a:	460b      	mov	r3, r1
 800867c:	4620      	mov	r0, r4
 800867e:	4629      	mov	r1, r5
 8008680:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008684:	f7f7 fe00 	bl	8000288 <__aeabi_dsub>
 8008688:	f806 4b01 	strb.w	r4, [r6], #1
 800868c:	9d07      	ldr	r5, [sp, #28]
 800868e:	eba6 040a 	sub.w	r4, r6, sl
 8008692:	42a5      	cmp	r5, r4
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	f040 8117 	bne.w	80088ca <_dtoa_r+0x6e2>
 800869c:	f7f7 fdf6 	bl	800028c <__adddf3>
 80086a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086a4:	4604      	mov	r4, r0
 80086a6:	460d      	mov	r5, r1
 80086a8:	f7f8 fa36 	bl	8000b18 <__aeabi_dcmpgt>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	f040 80f9 	bne.w	80088a4 <_dtoa_r+0x6bc>
 80086b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086b6:	4620      	mov	r0, r4
 80086b8:	4629      	mov	r1, r5
 80086ba:	f7f8 fa05 	bl	8000ac8 <__aeabi_dcmpeq>
 80086be:	b118      	cbz	r0, 80086c8 <_dtoa_r+0x4e0>
 80086c0:	f018 0f01 	tst.w	r8, #1
 80086c4:	f040 80ee 	bne.w	80088a4 <_dtoa_r+0x6bc>
 80086c8:	4649      	mov	r1, r9
 80086ca:	4658      	mov	r0, fp
 80086cc:	f000 fc90 	bl	8008ff0 <_Bfree>
 80086d0:	2300      	movs	r3, #0
 80086d2:	7033      	strb	r3, [r6, #0]
 80086d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80086d6:	3701      	adds	r7, #1
 80086d8:	601f      	str	r7, [r3, #0]
 80086da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 831d 	beq.w	8008d1c <_dtoa_r+0xb34>
 80086e2:	601e      	str	r6, [r3, #0]
 80086e4:	e31a      	b.n	8008d1c <_dtoa_r+0xb34>
 80086e6:	07e2      	lsls	r2, r4, #31
 80086e8:	d505      	bpl.n	80086f6 <_dtoa_r+0x50e>
 80086ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086ee:	f7f7 ff83 	bl	80005f8 <__aeabi_dmul>
 80086f2:	3601      	adds	r6, #1
 80086f4:	2301      	movs	r3, #1
 80086f6:	1064      	asrs	r4, r4, #1
 80086f8:	3508      	adds	r5, #8
 80086fa:	e73f      	b.n	800857c <_dtoa_r+0x394>
 80086fc:	2602      	movs	r6, #2
 80086fe:	e742      	b.n	8008586 <_dtoa_r+0x39e>
 8008700:	9c07      	ldr	r4, [sp, #28]
 8008702:	9704      	str	r7, [sp, #16]
 8008704:	e761      	b.n	80085ca <_dtoa_r+0x3e2>
 8008706:	4b27      	ldr	r3, [pc, #156]	@ (80087a4 <_dtoa_r+0x5bc>)
 8008708:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800870a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800870e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008712:	4454      	add	r4, sl
 8008714:	2900      	cmp	r1, #0
 8008716:	d053      	beq.n	80087c0 <_dtoa_r+0x5d8>
 8008718:	4928      	ldr	r1, [pc, #160]	@ (80087bc <_dtoa_r+0x5d4>)
 800871a:	2000      	movs	r0, #0
 800871c:	f7f8 f896 	bl	800084c <__aeabi_ddiv>
 8008720:	4633      	mov	r3, r6
 8008722:	462a      	mov	r2, r5
 8008724:	f7f7 fdb0 	bl	8000288 <__aeabi_dsub>
 8008728:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800872c:	4656      	mov	r6, sl
 800872e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008732:	f7f8 fa11 	bl	8000b58 <__aeabi_d2iz>
 8008736:	4605      	mov	r5, r0
 8008738:	f7f7 fef4 	bl	8000524 <__aeabi_i2d>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008744:	f7f7 fda0 	bl	8000288 <__aeabi_dsub>
 8008748:	3530      	adds	r5, #48	@ 0x30
 800874a:	4602      	mov	r2, r0
 800874c:	460b      	mov	r3, r1
 800874e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008752:	f806 5b01 	strb.w	r5, [r6], #1
 8008756:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800875a:	f7f8 f9bf 	bl	8000adc <__aeabi_dcmplt>
 800875e:	2800      	cmp	r0, #0
 8008760:	d171      	bne.n	8008846 <_dtoa_r+0x65e>
 8008762:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008766:	4911      	ldr	r1, [pc, #68]	@ (80087ac <_dtoa_r+0x5c4>)
 8008768:	2000      	movs	r0, #0
 800876a:	f7f7 fd8d 	bl	8000288 <__aeabi_dsub>
 800876e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008772:	f7f8 f9b3 	bl	8000adc <__aeabi_dcmplt>
 8008776:	2800      	cmp	r0, #0
 8008778:	f040 8095 	bne.w	80088a6 <_dtoa_r+0x6be>
 800877c:	42a6      	cmp	r6, r4
 800877e:	f43f af50 	beq.w	8008622 <_dtoa_r+0x43a>
 8008782:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008786:	4b0a      	ldr	r3, [pc, #40]	@ (80087b0 <_dtoa_r+0x5c8>)
 8008788:	2200      	movs	r2, #0
 800878a:	f7f7 ff35 	bl	80005f8 <__aeabi_dmul>
 800878e:	4b08      	ldr	r3, [pc, #32]	@ (80087b0 <_dtoa_r+0x5c8>)
 8008790:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008794:	2200      	movs	r2, #0
 8008796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800879a:	f7f7 ff2d 	bl	80005f8 <__aeabi_dmul>
 800879e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087a2:	e7c4      	b.n	800872e <_dtoa_r+0x546>
 80087a4:	0800a898 	.word	0x0800a898
 80087a8:	0800a870 	.word	0x0800a870
 80087ac:	3ff00000 	.word	0x3ff00000
 80087b0:	40240000 	.word	0x40240000
 80087b4:	401c0000 	.word	0x401c0000
 80087b8:	40140000 	.word	0x40140000
 80087bc:	3fe00000 	.word	0x3fe00000
 80087c0:	4631      	mov	r1, r6
 80087c2:	4628      	mov	r0, r5
 80087c4:	f7f7 ff18 	bl	80005f8 <__aeabi_dmul>
 80087c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087cc:	9415      	str	r4, [sp, #84]	@ 0x54
 80087ce:	4656      	mov	r6, sl
 80087d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087d4:	f7f8 f9c0 	bl	8000b58 <__aeabi_d2iz>
 80087d8:	4605      	mov	r5, r0
 80087da:	f7f7 fea3 	bl	8000524 <__aeabi_i2d>
 80087de:	4602      	mov	r2, r0
 80087e0:	460b      	mov	r3, r1
 80087e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087e6:	f7f7 fd4f 	bl	8000288 <__aeabi_dsub>
 80087ea:	3530      	adds	r5, #48	@ 0x30
 80087ec:	f806 5b01 	strb.w	r5, [r6], #1
 80087f0:	4602      	mov	r2, r0
 80087f2:	460b      	mov	r3, r1
 80087f4:	42a6      	cmp	r6, r4
 80087f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087fa:	f04f 0200 	mov.w	r2, #0
 80087fe:	d124      	bne.n	800884a <_dtoa_r+0x662>
 8008800:	4bac      	ldr	r3, [pc, #688]	@ (8008ab4 <_dtoa_r+0x8cc>)
 8008802:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008806:	f7f7 fd41 	bl	800028c <__adddf3>
 800880a:	4602      	mov	r2, r0
 800880c:	460b      	mov	r3, r1
 800880e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008812:	f7f8 f981 	bl	8000b18 <__aeabi_dcmpgt>
 8008816:	2800      	cmp	r0, #0
 8008818:	d145      	bne.n	80088a6 <_dtoa_r+0x6be>
 800881a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800881e:	49a5      	ldr	r1, [pc, #660]	@ (8008ab4 <_dtoa_r+0x8cc>)
 8008820:	2000      	movs	r0, #0
 8008822:	f7f7 fd31 	bl	8000288 <__aeabi_dsub>
 8008826:	4602      	mov	r2, r0
 8008828:	460b      	mov	r3, r1
 800882a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800882e:	f7f8 f955 	bl	8000adc <__aeabi_dcmplt>
 8008832:	2800      	cmp	r0, #0
 8008834:	f43f aef5 	beq.w	8008622 <_dtoa_r+0x43a>
 8008838:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800883a:	1e73      	subs	r3, r6, #1
 800883c:	9315      	str	r3, [sp, #84]	@ 0x54
 800883e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008842:	2b30      	cmp	r3, #48	@ 0x30
 8008844:	d0f8      	beq.n	8008838 <_dtoa_r+0x650>
 8008846:	9f04      	ldr	r7, [sp, #16]
 8008848:	e73e      	b.n	80086c8 <_dtoa_r+0x4e0>
 800884a:	4b9b      	ldr	r3, [pc, #620]	@ (8008ab8 <_dtoa_r+0x8d0>)
 800884c:	f7f7 fed4 	bl	80005f8 <__aeabi_dmul>
 8008850:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008854:	e7bc      	b.n	80087d0 <_dtoa_r+0x5e8>
 8008856:	d10c      	bne.n	8008872 <_dtoa_r+0x68a>
 8008858:	4b98      	ldr	r3, [pc, #608]	@ (8008abc <_dtoa_r+0x8d4>)
 800885a:	2200      	movs	r2, #0
 800885c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008860:	f7f7 feca 	bl	80005f8 <__aeabi_dmul>
 8008864:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008868:	f7f8 f94c 	bl	8000b04 <__aeabi_dcmpge>
 800886c:	2800      	cmp	r0, #0
 800886e:	f000 8157 	beq.w	8008b20 <_dtoa_r+0x938>
 8008872:	2400      	movs	r4, #0
 8008874:	4625      	mov	r5, r4
 8008876:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008878:	43db      	mvns	r3, r3
 800887a:	9304      	str	r3, [sp, #16]
 800887c:	4656      	mov	r6, sl
 800887e:	2700      	movs	r7, #0
 8008880:	4621      	mov	r1, r4
 8008882:	4658      	mov	r0, fp
 8008884:	f000 fbb4 	bl	8008ff0 <_Bfree>
 8008888:	2d00      	cmp	r5, #0
 800888a:	d0dc      	beq.n	8008846 <_dtoa_r+0x65e>
 800888c:	b12f      	cbz	r7, 800889a <_dtoa_r+0x6b2>
 800888e:	42af      	cmp	r7, r5
 8008890:	d003      	beq.n	800889a <_dtoa_r+0x6b2>
 8008892:	4639      	mov	r1, r7
 8008894:	4658      	mov	r0, fp
 8008896:	f000 fbab 	bl	8008ff0 <_Bfree>
 800889a:	4629      	mov	r1, r5
 800889c:	4658      	mov	r0, fp
 800889e:	f000 fba7 	bl	8008ff0 <_Bfree>
 80088a2:	e7d0      	b.n	8008846 <_dtoa_r+0x65e>
 80088a4:	9704      	str	r7, [sp, #16]
 80088a6:	4633      	mov	r3, r6
 80088a8:	461e      	mov	r6, r3
 80088aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088ae:	2a39      	cmp	r2, #57	@ 0x39
 80088b0:	d107      	bne.n	80088c2 <_dtoa_r+0x6da>
 80088b2:	459a      	cmp	sl, r3
 80088b4:	d1f8      	bne.n	80088a8 <_dtoa_r+0x6c0>
 80088b6:	9a04      	ldr	r2, [sp, #16]
 80088b8:	3201      	adds	r2, #1
 80088ba:	9204      	str	r2, [sp, #16]
 80088bc:	2230      	movs	r2, #48	@ 0x30
 80088be:	f88a 2000 	strb.w	r2, [sl]
 80088c2:	781a      	ldrb	r2, [r3, #0]
 80088c4:	3201      	adds	r2, #1
 80088c6:	701a      	strb	r2, [r3, #0]
 80088c8:	e7bd      	b.n	8008846 <_dtoa_r+0x65e>
 80088ca:	4b7b      	ldr	r3, [pc, #492]	@ (8008ab8 <_dtoa_r+0x8d0>)
 80088cc:	2200      	movs	r2, #0
 80088ce:	f7f7 fe93 	bl	80005f8 <__aeabi_dmul>
 80088d2:	2200      	movs	r2, #0
 80088d4:	2300      	movs	r3, #0
 80088d6:	4604      	mov	r4, r0
 80088d8:	460d      	mov	r5, r1
 80088da:	f7f8 f8f5 	bl	8000ac8 <__aeabi_dcmpeq>
 80088de:	2800      	cmp	r0, #0
 80088e0:	f43f aebb 	beq.w	800865a <_dtoa_r+0x472>
 80088e4:	e6f0      	b.n	80086c8 <_dtoa_r+0x4e0>
 80088e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80088e8:	2a00      	cmp	r2, #0
 80088ea:	f000 80db 	beq.w	8008aa4 <_dtoa_r+0x8bc>
 80088ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088f0:	2a01      	cmp	r2, #1
 80088f2:	f300 80bf 	bgt.w	8008a74 <_dtoa_r+0x88c>
 80088f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80088f8:	2a00      	cmp	r2, #0
 80088fa:	f000 80b7 	beq.w	8008a6c <_dtoa_r+0x884>
 80088fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008902:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008904:	4646      	mov	r6, r8
 8008906:	9a08      	ldr	r2, [sp, #32]
 8008908:	2101      	movs	r1, #1
 800890a:	441a      	add	r2, r3
 800890c:	4658      	mov	r0, fp
 800890e:	4498      	add	r8, r3
 8008910:	9208      	str	r2, [sp, #32]
 8008912:	f000 fc21 	bl	8009158 <__i2b>
 8008916:	4605      	mov	r5, r0
 8008918:	b15e      	cbz	r6, 8008932 <_dtoa_r+0x74a>
 800891a:	9b08      	ldr	r3, [sp, #32]
 800891c:	2b00      	cmp	r3, #0
 800891e:	dd08      	ble.n	8008932 <_dtoa_r+0x74a>
 8008920:	42b3      	cmp	r3, r6
 8008922:	9a08      	ldr	r2, [sp, #32]
 8008924:	bfa8      	it	ge
 8008926:	4633      	movge	r3, r6
 8008928:	eba8 0803 	sub.w	r8, r8, r3
 800892c:	1af6      	subs	r6, r6, r3
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	9308      	str	r3, [sp, #32]
 8008932:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008934:	b1f3      	cbz	r3, 8008974 <_dtoa_r+0x78c>
 8008936:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008938:	2b00      	cmp	r3, #0
 800893a:	f000 80b7 	beq.w	8008aac <_dtoa_r+0x8c4>
 800893e:	b18c      	cbz	r4, 8008964 <_dtoa_r+0x77c>
 8008940:	4629      	mov	r1, r5
 8008942:	4622      	mov	r2, r4
 8008944:	4658      	mov	r0, fp
 8008946:	f000 fcc7 	bl	80092d8 <__pow5mult>
 800894a:	464a      	mov	r2, r9
 800894c:	4601      	mov	r1, r0
 800894e:	4605      	mov	r5, r0
 8008950:	4658      	mov	r0, fp
 8008952:	f000 fc17 	bl	8009184 <__multiply>
 8008956:	4649      	mov	r1, r9
 8008958:	9004      	str	r0, [sp, #16]
 800895a:	4658      	mov	r0, fp
 800895c:	f000 fb48 	bl	8008ff0 <_Bfree>
 8008960:	9b04      	ldr	r3, [sp, #16]
 8008962:	4699      	mov	r9, r3
 8008964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008966:	1b1a      	subs	r2, r3, r4
 8008968:	d004      	beq.n	8008974 <_dtoa_r+0x78c>
 800896a:	4649      	mov	r1, r9
 800896c:	4658      	mov	r0, fp
 800896e:	f000 fcb3 	bl	80092d8 <__pow5mult>
 8008972:	4681      	mov	r9, r0
 8008974:	2101      	movs	r1, #1
 8008976:	4658      	mov	r0, fp
 8008978:	f000 fbee 	bl	8009158 <__i2b>
 800897c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800897e:	4604      	mov	r4, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 81cf 	beq.w	8008d24 <_dtoa_r+0xb3c>
 8008986:	461a      	mov	r2, r3
 8008988:	4601      	mov	r1, r0
 800898a:	4658      	mov	r0, fp
 800898c:	f000 fca4 	bl	80092d8 <__pow5mult>
 8008990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008992:	2b01      	cmp	r3, #1
 8008994:	4604      	mov	r4, r0
 8008996:	f300 8095 	bgt.w	8008ac4 <_dtoa_r+0x8dc>
 800899a:	9b02      	ldr	r3, [sp, #8]
 800899c:	2b00      	cmp	r3, #0
 800899e:	f040 8087 	bne.w	8008ab0 <_dtoa_r+0x8c8>
 80089a2:	9b03      	ldr	r3, [sp, #12]
 80089a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	f040 8089 	bne.w	8008ac0 <_dtoa_r+0x8d8>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089b4:	0d1b      	lsrs	r3, r3, #20
 80089b6:	051b      	lsls	r3, r3, #20
 80089b8:	b12b      	cbz	r3, 80089c6 <_dtoa_r+0x7de>
 80089ba:	9b08      	ldr	r3, [sp, #32]
 80089bc:	3301      	adds	r3, #1
 80089be:	9308      	str	r3, [sp, #32]
 80089c0:	f108 0801 	add.w	r8, r8, #1
 80089c4:	2301      	movs	r3, #1
 80089c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80089c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f000 81b0 	beq.w	8008d30 <_dtoa_r+0xb48>
 80089d0:	6923      	ldr	r3, [r4, #16]
 80089d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089d6:	6918      	ldr	r0, [r3, #16]
 80089d8:	f000 fb72 	bl	80090c0 <__hi0bits>
 80089dc:	f1c0 0020 	rsb	r0, r0, #32
 80089e0:	9b08      	ldr	r3, [sp, #32]
 80089e2:	4418      	add	r0, r3
 80089e4:	f010 001f 	ands.w	r0, r0, #31
 80089e8:	d077      	beq.n	8008ada <_dtoa_r+0x8f2>
 80089ea:	f1c0 0320 	rsb	r3, r0, #32
 80089ee:	2b04      	cmp	r3, #4
 80089f0:	dd6b      	ble.n	8008aca <_dtoa_r+0x8e2>
 80089f2:	9b08      	ldr	r3, [sp, #32]
 80089f4:	f1c0 001c 	rsb	r0, r0, #28
 80089f8:	4403      	add	r3, r0
 80089fa:	4480      	add	r8, r0
 80089fc:	4406      	add	r6, r0
 80089fe:	9308      	str	r3, [sp, #32]
 8008a00:	f1b8 0f00 	cmp.w	r8, #0
 8008a04:	dd05      	ble.n	8008a12 <_dtoa_r+0x82a>
 8008a06:	4649      	mov	r1, r9
 8008a08:	4642      	mov	r2, r8
 8008a0a:	4658      	mov	r0, fp
 8008a0c:	f000 fcbe 	bl	800938c <__lshift>
 8008a10:	4681      	mov	r9, r0
 8008a12:	9b08      	ldr	r3, [sp, #32]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	dd05      	ble.n	8008a24 <_dtoa_r+0x83c>
 8008a18:	4621      	mov	r1, r4
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	4658      	mov	r0, fp
 8008a1e:	f000 fcb5 	bl	800938c <__lshift>
 8008a22:	4604      	mov	r4, r0
 8008a24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d059      	beq.n	8008ade <_dtoa_r+0x8f6>
 8008a2a:	4621      	mov	r1, r4
 8008a2c:	4648      	mov	r0, r9
 8008a2e:	f000 fd19 	bl	8009464 <__mcmp>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	da53      	bge.n	8008ade <_dtoa_r+0x8f6>
 8008a36:	1e7b      	subs	r3, r7, #1
 8008a38:	9304      	str	r3, [sp, #16]
 8008a3a:	4649      	mov	r1, r9
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	220a      	movs	r2, #10
 8008a40:	4658      	mov	r0, fp
 8008a42:	f000 faf7 	bl	8009034 <__multadd>
 8008a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a48:	4681      	mov	r9, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	f000 8172 	beq.w	8008d34 <_dtoa_r+0xb4c>
 8008a50:	2300      	movs	r3, #0
 8008a52:	4629      	mov	r1, r5
 8008a54:	220a      	movs	r2, #10
 8008a56:	4658      	mov	r0, fp
 8008a58:	f000 faec 	bl	8009034 <__multadd>
 8008a5c:	9b00      	ldr	r3, [sp, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	4605      	mov	r5, r0
 8008a62:	dc67      	bgt.n	8008b34 <_dtoa_r+0x94c>
 8008a64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a66:	2b02      	cmp	r3, #2
 8008a68:	dc41      	bgt.n	8008aee <_dtoa_r+0x906>
 8008a6a:	e063      	b.n	8008b34 <_dtoa_r+0x94c>
 8008a6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a72:	e746      	b.n	8008902 <_dtoa_r+0x71a>
 8008a74:	9b07      	ldr	r3, [sp, #28]
 8008a76:	1e5c      	subs	r4, r3, #1
 8008a78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a7a:	42a3      	cmp	r3, r4
 8008a7c:	bfbf      	itttt	lt
 8008a7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008a80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008a82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008a84:	1ae3      	sublt	r3, r4, r3
 8008a86:	bfb4      	ite	lt
 8008a88:	18d2      	addlt	r2, r2, r3
 8008a8a:	1b1c      	subge	r4, r3, r4
 8008a8c:	9b07      	ldr	r3, [sp, #28]
 8008a8e:	bfbc      	itt	lt
 8008a90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008a92:	2400      	movlt	r4, #0
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	bfb5      	itete	lt
 8008a98:	eba8 0603 	sublt.w	r6, r8, r3
 8008a9c:	9b07      	ldrge	r3, [sp, #28]
 8008a9e:	2300      	movlt	r3, #0
 8008aa0:	4646      	movge	r6, r8
 8008aa2:	e730      	b.n	8008906 <_dtoa_r+0x71e>
 8008aa4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008aa6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008aa8:	4646      	mov	r6, r8
 8008aaa:	e735      	b.n	8008918 <_dtoa_r+0x730>
 8008aac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008aae:	e75c      	b.n	800896a <_dtoa_r+0x782>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	e788      	b.n	80089c6 <_dtoa_r+0x7de>
 8008ab4:	3fe00000 	.word	0x3fe00000
 8008ab8:	40240000 	.word	0x40240000
 8008abc:	40140000 	.word	0x40140000
 8008ac0:	9b02      	ldr	r3, [sp, #8]
 8008ac2:	e780      	b.n	80089c6 <_dtoa_r+0x7de>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ac8:	e782      	b.n	80089d0 <_dtoa_r+0x7e8>
 8008aca:	d099      	beq.n	8008a00 <_dtoa_r+0x818>
 8008acc:	9a08      	ldr	r2, [sp, #32]
 8008ace:	331c      	adds	r3, #28
 8008ad0:	441a      	add	r2, r3
 8008ad2:	4498      	add	r8, r3
 8008ad4:	441e      	add	r6, r3
 8008ad6:	9208      	str	r2, [sp, #32]
 8008ad8:	e792      	b.n	8008a00 <_dtoa_r+0x818>
 8008ada:	4603      	mov	r3, r0
 8008adc:	e7f6      	b.n	8008acc <_dtoa_r+0x8e4>
 8008ade:	9b07      	ldr	r3, [sp, #28]
 8008ae0:	9704      	str	r7, [sp, #16]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	dc20      	bgt.n	8008b28 <_dtoa_r+0x940>
 8008ae6:	9300      	str	r3, [sp, #0]
 8008ae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aea:	2b02      	cmp	r3, #2
 8008aec:	dd1e      	ble.n	8008b2c <_dtoa_r+0x944>
 8008aee:	9b00      	ldr	r3, [sp, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f47f aec0 	bne.w	8008876 <_dtoa_r+0x68e>
 8008af6:	4621      	mov	r1, r4
 8008af8:	2205      	movs	r2, #5
 8008afa:	4658      	mov	r0, fp
 8008afc:	f000 fa9a 	bl	8009034 <__multadd>
 8008b00:	4601      	mov	r1, r0
 8008b02:	4604      	mov	r4, r0
 8008b04:	4648      	mov	r0, r9
 8008b06:	f000 fcad 	bl	8009464 <__mcmp>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	f77f aeb3 	ble.w	8008876 <_dtoa_r+0x68e>
 8008b10:	4656      	mov	r6, sl
 8008b12:	2331      	movs	r3, #49	@ 0x31
 8008b14:	f806 3b01 	strb.w	r3, [r6], #1
 8008b18:	9b04      	ldr	r3, [sp, #16]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	9304      	str	r3, [sp, #16]
 8008b1e:	e6ae      	b.n	800887e <_dtoa_r+0x696>
 8008b20:	9c07      	ldr	r4, [sp, #28]
 8008b22:	9704      	str	r7, [sp, #16]
 8008b24:	4625      	mov	r5, r4
 8008b26:	e7f3      	b.n	8008b10 <_dtoa_r+0x928>
 8008b28:	9b07      	ldr	r3, [sp, #28]
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f000 8104 	beq.w	8008d3c <_dtoa_r+0xb54>
 8008b34:	2e00      	cmp	r6, #0
 8008b36:	dd05      	ble.n	8008b44 <_dtoa_r+0x95c>
 8008b38:	4629      	mov	r1, r5
 8008b3a:	4632      	mov	r2, r6
 8008b3c:	4658      	mov	r0, fp
 8008b3e:	f000 fc25 	bl	800938c <__lshift>
 8008b42:	4605      	mov	r5, r0
 8008b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d05a      	beq.n	8008c00 <_dtoa_r+0xa18>
 8008b4a:	6869      	ldr	r1, [r5, #4]
 8008b4c:	4658      	mov	r0, fp
 8008b4e:	f000 fa0f 	bl	8008f70 <_Balloc>
 8008b52:	4606      	mov	r6, r0
 8008b54:	b928      	cbnz	r0, 8008b62 <_dtoa_r+0x97a>
 8008b56:	4b84      	ldr	r3, [pc, #528]	@ (8008d68 <_dtoa_r+0xb80>)
 8008b58:	4602      	mov	r2, r0
 8008b5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b5e:	f7ff bb5a 	b.w	8008216 <_dtoa_r+0x2e>
 8008b62:	692a      	ldr	r2, [r5, #16]
 8008b64:	3202      	adds	r2, #2
 8008b66:	0092      	lsls	r2, r2, #2
 8008b68:	f105 010c 	add.w	r1, r5, #12
 8008b6c:	300c      	adds	r0, #12
 8008b6e:	f7ff faa4 	bl	80080ba <memcpy>
 8008b72:	2201      	movs	r2, #1
 8008b74:	4631      	mov	r1, r6
 8008b76:	4658      	mov	r0, fp
 8008b78:	f000 fc08 	bl	800938c <__lshift>
 8008b7c:	f10a 0301 	add.w	r3, sl, #1
 8008b80:	9307      	str	r3, [sp, #28]
 8008b82:	9b00      	ldr	r3, [sp, #0]
 8008b84:	4453      	add	r3, sl
 8008b86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b88:	9b02      	ldr	r3, [sp, #8]
 8008b8a:	f003 0301 	and.w	r3, r3, #1
 8008b8e:	462f      	mov	r7, r5
 8008b90:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b92:	4605      	mov	r5, r0
 8008b94:	9b07      	ldr	r3, [sp, #28]
 8008b96:	4621      	mov	r1, r4
 8008b98:	3b01      	subs	r3, #1
 8008b9a:	4648      	mov	r0, r9
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	f7ff fa9a 	bl	80080d6 <quorem>
 8008ba2:	4639      	mov	r1, r7
 8008ba4:	9002      	str	r0, [sp, #8]
 8008ba6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008baa:	4648      	mov	r0, r9
 8008bac:	f000 fc5a 	bl	8009464 <__mcmp>
 8008bb0:	462a      	mov	r2, r5
 8008bb2:	9008      	str	r0, [sp, #32]
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	4658      	mov	r0, fp
 8008bb8:	f000 fc70 	bl	800949c <__mdiff>
 8008bbc:	68c2      	ldr	r2, [r0, #12]
 8008bbe:	4606      	mov	r6, r0
 8008bc0:	bb02      	cbnz	r2, 8008c04 <_dtoa_r+0xa1c>
 8008bc2:	4601      	mov	r1, r0
 8008bc4:	4648      	mov	r0, r9
 8008bc6:	f000 fc4d 	bl	8009464 <__mcmp>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	4631      	mov	r1, r6
 8008bce:	4658      	mov	r0, fp
 8008bd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008bd2:	f000 fa0d 	bl	8008ff0 <_Bfree>
 8008bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bda:	9e07      	ldr	r6, [sp, #28]
 8008bdc:	ea43 0102 	orr.w	r1, r3, r2
 8008be0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008be2:	4319      	orrs	r1, r3
 8008be4:	d110      	bne.n	8008c08 <_dtoa_r+0xa20>
 8008be6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008bea:	d029      	beq.n	8008c40 <_dtoa_r+0xa58>
 8008bec:	9b08      	ldr	r3, [sp, #32]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	dd02      	ble.n	8008bf8 <_dtoa_r+0xa10>
 8008bf2:	9b02      	ldr	r3, [sp, #8]
 8008bf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008bf8:	9b00      	ldr	r3, [sp, #0]
 8008bfa:	f883 8000 	strb.w	r8, [r3]
 8008bfe:	e63f      	b.n	8008880 <_dtoa_r+0x698>
 8008c00:	4628      	mov	r0, r5
 8008c02:	e7bb      	b.n	8008b7c <_dtoa_r+0x994>
 8008c04:	2201      	movs	r2, #1
 8008c06:	e7e1      	b.n	8008bcc <_dtoa_r+0x9e4>
 8008c08:	9b08      	ldr	r3, [sp, #32]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	db04      	blt.n	8008c18 <_dtoa_r+0xa30>
 8008c0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c10:	430b      	orrs	r3, r1
 8008c12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008c14:	430b      	orrs	r3, r1
 8008c16:	d120      	bne.n	8008c5a <_dtoa_r+0xa72>
 8008c18:	2a00      	cmp	r2, #0
 8008c1a:	dded      	ble.n	8008bf8 <_dtoa_r+0xa10>
 8008c1c:	4649      	mov	r1, r9
 8008c1e:	2201      	movs	r2, #1
 8008c20:	4658      	mov	r0, fp
 8008c22:	f000 fbb3 	bl	800938c <__lshift>
 8008c26:	4621      	mov	r1, r4
 8008c28:	4681      	mov	r9, r0
 8008c2a:	f000 fc1b 	bl	8009464 <__mcmp>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	dc03      	bgt.n	8008c3a <_dtoa_r+0xa52>
 8008c32:	d1e1      	bne.n	8008bf8 <_dtoa_r+0xa10>
 8008c34:	f018 0f01 	tst.w	r8, #1
 8008c38:	d0de      	beq.n	8008bf8 <_dtoa_r+0xa10>
 8008c3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c3e:	d1d8      	bne.n	8008bf2 <_dtoa_r+0xa0a>
 8008c40:	9a00      	ldr	r2, [sp, #0]
 8008c42:	2339      	movs	r3, #57	@ 0x39
 8008c44:	7013      	strb	r3, [r2, #0]
 8008c46:	4633      	mov	r3, r6
 8008c48:	461e      	mov	r6, r3
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c50:	2a39      	cmp	r2, #57	@ 0x39
 8008c52:	d052      	beq.n	8008cfa <_dtoa_r+0xb12>
 8008c54:	3201      	adds	r2, #1
 8008c56:	701a      	strb	r2, [r3, #0]
 8008c58:	e612      	b.n	8008880 <_dtoa_r+0x698>
 8008c5a:	2a00      	cmp	r2, #0
 8008c5c:	dd07      	ble.n	8008c6e <_dtoa_r+0xa86>
 8008c5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c62:	d0ed      	beq.n	8008c40 <_dtoa_r+0xa58>
 8008c64:	9a00      	ldr	r2, [sp, #0]
 8008c66:	f108 0301 	add.w	r3, r8, #1
 8008c6a:	7013      	strb	r3, [r2, #0]
 8008c6c:	e608      	b.n	8008880 <_dtoa_r+0x698>
 8008c6e:	9b07      	ldr	r3, [sp, #28]
 8008c70:	9a07      	ldr	r2, [sp, #28]
 8008c72:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d028      	beq.n	8008cce <_dtoa_r+0xae6>
 8008c7c:	4649      	mov	r1, r9
 8008c7e:	2300      	movs	r3, #0
 8008c80:	220a      	movs	r2, #10
 8008c82:	4658      	mov	r0, fp
 8008c84:	f000 f9d6 	bl	8009034 <__multadd>
 8008c88:	42af      	cmp	r7, r5
 8008c8a:	4681      	mov	r9, r0
 8008c8c:	f04f 0300 	mov.w	r3, #0
 8008c90:	f04f 020a 	mov.w	r2, #10
 8008c94:	4639      	mov	r1, r7
 8008c96:	4658      	mov	r0, fp
 8008c98:	d107      	bne.n	8008caa <_dtoa_r+0xac2>
 8008c9a:	f000 f9cb 	bl	8009034 <__multadd>
 8008c9e:	4607      	mov	r7, r0
 8008ca0:	4605      	mov	r5, r0
 8008ca2:	9b07      	ldr	r3, [sp, #28]
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	9307      	str	r3, [sp, #28]
 8008ca8:	e774      	b.n	8008b94 <_dtoa_r+0x9ac>
 8008caa:	f000 f9c3 	bl	8009034 <__multadd>
 8008cae:	4629      	mov	r1, r5
 8008cb0:	4607      	mov	r7, r0
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	220a      	movs	r2, #10
 8008cb6:	4658      	mov	r0, fp
 8008cb8:	f000 f9bc 	bl	8009034 <__multadd>
 8008cbc:	4605      	mov	r5, r0
 8008cbe:	e7f0      	b.n	8008ca2 <_dtoa_r+0xaba>
 8008cc0:	9b00      	ldr	r3, [sp, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	bfcc      	ite	gt
 8008cc6:	461e      	movgt	r6, r3
 8008cc8:	2601      	movle	r6, #1
 8008cca:	4456      	add	r6, sl
 8008ccc:	2700      	movs	r7, #0
 8008cce:	4649      	mov	r1, r9
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	4658      	mov	r0, fp
 8008cd4:	f000 fb5a 	bl	800938c <__lshift>
 8008cd8:	4621      	mov	r1, r4
 8008cda:	4681      	mov	r9, r0
 8008cdc:	f000 fbc2 	bl	8009464 <__mcmp>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	dcb0      	bgt.n	8008c46 <_dtoa_r+0xa5e>
 8008ce4:	d102      	bne.n	8008cec <_dtoa_r+0xb04>
 8008ce6:	f018 0f01 	tst.w	r8, #1
 8008cea:	d1ac      	bne.n	8008c46 <_dtoa_r+0xa5e>
 8008cec:	4633      	mov	r3, r6
 8008cee:	461e      	mov	r6, r3
 8008cf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cf4:	2a30      	cmp	r2, #48	@ 0x30
 8008cf6:	d0fa      	beq.n	8008cee <_dtoa_r+0xb06>
 8008cf8:	e5c2      	b.n	8008880 <_dtoa_r+0x698>
 8008cfa:	459a      	cmp	sl, r3
 8008cfc:	d1a4      	bne.n	8008c48 <_dtoa_r+0xa60>
 8008cfe:	9b04      	ldr	r3, [sp, #16]
 8008d00:	3301      	adds	r3, #1
 8008d02:	9304      	str	r3, [sp, #16]
 8008d04:	2331      	movs	r3, #49	@ 0x31
 8008d06:	f88a 3000 	strb.w	r3, [sl]
 8008d0a:	e5b9      	b.n	8008880 <_dtoa_r+0x698>
 8008d0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d6c <_dtoa_r+0xb84>
 8008d12:	b11b      	cbz	r3, 8008d1c <_dtoa_r+0xb34>
 8008d14:	f10a 0308 	add.w	r3, sl, #8
 8008d18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008d1a:	6013      	str	r3, [r2, #0]
 8008d1c:	4650      	mov	r0, sl
 8008d1e:	b019      	add	sp, #100	@ 0x64
 8008d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	f77f ae37 	ble.w	800899a <_dtoa_r+0x7b2>
 8008d2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d30:	2001      	movs	r0, #1
 8008d32:	e655      	b.n	80089e0 <_dtoa_r+0x7f8>
 8008d34:	9b00      	ldr	r3, [sp, #0]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f77f aed6 	ble.w	8008ae8 <_dtoa_r+0x900>
 8008d3c:	4656      	mov	r6, sl
 8008d3e:	4621      	mov	r1, r4
 8008d40:	4648      	mov	r0, r9
 8008d42:	f7ff f9c8 	bl	80080d6 <quorem>
 8008d46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d4a:	f806 8b01 	strb.w	r8, [r6], #1
 8008d4e:	9b00      	ldr	r3, [sp, #0]
 8008d50:	eba6 020a 	sub.w	r2, r6, sl
 8008d54:	4293      	cmp	r3, r2
 8008d56:	ddb3      	ble.n	8008cc0 <_dtoa_r+0xad8>
 8008d58:	4649      	mov	r1, r9
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	220a      	movs	r2, #10
 8008d5e:	4658      	mov	r0, fp
 8008d60:	f000 f968 	bl	8009034 <__multadd>
 8008d64:	4681      	mov	r9, r0
 8008d66:	e7ea      	b.n	8008d3e <_dtoa_r+0xb56>
 8008d68:	0800a7f4 	.word	0x0800a7f4
 8008d6c:	0800a778 	.word	0x0800a778

08008d70 <_free_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	4605      	mov	r5, r0
 8008d74:	2900      	cmp	r1, #0
 8008d76:	d041      	beq.n	8008dfc <_free_r+0x8c>
 8008d78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d7c:	1f0c      	subs	r4, r1, #4
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	bfb8      	it	lt
 8008d82:	18e4      	addlt	r4, r4, r3
 8008d84:	f000 f8e8 	bl	8008f58 <__malloc_lock>
 8008d88:	4a1d      	ldr	r2, [pc, #116]	@ (8008e00 <_free_r+0x90>)
 8008d8a:	6813      	ldr	r3, [r2, #0]
 8008d8c:	b933      	cbnz	r3, 8008d9c <_free_r+0x2c>
 8008d8e:	6063      	str	r3, [r4, #4]
 8008d90:	6014      	str	r4, [r2, #0]
 8008d92:	4628      	mov	r0, r5
 8008d94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d98:	f000 b8e4 	b.w	8008f64 <__malloc_unlock>
 8008d9c:	42a3      	cmp	r3, r4
 8008d9e:	d908      	bls.n	8008db2 <_free_r+0x42>
 8008da0:	6820      	ldr	r0, [r4, #0]
 8008da2:	1821      	adds	r1, r4, r0
 8008da4:	428b      	cmp	r3, r1
 8008da6:	bf01      	itttt	eq
 8008da8:	6819      	ldreq	r1, [r3, #0]
 8008daa:	685b      	ldreq	r3, [r3, #4]
 8008dac:	1809      	addeq	r1, r1, r0
 8008dae:	6021      	streq	r1, [r4, #0]
 8008db0:	e7ed      	b.n	8008d8e <_free_r+0x1e>
 8008db2:	461a      	mov	r2, r3
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	b10b      	cbz	r3, 8008dbc <_free_r+0x4c>
 8008db8:	42a3      	cmp	r3, r4
 8008dba:	d9fa      	bls.n	8008db2 <_free_r+0x42>
 8008dbc:	6811      	ldr	r1, [r2, #0]
 8008dbe:	1850      	adds	r0, r2, r1
 8008dc0:	42a0      	cmp	r0, r4
 8008dc2:	d10b      	bne.n	8008ddc <_free_r+0x6c>
 8008dc4:	6820      	ldr	r0, [r4, #0]
 8008dc6:	4401      	add	r1, r0
 8008dc8:	1850      	adds	r0, r2, r1
 8008dca:	4283      	cmp	r3, r0
 8008dcc:	6011      	str	r1, [r2, #0]
 8008dce:	d1e0      	bne.n	8008d92 <_free_r+0x22>
 8008dd0:	6818      	ldr	r0, [r3, #0]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	6053      	str	r3, [r2, #4]
 8008dd6:	4408      	add	r0, r1
 8008dd8:	6010      	str	r0, [r2, #0]
 8008dda:	e7da      	b.n	8008d92 <_free_r+0x22>
 8008ddc:	d902      	bls.n	8008de4 <_free_r+0x74>
 8008dde:	230c      	movs	r3, #12
 8008de0:	602b      	str	r3, [r5, #0]
 8008de2:	e7d6      	b.n	8008d92 <_free_r+0x22>
 8008de4:	6820      	ldr	r0, [r4, #0]
 8008de6:	1821      	adds	r1, r4, r0
 8008de8:	428b      	cmp	r3, r1
 8008dea:	bf04      	itt	eq
 8008dec:	6819      	ldreq	r1, [r3, #0]
 8008dee:	685b      	ldreq	r3, [r3, #4]
 8008df0:	6063      	str	r3, [r4, #4]
 8008df2:	bf04      	itt	eq
 8008df4:	1809      	addeq	r1, r1, r0
 8008df6:	6021      	streq	r1, [r4, #0]
 8008df8:	6054      	str	r4, [r2, #4]
 8008dfa:	e7ca      	b.n	8008d92 <_free_r+0x22>
 8008dfc:	bd38      	pop	{r3, r4, r5, pc}
 8008dfe:	bf00      	nop
 8008e00:	20004f80 	.word	0x20004f80

08008e04 <malloc>:
 8008e04:	4b02      	ldr	r3, [pc, #8]	@ (8008e10 <malloc+0xc>)
 8008e06:	4601      	mov	r1, r0
 8008e08:	6818      	ldr	r0, [r3, #0]
 8008e0a:	f000 b825 	b.w	8008e58 <_malloc_r>
 8008e0e:	bf00      	nop
 8008e10:	20000028 	.word	0x20000028

08008e14 <sbrk_aligned>:
 8008e14:	b570      	push	{r4, r5, r6, lr}
 8008e16:	4e0f      	ldr	r6, [pc, #60]	@ (8008e54 <sbrk_aligned+0x40>)
 8008e18:	460c      	mov	r4, r1
 8008e1a:	6831      	ldr	r1, [r6, #0]
 8008e1c:	4605      	mov	r5, r0
 8008e1e:	b911      	cbnz	r1, 8008e26 <sbrk_aligned+0x12>
 8008e20:	f000 fcd4 	bl	80097cc <_sbrk_r>
 8008e24:	6030      	str	r0, [r6, #0]
 8008e26:	4621      	mov	r1, r4
 8008e28:	4628      	mov	r0, r5
 8008e2a:	f000 fccf 	bl	80097cc <_sbrk_r>
 8008e2e:	1c43      	adds	r3, r0, #1
 8008e30:	d103      	bne.n	8008e3a <sbrk_aligned+0x26>
 8008e32:	f04f 34ff 	mov.w	r4, #4294967295
 8008e36:	4620      	mov	r0, r4
 8008e38:	bd70      	pop	{r4, r5, r6, pc}
 8008e3a:	1cc4      	adds	r4, r0, #3
 8008e3c:	f024 0403 	bic.w	r4, r4, #3
 8008e40:	42a0      	cmp	r0, r4
 8008e42:	d0f8      	beq.n	8008e36 <sbrk_aligned+0x22>
 8008e44:	1a21      	subs	r1, r4, r0
 8008e46:	4628      	mov	r0, r5
 8008e48:	f000 fcc0 	bl	80097cc <_sbrk_r>
 8008e4c:	3001      	adds	r0, #1
 8008e4e:	d1f2      	bne.n	8008e36 <sbrk_aligned+0x22>
 8008e50:	e7ef      	b.n	8008e32 <sbrk_aligned+0x1e>
 8008e52:	bf00      	nop
 8008e54:	20004f7c 	.word	0x20004f7c

08008e58 <_malloc_r>:
 8008e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e5c:	1ccd      	adds	r5, r1, #3
 8008e5e:	f025 0503 	bic.w	r5, r5, #3
 8008e62:	3508      	adds	r5, #8
 8008e64:	2d0c      	cmp	r5, #12
 8008e66:	bf38      	it	cc
 8008e68:	250c      	movcc	r5, #12
 8008e6a:	2d00      	cmp	r5, #0
 8008e6c:	4606      	mov	r6, r0
 8008e6e:	db01      	blt.n	8008e74 <_malloc_r+0x1c>
 8008e70:	42a9      	cmp	r1, r5
 8008e72:	d904      	bls.n	8008e7e <_malloc_r+0x26>
 8008e74:	230c      	movs	r3, #12
 8008e76:	6033      	str	r3, [r6, #0]
 8008e78:	2000      	movs	r0, #0
 8008e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f54 <_malloc_r+0xfc>
 8008e82:	f000 f869 	bl	8008f58 <__malloc_lock>
 8008e86:	f8d8 3000 	ldr.w	r3, [r8]
 8008e8a:	461c      	mov	r4, r3
 8008e8c:	bb44      	cbnz	r4, 8008ee0 <_malloc_r+0x88>
 8008e8e:	4629      	mov	r1, r5
 8008e90:	4630      	mov	r0, r6
 8008e92:	f7ff ffbf 	bl	8008e14 <sbrk_aligned>
 8008e96:	1c43      	adds	r3, r0, #1
 8008e98:	4604      	mov	r4, r0
 8008e9a:	d158      	bne.n	8008f4e <_malloc_r+0xf6>
 8008e9c:	f8d8 4000 	ldr.w	r4, [r8]
 8008ea0:	4627      	mov	r7, r4
 8008ea2:	2f00      	cmp	r7, #0
 8008ea4:	d143      	bne.n	8008f2e <_malloc_r+0xd6>
 8008ea6:	2c00      	cmp	r4, #0
 8008ea8:	d04b      	beq.n	8008f42 <_malloc_r+0xea>
 8008eaa:	6823      	ldr	r3, [r4, #0]
 8008eac:	4639      	mov	r1, r7
 8008eae:	4630      	mov	r0, r6
 8008eb0:	eb04 0903 	add.w	r9, r4, r3
 8008eb4:	f000 fc8a 	bl	80097cc <_sbrk_r>
 8008eb8:	4581      	cmp	r9, r0
 8008eba:	d142      	bne.n	8008f42 <_malloc_r+0xea>
 8008ebc:	6821      	ldr	r1, [r4, #0]
 8008ebe:	1a6d      	subs	r5, r5, r1
 8008ec0:	4629      	mov	r1, r5
 8008ec2:	4630      	mov	r0, r6
 8008ec4:	f7ff ffa6 	bl	8008e14 <sbrk_aligned>
 8008ec8:	3001      	adds	r0, #1
 8008eca:	d03a      	beq.n	8008f42 <_malloc_r+0xea>
 8008ecc:	6823      	ldr	r3, [r4, #0]
 8008ece:	442b      	add	r3, r5
 8008ed0:	6023      	str	r3, [r4, #0]
 8008ed2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	bb62      	cbnz	r2, 8008f34 <_malloc_r+0xdc>
 8008eda:	f8c8 7000 	str.w	r7, [r8]
 8008ede:	e00f      	b.n	8008f00 <_malloc_r+0xa8>
 8008ee0:	6822      	ldr	r2, [r4, #0]
 8008ee2:	1b52      	subs	r2, r2, r5
 8008ee4:	d420      	bmi.n	8008f28 <_malloc_r+0xd0>
 8008ee6:	2a0b      	cmp	r2, #11
 8008ee8:	d917      	bls.n	8008f1a <_malloc_r+0xc2>
 8008eea:	1961      	adds	r1, r4, r5
 8008eec:	42a3      	cmp	r3, r4
 8008eee:	6025      	str	r5, [r4, #0]
 8008ef0:	bf18      	it	ne
 8008ef2:	6059      	strne	r1, [r3, #4]
 8008ef4:	6863      	ldr	r3, [r4, #4]
 8008ef6:	bf08      	it	eq
 8008ef8:	f8c8 1000 	streq.w	r1, [r8]
 8008efc:	5162      	str	r2, [r4, r5]
 8008efe:	604b      	str	r3, [r1, #4]
 8008f00:	4630      	mov	r0, r6
 8008f02:	f000 f82f 	bl	8008f64 <__malloc_unlock>
 8008f06:	f104 000b 	add.w	r0, r4, #11
 8008f0a:	1d23      	adds	r3, r4, #4
 8008f0c:	f020 0007 	bic.w	r0, r0, #7
 8008f10:	1ac2      	subs	r2, r0, r3
 8008f12:	bf1c      	itt	ne
 8008f14:	1a1b      	subne	r3, r3, r0
 8008f16:	50a3      	strne	r3, [r4, r2]
 8008f18:	e7af      	b.n	8008e7a <_malloc_r+0x22>
 8008f1a:	6862      	ldr	r2, [r4, #4]
 8008f1c:	42a3      	cmp	r3, r4
 8008f1e:	bf0c      	ite	eq
 8008f20:	f8c8 2000 	streq.w	r2, [r8]
 8008f24:	605a      	strne	r2, [r3, #4]
 8008f26:	e7eb      	b.n	8008f00 <_malloc_r+0xa8>
 8008f28:	4623      	mov	r3, r4
 8008f2a:	6864      	ldr	r4, [r4, #4]
 8008f2c:	e7ae      	b.n	8008e8c <_malloc_r+0x34>
 8008f2e:	463c      	mov	r4, r7
 8008f30:	687f      	ldr	r7, [r7, #4]
 8008f32:	e7b6      	b.n	8008ea2 <_malloc_r+0x4a>
 8008f34:	461a      	mov	r2, r3
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	42a3      	cmp	r3, r4
 8008f3a:	d1fb      	bne.n	8008f34 <_malloc_r+0xdc>
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	6053      	str	r3, [r2, #4]
 8008f40:	e7de      	b.n	8008f00 <_malloc_r+0xa8>
 8008f42:	230c      	movs	r3, #12
 8008f44:	6033      	str	r3, [r6, #0]
 8008f46:	4630      	mov	r0, r6
 8008f48:	f000 f80c 	bl	8008f64 <__malloc_unlock>
 8008f4c:	e794      	b.n	8008e78 <_malloc_r+0x20>
 8008f4e:	6005      	str	r5, [r0, #0]
 8008f50:	e7d6      	b.n	8008f00 <_malloc_r+0xa8>
 8008f52:	bf00      	nop
 8008f54:	20004f80 	.word	0x20004f80

08008f58 <__malloc_lock>:
 8008f58:	4801      	ldr	r0, [pc, #4]	@ (8008f60 <__malloc_lock+0x8>)
 8008f5a:	f7ff b8ac 	b.w	80080b6 <__retarget_lock_acquire_recursive>
 8008f5e:	bf00      	nop
 8008f60:	20004f78 	.word	0x20004f78

08008f64 <__malloc_unlock>:
 8008f64:	4801      	ldr	r0, [pc, #4]	@ (8008f6c <__malloc_unlock+0x8>)
 8008f66:	f7ff b8a7 	b.w	80080b8 <__retarget_lock_release_recursive>
 8008f6a:	bf00      	nop
 8008f6c:	20004f78 	.word	0x20004f78

08008f70 <_Balloc>:
 8008f70:	b570      	push	{r4, r5, r6, lr}
 8008f72:	69c6      	ldr	r6, [r0, #28]
 8008f74:	4604      	mov	r4, r0
 8008f76:	460d      	mov	r5, r1
 8008f78:	b976      	cbnz	r6, 8008f98 <_Balloc+0x28>
 8008f7a:	2010      	movs	r0, #16
 8008f7c:	f7ff ff42 	bl	8008e04 <malloc>
 8008f80:	4602      	mov	r2, r0
 8008f82:	61e0      	str	r0, [r4, #28]
 8008f84:	b920      	cbnz	r0, 8008f90 <_Balloc+0x20>
 8008f86:	4b18      	ldr	r3, [pc, #96]	@ (8008fe8 <_Balloc+0x78>)
 8008f88:	4818      	ldr	r0, [pc, #96]	@ (8008fec <_Balloc+0x7c>)
 8008f8a:	216b      	movs	r1, #107	@ 0x6b
 8008f8c:	f000 fc2e 	bl	80097ec <__assert_func>
 8008f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f94:	6006      	str	r6, [r0, #0]
 8008f96:	60c6      	str	r6, [r0, #12]
 8008f98:	69e6      	ldr	r6, [r4, #28]
 8008f9a:	68f3      	ldr	r3, [r6, #12]
 8008f9c:	b183      	cbz	r3, 8008fc0 <_Balloc+0x50>
 8008f9e:	69e3      	ldr	r3, [r4, #28]
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008fa6:	b9b8      	cbnz	r0, 8008fd8 <_Balloc+0x68>
 8008fa8:	2101      	movs	r1, #1
 8008faa:	fa01 f605 	lsl.w	r6, r1, r5
 8008fae:	1d72      	adds	r2, r6, #5
 8008fb0:	0092      	lsls	r2, r2, #2
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f000 fc38 	bl	8009828 <_calloc_r>
 8008fb8:	b160      	cbz	r0, 8008fd4 <_Balloc+0x64>
 8008fba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008fbe:	e00e      	b.n	8008fde <_Balloc+0x6e>
 8008fc0:	2221      	movs	r2, #33	@ 0x21
 8008fc2:	2104      	movs	r1, #4
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	f000 fc2f 	bl	8009828 <_calloc_r>
 8008fca:	69e3      	ldr	r3, [r4, #28]
 8008fcc:	60f0      	str	r0, [r6, #12]
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1e4      	bne.n	8008f9e <_Balloc+0x2e>
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	bd70      	pop	{r4, r5, r6, pc}
 8008fd8:	6802      	ldr	r2, [r0, #0]
 8008fda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fde:	2300      	movs	r3, #0
 8008fe0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fe4:	e7f7      	b.n	8008fd6 <_Balloc+0x66>
 8008fe6:	bf00      	nop
 8008fe8:	0800a785 	.word	0x0800a785
 8008fec:	0800a805 	.word	0x0800a805

08008ff0 <_Bfree>:
 8008ff0:	b570      	push	{r4, r5, r6, lr}
 8008ff2:	69c6      	ldr	r6, [r0, #28]
 8008ff4:	4605      	mov	r5, r0
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	b976      	cbnz	r6, 8009018 <_Bfree+0x28>
 8008ffa:	2010      	movs	r0, #16
 8008ffc:	f7ff ff02 	bl	8008e04 <malloc>
 8009000:	4602      	mov	r2, r0
 8009002:	61e8      	str	r0, [r5, #28]
 8009004:	b920      	cbnz	r0, 8009010 <_Bfree+0x20>
 8009006:	4b09      	ldr	r3, [pc, #36]	@ (800902c <_Bfree+0x3c>)
 8009008:	4809      	ldr	r0, [pc, #36]	@ (8009030 <_Bfree+0x40>)
 800900a:	218f      	movs	r1, #143	@ 0x8f
 800900c:	f000 fbee 	bl	80097ec <__assert_func>
 8009010:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009014:	6006      	str	r6, [r0, #0]
 8009016:	60c6      	str	r6, [r0, #12]
 8009018:	b13c      	cbz	r4, 800902a <_Bfree+0x3a>
 800901a:	69eb      	ldr	r3, [r5, #28]
 800901c:	6862      	ldr	r2, [r4, #4]
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009024:	6021      	str	r1, [r4, #0]
 8009026:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800902a:	bd70      	pop	{r4, r5, r6, pc}
 800902c:	0800a785 	.word	0x0800a785
 8009030:	0800a805 	.word	0x0800a805

08009034 <__multadd>:
 8009034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009038:	690d      	ldr	r5, [r1, #16]
 800903a:	4607      	mov	r7, r0
 800903c:	460c      	mov	r4, r1
 800903e:	461e      	mov	r6, r3
 8009040:	f101 0c14 	add.w	ip, r1, #20
 8009044:	2000      	movs	r0, #0
 8009046:	f8dc 3000 	ldr.w	r3, [ip]
 800904a:	b299      	uxth	r1, r3
 800904c:	fb02 6101 	mla	r1, r2, r1, r6
 8009050:	0c1e      	lsrs	r6, r3, #16
 8009052:	0c0b      	lsrs	r3, r1, #16
 8009054:	fb02 3306 	mla	r3, r2, r6, r3
 8009058:	b289      	uxth	r1, r1
 800905a:	3001      	adds	r0, #1
 800905c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009060:	4285      	cmp	r5, r0
 8009062:	f84c 1b04 	str.w	r1, [ip], #4
 8009066:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800906a:	dcec      	bgt.n	8009046 <__multadd+0x12>
 800906c:	b30e      	cbz	r6, 80090b2 <__multadd+0x7e>
 800906e:	68a3      	ldr	r3, [r4, #8]
 8009070:	42ab      	cmp	r3, r5
 8009072:	dc19      	bgt.n	80090a8 <__multadd+0x74>
 8009074:	6861      	ldr	r1, [r4, #4]
 8009076:	4638      	mov	r0, r7
 8009078:	3101      	adds	r1, #1
 800907a:	f7ff ff79 	bl	8008f70 <_Balloc>
 800907e:	4680      	mov	r8, r0
 8009080:	b928      	cbnz	r0, 800908e <__multadd+0x5a>
 8009082:	4602      	mov	r2, r0
 8009084:	4b0c      	ldr	r3, [pc, #48]	@ (80090b8 <__multadd+0x84>)
 8009086:	480d      	ldr	r0, [pc, #52]	@ (80090bc <__multadd+0x88>)
 8009088:	21ba      	movs	r1, #186	@ 0xba
 800908a:	f000 fbaf 	bl	80097ec <__assert_func>
 800908e:	6922      	ldr	r2, [r4, #16]
 8009090:	3202      	adds	r2, #2
 8009092:	f104 010c 	add.w	r1, r4, #12
 8009096:	0092      	lsls	r2, r2, #2
 8009098:	300c      	adds	r0, #12
 800909a:	f7ff f80e 	bl	80080ba <memcpy>
 800909e:	4621      	mov	r1, r4
 80090a0:	4638      	mov	r0, r7
 80090a2:	f7ff ffa5 	bl	8008ff0 <_Bfree>
 80090a6:	4644      	mov	r4, r8
 80090a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090ac:	3501      	adds	r5, #1
 80090ae:	615e      	str	r6, [r3, #20]
 80090b0:	6125      	str	r5, [r4, #16]
 80090b2:	4620      	mov	r0, r4
 80090b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090b8:	0800a7f4 	.word	0x0800a7f4
 80090bc:	0800a805 	.word	0x0800a805

080090c0 <__hi0bits>:
 80090c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80090c4:	4603      	mov	r3, r0
 80090c6:	bf36      	itet	cc
 80090c8:	0403      	lslcc	r3, r0, #16
 80090ca:	2000      	movcs	r0, #0
 80090cc:	2010      	movcc	r0, #16
 80090ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090d2:	bf3c      	itt	cc
 80090d4:	021b      	lslcc	r3, r3, #8
 80090d6:	3008      	addcc	r0, #8
 80090d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090dc:	bf3c      	itt	cc
 80090de:	011b      	lslcc	r3, r3, #4
 80090e0:	3004      	addcc	r0, #4
 80090e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090e6:	bf3c      	itt	cc
 80090e8:	009b      	lslcc	r3, r3, #2
 80090ea:	3002      	addcc	r0, #2
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	db05      	blt.n	80090fc <__hi0bits+0x3c>
 80090f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80090f4:	f100 0001 	add.w	r0, r0, #1
 80090f8:	bf08      	it	eq
 80090fa:	2020      	moveq	r0, #32
 80090fc:	4770      	bx	lr

080090fe <__lo0bits>:
 80090fe:	6803      	ldr	r3, [r0, #0]
 8009100:	4602      	mov	r2, r0
 8009102:	f013 0007 	ands.w	r0, r3, #7
 8009106:	d00b      	beq.n	8009120 <__lo0bits+0x22>
 8009108:	07d9      	lsls	r1, r3, #31
 800910a:	d421      	bmi.n	8009150 <__lo0bits+0x52>
 800910c:	0798      	lsls	r0, r3, #30
 800910e:	bf49      	itett	mi
 8009110:	085b      	lsrmi	r3, r3, #1
 8009112:	089b      	lsrpl	r3, r3, #2
 8009114:	2001      	movmi	r0, #1
 8009116:	6013      	strmi	r3, [r2, #0]
 8009118:	bf5c      	itt	pl
 800911a:	6013      	strpl	r3, [r2, #0]
 800911c:	2002      	movpl	r0, #2
 800911e:	4770      	bx	lr
 8009120:	b299      	uxth	r1, r3
 8009122:	b909      	cbnz	r1, 8009128 <__lo0bits+0x2a>
 8009124:	0c1b      	lsrs	r3, r3, #16
 8009126:	2010      	movs	r0, #16
 8009128:	b2d9      	uxtb	r1, r3
 800912a:	b909      	cbnz	r1, 8009130 <__lo0bits+0x32>
 800912c:	3008      	adds	r0, #8
 800912e:	0a1b      	lsrs	r3, r3, #8
 8009130:	0719      	lsls	r1, r3, #28
 8009132:	bf04      	itt	eq
 8009134:	091b      	lsreq	r3, r3, #4
 8009136:	3004      	addeq	r0, #4
 8009138:	0799      	lsls	r1, r3, #30
 800913a:	bf04      	itt	eq
 800913c:	089b      	lsreq	r3, r3, #2
 800913e:	3002      	addeq	r0, #2
 8009140:	07d9      	lsls	r1, r3, #31
 8009142:	d403      	bmi.n	800914c <__lo0bits+0x4e>
 8009144:	085b      	lsrs	r3, r3, #1
 8009146:	f100 0001 	add.w	r0, r0, #1
 800914a:	d003      	beq.n	8009154 <__lo0bits+0x56>
 800914c:	6013      	str	r3, [r2, #0]
 800914e:	4770      	bx	lr
 8009150:	2000      	movs	r0, #0
 8009152:	4770      	bx	lr
 8009154:	2020      	movs	r0, #32
 8009156:	4770      	bx	lr

08009158 <__i2b>:
 8009158:	b510      	push	{r4, lr}
 800915a:	460c      	mov	r4, r1
 800915c:	2101      	movs	r1, #1
 800915e:	f7ff ff07 	bl	8008f70 <_Balloc>
 8009162:	4602      	mov	r2, r0
 8009164:	b928      	cbnz	r0, 8009172 <__i2b+0x1a>
 8009166:	4b05      	ldr	r3, [pc, #20]	@ (800917c <__i2b+0x24>)
 8009168:	4805      	ldr	r0, [pc, #20]	@ (8009180 <__i2b+0x28>)
 800916a:	f240 1145 	movw	r1, #325	@ 0x145
 800916e:	f000 fb3d 	bl	80097ec <__assert_func>
 8009172:	2301      	movs	r3, #1
 8009174:	6144      	str	r4, [r0, #20]
 8009176:	6103      	str	r3, [r0, #16]
 8009178:	bd10      	pop	{r4, pc}
 800917a:	bf00      	nop
 800917c:	0800a7f4 	.word	0x0800a7f4
 8009180:	0800a805 	.word	0x0800a805

08009184 <__multiply>:
 8009184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009188:	4614      	mov	r4, r2
 800918a:	690a      	ldr	r2, [r1, #16]
 800918c:	6923      	ldr	r3, [r4, #16]
 800918e:	429a      	cmp	r2, r3
 8009190:	bfa8      	it	ge
 8009192:	4623      	movge	r3, r4
 8009194:	460f      	mov	r7, r1
 8009196:	bfa4      	itt	ge
 8009198:	460c      	movge	r4, r1
 800919a:	461f      	movge	r7, r3
 800919c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80091a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80091a4:	68a3      	ldr	r3, [r4, #8]
 80091a6:	6861      	ldr	r1, [r4, #4]
 80091a8:	eb0a 0609 	add.w	r6, sl, r9
 80091ac:	42b3      	cmp	r3, r6
 80091ae:	b085      	sub	sp, #20
 80091b0:	bfb8      	it	lt
 80091b2:	3101      	addlt	r1, #1
 80091b4:	f7ff fedc 	bl	8008f70 <_Balloc>
 80091b8:	b930      	cbnz	r0, 80091c8 <__multiply+0x44>
 80091ba:	4602      	mov	r2, r0
 80091bc:	4b44      	ldr	r3, [pc, #272]	@ (80092d0 <__multiply+0x14c>)
 80091be:	4845      	ldr	r0, [pc, #276]	@ (80092d4 <__multiply+0x150>)
 80091c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80091c4:	f000 fb12 	bl	80097ec <__assert_func>
 80091c8:	f100 0514 	add.w	r5, r0, #20
 80091cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091d0:	462b      	mov	r3, r5
 80091d2:	2200      	movs	r2, #0
 80091d4:	4543      	cmp	r3, r8
 80091d6:	d321      	bcc.n	800921c <__multiply+0x98>
 80091d8:	f107 0114 	add.w	r1, r7, #20
 80091dc:	f104 0214 	add.w	r2, r4, #20
 80091e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80091e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80091e8:	9302      	str	r3, [sp, #8]
 80091ea:	1b13      	subs	r3, r2, r4
 80091ec:	3b15      	subs	r3, #21
 80091ee:	f023 0303 	bic.w	r3, r3, #3
 80091f2:	3304      	adds	r3, #4
 80091f4:	f104 0715 	add.w	r7, r4, #21
 80091f8:	42ba      	cmp	r2, r7
 80091fa:	bf38      	it	cc
 80091fc:	2304      	movcc	r3, #4
 80091fe:	9301      	str	r3, [sp, #4]
 8009200:	9b02      	ldr	r3, [sp, #8]
 8009202:	9103      	str	r1, [sp, #12]
 8009204:	428b      	cmp	r3, r1
 8009206:	d80c      	bhi.n	8009222 <__multiply+0x9e>
 8009208:	2e00      	cmp	r6, #0
 800920a:	dd03      	ble.n	8009214 <__multiply+0x90>
 800920c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009210:	2b00      	cmp	r3, #0
 8009212:	d05b      	beq.n	80092cc <__multiply+0x148>
 8009214:	6106      	str	r6, [r0, #16]
 8009216:	b005      	add	sp, #20
 8009218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800921c:	f843 2b04 	str.w	r2, [r3], #4
 8009220:	e7d8      	b.n	80091d4 <__multiply+0x50>
 8009222:	f8b1 a000 	ldrh.w	sl, [r1]
 8009226:	f1ba 0f00 	cmp.w	sl, #0
 800922a:	d024      	beq.n	8009276 <__multiply+0xf2>
 800922c:	f104 0e14 	add.w	lr, r4, #20
 8009230:	46a9      	mov	r9, r5
 8009232:	f04f 0c00 	mov.w	ip, #0
 8009236:	f85e 7b04 	ldr.w	r7, [lr], #4
 800923a:	f8d9 3000 	ldr.w	r3, [r9]
 800923e:	fa1f fb87 	uxth.w	fp, r7
 8009242:	b29b      	uxth	r3, r3
 8009244:	fb0a 330b 	mla	r3, sl, fp, r3
 8009248:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800924c:	f8d9 7000 	ldr.w	r7, [r9]
 8009250:	4463      	add	r3, ip
 8009252:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009256:	fb0a c70b 	mla	r7, sl, fp, ip
 800925a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800925e:	b29b      	uxth	r3, r3
 8009260:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009264:	4572      	cmp	r2, lr
 8009266:	f849 3b04 	str.w	r3, [r9], #4
 800926a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800926e:	d8e2      	bhi.n	8009236 <__multiply+0xb2>
 8009270:	9b01      	ldr	r3, [sp, #4]
 8009272:	f845 c003 	str.w	ip, [r5, r3]
 8009276:	9b03      	ldr	r3, [sp, #12]
 8009278:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800927c:	3104      	adds	r1, #4
 800927e:	f1b9 0f00 	cmp.w	r9, #0
 8009282:	d021      	beq.n	80092c8 <__multiply+0x144>
 8009284:	682b      	ldr	r3, [r5, #0]
 8009286:	f104 0c14 	add.w	ip, r4, #20
 800928a:	46ae      	mov	lr, r5
 800928c:	f04f 0a00 	mov.w	sl, #0
 8009290:	f8bc b000 	ldrh.w	fp, [ip]
 8009294:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009298:	fb09 770b 	mla	r7, r9, fp, r7
 800929c:	4457      	add	r7, sl
 800929e:	b29b      	uxth	r3, r3
 80092a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092a4:	f84e 3b04 	str.w	r3, [lr], #4
 80092a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80092ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092b0:	f8be 3000 	ldrh.w	r3, [lr]
 80092b4:	fb09 330a 	mla	r3, r9, sl, r3
 80092b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80092bc:	4562      	cmp	r2, ip
 80092be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092c2:	d8e5      	bhi.n	8009290 <__multiply+0x10c>
 80092c4:	9f01      	ldr	r7, [sp, #4]
 80092c6:	51eb      	str	r3, [r5, r7]
 80092c8:	3504      	adds	r5, #4
 80092ca:	e799      	b.n	8009200 <__multiply+0x7c>
 80092cc:	3e01      	subs	r6, #1
 80092ce:	e79b      	b.n	8009208 <__multiply+0x84>
 80092d0:	0800a7f4 	.word	0x0800a7f4
 80092d4:	0800a805 	.word	0x0800a805

080092d8 <__pow5mult>:
 80092d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092dc:	4615      	mov	r5, r2
 80092de:	f012 0203 	ands.w	r2, r2, #3
 80092e2:	4607      	mov	r7, r0
 80092e4:	460e      	mov	r6, r1
 80092e6:	d007      	beq.n	80092f8 <__pow5mult+0x20>
 80092e8:	4c25      	ldr	r4, [pc, #148]	@ (8009380 <__pow5mult+0xa8>)
 80092ea:	3a01      	subs	r2, #1
 80092ec:	2300      	movs	r3, #0
 80092ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092f2:	f7ff fe9f 	bl	8009034 <__multadd>
 80092f6:	4606      	mov	r6, r0
 80092f8:	10ad      	asrs	r5, r5, #2
 80092fa:	d03d      	beq.n	8009378 <__pow5mult+0xa0>
 80092fc:	69fc      	ldr	r4, [r7, #28]
 80092fe:	b97c      	cbnz	r4, 8009320 <__pow5mult+0x48>
 8009300:	2010      	movs	r0, #16
 8009302:	f7ff fd7f 	bl	8008e04 <malloc>
 8009306:	4602      	mov	r2, r0
 8009308:	61f8      	str	r0, [r7, #28]
 800930a:	b928      	cbnz	r0, 8009318 <__pow5mult+0x40>
 800930c:	4b1d      	ldr	r3, [pc, #116]	@ (8009384 <__pow5mult+0xac>)
 800930e:	481e      	ldr	r0, [pc, #120]	@ (8009388 <__pow5mult+0xb0>)
 8009310:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009314:	f000 fa6a 	bl	80097ec <__assert_func>
 8009318:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800931c:	6004      	str	r4, [r0, #0]
 800931e:	60c4      	str	r4, [r0, #12]
 8009320:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009324:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009328:	b94c      	cbnz	r4, 800933e <__pow5mult+0x66>
 800932a:	f240 2171 	movw	r1, #625	@ 0x271
 800932e:	4638      	mov	r0, r7
 8009330:	f7ff ff12 	bl	8009158 <__i2b>
 8009334:	2300      	movs	r3, #0
 8009336:	f8c8 0008 	str.w	r0, [r8, #8]
 800933a:	4604      	mov	r4, r0
 800933c:	6003      	str	r3, [r0, #0]
 800933e:	f04f 0900 	mov.w	r9, #0
 8009342:	07eb      	lsls	r3, r5, #31
 8009344:	d50a      	bpl.n	800935c <__pow5mult+0x84>
 8009346:	4631      	mov	r1, r6
 8009348:	4622      	mov	r2, r4
 800934a:	4638      	mov	r0, r7
 800934c:	f7ff ff1a 	bl	8009184 <__multiply>
 8009350:	4631      	mov	r1, r6
 8009352:	4680      	mov	r8, r0
 8009354:	4638      	mov	r0, r7
 8009356:	f7ff fe4b 	bl	8008ff0 <_Bfree>
 800935a:	4646      	mov	r6, r8
 800935c:	106d      	asrs	r5, r5, #1
 800935e:	d00b      	beq.n	8009378 <__pow5mult+0xa0>
 8009360:	6820      	ldr	r0, [r4, #0]
 8009362:	b938      	cbnz	r0, 8009374 <__pow5mult+0x9c>
 8009364:	4622      	mov	r2, r4
 8009366:	4621      	mov	r1, r4
 8009368:	4638      	mov	r0, r7
 800936a:	f7ff ff0b 	bl	8009184 <__multiply>
 800936e:	6020      	str	r0, [r4, #0]
 8009370:	f8c0 9000 	str.w	r9, [r0]
 8009374:	4604      	mov	r4, r0
 8009376:	e7e4      	b.n	8009342 <__pow5mult+0x6a>
 8009378:	4630      	mov	r0, r6
 800937a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800937e:	bf00      	nop
 8009380:	0800a860 	.word	0x0800a860
 8009384:	0800a785 	.word	0x0800a785
 8009388:	0800a805 	.word	0x0800a805

0800938c <__lshift>:
 800938c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009390:	460c      	mov	r4, r1
 8009392:	6849      	ldr	r1, [r1, #4]
 8009394:	6923      	ldr	r3, [r4, #16]
 8009396:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800939a:	68a3      	ldr	r3, [r4, #8]
 800939c:	4607      	mov	r7, r0
 800939e:	4691      	mov	r9, r2
 80093a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093a4:	f108 0601 	add.w	r6, r8, #1
 80093a8:	42b3      	cmp	r3, r6
 80093aa:	db0b      	blt.n	80093c4 <__lshift+0x38>
 80093ac:	4638      	mov	r0, r7
 80093ae:	f7ff fddf 	bl	8008f70 <_Balloc>
 80093b2:	4605      	mov	r5, r0
 80093b4:	b948      	cbnz	r0, 80093ca <__lshift+0x3e>
 80093b6:	4602      	mov	r2, r0
 80093b8:	4b28      	ldr	r3, [pc, #160]	@ (800945c <__lshift+0xd0>)
 80093ba:	4829      	ldr	r0, [pc, #164]	@ (8009460 <__lshift+0xd4>)
 80093bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093c0:	f000 fa14 	bl	80097ec <__assert_func>
 80093c4:	3101      	adds	r1, #1
 80093c6:	005b      	lsls	r3, r3, #1
 80093c8:	e7ee      	b.n	80093a8 <__lshift+0x1c>
 80093ca:	2300      	movs	r3, #0
 80093cc:	f100 0114 	add.w	r1, r0, #20
 80093d0:	f100 0210 	add.w	r2, r0, #16
 80093d4:	4618      	mov	r0, r3
 80093d6:	4553      	cmp	r3, sl
 80093d8:	db33      	blt.n	8009442 <__lshift+0xb6>
 80093da:	6920      	ldr	r0, [r4, #16]
 80093dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093e0:	f104 0314 	add.w	r3, r4, #20
 80093e4:	f019 091f 	ands.w	r9, r9, #31
 80093e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093f0:	d02b      	beq.n	800944a <__lshift+0xbe>
 80093f2:	f1c9 0e20 	rsb	lr, r9, #32
 80093f6:	468a      	mov	sl, r1
 80093f8:	2200      	movs	r2, #0
 80093fa:	6818      	ldr	r0, [r3, #0]
 80093fc:	fa00 f009 	lsl.w	r0, r0, r9
 8009400:	4310      	orrs	r0, r2
 8009402:	f84a 0b04 	str.w	r0, [sl], #4
 8009406:	f853 2b04 	ldr.w	r2, [r3], #4
 800940a:	459c      	cmp	ip, r3
 800940c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009410:	d8f3      	bhi.n	80093fa <__lshift+0x6e>
 8009412:	ebac 0304 	sub.w	r3, ip, r4
 8009416:	3b15      	subs	r3, #21
 8009418:	f023 0303 	bic.w	r3, r3, #3
 800941c:	3304      	adds	r3, #4
 800941e:	f104 0015 	add.w	r0, r4, #21
 8009422:	4584      	cmp	ip, r0
 8009424:	bf38      	it	cc
 8009426:	2304      	movcc	r3, #4
 8009428:	50ca      	str	r2, [r1, r3]
 800942a:	b10a      	cbz	r2, 8009430 <__lshift+0xa4>
 800942c:	f108 0602 	add.w	r6, r8, #2
 8009430:	3e01      	subs	r6, #1
 8009432:	4638      	mov	r0, r7
 8009434:	612e      	str	r6, [r5, #16]
 8009436:	4621      	mov	r1, r4
 8009438:	f7ff fdda 	bl	8008ff0 <_Bfree>
 800943c:	4628      	mov	r0, r5
 800943e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009442:	f842 0f04 	str.w	r0, [r2, #4]!
 8009446:	3301      	adds	r3, #1
 8009448:	e7c5      	b.n	80093d6 <__lshift+0x4a>
 800944a:	3904      	subs	r1, #4
 800944c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009450:	f841 2f04 	str.w	r2, [r1, #4]!
 8009454:	459c      	cmp	ip, r3
 8009456:	d8f9      	bhi.n	800944c <__lshift+0xc0>
 8009458:	e7ea      	b.n	8009430 <__lshift+0xa4>
 800945a:	bf00      	nop
 800945c:	0800a7f4 	.word	0x0800a7f4
 8009460:	0800a805 	.word	0x0800a805

08009464 <__mcmp>:
 8009464:	690a      	ldr	r2, [r1, #16]
 8009466:	4603      	mov	r3, r0
 8009468:	6900      	ldr	r0, [r0, #16]
 800946a:	1a80      	subs	r0, r0, r2
 800946c:	b530      	push	{r4, r5, lr}
 800946e:	d10e      	bne.n	800948e <__mcmp+0x2a>
 8009470:	3314      	adds	r3, #20
 8009472:	3114      	adds	r1, #20
 8009474:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009478:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800947c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009480:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009484:	4295      	cmp	r5, r2
 8009486:	d003      	beq.n	8009490 <__mcmp+0x2c>
 8009488:	d205      	bcs.n	8009496 <__mcmp+0x32>
 800948a:	f04f 30ff 	mov.w	r0, #4294967295
 800948e:	bd30      	pop	{r4, r5, pc}
 8009490:	42a3      	cmp	r3, r4
 8009492:	d3f3      	bcc.n	800947c <__mcmp+0x18>
 8009494:	e7fb      	b.n	800948e <__mcmp+0x2a>
 8009496:	2001      	movs	r0, #1
 8009498:	e7f9      	b.n	800948e <__mcmp+0x2a>
	...

0800949c <__mdiff>:
 800949c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a0:	4689      	mov	r9, r1
 80094a2:	4606      	mov	r6, r0
 80094a4:	4611      	mov	r1, r2
 80094a6:	4648      	mov	r0, r9
 80094a8:	4614      	mov	r4, r2
 80094aa:	f7ff ffdb 	bl	8009464 <__mcmp>
 80094ae:	1e05      	subs	r5, r0, #0
 80094b0:	d112      	bne.n	80094d8 <__mdiff+0x3c>
 80094b2:	4629      	mov	r1, r5
 80094b4:	4630      	mov	r0, r6
 80094b6:	f7ff fd5b 	bl	8008f70 <_Balloc>
 80094ba:	4602      	mov	r2, r0
 80094bc:	b928      	cbnz	r0, 80094ca <__mdiff+0x2e>
 80094be:	4b3f      	ldr	r3, [pc, #252]	@ (80095bc <__mdiff+0x120>)
 80094c0:	f240 2137 	movw	r1, #567	@ 0x237
 80094c4:	483e      	ldr	r0, [pc, #248]	@ (80095c0 <__mdiff+0x124>)
 80094c6:	f000 f991 	bl	80097ec <__assert_func>
 80094ca:	2301      	movs	r3, #1
 80094cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094d0:	4610      	mov	r0, r2
 80094d2:	b003      	add	sp, #12
 80094d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d8:	bfbc      	itt	lt
 80094da:	464b      	movlt	r3, r9
 80094dc:	46a1      	movlt	r9, r4
 80094de:	4630      	mov	r0, r6
 80094e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80094e4:	bfba      	itte	lt
 80094e6:	461c      	movlt	r4, r3
 80094e8:	2501      	movlt	r5, #1
 80094ea:	2500      	movge	r5, #0
 80094ec:	f7ff fd40 	bl	8008f70 <_Balloc>
 80094f0:	4602      	mov	r2, r0
 80094f2:	b918      	cbnz	r0, 80094fc <__mdiff+0x60>
 80094f4:	4b31      	ldr	r3, [pc, #196]	@ (80095bc <__mdiff+0x120>)
 80094f6:	f240 2145 	movw	r1, #581	@ 0x245
 80094fa:	e7e3      	b.n	80094c4 <__mdiff+0x28>
 80094fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009500:	6926      	ldr	r6, [r4, #16]
 8009502:	60c5      	str	r5, [r0, #12]
 8009504:	f109 0310 	add.w	r3, r9, #16
 8009508:	f109 0514 	add.w	r5, r9, #20
 800950c:	f104 0e14 	add.w	lr, r4, #20
 8009510:	f100 0b14 	add.w	fp, r0, #20
 8009514:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009518:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800951c:	9301      	str	r3, [sp, #4]
 800951e:	46d9      	mov	r9, fp
 8009520:	f04f 0c00 	mov.w	ip, #0
 8009524:	9b01      	ldr	r3, [sp, #4]
 8009526:	f85e 0b04 	ldr.w	r0, [lr], #4
 800952a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800952e:	9301      	str	r3, [sp, #4]
 8009530:	fa1f f38a 	uxth.w	r3, sl
 8009534:	4619      	mov	r1, r3
 8009536:	b283      	uxth	r3, r0
 8009538:	1acb      	subs	r3, r1, r3
 800953a:	0c00      	lsrs	r0, r0, #16
 800953c:	4463      	add	r3, ip
 800953e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009542:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009546:	b29b      	uxth	r3, r3
 8009548:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800954c:	4576      	cmp	r6, lr
 800954e:	f849 3b04 	str.w	r3, [r9], #4
 8009552:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009556:	d8e5      	bhi.n	8009524 <__mdiff+0x88>
 8009558:	1b33      	subs	r3, r6, r4
 800955a:	3b15      	subs	r3, #21
 800955c:	f023 0303 	bic.w	r3, r3, #3
 8009560:	3415      	adds	r4, #21
 8009562:	3304      	adds	r3, #4
 8009564:	42a6      	cmp	r6, r4
 8009566:	bf38      	it	cc
 8009568:	2304      	movcc	r3, #4
 800956a:	441d      	add	r5, r3
 800956c:	445b      	add	r3, fp
 800956e:	461e      	mov	r6, r3
 8009570:	462c      	mov	r4, r5
 8009572:	4544      	cmp	r4, r8
 8009574:	d30e      	bcc.n	8009594 <__mdiff+0xf8>
 8009576:	f108 0103 	add.w	r1, r8, #3
 800957a:	1b49      	subs	r1, r1, r5
 800957c:	f021 0103 	bic.w	r1, r1, #3
 8009580:	3d03      	subs	r5, #3
 8009582:	45a8      	cmp	r8, r5
 8009584:	bf38      	it	cc
 8009586:	2100      	movcc	r1, #0
 8009588:	440b      	add	r3, r1
 800958a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800958e:	b191      	cbz	r1, 80095b6 <__mdiff+0x11a>
 8009590:	6117      	str	r7, [r2, #16]
 8009592:	e79d      	b.n	80094d0 <__mdiff+0x34>
 8009594:	f854 1b04 	ldr.w	r1, [r4], #4
 8009598:	46e6      	mov	lr, ip
 800959a:	0c08      	lsrs	r0, r1, #16
 800959c:	fa1c fc81 	uxtah	ip, ip, r1
 80095a0:	4471      	add	r1, lr
 80095a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095a6:	b289      	uxth	r1, r1
 80095a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095ac:	f846 1b04 	str.w	r1, [r6], #4
 80095b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095b4:	e7dd      	b.n	8009572 <__mdiff+0xd6>
 80095b6:	3f01      	subs	r7, #1
 80095b8:	e7e7      	b.n	800958a <__mdiff+0xee>
 80095ba:	bf00      	nop
 80095bc:	0800a7f4 	.word	0x0800a7f4
 80095c0:	0800a805 	.word	0x0800a805

080095c4 <__d2b>:
 80095c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095c8:	460f      	mov	r7, r1
 80095ca:	2101      	movs	r1, #1
 80095cc:	ec59 8b10 	vmov	r8, r9, d0
 80095d0:	4616      	mov	r6, r2
 80095d2:	f7ff fccd 	bl	8008f70 <_Balloc>
 80095d6:	4604      	mov	r4, r0
 80095d8:	b930      	cbnz	r0, 80095e8 <__d2b+0x24>
 80095da:	4602      	mov	r2, r0
 80095dc:	4b23      	ldr	r3, [pc, #140]	@ (800966c <__d2b+0xa8>)
 80095de:	4824      	ldr	r0, [pc, #144]	@ (8009670 <__d2b+0xac>)
 80095e0:	f240 310f 	movw	r1, #783	@ 0x30f
 80095e4:	f000 f902 	bl	80097ec <__assert_func>
 80095e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80095ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095f0:	b10d      	cbz	r5, 80095f6 <__d2b+0x32>
 80095f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095f6:	9301      	str	r3, [sp, #4]
 80095f8:	f1b8 0300 	subs.w	r3, r8, #0
 80095fc:	d023      	beq.n	8009646 <__d2b+0x82>
 80095fe:	4668      	mov	r0, sp
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	f7ff fd7c 	bl	80090fe <__lo0bits>
 8009606:	e9dd 1200 	ldrd	r1, r2, [sp]
 800960a:	b1d0      	cbz	r0, 8009642 <__d2b+0x7e>
 800960c:	f1c0 0320 	rsb	r3, r0, #32
 8009610:	fa02 f303 	lsl.w	r3, r2, r3
 8009614:	430b      	orrs	r3, r1
 8009616:	40c2      	lsrs	r2, r0
 8009618:	6163      	str	r3, [r4, #20]
 800961a:	9201      	str	r2, [sp, #4]
 800961c:	9b01      	ldr	r3, [sp, #4]
 800961e:	61a3      	str	r3, [r4, #24]
 8009620:	2b00      	cmp	r3, #0
 8009622:	bf0c      	ite	eq
 8009624:	2201      	moveq	r2, #1
 8009626:	2202      	movne	r2, #2
 8009628:	6122      	str	r2, [r4, #16]
 800962a:	b1a5      	cbz	r5, 8009656 <__d2b+0x92>
 800962c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009630:	4405      	add	r5, r0
 8009632:	603d      	str	r5, [r7, #0]
 8009634:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009638:	6030      	str	r0, [r6, #0]
 800963a:	4620      	mov	r0, r4
 800963c:	b003      	add	sp, #12
 800963e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009642:	6161      	str	r1, [r4, #20]
 8009644:	e7ea      	b.n	800961c <__d2b+0x58>
 8009646:	a801      	add	r0, sp, #4
 8009648:	f7ff fd59 	bl	80090fe <__lo0bits>
 800964c:	9b01      	ldr	r3, [sp, #4]
 800964e:	6163      	str	r3, [r4, #20]
 8009650:	3020      	adds	r0, #32
 8009652:	2201      	movs	r2, #1
 8009654:	e7e8      	b.n	8009628 <__d2b+0x64>
 8009656:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800965a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800965e:	6038      	str	r0, [r7, #0]
 8009660:	6918      	ldr	r0, [r3, #16]
 8009662:	f7ff fd2d 	bl	80090c0 <__hi0bits>
 8009666:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800966a:	e7e5      	b.n	8009638 <__d2b+0x74>
 800966c:	0800a7f4 	.word	0x0800a7f4
 8009670:	0800a805 	.word	0x0800a805

08009674 <__sflush_r>:
 8009674:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800967c:	0716      	lsls	r6, r2, #28
 800967e:	4605      	mov	r5, r0
 8009680:	460c      	mov	r4, r1
 8009682:	d454      	bmi.n	800972e <__sflush_r+0xba>
 8009684:	684b      	ldr	r3, [r1, #4]
 8009686:	2b00      	cmp	r3, #0
 8009688:	dc02      	bgt.n	8009690 <__sflush_r+0x1c>
 800968a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800968c:	2b00      	cmp	r3, #0
 800968e:	dd48      	ble.n	8009722 <__sflush_r+0xae>
 8009690:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009692:	2e00      	cmp	r6, #0
 8009694:	d045      	beq.n	8009722 <__sflush_r+0xae>
 8009696:	2300      	movs	r3, #0
 8009698:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800969c:	682f      	ldr	r7, [r5, #0]
 800969e:	6a21      	ldr	r1, [r4, #32]
 80096a0:	602b      	str	r3, [r5, #0]
 80096a2:	d030      	beq.n	8009706 <__sflush_r+0x92>
 80096a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80096a6:	89a3      	ldrh	r3, [r4, #12]
 80096a8:	0759      	lsls	r1, r3, #29
 80096aa:	d505      	bpl.n	80096b8 <__sflush_r+0x44>
 80096ac:	6863      	ldr	r3, [r4, #4]
 80096ae:	1ad2      	subs	r2, r2, r3
 80096b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80096b2:	b10b      	cbz	r3, 80096b8 <__sflush_r+0x44>
 80096b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80096b6:	1ad2      	subs	r2, r2, r3
 80096b8:	2300      	movs	r3, #0
 80096ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096bc:	6a21      	ldr	r1, [r4, #32]
 80096be:	4628      	mov	r0, r5
 80096c0:	47b0      	blx	r6
 80096c2:	1c43      	adds	r3, r0, #1
 80096c4:	89a3      	ldrh	r3, [r4, #12]
 80096c6:	d106      	bne.n	80096d6 <__sflush_r+0x62>
 80096c8:	6829      	ldr	r1, [r5, #0]
 80096ca:	291d      	cmp	r1, #29
 80096cc:	d82b      	bhi.n	8009726 <__sflush_r+0xb2>
 80096ce:	4a2a      	ldr	r2, [pc, #168]	@ (8009778 <__sflush_r+0x104>)
 80096d0:	410a      	asrs	r2, r1
 80096d2:	07d6      	lsls	r6, r2, #31
 80096d4:	d427      	bmi.n	8009726 <__sflush_r+0xb2>
 80096d6:	2200      	movs	r2, #0
 80096d8:	6062      	str	r2, [r4, #4]
 80096da:	04d9      	lsls	r1, r3, #19
 80096dc:	6922      	ldr	r2, [r4, #16]
 80096de:	6022      	str	r2, [r4, #0]
 80096e0:	d504      	bpl.n	80096ec <__sflush_r+0x78>
 80096e2:	1c42      	adds	r2, r0, #1
 80096e4:	d101      	bne.n	80096ea <__sflush_r+0x76>
 80096e6:	682b      	ldr	r3, [r5, #0]
 80096e8:	b903      	cbnz	r3, 80096ec <__sflush_r+0x78>
 80096ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80096ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096ee:	602f      	str	r7, [r5, #0]
 80096f0:	b1b9      	cbz	r1, 8009722 <__sflush_r+0xae>
 80096f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096f6:	4299      	cmp	r1, r3
 80096f8:	d002      	beq.n	8009700 <__sflush_r+0x8c>
 80096fa:	4628      	mov	r0, r5
 80096fc:	f7ff fb38 	bl	8008d70 <_free_r>
 8009700:	2300      	movs	r3, #0
 8009702:	6363      	str	r3, [r4, #52]	@ 0x34
 8009704:	e00d      	b.n	8009722 <__sflush_r+0xae>
 8009706:	2301      	movs	r3, #1
 8009708:	4628      	mov	r0, r5
 800970a:	47b0      	blx	r6
 800970c:	4602      	mov	r2, r0
 800970e:	1c50      	adds	r0, r2, #1
 8009710:	d1c9      	bne.n	80096a6 <__sflush_r+0x32>
 8009712:	682b      	ldr	r3, [r5, #0]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d0c6      	beq.n	80096a6 <__sflush_r+0x32>
 8009718:	2b1d      	cmp	r3, #29
 800971a:	d001      	beq.n	8009720 <__sflush_r+0xac>
 800971c:	2b16      	cmp	r3, #22
 800971e:	d11e      	bne.n	800975e <__sflush_r+0xea>
 8009720:	602f      	str	r7, [r5, #0]
 8009722:	2000      	movs	r0, #0
 8009724:	e022      	b.n	800976c <__sflush_r+0xf8>
 8009726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800972a:	b21b      	sxth	r3, r3
 800972c:	e01b      	b.n	8009766 <__sflush_r+0xf2>
 800972e:	690f      	ldr	r7, [r1, #16]
 8009730:	2f00      	cmp	r7, #0
 8009732:	d0f6      	beq.n	8009722 <__sflush_r+0xae>
 8009734:	0793      	lsls	r3, r2, #30
 8009736:	680e      	ldr	r6, [r1, #0]
 8009738:	bf08      	it	eq
 800973a:	694b      	ldreq	r3, [r1, #20]
 800973c:	600f      	str	r7, [r1, #0]
 800973e:	bf18      	it	ne
 8009740:	2300      	movne	r3, #0
 8009742:	eba6 0807 	sub.w	r8, r6, r7
 8009746:	608b      	str	r3, [r1, #8]
 8009748:	f1b8 0f00 	cmp.w	r8, #0
 800974c:	dde9      	ble.n	8009722 <__sflush_r+0xae>
 800974e:	6a21      	ldr	r1, [r4, #32]
 8009750:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009752:	4643      	mov	r3, r8
 8009754:	463a      	mov	r2, r7
 8009756:	4628      	mov	r0, r5
 8009758:	47b0      	blx	r6
 800975a:	2800      	cmp	r0, #0
 800975c:	dc08      	bgt.n	8009770 <__sflush_r+0xfc>
 800975e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009766:	81a3      	strh	r3, [r4, #12]
 8009768:	f04f 30ff 	mov.w	r0, #4294967295
 800976c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009770:	4407      	add	r7, r0
 8009772:	eba8 0800 	sub.w	r8, r8, r0
 8009776:	e7e7      	b.n	8009748 <__sflush_r+0xd4>
 8009778:	dfbffffe 	.word	0xdfbffffe

0800977c <_fflush_r>:
 800977c:	b538      	push	{r3, r4, r5, lr}
 800977e:	690b      	ldr	r3, [r1, #16]
 8009780:	4605      	mov	r5, r0
 8009782:	460c      	mov	r4, r1
 8009784:	b913      	cbnz	r3, 800978c <_fflush_r+0x10>
 8009786:	2500      	movs	r5, #0
 8009788:	4628      	mov	r0, r5
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	b118      	cbz	r0, 8009796 <_fflush_r+0x1a>
 800978e:	6a03      	ldr	r3, [r0, #32]
 8009790:	b90b      	cbnz	r3, 8009796 <_fflush_r+0x1a>
 8009792:	f7fe fb43 	bl	8007e1c <__sinit>
 8009796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d0f3      	beq.n	8009786 <_fflush_r+0xa>
 800979e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80097a0:	07d0      	lsls	r0, r2, #31
 80097a2:	d404      	bmi.n	80097ae <_fflush_r+0x32>
 80097a4:	0599      	lsls	r1, r3, #22
 80097a6:	d402      	bmi.n	80097ae <_fflush_r+0x32>
 80097a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097aa:	f7fe fc84 	bl	80080b6 <__retarget_lock_acquire_recursive>
 80097ae:	4628      	mov	r0, r5
 80097b0:	4621      	mov	r1, r4
 80097b2:	f7ff ff5f 	bl	8009674 <__sflush_r>
 80097b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097b8:	07da      	lsls	r2, r3, #31
 80097ba:	4605      	mov	r5, r0
 80097bc:	d4e4      	bmi.n	8009788 <_fflush_r+0xc>
 80097be:	89a3      	ldrh	r3, [r4, #12]
 80097c0:	059b      	lsls	r3, r3, #22
 80097c2:	d4e1      	bmi.n	8009788 <_fflush_r+0xc>
 80097c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097c6:	f7fe fc77 	bl	80080b8 <__retarget_lock_release_recursive>
 80097ca:	e7dd      	b.n	8009788 <_fflush_r+0xc>

080097cc <_sbrk_r>:
 80097cc:	b538      	push	{r3, r4, r5, lr}
 80097ce:	4d06      	ldr	r5, [pc, #24]	@ (80097e8 <_sbrk_r+0x1c>)
 80097d0:	2300      	movs	r3, #0
 80097d2:	4604      	mov	r4, r0
 80097d4:	4608      	mov	r0, r1
 80097d6:	602b      	str	r3, [r5, #0]
 80097d8:	f7f8 ff16 	bl	8002608 <_sbrk>
 80097dc:	1c43      	adds	r3, r0, #1
 80097de:	d102      	bne.n	80097e6 <_sbrk_r+0x1a>
 80097e0:	682b      	ldr	r3, [r5, #0]
 80097e2:	b103      	cbz	r3, 80097e6 <_sbrk_r+0x1a>
 80097e4:	6023      	str	r3, [r4, #0]
 80097e6:	bd38      	pop	{r3, r4, r5, pc}
 80097e8:	20004f74 	.word	0x20004f74

080097ec <__assert_func>:
 80097ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097ee:	4614      	mov	r4, r2
 80097f0:	461a      	mov	r2, r3
 80097f2:	4b09      	ldr	r3, [pc, #36]	@ (8009818 <__assert_func+0x2c>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4605      	mov	r5, r0
 80097f8:	68d8      	ldr	r0, [r3, #12]
 80097fa:	b954      	cbnz	r4, 8009812 <__assert_func+0x26>
 80097fc:	4b07      	ldr	r3, [pc, #28]	@ (800981c <__assert_func+0x30>)
 80097fe:	461c      	mov	r4, r3
 8009800:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009804:	9100      	str	r1, [sp, #0]
 8009806:	462b      	mov	r3, r5
 8009808:	4905      	ldr	r1, [pc, #20]	@ (8009820 <__assert_func+0x34>)
 800980a:	f000 f841 	bl	8009890 <fiprintf>
 800980e:	f000 f851 	bl	80098b4 <abort>
 8009812:	4b04      	ldr	r3, [pc, #16]	@ (8009824 <__assert_func+0x38>)
 8009814:	e7f4      	b.n	8009800 <__assert_func+0x14>
 8009816:	bf00      	nop
 8009818:	20000028 	.word	0x20000028
 800981c:	0800a9a5 	.word	0x0800a9a5
 8009820:	0800a977 	.word	0x0800a977
 8009824:	0800a96a 	.word	0x0800a96a

08009828 <_calloc_r>:
 8009828:	b570      	push	{r4, r5, r6, lr}
 800982a:	fba1 5402 	umull	r5, r4, r1, r2
 800982e:	b93c      	cbnz	r4, 8009840 <_calloc_r+0x18>
 8009830:	4629      	mov	r1, r5
 8009832:	f7ff fb11 	bl	8008e58 <_malloc_r>
 8009836:	4606      	mov	r6, r0
 8009838:	b928      	cbnz	r0, 8009846 <_calloc_r+0x1e>
 800983a:	2600      	movs	r6, #0
 800983c:	4630      	mov	r0, r6
 800983e:	bd70      	pop	{r4, r5, r6, pc}
 8009840:	220c      	movs	r2, #12
 8009842:	6002      	str	r2, [r0, #0]
 8009844:	e7f9      	b.n	800983a <_calloc_r+0x12>
 8009846:	462a      	mov	r2, r5
 8009848:	4621      	mov	r1, r4
 800984a:	f7fe fb60 	bl	8007f0e <memset>
 800984e:	e7f5      	b.n	800983c <_calloc_r+0x14>

08009850 <__ascii_mbtowc>:
 8009850:	b082      	sub	sp, #8
 8009852:	b901      	cbnz	r1, 8009856 <__ascii_mbtowc+0x6>
 8009854:	a901      	add	r1, sp, #4
 8009856:	b142      	cbz	r2, 800986a <__ascii_mbtowc+0x1a>
 8009858:	b14b      	cbz	r3, 800986e <__ascii_mbtowc+0x1e>
 800985a:	7813      	ldrb	r3, [r2, #0]
 800985c:	600b      	str	r3, [r1, #0]
 800985e:	7812      	ldrb	r2, [r2, #0]
 8009860:	1e10      	subs	r0, r2, #0
 8009862:	bf18      	it	ne
 8009864:	2001      	movne	r0, #1
 8009866:	b002      	add	sp, #8
 8009868:	4770      	bx	lr
 800986a:	4610      	mov	r0, r2
 800986c:	e7fb      	b.n	8009866 <__ascii_mbtowc+0x16>
 800986e:	f06f 0001 	mvn.w	r0, #1
 8009872:	e7f8      	b.n	8009866 <__ascii_mbtowc+0x16>

08009874 <__ascii_wctomb>:
 8009874:	4603      	mov	r3, r0
 8009876:	4608      	mov	r0, r1
 8009878:	b141      	cbz	r1, 800988c <__ascii_wctomb+0x18>
 800987a:	2aff      	cmp	r2, #255	@ 0xff
 800987c:	d904      	bls.n	8009888 <__ascii_wctomb+0x14>
 800987e:	228a      	movs	r2, #138	@ 0x8a
 8009880:	601a      	str	r2, [r3, #0]
 8009882:	f04f 30ff 	mov.w	r0, #4294967295
 8009886:	4770      	bx	lr
 8009888:	700a      	strb	r2, [r1, #0]
 800988a:	2001      	movs	r0, #1
 800988c:	4770      	bx	lr
	...

08009890 <fiprintf>:
 8009890:	b40e      	push	{r1, r2, r3}
 8009892:	b503      	push	{r0, r1, lr}
 8009894:	4601      	mov	r1, r0
 8009896:	ab03      	add	r3, sp, #12
 8009898:	4805      	ldr	r0, [pc, #20]	@ (80098b0 <fiprintf+0x20>)
 800989a:	f853 2b04 	ldr.w	r2, [r3], #4
 800989e:	6800      	ldr	r0, [r0, #0]
 80098a0:	9301      	str	r3, [sp, #4]
 80098a2:	f000 f837 	bl	8009914 <_vfiprintf_r>
 80098a6:	b002      	add	sp, #8
 80098a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098ac:	b003      	add	sp, #12
 80098ae:	4770      	bx	lr
 80098b0:	20000028 	.word	0x20000028

080098b4 <abort>:
 80098b4:	b508      	push	{r3, lr}
 80098b6:	2006      	movs	r0, #6
 80098b8:	f000 fa00 	bl	8009cbc <raise>
 80098bc:	2001      	movs	r0, #1
 80098be:	f7f8 fe2b 	bl	8002518 <_exit>

080098c2 <__sfputc_r>:
 80098c2:	6893      	ldr	r3, [r2, #8]
 80098c4:	3b01      	subs	r3, #1
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	b410      	push	{r4}
 80098ca:	6093      	str	r3, [r2, #8]
 80098cc:	da08      	bge.n	80098e0 <__sfputc_r+0x1e>
 80098ce:	6994      	ldr	r4, [r2, #24]
 80098d0:	42a3      	cmp	r3, r4
 80098d2:	db01      	blt.n	80098d8 <__sfputc_r+0x16>
 80098d4:	290a      	cmp	r1, #10
 80098d6:	d103      	bne.n	80098e0 <__sfputc_r+0x1e>
 80098d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098dc:	f000 b932 	b.w	8009b44 <__swbuf_r>
 80098e0:	6813      	ldr	r3, [r2, #0]
 80098e2:	1c58      	adds	r0, r3, #1
 80098e4:	6010      	str	r0, [r2, #0]
 80098e6:	7019      	strb	r1, [r3, #0]
 80098e8:	4608      	mov	r0, r1
 80098ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <__sfputs_r>:
 80098f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f2:	4606      	mov	r6, r0
 80098f4:	460f      	mov	r7, r1
 80098f6:	4614      	mov	r4, r2
 80098f8:	18d5      	adds	r5, r2, r3
 80098fa:	42ac      	cmp	r4, r5
 80098fc:	d101      	bne.n	8009902 <__sfputs_r+0x12>
 80098fe:	2000      	movs	r0, #0
 8009900:	e007      	b.n	8009912 <__sfputs_r+0x22>
 8009902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009906:	463a      	mov	r2, r7
 8009908:	4630      	mov	r0, r6
 800990a:	f7ff ffda 	bl	80098c2 <__sfputc_r>
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	d1f3      	bne.n	80098fa <__sfputs_r+0xa>
 8009912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009914 <_vfiprintf_r>:
 8009914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009918:	460d      	mov	r5, r1
 800991a:	b09d      	sub	sp, #116	@ 0x74
 800991c:	4614      	mov	r4, r2
 800991e:	4698      	mov	r8, r3
 8009920:	4606      	mov	r6, r0
 8009922:	b118      	cbz	r0, 800992c <_vfiprintf_r+0x18>
 8009924:	6a03      	ldr	r3, [r0, #32]
 8009926:	b90b      	cbnz	r3, 800992c <_vfiprintf_r+0x18>
 8009928:	f7fe fa78 	bl	8007e1c <__sinit>
 800992c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800992e:	07d9      	lsls	r1, r3, #31
 8009930:	d405      	bmi.n	800993e <_vfiprintf_r+0x2a>
 8009932:	89ab      	ldrh	r3, [r5, #12]
 8009934:	059a      	lsls	r2, r3, #22
 8009936:	d402      	bmi.n	800993e <_vfiprintf_r+0x2a>
 8009938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800993a:	f7fe fbbc 	bl	80080b6 <__retarget_lock_acquire_recursive>
 800993e:	89ab      	ldrh	r3, [r5, #12]
 8009940:	071b      	lsls	r3, r3, #28
 8009942:	d501      	bpl.n	8009948 <_vfiprintf_r+0x34>
 8009944:	692b      	ldr	r3, [r5, #16]
 8009946:	b99b      	cbnz	r3, 8009970 <_vfiprintf_r+0x5c>
 8009948:	4629      	mov	r1, r5
 800994a:	4630      	mov	r0, r6
 800994c:	f000 f938 	bl	8009bc0 <__swsetup_r>
 8009950:	b170      	cbz	r0, 8009970 <_vfiprintf_r+0x5c>
 8009952:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009954:	07dc      	lsls	r4, r3, #31
 8009956:	d504      	bpl.n	8009962 <_vfiprintf_r+0x4e>
 8009958:	f04f 30ff 	mov.w	r0, #4294967295
 800995c:	b01d      	add	sp, #116	@ 0x74
 800995e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009962:	89ab      	ldrh	r3, [r5, #12]
 8009964:	0598      	lsls	r0, r3, #22
 8009966:	d4f7      	bmi.n	8009958 <_vfiprintf_r+0x44>
 8009968:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800996a:	f7fe fba5 	bl	80080b8 <__retarget_lock_release_recursive>
 800996e:	e7f3      	b.n	8009958 <_vfiprintf_r+0x44>
 8009970:	2300      	movs	r3, #0
 8009972:	9309      	str	r3, [sp, #36]	@ 0x24
 8009974:	2320      	movs	r3, #32
 8009976:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800997a:	f8cd 800c 	str.w	r8, [sp, #12]
 800997e:	2330      	movs	r3, #48	@ 0x30
 8009980:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b30 <_vfiprintf_r+0x21c>
 8009984:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009988:	f04f 0901 	mov.w	r9, #1
 800998c:	4623      	mov	r3, r4
 800998e:	469a      	mov	sl, r3
 8009990:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009994:	b10a      	cbz	r2, 800999a <_vfiprintf_r+0x86>
 8009996:	2a25      	cmp	r2, #37	@ 0x25
 8009998:	d1f9      	bne.n	800998e <_vfiprintf_r+0x7a>
 800999a:	ebba 0b04 	subs.w	fp, sl, r4
 800999e:	d00b      	beq.n	80099b8 <_vfiprintf_r+0xa4>
 80099a0:	465b      	mov	r3, fp
 80099a2:	4622      	mov	r2, r4
 80099a4:	4629      	mov	r1, r5
 80099a6:	4630      	mov	r0, r6
 80099a8:	f7ff ffa2 	bl	80098f0 <__sfputs_r>
 80099ac:	3001      	adds	r0, #1
 80099ae:	f000 80a7 	beq.w	8009b00 <_vfiprintf_r+0x1ec>
 80099b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099b4:	445a      	add	r2, fp
 80099b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80099b8:	f89a 3000 	ldrb.w	r3, [sl]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f000 809f 	beq.w	8009b00 <_vfiprintf_r+0x1ec>
 80099c2:	2300      	movs	r3, #0
 80099c4:	f04f 32ff 	mov.w	r2, #4294967295
 80099c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099cc:	f10a 0a01 	add.w	sl, sl, #1
 80099d0:	9304      	str	r3, [sp, #16]
 80099d2:	9307      	str	r3, [sp, #28]
 80099d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80099da:	4654      	mov	r4, sl
 80099dc:	2205      	movs	r2, #5
 80099de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099e2:	4853      	ldr	r0, [pc, #332]	@ (8009b30 <_vfiprintf_r+0x21c>)
 80099e4:	f7f6 fbf4 	bl	80001d0 <memchr>
 80099e8:	9a04      	ldr	r2, [sp, #16]
 80099ea:	b9d8      	cbnz	r0, 8009a24 <_vfiprintf_r+0x110>
 80099ec:	06d1      	lsls	r1, r2, #27
 80099ee:	bf44      	itt	mi
 80099f0:	2320      	movmi	r3, #32
 80099f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099f6:	0713      	lsls	r3, r2, #28
 80099f8:	bf44      	itt	mi
 80099fa:	232b      	movmi	r3, #43	@ 0x2b
 80099fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a00:	f89a 3000 	ldrb.w	r3, [sl]
 8009a04:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a06:	d015      	beq.n	8009a34 <_vfiprintf_r+0x120>
 8009a08:	9a07      	ldr	r2, [sp, #28]
 8009a0a:	4654      	mov	r4, sl
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	f04f 0c0a 	mov.w	ip, #10
 8009a12:	4621      	mov	r1, r4
 8009a14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a18:	3b30      	subs	r3, #48	@ 0x30
 8009a1a:	2b09      	cmp	r3, #9
 8009a1c:	d94b      	bls.n	8009ab6 <_vfiprintf_r+0x1a2>
 8009a1e:	b1b0      	cbz	r0, 8009a4e <_vfiprintf_r+0x13a>
 8009a20:	9207      	str	r2, [sp, #28]
 8009a22:	e014      	b.n	8009a4e <_vfiprintf_r+0x13a>
 8009a24:	eba0 0308 	sub.w	r3, r0, r8
 8009a28:	fa09 f303 	lsl.w	r3, r9, r3
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	9304      	str	r3, [sp, #16]
 8009a30:	46a2      	mov	sl, r4
 8009a32:	e7d2      	b.n	80099da <_vfiprintf_r+0xc6>
 8009a34:	9b03      	ldr	r3, [sp, #12]
 8009a36:	1d19      	adds	r1, r3, #4
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	9103      	str	r1, [sp, #12]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	bfbb      	ittet	lt
 8009a40:	425b      	neglt	r3, r3
 8009a42:	f042 0202 	orrlt.w	r2, r2, #2
 8009a46:	9307      	strge	r3, [sp, #28]
 8009a48:	9307      	strlt	r3, [sp, #28]
 8009a4a:	bfb8      	it	lt
 8009a4c:	9204      	strlt	r2, [sp, #16]
 8009a4e:	7823      	ldrb	r3, [r4, #0]
 8009a50:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a52:	d10a      	bne.n	8009a6a <_vfiprintf_r+0x156>
 8009a54:	7863      	ldrb	r3, [r4, #1]
 8009a56:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a58:	d132      	bne.n	8009ac0 <_vfiprintf_r+0x1ac>
 8009a5a:	9b03      	ldr	r3, [sp, #12]
 8009a5c:	1d1a      	adds	r2, r3, #4
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	9203      	str	r2, [sp, #12]
 8009a62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a66:	3402      	adds	r4, #2
 8009a68:	9305      	str	r3, [sp, #20]
 8009a6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b40 <_vfiprintf_r+0x22c>
 8009a6e:	7821      	ldrb	r1, [r4, #0]
 8009a70:	2203      	movs	r2, #3
 8009a72:	4650      	mov	r0, sl
 8009a74:	f7f6 fbac 	bl	80001d0 <memchr>
 8009a78:	b138      	cbz	r0, 8009a8a <_vfiprintf_r+0x176>
 8009a7a:	9b04      	ldr	r3, [sp, #16]
 8009a7c:	eba0 000a 	sub.w	r0, r0, sl
 8009a80:	2240      	movs	r2, #64	@ 0x40
 8009a82:	4082      	lsls	r2, r0
 8009a84:	4313      	orrs	r3, r2
 8009a86:	3401      	adds	r4, #1
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a8e:	4829      	ldr	r0, [pc, #164]	@ (8009b34 <_vfiprintf_r+0x220>)
 8009a90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a94:	2206      	movs	r2, #6
 8009a96:	f7f6 fb9b 	bl	80001d0 <memchr>
 8009a9a:	2800      	cmp	r0, #0
 8009a9c:	d03f      	beq.n	8009b1e <_vfiprintf_r+0x20a>
 8009a9e:	4b26      	ldr	r3, [pc, #152]	@ (8009b38 <_vfiprintf_r+0x224>)
 8009aa0:	bb1b      	cbnz	r3, 8009aea <_vfiprintf_r+0x1d6>
 8009aa2:	9b03      	ldr	r3, [sp, #12]
 8009aa4:	3307      	adds	r3, #7
 8009aa6:	f023 0307 	bic.w	r3, r3, #7
 8009aaa:	3308      	adds	r3, #8
 8009aac:	9303      	str	r3, [sp, #12]
 8009aae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab0:	443b      	add	r3, r7
 8009ab2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ab4:	e76a      	b.n	800998c <_vfiprintf_r+0x78>
 8009ab6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009aba:	460c      	mov	r4, r1
 8009abc:	2001      	movs	r0, #1
 8009abe:	e7a8      	b.n	8009a12 <_vfiprintf_r+0xfe>
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	3401      	adds	r4, #1
 8009ac4:	9305      	str	r3, [sp, #20]
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	f04f 0c0a 	mov.w	ip, #10
 8009acc:	4620      	mov	r0, r4
 8009ace:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ad2:	3a30      	subs	r2, #48	@ 0x30
 8009ad4:	2a09      	cmp	r2, #9
 8009ad6:	d903      	bls.n	8009ae0 <_vfiprintf_r+0x1cc>
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d0c6      	beq.n	8009a6a <_vfiprintf_r+0x156>
 8009adc:	9105      	str	r1, [sp, #20]
 8009ade:	e7c4      	b.n	8009a6a <_vfiprintf_r+0x156>
 8009ae0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ae4:	4604      	mov	r4, r0
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e7f0      	b.n	8009acc <_vfiprintf_r+0x1b8>
 8009aea:	ab03      	add	r3, sp, #12
 8009aec:	9300      	str	r3, [sp, #0]
 8009aee:	462a      	mov	r2, r5
 8009af0:	4b12      	ldr	r3, [pc, #72]	@ (8009b3c <_vfiprintf_r+0x228>)
 8009af2:	a904      	add	r1, sp, #16
 8009af4:	4630      	mov	r0, r6
 8009af6:	f7fd fd4d 	bl	8007594 <_printf_float>
 8009afa:	4607      	mov	r7, r0
 8009afc:	1c78      	adds	r0, r7, #1
 8009afe:	d1d6      	bne.n	8009aae <_vfiprintf_r+0x19a>
 8009b00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b02:	07d9      	lsls	r1, r3, #31
 8009b04:	d405      	bmi.n	8009b12 <_vfiprintf_r+0x1fe>
 8009b06:	89ab      	ldrh	r3, [r5, #12]
 8009b08:	059a      	lsls	r2, r3, #22
 8009b0a:	d402      	bmi.n	8009b12 <_vfiprintf_r+0x1fe>
 8009b0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b0e:	f7fe fad3 	bl	80080b8 <__retarget_lock_release_recursive>
 8009b12:	89ab      	ldrh	r3, [r5, #12]
 8009b14:	065b      	lsls	r3, r3, #25
 8009b16:	f53f af1f 	bmi.w	8009958 <_vfiprintf_r+0x44>
 8009b1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b1c:	e71e      	b.n	800995c <_vfiprintf_r+0x48>
 8009b1e:	ab03      	add	r3, sp, #12
 8009b20:	9300      	str	r3, [sp, #0]
 8009b22:	462a      	mov	r2, r5
 8009b24:	4b05      	ldr	r3, [pc, #20]	@ (8009b3c <_vfiprintf_r+0x228>)
 8009b26:	a904      	add	r1, sp, #16
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7fd ffcb 	bl	8007ac4 <_printf_i>
 8009b2e:	e7e4      	b.n	8009afa <_vfiprintf_r+0x1e6>
 8009b30:	0800aaa7 	.word	0x0800aaa7
 8009b34:	0800aab1 	.word	0x0800aab1
 8009b38:	08007595 	.word	0x08007595
 8009b3c:	080098f1 	.word	0x080098f1
 8009b40:	0800aaad 	.word	0x0800aaad

08009b44 <__swbuf_r>:
 8009b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b46:	460e      	mov	r6, r1
 8009b48:	4614      	mov	r4, r2
 8009b4a:	4605      	mov	r5, r0
 8009b4c:	b118      	cbz	r0, 8009b56 <__swbuf_r+0x12>
 8009b4e:	6a03      	ldr	r3, [r0, #32]
 8009b50:	b90b      	cbnz	r3, 8009b56 <__swbuf_r+0x12>
 8009b52:	f7fe f963 	bl	8007e1c <__sinit>
 8009b56:	69a3      	ldr	r3, [r4, #24]
 8009b58:	60a3      	str	r3, [r4, #8]
 8009b5a:	89a3      	ldrh	r3, [r4, #12]
 8009b5c:	071a      	lsls	r2, r3, #28
 8009b5e:	d501      	bpl.n	8009b64 <__swbuf_r+0x20>
 8009b60:	6923      	ldr	r3, [r4, #16]
 8009b62:	b943      	cbnz	r3, 8009b76 <__swbuf_r+0x32>
 8009b64:	4621      	mov	r1, r4
 8009b66:	4628      	mov	r0, r5
 8009b68:	f000 f82a 	bl	8009bc0 <__swsetup_r>
 8009b6c:	b118      	cbz	r0, 8009b76 <__swbuf_r+0x32>
 8009b6e:	f04f 37ff 	mov.w	r7, #4294967295
 8009b72:	4638      	mov	r0, r7
 8009b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b76:	6823      	ldr	r3, [r4, #0]
 8009b78:	6922      	ldr	r2, [r4, #16]
 8009b7a:	1a98      	subs	r0, r3, r2
 8009b7c:	6963      	ldr	r3, [r4, #20]
 8009b7e:	b2f6      	uxtb	r6, r6
 8009b80:	4283      	cmp	r3, r0
 8009b82:	4637      	mov	r7, r6
 8009b84:	dc05      	bgt.n	8009b92 <__swbuf_r+0x4e>
 8009b86:	4621      	mov	r1, r4
 8009b88:	4628      	mov	r0, r5
 8009b8a:	f7ff fdf7 	bl	800977c <_fflush_r>
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	d1ed      	bne.n	8009b6e <__swbuf_r+0x2a>
 8009b92:	68a3      	ldr	r3, [r4, #8]
 8009b94:	3b01      	subs	r3, #1
 8009b96:	60a3      	str	r3, [r4, #8]
 8009b98:	6823      	ldr	r3, [r4, #0]
 8009b9a:	1c5a      	adds	r2, r3, #1
 8009b9c:	6022      	str	r2, [r4, #0]
 8009b9e:	701e      	strb	r6, [r3, #0]
 8009ba0:	6962      	ldr	r2, [r4, #20]
 8009ba2:	1c43      	adds	r3, r0, #1
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d004      	beq.n	8009bb2 <__swbuf_r+0x6e>
 8009ba8:	89a3      	ldrh	r3, [r4, #12]
 8009baa:	07db      	lsls	r3, r3, #31
 8009bac:	d5e1      	bpl.n	8009b72 <__swbuf_r+0x2e>
 8009bae:	2e0a      	cmp	r6, #10
 8009bb0:	d1df      	bne.n	8009b72 <__swbuf_r+0x2e>
 8009bb2:	4621      	mov	r1, r4
 8009bb4:	4628      	mov	r0, r5
 8009bb6:	f7ff fde1 	bl	800977c <_fflush_r>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	d0d9      	beq.n	8009b72 <__swbuf_r+0x2e>
 8009bbe:	e7d6      	b.n	8009b6e <__swbuf_r+0x2a>

08009bc0 <__swsetup_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	4b29      	ldr	r3, [pc, #164]	@ (8009c68 <__swsetup_r+0xa8>)
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	6818      	ldr	r0, [r3, #0]
 8009bc8:	460c      	mov	r4, r1
 8009bca:	b118      	cbz	r0, 8009bd4 <__swsetup_r+0x14>
 8009bcc:	6a03      	ldr	r3, [r0, #32]
 8009bce:	b90b      	cbnz	r3, 8009bd4 <__swsetup_r+0x14>
 8009bd0:	f7fe f924 	bl	8007e1c <__sinit>
 8009bd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd8:	0719      	lsls	r1, r3, #28
 8009bda:	d422      	bmi.n	8009c22 <__swsetup_r+0x62>
 8009bdc:	06da      	lsls	r2, r3, #27
 8009bde:	d407      	bmi.n	8009bf0 <__swsetup_r+0x30>
 8009be0:	2209      	movs	r2, #9
 8009be2:	602a      	str	r2, [r5, #0]
 8009be4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009be8:	81a3      	strh	r3, [r4, #12]
 8009bea:	f04f 30ff 	mov.w	r0, #4294967295
 8009bee:	e033      	b.n	8009c58 <__swsetup_r+0x98>
 8009bf0:	0758      	lsls	r0, r3, #29
 8009bf2:	d512      	bpl.n	8009c1a <__swsetup_r+0x5a>
 8009bf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bf6:	b141      	cbz	r1, 8009c0a <__swsetup_r+0x4a>
 8009bf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bfc:	4299      	cmp	r1, r3
 8009bfe:	d002      	beq.n	8009c06 <__swsetup_r+0x46>
 8009c00:	4628      	mov	r0, r5
 8009c02:	f7ff f8b5 	bl	8008d70 <_free_r>
 8009c06:	2300      	movs	r3, #0
 8009c08:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c0a:	89a3      	ldrh	r3, [r4, #12]
 8009c0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c10:	81a3      	strh	r3, [r4, #12]
 8009c12:	2300      	movs	r3, #0
 8009c14:	6063      	str	r3, [r4, #4]
 8009c16:	6923      	ldr	r3, [r4, #16]
 8009c18:	6023      	str	r3, [r4, #0]
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	f043 0308 	orr.w	r3, r3, #8
 8009c20:	81a3      	strh	r3, [r4, #12]
 8009c22:	6923      	ldr	r3, [r4, #16]
 8009c24:	b94b      	cbnz	r3, 8009c3a <__swsetup_r+0x7a>
 8009c26:	89a3      	ldrh	r3, [r4, #12]
 8009c28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c30:	d003      	beq.n	8009c3a <__swsetup_r+0x7a>
 8009c32:	4621      	mov	r1, r4
 8009c34:	4628      	mov	r0, r5
 8009c36:	f000 f883 	bl	8009d40 <__smakebuf_r>
 8009c3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c3e:	f013 0201 	ands.w	r2, r3, #1
 8009c42:	d00a      	beq.n	8009c5a <__swsetup_r+0x9a>
 8009c44:	2200      	movs	r2, #0
 8009c46:	60a2      	str	r2, [r4, #8]
 8009c48:	6962      	ldr	r2, [r4, #20]
 8009c4a:	4252      	negs	r2, r2
 8009c4c:	61a2      	str	r2, [r4, #24]
 8009c4e:	6922      	ldr	r2, [r4, #16]
 8009c50:	b942      	cbnz	r2, 8009c64 <__swsetup_r+0xa4>
 8009c52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c56:	d1c5      	bne.n	8009be4 <__swsetup_r+0x24>
 8009c58:	bd38      	pop	{r3, r4, r5, pc}
 8009c5a:	0799      	lsls	r1, r3, #30
 8009c5c:	bf58      	it	pl
 8009c5e:	6962      	ldrpl	r2, [r4, #20]
 8009c60:	60a2      	str	r2, [r4, #8]
 8009c62:	e7f4      	b.n	8009c4e <__swsetup_r+0x8e>
 8009c64:	2000      	movs	r0, #0
 8009c66:	e7f7      	b.n	8009c58 <__swsetup_r+0x98>
 8009c68:	20000028 	.word	0x20000028

08009c6c <_raise_r>:
 8009c6c:	291f      	cmp	r1, #31
 8009c6e:	b538      	push	{r3, r4, r5, lr}
 8009c70:	4605      	mov	r5, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	d904      	bls.n	8009c80 <_raise_r+0x14>
 8009c76:	2316      	movs	r3, #22
 8009c78:	6003      	str	r3, [r0, #0]
 8009c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c7e:	bd38      	pop	{r3, r4, r5, pc}
 8009c80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c82:	b112      	cbz	r2, 8009c8a <_raise_r+0x1e>
 8009c84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c88:	b94b      	cbnz	r3, 8009c9e <_raise_r+0x32>
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	f000 f830 	bl	8009cf0 <_getpid_r>
 8009c90:	4622      	mov	r2, r4
 8009c92:	4601      	mov	r1, r0
 8009c94:	4628      	mov	r0, r5
 8009c96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c9a:	f000 b817 	b.w	8009ccc <_kill_r>
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d00a      	beq.n	8009cb8 <_raise_r+0x4c>
 8009ca2:	1c59      	adds	r1, r3, #1
 8009ca4:	d103      	bne.n	8009cae <_raise_r+0x42>
 8009ca6:	2316      	movs	r3, #22
 8009ca8:	6003      	str	r3, [r0, #0]
 8009caa:	2001      	movs	r0, #1
 8009cac:	e7e7      	b.n	8009c7e <_raise_r+0x12>
 8009cae:	2100      	movs	r1, #0
 8009cb0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	4798      	blx	r3
 8009cb8:	2000      	movs	r0, #0
 8009cba:	e7e0      	b.n	8009c7e <_raise_r+0x12>

08009cbc <raise>:
 8009cbc:	4b02      	ldr	r3, [pc, #8]	@ (8009cc8 <raise+0xc>)
 8009cbe:	4601      	mov	r1, r0
 8009cc0:	6818      	ldr	r0, [r3, #0]
 8009cc2:	f7ff bfd3 	b.w	8009c6c <_raise_r>
 8009cc6:	bf00      	nop
 8009cc8:	20000028 	.word	0x20000028

08009ccc <_kill_r>:
 8009ccc:	b538      	push	{r3, r4, r5, lr}
 8009cce:	4d07      	ldr	r5, [pc, #28]	@ (8009cec <_kill_r+0x20>)
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	4604      	mov	r4, r0
 8009cd4:	4608      	mov	r0, r1
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	602b      	str	r3, [r5, #0]
 8009cda:	f7f8 fc0d 	bl	80024f8 <_kill>
 8009cde:	1c43      	adds	r3, r0, #1
 8009ce0:	d102      	bne.n	8009ce8 <_kill_r+0x1c>
 8009ce2:	682b      	ldr	r3, [r5, #0]
 8009ce4:	b103      	cbz	r3, 8009ce8 <_kill_r+0x1c>
 8009ce6:	6023      	str	r3, [r4, #0]
 8009ce8:	bd38      	pop	{r3, r4, r5, pc}
 8009cea:	bf00      	nop
 8009cec:	20004f74 	.word	0x20004f74

08009cf0 <_getpid_r>:
 8009cf0:	f7f8 bbfa 	b.w	80024e8 <_getpid>

08009cf4 <__swhatbuf_r>:
 8009cf4:	b570      	push	{r4, r5, r6, lr}
 8009cf6:	460c      	mov	r4, r1
 8009cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cfc:	2900      	cmp	r1, #0
 8009cfe:	b096      	sub	sp, #88	@ 0x58
 8009d00:	4615      	mov	r5, r2
 8009d02:	461e      	mov	r6, r3
 8009d04:	da0d      	bge.n	8009d22 <__swhatbuf_r+0x2e>
 8009d06:	89a3      	ldrh	r3, [r4, #12]
 8009d08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d0c:	f04f 0100 	mov.w	r1, #0
 8009d10:	bf14      	ite	ne
 8009d12:	2340      	movne	r3, #64	@ 0x40
 8009d14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d18:	2000      	movs	r0, #0
 8009d1a:	6031      	str	r1, [r6, #0]
 8009d1c:	602b      	str	r3, [r5, #0]
 8009d1e:	b016      	add	sp, #88	@ 0x58
 8009d20:	bd70      	pop	{r4, r5, r6, pc}
 8009d22:	466a      	mov	r2, sp
 8009d24:	f000 f848 	bl	8009db8 <_fstat_r>
 8009d28:	2800      	cmp	r0, #0
 8009d2a:	dbec      	blt.n	8009d06 <__swhatbuf_r+0x12>
 8009d2c:	9901      	ldr	r1, [sp, #4]
 8009d2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d36:	4259      	negs	r1, r3
 8009d38:	4159      	adcs	r1, r3
 8009d3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d3e:	e7eb      	b.n	8009d18 <__swhatbuf_r+0x24>

08009d40 <__smakebuf_r>:
 8009d40:	898b      	ldrh	r3, [r1, #12]
 8009d42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d44:	079d      	lsls	r5, r3, #30
 8009d46:	4606      	mov	r6, r0
 8009d48:	460c      	mov	r4, r1
 8009d4a:	d507      	bpl.n	8009d5c <__smakebuf_r+0x1c>
 8009d4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d50:	6023      	str	r3, [r4, #0]
 8009d52:	6123      	str	r3, [r4, #16]
 8009d54:	2301      	movs	r3, #1
 8009d56:	6163      	str	r3, [r4, #20]
 8009d58:	b003      	add	sp, #12
 8009d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d5c:	ab01      	add	r3, sp, #4
 8009d5e:	466a      	mov	r2, sp
 8009d60:	f7ff ffc8 	bl	8009cf4 <__swhatbuf_r>
 8009d64:	9f00      	ldr	r7, [sp, #0]
 8009d66:	4605      	mov	r5, r0
 8009d68:	4639      	mov	r1, r7
 8009d6a:	4630      	mov	r0, r6
 8009d6c:	f7ff f874 	bl	8008e58 <_malloc_r>
 8009d70:	b948      	cbnz	r0, 8009d86 <__smakebuf_r+0x46>
 8009d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d76:	059a      	lsls	r2, r3, #22
 8009d78:	d4ee      	bmi.n	8009d58 <__smakebuf_r+0x18>
 8009d7a:	f023 0303 	bic.w	r3, r3, #3
 8009d7e:	f043 0302 	orr.w	r3, r3, #2
 8009d82:	81a3      	strh	r3, [r4, #12]
 8009d84:	e7e2      	b.n	8009d4c <__smakebuf_r+0xc>
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	6020      	str	r0, [r4, #0]
 8009d8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d8e:	81a3      	strh	r3, [r4, #12]
 8009d90:	9b01      	ldr	r3, [sp, #4]
 8009d92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d96:	b15b      	cbz	r3, 8009db0 <__smakebuf_r+0x70>
 8009d98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d9c:	4630      	mov	r0, r6
 8009d9e:	f000 f81d 	bl	8009ddc <_isatty_r>
 8009da2:	b128      	cbz	r0, 8009db0 <__smakebuf_r+0x70>
 8009da4:	89a3      	ldrh	r3, [r4, #12]
 8009da6:	f023 0303 	bic.w	r3, r3, #3
 8009daa:	f043 0301 	orr.w	r3, r3, #1
 8009dae:	81a3      	strh	r3, [r4, #12]
 8009db0:	89a3      	ldrh	r3, [r4, #12]
 8009db2:	431d      	orrs	r5, r3
 8009db4:	81a5      	strh	r5, [r4, #12]
 8009db6:	e7cf      	b.n	8009d58 <__smakebuf_r+0x18>

08009db8 <_fstat_r>:
 8009db8:	b538      	push	{r3, r4, r5, lr}
 8009dba:	4d07      	ldr	r5, [pc, #28]	@ (8009dd8 <_fstat_r+0x20>)
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	4608      	mov	r0, r1
 8009dc2:	4611      	mov	r1, r2
 8009dc4:	602b      	str	r3, [r5, #0]
 8009dc6:	f7f8 fbf7 	bl	80025b8 <_fstat>
 8009dca:	1c43      	adds	r3, r0, #1
 8009dcc:	d102      	bne.n	8009dd4 <_fstat_r+0x1c>
 8009dce:	682b      	ldr	r3, [r5, #0]
 8009dd0:	b103      	cbz	r3, 8009dd4 <_fstat_r+0x1c>
 8009dd2:	6023      	str	r3, [r4, #0]
 8009dd4:	bd38      	pop	{r3, r4, r5, pc}
 8009dd6:	bf00      	nop
 8009dd8:	20004f74 	.word	0x20004f74

08009ddc <_isatty_r>:
 8009ddc:	b538      	push	{r3, r4, r5, lr}
 8009dde:	4d06      	ldr	r5, [pc, #24]	@ (8009df8 <_isatty_r+0x1c>)
 8009de0:	2300      	movs	r3, #0
 8009de2:	4604      	mov	r4, r0
 8009de4:	4608      	mov	r0, r1
 8009de6:	602b      	str	r3, [r5, #0]
 8009de8:	f7f8 fbf6 	bl	80025d8 <_isatty>
 8009dec:	1c43      	adds	r3, r0, #1
 8009dee:	d102      	bne.n	8009df6 <_isatty_r+0x1a>
 8009df0:	682b      	ldr	r3, [r5, #0]
 8009df2:	b103      	cbz	r3, 8009df6 <_isatty_r+0x1a>
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	bd38      	pop	{r3, r4, r5, pc}
 8009df8:	20004f74 	.word	0x20004f74

08009dfc <_init>:
 8009dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfe:	bf00      	nop
 8009e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e02:	bc08      	pop	{r3}
 8009e04:	469e      	mov	lr, r3
 8009e06:	4770      	bx	lr

08009e08 <_fini>:
 8009e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0a:	bf00      	nop
 8009e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e0e:	bc08      	pop	{r3}
 8009e10:	469e      	mov	lr, r3
 8009e12:	4770      	bx	lr
