Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 16:17:59 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323172493.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.295        0.000                      0                11528        0.060        0.000                      0                11528        0.264        0.000                       0                  3588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk50                {0.000 10.000}       20.000          50.000          
  crg_pll_clk200     {0.000 2.500}        5.000           200.000         
  crg_pll_fb         {0.000 10.000}       20.000          50.000          
  crg_pll_sys        {0.000 5.000}        10.000          100.000         
  crg_pll_sys4x      {0.000 1.250}        2.500           400.000         
  crg_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                  7.000        0.000                       0                     1  
  crg_pll_clk200           1.398        0.000                      0                   14        0.130        0.000                      0                   14        0.264        0.000                       0                    10  
  crg_pll_fb                                                                                                                                                          18.751        0.000                       0                     2  
  crg_pll_sys              1.295        0.000                      0                11514        0.060        0.000                      0                11514        3.870        0.000                       0                  3442  
  crg_pll_sys4x                                                                                                                                                        0.908        0.000                       0                   127  
  crg_pll_sys4x_dqs                                                                                                                                                    0.908        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_clk200
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.532ns  (logic 0.379ns (71.266%)  route 0.153ns (28.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.417     5.472    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.379     5.851 r  FDPE_2/Q
                         net (fo=1, routed)           0.153     6.004    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y83          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     5.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG_2/O
                         net (fo=8, routed)           1.310     7.160    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.312     7.472    
                         clock uncertainty           -0.039     7.433    
    SLICE_X0Y83          FDPE (Setup_fdpe_C_D)       -0.032     7.401    FDPE_3
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.484ns (32.513%)  route 1.005ns (67.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.416     5.471    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.379     5.850 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.719     6.569    crg_reset_counter[2]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.105     6.674 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.960    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.312    10.471    
                         clock uncertainty           -0.039    10.432    
    SLICE_X0Y82          FDSE (Setup_fdse_C_CE)      -0.168    10.264    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.484ns (32.513%)  route 1.005ns (67.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.416     5.471    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.379     5.850 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.719     6.569    crg_reset_counter[2]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.105     6.674 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.960    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.312    10.471    
                         clock uncertainty           -0.039    10.432    
    SLICE_X0Y82          FDSE (Setup_fdse_C_CE)      -0.168    10.264    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.484ns (32.513%)  route 1.005ns (67.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.416     5.471    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.379     5.850 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.719     6.569    crg_reset_counter[2]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.105     6.674 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.960    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.312    10.471    
                         clock uncertainty           -0.039    10.432    
    SLICE_X0Y82          FDSE (Setup_fdse_C_CE)      -0.168    10.264    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.484ns (32.513%)  route 1.005ns (67.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.416     5.471    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.379     5.850 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.719     6.569    crg_reset_counter[2]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.105     6.674 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.960    crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.312    10.471    
                         clock uncertainty           -0.039    10.432    
    SLICE_X0Y82          FDSE (Setup_fdse_C_CE)      -0.168    10.264    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.590ns (41.588%)  route 0.829ns (58.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 10.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.417     5.472    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.348     5.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.829     6.649    clk200_rst
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.242     6.891 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.891    crg_ic_reset_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.308    10.158    clk200_clk
    SLICE_X0Y81          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.287    10.445    
                         clock uncertainty           -0.039    10.406    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.030    10.436    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.889%)  route 0.394ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.417     5.472    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.348     5.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.394     6.214    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.287    10.446    
                         clock uncertainty           -0.039    10.407    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.489     9.918    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.889%)  route 0.394ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.417     5.472    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.348     5.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.394     6.214    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.287    10.446    
                         clock uncertainty           -0.039    10.407    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.489     9.918    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.889%)  route 0.394ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.417     5.472    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.348     5.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.394     6.214    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.287    10.446    
                         clock uncertainty           -0.039    10.407    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.489     9.918    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.889%)  route 0.394ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 10.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.417     5.472    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.348     5.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.394     6.214    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.309    10.159    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.287    10.446    
                         clock uncertainty           -0.039    10.407    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.489     9.918    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  3.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.588     1.840    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.141     1.981 r  FDPE_2/Q
                         net (fo=1, routed)           0.064     2.044    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y83          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.856     2.388    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.548     1.840    
    SLICE_X0Y83          FDPE (Hold_fdpe_C_D)         0.075     1.915    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.587     1.839    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     1.980 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.148     2.127    crg_reset_counter[0]
    SLICE_X0Y81          LUT6 (Prop_lut6_I1_O)        0.045     2.172 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.172    crg_ic_reset_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.854     2.386    clk200_clk
    SLICE_X0Y81          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.534     1.852    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.091     1.943    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.184ns (48.613%)  route 0.195ns (51.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.587     1.839    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     1.980 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.195     2.174    crg_reset_counter[0]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.043     2.217 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.217    crg_reset_counter[3]_i_2_n_0
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X0Y82          FDSE (Hold_fdse_C_D)         0.107     1.946    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.817%)  route 0.200ns (52.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.587     1.839    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     1.980 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.200     2.179    crg_reset_counter[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.042     2.221 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.221    crg_reset_counter[1]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X0Y82          FDSE (Hold_fdse_C_D)         0.107     1.946    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.883%)  route 0.195ns (51.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.587     1.839    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     1.980 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.195     2.174    crg_reset_counter[0]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.045     2.219 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.219    crg_reset_counter[2]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X0Y82          FDSE (Hold_fdse_C_D)         0.092     1.931    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.223%)  route 0.200ns (51.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.587     1.839    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     1.980 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.200     2.179    crg_reset_counter[0]
    SLICE_X0Y82          LUT1 (Prop_lut1_I0_O)        0.045     2.224 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.224    crg_reset_counter0[0]
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X0Y82          FDSE (Hold_fdse_C_D)         0.091     1.930    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.742%)  route 0.186ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.588     1.840    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.128     1.968 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.154    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.853    
    SLICE_X0Y82          FDSE (Hold_fdse_C_S)        -0.072     1.781    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.742%)  route 0.186ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.588     1.840    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.128     1.968 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.154    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.853    
    SLICE_X0Y82          FDSE (Hold_fdse_C_S)        -0.072     1.781    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.742%)  route 0.186ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.588     1.840    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.128     1.968 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.154    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.853    
    SLICE_X0Y82          FDSE (Hold_fdse_C_S)        -0.072     1.781    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.742%)  route 0.186ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.588     1.840    clk200_clk
    SLICE_X0Y83          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDPE (Prop_fdpe_C_Q)         0.128     1.968 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.154    clk200_rst
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.855     2.387    clk200_clk
    SLICE_X0Y82          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.853    
    SLICE_X0Y82          FDSE (Hold_fdse_C_S)        -0.072     1.781    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y83      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y83      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y81      crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y82      crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y82      crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y82      crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y82      crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y81      crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y81      crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y83      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y83      FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y83      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y83      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y81      crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y82      crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y81      crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain25_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 3.737ns (46.234%)  route 4.346ns (53.766%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.131     8.709    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.105     8.814 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     8.814    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.237 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.237    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.337 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.337    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.544 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.427     9.971    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.297    10.268 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.558    10.826    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X28Y58         LUT4 (Prop_lut4_I3_O)        0.108    10.934 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.251    11.185    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I0_O)        0.267    11.452 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.042    12.494    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.105    12.599 r  lm32_cpu/load_store_unit/data_mem_grain25_reg_i_9/O
                         net (fo=2, routed)           0.936    13.536    data_port_we[25]
    RAMB18_X1Y35         RAMB18E1                                     r  data_mem_grain25_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.285    15.135    sys_clk
    RAMB18_X1Y35         RAMB18E1                                     r  data_mem_grain25_reg/CLKARDCLK
                         clock pessimism              0.211    15.346    
                         clock uncertainty           -0.039    15.307    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.831    data_mem_grain25_reg
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain25_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 3.737ns (46.234%)  route 4.346ns (53.766%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.131     8.709    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.105     8.814 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     8.814    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.237 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.237    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.337 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.337    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.544 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.427     9.971    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.297    10.268 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.558    10.826    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X28Y58         LUT4 (Prop_lut4_I3_O)        0.108    10.934 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.251    11.185    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I0_O)        0.267    11.452 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.042    12.494    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.105    12.599 r  lm32_cpu/load_store_unit/data_mem_grain25_reg_i_9/O
                         net (fo=2, routed)           0.936    13.536    data_port_we[25]
    RAMB18_X1Y35         RAMB18E1                                     r  data_mem_grain25_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.285    15.135    sys_clk
    RAMB18_X1Y35         RAMB18E1                                     r  data_mem_grain25_reg/CLKARDCLK
                         clock pessimism              0.211    15.346    
                         clock uncertainty           -0.039    15.307    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    14.831    data_mem_grain25_reg
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine3_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine3_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 2.575ns (30.390%)  route 5.898ns (69.610%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.365     5.419    sys_clk
    SLICE_X13Y34         FDRE                                         r  controllerinjector_bankmachine3_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.348     5.767 r  controllerinjector_bankmachine3_consume_reg[0]/Q
                         net (fo=27, routed)          0.895     6.662    storage_6_reg_0_7_12_17/ADDRA0
    SLICE_X12Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.252     6.914 r  storage_6_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.808     7.722    p_0_in1_in[4]
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.264     7.986 r  bankmachine3_state[1]_i_11/O
                         net (fo=1, routed)           0.000     7.986    bankmachine3_state[1]_i_11_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.443 r  bankmachine3_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.443    bankmachine3_state_reg[1]_i_7_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.659 f  bankmachine3_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.733     9.392    controllerinjector_bankmachine3_hit
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.309     9.701 r  controllerinjector_bankmachine3_count[2]_i_4/O
                         net (fo=3, routed)           0.654    10.355    controllerinjector_bankmachine3_count[2]_i_4_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.105    10.460 r  controllerinjector_choose_req_grant[2]_i_14/O
                         net (fo=9, routed)           0.548    11.007    controllerinjector_choose_req_grant[2]_i_14_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    11.112 r  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000    11.112    new_master_rdata_valid0_i_3_n_0
    SLICE_X6Y46          MUXF7 (Prop_muxf7_I0_O)      0.173    11.285 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.913    12.198    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.241    12.439 r  controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=32, routed)          0.911    13.350    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X12Y44         LUT5 (Prop_lut5_I3_O)        0.105    13.455 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.438    13.893    lm32_cpu_n_120
    SLICE_X13Y44         FDRE                                         r  controllerinjector_bankmachine3_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.262    15.112    sys_clk
    SLICE_X13Y44         FDRE                                         r  controllerinjector_bankmachine3_level_reg[0]/C
                         clock pessimism              0.287    15.399    
                         clock uncertainty           -0.039    15.360    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.168    15.192    controllerinjector_bankmachine3_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine3_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine3_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 2.575ns (30.390%)  route 5.898ns (69.610%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.365     5.419    sys_clk
    SLICE_X13Y34         FDRE                                         r  controllerinjector_bankmachine3_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.348     5.767 r  controllerinjector_bankmachine3_consume_reg[0]/Q
                         net (fo=27, routed)          0.895     6.662    storage_6_reg_0_7_12_17/ADDRA0
    SLICE_X12Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.252     6.914 r  storage_6_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.808     7.722    p_0_in1_in[4]
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.264     7.986 r  bankmachine3_state[1]_i_11/O
                         net (fo=1, routed)           0.000     7.986    bankmachine3_state[1]_i_11_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.443 r  bankmachine3_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.443    bankmachine3_state_reg[1]_i_7_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.659 f  bankmachine3_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.733     9.392    controllerinjector_bankmachine3_hit
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.309     9.701 r  controllerinjector_bankmachine3_count[2]_i_4/O
                         net (fo=3, routed)           0.654    10.355    controllerinjector_bankmachine3_count[2]_i_4_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.105    10.460 r  controllerinjector_choose_req_grant[2]_i_14/O
                         net (fo=9, routed)           0.548    11.007    controllerinjector_choose_req_grant[2]_i_14_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    11.112 r  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000    11.112    new_master_rdata_valid0_i_3_n_0
    SLICE_X6Y46          MUXF7 (Prop_muxf7_I0_O)      0.173    11.285 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.913    12.198    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.241    12.439 r  controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=32, routed)          0.911    13.350    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X12Y44         LUT5 (Prop_lut5_I3_O)        0.105    13.455 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.438    13.893    lm32_cpu_n_120
    SLICE_X13Y44         FDRE                                         r  controllerinjector_bankmachine3_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.262    15.112    sys_clk
    SLICE_X13Y44         FDRE                                         r  controllerinjector_bankmachine3_level_reg[1]/C
                         clock pessimism              0.287    15.399    
                         clock uncertainty           -0.039    15.360    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.168    15.192    controllerinjector_bankmachine3_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain29_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 3.737ns (46.037%)  route 4.380ns (53.963%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.131     8.709    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.105     8.814 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     8.814    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.237 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.237    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.337 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.337    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.544 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.427     9.971    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.297    10.268 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.558    10.826    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X28Y58         LUT4 (Prop_lut4_I3_O)        0.108    10.934 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.433    11.367    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.267    11.634 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.071    12.705    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X11Y76         LUT4 (Prop_lut4_I3_O)        0.105    12.810 r  lm32_cpu/load_store_unit/data_mem_grain29_reg_i_9/O
                         net (fo=2, routed)           0.760    13.570    data_port_we[29]
    RAMB18_X0Y35         RAMB18E1                                     r  data_mem_grain29_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.284    15.134    sys_clk
    RAMB18_X0Y35         RAMB18E1                                     r  data_mem_grain29_reg/CLKARDCLK
                         clock pessimism              0.271    15.405    
                         clock uncertainty           -0.039    15.365    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.889    data_mem_grain29_reg
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.433     5.928 r  FDPE/Q
                         net (fo=1, routed)           0.144     6.073    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y48         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349     5.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG/O
                         net (fo=3441, routed)        1.331     7.181    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.314     7.495    
                         clock uncertainty           -0.039     7.456    
    SLICE_X64Y48         FDPE (Setup_fdpe_C_D)       -0.004     7.452    FDPE_1
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain13_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.737ns (46.483%)  route 4.303ns (53.517%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.131     8.709    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.105     8.814 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     8.814    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.237 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.237    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.337 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.337    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.544 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.427     9.971    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.297    10.268 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.558    10.826    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X28Y58         LUT4 (Prop_lut4_I3_O)        0.108    10.934 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.524    11.457    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.267    11.724 f  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           1.058    12.782    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.105    12.887 r  lm32_cpu/load_store_unit/data_mem_grain13_reg_i_9/O
                         net (fo=2, routed)           0.605    13.492    data_port_we[13]
    RAMB18_X0Y33         RAMB18E1                                     r  data_mem_grain13_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.281    15.131    sys_clk
    RAMB18_X0Y33         RAMB18E1                                     r  data_mem_grain13_reg/CLKARDCLK
                         clock pessimism              0.271    15.402    
                         clock uncertainty           -0.039    15.362    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.886    data_mem_grain13_reg
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain13_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.737ns (46.483%)  route 4.303ns (53.517%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.398     5.453    sys_clk
    RAMB18_X0Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.578 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.131     8.709    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.105     8.814 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     8.814    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.237 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.237    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.337 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.337    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.544 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.427     9.971    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.297    10.268 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.558    10.826    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X28Y58         LUT4 (Prop_lut4_I3_O)        0.108    10.934 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.524    11.457    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.267    11.724 f  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           1.058    12.782    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.105    12.887 r  lm32_cpu/load_store_unit/data_mem_grain13_reg_i_9/O
                         net (fo=2, routed)           0.605    13.492    data_port_we[13]
    RAMB18_X0Y33         RAMB18E1                                     r  data_mem_grain13_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.281    15.131    sys_clk
    RAMB18_X0Y33         RAMB18E1                                     r  data_mem_grain13_reg/CLKARDCLK
                         clock pessimism              0.271    15.402    
                         clock uncertainty           -0.039    15.362    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    14.886    data_mem_grain13_reg
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine3_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine3_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 2.575ns (30.257%)  route 5.935ns (69.743%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.365     5.419    sys_clk
    SLICE_X13Y34         FDRE                                         r  controllerinjector_bankmachine3_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.348     5.767 r  controllerinjector_bankmachine3_consume_reg[0]/Q
                         net (fo=27, routed)          0.895     6.662    storage_6_reg_0_7_12_17/ADDRA0
    SLICE_X12Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.252     6.914 r  storage_6_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.808     7.722    p_0_in1_in[4]
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.264     7.986 r  bankmachine3_state[1]_i_11/O
                         net (fo=1, routed)           0.000     7.986    bankmachine3_state[1]_i_11_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.443 r  bankmachine3_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.443    bankmachine3_state_reg[1]_i_7_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.659 f  bankmachine3_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.733     9.392    controllerinjector_bankmachine3_hit
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.309     9.701 r  controllerinjector_bankmachine3_count[2]_i_4/O
                         net (fo=3, routed)           0.654    10.355    controllerinjector_bankmachine3_count[2]_i_4_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.105    10.460 r  controllerinjector_choose_req_grant[2]_i_14/O
                         net (fo=9, routed)           0.548    11.007    controllerinjector_choose_req_grant[2]_i_14_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    11.112 r  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000    11.112    new_master_rdata_valid0_i_3_n_0
    SLICE_X6Y46          MUXF7 (Prop_muxf7_I0_O)      0.173    11.285 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.913    12.198    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.241    12.439 r  controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=32, routed)          0.979    13.418    controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X14Y35         LUT5 (Prop_lut5_I3_O)        0.105    13.523 r  controllerinjector_bankmachine3_consume[0]_i_1/O
                         net (fo=1, routed)           0.407    13.930    controllerinjector_bankmachine3_consume[0]_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  controllerinjector_bankmachine3_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.256    15.106    sys_clk
    SLICE_X13Y34         FDRE                                         r  controllerinjector_bankmachine3_consume_reg[0]/C
                         clock pessimism              0.313    15.419    
                         clock uncertainty           -0.039    15.380    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)       -0.044    15.336    controllerinjector_bankmachine3_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine3_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine0_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 2.575ns (30.674%)  route 5.820ns (69.326%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3441, routed)        1.365     5.419    sys_clk
    SLICE_X13Y34         FDRE                                         r  controllerinjector_bankmachine3_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.348     5.767 r  controllerinjector_bankmachine3_consume_reg[0]/Q
                         net (fo=27, routed)          0.895     6.662    storage_6_reg_0_7_12_17/ADDRA0
    SLICE_X12Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.252     6.914 r  storage_6_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.808     7.722    p_0_in1_in[4]
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.264     7.986 r  bankmachine3_state[1]_i_11/O
                         net (fo=1, routed)           0.000     7.986    bankmachine3_state[1]_i_11_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.443 r  bankmachine3_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.443    bankmachine3_state_reg[1]_i_7_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.659 f  bankmachine3_state_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.733     9.392    controllerinjector_bankmachine3_hit
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.309     9.701 r  controllerinjector_bankmachine3_count[2]_i_4/O
                         net (fo=3, routed)           0.654    10.355    controllerinjector_bankmachine3_count[2]_i_4_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.105    10.460 r  controllerinjector_choose_req_grant[2]_i_14/O
                         net (fo=9, routed)           0.548    11.007    controllerinjector_choose_req_grant[2]_i_14_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.105    11.112 r  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000    11.112    new_master_rdata_valid0_i_3_n_0
    SLICE_X6Y46          MUXF7 (Prop_muxf7_I0_O)      0.173    11.285 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.913    12.198    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.241    12.439 r  controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=32, routed)          0.973    13.413    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.105    13.518 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.297    13.814    lm32_cpu_n_116
    SLICE_X14Y44         FDRE                                         r  controllerinjector_bankmachine0_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3441, routed)        1.262    15.112    sys_clk
    SLICE_X14Y44         FDRE                                         r  controllerinjector_bankmachine0_level_reg[1]/C
                         clock pessimism              0.287    15.399    
                         clock uncertainty           -0.039    15.360    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.136    15.224    controllerinjector_bankmachine0_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lm32_cpu/store_operand_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/store_data_m_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.223ns (50.651%)  route 0.217ns (49.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.565     1.817    lm32_cpu/out
    SLICE_X51Y50         FDRE                                         r  lm32_cpu/store_operand_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.128     1.945 r  lm32_cpu/store_operand_x_reg[8]/Q
                         net (fo=2, routed)           0.217     2.162    lm32_cpu/load_store_unit/store_operand_x[8]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.095     2.257 r  lm32_cpu/load_store_unit/store_data_m[8]_i_1/O
                         net (fo=1, routed)           0.000     2.257    lm32_cpu/load_store_unit/store_data_x[8]
    SLICE_X51Y49         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.838     2.369    lm32_cpu/load_store_unit/out
    SLICE_X51Y49         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[8]/C
                         clock pessimism             -0.279     2.090    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.107     2.197    lm32_cpu/load_store_unit/store_data_m_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMD32                                       r  storage_10_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMS32                                       r  storage_10_reg_0_7_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMS32                                       r  storage_10_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine7_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_10_reg_0_7_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.563     1.815    sys_clk
    SLICE_X9Y37          FDRE                                         r  controllerinjector_bankmachine7_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  controllerinjector_bankmachine7_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     2.223    storage_10_reg_0_7_6_11/ADDRD1
    SLICE_X10Y36         RAMS32                                       r  storage_10_reg_0_7_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.831     2.362    storage_10_reg_0_7_6_11/WCLK
    SLICE_X10Y36         RAMS32                                       r  storage_10_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.513     1.849    
    SLICE_X10Y36         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.158    storage_10_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.007%)  route 0.203ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3441, routed)        0.550     1.802    sys_clk
    SLICE_X35Y72         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.943 r  basesoc_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     2.145    storage_2_reg_0_15_0_5/ADDRD2
    SLICE_X34Y71         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3441, routed)        0.817     2.348    storage_2_reg_0_15_0_5/WCLK
    SLICE_X34Y71         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.532     1.816    
    SLICE_X34Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.070    storage_2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y22     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y23     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y88    IDELAYE2/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y91    IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y76    IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y86    IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y77    IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y85    IDELAYE2_13/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y78    IDELAYE2_14/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_5_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y35     storage_4_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y34     storage_4_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X6Y34     storage_4_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x
  To Clock:  crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y1   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x_dqs
  To Clock:  crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y3   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal      |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock         |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
clk50     | serial_rx    | FDRE           | -        |     0.074 (r) | FAST    |     2.239 (r) | SLOW    | crg_pll_sys   |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | crg_pll_sys4x |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk50     | ddram_dq[0]    | FDRE           | -     |     11.523 (r) | SLOW    |      3.844 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[1]    | FDRE           | -     |     11.771 (r) | SLOW    |      3.983 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[2]    | FDRE           | -     |     12.404 (r) | SLOW    |      4.330 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[3]    | FDRE           | -     |     11.899 (r) | SLOW    |      4.058 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[4]    | FDRE           | -     |     12.276 (r) | SLOW    |      4.270 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[5]    | FDRE           | -     |     11.769 (r) | SLOW    |      3.977 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[6]    | FDRE           | -     |     12.147 (r) | SLOW    |      4.202 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[7]    | FDRE           | -     |     11.650 (r) | SLOW    |      3.918 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[8]    | FDRE           | -     |     10.885 (r) | SLOW    |      3.514 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[9]    | FDRE           | -     |     11.254 (r) | SLOW    |      3.729 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[10]   | FDRE           | -     |     10.941 (r) | SLOW    |      3.532 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[11]   | FDRE           | -     |     11.393 (r) | SLOW    |      3.795 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[12]   | FDRE           | -     |     10.756 (r) | SLOW    |      3.461 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[13]   | FDRE           | -     |     11.374 (r) | SLOW    |      3.784 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[14]   | FDRE           | -     |     10.866 (r) | SLOW    |      3.510 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[15]   | FDRE           | -     |     11.264 (r) | SLOW    |      3.729 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[16]   | FDRE           | -     |      9.616 (r) | SLOW    |      2.808 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[17]   | FDRE           | -     |      9.992 (r) | SLOW    |      3.011 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[18]   | FDRE           | -     |      9.744 (r) | SLOW    |      2.879 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[19]   | FDRE           | -     |      9.751 (r) | SLOW    |      2.881 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[20]   | FDRE           | -     |      9.485 (r) | SLOW    |      2.729 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[21]   | FDRE           | -     |      9.859 (r) | SLOW    |      2.937 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[22]   | FDRE           | -     |      9.863 (r) | SLOW    |      2.941 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[23]   | FDRE           | -     |      9.724 (r) | SLOW    |      2.843 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[24]   | FDRE           | -     |     10.113 (r) | SLOW    |      3.098 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[25]   | FDRE           | -     |     10.554 (r) | SLOW    |      3.314 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[26]   | FDRE           | -     |     10.167 (r) | SLOW    |      3.112 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[27]   | FDRE           | -     |     10.555 (r) | SLOW    |      3.317 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[28]   | FDRE           | -     |     10.285 (r) | SLOW    |      3.175 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[29]   | FDRE           | -     |     10.030 (r) | SLOW    |      3.034 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[30]   | FDRE           | -     |     10.683 (r) | SLOW    |      3.382 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[31]   | FDRE           | -     |      9.911 (r) | SLOW    |      2.963 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[0] | FDRE           | -     |     12.027 (r) | SLOW    |      4.081 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[1] | FDRE           | -     |     11.134 (r) | SLOW    |      3.603 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[2] | FDRE           | -     |      9.624 (r) | SLOW    |      2.781 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[3] | FDRE           | -     |     10.434 (r) | SLOW    |      3.229 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[0] | FDRE           | -     |     12.028 (r) | SLOW    |      4.085 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[1] | FDRE           | -     |     11.135 (r) | SLOW    |      3.599 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[2] | FDRE           | -     |      9.625 (r) | SLOW    |      2.786 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[3] | FDRE           | -     |     10.435 (r) | SLOW    |      3.230 (r) | FAST    | crg_pll_sys       |
clk50     | serial_tx      | FDSE           | -     |     12.229 (r) | SLOW    |      4.322 (r) | FAST    | crg_pll_sys       |
clk50     | user_led0      | FDRE           | -     |     10.627 (r) | SLOW    |      3.455 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_a[0]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[1]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[2]     | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[3]     | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[4]     | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[5]     | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[6]     | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[7]     | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[8]     | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[9]     | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[10]    | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[11]    | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[12]    | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[13]    | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[0]    | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[1]    | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[2]    | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cas_n    | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cke      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_n    | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_p    | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cs_n     | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[0]    | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[1]    | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[2]    | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[3]    | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[0]    | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[1]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[2]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[3]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[4]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[5]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[6]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[7]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[8]    | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[9]    | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[10]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[11]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[12]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[13]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[14]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[15]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[16]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[17]   | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[18]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[19]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[20]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[21]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[22]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[23]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[24]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[25]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[26]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[27]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[28]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[29]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[30]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[31]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_odt      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ras_n    | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_reset_n  | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_we_n     | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[2] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[3] | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[2] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[3] | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50  | clk50       |         8.705 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 2.918 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   11.523 (r) | SLOW    |   2.224 (r) | FAST    |    2.037 |
ddram_dq[1]        |   11.771 (r) | SLOW    |   2.233 (r) | FAST    |    2.285 |
ddram_dq[2]        |   12.404 (r) | SLOW    |   2.264 (r) | FAST    |    2.918 |
ddram_dq[3]        |   11.899 (r) | SLOW    |   2.236 (r) | FAST    |    2.413 |
ddram_dq[4]        |   12.276 (r) | SLOW    |   2.253 (r) | FAST    |    2.791 |
ddram_dq[5]        |   11.769 (r) | SLOW    |   2.222 (r) | FAST    |    2.284 |
ddram_dq[6]        |   12.147 (r) | SLOW    |   2.251 (r) | FAST    |    2.662 |
ddram_dq[7]        |   11.650 (r) | SLOW    |   2.226 (r) | FAST    |    2.165 |
ddram_dq[8]        |   10.885 (r) | SLOW    |   2.222 (r) | FAST    |    1.400 |
ddram_dq[9]        |   11.254 (r) | SLOW    |   2.246 (r) | FAST    |    1.768 |
ddram_dq[10]       |   10.941 (r) | SLOW    |   2.215 (r) | FAST    |    1.456 |
ddram_dq[11]       |   11.393 (r) | SLOW    |   2.240 (r) | FAST    |    1.908 |
ddram_dq[12]       |   10.756 (r) | SLOW    |   2.235 (r) | FAST    |    1.271 |
ddram_dq[13]       |   11.374 (r) | SLOW    |   2.243 (r) | FAST    |    1.888 |
ddram_dq[14]       |   10.866 (r) | SLOW    |   2.231 (r) | FAST    |    1.381 |
ddram_dq[15]       |   11.264 (r) | SLOW    |   2.242 (r) | FAST    |    1.779 |
ddram_dq[16]       |    9.616 (r) | SLOW    |   2.194 (r) | FAST    |    0.131 |
ddram_dq[17]       |    9.992 (r) | SLOW    |   2.194 (r) | FAST    |    0.507 |
ddram_dq[18]       |    9.744 (r) | SLOW    |   2.192 (r) | FAST    |    0.259 |
ddram_dq[19]       |    9.751 (r) | SLOW    |   2.213 (r) | FAST    |    0.266 |
ddram_dq[20]       |    9.485 (r) | SLOW    |   2.183 (r) | FAST    |    0.000 |
ddram_dq[21]       |    9.859 (r) | SLOW    |   2.217 (r) | FAST    |    0.374 |
ddram_dq[22]       |    9.863 (r) | SLOW    |   2.191 (r) | FAST    |    0.378 |
ddram_dq[23]       |    9.724 (r) | SLOW    |   2.188 (r) | FAST    |    0.239 |
ddram_dq[24]       |   10.113 (r) | SLOW    |   2.221 (r) | FAST    |    0.627 |
ddram_dq[25]       |   10.554 (r) | SLOW    |   2.206 (r) | FAST    |    1.068 |
ddram_dq[26]       |   10.167 (r) | SLOW    |   2.220 (r) | FAST    |    0.681 |
ddram_dq[27]       |   10.555 (r) | SLOW    |   2.214 (r) | FAST    |    1.070 |
ddram_dq[28]       |   10.285 (r) | SLOW    |   2.220 (r) | FAST    |    0.800 |
ddram_dq[29]       |   10.030 (r) | SLOW    |   2.201 (r) | FAST    |    0.544 |
ddram_dq[30]       |   10.683 (r) | SLOW    |   2.205 (r) | FAST    |    1.198 |
ddram_dq[31]       |    9.911 (r) | SLOW    |   2.192 (r) | FAST    |    0.425 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.404 (r) | SLOW    |   2.183 (r) | FAST    |    2.918 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 2.404 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.027 (r) | SLOW    |   2.816 (r) | FAST    |    2.403 |
ddram_dqs_n[1]     |   11.134 (r) | SLOW    |   2.807 (r) | FAST    |    1.509 |
ddram_dqs_n[2]     |    9.624 (r) | SLOW    |   2.781 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   10.434 (r) | SLOW    |   2.810 (r) | FAST    |    0.809 |
ddram_dqs_p[0]     |   12.028 (r) | SLOW    |   2.821 (r) | FAST    |    2.404 |
ddram_dqs_p[1]     |   11.135 (r) | SLOW    |   2.802 (r) | FAST    |    1.510 |
ddram_dqs_p[2]     |    9.625 (r) | SLOW    |   2.786 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   10.435 (r) | SLOW    |   2.810 (r) | FAST    |    0.810 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.028 (r) | SLOW    |   2.781 (r) | FAST    |    2.404 |
-------------------+--------------+---------+-------------+---------+----------+




