# Reading D:/Logiciels/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do PWM_module_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying D:/Logiciels/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib system
# ** Warning: (vlib-34) Library already exists at "system".
# 
# vmap system system
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap system system 
# Modifying modelsim.ini
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:17 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:05:18 on Nov 12,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:18 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:05:18 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:18 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v 
# -- Compiling module system_jtag_uart_0_sim_scfifo_w
# -- Compiling module system_jtag_uart_0_scfifo_w
# -- Compiling module system_jtag_uart_0_sim_scfifo_r
# -- Compiling module system_jtag_uart_0_scfifo_r
# -- Compiling module system_jtag_uart_0
# 
# Top level modules:
# 	system_jtag_uart_0
# End time: 22:05:18 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:18 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v 
# -- Compiling module system_mm_interconnect_0
# 
# Top level modules:
# 	system_mm_interconnect_0
# End time: 22:05:18 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:18 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	system_mm_interconnect_0_avalon_st_adapter
# End time: 22:05:18 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:18 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module system_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	system_mm_interconnect_0_avalon_st_adapter_001
# End time: 22:05:18 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:18 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v 
# -- Compiling module system_nios2_gen2_0
# 
# Top level modules:
# 	system_nios2_gen2_0
# End time: 22:05:19 on Nov 12,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:19 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v 
# -- Compiling module system_onchip_memory2_0
# 
# Top level modules:
# 	system_onchip_memory2_0
# End time: 22:05:19 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/system.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:19 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/system.v 
# -- Compiling module system
# 
# Top level modules:
# 	system
# End time: 22:05:19 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:19 on Nov 12,2016
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:05:19 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:19 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:05:19 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:19 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 22:05:19 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 22:05:20 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:05:20 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:05:20 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:05:20 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:05:20 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:05:20 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 22:05:20 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:20 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv 
# -- Compiling module system_irq_mapper
# 
# Top level modules:
# 	system_irq_mapper
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_demux
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_demux_001
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_mux
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module system_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_mux_002
# End time: 22:05:21 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:21 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv 
# -- Compiling module system_mm_interconnect_0_router_default_decode
# -- Compiling module system_mm_interconnect_0_router
# 
# Top level modules:
# 	system_mm_interconnect_0_router
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 
# -- Compiling module system_mm_interconnect_0_router_001_default_decode
# -- Compiling module system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	system_mm_interconnect_0_router_001
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 
# -- Compiling module system_mm_interconnect_0_router_002_default_decode
# -- Compiling module system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	system_mm_interconnect_0_router_002
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 
# -- Compiling module system_mm_interconnect_0_router_003_default_decode
# -- Compiling module system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	system_mm_interconnect_0_router_003
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv 
# -- Compiling module system_mm_interconnect_0_router_004_default_decode
# -- Compiling module system_mm_interconnect_0_router_004
# 
# Top level modules:
# 	system_mm_interconnect_0_router_004
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module system_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_demux
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module system_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_demux_002
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_mux
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:22 on Nov 12,2016
# vlog -reportprogress 300 -sv -work system "+incdir+d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules" d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_mux_001
# End time: 22:05:22 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:23 on Nov 12,2016
# vcom -reportprogress 300 -93 -work work D:/Temp/FPGA_EPFL/PWM_module/hw/hdl/DE0_Nano_SoC_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DE0_Nano_SoC_top_level
# -- Compiling architecture rtl of DE0_Nano_SoC_top_level
# End time: 22:05:23 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work system {d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/pwm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:05:24 on Nov 12,2016
# vcom -reportprogress 300 -93 -work system d:/temp/fpga_epfl/pwm_module/hw/quartus/db/ip/system/submodules/pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture bhv of PWM
# End time: 22:05:24 on Nov 12,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# reading D:/Logiciels/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini
# Loading project t
