<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1515" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1515{left:763px;bottom:69px;letter-spacing:0.09px;}
#t2_1515{left:809px;bottom:69px;letter-spacing:0.09px;}
#t3_1515{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1515{left:106px;bottom:1089px;letter-spacing:0.09px;}
#t5_1515{left:200px;bottom:1089px;}
#t6_1515{left:208px;bottom:1089px;letter-spacing:0.12px;}
#t7_1515{left:87px;bottom:1074px;letter-spacing:-0.13px;}
#t8_1515{left:236px;bottom:1074px;}
#t9_1515{left:243px;bottom:1075px;letter-spacing:0.09px;}
#ta_1515{left:87px;bottom:1059px;letter-spacing:-0.12px;}
#tb_1515{left:313px;bottom:1059px;}
#tc_1515{left:321px;bottom:1059px;letter-spacing:0.09px;}
#td_1515{left:87px;bottom:1043px;letter-spacing:-0.12px;}
#te_1515{left:252px;bottom:1043px;}
#tf_1515{left:260px;bottom:1044px;letter-spacing:0.12px;}
#tg_1515{left:87px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_1515{left:215px;bottom:1028px;}
#ti_1515{left:223px;bottom:1029px;letter-spacing:0.12px;}
#tj_1515{left:254px;bottom:1028px;}
#tk_1515{left:261px;bottom:1029px;letter-spacing:0.12px;}
#tl_1515{left:69px;bottom:1013px;letter-spacing:-0.13px;}
#tm_1515{left:110px;bottom:1013px;}
#tn_1515{left:117px;bottom:1014px;letter-spacing:0.13px;}
#to_1515{left:87px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_1515{left:139px;bottom:998px;}
#tq_1515{left:147px;bottom:998px;letter-spacing:0.09px;}
#tr_1515{left:87px;bottom:982px;letter-spacing:-0.11px;}
#ts_1515{left:144px;bottom:982px;}
#tt_1515{left:152px;bottom:983px;letter-spacing:0.12px;}
#tu_1515{left:87px;bottom:967px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tv_1515{left:162px;bottom:967px;}
#tw_1515{left:169px;bottom:968px;letter-spacing:0.12px;}
#tx_1515{left:87px;bottom:952px;letter-spacing:-0.11px;}
#ty_1515{left:174px;bottom:952px;}
#tz_1515{left:181px;bottom:952px;letter-spacing:0.12px;}
#t10_1515{left:87px;bottom:936px;letter-spacing:-0.11px;}
#t11_1515{left:167px;bottom:936px;}
#t12_1515{left:175px;bottom:937px;letter-spacing:0.09px;}
#t13_1515{left:87px;bottom:921px;letter-spacing:-0.11px;}
#t14_1515{left:424px;bottom:921px;}
#t15_1515{left:431px;bottom:922px;letter-spacing:0.08px;}
#t16_1515{left:87px;bottom:906px;letter-spacing:-0.12px;}
#t17_1515{left:136px;bottom:906px;}
#t18_1515{left:144px;bottom:907px;letter-spacing:0.12px;}
#t19_1515{left:87px;bottom:891px;letter-spacing:-0.12px;}
#t1a_1515{left:238px;bottom:891px;}
#t1b_1515{left:246px;bottom:891px;letter-spacing:0.12px;}
#t1c_1515{left:270px;bottom:891px;}
#t1d_1515{left:278px;bottom:891px;letter-spacing:0.12px;}
#t1e_1515{left:69px;bottom:875px;letter-spacing:-0.12px;}
#t1f_1515{left:87px;bottom:860px;letter-spacing:-0.12px;}
#t1g_1515{left:216px;bottom:860px;}
#t1h_1515{left:223px;bottom:861px;letter-spacing:0.12px;}
#t1i_1515{left:87px;bottom:845px;letter-spacing:-0.11px;}
#t1j_1515{left:144px;bottom:845px;}
#t1k_1515{left:152px;bottom:845px;letter-spacing:0.12px;}
#t1l_1515{left:87px;bottom:829px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_1515{left:272px;bottom:829px;}
#t1n_1515{left:279px;bottom:830px;letter-spacing:0.12px;}
#t1o_1515{left:87px;bottom:814px;letter-spacing:-0.12px;}
#t1p_1515{left:310px;bottom:814px;}
#t1q_1515{left:318px;bottom:815px;letter-spacing:0.12px;}
#t1r_1515{left:87px;bottom:799px;letter-spacing:-0.12px;}
#t1s_1515{left:204px;bottom:799px;}
#t1t_1515{left:211px;bottom:800px;letter-spacing:0.12px;}
#t1u_1515{left:87px;bottom:784px;letter-spacing:-0.13px;}
#t1v_1515{left:230px;bottom:784px;}
#t1w_1515{left:237px;bottom:784px;letter-spacing:0.09px;}
#t1x_1515{left:87px;bottom:768px;letter-spacing:-0.12px;}
#t1y_1515{left:166px;bottom:768px;}
#t1z_1515{left:173px;bottom:769px;letter-spacing:0.12px;}
#t20_1515{left:87px;bottom:753px;letter-spacing:-0.11px;}
#t21_1515{left:175px;bottom:753px;}
#t22_1515{left:182px;bottom:754px;letter-spacing:0.09px;}
#t23_1515{left:87px;bottom:738px;letter-spacing:-0.11px;}
#t24_1515{left:175px;bottom:738px;}
#t25_1515{left:182px;bottom:738px;letter-spacing:0.09px;}
#t26_1515{left:87px;bottom:723px;letter-spacing:-0.11px;}
#t27_1515{left:189px;bottom:723px;}
#t28_1515{left:196px;bottom:723px;letter-spacing:0.09px;}
#t29_1515{left:87px;bottom:707px;letter-spacing:-0.11px;}
#t2a_1515{left:189px;bottom:707px;}
#t2b_1515{left:196px;bottom:708px;letter-spacing:0.09px;}
#t2c_1515{left:87px;bottom:692px;letter-spacing:-0.11px;}
#t2d_1515{left:189px;bottom:692px;}
#t2e_1515{left:196px;bottom:693px;letter-spacing:0.09px;}
#t2f_1515{left:87px;bottom:677px;letter-spacing:-0.11px;}
#t2g_1515{left:255px;bottom:677px;}
#t2h_1515{left:262px;bottom:677px;letter-spacing:0.12px;}
#t2i_1515{left:87px;bottom:661px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_1515{left:214px;bottom:661px;}
#t2k_1515{left:221px;bottom:662px;letter-spacing:0.12px;}
#t2l_1515{left:87px;bottom:646px;letter-spacing:-0.12px;}
#t2m_1515{left:185px;bottom:646px;}
#t2n_1515{left:192px;bottom:647px;letter-spacing:0.09px;}
#t2o_1515{left:87px;bottom:631px;letter-spacing:-0.13px;}
#t2p_1515{left:157px;bottom:631px;}
#t2q_1515{left:165px;bottom:632px;letter-spacing:0.12px;}
#t2r_1515{left:87px;bottom:616px;letter-spacing:-0.11px;}
#t2s_1515{left:261px;bottom:616px;}
#t2t_1515{left:269px;bottom:616px;letter-spacing:0.12px;}
#t2u_1515{left:300px;bottom:616px;}
#t2v_1515{left:308px;bottom:616px;letter-spacing:0.09px;}
#t2w_1515{left:87px;bottom:600px;letter-spacing:-0.13px;}
#t2x_1515{left:140px;bottom:600px;}
#t2y_1515{left:147px;bottom:601px;letter-spacing:0.12px;}
#t2z_1515{left:87px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_1515{left:158px;bottom:585px;}
#t31_1515{left:166px;bottom:586px;letter-spacing:0.09px;}
#t32_1515{left:87px;bottom:570px;letter-spacing:-0.15px;}
#t33_1515{left:116px;bottom:570px;}
#t34_1515{left:124px;bottom:570px;letter-spacing:0.12px;}
#t35_1515{left:87px;bottom:554px;letter-spacing:-0.12px;}
#t36_1515{left:309px;bottom:554px;}
#t37_1515{left:316px;bottom:555px;letter-spacing:0.12px;}
#t38_1515{left:87px;bottom:539px;letter-spacing:-0.12px;}
#t39_1515{left:272px;bottom:539px;}
#t3a_1515{left:279px;bottom:540px;letter-spacing:0.12px;}
#t3b_1515{left:87px;bottom:524px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3c_1515{left:260px;bottom:524px;}
#t3d_1515{left:267px;bottom:525px;letter-spacing:0.12px;}
#t3e_1515{left:87px;bottom:509px;letter-spacing:-0.12px;}
#t3f_1515{left:291px;bottom:509px;}
#t3g_1515{left:298px;bottom:509px;letter-spacing:0.12px;}
#t3h_1515{left:87px;bottom:493px;letter-spacing:-0.12px;}
#t3i_1515{left:290px;bottom:493px;}
#t3j_1515{left:298px;bottom:494px;letter-spacing:0.09px;}
#t3k_1515{left:87px;bottom:478px;letter-spacing:-0.12px;}
#t3l_1515{left:196px;bottom:478px;}
#t3m_1515{left:203px;bottom:479px;letter-spacing:0.09px;}
#t3n_1515{left:87px;bottom:463px;letter-spacing:-0.12px;}
#t3o_1515{left:279px;bottom:463px;}
#t3p_1515{left:287px;bottom:463px;letter-spacing:0.09px;}
#t3q_1515{left:69px;bottom:448px;letter-spacing:-0.11px;}
#t3r_1515{left:87px;bottom:432px;letter-spacing:-0.11px;}
#t3s_1515{left:256px;bottom:432px;}
#t3t_1515{left:263px;bottom:433px;letter-spacing:0.09px;}
#t3u_1515{left:87px;bottom:417px;letter-spacing:-0.12px;}
#t3v_1515{left:288px;bottom:417px;}
#t3w_1515{left:295px;bottom:418px;letter-spacing:0.09px;}
#t3x_1515{left:87px;bottom:402px;letter-spacing:-0.11px;}
#t3y_1515{left:167px;bottom:402px;}
#t3z_1515{left:175px;bottom:402px;letter-spacing:0.09px;}
#t40_1515{left:87px;bottom:386px;letter-spacing:-0.12px;}
#t41_1515{left:290px;bottom:386px;}
#t42_1515{left:298px;bottom:387px;letter-spacing:0.12px;}
#t43_1515{left:87px;bottom:371px;letter-spacing:-0.13px;}
#t44_1515{left:162px;bottom:371px;}
#t45_1515{left:170px;bottom:372px;letter-spacing:0.09px;}
#t46_1515{left:87px;bottom:356px;letter-spacing:-0.11px;}
#t47_1515{left:174px;bottom:356px;}
#t48_1515{left:181px;bottom:357px;letter-spacing:0.13px;}
#t49_1515{left:87px;bottom:341px;letter-spacing:-0.14px;}
#t4a_1515{left:152px;bottom:341px;}
#t4b_1515{left:160px;bottom:341px;letter-spacing:0.09px;}
#t4c_1515{left:87px;bottom:325px;letter-spacing:-0.11px;}
#t4d_1515{left:253px;bottom:325px;}
#t4e_1515{left:261px;bottom:326px;letter-spacing:0.09px;}
#t4f_1515{left:69px;bottom:310px;letter-spacing:-0.11px;}
#t4g_1515{left:164px;bottom:310px;}
#t4h_1515{left:172px;bottom:311px;letter-spacing:0.08px;}
#t4i_1515{left:189px;bottom:310px;}
#t4j_1515{left:197px;bottom:311px;letter-spacing:0.13px;}
#t4k_1515{left:215px;bottom:310px;}
#t4l_1515{left:222px;bottom:311px;letter-spacing:0.12px;}
#t4m_1515{left:247px;bottom:310px;}
#t4n_1515{left:254px;bottom:311px;letter-spacing:0.12px;}
#t4o_1515{left:279px;bottom:310px;}
#t4p_1515{left:286px;bottom:311px;letter-spacing:0.12px;}
#t4q_1515{left:311px;bottom:310px;}
#t4r_1515{left:319px;bottom:311px;letter-spacing:0.13px;}
#t4s_1515{left:336px;bottom:310px;}
#t4t_1515{left:344px;bottom:311px;letter-spacing:0.08px;}
#t4u_1515{left:362px;bottom:310px;}
#t4v_1515{left:369px;bottom:311px;letter-spacing:0.09px;}
#t4w_1515{left:394px;bottom:310px;}
#t4x_1515{left:401px;bottom:311px;letter-spacing:0.09px;}
#t4y_1515{left:69px;bottom:295px;letter-spacing:-0.11px;}
#t4z_1515{left:258px;bottom:295px;}
#t50_1515{left:266px;bottom:295px;letter-spacing:0.12px;}
#t51_1515{left:69px;bottom:279px;letter-spacing:-0.1px;}
#t52_1515{left:87px;bottom:264px;letter-spacing:-0.13px;}
#t53_1515{left:258px;bottom:264px;}
#t54_1515{left:266px;bottom:265px;letter-spacing:0.12px;}
#t55_1515{left:87px;bottom:249px;letter-spacing:-0.11px;}
#t56_1515{left:282px;bottom:249px;}
#t57_1515{left:289px;bottom:250px;letter-spacing:0.09px;}
#t58_1515{left:87px;bottom:234px;letter-spacing:-0.11px;}
#t59_1515{left:173px;bottom:234px;}
#t5a_1515{left:180px;bottom:234px;letter-spacing:0.09px;}
#t5b_1515{left:69px;bottom:218px;letter-spacing:-0.12px;}
#t5c_1515{left:87px;bottom:203px;letter-spacing:-0.12px;}
#t5d_1515{left:106px;bottom:189px;letter-spacing:0.1px;}
#t5e_1515{left:271px;bottom:189px;}
#t5f_1515{left:279px;bottom:189px;letter-spacing:0.12px;}
#t5g_1515{left:69px;bottom:174px;letter-spacing:-0.12px;}
#t5h_1515{left:255px;bottom:174px;}
#t5i_1515{left:263px;bottom:175px;letter-spacing:0.12px;}
#t5j_1515{left:69px;bottom:159px;letter-spacing:-0.11px;}
#t5k_1515{left:124px;bottom:144px;letter-spacing:-0.11px;}
#t5l_1515{left:185px;bottom:144px;}
#t5m_1515{left:192px;bottom:144px;letter-spacing:0.12px;}
#t5n_1515{left:69px;bottom:128px;letter-spacing:-0.11px;}
#t5o_1515{left:321px;bottom:128px;}
#t5p_1515{left:329px;bottom:129px;letter-spacing:0.12px;}
#t5q_1515{left:353px;bottom:128px;}
#t5r_1515{left:361px;bottom:129px;letter-spacing:0.12px;}
#t5s_1515{left:385px;bottom:128px;}
#t5t_1515{left:393px;bottom:129px;letter-spacing:0.12px;}
#t5u_1515{left:424px;bottom:128px;}
#t5v_1515{left:124px;bottom:114px;letter-spacing:0.12px;}
#t5w_1515{left:155px;bottom:113px;}
#t5x_1515{left:163px;bottom:114px;letter-spacing:0.12px;}
#t5y_1515{left:194px;bottom:113px;}
#t5z_1515{left:202px;bottom:114px;letter-spacing:0.12px;}
#t60_1515{left:233px;bottom:113px;}
#t61_1515{left:241px;bottom:114px;letter-spacing:0.12px;}
#t62_1515{left:272px;bottom:113px;}
#t63_1515{left:279px;bottom:114px;letter-spacing:0.12px;}
#t64_1515{left:311px;bottom:113px;}
#t65_1515{left:318px;bottom:114px;letter-spacing:0.12px;}
#t66_1515{left:350px;bottom:113px;}
#t67_1515{left:357px;bottom:114px;letter-spacing:0.12px;}
#t68_1515{left:472px;bottom:1088px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t69_1515{left:800px;bottom:1088px;}
#t6a_1515{left:807px;bottom:1088px;letter-spacing:0.1px;}
#t6b_1515{left:845px;bottom:1088px;}
#t6c_1515{left:527px;bottom:1073px;letter-spacing:0.1px;}
#t6d_1515{left:472px;bottom:1057px;letter-spacing:-0.12px;}
#t6e_1515{left:696px;bottom:1057px;}
#t6f_1515{left:703px;bottom:1058px;letter-spacing:0.12px;}
#t6g_1515{left:472px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6h_1515{left:590px;bottom:1042px;}
#t6i_1515{left:598px;bottom:1043px;letter-spacing:0.12px;}
#t6j_1515{left:623px;bottom:1042px;}
#t6k_1515{left:630px;bottom:1043px;letter-spacing:0.12px;}
#t6l_1515{left:655px;bottom:1042px;}
#t6m_1515{left:662px;bottom:1043px;letter-spacing:0.12px;}
#t6n_1515{left:472px;bottom:1027px;letter-spacing:-0.11px;}
#t6o_1515{left:555px;bottom:1027px;}
#t6p_1515{left:562px;bottom:1027px;letter-spacing:0.08px;}
#t6q_1515{left:472px;bottom:1011px;letter-spacing:-0.13px;}
#t6r_1515{left:490px;bottom:996px;letter-spacing:-0.11px;}
#t6s_1515{left:639px;bottom:996px;}
#t6t_1515{left:646px;bottom:997px;letter-spacing:0.12px;}
#t6u_1515{left:490px;bottom:981px;letter-spacing:-0.13px;}
#t6v_1515{left:659px;bottom:981px;}
#t6w_1515{left:667px;bottom:981px;letter-spacing:0.12px;}
#t6x_1515{left:490px;bottom:965px;letter-spacing:-0.12px;}
#t6y_1515{left:557px;bottom:965px;}
#t6z_1515{left:564px;bottom:966px;letter-spacing:0.12px;}
#t70_1515{left:490px;bottom:950px;letter-spacing:-0.11px;}
#t71_1515{left:611px;bottom:950px;}
#t72_1515{left:619px;bottom:951px;letter-spacing:0.12px;}
#t73_1515{left:490px;bottom:935px;letter-spacing:-0.12px;}
#t74_1515{left:574px;bottom:935px;}
#t75_1515{left:582px;bottom:936px;letter-spacing:0.12px;}
#t76_1515{left:490px;bottom:920px;letter-spacing:-0.11px;}
#t77_1515{left:607px;bottom:920px;}
#t78_1515{left:614px;bottom:920px;letter-spacing:0.1px;}
#t79_1515{left:490px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7a_1515{left:604px;bottom:904px;}
#t7b_1515{left:611px;bottom:905px;letter-spacing:0.12px;}
#t7c_1515{left:472px;bottom:889px;letter-spacing:-0.11px;}
#t7d_1515{left:567px;bottom:889px;}
#t7e_1515{left:574px;bottom:890px;letter-spacing:0.12px;}
#t7f_1515{left:599px;bottom:889px;}
#t7g_1515{left:606px;bottom:890px;letter-spacing:0.12px;}
#t7h_1515{left:631px;bottom:889px;}
#t7i_1515{left:638px;bottom:890px;letter-spacing:0.12px;}
#t7j_1515{left:663px;bottom:889px;}
#t7k_1515{left:671px;bottom:890px;letter-spacing:0.12px;}
#t7l_1515{left:472px;bottom:874px;letter-spacing:-0.11px;}
#t7m_1515{left:613px;bottom:874px;}
#t7n_1515{left:621px;bottom:874px;letter-spacing:0.12px;}
#t7o_1515{left:472px;bottom:859px;letter-spacing:-0.12px;}
#t7p_1515{left:590px;bottom:859px;}
#t7q_1515{left:598px;bottom:859px;letter-spacing:0.09px;}
#t7r_1515{left:472px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7s_1515{left:595px;bottom:843px;}
#t7t_1515{left:603px;bottom:844px;letter-spacing:0.13px;}
#t7u_1515{left:621px;bottom:843px;}
#t7v_1515{left:628px;bottom:844px;letter-spacing:0.12px;}
#t7w_1515{left:472px;bottom:828px;letter-spacing:-0.13px;}
#t7x_1515{left:612px;bottom:828px;}
#t7y_1515{left:619px;bottom:829px;letter-spacing:0.13px;}
#t7z_1515{left:637px;bottom:828px;}
#t80_1515{left:644px;bottom:829px;letter-spacing:0.12px;}
#t81_1515{left:472px;bottom:813px;letter-spacing:-0.13px;}
#t82_1515{left:490px;bottom:797px;letter-spacing:-0.11px;}
#t83_1515{left:582px;bottom:797px;}
#t84_1515{left:590px;bottom:798px;letter-spacing:0.09px;}
#t85_1515{left:490px;bottom:782px;letter-spacing:-0.12px;}
#t86_1515{left:662px;bottom:782px;}
#t87_1515{left:669px;bottom:783px;letter-spacing:0.12px;}
#t88_1515{left:490px;bottom:767px;letter-spacing:-0.12px;}
#t89_1515{left:691px;bottom:767px;}
#t8a_1515{left:699px;bottom:768px;letter-spacing:0.12px;}
#t8b_1515{left:490px;bottom:752px;letter-spacing:-0.12px;}
#t8c_1515{left:733px;bottom:752px;}
#t8d_1515{left:741px;bottom:752px;letter-spacing:0.12px;}
#t8e_1515{left:472px;bottom:736px;letter-spacing:-0.13px;}
#t8f_1515{left:490px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8g_1515{left:589px;bottom:721px;}
#t8h_1515{left:596px;bottom:722px;letter-spacing:0.08px;}
#t8i_1515{left:490px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8j_1515{left:657px;bottom:706px;}
#t8k_1515{left:665px;bottom:706px;letter-spacing:0.12px;}
#t8l_1515{left:490px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8m_1515{left:570px;bottom:690px;}
#t8n_1515{left:577px;bottom:691px;letter-spacing:0.12px;}
#t8o_1515{left:490px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8p_1515{left:592px;bottom:675px;}
#t8q_1515{left:600px;bottom:676px;letter-spacing:0.13px;}
#t8r_1515{left:490px;bottom:660px;letter-spacing:-0.11px;}
#t8s_1515{left:589px;bottom:660px;}
#t8t_1515{left:596px;bottom:661px;letter-spacing:0.13px;}
#t8u_1515{left:490px;bottom:645px;letter-spacing:-0.11px;}
#t8v_1515{left:620px;bottom:645px;}
#t8w_1515{left:628px;bottom:645px;letter-spacing:0.12px;}
#t8x_1515{left:490px;bottom:629px;letter-spacing:-0.11px;}
#t8y_1515{left:544px;bottom:629px;}
#t8z_1515{left:552px;bottom:630px;letter-spacing:0.13px;}
#t90_1515{left:490px;bottom:614px;letter-spacing:-0.11px;}
#t91_1515{left:558px;bottom:614px;}
#t92_1515{left:566px;bottom:615px;letter-spacing:0.12px;}
#t93_1515{left:490px;bottom:599px;letter-spacing:-0.11px;}
#t94_1515{left:508px;bottom:585px;letter-spacing:0.09px;}
#t95_1515{left:713px;bottom:585px;}
#t96_1515{left:721px;bottom:585px;letter-spacing:0.12px;}
#t97_1515{left:472px;bottom:570px;letter-spacing:-0.12px;}
#t98_1515{left:490px;bottom:554px;letter-spacing:-0.12px;}
#t99_1515{left:596px;bottom:554px;}
#t9a_1515{left:604px;bottom:555px;letter-spacing:0.09px;}
#t9b_1515{left:490px;bottom:539px;letter-spacing:-0.14px;}
#t9c_1515{left:543px;bottom:539px;}
#t9d_1515{left:551px;bottom:540px;letter-spacing:0.13px;}
#t9e_1515{left:472px;bottom:524px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9f_1515{left:490px;bottom:509px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9g_1515{left:634px;bottom:509px;}
#t9h_1515{left:641px;bottom:509px;letter-spacing:0.08px;}
#t9i_1515{left:490px;bottom:493px;letter-spacing:-0.12px;}
#t9j_1515{left:640px;bottom:493px;}
#t9k_1515{left:648px;bottom:494px;letter-spacing:0.09px;}
#t9l_1515{left:490px;bottom:478px;letter-spacing:-0.11px;}
#t9m_1515{left:586px;bottom:478px;}
#t9n_1515{left:594px;bottom:479px;letter-spacing:0.12px;}
#t9o_1515{left:490px;bottom:463px;letter-spacing:-0.11px;}
#t9p_1515{left:568px;bottom:463px;}
#t9q_1515{left:575px;bottom:463px;letter-spacing:0.12px;}
#t9r_1515{left:490px;bottom:448px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9s_1515{left:581px;bottom:448px;}
#t9t_1515{left:589px;bottom:448px;letter-spacing:0.12px;}
#t9u_1515{left:490px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9v_1515{left:584px;bottom:432px;}
#t9w_1515{left:592px;bottom:433px;letter-spacing:0.12px;}
#t9x_1515{left:490px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9y_1515{left:600px;bottom:417px;}
#t9z_1515{left:607px;bottom:418px;letter-spacing:0.08px;}
#ta0_1515{left:490px;bottom:402px;letter-spacing:-0.15px;}
#ta1_1515{left:522px;bottom:402px;}
#ta2_1515{left:530px;bottom:402px;letter-spacing:0.13px;}
#ta3_1515{left:490px;bottom:386px;letter-spacing:-0.12px;}
#ta4_1515{left:572px;bottom:386px;}
#ta5_1515{left:579px;bottom:387px;letter-spacing:0.12px;}
#ta6_1515{left:604px;bottom:386px;}
#ta7_1515{left:612px;bottom:387px;letter-spacing:0.12px;}
#ta8_1515{left:490px;bottom:371px;letter-spacing:-0.11px;}
#ta9_1515{left:679px;bottom:371px;}
#taa_1515{left:687px;bottom:372px;letter-spacing:0.13px;}
#tab_1515{left:490px;bottom:356px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tac_1515{left:567px;bottom:356px;}
#tad_1515{left:575px;bottom:357px;letter-spacing:0.12px;}
#tae_1515{left:490px;bottom:341px;letter-spacing:-0.11px;}
#taf_1515{left:594px;bottom:341px;}
#tag_1515{left:602px;bottom:341px;letter-spacing:0.13px;}
#tah_1515{left:490px;bottom:325px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tai_1515{left:522px;bottom:325px;}
#taj_1515{left:530px;bottom:326px;letter-spacing:0.09px;}
#tak_1515{left:554px;bottom:325px;}
#tal_1515{left:562px;bottom:326px;letter-spacing:0.08px;}
#tam_1515{left:490px;bottom:310px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tan_1515{left:617px;bottom:310px;}
#tao_1515{left:625px;bottom:311px;letter-spacing:0.08px;}
#tap_1515{left:490px;bottom:295px;letter-spacing:-0.13px;}
#taq_1515{left:546px;bottom:295px;}
#tar_1515{left:554px;bottom:295px;letter-spacing:0.12px;}
#tas_1515{left:490px;bottom:279px;letter-spacing:-0.12px;}
#tat_1515{left:657px;bottom:279px;}
#tau_1515{left:665px;bottom:280px;letter-spacing:0.08px;}
#tav_1515{left:490px;bottom:264px;letter-spacing:-0.15px;}
#taw_1515{left:547px;bottom:264px;}
#tax_1515{left:554px;bottom:265px;letter-spacing:0.13px;}
#tay_1515{left:490px;bottom:249px;letter-spacing:-0.12px;word-spacing:0.01px;}
#taz_1515{left:561px;bottom:249px;}
#tb0_1515{left:569px;bottom:250px;letter-spacing:0.12px;}
#tb1_1515{left:490px;bottom:234px;letter-spacing:-0.14px;}
#tb2_1515{left:616px;bottom:234px;}
#tb3_1515{left:623px;bottom:234px;letter-spacing:0.12px;}
#tb4_1515{left:490px;bottom:218px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb5_1515{left:629px;bottom:218px;}
#tb6_1515{left:637px;bottom:219px;letter-spacing:0.09px;}
#tb7_1515{left:490px;bottom:203px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb8_1515{left:564px;bottom:203px;}
#tb9_1515{left:571px;bottom:204px;letter-spacing:0.12px;}
#tba_1515{left:490px;bottom:188px;letter-spacing:-0.12px;}
#tbb_1515{left:588px;bottom:188px;}
#tbc_1515{left:595px;bottom:188px;letter-spacing:0.13px;}
#tbd_1515{left:490px;bottom:172px;letter-spacing:-0.11px;}
#tbe_1515{left:564px;bottom:172px;}
#tbf_1515{left:571px;bottom:173px;letter-spacing:0.12px;}
#tbg_1515{left:490px;bottom:157px;letter-spacing:-0.12px;}
#tbh_1515{left:472px;bottom:142px;letter-spacing:-0.12px;}
#tbi_1515{left:490px;bottom:127px;letter-spacing:-0.12px;}
#tbj_1515{left:635px;bottom:127px;}
#tbk_1515{left:643px;bottom:127px;letter-spacing:0.12px;}
#tbl_1515{left:472px;bottom:111px;letter-spacing:-0.13px;}

.s1_1515{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1515{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1515{font-size:14px;font-family:Arial_3ed;color:#000;}
.s4_1515{font-size:12px;font-family:Arial_3ed;color:#000;}
.s5_1515{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1515" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1515Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1515" style="-webkit-user-select: none;"><object width="935" height="1210" data="1515/1515.svg" type="image/svg+xml" id="pdf1515" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1515" class="t s1_1515">Vol. 3D </span><span id="t2_1515" class="t s1_1515">INDEX-3 </span>
<span id="t3_1515" class="t s2_1515">INDEX </span>
<span id="t4_1515" class="t s1_1515">page-table entries</span><span id="t5_1515" class="t s3_1515">, </span><span id="t6_1515" class="t s4_1515">12-33 </span>
<span id="t7_1515" class="t s5_1515">remapping memory types</span><span id="t8_1515" class="t s3_1515">, </span><span id="t9_1515" class="t s4_1515">12-29 </span>
<span id="ta_1515" class="t s5_1515">setting up memory ranges with MTRRs</span><span id="tb_1515" class="t s3_1515">, </span><span id="tc_1515" class="t s4_1515">12-22 </span>
<span id="td_1515" class="t s5_1515">shared mode, L1 Data Cache</span><span id="te_1515" class="t s3_1515">, </span><span id="tf_1515" class="t s4_1515">12-18 </span>
<span id="tg_1515" class="t s5_1515">variable-range MTRRs</span><span id="th_1515" class="t s3_1515">, </span><span id="ti_1515" class="t s4_1515">12-23</span><span id="tj_1515" class="t s3_1515">, </span><span id="tk_1515" class="t s4_1515">12-25 </span>
<span id="tl_1515" class="t s5_1515">Caches</span><span id="tm_1515" class="t s3_1515">, </span><span id="tn_1515" class="t s4_1515">2-7 </span>
<span id="to_1515" class="t s5_1515">cache hit</span><span id="tp_1515" class="t s3_1515">, </span><span id="tq_1515" class="t s4_1515">12-5 </span>
<span id="tr_1515" class="t s5_1515">cache line</span><span id="ts_1515" class="t s3_1515">, </span><span id="tt_1515" class="t s4_1515">12-5 </span>
<span id="tu_1515" class="t s5_1515">cache line fill</span><span id="tv_1515" class="t s3_1515">, </span><span id="tw_1515" class="t s4_1515">12-5 </span>
<span id="tx_1515" class="t s5_1515">cache write hit</span><span id="ty_1515" class="t s3_1515">, </span><span id="tz_1515" class="t s4_1515">12-5 </span>
<span id="t10_1515" class="t s5_1515">description of</span><span id="t11_1515" class="t s3_1515">, </span><span id="t12_1515" class="t s4_1515">12-1 </span>
<span id="t13_1515" class="t s5_1515">effects of a locked operation on internal processor caches</span><span id="t14_1515" class="t s3_1515">, </span><span id="t15_1515" class="t s4_1515">9-6 </span>
<span id="t16_1515" class="t s5_1515">enabling</span><span id="t17_1515" class="t s3_1515">, </span><span id="t18_1515" class="t s4_1515">10-7 </span>
<span id="t19_1515" class="t s5_1515">management, instructions</span><span id="t1a_1515" class="t s3_1515">, </span><span id="t1b_1515" class="t s4_1515">2-25</span><span id="t1c_1515" class="t s3_1515">, </span><span id="t1d_1515" class="t s4_1515">12-17 </span>
<span id="t1e_1515" class="t s5_1515">Caching </span>
<span id="t1f_1515" class="t s5_1515">cache control protocol</span><span id="t1g_1515" class="t s3_1515">, </span><span id="t1h_1515" class="t s4_1515">12-9 </span>
<span id="t1i_1515" class="t s5_1515">cache line</span><span id="t1j_1515" class="t s3_1515">, </span><span id="t1k_1515" class="t s4_1515">12-5 </span>
<span id="t1l_1515" class="t s5_1515">cache management instructions</span><span id="t1m_1515" class="t s3_1515">, </span><span id="t1n_1515" class="t s4_1515">12-17 </span>
<span id="t1o_1515" class="t s5_1515">cache mechanisms in IA-32 processors</span><span id="t1p_1515" class="t s3_1515">, </span><span id="t1q_1515" class="t s4_1515">23-30 </span>
<span id="t1r_1515" class="t s5_1515">caching terminology</span><span id="t1s_1515" class="t s3_1515">, </span><span id="t1t_1515" class="t s4_1515">12-5 </span>
<span id="t1u_1515" class="t s5_1515">choosing a memory type</span><span id="t1v_1515" class="t s3_1515">, </span><span id="t1w_1515" class="t s4_1515">12-8 </span>
<span id="t1x_1515" class="t s5_1515">flushing TLBs</span><span id="t1y_1515" class="t s3_1515">, </span><span id="t1z_1515" class="t s4_1515">12-19 </span>
<span id="t20_1515" class="t s5_1515">implicit caching</span><span id="t21_1515" class="t s3_1515">, </span><span id="t22_1515" class="t s4_1515">12-19 </span>
<span id="t23_1515" class="t s5_1515">internal caches</span><span id="t24_1515" class="t s3_1515">, </span><span id="t25_1515" class="t s4_1515">12-1 </span>
<span id="t26_1515" class="t s5_1515">L1 (level 1) cache</span><span id="t27_1515" class="t s3_1515">, </span><span id="t28_1515" class="t s4_1515">12-4 </span>
<span id="t29_1515" class="t s5_1515">L2 (level 2) cache</span><span id="t2a_1515" class="t s3_1515">, </span><span id="t2b_1515" class="t s4_1515">12-4 </span>
<span id="t2c_1515" class="t s5_1515">L3 (level 3) cache</span><span id="t2d_1515" class="t s3_1515">, </span><span id="t2e_1515" class="t s4_1515">12-4 </span>
<span id="t2f_1515" class="t s5_1515">methods of caching available</span><span id="t2g_1515" class="t s3_1515">, </span><span id="t2h_1515" class="t s4_1515">12-6 </span>
<span id="t2i_1515" class="t s5_1515">MTRRs, description of</span><span id="t2j_1515" class="t s3_1515">, </span><span id="t2k_1515" class="t s4_1515">12-20 </span>
<span id="t2l_1515" class="t s5_1515">operating modes</span><span id="t2m_1515" class="t s3_1515">, </span><span id="t2n_1515" class="t s4_1515">12-12 </span>
<span id="t2o_1515" class="t s5_1515">overview of</span><span id="t2p_1515" class="t s3_1515">, </span><span id="t2q_1515" class="t s4_1515">12-1 </span>
<span id="t2r_1515" class="t s5_1515">self-modifying code, effect on</span><span id="t2s_1515" class="t s3_1515">, </span><span id="t2t_1515" class="t s4_1515">12-18</span><span id="t2u_1515" class="t s3_1515">, </span><span id="t2v_1515" class="t s4_1515">23-30 </span>
<span id="t2w_1515" class="t s5_1515">snooping</span><span id="t2x_1515" class="t s3_1515">, </span><span id="t2y_1515" class="t s4_1515">12-6 </span>
<span id="t2z_1515" class="t s5_1515">store buffer</span><span id="t30_1515" class="t s3_1515">, </span><span id="t31_1515" class="t s4_1515">12-20 </span>
<span id="t32_1515" class="t s5_1515">TLBs</span><span id="t33_1515" class="t s3_1515">, </span><span id="t34_1515" class="t s4_1515">12-5 </span>
<span id="t35_1515" class="t s5_1515">UC (strong uncacheable) memory type</span><span id="t36_1515" class="t s3_1515">, </span><span id="t37_1515" class="t s4_1515">12-6 </span>
<span id="t38_1515" class="t s5_1515">UC- (uncacheable) memory type</span><span id="t39_1515" class="t s3_1515">, </span><span id="t3a_1515" class="t s4_1515">12-6 </span>
<span id="t3b_1515" class="t s5_1515">WB (write back) memory type</span><span id="t3c_1515" class="t s3_1515">, </span><span id="t3d_1515" class="t s4_1515">12-7 </span>
<span id="t3e_1515" class="t s5_1515">WC (write combining) memory type</span><span id="t3f_1515" class="t s3_1515">, </span><span id="t3g_1515" class="t s4_1515">12-7 </span>
<span id="t3h_1515" class="t s5_1515">WP (write protected) memory type</span><span id="t3i_1515" class="t s3_1515">, </span><span id="t3j_1515" class="t s4_1515">12-7 </span>
<span id="t3k_1515" class="t s5_1515">write-back caching</span><span id="t3l_1515" class="t s3_1515">, </span><span id="t3m_1515" class="t s4_1515">12-6 </span>
<span id="t3n_1515" class="t s5_1515">WT (write through) memory type</span><span id="t3o_1515" class="t s3_1515">, </span><span id="t3p_1515" class="t s4_1515">12-7 </span>
<span id="t3q_1515" class="t s5_1515">Call gates </span>
<span id="t3r_1515" class="t s5_1515">16-bit, interlevel return from</span><span id="t3s_1515" class="t s3_1515">, </span><span id="t3t_1515" class="t s4_1515">23-33 </span>
<span id="t3u_1515" class="t s5_1515">accessing a code segment through</span><span id="t3v_1515" class="t s3_1515">, </span><span id="t3w_1515" class="t s4_1515">5-15 </span>
<span id="t3x_1515" class="t s5_1515">description of</span><span id="t3y_1515" class="t s3_1515">, </span><span id="t3z_1515" class="t s4_1515">5-13 </span>
<span id="t40_1515" class="t s5_1515">for 16-bit and 32-bit code modules</span><span id="t41_1515" class="t s3_1515">, </span><span id="t42_1515" class="t s4_1515">22-1 </span>
<span id="t43_1515" class="t s5_1515">IA-32e mode</span><span id="t44_1515" class="t s3_1515">, </span><span id="t45_1515" class="t s4_1515">5-14 </span>
<span id="t46_1515" class="t s5_1515">introduction to</span><span id="t47_1515" class="t s3_1515">, </span><span id="t48_1515" class="t s4_1515">2-4 </span>
<span id="t49_1515" class="t s5_1515">mechanism</span><span id="t4a_1515" class="t s3_1515">, </span><span id="t4b_1515" class="t s4_1515">5-15 </span>
<span id="t4c_1515" class="t s5_1515">privilege level checking rules</span><span id="t4d_1515" class="t s3_1515">, </span><span id="t4e_1515" class="t s4_1515">5-16 </span>
<span id="t4f_1515" class="t s5_1515">CALL instruction</span><span id="t4g_1515" class="t s3_1515">, </span><span id="t4h_1515" class="t s4_1515">2-5</span><span id="t4i_1515" class="t s3_1515">, </span><span id="t4j_1515" class="t s4_1515">3-8</span><span id="t4k_1515" class="t s3_1515">, </span><span id="t4l_1515" class="t s4_1515">5-10</span><span id="t4m_1515" class="t s3_1515">, </span><span id="t4n_1515" class="t s4_1515">5-15</span><span id="t4o_1515" class="t s3_1515">, </span><span id="t4p_1515" class="t s4_1515">5-20</span><span id="t4q_1515" class="t s3_1515">, </span><span id="t4r_1515" class="t s4_1515">8-2</span><span id="t4s_1515" class="t s3_1515">, </span><span id="t4t_1515" class="t s4_1515">8-9</span><span id="t4u_1515" class="t s3_1515">, </span><span id="t4v_1515" class="t s4_1515">8-11</span><span id="t4w_1515" class="t s3_1515">, </span><span id="t4x_1515" class="t s4_1515">22-5 </span>
<span id="t4y_1515" class="t s5_1515">Caller access privileges, checking</span><span id="t4z_1515" class="t s3_1515">, </span><span id="t50_1515" class="t s4_1515">5-26 </span>
<span id="t51_1515" class="t s5_1515">Calls </span>
<span id="t52_1515" class="t s5_1515">16 and 32-bit code segments</span><span id="t53_1515" class="t s3_1515">, </span><span id="t54_1515" class="t s4_1515">22-3 </span>
<span id="t55_1515" class="t s5_1515">controlling operand-size attribute</span><span id="t56_1515" class="t s3_1515">, </span><span id="t57_1515" class="t s4_1515">22-5 </span>
<span id="t58_1515" class="t s5_1515">returning from</span><span id="t59_1515" class="t s3_1515">, </span><span id="t5a_1515" class="t s4_1515">5-20 </span>
<span id="t5b_1515" class="t s5_1515">Catastrophic shutdown detector </span>
<span id="t5c_1515" class="t s5_1515">Thermal monitoring </span>
<span id="t5d_1515" class="t s1_1515">catastrophic shutdown detector</span><span id="t5e_1515" class="t s3_1515">, </span><span id="t5f_1515" class="t s4_1515">15-37 </span>
<span id="t5g_1515" class="t s5_1515">catastrophic shutdown detector</span><span id="t5h_1515" class="t s3_1515">, </span><span id="t5i_1515" class="t s4_1515">15-36 </span>
<span id="t5j_1515" class="t s5_1515">CC0 and CC1 (counter control) fields, CESR MSR (Pentium </span>
<span id="t5k_1515" class="t s5_1515">processor)</span><span id="t5l_1515" class="t s3_1515">, </span><span id="t5m_1515" class="t s4_1515">20-137 </span>
<span id="t5n_1515" class="t s5_1515">CD (cache disable) flag, CR0 control register</span><span id="t5o_1515" class="t s3_1515">, </span><span id="t5p_1515" class="t s4_1515">2-15</span><span id="t5q_1515" class="t s3_1515">, </span><span id="t5r_1515" class="t s4_1515">10-7</span><span id="t5s_1515" class="t s3_1515">, </span><span id="t5t_1515" class="t s4_1515">12-10</span><span id="t5u_1515" class="t s3_1515">, </span>
<span id="t5v_1515" class="t s4_1515">12-12</span><span id="t5w_1515" class="t s3_1515">, </span><span id="t5x_1515" class="t s4_1515">12-13</span><span id="t5y_1515" class="t s3_1515">, </span><span id="t5z_1515" class="t s4_1515">12-16</span><span id="t60_1515" class="t s3_1515">, </span><span id="t61_1515" class="t s4_1515">12-32</span><span id="t62_1515" class="t s3_1515">, </span><span id="t63_1515" class="t s4_1515">23-18</span><span id="t64_1515" class="t s3_1515">, </span><span id="t65_1515" class="t s4_1515">23-19</span><span id="t66_1515" class="t s3_1515">, </span><span id="t67_1515" class="t s4_1515">23-30 </span>
<span id="t68_1515" class="t s5_1515">CESR (control and event select) MSR (Pentium processor)</span><span id="t69_1515" class="t s3_1515">, </span><span id="t6a_1515" class="t s4_1515">20-136</span><span id="t6b_1515" class="t s3_1515">, </span>
<span id="t6c_1515" class="t s4_1515">20-137 </span>
<span id="t6d_1515" class="t s5_1515">CLFLSH feature flag, CPUID instruction</span><span id="t6e_1515" class="t s3_1515">, </span><span id="t6f_1515" class="t s4_1515">10-8 </span>
<span id="t6g_1515" class="t s5_1515">CLFLUSH instruction</span><span id="t6h_1515" class="t s3_1515">, </span><span id="t6i_1515" class="t s4_1515">2-16</span><span id="t6j_1515" class="t s3_1515">, </span><span id="t6k_1515" class="t s4_1515">10-8</span><span id="t6l_1515" class="t s3_1515">, </span><span id="t6m_1515" class="t s4_1515">12-17 </span>
<span id="t6n_1515" class="t s5_1515">CLI instruction</span><span id="t6o_1515" class="t s3_1515">, </span><span id="t6p_1515" class="t s4_1515">6-7 </span>
<span id="t6q_1515" class="t s5_1515">Clocks </span>
<span id="t6r_1515" class="t s5_1515">counting processor clocks</span><span id="t6s_1515" class="t s3_1515">, </span><span id="t6t_1515" class="t s4_1515">20-138 </span>
<span id="t6u_1515" class="t s5_1515">Hyper-Threading Technology</span><span id="t6v_1515" class="t s3_1515">, </span><span id="t6w_1515" class="t s4_1515">20-138 </span>
<span id="t6x_1515" class="t s5_1515">nominal CPI</span><span id="t6y_1515" class="t s3_1515">, </span><span id="t6z_1515" class="t s4_1515">20-138 </span>
<span id="t70_1515" class="t s5_1515">non-halted clockticks</span><span id="t71_1515" class="t s3_1515">, </span><span id="t72_1515" class="t s4_1515">20-138 </span>
<span id="t73_1515" class="t s5_1515">non-halted CPI</span><span id="t74_1515" class="t s3_1515">, </span><span id="t75_1515" class="t s4_1515">20-138 </span>
<span id="t76_1515" class="t s5_1515">non-sleep Clockticks</span><span id="t77_1515" class="t s3_1515">, </span><span id="t78_1515" class="t s4_1515">20-138 </span>
<span id="t79_1515" class="t s5_1515">time stamp counter</span><span id="t7a_1515" class="t s3_1515">, </span><span id="t7b_1515" class="t s4_1515">20-138 </span>
<span id="t7c_1515" class="t s5_1515">CLTS instruction</span><span id="t7d_1515" class="t s3_1515">, </span><span id="t7e_1515" class="t s4_1515">2-24</span><span id="t7f_1515" class="t s3_1515">, </span><span id="t7g_1515" class="t s4_1515">5-24</span><span id="t7h_1515" class="t s3_1515">, </span><span id="t7i_1515" class="t s4_1515">26-2</span><span id="t7j_1515" class="t s3_1515">, </span><span id="t7k_1515" class="t s4_1515">26-7 </span>
<span id="t7l_1515" class="t s5_1515">Cluster model, local APIC</span><span id="t7m_1515" class="t s3_1515">, </span><span id="t7n_1515" class="t s4_1515">11-24 </span>
<span id="t7o_1515" class="t s5_1515">CMOVcc instructions</span><span id="t7p_1515" class="t s3_1515">, </span><span id="t7q_1515" class="t s4_1515">23-4 </span>
<span id="t7r_1515" class="t s5_1515">CMPXCHG instruction</span><span id="t7s_1515" class="t s3_1515">, </span><span id="t7t_1515" class="t s4_1515">9-4</span><span id="t7u_1515" class="t s3_1515">, </span><span id="t7v_1515" class="t s4_1515">23-4 </span>
<span id="t7w_1515" class="t s5_1515">CMPXCHG8B instruction</span><span id="t7x_1515" class="t s3_1515">, </span><span id="t7y_1515" class="t s4_1515">9-4</span><span id="t7z_1515" class="t s3_1515">, </span><span id="t80_1515" class="t s4_1515">23-5 </span>
<span id="t81_1515" class="t s5_1515">Code modules </span>
<span id="t82_1515" class="t s5_1515">16 bit vs. 32 bit</span><span id="t83_1515" class="t s3_1515">, </span><span id="t84_1515" class="t s4_1515">22-1 </span>
<span id="t85_1515" class="t s5_1515">mixing 16-bit and 32-bit code</span><span id="t86_1515" class="t s3_1515">, </span><span id="t87_1515" class="t s4_1515">22-1 </span>
<span id="t88_1515" class="t s5_1515">sharing data, mixed-size code segs</span><span id="t89_1515" class="t s3_1515">, </span><span id="t8a_1515" class="t s4_1515">22-3 </span>
<span id="t8b_1515" class="t s5_1515">transferring control, mixed-size code segs</span><span id="t8c_1515" class="t s3_1515">, </span><span id="t8d_1515" class="t s4_1515">22-3 </span>
<span id="t8e_1515" class="t s5_1515">Code segments </span>
<span id="t8f_1515" class="t s5_1515">accessing data in</span><span id="t8g_1515" class="t s3_1515">, </span><span id="t8h_1515" class="t s4_1515">5-9 </span>
<span id="t8i_1515" class="t s5_1515">accessing through a call gate</span><span id="t8j_1515" class="t s3_1515">, </span><span id="t8k_1515" class="t s4_1515">5-15 </span>
<span id="t8l_1515" class="t s5_1515">description of</span><span id="t8m_1515" class="t s3_1515">, </span><span id="t8n_1515" class="t s4_1515">3-12 </span>
<span id="t8o_1515" class="t s5_1515">descriptor format</span><span id="t8p_1515" class="t s3_1515">, </span><span id="t8q_1515" class="t s4_1515">5-2 </span>
<span id="t8r_1515" class="t s5_1515">descriptor layout</span><span id="t8s_1515" class="t s3_1515">, </span><span id="t8t_1515" class="t s4_1515">5-2 </span>
<span id="t8u_1515" class="t s5_1515">direct calls or jumps to</span><span id="t8v_1515" class="t s3_1515">, </span><span id="t8w_1515" class="t s4_1515">5-10 </span>
<span id="t8x_1515" class="t s5_1515">paging of</span><span id="t8y_1515" class="t s3_1515">, </span><span id="t8z_1515" class="t s4_1515">2-6 </span>
<span id="t90_1515" class="t s5_1515">pointer size</span><span id="t91_1515" class="t s3_1515">, </span><span id="t92_1515" class="t s4_1515">22-4 </span>
<span id="t93_1515" class="t s5_1515">privilege level checks </span>
<span id="t94_1515" class="t s1_1515">transferring control between code segs</span><span id="t95_1515" class="t s3_1515">, </span><span id="t96_1515" class="t s4_1515">5-10 </span>
<span id="t97_1515" class="t s5_1515">Compatibility </span>
<span id="t98_1515" class="t s5_1515">IA-32 architecture</span><span id="t99_1515" class="t s3_1515">, </span><span id="t9a_1515" class="t s4_1515">23-1 </span>
<span id="t9b_1515" class="t s5_1515">software</span><span id="t9c_1515" class="t s3_1515">, </span><span id="t9d_1515" class="t s4_1515">1-7 </span>
<span id="t9e_1515" class="t s5_1515">Compatibility mode </span>
<span id="t9f_1515" class="t s5_1515">code segment descriptor</span><span id="t9g_1515" class="t s3_1515">, </span><span id="t9h_1515" class="t s4_1515">5-3 </span>
<span id="t9i_1515" class="t s5_1515">code segment descriptors</span><span id="t9j_1515" class="t s3_1515">, </span><span id="t9k_1515" class="t s4_1515">10-12 </span>
<span id="t9l_1515" class="t s5_1515">control registers</span><span id="t9m_1515" class="t s3_1515">, </span><span id="t9n_1515" class="t s4_1515">2-13 </span>
<span id="t9o_1515" class="t s5_1515">CS.L and CS.D</span><span id="t9p_1515" class="t s3_1515">, </span><span id="t9q_1515" class="t s4_1515">10-12 </span>
<span id="t9r_1515" class="t s5_1515">debug registers</span><span id="t9s_1515" class="t s3_1515">, </span><span id="t9t_1515" class="t s4_1515">2-25 </span>
<span id="t9u_1515" class="t s5_1515">EFLAGS register</span><span id="t9v_1515" class="t s3_1515">, </span><span id="t9w_1515" class="t s4_1515">2-11 </span>
<span id="t9x_1515" class="t s5_1515">exception handling</span><span id="t9y_1515" class="t s3_1515">, </span><span id="t9z_1515" class="t s4_1515">2-5 </span>
<span id="ta0_1515" class="t s5_1515">gates</span><span id="ta1_1515" class="t s3_1515">, </span><span id="ta2_1515" class="t s4_1515">2-4 </span>
<span id="ta3_1515" class="t s5_1515">GDTR register</span><span id="ta4_1515" class="t s3_1515">, </span><span id="ta5_1515" class="t s4_1515">2-12</span><span id="ta6_1515" class="t s3_1515">, </span><span id="ta7_1515" class="t s4_1515">2-13 </span>
<span id="ta8_1515" class="t s5_1515">global and local descriptor tables</span><span id="ta9_1515" class="t s3_1515">, </span><span id="taa_1515" class="t s4_1515">2-4 </span>
<span id="tab_1515" class="t s5_1515">IDTR register</span><span id="tac_1515" class="t s3_1515">, </span><span id="tad_1515" class="t s4_1515">2-12 </span>
<span id="tae_1515" class="t s5_1515">interrupt handling</span><span id="taf_1515" class="t s3_1515">, </span><span id="tag_1515" class="t s4_1515">2-5 </span>
<span id="tah_1515" class="t s5_1515">L flag</span><span id="tai_1515" class="t s3_1515">, </span><span id="taj_1515" class="t s4_1515">3-12</span><span id="tak_1515" class="t s3_1515">, </span><span id="tal_1515" class="t s4_1515">5-4 </span>
<span id="tam_1515" class="t s5_1515">memory management</span><span id="tan_1515" class="t s3_1515">, </span><span id="tao_1515" class="t s4_1515">2-6 </span>
<span id="tap_1515" class="t s5_1515">operation</span><span id="taq_1515" class="t s3_1515">, </span><span id="tar_1515" class="t s4_1515">10-12 </span>
<span id="tas_1515" class="t s5_1515">segment loading instructions</span><span id="tat_1515" class="t s3_1515">, </span><span id="tau_1515" class="t s4_1515">3-9 </span>
<span id="tav_1515" class="t s5_1515">segments</span><span id="taw_1515" class="t s3_1515">, </span><span id="tax_1515" class="t s4_1515">3-5 </span>
<span id="tay_1515" class="t s5_1515">switching to</span><span id="taz_1515" class="t s3_1515">, </span><span id="tb0_1515" class="t s4_1515">10-12 </span>
<span id="tb1_1515" class="t s5_1515">SYSCALL and SYSRET</span><span id="tb2_1515" class="t s3_1515">, </span><span id="tb3_1515" class="t s4_1515">5-22 </span>
<span id="tb4_1515" class="t s5_1515">SYSENTER and SYSEXIT</span><span id="tb5_1515" class="t s3_1515">, </span><span id="tb6_1515" class="t s4_1515">5-21 </span>
<span id="tb7_1515" class="t s5_1515">system flags</span><span id="tb8_1515" class="t s3_1515">, </span><span id="tb9_1515" class="t s4_1515">2-11 </span>
<span id="tba_1515" class="t s5_1515">system registers</span><span id="tbb_1515" class="t s3_1515">, </span><span id="tbc_1515" class="t s4_1515">2-7 </span>
<span id="tbd_1515" class="t s5_1515">task register</span><span id="tbe_1515" class="t s3_1515">, </span><span id="tbf_1515" class="t s4_1515">2-13 </span>
<span id="tbg_1515" class="t s5_1515">See also: 64-bit mode, IA-32e mode </span>
<span id="tbh_1515" class="t s5_1515">Condition code flags, x87 FPU status word </span>
<span id="tbi_1515" class="t s5_1515">compatibility information</span><span id="tbj_1515" class="t s3_1515">, </span><span id="tbk_1515" class="t s4_1515">23-8 </span>
<span id="tbl_1515" class="t s5_1515">Conforming code segments </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
