<?xml version="1.0" encoding="utf-8"?>
<module id="MCBSP" HW_revision="1" XML_version="1" description="McBSP512 ">
	<register id="DRR" acronym="DRR" offset="0x0000" width="32" description="Data Receive Register  ">
		<bitfield id="DRR" width="32" begin="31" end="0" resetval="0" description="Receive data " range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="DXR" acronym="DXR" offset="0x0004" width="32" description="Data Transmit Register">
		<bitfield id="DXR" width="32" begin="31" end="0" resetval="0" description="Transmit data" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPCR" acronym="SPCR" offset="0x0008" width="32" description="Serial Port Control Register">
		<bitfield id="_RESV" width="6" begin="31" end="26" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="FREE" width="1" begin="25" end="25" resetval="0" description="McBSP emulation mode bit (free mode) " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SOFT" width="1" begin="24" end="24" resetval="0" description="McBSP emulation mode bit (soft mode) " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FRST" width="1" begin="23" end="23" resetval="0" description="Frame-sync logic reset bit (negative polarity) " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="GRST" width="1" begin="22" end="22" resetval="0" description="Sample rate generator reset bit (negative polarity) " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XINTM" width="2" begin="21" end="20" resetval="0" description="Transmit interrupt mode bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XSYNCERR" width="1" begin="19" end="19" resetval="0" description="Transmit frame-sync error bit (Caution: if XINTM = 11b, writing a 1 to XSYNCERR triggers a transmit interrupt just as if a transmit frame-sync error occurred) " range="" rwaccess="RW">
			<bitenum id="CLEAR" value="0" token="CLEAR" description="Clear the transmit Frame Sync Error"/>
		</bitfield>
		<bitfield id="XEMPTY" width="1" begin="18" end="18" resetval="0" description="Transmitter empty bit (negative polarity) " range="" rwaccess="R">
		</bitfield>
		<bitfield id="XRDY" width="1" begin="17" end="17" resetval="0" description="Transmitter ready bit " range="" rwaccess="R">
		</bitfield>
		<bitfield id="XRST" width="1" begin="16" end="16" resetval="0" description="Transmitter reset bit (negative polarity) " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DLB" width="1" begin="15" end="15" resetval="0" description="Digital loopback mode bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RJUST" width="2" begin="14" end="13" resetval="0" description="Receive sign-extension and justification mode bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLKSTP" width="2" begin="12" end="11" resetval="0" description="Clock stop mode bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="10" end="8" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="DXENA" width="1" begin="7" end="7" resetval="0" description="DX delay enabler mode bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="ABIS" width="1" begin="6" end="6" resetval="0" description="A-bis mode bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RINTM" width="2" begin="5" end="4" resetval="0" description="Receive interrupt mode bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RSYNCERR" width="1" begin="3" end="3" resetval="0" description="Receive frame-sync error bit (Caution: If RINTM = 11b, writing a 1 to RSYNCERR triggers a receive interrupt just as if a receive frame-sync error occurred) " range="" rwaccess="RW">
			<bitenum id="CLEAR" value="0" token="CLEAR" description="Clear the receive Frame Sync Error"/>
		</bitfield>
		<bitfield id="RFULL" width="1" begin="2" end="2" resetval="0" description="Receiver full bit " range="" rwaccess="R">
		</bitfield>
		<bitfield id="RRDY" width="1" begin="1" end="1" resetval="0" description="Receiver ready bit " range="" rwaccess="R">
		</bitfield>
		<bitfield id="RRST" width="1" begin="0" end="0" resetval="0" description="Receiver reset bit (negative polarity) " range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RCR" acronym="RCR" offset="0x000C" width="32" description="Receive Control Register">
		<bitfield id="RPHASE" width="1" begin="31" end="31" resetval="0" description="Receive phase number bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RFRLEN2" width="7" begin="30" end="24" resetval="0" description="Receive frame length 2 " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RWDLEN2" width="3" begin="23" end="21" resetval="0" description="Receive word length 2 " range="" rwaccess="RW">
			<bitenum id="8BITS" value="0" token="8BITS" description=""/>
			<bitenum id="12BITS" value="1" token="12BITS" description=""/>
			<bitenum id="16BITS" value="2" token="16BITS" description=""/>
			<bitenum id="20BITS" value="3" token="20BITS" description=""/>
			<bitenum id="24BITS" value="4" token="24BITS" description=""/>
			<bitenum id="32BITS" value="5" token="32BITS" description=""/>
		</bitfield>
		<bitfield id="RCOMPAND" width="2" begin="20" end="19" resetval="0" description="Receive companding mode bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RFIG" width="1" begin="18" end="18" resetval="0" description="Receive frame-sync ignore bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RDATDLY" width="2" begin="17" end="16" resetval="0" description="Receive data delay bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="RFRLEN1" width="7" begin="14" end="8" resetval="0" description="Receive frame length 1 " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RWDLEN1" width="3" begin="7" end="5" resetval="0" description="Receive word length 1 " range="" rwaccess="RW">
			<bitenum id="8BITS" value="0" token="8BITS" description=""/>
			<bitenum id="12BITS" value="1" token="12BITS" description=""/>
			<bitenum id="16BITS" value="2" token="16BITS" description=""/>
			<bitenum id="20BITS" value="3" token="20BITS" description=""/>
			<bitenum id="24BITS" value="4" token="24BITS" description=""/>
			<bitenum id="32BITS" value="5" token="32BITS" description=""/>
		</bitfield>
		<bitfield id="RWDREVRS" width="1" begin="4" end="4" resetval="0" description="Receive 32-bit reversal feature 0: 32-bit reversal disabled 1: 32-bit reversal enabled. 32-bit data is received LSB first. RWDLEN should be set for 32-bit operation; else operation is undefined" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="XCR" acronym="XCR" offset="0x0010" width="32" description="Transmit Control Register">
		<bitfield id="XPHASE" width="1" begin="31" end="31" resetval="0" description="Transmit phase number bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XFRLEN2" width="7" begin="30" end="24" resetval="0" description="Transmit frame length 2 " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XWDLEN2" width="3" begin="23" end="21" resetval="0" description="Transmit word length 2 " range="" rwaccess="RW">
			<bitenum id="8BITS" value="0" token="8BITS" description=""/>
			<bitenum id="12BITS" value="1" token="12BITS" description=""/>
			<bitenum id="16BITS" value="2" token="16BITS" description=""/>
			<bitenum id="20BITS" value="3" token="20BITS" description=""/>
			<bitenum id="24BITS" value="4" token="24BITS" description=""/>
			<bitenum id="32BITS" value="5" token="32BITS" description=""/>
		</bitfield>
		<bitfield id="XCOMPAND" width="2" begin="20" end="19" resetval="0" description="Transmit companding mode bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XFIG" width="1" begin="18" end="18" resetval="0" description="Transmit frame-sync ignore bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XDATDLY" width="2" begin="17" end="16" resetval="0" description="Transmit data delay bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="XFRLEN1" width="7" begin="14" end="8" resetval="0" description="Transmit frame length 1 " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XWDLEN1" width="3" begin="7" end="5" resetval="0" description="Transmit word length 1 " range="" rwaccess="RW">
			<bitenum id="8BITS" value="0" token="8BITS" description=""/>
			<bitenum id="12BITS" value="1" token="12BITS" description=""/>
			<bitenum id="16BITS" value="2" token="16BITS" description=""/>
			<bitenum id="20BITS" value="3" token="20BITS" description=""/>
			<bitenum id="24BITS" value="4" token="24BITS" description=""/>
			<bitenum id="32BITS" value="5" token="32BITS" description=""/>
		</bitfield>
		<bitfield id="XWDREVRS" width="1" begin="4" end="4" resetval="0" description="Transmit 32-bit reversal feature 0: 32-bit reversal disabled 1: 32-bit reversal enabled. 32-bit data is transmitted LSB first. RWDLEN should be set for 32-bit operation; else operation is undefined" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="SRGR" acronym="SRGR" offset="0x0014" width="32" description="Sample Rate Generator Register">
		<bitfield id="GSYNC" width="1" begin="31" end="31" resetval="0" description="Clock synchronization mode bit for CLKG " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLKSP" width="1" begin="30" end="30" resetval="0" description="CLKS pin polarity bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLKSM" width="1" begin="29" end="29" resetval="1" description="Sample rate generator input clock mode bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FSGM" width="1" begin="28" end="28" resetval="0" description="Sample rate generator transmit frame-sync mode bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FPER" width="12" begin="27" end="16" resetval="0" description="Frame-sync period bits for FSG " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FWID" width="8" begin="15" end="8" resetval="0" description="Frame-sync pulse width bits for FSG " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLKGDV" width="8" begin="7" end="0" resetval="1" description="Divide-down value for CLKG " range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="MCR" acronym="MCR" offset="0x0018" width="32" description="Multichannel Control Register">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="DX" width="2" begin="28" end="27" resetval="0" description="Transmit pin mode configuration This is used to configure the DX pin state while the time slot is disabled 00b: Hi-Z 01b: Driven as 1 10b: Driven as 0 11b: Reserved" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XEMODE" width="1" begin="26" end="26" resetval="0" description="Multi-channel mode selection This bit is work with XMCM and XMCME bit to select the operation mode of the McBSP512 XEMODE   XMCM        XMCME  Operation mode   0               00              0            Traditional operation mode   0               01/10/11     0            32 channel normal operation mode   0               xx              1            128 channel normal operation mode   1               00              0            512 channel mode with PDMA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XMCME" width="1" begin="25" end="25" resetval="0" description="Transmit multichannel partition mode bit " range="" rwaccess="RW">
			<bitenum id="PARTITIONS2" value="0" token="PARTITIONS2" description="2-Partition Multi Channel Mode"/>
		</bitfield>
		<bitfield id="XPBBLK" width="2" begin="24" end="23" resetval="0" description="Transmit partition B block bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XPABLK" width="2" begin="22" end="21" resetval="0" description="Transmit partition A block bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCBLK" width="3" begin="20" end="18" resetval="0" description="Transmit current block indicator " range="" rwaccess="R">
		</bitfield>
		<bitfield id="XMCM" width="2" begin="17" end="16" resetval="0" description="Transmit multichannel selection mode bits " range="" rwaccess="RW">
			<bitenum id="ENABLE" value="0" token="ENABLE" description="All Transmitter Channels are enabled"/>
			<bitenum id="DISABLE" value="1" token="DISABLE" description="All Transmitter Channels are disabled"/>
			<bitenum id="ENABLE_MASK" value="2" token="ENABLE_MASK" description="All Transmitter Channels are enabled and masked"/>
			<bitenum id="SYMMETRIC" value="3" token="SYMMETRIC" description="Symmetric transmission and reception"/>
		</bitfield>
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="REMODE" width="1" begin="10" end="10" resetval="0" description="Multi-channel mode selection This bit is work with RMCM and RMCME bit to select the operation mode of the McBSP512 REMODE   RMCM       RMCME  Operation mode   0               00              0            Traditional operation mode   0               01/10/11     0            32 channel normal operation mode   0               xx              1            128 channel normal operation mode   1               00              0            512 channel mode with PDMA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RMCME" width="1" begin="9" end="9" resetval="0" description="Receive multichannel partition mode bit " range="" rwaccess="RW">
			<bitenum id="PARTITIONS2" value="0" token="PARTITIONS2" description="2-Partition Multi Channel Mode"/>
			<bitenum id="PARTITIONS8" value="1" token="PARTITIONS8" description="8-Partition Multi Channel Mode                                      "/>
		</bitfield>
		<bitfield id="RPBBLK" width="2" begin="8" end="7" resetval="0" description="Receive partition B block bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RPABLK" width="2" begin="6" end="5" resetval="0" description="Receive partition A block bits " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCBLK" width="3" begin="4" end="2" resetval="0" description="Receive current block indicator " range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="RMCM" width="1" begin="0" end="0" resetval="0" description="Receive multichannel selection mode bit " range="" rwaccess="RW">
			<bitenum id="ENABLE" value="0" token="ENABLE" description="All Receiver Channels are enabled"/>
			<bitenum id="DISABLE" value="1" token="DISABLE" description="All Receiver Channels are disabled"/>
		</bitfield>
	</register>
	<register id="RCERAB" acronym="RCERAB" offset="0x001C" width="32" description="Receive Channel Enable Register for Partition A and B ">
		<bitfield id="RCEAB_0" width="1" begin="31" end="31" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_1" width="1" begin="30" end="30" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_2" width="1" begin="29" end="29" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_3" width="1" begin="28" end="28" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_4" width="1" begin="27" end="27" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_5" width="1" begin="26" end="26" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_6" width="1" begin="25" end="25" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_7" width="1" begin="24" end="24" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_8" width="1" begin="23" end="23" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_9" width="1" begin="22" end="22" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_10" width="1" begin="21" end="21" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_11" width="1" begin="20" end="20" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_12" width="1" begin="19" end="19" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_13" width="1" begin="18" end="18" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_14" width="1" begin="17" end="17" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_15" width="1" begin="16" end="16" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_16" width="1" begin="15" end="15" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_17" width="1" begin="14" end="14" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_18" width="1" begin="13" end="13" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_19" width="1" begin="12" end="12" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_20" width="1" begin="11" end="11" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_21" width="1" begin="10" end="10" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_22" width="1" begin="9" end="9" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_23" width="1" begin="8" end="8" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_24" width="1" begin="7" end="7" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_25" width="1" begin="6" end="6" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_26" width="1" begin="5" end="5" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_27" width="1" begin="4" end="4" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_28" width="1" begin="3" end="3" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_29" width="1" begin="2" end="2" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_30" width="1" begin="1" end="1" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEAB_31" width="1" begin="0" end="0" resetval="0" description="Receive channel enable bits for partition A and B " range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="XCERAB" acronym="XCERAB" offset="0x0020" width="32" description="Transmit Channel Enable Register for Partition A and B ">
		<bitfield id="XCEAB_0" width="1" begin="31" end="31" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_1" width="1" begin="30" end="30" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_2" width="1" begin="29" end="29" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_3" width="1" begin="28" end="28" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_4" width="1" begin="27" end="27" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_5" width="1" begin="26" end="26" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_6" width="1" begin="25" end="25" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_7" width="1" begin="24" end="24" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_8" width="1" begin="23" end="23" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_9" width="1" begin="22" end="22" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_10" width="1" begin="21" end="21" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_11" width="1" begin="20" end="20" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_12" width="1" begin="19" end="19" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_13" width="1" begin="18" end="18" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_14" width="1" begin="17" end="17" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_15" width="1" begin="16" end="16" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_16" width="1" begin="15" end="15" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_17" width="1" begin="14" end="14" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_18" width="1" begin="13" end="13" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_19" width="1" begin="12" end="12" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_20" width="1" begin="11" end="11" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_21" width="1" begin="10" end="10" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_22" width="1" begin="9" end="9" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_23" width="1" begin="8" end="8" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_24" width="1" begin="7" end="7" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_25" width="1" begin="6" end="6" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_26" width="1" begin="5" end="5" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_27" width="1" begin="4" end="4" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_28" width="1" begin="3" end="3" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_29" width="1" begin="2" end="2" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_30" width="1" begin="1" end="1" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEAB_31" width="1" begin="0" end="0" resetval="0" description="Transmit channel enable bits for partition A and B" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCR" acronym="PCR" offset="0x0024" width="32" description="Pin Control Register">
		<bitfield id="_RESV" width="17" begin="31" end="15" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="IDLEN" width="1" begin="14" end="14" resetval="0" description="Idle enable bit for the McBSP " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XIOEN" width="1" begin="13" end="13" resetval="0" description="Transmit I/O enable bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RIOEN" width="1" begin="12" end="12" resetval="0" description="Receive I/O enable bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FSXM" width="1" begin="11" end="11" resetval="0" description="Transmit frame-sync mode bit " range="" rwaccess="RW">
			<bitenum id="INPUT" value="0" token="INPUT" description="Select FSX as Input Pin"/>
			<bitenum id="OUTPUT" value="1" token="OUTPUT" description="Select FSX as Output Pin "/>
		</bitfield>
		<bitfield id="FSRM" width="1" begin="10" end="10" resetval="0" description="Receive frame-sync mode bit " range="" rwaccess="RW">
			<bitenum id="INPUT" value="0" token="INPUT" description="Select FSR as Input Pin"/>
			<bitenum id="OUTPUT" value="1" token="OUTPUT" description="Select FSR as Output Pin             "/>
		</bitfield>
		<bitfield id="CLKXM" width="1" begin="9" end="9" resetval="0" description="Transmit clock mode bit " range="" rwaccess="RW">
			<bitenum id="INPUT" value="0" token="INPUT" description="Select CLKX as Input Pin"/>
			<bitenum id="OUTPUT" value="1" token="OUTPUT" description="Select CLKX as Output Pin "/>
		</bitfield>
		<bitfield id="CLKRM" width="1" begin="8" end="8" resetval="0" description="Receive clock mode bit " range="" rwaccess="RW">
			<bitenum id="INPUT" value="0" token="INPUT" description="Select CLKR as Input Pin"/>
			<bitenum id="OUTPUT" value="1" token="OUTPUT" description="Select CLKR as Output Pin             "/>
		</bitfield>
		<bitfield id="SCLKME" width="1" begin="7" end="7" resetval="0" description="Sample rate generator input clock mode bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLKSSTAT" width="1" begin="6" end="6" resetval="0" description="CLKS pin status bit " range="" rwaccess="R">
		</bitfield>
		<bitfield id="DXSTAT" width="1" begin="5" end="5" resetval="0" description="DX pin status bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DRSTAT" width="1" begin="4" end="4" resetval="0" description="DR pin status bit " range="" rwaccess="R">
		</bitfield>
		<bitfield id="FSXP" width="1" begin="3" end="3" resetval="0" description="Transmit frame-sync polarity bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FSRP" width="1" begin="2" end="2" resetval="0" description="Receive frame-sync polarity bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLKXP" width="1" begin="1" end="1" resetval="0" description="Transmit clock polarity bit " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLKRP" width="1" begin="0" end="0" resetval="0" description="Receive clock polarity bit " range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RCERCD" acronym="RCERCD" offset="0x0028" width="32" description="Receive Channel Enable Register for Partition C and D ">
		<bitfield id="RCECD_0" width="1" begin="31" end="31" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_1" width="1" begin="30" end="30" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_2" width="1" begin="29" end="29" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_3" width="1" begin="28" end="28" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_4" width="1" begin="27" end="27" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_5" width="1" begin="26" end="26" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_6" width="1" begin="25" end="25" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_7" width="1" begin="24" end="24" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_8" width="1" begin="23" end="23" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_9" width="1" begin="22" end="22" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_10" width="1" begin="21" end="21" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_11" width="1" begin="20" end="20" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_12" width="1" begin="19" end="19" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_13" width="1" begin="18" end="18" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_14" width="1" begin="17" end="17" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_15" width="1" begin="16" end="16" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_16" width="1" begin="15" end="15" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_17" width="1" begin="14" end="14" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_18" width="1" begin="13" end="13" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_19" width="1" begin="12" end="12" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_20" width="1" begin="11" end="11" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_21" width="1" begin="10" end="10" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_22" width="1" begin="9" end="9" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_23" width="1" begin="8" end="8" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_24" width="1" begin="7" end="7" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_25" width="1" begin="6" end="6" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_26" width="1" begin="5" end="5" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_27" width="1" begin="4" end="4" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_28" width="1" begin="3" end="3" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_29" width="1" begin="2" end="2" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_30" width="1" begin="1" end="1" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCECD_31" width="1" begin="0" end="0" resetval="0" description="Receive channel enable bits for partition C and D " range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="XCERCD" acronym="XCERCD" offset="0x002C" width="32" description="Transmit Channel Enable Register for Partition C and D ">
		<bitfield id="XCECD_0" width="1" begin="31" end="31" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_1" width="1" begin="30" end="30" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_2" width="1" begin="29" end="29" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_3" width="1" begin="28" end="28" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_4" width="1" begin="27" end="27" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_5" width="1" begin="26" end="26" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_6" width="1" begin="25" end="25" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_7" width="1" begin="24" end="24" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_8" width="1" begin="23" end="23" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_9" width="1" begin="22" end="22" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_10" width="1" begin="21" end="21" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_11" width="1" begin="20" end="20" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_12" width="1" begin="19" end="19" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_13" width="1" begin="18" end="18" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_14" width="1" begin="17" end="17" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_15" width="1" begin="16" end="16" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_16" width="1" begin="15" end="15" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_17" width="1" begin="14" end="14" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_18" width="1" begin="13" end="13" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_19" width="1" begin="12" end="12" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_20" width="1" begin="11" end="11" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_21" width="1" begin="10" end="10" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_22" width="1" begin="9" end="9" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_23" width="1" begin="8" end="8" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_24" width="1" begin="7" end="7" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_25" width="1" begin="6" end="6" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_26" width="1" begin="5" end="5" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_27" width="1" begin="4" end="4" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_28" width="1" begin="3" end="3" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_29" width="1" begin="2" end="2" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_30" width="1" begin="1" end="1" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCECD_31" width="1" begin="0" end="0" resetval="0" description="Transmit channel enable bits for partition C and D" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RCEREF" acronym="RCEREF" offset="0x0030" width="32" description="Receive Channel Enable Register for Partition E and F ">
		<bitfield id="RCEEF_0" width="1" begin="31" end="31" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_1" width="1" begin="30" end="30" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_2" width="1" begin="29" end="29" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_3" width="1" begin="28" end="28" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_4" width="1" begin="27" end="27" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_5" width="1" begin="26" end="26" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_6" width="1" begin="25" end="25" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_7" width="1" begin="24" end="24" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_8" width="1" begin="23" end="23" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_9" width="1" begin="22" end="22" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_10" width="1" begin="21" end="21" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_11" width="1" begin="20" end="20" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_12" width="1" begin="19" end="19" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_13" width="1" begin="18" end="18" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_14" width="1" begin="17" end="17" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_15" width="1" begin="16" end="16" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_16" width="1" begin="15" end="15" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_17" width="1" begin="14" end="14" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_18" width="1" begin="13" end="13" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_19" width="1" begin="12" end="12" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_20" width="1" begin="11" end="11" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_21" width="1" begin="10" end="10" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_22" width="1" begin="9" end="9" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_23" width="1" begin="8" end="8" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_24" width="1" begin="7" end="7" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_25" width="1" begin="6" end="6" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_26" width="1" begin="5" end="5" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_27" width="1" begin="4" end="4" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_28" width="1" begin="3" end="3" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_29" width="1" begin="2" end="2" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_30" width="1" begin="1" end="1" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEEF_31" width="1" begin="0" end="0" resetval="0" description="Receive channel enable bits for partition E  and F" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="XCEREF" acronym="XCEREF" offset="0x0034" width="32" description="Transmit Channel Enable Register for Partition E and F ">
		<bitfield id="XCEEF_0" width="1" begin="31" end="31" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_1" width="1" begin="30" end="30" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_2" width="1" begin="29" end="29" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_3" width="1" begin="28" end="28" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_4" width="1" begin="27" end="27" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_5" width="1" begin="26" end="26" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_6" width="1" begin="25" end="25" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_7" width="1" begin="24" end="24" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_8" width="1" begin="23" end="23" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_9" width="1" begin="22" end="22" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_10" width="1" begin="21" end="21" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_11" width="1" begin="20" end="20" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_12" width="1" begin="19" end="19" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_13" width="1" begin="18" end="18" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_14" width="1" begin="17" end="17" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_15" width="1" begin="16" end="16" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_16" width="1" begin="15" end="15" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_17" width="1" begin="14" end="14" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_18" width="1" begin="13" end="13" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_19" width="1" begin="12" end="12" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_20" width="1" begin="11" end="11" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_21" width="1" begin="10" end="10" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_22" width="1" begin="9" end="9" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_23" width="1" begin="8" end="8" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_24" width="1" begin="7" end="7" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_25" width="1" begin="6" end="6" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_26" width="1" begin="5" end="5" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_27" width="1" begin="4" end="4" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_28" width="1" begin="3" end="3" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_29" width="1" begin="2" end="2" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_30" width="1" begin="1" end="1" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEEF_31" width="1" begin="0" end="0" resetval="0" description="Transmit channel enable bits for partition E and F" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RCERGH" acronym="RCERGH" offset="0x0038" width="32" description="Receive Channel Enable Register for Partition G and H ">
		<bitfield id="RCEGH_0" width="1" begin="31" end="31" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_1" width="1" begin="30" end="30" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_2" width="1" begin="29" end="29" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_3" width="1" begin="28" end="28" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_4" width="1" begin="27" end="27" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_5" width="1" begin="26" end="26" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_6" width="1" begin="25" end="25" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_7" width="1" begin="24" end="24" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_8" width="1" begin="23" end="23" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_9" width="1" begin="22" end="22" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_10" width="1" begin="21" end="21" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_11" width="1" begin="20" end="20" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_12" width="1" begin="19" end="19" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_13" width="1" begin="18" end="18" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_14" width="1" begin="17" end="17" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_15" width="1" begin="16" end="16" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_16" width="1" begin="15" end="15" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_17" width="1" begin="14" end="14" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_18" width="1" begin="13" end="13" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_19" width="1" begin="12" end="12" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_20" width="1" begin="11" end="11" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_21" width="1" begin="10" end="10" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_22" width="1" begin="9" end="9" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_23" width="1" begin="8" end="8" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_24" width="1" begin="7" end="7" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_25" width="1" begin="6" end="6" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_26" width="1" begin="5" end="5" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_27" width="1" begin="4" end="4" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_28" width="1" begin="3" end="3" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_29" width="1" begin="2" end="2" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_30" width="1" begin="1" end="1" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RCEGH_31" width="1" begin="0" end="0" resetval="0" description="Receive channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="XCERGH" acronym="XCERGH" offset="0x003C" width="32" description="Transmit Channel Enable Register for Partition G and H ">
		<bitfield id="XCEGH_0" width="1" begin="31" end="31" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_1" width="1" begin="30" end="30" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_2" width="1" begin="29" end="29" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_3" width="1" begin="28" end="28" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_4" width="1" begin="27" end="27" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_5" width="1" begin="26" end="26" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_6" width="1" begin="25" end="25" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_7" width="1" begin="24" end="24" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_8" width="1" begin="23" end="23" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_9" width="1" begin="22" end="22" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_10" width="1" begin="21" end="21" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_11" width="1" begin="20" end="20" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_12" width="1" begin="19" end="19" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_13" width="1" begin="18" end="18" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_14" width="1" begin="17" end="17" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_15" width="1" begin="16" end="16" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_16" width="1" begin="15" end="15" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_17" width="1" begin="14" end="14" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_18" width="1" begin="13" end="13" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_19" width="1" begin="12" end="12" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_20" width="1" begin="11" end="11" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_21" width="1" begin="10" end="10" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_22" width="1" begin="9" end="9" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_23" width="1" begin="8" end="8" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_24" width="1" begin="7" end="7" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_25" width="1" begin="6" end="6" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_26" width="1" begin="5" end="5" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_27" width="1" begin="4" end="4" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_28" width="1" begin="3" end="3" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_29" width="1" begin="2" end="2" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_30" width="1" begin="1" end="1" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="XCEGH_31" width="1" begin="0" end="0" resetval="0" description="Transmit channel enable bits for partition G and H" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="REVTCR" acronym="REVTCR" offset="0x0040" width="32" description="Receive Synchronization Event Channel Identification Register">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="REVTCI" width="9" begin="8" end="0" resetval="0" description="The time slot (channel number) which send out the synchronization event" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="XEVTCR" acronym="XEVTCR" offset="0x0044" width="32" description="Transmit Synchronization Event Channel Identification Register">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="XEVTCI" width="9" begin="8" end="0" resetval="0" description="The time slot (channel number) which send out the synchronization event" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="RFLR" acronym="RFLR" offset="0x0048" width="32" description="Receive Frame Length Register">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RFRLEN3" width="9" begin="8" end="0" resetval="0" description="Used to extend the receive frame length to 512 channels (words / frame)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="XFLR" acronym="XFLR" offset="0x004C" width="32" description="Transmit Frame Length Register">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="XFRLEN3" width="9" begin="8" end="0" resetval="0" description="Used to extend the receive frame length to 512 channels (words / frame)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RSYNCCNT" acronym="RSYNCCNT" offset="0x0050" width="32" description="Receive Frame Synchronization Counter Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RCOUNT" width="16" begin="15" end="0" resetval="0" description="The number of frame synchronization pulse that must be received before the EN_SYNC pulse is created (for the super-frame synchronization)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="XSYNCCNT" acronym="XSYNCCNT" offset="0x0054" width="32" description="Transmit Frame Synchronization Counter Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="XCOUNT" width="16" begin="15" end="0" resetval="0" description="The number of frame synchronization pulse that must be received before the EN_SYNC pulse is created (for the super-frame synchronization)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PID" acronym="PID" offset="0x0058" width="32" description="Peripheral ID Register">
		<bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x2" description="Identifies the Type of peripheral" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CLASS" width="8" begin="15" end="8" resetval="0x1" description="Identifies the class of the McBSP512 peripheral" range="" rwaccess="R">
		</bitfield>
		<bitfield id="REVISION" width="8" begin="7" end="0" resetval="0x1" description="Identifies the revision level of the McBSP512" range="" rwaccess="R">
		</bitfield>
	</register>
</module>
