#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 19 10:24:28 2020
# Process ID: 2724
# Current directory: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14312 C:\Users\aaron_mendoza1\Documents\GitHub\Lab11\Lab11_project\Lab11_project.xpr
# Log file: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/vivado.log
# Journal file: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project\vivado.jou
#-----------------------------------------------------------
start_guiopen_project C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ammic/OneDINFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 10:25:43 2020...
t 56-2] Default IP Output Path : Could not find the directory 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.srcs/sources_1', nor could it be found using path 'C:/Users/ammic/OneDrive/Documents/GitHub/Lab11/Lab11_project/Lab11_project.srcs/sources_1'.CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2020.1/data/ip'.
oopen_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1108.113 ; gain = 0.000uupdate_compile_order -fileset sources_1ereset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 19 10:32:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 19 10:33:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov 19 10:35:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 19 10:36:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D952A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.887 ; gain = 1223.402
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_fileset -simset [ get_filesets sim_3 ]
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_test_behav xil_defaultlib.debounce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_test_behav xil_defaultlib.debounce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_test_behav -key {Behavioral:sim_1:Functional:debounce_test} -tclbatch {debounce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source debounce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 820 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce_test.sv" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2395.680 ; gain = 16.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'guess_FSM_test' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj guess_FSM_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_2/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guess_FSM_test_behav xil_defaultlib.guess_FSM_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guess_FSM_test_behav xil_defaultlib.guess_FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guess_FSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guess_FSM_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guess_FSM_test_behav -key {Behavioral:sim_2:Functional:guess_FSM_test} -tclbatch {guess_FSM_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guess_FSM_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 478 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM_test.sv" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guess_FSM_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2410.020 ; gain = 3.633
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov 19 10:44:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 4
[Thu Nov 19 10:46:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 19 10:47:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D952A
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim/xsim.dir/guessing_game_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 10:52:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 45 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2433.023 ; gain = 1.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2440.402 ; gain = 5.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 65 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 135 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2462.234 ; gain = 5.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2478.066 ; gain = 9.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.617 ; gain = 5.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 19 11:08:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1/runme.log
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2531.137 ; gain = 4.438
launch_runs impl_1 -jobs 4
[Thu Nov 19 11:09:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 19 11:10:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2532.441 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D952A
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_test_behav xil_defaultlib.debounce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_test_behav xil_defaultlib.debounce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_test_behav -key {Behavioral:sim_1:Functional:debounce_test} -tclbatch {debounce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source debounce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 820 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce_test.sv" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2546.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.691 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov 19 11:36:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim/simulate.log"
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(N=4)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2546.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'guessing_game' does not have a parameter named N [C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2546.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'guessing_game' does not have a parameter named N [C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=27)
Compiling module xil_defaultlib.counter(N=26)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.293 ; gain = 5.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=4)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(S=4)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2561.938 ; gain = 6.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=4)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=4)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2576.363 ; gain = 14.426
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov 19 11:41:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov 19 11:42:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 19 11:44:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2580.906 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D952A
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
$finish called at time : 110 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
$finish called at time : 110 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2602.293 ; gain = 7.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 875 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2606.285 ; gain = 2.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 915 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2639.516 ; gain = 31.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 925 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2642.012 ; gain = 2.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 910 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2794.160 ; gain = 0.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.484 ; gain = 3.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.723 ; gain = 0.238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 215 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run all
$finish called at time : 215 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 215 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2798.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.066 ; gain = 0.000
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.066 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run 400 ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
run 600 ns
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2799.066 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.066 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
relaunch_sim
Command: launch_simulation -simset sim_3 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_3 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.066 ; gain = 0.000
run 800 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.254 ; gain = 0.188
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run 200 ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run 200 ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run 200 ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 235 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2799.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2800.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2800.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2800.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2800.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2801.152 ; gain = 0.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/mux_diff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/codedirectory/guessing_game_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guessing_game_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.counter(N=3)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.mux_diff
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game(B=3,R=1)
Compiling module xil_defaultlib.guessing_game_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.516 ; gain = 8.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'guessing_game_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj guessing_game_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
"xelab -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ee0bcc5ab2f64595858c312c0d5347dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_test_behav xil_defaultlib.guessing_game_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guessing_game_test_behav -key {Behavioral:sim_3:Functional:guessing_game_test} -tclbatch {guessing_game_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guessing_game_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guessing_game_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2819.043 ; gain = 8.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 19 12:57:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov 19 12:58:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 19 13:00:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.043 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D952A
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron_mendoza1/Documents/GitHub/Lab11/Lab11_project/Lab11_project.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4D952A
close_hw_manager
