#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\va_math.vpi";
S_000001d2783601e0 .scope module, "tb_MIPSCPU" "tb_MIPSCPU" 2 17;
 .timescale -9 -12;
P_000001d2783586d0 .param/l "PERIOD" 0 2 20, +C4<00000000000000000000000000000001>;
v000001d2783c5fa0_0 .var "Clk", 0 0;
v000001d2783c6ae0_0 .var "Reset", 0 0;
S_000001d27832bbb0 .scope module, "u_MIPSCPU" "MIPSCPU" 2 41, 3 2 0, S_000001d2783601e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
L_000001d278365ed0 .functor NOT 1, v000001d2783c5fa0_0, C4<0>, C4<0>, C4<0>;
L_000001d2783664f0 .functor BUFZ 32, v000001d2783c2e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d278365fb0 .functor BUFZ 32, v000001d2783c3480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d278366170 .functor AND 1, L_000001d2783c60e0, v000001d27835c9e0_0, C4<1>, C4<1>;
v000001d2783c3840_0 .net "ALUCtr", 3 0, v000001d27835c940_0;  1 drivers
v000001d2783c38e0_0 .net "ALUIn1", 31 0, L_000001d2783664f0;  1 drivers
v000001d2783c30c0_0 .net "ALUIn2", 31 0, L_000001d2783c6a40;  1 drivers
v000001d2783c2440_0 .net "ALUOut", 31 0, v000001d27835bf40_0;  1 drivers
v000001d2783c2580_0 .net "ALUSrc", 0 0, L_000001d278366720;  1 drivers
v000001d2783c3020_0 .net "B", 0 0, L_000001d2783c60e0;  1 drivers
v000001d2783c2300_0 .net "BranchPC", 31 0, L_000001d2783c9b00;  1 drivers
v000001d2783c3200_0 .net "Clk", 0 0, v000001d2783c5fa0_0;  1 drivers
v000001d2783c32a0_0 .net "DecisionRes1", 31 0, L_000001d2783c92e0;  1 drivers
v000001d2783c3520_0 .net "Funct", 5 0, L_000001d2783c5500;  1 drivers
v000001d2783c35c0_0 .net "Imm", 15 0, L_000001d2783c6180;  1 drivers
v000001d2783c3660_0 .net "ImmExtended", 31 0, v000001d2783c0b10_0;  1 drivers
v000001d2783c26c0_0 .net "ImmExtendedShift", 31 0, L_000001d2783c5460;  1 drivers
v000001d2783c3ca0_0 .net "Instr", 31 0, v000001d2783c1970_0;  1 drivers
v000001d2783c3d40_0 .net "J", 0 0, L_000001d2783c5e60;  1 drivers
v000001d2783c3de0_0 .net "Jump", 25 0, L_000001d2783c5dc0;  1 drivers
v000001d2783c3e80_0 .net "JumpPC", 31 0, L_000001d2783c9a60;  1 drivers
v000001d2783c3f20_0 .net "Mem2Reg", 0 0, L_000001d2783c5a00;  1 drivers
v000001d2783c2760_0 .net "MemAddr", 4 0, L_000001d2783c6e00;  1 drivers
v000001d2783c2800_0 .net "MemWr", 0 0, L_000001d2783c65e0;  1 drivers
v000001d2783c53c0_0 .net "OpCode", 5 0, L_000001d2783c6f40;  1 drivers
v000001d2783c5be0_0 .net "PCIn", 31 0, L_000001d2783c9920;  1 drivers
v000001d2783c50a0_0 .net "PCOut", 31 0, v000001d2783c3a20_0;  1 drivers
v000001d2783c5c80_0 .net "Plus4PC", 31 0, L_000001d2783c9d80;  1 drivers
v000001d2783c6220_0 .net "RdAddr", 4 0, L_000001d2783c5640;  1 drivers
v000001d2783c5140_0 .net "RdMemData", 31 0, L_000001d278365d10;  1 drivers
v000001d2783c55a0_0 .net "RegDst", 0 0, L_000001d2783c5aa0;  1 drivers
v000001d2783c56e0_0 .net "RegWr", 0 0, L_000001d278365ae0;  1 drivers
v000001d2783c5d20_0 .net "RegWrData", 31 0, L_000001d2783c8480;  1 drivers
v000001d2783c51e0_0 .net "Reset", 0 0, v000001d2783c6ae0_0;  1 drivers
v000001d2783c62c0_0 .net "Rs", 31 0, v000001d2783c2e40_0;  1 drivers
v000001d2783c6040_0 .net "RsAddr", 4 0, L_000001d2783c5820;  1 drivers
v000001d2783c6ea0_0 .net "Rt", 31 0, v000001d2783c3480_0;  1 drivers
v000001d2783c5780_0 .net "RtAddr", 4 0, L_000001d2783c5280;  1 drivers
v000001d2783c5320_0 .net "WrAddr", 4 0, L_000001d2783c6360;  1 drivers
v000001d2783c6c20_0 .net "WrMemData", 31 0, L_000001d278365fb0;  1 drivers
v000001d2783c6400_0 .net "Zero", 0 0, v000001d27835c9e0_0;  1 drivers
L_000001d278780670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2783c64a0_0 .net/2u *"_ivl_30", 1 0, L_000001d278780670;  1 drivers
L_000001d2783c6b80 .part v000001d2783c3a20_0, 2, 5;
L_000001d2783c6f40 .part v000001d2783c1970_0, 26, 6;
L_000001d2783c5500 .part v000001d2783c1970_0, 0, 6;
L_000001d2783c5820 .part v000001d2783c1970_0, 21, 5;
L_000001d2783c5280 .part v000001d2783c1970_0, 16, 5;
L_000001d2783c5640 .part v000001d2783c1970_0, 11, 5;
L_000001d2783c5dc0 .part v000001d2783c1970_0, 0, 26;
L_000001d2783c6180 .part v000001d2783c1970_0, 0, 16;
L_000001d2783c6360 .functor MUXZ 5, L_000001d2783c5280, L_000001d2783c5640, L_000001d2783c5aa0, C4<>;
L_000001d2783c6e00 .part v000001d27835bf40_0, 0, 5;
L_000001d2783c8520 .part v000001d2783c3a20_0, 28, 4;
L_000001d2783c9ce0 .concat [ 2 26 0 0], L_000001d278780670, L_000001d2783c5dc0;
S_000001d27832bd40 .scope module, "ALUIn2_gen" "Mux2_1" 3 84, 4 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v000001d27835c8a0_0 .net "In1", 31 0, v000001d2783c3480_0;  alias, 1 drivers
v000001d27835c120_0 .net "In2", 31 0, v000001d2783c0b10_0;  alias, 1 drivers
v000001d27835dac0_0 .net "Out", 31 0, L_000001d2783c6a40;  alias, 1 drivers
v000001d27835cf80_0 .net "sel", 0 0, L_000001d278366720;  alias, 1 drivers
L_000001d2783c6a40 .functor MUXZ 32, v000001d2783c3480_0, v000001d2783c0b10_0, L_000001d278366720, C4<>;
S_000001d278323d50 .scope module, "ALU_inst" "ALU" 3 90, 5 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 4 "ALUCtr";
    .port_info 3 /OUTPUT 32 "Res";
    .port_info 4 /OUTPUT 1 "Zero";
v000001d27835d7a0_0 .net "ALUCtr", 3 0, v000001d27835c940_0;  alias, 1 drivers
v000001d27835cc60_0 .net "In1", 31 0, L_000001d2783664f0;  alias, 1 drivers
v000001d27835cb20_0 .net "In2", 31 0, L_000001d2783c6a40;  alias, 1 drivers
v000001d27835bf40_0 .var "Res", 31 0;
v000001d27835c9e0_0 .var "Zero", 0 0;
E_000001d278358850 .event anyedge, v000001d27835d7a0_0, v000001d27835cc60_0, v000001d27835dac0_0, v000001d27835bf40_0;
S_000001d278323ee0 .scope module, "BranchPC_gen" "Adder" 3 135, 6 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /OUTPUT 32 "Out";
v000001d27835d020_0 .net "In1", 31 0, L_000001d2783c9d80;  alias, 1 drivers
v000001d27835d8e0_0 .net "In2", 31 0, L_000001d2783c5460;  alias, 1 drivers
v000001d27835db60_0 .net "Out", 31 0, L_000001d2783c9b00;  alias, 1 drivers
L_000001d2783c9b00 .arith/sum 32, L_000001d2783c9d80, L_000001d2783c5460;
S_000001d27833b880 .scope module, "Controller_inst" "Controller" 3 49, 7 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "OpCode";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 1 "J";
    .port_info 3 /OUTPUT 1 "B";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "RegWr";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "MemWr";
    .port_info 8 /OUTPUT 1 "Mem2Reg";
    .port_info 9 /OUTPUT 4 "ALUCtr";
v000001d2783c1b50_0 .net "ALUCtr", 3 0, v000001d27835c940_0;  alias, 1 drivers
v000001d2783c0f70_0 .net "ALUOp", 1 0, L_000001d2783c6d60;  1 drivers
v000001d2783c0070_0 .net "ALUSrc", 0 0, L_000001d278366720;  alias, 1 drivers
v000001d2783c01b0_0 .net "B", 0 0, L_000001d2783c60e0;  alias, 1 drivers
v000001d2783c0750_0 .net "Funct", 5 0, L_000001d2783c5500;  alias, 1 drivers
v000001d2783c0cf0_0 .net "J", 0 0, L_000001d2783c5e60;  alias, 1 drivers
v000001d2783c02f0_0 .net "Mem2Reg", 0 0, L_000001d2783c5a00;  alias, 1 drivers
v000001d2783c0390_0 .net "MemWr", 0 0, L_000001d2783c65e0;  alias, 1 drivers
v000001d2783c06b0_0 .net "OpCode", 5 0, L_000001d2783c6f40;  alias, 1 drivers
v000001d2783c0ed0_0 .net "RegDst", 0 0, L_000001d2783c5aa0;  alias, 1 drivers
v000001d2783c09d0_0 .net "RegWr", 0 0, L_000001d278365ae0;  alias, 1 drivers
S_000001d27833ba10 .scope module, "alu" "ALUControl" 7 22, 8 1 0, S_000001d27833b880;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 4 "ALUCtr";
v000001d27835c940_0 .var "ALUCtr", 3 0;
v000001d27835c760_0 .net "ALUOp", 1 0, L_000001d2783c6d60;  alias, 1 drivers
v000001d27835c1c0_0 .net "Funct", 5 0, L_000001d2783c5500;  alias, 1 drivers
E_000001d278358050 .event anyedge, v000001d27835c760_0, v000001d27835c1c0_0;
S_000001d27833dd20 .scope module, "ctr" "MainCtr" 7 21, 9 1 0, S_000001d27833b880;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "OpCode";
    .port_info 1 /OUTPUT 1 "J";
    .port_info 2 /OUTPUT 1 "B";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWr";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "Mem2Reg";
    .port_info 8 /OUTPUT 2 "ALUOp";
L_000001d278365ae0 .functor OR 1, L_000001d2783c6cc0, L_000001d2783c58c0, C4<0>, C4<0>;
L_000001d278366720 .functor OR 1, L_000001d2783c5960, L_000001d2783c6540, C4<0>, C4<0>;
v000001d27835d480_0 .net "ALUOp", 1 0, L_000001d2783c6d60;  alias, 1 drivers
v000001d27835d200_0 .net "ALUSrc", 0 0, L_000001d278366720;  alias, 1 drivers
v000001d27835cd00_0 .net "B", 0 0, L_000001d2783c60e0;  alias, 1 drivers
v000001d27835d160_0 .net "J", 0 0, L_000001d2783c5e60;  alias, 1 drivers
v000001d27835d840_0 .net "Mem2Reg", 0 0, L_000001d2783c5a00;  alias, 1 drivers
v000001d27835d3e0_0 .net "MemWr", 0 0, L_000001d2783c65e0;  alias, 1 drivers
v000001d27835d520_0 .net "OpCode", 5 0, L_000001d2783c6f40;  alias, 1 drivers
v000001d27835d5c0_0 .net "RegDst", 0 0, L_000001d2783c5aa0;  alias, 1 drivers
v000001d27835d660_0 .net "RegWr", 0 0, L_000001d278365ae0;  alias, 1 drivers
L_000001d2787800d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d27835bfe0_0 .net/2u *"_ivl_0", 5 0, L_000001d2787800d0;  1 drivers
L_000001d2787801a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d27835d700_0 .net/2u *"_ivl_12", 5 0, L_000001d2787801a8;  1 drivers
v000001d27835d980_0 .net *"_ivl_14", 0 0, L_000001d2783c6cc0;  1 drivers
L_000001d2787801f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d27835da20_0 .net/2u *"_ivl_16", 5 0, L_000001d2787801f0;  1 drivers
v000001d27835dc00_0 .net *"_ivl_18", 0 0, L_000001d2783c58c0;  1 drivers
L_000001d278780238 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d27835dca0_0 .net/2u *"_ivl_22", 5 0, L_000001d278780238;  1 drivers
v000001d27835be00_0 .net *"_ivl_24", 0 0, L_000001d2783c5960;  1 drivers
L_000001d278780280 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001d27835c080_0 .net/2u *"_ivl_26", 5 0, L_000001d278780280;  1 drivers
v000001d27835c440_0 .net *"_ivl_28", 0 0, L_000001d2783c6540;  1 drivers
L_000001d2787802c8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001d27835c4e0_0 .net/2u *"_ivl_32", 5 0, L_000001d2787802c8;  1 drivers
L_000001d278780310 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d2783c1830_0 .net/2u *"_ivl_36", 5 0, L_000001d278780310;  1 drivers
L_000001d278780118 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001d2783c04d0_0 .net/2u *"_ivl_4", 5 0, L_000001d278780118;  1 drivers
L_000001d278780358 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d2783c0610_0 .net/2u *"_ivl_40", 5 0, L_000001d278780358;  1 drivers
v000001d2783c0bb0_0 .net *"_ivl_42", 0 0, L_000001d2783c5b40;  1 drivers
L_000001d2787803a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d2783c1150_0 .net/2u *"_ivl_44", 1 0, L_000001d2787803a0;  1 drivers
L_000001d2787803e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d2783c0930_0 .net/2u *"_ivl_46", 5 0, L_000001d2787803e8;  1 drivers
v000001d2783c1c90_0 .net *"_ivl_48", 0 0, L_000001d2783c6720;  1 drivers
L_000001d278780430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2783c0250_0 .net/2u *"_ivl_50", 1 0, L_000001d278780430;  1 drivers
L_000001d278780478 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001d2783c1470_0 .net/2u *"_ivl_52", 5 0, L_000001d278780478;  1 drivers
v000001d2783c1a10_0 .net *"_ivl_54", 0 0, L_000001d2783c5f00;  1 drivers
L_000001d2787804c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2783c0890_0 .net/2u *"_ivl_56", 1 0, L_000001d2787804c0;  1 drivers
L_000001d278780508 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001d2783c1ab0_0 .net/2u *"_ivl_58", 5 0, L_000001d278780508;  1 drivers
v000001d2783c0d90_0 .net *"_ivl_60", 0 0, L_000001d2783c67c0;  1 drivers
L_000001d278780550 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d2783c0570_0 .net/2u *"_ivl_62", 1 0, L_000001d278780550;  1 drivers
L_000001d278780598 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d2783c10b0_0 .net/2u *"_ivl_64", 1 0, L_000001d278780598;  1 drivers
v000001d2783c1010_0 .net *"_ivl_66", 1 0, L_000001d2783c6860;  1 drivers
v000001d2783c0110_0 .net *"_ivl_68", 1 0, L_000001d2783c6900;  1 drivers
v000001d2783c1650_0 .net *"_ivl_70", 1 0, L_000001d2783c69a0;  1 drivers
L_000001d278780160 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d2783c1510_0 .net/2u *"_ivl_8", 5 0, L_000001d278780160;  1 drivers
L_000001d2783c5e60 .cmp/eq 6, L_000001d2783c6f40, L_000001d2787800d0;
L_000001d2783c60e0 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780118;
L_000001d2783c5aa0 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780160;
L_000001d2783c6cc0 .cmp/eq 6, L_000001d2783c6f40, L_000001d2787801a8;
L_000001d2783c58c0 .cmp/eq 6, L_000001d2783c6f40, L_000001d2787801f0;
L_000001d2783c5960 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780238;
L_000001d2783c6540 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780280;
L_000001d2783c65e0 .cmp/eq 6, L_000001d2783c6f40, L_000001d2787802c8;
L_000001d2783c5a00 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780310;
L_000001d2783c5b40 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780358;
L_000001d2783c6720 .cmp/eq 6, L_000001d2783c6f40, L_000001d2787803e8;
L_000001d2783c5f00 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780478;
L_000001d2783c67c0 .cmp/eq 6, L_000001d2783c6f40, L_000001d278780508;
L_000001d2783c6860 .functor MUXZ 2, L_000001d278780598, L_000001d278780550, L_000001d2783c67c0, C4<>;
L_000001d2783c6900 .functor MUXZ 2, L_000001d2783c6860, L_000001d2787804c0, L_000001d2783c5f00, C4<>;
L_000001d2783c69a0 .functor MUXZ 2, L_000001d2783c6900, L_000001d278780430, L_000001d2783c6720, C4<>;
L_000001d2783c6d60 .functor MUXZ 2, L_000001d2783c69a0, L_000001d2787803a0, L_000001d2783c5b40, C4<>;
S_000001d27832c9e0 .scope module, "Decisioin2" "Mux2_1" 3 146, 4 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v000001d2783c11f0_0 .net "In1", 31 0, L_000001d2783c92e0;  alias, 1 drivers
v000001d2783c0430_0 .net "In2", 31 0, L_000001d2783c9a60;  alias, 1 drivers
v000001d2783c0c50_0 .net "Out", 31 0, L_000001d2783c9920;  alias, 1 drivers
v000001d2783c1790_0 .net "sel", 0 0, L_000001d2783c5e60;  alias, 1 drivers
L_000001d2783c9920 .functor MUXZ 32, L_000001d2783c92e0, L_000001d2783c9a60, L_000001d2783c5e60, C4<>;
S_000001d27832cb70 .scope module, "Decision1" "Mux2_1" 3 140, 4 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v000001d2783c1290_0 .net "In1", 31 0, L_000001d2783c9d80;  alias, 1 drivers
v000001d2783c07f0_0 .net "In2", 31 0, L_000001d2783c9b00;  alias, 1 drivers
v000001d2783c1bf0_0 .net "Out", 31 0, L_000001d2783c92e0;  alias, 1 drivers
v000001d2783c0a70_0 .net "sel", 0 0, L_000001d278366170;  1 drivers
L_000001d2783c92e0 .functor MUXZ 32, L_000001d2783c9d80, L_000001d2783c9b00, L_000001d278366170, C4<>;
S_000001d278325b90 .scope module, "ImmExtend" "SignedExtended" 3 41, 10 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In";
    .port_info 1 /OUTPUT 32 "Out";
v000001d2783c16f0_0 .net "In", 15 0, L_000001d2783c6180;  alias, 1 drivers
v000001d2783c0b10_0 .var "Out", 31 0;
E_000001d2783585d0 .event anyedge, v000001d2783c16f0_0;
S_000001d278325d20 .scope module, "ImmExtendShift" "LeftShift" 3 45, 11 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v000001d2783c15b0_0 .net "In", 31 0, v000001d2783c0b10_0;  alias, 1 drivers
v000001d2783c0e30_0 .net "Out", 31 0, L_000001d2783c5460;  alias, 1 drivers
v000001d2783c13d0_0 .net *"_ivl_2", 29 0, L_000001d2783c6680;  1 drivers
L_000001d278780088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2783c1d30_0 .net *"_ivl_4", 1 0, L_000001d278780088;  1 drivers
L_000001d2783c6680 .part v000001d2783c0b10_0, 0, 30;
L_000001d2783c5460 .concat [ 2 30 0 0], L_000001d278780088, L_000001d2783c6680;
S_000001d2783396b0 .scope module, "InstrROM_inst" "InstrROM" 3 18, 12 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Addr";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /OUTPUT 32 "Instr";
P_000001d2783583d0 .param/l "n" 0 12 4, +C4<00000000000000000000000000000101>;
v000001d2783c18d0_0 .net "Addr", 4 0, L_000001d2783c6b80;  1 drivers
v000001d2783c1330_0 .net "Clk", 0 0, L_000001d278365ed0;  1 drivers
v000001d2783c1970_0 .var "Instr", 31 0;
v000001d2783c1dd0 .array "RAM", 0 31, 31 0;
E_000001d278358b90 .event posedge, v000001d2783c1330_0;
S_000001d278339840 .scope module, "JumpPC_gen" "Concat" 3 130, 13 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "In1";
    .port_info 1 /INPUT 28 "In2";
    .port_info 2 /OUTPUT 32 "Out";
v000001d2783c1e70_0 .net "In1", 3 0, L_000001d2783c8520;  1 drivers
v000001d2783c1f10_0 .net "In2", 27 0, L_000001d2783c9ce0;  1 drivers
v000001d2783c2a80_0 .net "Out", 31 0, L_000001d2783c9a60;  alias, 1 drivers
L_000001d2783c9a60 .concat [ 28 4 0 0], L_000001d2783c9ce0, L_000001d2783c8520;
S_000001d278327940 .scope module, "Mem_inst" "DataRAM" 3 103, 14 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Addr";
    .port_info 1 /INPUT 32 "DataIn";
    .port_info 2 /INPUT 1 "MemWR";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /OUTPUT 32 "DataOut";
L_000001d278365d10 .functor BUFZ 32, L_000001d2783c9240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d2783c2080_0 .net "Addr", 4 0, L_000001d2783c6e00;  alias, 1 drivers
v000001d2783c3ac0_0 .net "Clk", 0 0, v000001d2783c5fa0_0;  alias, 1 drivers
v000001d2783c33e0_0 .net "DataIn", 31 0, L_000001d278365fb0;  alias, 1 drivers
v000001d2783c28a0_0 .net "DataOut", 31 0, L_000001d278365d10;  alias, 1 drivers
v000001d2783c2620_0 .net "MemWR", 0 0, L_000001d2783c65e0;  alias, 1 drivers
v000001d2783c3160 .array "RAM", 31 0, 31 0;
v000001d2783c2d00_0 .net *"_ivl_0", 31 0, L_000001d2783c9240;  1 drivers
v000001d2783c2bc0_0 .net *"_ivl_2", 6 0, L_000001d2783c94c0;  1 drivers
L_000001d2787805e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2783c3b60_0 .net *"_ivl_5", 1 0, L_000001d2787805e0;  1 drivers
E_000001d278358c50 .event posedge, v000001d2783c3ac0_0;
L_000001d2783c9240 .array/port v000001d2783c3160, L_000001d2783c94c0;
L_000001d2783c94c0 .concat [ 5 2 0 0], L_000001d2783c6e00, L_000001d2787805e0;
S_000001d278327ad0 .scope module, "PC_inst" "PC" 3 12, 15 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /OUTPUT 32 "Q";
v000001d2783c2b20_0 .net "Clk", 0 0, v000001d2783c5fa0_0;  alias, 1 drivers
v000001d2783c3980_0 .net "D", 31 0, L_000001d2783c9920;  alias, 1 drivers
v000001d2783c3a20_0 .var "Q", 31 0;
v000001d2783c3c00_0 .net "Reset", 0 0, v000001d2783c6ae0_0;  alias, 1 drivers
E_000001d2783580d0 .event posedge, v000001d2783c3c00_0, v000001d2783c3ac0_0;
S_000001d27832df20 .scope module, "Plus4PC_gen" "Adder" 3 125, 6 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /OUTPUT 32 "Out";
v000001d2783c29e0_0 .net "In1", 31 0, v000001d2783c3a20_0;  alias, 1 drivers
L_000001d278780628 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d2783c24e0_0 .net "In2", 31 0, L_000001d278780628;  1 drivers
v000001d2783c3700_0 .net "Out", 31 0, L_000001d2783c9d80;  alias, 1 drivers
L_000001d2783c9d80 .arith/sum 32, v000001d2783c3a20_0, L_000001d278780628;
S_000001d2783c4ea0 .scope module, "RegFile_inst" "RegFile" 3 67, 16 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "RsAddr";
    .port_info 1 /INPUT 5 "RtAddr";
    .port_info 2 /INPUT 5 "WrAddr";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "RegWr";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /OUTPUT 32 "RsData";
    .port_info 7 /OUTPUT 32 "RtData";
v000001d2783c2c60_0 .net "Clk", 0 0, v000001d2783c5fa0_0;  alias, 1 drivers
v000001d2783c2120_0 .net "DataIn", 31 0, L_000001d2783c8480;  alias, 1 drivers
v000001d2783c3340 .array "RAM", 31 0, 31 0;
v000001d2783c2da0_0 .net "RegWr", 0 0, L_000001d278365ae0;  alias, 1 drivers
v000001d2783c37a0_0 .net "RsAddr", 4 0, L_000001d2783c5820;  alias, 1 drivers
v000001d2783c2e40_0 .var "RsData", 31 0;
v000001d2783c2260_0 .net "RtAddr", 4 0, L_000001d2783c5280;  alias, 1 drivers
v000001d2783c3480_0 .var "RtData", 31 0;
v000001d2783c2940_0 .net "WrAddr", 4 0, L_000001d2783c6360;  alias, 1 drivers
v000001d2783c3340_0 .array/port v000001d2783c3340, 0;
v000001d2783c3340_1 .array/port v000001d2783c3340, 1;
v000001d2783c3340_2 .array/port v000001d2783c3340, 2;
E_000001d278358710/0 .event anyedge, v000001d2783c37a0_0, v000001d2783c3340_0, v000001d2783c3340_1, v000001d2783c3340_2;
v000001d2783c3340_3 .array/port v000001d2783c3340, 3;
v000001d2783c3340_4 .array/port v000001d2783c3340, 4;
v000001d2783c3340_5 .array/port v000001d2783c3340, 5;
v000001d2783c3340_6 .array/port v000001d2783c3340, 6;
E_000001d278358710/1 .event anyedge, v000001d2783c3340_3, v000001d2783c3340_4, v000001d2783c3340_5, v000001d2783c3340_6;
v000001d2783c3340_7 .array/port v000001d2783c3340, 7;
v000001d2783c3340_8 .array/port v000001d2783c3340, 8;
v000001d2783c3340_9 .array/port v000001d2783c3340, 9;
v000001d2783c3340_10 .array/port v000001d2783c3340, 10;
E_000001d278358710/2 .event anyedge, v000001d2783c3340_7, v000001d2783c3340_8, v000001d2783c3340_9, v000001d2783c3340_10;
v000001d2783c3340_11 .array/port v000001d2783c3340, 11;
v000001d2783c3340_12 .array/port v000001d2783c3340, 12;
v000001d2783c3340_13 .array/port v000001d2783c3340, 13;
v000001d2783c3340_14 .array/port v000001d2783c3340, 14;
E_000001d278358710/3 .event anyedge, v000001d2783c3340_11, v000001d2783c3340_12, v000001d2783c3340_13, v000001d2783c3340_14;
v000001d2783c3340_15 .array/port v000001d2783c3340, 15;
v000001d2783c3340_16 .array/port v000001d2783c3340, 16;
v000001d2783c3340_17 .array/port v000001d2783c3340, 17;
v000001d2783c3340_18 .array/port v000001d2783c3340, 18;
E_000001d278358710/4 .event anyedge, v000001d2783c3340_15, v000001d2783c3340_16, v000001d2783c3340_17, v000001d2783c3340_18;
v000001d2783c3340_19 .array/port v000001d2783c3340, 19;
v000001d2783c3340_20 .array/port v000001d2783c3340, 20;
v000001d2783c3340_21 .array/port v000001d2783c3340, 21;
v000001d2783c3340_22 .array/port v000001d2783c3340, 22;
E_000001d278358710/5 .event anyedge, v000001d2783c3340_19, v000001d2783c3340_20, v000001d2783c3340_21, v000001d2783c3340_22;
v000001d2783c3340_23 .array/port v000001d2783c3340, 23;
v000001d2783c3340_24 .array/port v000001d2783c3340, 24;
v000001d2783c3340_25 .array/port v000001d2783c3340, 25;
v000001d2783c3340_26 .array/port v000001d2783c3340, 26;
E_000001d278358710/6 .event anyedge, v000001d2783c3340_23, v000001d2783c3340_24, v000001d2783c3340_25, v000001d2783c3340_26;
v000001d2783c3340_27 .array/port v000001d2783c3340, 27;
v000001d2783c3340_28 .array/port v000001d2783c3340, 28;
v000001d2783c3340_29 .array/port v000001d2783c3340, 29;
v000001d2783c3340_30 .array/port v000001d2783c3340, 30;
E_000001d278358710/7 .event anyedge, v000001d2783c3340_27, v000001d2783c3340_28, v000001d2783c3340_29, v000001d2783c3340_30;
v000001d2783c3340_31 .array/port v000001d2783c3340, 31;
E_000001d278358710/8 .event anyedge, v000001d2783c3340_31, v000001d2783c2260_0;
E_000001d278358710 .event/or E_000001d278358710/0, E_000001d278358710/1, E_000001d278358710/2, E_000001d278358710/3, E_000001d278358710/4, E_000001d278358710/5, E_000001d278358710/6, E_000001d278358710/7, E_000001d278358710/8;
S_000001d2783c4090 .scope module, "RegWrData_gen" "Mux2_1" 3 112, 4 1 0, S_000001d27832bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v000001d2783c2ee0_0 .net "In1", 31 0, v000001d27835bf40_0;  alias, 1 drivers
v000001d2783c23a0_0 .net "In2", 31 0, L_000001d278365d10;  alias, 1 drivers
v000001d2783c2f80_0 .net "Out", 31 0, L_000001d2783c8480;  alias, 1 drivers
v000001d2783c21c0_0 .net "sel", 0 0, L_000001d2783c5a00;  alias, 1 drivers
L_000001d2783c8480 .functor MUXZ 32, v000001d27835bf40_0, L_000001d278365d10, L_000001d2783c5a00, C4<>;
    .scope S_000001d278327ad0;
T_0 ;
    %wait E_000001d2783580d0;
    %load/vec4 v000001d2783c3c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2783c3a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d2783c3980_0;
    %assign/vec4 v000001d2783c3a20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d2783396b0;
T_1 ;
    %wait E_000001d278358b90;
    %load/vec4 v000001d2783c18d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d2783c1dd0, 4;
    %assign/vec4 v000001d2783c1970_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d278325b90;
T_2 ;
    %wait E_000001d2783585d0;
    %load/vec4 v000001d2783c16f0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v000001d2783c16f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d2783c0b10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001d2783c16f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d2783c0b10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d27833ba10;
T_3 ;
    %wait E_000001d278358050;
    %load/vec4 v000001d27835c760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d27835c1c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d27835c940_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d2783c4ea0;
T_4 ;
    %wait E_000001d278358710;
    %load/vec4 v000001d2783c37a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2783c2e40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d2783c37a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d2783c3340, 4;
    %assign/vec4 v000001d2783c2e40_0, 0;
T_4.1 ;
    %load/vec4 v000001d2783c2260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2783c3480_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001d2783c2260_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d2783c3340, 4;
    %assign/vec4 v000001d2783c3480_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d2783c4ea0;
T_5 ;
    %wait E_000001d278358c50;
    %load/vec4 v000001d2783c2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d2783c2120_0;
    %load/vec4 v000001d2783c2940_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2783c3340, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d278323d50;
T_6 ;
    %wait E_000001d278358850;
    %load/vec4 v000001d27835d7a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000001d27835cc60_0;
    %load/vec4 v000001d27835cb20_0;
    %add;
    %assign/vec4 v000001d27835bf40_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000001d27835cc60_0;
    %load/vec4 v000001d27835cb20_0;
    %sub;
    %assign/vec4 v000001d27835bf40_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000001d27835cc60_0;
    %load/vec4 v000001d27835cb20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000001d27835bf40_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000001d27835cc60_0;
    %load/vec4 v000001d27835cb20_0;
    %and;
    %assign/vec4 v000001d27835bf40_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001d27835cc60_0;
    %load/vec4 v000001d27835cb20_0;
    %or;
    %assign/vec4 v000001d27835bf40_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v000001d27835bf40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d27835c9e0_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d27835c9e0_0, 0, 1;
T_6.7 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d278327940;
T_7 ;
    %wait E_000001d278358c50;
    %load/vec4 v000001d2783c2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d2783c33e0_0;
    %load/vec4 v000001d2783c2080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2783c3160, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d2783601e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2783c5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2783c6ae0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001d2783601e0;
T_9 ;
T_9.0 ;
    %delay 0, 0;
    %load/vec4 v000001d2783c5fa0_0;
    %inv;
    %store/vec4 v000001d2783c5fa0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001d2783601e0;
T_10 ;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2783c6ae0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001d2783601e0;
T_11 ;
    %vpi_call 2 48 "$dumpfile", "sim_MIPSCPU2.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d2783601e0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    ".\sim_MIPSCPU.v";
    "./MIPSCPU.v";
    "./Mux2_1.v";
    "./ALU.v";
    "./Adder.v";
    "./Controller.v";
    "./ALUControl.v";
    "./MainCtr.v";
    "./SignedExtended.v";
    "./LeftShift.v";
    "./InstrROM.v";
    "./Concat.v";
    "./DataRAM.v";
    "./PC.v";
    "./RegFile.v";
