##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_test_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_test_IntClock:R)
		5.2::Critical Path Report for (UART_test_IntClock:R vs. UART_test_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                  | N/A                   | Target: 0.20 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                   | Target: 0.20 MHz   | 
Clock: CyBUS_CLK                | Frequency: 59.34 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: UART_test_IntClock       | Frequency: 57.55 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_test_IntClock  41666.7          24814       N/A              N/A         N/A              N/A         N/A              N/A         
UART_test_IntClock  UART_test_IntClock  1.30417e+007     13024290    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase           
-------------------  ------------  -------------------------  
PWM_out(0)_PAD       20696         Clock_1(fixed-function):R  
Tx_UART_test(0)_PAD  30313         UART_test_IntClock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.34 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                           iocell2         2485   2485  24814  RISE       1
\UART_test:BUART:rx_postpoll\/main_1         macrocell6      5240   7725  24814  RISE       1
\UART_test:BUART:rx_postpoll\/q              macrocell6      3350  11075  24814  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2308  13383  24814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_test_IntClock
************************************************
Clock: UART_test_IntClock
Frequency: 57.55 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_test:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024290p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q            macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_counter_load\/main_1  macrocell5    5104   6354  13024290  RISE       1
\UART_test:BUART:rx_counter_load\/q       macrocell5    3350   9704  13024290  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/load   count7cell    2313  12017  13024290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_test_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                           iocell2         2485   2485  24814  RISE       1
\UART_test:BUART:rx_postpoll\/main_1         macrocell6      5240   7725  24814  RISE       1
\UART_test:BUART:rx_postpoll\/q              macrocell6      3350  11075  24814  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2308  13383  24814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_test_IntClock:R vs. UART_test_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_test:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024290p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q            macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_counter_load\/main_1  macrocell5    5104   6354  13024290  RISE       1
\UART_test:BUART:rx_counter_load\/q       macrocell5    3350   9704  13024290  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/load   count7cell    2313  12017  13024290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                           iocell2         2485   2485  24814  RISE       1
\UART_test:BUART:rx_postpoll\/main_1         macrocell6      5240   7725  24814  RISE       1
\UART_test:BUART:rx_postpoll\/q              macrocell6      3350  11075  24814  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2308  13383  24814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:pollcount_1\/main_3
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 29356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8801
-------------------------------------   ---- 
End-of-path arrival time (ps)           8801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                    iocell2       2485   2485  24814  RISE       1
\UART_test:BUART:pollcount_1\/main_3  macrocell22   6316   8801  29356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_status_3\/main_6
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 29356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8801
-------------------------------------   ---- 
End-of-path arrival time (ps)           8801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                    iocell2       2485   2485  24814  RISE       1
\UART_test:BUART:rx_status_3\/main_6  macrocell24   6316   8801  29356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:pollcount_0\/main_2
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 29369p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                    iocell2       2485   2485  24814  RISE       1
\UART_test:BUART:pollcount_0\/main_2  macrocell23   6303   8788  29369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_last\/main_0
Capture Clock  : \UART_test:BUART:rx_last\/clock_0
Path slack     : 29564p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8593
-------------------------------------   ---- 
End-of-path arrival time (ps)           8593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                iocell2       2485   2485  24814  RISE       1
\UART_test:BUART:rx_last\/main_0  macrocell25   6108   8593  29564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_last\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_state_2\/main_8
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 30411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                   iocell2       2485   2485  24814  RISE       1
\UART_test:BUART:rx_state_2\/main_8  macrocell19   5261   7746  30411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_state_0\/main_9
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 30432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                   iocell2       2485   2485  24814  RISE       1
\UART_test:BUART:rx_state_0\/main_9  macrocell16   5240   7725  30432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_test:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024290p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q            macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_counter_load\/main_1  macrocell5    5104   6354  13024290  RISE       1
\UART_test:BUART:rx_counter_load\/q       macrocell5    3350   9704  13024290  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/load   count7cell    2313  12017  13024290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024660p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10816
-------------------------------------   ----- 
End-of-path arrival time (ps)           10816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q                      macrocell11     1250   1250  13024660  RISE       1
\UART_test:BUART:counter_load_not\/main_0           macrocell2      3904   5154  13024660  RISE       1
\UART_test:BUART:counter_load_not\/q                macrocell2      3350   8504  13024660  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2312  10816  13024660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_test:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_test:BUART:sRX:RxSts\/clock
Path slack     : 13025918p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15249
-------------------------------------   ----- 
End-of-path arrival time (ps)           15249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13025918  RISE       1
\UART_test:BUART:rx_status_4\/main_1                 macrocell7      2889   6469  13025918  RISE       1
\UART_test:BUART:rx_status_4\/q                      macrocell7      3350   9819  13025918  RISE       1
\UART_test:BUART:sRX:RxSts\/status_4                 statusicell2    5430  15249  13025918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_test:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_test:BUART:sTX:TxSts\/clock
Path slack     : 13027743p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13424
-------------------------------------   ----- 
End-of-path arrival time (ps)           13424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027743  RISE       1
\UART_test:BUART:tx_status_0\/main_3                 macrocell3      4231   7811  13027743  RISE       1
\UART_test:BUART:tx_status_0\/q                      macrocell3      3350  11161  13027743  RISE       1
\UART_test:BUART:sTX:TxSts\/status_0                 statusicell1    2263  13424  13027743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028200p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  13028200  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6207   7457  13028200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028823p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6834
-------------------------------------   ---- 
End-of-path arrival time (ps)           6834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  13026311  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5584   6834  13028823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_2\/main_3
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13029845p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q       macrocell18   1250   1250  13025288  RISE       1
\UART_test:BUART:rx_state_2\/main_3  macrocell19   7061   8311  13029845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030016p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  13026311  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_0  macrocell21   6890   8140  13030016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_test:BUART:tx_state_0\/main_3
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13030345p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027743  RISE       1
\UART_test:BUART:tx_state_0\/main_3                  macrocell12     4231   7811  13030345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_0\/main_3
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13030397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7760
-------------------------------------   ---- 
End-of-path arrival time (ps)           7760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q       macrocell18   1250   1250  13025288  RISE       1
\UART_test:BUART:rx_state_0\/main_3  macrocell16   6510   7760  13030397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_state_2\/main_2
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13030694p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13028200  RISE       1
\UART_test:BUART:rx_state_2\/main_2   macrocell19   6212   7462  13030694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_test:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030710p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027322  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4756   4946  13030710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_2\/main_0
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13030772p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13026311  RISE       1
\UART_test:BUART:rx_state_2\/main_0    macrocell19   6135   7385  13030772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030991p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q                macrocell16     1250   1250  13024290  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3416   4666  13030991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:pollcount_0\/main_3
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 13031110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell23   1250   1250  13025956  RISE       1
\UART_test:BUART:pollcount_0\/main_3  macrocell23   5796   7046  13031110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_state_0\/main_5
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13031148p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7008
-------------------------------------   ---- 
End-of-path arrival time (ps)           7008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031148  RISE       1
\UART_test:BUART:rx_state_0\/main_5         macrocell16   5068   7008  13031148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13031250p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q         macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_load_fifo\/main_1  macrocell17   5657   6907  13031250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_test:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q                macrocell11     1250   1250  13024660  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3010   4260  13031397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_test:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031431p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q                macrocell12     1250   1250  13024697  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2976   4226  13031431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_test:BUART:txn\/main_3
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13031546p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031546  RISE       1
\UART_test:BUART:txn\/main_3                macrocell10     2240   6610  13031546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031574p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q               macrocell18   1250   1250  13025288  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_2  macrocell21   5333   6583  13031574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:rx_state_0\/main_10
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13031574p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell23   1250   1250  13025956  RISE       1
\UART_test:BUART:rx_state_0\/main_10  macrocell16   5333   6583  13031574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_state_2\/main_5
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13031701p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031148  RISE       1
\UART_test:BUART:rx_state_2\/main_5         macrocell19   4516   6456  13031701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_state_3\/main_2
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13031777p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13028200  RISE       1
\UART_test:BUART:rx_state_3\/main_2   macrocell18   5129   6379  13031777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_status_3\/main_2
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13031779p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13028200  RISE       1
\UART_test:BUART:rx_status_3\/main_2  macrocell24   5128   6378  13031779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_3\/main_1
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13031803p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q       macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_state_3\/main_1  macrocell18   5104   6354  13031803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_0\/main_0
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13032009p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13026311  RISE       1
\UART_test:BUART:rx_state_0\/main_0    macrocell16   4897   6147  13032009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13032095p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q      macrocell11   1250   1250  13024660  RISE       1
\UART_test:BUART:tx_bitclk\/main_0  macrocell14   4812   6062  13032095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13032133p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q      macrocell12   1250   1250  13024697  RISE       1
\UART_test:BUART:tx_bitclk\/main_1  macrocell14   4774   6024  13032133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_status_3\/main_1
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13032208p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q        macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_status_3\/main_1  macrocell24   4698   5948  13032208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_status_3\/main_3
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13032237p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q        macrocell18   1250   1250  13025288  RISE       1
\UART_test:BUART:rx_status_3\/main_3  macrocell24   4670   5920  13032237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_test:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_test:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032329p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032329  RISE       1
\UART_test:BUART:rx_bitclk_enable\/main_0   macrocell20   3888   5828  13032329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13032484p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  13028200  RISE       1
\UART_test:BUART:rx_load_fifo\/main_2  macrocell17   4423   5673  13032484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_state_0\/main_6
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13032498p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032498  RISE       1
\UART_test:BUART:rx_state_0\/main_6         macrocell16   3719   5659  13032498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_state_2\/main_6
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13032499p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032498  RISE       1
\UART_test:BUART:rx_state_2\/main_6         macrocell19   3717   5657  13032499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_state_0\/main_7
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13032501p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032501  RISE       1
\UART_test:BUART:rx_state_0\/main_7         macrocell16   3715   5655  13032501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_state_2\/main_7
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13032502p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032501  RISE       1
\UART_test:BUART:rx_state_2\/main_7         macrocell19   3715   5655  13032502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:pollcount_1\/main_4
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13032530p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell23   1250   1250  13025956  RISE       1
\UART_test:BUART:pollcount_1\/main_4  macrocell22   4377   5627  13032530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:rx_status_3\/main_7
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13032530p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell23   1250   1250  13025956  RISE       1
\UART_test:BUART:rx_status_3\/main_7  macrocell24   4377   5627  13032530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_test:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_test:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032672p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032672  RISE       1
\UART_test:BUART:rx_bitclk_enable\/main_1   macrocell20   3545   5485  13032672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_3\/main_3
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13032801p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q       macrocell18   1250   1250  13025288  RISE       1
\UART_test:BUART:rx_state_3\/main_3  macrocell18   4105   5355  13032801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032894p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q               macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_1  macrocell21   4013   5263  13032894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:txn\/main_6
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13032908p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q  macrocell14   1250   1250  13032908  RISE       1
\UART_test:BUART:txn\/main_6   macrocell10   3999   5249  13032908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:tx_state_1\/main_5
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13032908p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q        macrocell14   1250   1250  13032908  RISE       1
\UART_test:BUART:tx_state_1\/main_5  macrocell11   3999   5249  13032908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:tx_state_0\/main_5
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13032919p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q        macrocell14   1250   1250  13032908  RISE       1
\UART_test:BUART:tx_state_0\/main_5  macrocell12   3988   5238  13032919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_state_2\/main_0
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13033003p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q       macrocell11   1250   1250  13024660  RISE       1
\UART_test:BUART:tx_state_2\/main_0  macrocell13   3904   5154  13033003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_state_2\/main_1
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13033040p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q       macrocell12   1250   1250  13024697  RISE       1
\UART_test:BUART:tx_state_2\/main_1  macrocell13   3867   5117  13033040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_test:BUART:pollcount_0\/main_0
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 13033064p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032329  RISE       1
\UART_test:BUART:pollcount_0\/main_0        macrocell23   3152   5092  13033064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_test:BUART:pollcount_1\/main_0
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13033080p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032329  RISE       1
\UART_test:BUART:pollcount_1\/main_0        macrocell22   3137   5077  13033080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_status_3\/main_4
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13033081p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q        macrocell19   1250   1250  13025600  RISE       1
\UART_test:BUART:rx_status_3\/main_4  macrocell24   3825   5075  13033081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033085p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q         macrocell19   1250   1250  13025600  RISE       1
\UART_test:BUART:rx_load_fifo\/main_4  macrocell17   3822   5072  13033085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_3\/main_4
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033113p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q       macrocell19   1250   1250  13025600  RISE       1
\UART_test:BUART:rx_state_3\/main_4  macrocell18   3793   5043  13033113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_test:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_test:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033278  RISE       1
\UART_test:BUART:rx_bitclk_enable\/main_2   macrocell20   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033440p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q               macrocell19   1250   1250  13025600  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_3  macrocell21   3467   4717  13033440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_0\/main_1
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033497p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q       macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_state_0\/main_1  macrocell16   3410   4660  13033497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:txn\/main_4
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13033538p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q  macrocell13   1250   1250  13026259  RISE       1
\UART_test:BUART:txn\/main_4    macrocell10   3369   4619  13033538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_state_1\/main_3
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13033538p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q       macrocell13   1250   1250  13026259  RISE       1
\UART_test:BUART:tx_state_1\/main_3  macrocell11   3369   4619  13033538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_state_0\/main_4
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13033547p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q       macrocell13   1250   1250  13026259  RISE       1
\UART_test:BUART:tx_state_0\/main_4  macrocell12   3360   4610  13033547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_state_3\/main_5
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033569p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031148  RISE       1
\UART_test:BUART:rx_state_3\/main_5         macrocell18   2648   4588  13033569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031148  RISE       1
\UART_test:BUART:rx_load_fifo\/main_5       macrocell17   2635   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_state_3\/main_6
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032498  RISE       1
\UART_test:BUART:rx_state_3\/main_6         macrocell18   2634   4574  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_state_3\/main_7
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032501  RISE       1
\UART_test:BUART:rx_state_3\/main_7         macrocell18   2631   4571  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_test:BUART:pollcount_0\/main_1
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 13033593p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032672  RISE       1
\UART_test:BUART:pollcount_0\/main_1        macrocell23   2624   4564  13033593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032501  RISE       1
\UART_test:BUART:rx_load_fifo\/main_7       macrocell17   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032498  RISE       1
\UART_test:BUART:rx_load_fifo\/main_6       macrocell17   2618   4558  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_test:BUART:pollcount_1\/main_1
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032672  RISE       1
\UART_test:BUART:pollcount_1\/main_1        macrocell22   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033623p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q         macrocell18   1250   1250  13025288  RISE       1
\UART_test:BUART:rx_load_fifo\/main_3  macrocell17   3284   4534  13033623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_2\/main_1
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13033647p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q       macrocell16   1250   1250  13024290  RISE       1
\UART_test:BUART:rx_state_2\/main_1  macrocell19   3260   4510  13033647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_1\/q
Path End       : \UART_test:BUART:rx_state_0\/main_8
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_1\/q      macrocell22   1250   1250  13028060  RISE       1
\UART_test:BUART:rx_state_0\/main_8  macrocell16   3228   4478  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13033701p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q      macrocell13   1250   1250  13026259  RISE       1
\UART_test:BUART:tx_bitclk\/main_3  macrocell14   3206   4456  13033701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_state_0\/main_2
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13033741p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027322  RISE       1
\UART_test:BUART:tx_state_0\/main_2               macrocell12     4226   4416  13033741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033822p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13026311  RISE       1
\UART_test:BUART:rx_load_fifo\/main_0  macrocell17   3085   4335  13033822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_3\/main_0
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13026311  RISE       1
\UART_test:BUART:rx_state_3\/main_0    macrocell18   3083   4333  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:txn\/main_1
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q  macrocell11   1250   1250  13024660  RISE       1
\UART_test:BUART:txn\/main_1    macrocell10   2996   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_state_1\/main_0
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q       macrocell11   1250   1250  13024660  RISE       1
\UART_test:BUART:tx_state_1\/main_0  macrocell11   2996   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:txn\/main_2
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13033938p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q  macrocell12   1250   1250  13024697  RISE       1
\UART_test:BUART:txn\/main_2    macrocell10   2968   4218  13033938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_state_1\/main_1
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13033938p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q       macrocell12   1250   1250  13024697  RISE       1
\UART_test:BUART:tx_state_1\/main_1  macrocell11   2968   4218  13033938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_status_3\/main_0
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13033950p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13026311  RISE       1
\UART_test:BUART:rx_status_3\/main_0   macrocell24   2956   4206  13033950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:tx_state_2\/main_5
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q        macrocell14   1250   1250  13032908  RISE       1
\UART_test:BUART:tx_state_2\/main_5  macrocell13   2936   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_state_0\/main_0
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13034059p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q       macrocell11   1250   1250  13024660  RISE       1
\UART_test:BUART:tx_state_0\/main_0  macrocell12   2848   4098  13034059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_state_0\/main_1
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13034060p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q       macrocell12   1250   1250  13024697  RISE       1
\UART_test:BUART:tx_state_0\/main_1  macrocell12   2847   4097  13034060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_last\/q
Path End       : \UART_test:BUART:rx_state_2\/main_9
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13034062p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_last\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_last\/q          macrocell25   1250   1250  13034062  RISE       1
\UART_test:BUART:rx_state_2\/main_9  macrocell19   2845   4095  13034062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_state_1\/main_2
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13034114p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027322  RISE       1
\UART_test:BUART:tx_state_1\/main_2               macrocell11     3853   4043  13034114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_0\/main_4
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13034325p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q       macrocell19   1250   1250  13025600  RISE       1
\UART_test:BUART:rx_state_0\/main_4  macrocell16   2582   3832  13034325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_2\/main_4
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13034329p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q       macrocell19   1250   1250  13025600  RISE       1
\UART_test:BUART:rx_state_2\/main_4  macrocell19   2578   3828  13034329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:txn\/q
Path End       : \UART_test:BUART:txn\/main_0
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13034371p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:txn\/q       macrocell10   1250   1250  13034371  RISE       1
\UART_test:BUART:txn\/main_0  macrocell10   2535   3785  13034371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_load_fifo\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034384p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_load_fifo\/q            macrocell17     1250   1250  13027336  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2903   4153  13034384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_1\/q
Path End       : \UART_test:BUART:pollcount_1\/main_2
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_1\/q       macrocell22   1250   1250  13028060  RISE       1
\UART_test:BUART:pollcount_1\/main_2  macrocell22   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_1\/q
Path End       : \UART_test:BUART:rx_status_3\/main_5
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_1\/q       macrocell22   1250   1250  13028060  RISE       1
\UART_test:BUART:rx_status_3\/main_5  macrocell24   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_state_2\/main_3
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q       macrocell13   1250   1250  13026259  RISE       1
\UART_test:BUART:tx_state_2\/main_3  macrocell13   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_state_0\/main_2
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13034611p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13028200  RISE       1
\UART_test:BUART:rx_state_0\/main_2   macrocell16   2296   3546  13034611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_test:BUART:txn\/main_5
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13034771p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3385
-------------------------------------   ---- 
End-of-path arrival time (ps)           3385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034771  RISE       1
\UART_test:BUART:txn\/main_5                      macrocell10     3195   3385  13034771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_test:BUART:tx_state_1\/main_4
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13034771p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3385
-------------------------------------   ---- 
End-of-path arrival time (ps)           3385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034771  RISE       1
\UART_test:BUART:tx_state_1\/main_4               macrocell11     3195   3385  13034771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13034787p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3370
-------------------------------------   ---- 
End-of-path arrival time (ps)           3370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027322  RISE       1
\UART_test:BUART:tx_bitclk\/main_2                macrocell14     3180   3370  13034787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_test:BUART:tx_state_2\/main_4
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13035661p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034771  RISE       1
\UART_test:BUART:tx_state_2\/main_4               macrocell13     2306   2496  13035661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_state_2\/main_2
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13035665p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027322  RISE       1
\UART_test:BUART:tx_state_2\/main_2               macrocell13     2302   2492  13035665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_status_3\/q
Path End       : \UART_test:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_test:BUART:sRX:RxSts\/clock
Path slack     : 13036299p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_status_3\/q       macrocell24    1250   1250  13036299  RISE       1
\UART_test:BUART:sRX:RxSts\/status_3  statusicell2   3618   4868  13036299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

