<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInstrInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="SIEncodingFamily "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInstrInfo.cpp.html'>SIInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIInstrInfo.cpp - SI Instruction Information  ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// SI Implementation of TargetInstrInfo.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="GCNHazardRecognizer.h.html">"GCNHazardRecognizer.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Analysis/MemoryLocation.h.html">"llvm/Analysis/MemoryLocation.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Analysis/ValueTracking.h.html">"llvm/Analysis/ValueTracking.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="67">67</th><td><u>#include <span class='error' title="&apos;AMDGPUGenInstrInfo.inc&apos; file not found">"AMDGPUGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="70">70</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/GET_D16ImageDimIntrinsics_IMPL" data-ref="_M/GET_D16ImageDimIntrinsics_IMPL">GET_D16ImageDimIntrinsics_IMPL</dfn></u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/GET_ImageDimIntrinsicTable_IMPL" data-ref="_M/GET_ImageDimIntrinsicTable_IMPL">GET_ImageDimIntrinsicTable_IMPL</dfn></u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/GET_RsrcIntrinsics_IMPL" data-ref="_M/GET_RsrcIntrinsics_IMPL">GET_RsrcIntrinsics_IMPL</dfn></u></td></tr>
<tr><th id="74">74</th><td><u>#include "AMDGPUGenSearchableTables.inc"</u></td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i  data-doc="BranchOffsetBits">// Must be at least 4 to be able to branch over minimum unconditional branch</i></td></tr>
<tr><th id="80">80</th><td><i  data-doc="BranchOffsetBits">// code. This is only for making it possible to write reasonably small tests for</i></td></tr>
<tr><th id="81">81</th><td><i  data-doc="BranchOffsetBits">// long branches.</i></td></tr>
<tr><th id="82">82</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="83">83</th><td><dfn class="tu decl def" id="BranchOffsetBits" title='BranchOffsetBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="BranchOffsetBits">BranchOffsetBits</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"amdgpu-s-branch-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::ReallyHidden" title='llvm::cl::OptionHidden::ReallyHidden' data-ref="llvm::cl::OptionHidden::ReallyHidden">ReallyHidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>16</var>),</td></tr>
<tr><th id="84">84</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of branch instructions (DEBUG)"</q>));</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIInstrInfo::SIInstrInfo' data-ref="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE">SIInstrInfo</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="1ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1ST">ST</dfn>)</td></tr>
<tr><th id="87">87</th><td>  : AMDGPUGenInstrInfo(AMDGPU::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::AMDGPU&apos;">ADJCALLSTACKUP</span>, AMDGPU::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::AMDGPU&apos;">ADJCALLSTACKDOWN</span>),</td></tr>
<tr><th id="88">88</th><td>    RI(ST), <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>(<a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST">ST</a>) {}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i  data-doc="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="91">91</th><td><i  data-doc="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">// TargetInstrInfo callbacks</i></td></tr>
<tr><th id="92">92</th><td><i  data-doc="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-type='unsigned int getNumOperandsNoGlue(llvm::SDNode * Node)' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="2Node" title='Node' data-type='llvm::SDNode *' data-ref="2Node">Node</dfn>) {</td></tr>
<tr><th id="95">95</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="3N" title='N' data-type='unsigned int' data-ref="3N">N</dfn> = <a class="local col2 ref" href="#2Node" title='Node' data-ref="2Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="96">96</th><td>  <b>while</b> (<a class="local col3 ref" href="#3N" title='N' data-ref="3N">N</a> &amp;&amp; <a class="local col2 ref" href="#2Node" title='Node' data-ref="2Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#3N" title='N' data-ref="3N">N</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="97">97</th><td>    --<a class="local col3 ref" href="#3N" title='N' data-ref="3N">N</a>;</td></tr>
<tr><th id="98">98</th><td>  <b>return</b> <a class="local col3 ref" href="#3N" title='N' data-ref="3N">N</a>;</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i class="doc" data-doc="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">/// Returns true if both nodes have the same value for the given</i></td></tr>
<tr><th id="102">102</th><td><i class="doc" data-doc="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">///        operand<span class="command"> \p</span> <span class="arg">Op,</span> or if both nodes do not have this operand.</i></td></tr>
<tr><th id="103">103</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j" title='nodesHaveSameOperandValue' data-type='bool nodesHaveSameOperandValue(llvm::SDNode * N0, llvm::SDNode * N1, unsigned int OpName)' data-ref="_ZL25nodesHaveSameOperandValuePN4llvm6SDNodeES1_j">nodesHaveSameOperandValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="4N0" title='N0' data-type='llvm::SDNode *' data-ref="4N0">N0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>* <dfn class="local col5 decl" id="5N1" title='N1' data-type='llvm::SDNode *' data-ref="5N1">N1</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6OpName" title='OpName' data-type='unsigned int' data-ref="6OpName">OpName</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="7Opc0" title='Opc0' data-type='unsigned int' data-ref="7Opc0">Opc0</dfn> = <a class="local col4 ref" href="#4N0" title='N0' data-ref="4N0">N0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="105">105</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8Opc1" title='Opc1' data-type='unsigned int' data-ref="8Opc1">Opc1</dfn> = <a class="local col5 ref" href="#5N1" title='N1' data-ref="5N1">N1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>int</em> <dfn class="local col9 decl" id="9Op0Idx" title='Op0Idx' data-type='int' data-ref="9Op0Idx">Op0Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col7 ref" href="#7Opc0" title='Opc0' data-ref="7Opc0">Opc0</a>, <a class="local col6 ref" href="#6OpName" title='OpName' data-ref="6OpName">OpName</a>);</td></tr>
<tr><th id="108">108</th><td>  <em>int</em> <dfn class="local col0 decl" id="10Op1Idx" title='Op1Idx' data-type='int' data-ref="10Op1Idx">Op1Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#8Opc1" title='Opc1' data-ref="8Opc1">Opc1</a>, <a class="local col6 ref" href="#6OpName" title='OpName' data-ref="6OpName">OpName</a>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx">Op0Idx</a> == -<var>1</var> &amp;&amp; <a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx">Op1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <b>if</b> ((<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx">Op0Idx</a> == -<var>1</var> &amp;&amp; <a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx">Op1Idx</a> != -<var>1</var>) ||</td></tr>
<tr><th id="115">115</th><td>      (<a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx">Op1Idx</a> == -<var>1</var> &amp;&amp; <a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx">Op0Idx</a> != -<var>1</var>))</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i>// getNamedOperandIdx returns the index for the MachineInstr's operands,</i></td></tr>
<tr><th id="119">119</th><td><i>  // which includes the result as the first operand. We are indexing into the</i></td></tr>
<tr><th id="120">120</th><td><i>  // MachineSDNode's operands, so we need to skip the result operand to get</i></td></tr>
<tr><th id="121">121</th><td><i>  // the real index.</i></td></tr>
<tr><th id="122">122</th><td>  --<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx">Op0Idx</a>;</td></tr>
<tr><th id="123">123</th><td>  --<a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx">Op1Idx</a>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>return</b> <a class="local col4 ref" href="#4N0" title='N0' data-ref="4N0">N0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#9Op0Idx" title='Op0Idx' data-ref="9Op0Idx">Op0Idx</a>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col5 ref" href="#5N1" title='N1' data-ref="5N1">N1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#10Op1Idx" title='Op1Idx' data-ref="10Op1Idx">Op1Idx</a>);</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::SIInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                                    <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col2 decl" id="12AA" title='AA' data-type='AliasAnalysis *' data-ref="12AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="130">130</th><td>  <i>// TODO: The generic check fails for VALU instructions that should be</i></td></tr>
<tr><th id="131">131</th><td><i>  // rematerializable due to implicit reads of exec. We really want all of the</i></td></tr>
<tr><th id="132">132</th><td><i>  // generic logic for this except for this.</i></td></tr>
<tr><th id="133">133</th><td>  <b>switch</b> (<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>:</td></tr>
<tr><th id="135">135</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e64</span>:</td></tr>
<tr><th id="136">136</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span>:</td></tr>
<tr><th id="137">137</th><td>    <i>// No implicit operands.</i></td></tr>
<tr><th id="138">138</th><td>    <b>return</b> MI.getNumOperands() == MI.getDesc().getNumOperands();</td></tr>
<tr><th id="139">139</th><td>  <b>default</b>:</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::SIInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="13Load0" title='Load0' data-type='llvm::SDNode *' data-ref="13Load0">Load0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="14Load1" title='Load1' data-type='llvm::SDNode *' data-ref="14Load1">Load1</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="15Offset0" title='Offset0' data-type='int64_t &amp;' data-ref="15Offset0">Offset0</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="16Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="16Offset1">Offset1</dfn>) <em>const</em> {</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (!<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || !<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17Opc0" title='Opc0' data-type='unsigned int' data-ref="17Opc0">Opc0</dfn> = <a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="151">151</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18Opc1" title='Opc1' data-type='unsigned int' data-ref="18Opc1">Opc1</dfn> = <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// Make sure both are actually loads.</i></td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc0).mayLoad() || !<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc1).mayLoad())</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo4isDSEt" title='llvm::SIInstrInfo::isDS' data-ref="_ZNK4llvm11SIInstrInfo4isDSEt">isDS</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0">Opc0</a>) &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo4isDSEt" title='llvm::SIInstrInfo::isDS' data-ref="_ZNK4llvm11SIInstrInfo4isDSEt">isDS</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1">Opc1</a>)) {</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>    <i>// FIXME: Handle this case:</i></td></tr>
<tr><th id="160">160</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-use='c' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</a>(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>) != <a class="tu ref" href="#_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-use='c' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</a>(<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>))</td></tr>
<tr><th id="161">161</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <i>// Check base reg.</i></td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="165">165</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>    <i>// Skip read2 / write2 variants for simplicity.</i></td></tr>
<tr><th id="168">168</th><td><i>    // TODO: We should report true if the used offsets are adjacent (excluded</i></td></tr>
<tr><th id="169">169</th><td><i>    // st64 versions).</i></td></tr>
<tr><th id="170">170</th><td>    <em>int</em> <dfn class="local col9 decl" id="19Offset0Idx" title='Offset0Idx' data-type='int' data-ref="19Offset0Idx">Offset0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc0, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="171">171</th><td>    <em>int</em> <dfn class="local col0 decl" id="20Offset1Idx" title='Offset1Idx' data-type='int' data-ref="20Offset1Idx">Offset1Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc1, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="172">172</th><td>    <b>if</b> (<a class="local col9 ref" href="#19Offset0Idx" title='Offset0Idx' data-ref="19Offset0Idx">Offset0Idx</a> == -<var>1</var> || <a class="local col0 ref" href="#20Offset1Idx" title='Offset1Idx' data-ref="20Offset1Idx">Offset1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="173">173</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <i>// XXX - be careful of datalesss loads</i></td></tr>
<tr><th id="176">176</th><td><i>    // getNamedOperandIdx returns the index for MachineInstrs.  Since they</i></td></tr>
<tr><th id="177">177</th><td><i>    // include the output in the operand list, but SDNodes don't, we need to</i></td></tr>
<tr><th id="178">178</th><td><i>    // subtract the index by one.</i></td></tr>
<tr><th id="179">179</th><td>    Offset0Idx -= <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc0).NumDefs;</td></tr>
<tr><th id="180">180</th><td>    Offset1Idx -= <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc1).NumDefs;</td></tr>
<tr><th id="181">181</th><td>    <a class="local col5 ref" href="#15Offset0" title='Offset0' data-ref="15Offset0">Offset0</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#19Offset0Idx" title='Offset0Idx' data-ref="19Offset0Idx">Offset0Idx</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="182">182</th><td>    <a class="local col6 ref" href="#16Offset1" title='Offset1' data-ref="16Offset1">Offset1</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20Offset1Idx" title='Offset1Idx' data-ref="20Offset1Idx">Offset1Idx</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0">Opc0</a>) &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1">Opc1</a>)) {</td></tr>
<tr><th id="187">187</th><td>    <i>// Skip time and cache invalidation instructions.</i></td></tr>
<tr><th id="188">188</th><td>    <b>if</b> (AMDGPU::getNamedOperandIdx(Opc0, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sbase) == -<var>1</var> ||</td></tr>
<tr><th id="189">189</th><td>        AMDGPU::getNamedOperandIdx(Opc1, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sbase) == -<var>1</var>)</td></tr>
<tr><th id="190">190</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getNumOperandsNoGlue(Load0) == getNumOperandsNoGlue(Load1)) ? void (0) : __assert_fail (&quot;getNumOperandsNoGlue(Load0) == getNumOperandsNoGlue(Load1)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 192, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-use='c' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</a>(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>) == <a class="tu ref" href="#_ZL20getNumOperandsNoGluePN4llvm6SDNodeE" title='getNumOperandsNoGlue' data-use='c' data-ref="_ZL20getNumOperandsNoGluePN4llvm6SDNodeE">getNumOperandsNoGlue</a>(<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>));</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>    <i>// Check base reg.</i></td></tr>
<tr><th id="195">195</th><td>    <b>if</b> (<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="196">196</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="21Load0Offset" title='Load0Offset' data-type='const llvm::ConstantSDNode *' data-ref="21Load0Offset">Load0Offset</dfn> =</td></tr>
<tr><th id="199">199</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="200">200</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col2 decl" id="22Load1Offset" title='Load1Offset' data-type='const llvm::ConstantSDNode *' data-ref="22Load1Offset">Load1Offset</dfn> =</td></tr>
<tr><th id="201">201</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21Load0Offset" title='Load0Offset' data-ref="21Load0Offset">Load0Offset</a> || !<a class="local col2 ref" href="#22Load1Offset" title='Load1Offset' data-ref="22Load1Offset">Load1Offset</a>)</td></tr>
<tr><th id="204">204</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <a class="local col5 ref" href="#15Offset0" title='Offset0' data-ref="15Offset0">Offset0</a> = <a class="local col1 ref" href="#21Load0Offset" title='Load0Offset' data-ref="21Load0Offset">Load0Offset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="207">207</th><td>    <a class="local col6 ref" href="#16Offset1" title='Offset1' data-ref="16Offset1">Offset1</a> = <a class="local col2 ref" href="#22Load1Offset" title='Load1Offset' data-ref="22Load1Offset">Load1Offset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="208">208</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i>// MUBUF and MTBUF can access the same addresses.</i></td></tr>
<tr><th id="212">212</th><td>  <b>if</b> ((<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0">Opc0</a>) || <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col7 ref" href="#17Opc0" title='Opc0' data-ref="17Opc0">Opc0</a>)) &amp;&amp; (<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1">Opc1</a>) || <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col8 ref" href="#18Opc1" title='Opc1' data-ref="18Opc1">Opc1</a>))) {</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <i>// MUBUF and MTBUF have vaddr at different indices.</i></td></tr>
<tr><th id="215">215</th><td>    <b>if</b> (!nodesHaveSameOperandValue(Load0, Load1, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset) ||</td></tr>
<tr><th id="216">216</th><td>        !nodesHaveSameOperandValue(Load0, Load1, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr) ||</td></tr>
<tr><th id="217">217</th><td>        !nodesHaveSameOperandValue(Load0, Load1, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc))</td></tr>
<tr><th id="218">218</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <em>int</em> <dfn class="local col3 decl" id="23OffIdx0" title='OffIdx0' data-type='int' data-ref="23OffIdx0">OffIdx0</dfn> = AMDGPU::getNamedOperandIdx(Opc0, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="221">221</th><td>    <em>int</em> <dfn class="local col4 decl" id="24OffIdx1" title='OffIdx1' data-type='int' data-ref="24OffIdx1">OffIdx1</dfn> = AMDGPU::getNamedOperandIdx(Opc1, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (<a class="local col3 ref" href="#23OffIdx0" title='OffIdx0' data-ref="23OffIdx0">OffIdx0</a> == -<var>1</var> || <a class="local col4 ref" href="#24OffIdx1" title='OffIdx1' data-ref="24OffIdx1">OffIdx1</a> == -<var>1</var>)</td></tr>
<tr><th id="224">224</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <i>// getNamedOperandIdx returns the index for MachineInstrs.  Since they</i></td></tr>
<tr><th id="227">227</th><td><i>    // include the output in the operand list, but SDNodes don't, we need to</i></td></tr>
<tr><th id="228">228</th><td><i>    // subtract the index by one.</i></td></tr>
<tr><th id="229">229</th><td>    OffIdx0 -= <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc0).NumDefs;</td></tr>
<tr><th id="230">230</th><td>    OffIdx1 -= <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc1).NumDefs;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="25Off0" title='Off0' data-type='llvm::SDValue' data-ref="25Off0">Off0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#13Load0" title='Load0' data-ref="13Load0">Load0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#23OffIdx0" title='OffIdx0' data-ref="23OffIdx0">OffIdx0</a>);</td></tr>
<tr><th id="233">233</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="26Off1" title='Off1' data-type='llvm::SDValue' data-ref="26Off1">Off1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#14Load1" title='Load1' data-ref="14Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#24OffIdx1" title='OffIdx1' data-ref="24OffIdx1">OffIdx1</a>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <i>// The offset might be a FrameIndexSDNode.</i></td></tr>
<tr><th id="236">236</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#25Off0" title='Off0' data-ref="25Off0">Off0</a>) || !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#26Off1" title='Off1' data-ref="26Off1">Off1</a>))</td></tr>
<tr><th id="237">237</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <a class="local col5 ref" href="#15Offset0" title='Offset0' data-ref="15Offset0">Offset0</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#25Off0" title='Off0' data-ref="25Off0">Off0</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="240">240</th><td>    <a class="local col6 ref" href="#16Offset1" title='Offset1' data-ref="16Offset1">Offset1</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#26Off1" title='Off1' data-ref="26Off1">Off1</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="245">245</th><td>}</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isStride64j" title='isStride64' data-type='bool isStride64(unsigned int Opc)' data-ref="_ZL10isStride64j">isStride64</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Opc" title='Opc' data-type='unsigned int' data-ref="27Opc">Opc</dfn>) {</td></tr>
<tr><th id="248">248</th><td>  <b>switch</b> (<a class="local col7 ref" href="#27Opc" title='Opc' data-ref="27Opc">Opc</a>) {</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ2ST64_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2ST64_B32</span>:</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ2ST64_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2ST64_B64</span>:</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2ST64_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2ST64_B32</span>:</td></tr>
<tr><th id="252">252</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2ST64_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2ST64_B64</span>:</td></tr>
<tr><th id="253">253</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="254">254</th><td>  <b>default</b>:</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::SIInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="28LdSt">LdSt</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="29BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="29BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="30Offset" title='Offset' data-type='int64_t &amp;' data-ref="30Offset">Offset</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="31TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="263">263</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32Opc" title='Opc' data-type='unsigned int' data-ref="32Opc">Opc</dfn> = <a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="266">266</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="33OffsetImm" title='OffsetImm' data-type='const llvm::MachineOperand *' data-ref="33OffsetImm">OffsetImm</dfn> =</td></tr>
<tr><th id="267">267</th><td>        getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col3 ref" href="#33OffsetImm" title='OffsetImm' data-ref="33OffsetImm">OffsetImm</a>) {</td></tr>
<tr><th id="269">269</th><td>      <i>// Normal, single offset LDS instruction.</i></td></tr>
<tr><th id="270">270</th><td>      BaseOp = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr);</td></tr>
<tr><th id="271">271</th><td>      <i>// TODO: ds_consume/ds_append use M0 for the base address. Is it safe to</i></td></tr>
<tr><th id="272">272</th><td><i>      // report that here?</i></td></tr>
<tr><th id="273">273</th><td>      <b>if</b> (!<a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a>)</td></tr>
<tr><th id="274">274</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>      <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset">Offset</a> = <a class="local col3 ref" href="#33OffsetImm" title='OffsetImm' data-ref="33OffsetImm">OffsetImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="277">277</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseOp-&gt;isReg() &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register.&quot;) ? void (0) : __assert_fail (&quot;BaseOp-&gt;isReg() &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="278">278</th><td>                                <q>"operands of type register."</q>);</td></tr>
<tr><th id="279">279</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="280">280</th><td>    }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <i>// The 2 offset instructions use offset0 and offset1 instead. We can treat</i></td></tr>
<tr><th id="283">283</th><td><i>    // these as a load with a single offset if the 2 offsets are consecutive. We</i></td></tr>
<tr><th id="284">284</th><td><i>    // will use this for some partially aligned loads.</i></td></tr>
<tr><th id="285">285</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="34Offset0Imm" title='Offset0Imm' data-type='const llvm::MachineOperand *' data-ref="34Offset0Imm">Offset0Imm</dfn> =</td></tr>
<tr><th id="286">286</th><td>        getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset0);</td></tr>
<tr><th id="287">287</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="35Offset1Imm" title='Offset1Imm' data-type='const llvm::MachineOperand *' data-ref="35Offset1Imm">Offset1Imm</dfn> =</td></tr>
<tr><th id="288">288</th><td>        getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset1);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="36Offset0" title='Offset0' data-type='uint8_t' data-ref="36Offset0">Offset0</dfn> = <a class="local col4 ref" href="#34Offset0Imm" title='Offset0Imm' data-ref="34Offset0Imm">Offset0Imm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="291">291</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="37Offset1" title='Offset1' data-type='uint8_t' data-ref="37Offset1">Offset1</dfn> = <a class="local col5 ref" href="#35Offset1Imm" title='Offset1Imm' data-ref="35Offset1Imm">Offset1Imm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <b>if</b> (<a class="local col7 ref" href="#37Offset1" title='Offset1' data-ref="37Offset1">Offset1</a> &gt; <a class="local col6 ref" href="#36Offset0" title='Offset0' data-ref="36Offset0">Offset0</a> &amp;&amp; <a class="local col7 ref" href="#37Offset1" title='Offset1' data-ref="37Offset1">Offset1</a> - <a class="local col6 ref" href="#36Offset0" title='Offset0' data-ref="36Offset0">Offset0</a> == <var>1</var>) {</td></tr>
<tr><th id="294">294</th><td>      <i>// Each of these offsets is in element sized units, so we need to convert</i></td></tr>
<tr><th id="295">295</th><td><i>      // to bytes of the individual reads.</i></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="38EltSize" title='EltSize' data-type='unsigned int' data-ref="38EltSize">EltSize</dfn>;</td></tr>
<tr><th id="298">298</th><td>      <b>if</b> (<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="299">299</th><td>        <a class="local col8 ref" href="#38EltSize" title='EltSize' data-ref="38EltSize">EltSize</a> = <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="member" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>, <var>0</var>)) / <var>16</var>;</td></tr>
<tr><th id="300">300</th><td>      <b>else</b> {</td></tr>
<tr><th id="301">301</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LdSt.mayStore()) ? void (0) : __assert_fail (&quot;LdSt.mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 301, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="302">302</th><td>        <em>int</em> <dfn class="local col9 decl" id="39Data0Idx" title='Data0Idx' data-type='int' data-ref="39Data0Idx">Data0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data0);</td></tr>
<tr><th id="303">303</th><td>        <a class="local col8 ref" href="#38EltSize" title='EltSize' data-ref="38EltSize">EltSize</a> = <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="member" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>, <a class="local col9 ref" href="#39Data0Idx" title='Data0Idx' data-ref="39Data0Idx">Data0Idx</a>)) / <var>8</var>;</td></tr>
<tr><th id="304">304</th><td>      }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL10isStride64j" title='isStride64' data-use='c' data-ref="_ZL10isStride64j">isStride64</a>(<a class="local col2 ref" href="#32Opc" title='Opc' data-ref="32Opc">Opc</a>))</td></tr>
<tr><th id="307">307</th><td>        <a class="local col8 ref" href="#38EltSize" title='EltSize' data-ref="38EltSize">EltSize</a> *= <var>64</var>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>      BaseOp = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr);</td></tr>
<tr><th id="310">310</th><td>      <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset">Offset</a> = <a class="local col8 ref" href="#38EltSize" title='EltSize' data-ref="38EltSize">EltSize</a> * <a class="local col6 ref" href="#36Offset0" title='Offset0' data-ref="36Offset0">Offset0</a>;</td></tr>
<tr><th id="311">311</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseOp-&gt;isReg() &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register.&quot;) ? void (0) : __assert_fail (&quot;BaseOp-&gt;isReg() &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 312, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="312">312</th><td>                                <q>"operands of type register."</q>);</td></tr>
<tr><th id="313">313</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="320">320</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="40SOffset" title='SOffset' data-type='const llvm::MachineOperand *' data-ref="40SOffset">SOffset</dfn> = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset);</td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (<a class="local col0 ref" href="#40SOffset" title='SOffset' data-ref="40SOffset">SOffset</a> &amp;&amp; <a class="local col0 ref" href="#40SOffset" title='SOffset' data-ref="40SOffset">SOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="322">322</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="41AddrReg" title='AddrReg' data-type='const llvm::MachineOperand *' data-ref="41AddrReg">AddrReg</dfn> = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="325">325</th><td>    <b>if</b> (!<a class="local col1 ref" href="#41AddrReg" title='AddrReg' data-ref="41AddrReg">AddrReg</a>)</td></tr>
<tr><th id="326">326</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="42OffsetImm" title='OffsetImm' data-type='const llvm::MachineOperand *' data-ref="42OffsetImm">OffsetImm</dfn> =</td></tr>
<tr><th id="329">329</th><td>        getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="330">330</th><td>    <a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a> = <a class="local col1 ref" href="#41AddrReg" title='AddrReg' data-ref="41AddrReg">AddrReg</a>;</td></tr>
<tr><th id="331">331</th><td>    <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset">Offset</a> = <a class="local col2 ref" href="#42OffsetImm" title='OffsetImm' data-ref="42OffsetImm">OffsetImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="local col0 ref" href="#40SOffset" title='SOffset' data-ref="40SOffset">SOffset</a>) <i>// soffset can be an inline immediate.</i></td></tr>
<tr><th id="334">334</th><td>      <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset">Offset</a> += <a class="local col0 ref" href="#40SOffset" title='SOffset' data-ref="40SOffset">SOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseOp-&gt;isReg() &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register.&quot;) ? void (0) : __assert_fail (&quot;BaseOp-&gt;isReg() &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 337, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="337">337</th><td>                              <q>"operands of type register."</q>);</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="339">339</th><td>  }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="342">342</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="43OffsetImm" title='OffsetImm' data-type='const llvm::MachineOperand *' data-ref="43OffsetImm">OffsetImm</dfn> =</td></tr>
<tr><th id="343">343</th><td>        getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="344">344</th><td>    <b>if</b> (!<a class="local col3 ref" href="#43OffsetImm" title='OffsetImm' data-ref="43OffsetImm">OffsetImm</a>)</td></tr>
<tr><th id="345">345</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="44SBaseReg" title='SBaseReg' data-type='const llvm::MachineOperand *' data-ref="44SBaseReg">SBaseReg</dfn> = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sbase);</td></tr>
<tr><th id="348">348</th><td>    <a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a> = <a class="local col4 ref" href="#44SBaseReg" title='SBaseReg' data-ref="44SBaseReg">SBaseReg</a>;</td></tr>
<tr><th id="349">349</th><td>    <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset">Offset</a> = <a class="local col3 ref" href="#43OffsetImm" title='OffsetImm' data-ref="43OffsetImm">OffsetImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="350">350</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseOp-&gt;isReg() &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register.&quot;) ? void (0) : __assert_fail (&quot;BaseOp-&gt;isReg() &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 351, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="351">351</th><td>                              <q>"operands of type register."</q>);</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col8 ref" href="#28LdSt" title='LdSt' data-ref="28LdSt">LdSt</a>)) {</td></tr>
<tr><th id="356">356</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="45VAddr" title='VAddr' data-type='const llvm::MachineOperand *' data-ref="45VAddr">VAddr</dfn> = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="local col5 ref" href="#45VAddr" title='VAddr' data-ref="45VAddr">VAddr</a>) {</td></tr>
<tr><th id="358">358</th><td>      <i>// Can't analyze 2 offsets.</i></td></tr>
<tr><th id="359">359</th><td>      <b>if</b> (getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::saddr))</td></tr>
<tr><th id="360">360</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>      <a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a> = <a class="local col5 ref" href="#45VAddr" title='VAddr' data-ref="45VAddr">VAddr</a>;</td></tr>
<tr><th id="363">363</th><td>    } <b>else</b> {</td></tr>
<tr><th id="364">364</th><td>      <i>// scratch instructions have either vaddr or saddr.</i></td></tr>
<tr><th id="365">365</th><td>      BaseOp = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::saddr);</td></tr>
<tr><th id="366">366</th><td>    }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>    Offset = getNamedOperand(LdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm();</td></tr>
<tr><th id="369">369</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseOp-&gt;isReg() &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register.&quot;) ? void (0) : __assert_fail (&quot;BaseOp-&gt;isReg() &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 370, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29BaseOp" title='BaseOp' data-ref="29BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="370">370</th><td>                              <q>"operands of type register."</q>);</td></tr>
<tr><th id="371">371</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="372">372</th><td>  }</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrERKNS_14MachineOperandES2_S5_" title='memOpsHaveSameBasePtr' data-type='bool memOpsHaveSameBasePtr(const llvm::MachineInstr &amp; MI1, const llvm::MachineOperand &amp; BaseOp1, const llvm::MachineInstr &amp; MI2, const llvm::MachineOperand &amp; BaseOp2)' data-ref="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrERKNS_14MachineOperandES2_S5_">memOpsHaveSameBasePtr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="46MI1">MI1</dfn>,</td></tr>
<tr><th id="378">378</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="47BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="47BaseOp1">BaseOp1</dfn>,</td></tr>
<tr><th id="379">379</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="48MI2">MI2</dfn>,</td></tr>
<tr><th id="380">380</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="49BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="49BaseOp2">BaseOp2</dfn>) {</td></tr>
<tr><th id="381">381</th><td>  <i>// Support only base operands with base registers.</i></td></tr>
<tr><th id="382">382</th><td><i>  // Note: this could be extended to support FI operands.</i></td></tr>
<tr><th id="383">383</th><td>  <b>if</b> (!<a class="local col7 ref" href="#47BaseOp1" title='BaseOp1' data-ref="47BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#49BaseOp2" title='BaseOp2' data-ref="49BaseOp2">BaseOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <b>if</b> (<a class="local col7 ref" href="#47BaseOp1" title='BaseOp1' data-ref="47BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col9 ref" href="#49BaseOp2" title='BaseOp2' data-ref="49BaseOp2">BaseOp2</a>))</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (!<a class="local col6 ref" href="#46MI1" title='MI1' data-ref="46MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() || !<a class="local col8 ref" href="#48MI2" title='MI2' data-ref="48MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <em>auto</em> <dfn class="local col0 decl" id="50MO1" title='MO1' data-type='llvm::MachineMemOperand *' data-ref="50MO1">MO1</dfn> = *<a class="local col6 ref" href="#46MI1" title='MI1' data-ref="46MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="393">393</th><td>  <em>auto</em> <dfn class="local col1 decl" id="51MO2" title='MO2' data-type='llvm::MachineMemOperand *' data-ref="51MO2">MO2</dfn> = *<a class="local col8 ref" href="#48MI2" title='MI2' data-ref="48MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="local col0 ref" href="#50MO1" title='MO1' data-ref="50MO1">MO1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>() != <a class="local col1 ref" href="#51MO2" title='MO2' data-ref="51MO2">MO2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>())</td></tr>
<tr><th id="395">395</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <em>auto</em> <dfn class="local col2 decl" id="52Base1" title='Base1' data-type='const llvm::Value *' data-ref="52Base1">Base1</dfn> = <a class="local col0 ref" href="#50MO1" title='MO1' data-ref="50MO1">MO1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="398">398</th><td>  <em>auto</em> <dfn class="local col3 decl" id="53Base2" title='Base2' data-type='const llvm::Value *' data-ref="53Base2">Base2</dfn> = <a class="local col1 ref" href="#51MO2" title='MO2' data-ref="51MO2">MO2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="399">399</th><td>  <b>if</b> (!<a class="local col2 ref" href="#52Base1" title='Base1' data-ref="52Base1">Base1</a> || !<a class="local col3 ref" href="#53Base2" title='Base2' data-ref="53Base2">Base2</a>)</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="401">401</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="54MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="54MF">MF</dfn> = *<a class="local col6 ref" href="#46MI1" title='MI1' data-ref="46MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="402">402</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col5 decl" id="55DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="55DL">DL</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="403">403</th><td>  <a class="local col2 ref" href="#52Base1" title='Base1' data-ref="52Base1">Base1</a> = <a class="ref" href="../../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm19GetUnderlyingObjectEPKNS_5ValueERKNS_10DataLayoutEj" title='llvm::GetUnderlyingObject' data-ref="_ZN4llvm19GetUnderlyingObjectEPKNS_5ValueERKNS_10DataLayoutEj">GetUnderlyingObject</a>(<a class="local col2 ref" href="#52Base1" title='Base1' data-ref="52Base1">Base1</a>, <a class="local col5 ref" href="#55DL" title='DL' data-ref="55DL">DL</a>);</td></tr>
<tr><th id="404">404</th><td>  <a class="local col3 ref" href="#53Base2" title='Base2' data-ref="53Base2">Base2</a> = <a class="ref" href="../../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm19GetUnderlyingObjectEPKNS_5ValueERKNS_10DataLayoutEj" title='llvm::GetUnderlyingObject' data-ref="_ZN4llvm19GetUnderlyingObjectEPKNS_5ValueERKNS_10DataLayoutEj">GetUnderlyingObject</a>(<a class="local col2 ref" href="#52Base1" title='Base1' data-ref="52Base1">Base1</a>, <a class="local col5 ref" href="#55DL" title='DL' data-ref="55DL">DL</a>);</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>&gt;(<a class="local col2 ref" href="#52Base1" title='Base1' data-ref="52Base1">Base1</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>&gt;(<a class="local col3 ref" href="#53Base2" title='Base2' data-ref="53Base2">Base2</a>))</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <b>return</b> <a class="local col2 ref" href="#52Base1" title='Base1' data-ref="52Base1">Base1</a> == <a class="local col3 ref" href="#53Base2" title='Base2' data-ref="53Base2">Base2</a>;</td></tr>
<tr><th id="410">410</th><td>}</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j" title='llvm::SIInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j">shouldClusterMemOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="56BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="56BaseOp1">BaseOp1</dfn>,</td></tr>
<tr><th id="413">413</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="57BaseOp2">BaseOp2</dfn>,</td></tr>
<tr><th id="414">414</th><td>                                      <em>unsigned</em> <dfn class="local col8 decl" id="58NumLoads" title='NumLoads' data-type='unsigned int' data-ref="58NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59FirstLdSt" title='FirstLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="59FirstLdSt">FirstLdSt</dfn> = *<a class="local col6 ref" href="#56BaseOp1" title='BaseOp1' data-ref="56BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="416">416</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60SecondLdSt" title='SecondLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="60SecondLdSt">SecondLdSt</dfn> = *<a class="local col7 ref" href="#57BaseOp2" title='BaseOp2' data-ref="57BaseOp2">BaseOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrERKNS_14MachineOperandES2_S5_" title='memOpsHaveSameBasePtr' data-use='c' data-ref="_ZL21memOpsHaveSameBasePtrRKN4llvm12MachineInstrERKNS_14MachineOperandES2_S5_">memOpsHaveSameBasePtr</a>(<a class="local col9 ref" href="#59FirstLdSt" title='FirstLdSt' data-ref="59FirstLdSt">FirstLdSt</a>, <a class="local col6 ref" href="#56BaseOp1" title='BaseOp1' data-ref="56BaseOp1">BaseOp1</a>, <a class="local col0 ref" href="#60SecondLdSt" title='SecondLdSt' data-ref="60SecondLdSt">SecondLdSt</a>, <a class="local col7 ref" href="#57BaseOp2" title='BaseOp2' data-ref="57BaseOp2">BaseOp2</a>))</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="61FirstDst" title='FirstDst' data-type='const llvm::MachineOperand *' data-ref="61FirstDst">FirstDst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="62SecondDst" title='SecondDst' data-type='const llvm::MachineOperand *' data-ref="62SecondDst">SecondDst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <b>if</b> ((<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col9 ref" href="#59FirstLdSt" title='FirstLdSt' data-ref="59FirstLdSt">FirstLdSt</a>) &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col0 ref" href="#60SecondLdSt" title='SecondLdSt' data-ref="60SecondLdSt">SecondLdSt</a>)) ||</td></tr>
<tr><th id="425">425</th><td>      (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col9 ref" href="#59FirstLdSt" title='FirstLdSt' data-ref="59FirstLdSt">FirstLdSt</a>) &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col0 ref" href="#60SecondLdSt" title='SecondLdSt' data-ref="60SecondLdSt">SecondLdSt</a>)) ||</td></tr>
<tr><th id="426">426</th><td>      (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col9 ref" href="#59FirstLdSt" title='FirstLdSt' data-ref="59FirstLdSt">FirstLdSt</a>) &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col0 ref" href="#60SecondLdSt" title='SecondLdSt' data-ref="60SecondLdSt">SecondLdSt</a>))) {</td></tr>
<tr><th id="427">427</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="63MaxGlobalLoadCluster" title='MaxGlobalLoadCluster' data-type='const unsigned int' data-ref="63MaxGlobalLoadCluster">MaxGlobalLoadCluster</dfn> = <var>6</var>;</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col8 ref" href="#58NumLoads" title='NumLoads' data-ref="58NumLoads">NumLoads</a> &gt; <a class="local col3 ref" href="#63MaxGlobalLoadCluster" title='MaxGlobalLoadCluster' data-ref="63MaxGlobalLoadCluster">MaxGlobalLoadCluster</a>)</td></tr>
<tr><th id="429">429</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>    FirstDst = getNamedOperand(FirstLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="432">432</th><td>    <b>if</b> (!FirstDst)</td></tr>
<tr><th id="433">433</th><td>      FirstDst = getNamedOperand(FirstLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="434">434</th><td>    SecondDst = getNamedOperand(SecondLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (!SecondDst)</td></tr>
<tr><th id="436">436</th><td>      SecondDst = getNamedOperand(SecondLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="437">437</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col9 ref" href="#59FirstLdSt" title='FirstLdSt' data-ref="59FirstLdSt">FirstLdSt</a>) &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col0 ref" href="#60SecondLdSt" title='SecondLdSt' data-ref="60SecondLdSt">SecondLdSt</a>)) {</td></tr>
<tr><th id="438">438</th><td>    FirstDst = getNamedOperand(FirstLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="439">439</th><td>    SecondDst = getNamedOperand(SecondLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="440">440</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col9 ref" href="#59FirstLdSt" title='FirstLdSt' data-ref="59FirstLdSt">FirstLdSt</a>) &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col0 ref" href="#60SecondLdSt" title='SecondLdSt' data-ref="60SecondLdSt">SecondLdSt</a>)) {</td></tr>
<tr><th id="441">441</th><td>    FirstDst = getNamedOperand(FirstLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="442">442</th><td>    SecondDst = getNamedOperand(SecondLdSt, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="443">443</th><td>  }</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61FirstDst" title='FirstDst' data-ref="61FirstDst">FirstDst</a> || !<a class="local col2 ref" href="#62SecondDst" title='SecondDst' data-ref="62SecondDst">SecondDst</a>)</td></tr>
<tr><th id="446">446</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <i>// Try to limit clustering based on the total number of bytes loaded</i></td></tr>
<tr><th id="449">449</th><td><i>  // rather than the number of instructions.  This is done to help reduce</i></td></tr>
<tr><th id="450">450</th><td><i>  // register pressure.  The method used is somewhat inexact, though,</i></td></tr>
<tr><th id="451">451</th><td><i>  // because it assumes that all loads in the cluster will load the</i></td></tr>
<tr><th id="452">452</th><td><i>  // same number of bytes as FirstLdSt.</i></td></tr>
<tr><th id="453">453</th><td><i></i></td></tr>
<tr><th id="454">454</th><td><i>  // The unit of this value is bytes.</i></td></tr>
<tr><th id="455">455</th><td><i>  // FIXME: This needs finer tuning.</i></td></tr>
<tr><th id="456">456</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64LoadClusterThreshold" title='LoadClusterThreshold' data-type='unsigned int' data-ref="64LoadClusterThreshold">LoadClusterThreshold</dfn> = <var>16</var>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="65MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="65MRI">MRI</dfn> =</td></tr>
<tr><th id="459">459</th><td>      <a class="local col9 ref" href="#59FirstLdSt" title='FirstLdSt' data-ref="59FirstLdSt">FirstLdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="66Reg" title='Reg' data-type='const unsigned int' data-ref="66Reg">Reg</dfn> = <a class="local col1 ref" href="#61FirstDst" title='FirstDst' data-ref="61FirstDst">FirstDst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="67DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="67DstRC">DstRC</dfn> = TargetRegisterInfo::isVirtualRegister(Reg)</td></tr>
<tr><th id="464">464</th><td>                                         ? MRI.getRegClass(Reg)</td></tr>
<tr><th id="465">465</th><td>                                         : RI.getPhysRegClass(Reg);</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>return</b> (NumLoads * (RI.getRegSizeInBits(*DstRC) / <var>8</var>)) &lt;= LoadClusterThreshold;</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i>// FIXME: This behaves strangely. If, for example, you have 32 load + stores,</i></td></tr>
<tr><th id="471">471</th><td><i>// the first 16 loads will be interleaved with the stores, and the next 16 will</i></td></tr>
<tr><th id="472">472</th><td><i>// be clustered as expected. It should really split into 2 16 store batches.</i></td></tr>
<tr><th id="473">473</th><td><i>//</i></td></tr>
<tr><th id="474">474</th><td><i>// Loads are clustered until this returns false, rather than trying to schedule</i></td></tr>
<tr><th id="475">475</th><td><i>// groups of stores. This also means we have to deal with saying different</i></td></tr>
<tr><th id="476">476</th><td><i>// address space loads should be clustered, and ones which might cause bank</i></td></tr>
<tr><th id="477">477</th><td><i>// conflicts.</i></td></tr>
<tr><th id="478">478</th><td><i>//</i></td></tr>
<tr><th id="479">479</th><td><i>// This might be deprecated so it might not be worth that much effort to fix.</i></td></tr>
<tr><th id="480">480</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::SIInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="68Load0" title='Load0' data-type='llvm::SDNode *' data-ref="68Load0">Load0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="69Load1" title='Load1' data-type='llvm::SDNode *' data-ref="69Load1">Load1</dfn>,</td></tr>
<tr><th id="481">481</th><td>                                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="70Offset0" title='Offset0' data-type='int64_t' data-ref="70Offset0">Offset0</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="71Offset1" title='Offset1' data-type='int64_t' data-ref="71Offset1">Offset1</dfn>,</td></tr>
<tr><th id="482">482</th><td>                                          <em>unsigned</em> <dfn class="local col2 decl" id="72NumLoads" title='NumLoads' data-type='unsigned int' data-ref="72NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="483">483</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset1 &gt; Offset0 &amp;&amp; &quot;Second offset should be larger than first offset!&quot;) ? void (0) : __assert_fail (&quot;Offset1 &gt; Offset0 &amp;&amp; \&quot;Second offset should be larger than first offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 484, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#71Offset1" title='Offset1' data-ref="71Offset1">Offset1</a> &gt; <a class="local col0 ref" href="#70Offset0" title='Offset0' data-ref="70Offset0">Offset0</a> &amp;&amp;</td></tr>
<tr><th id="484">484</th><td>         <q>"Second offset should be larger than first offset!"</q>);</td></tr>
<tr><th id="485">485</th><td>  <i>// If we have less than 16 loads in a row, and the offsets are within 64</i></td></tr>
<tr><th id="486">486</th><td><i>  // bytes, then schedule together.</i></td></tr>
<tr><th id="487">487</th><td><i></i></td></tr>
<tr><th id="488">488</th><td><i>  // A cacheline is 64 bytes (for global memory).</i></td></tr>
<tr><th id="489">489</th><td>  <b>return</b> (<a class="local col2 ref" href="#72NumLoads" title='NumLoads' data-ref="72NumLoads">NumLoads</a> &lt;= <var>16</var> &amp;&amp; (<a class="local col1 ref" href="#71Offset1" title='Offset1' data-ref="71Offset1">Offset1</a> - <a class="local col0 ref" href="#70Offset0" title='Offset0' data-ref="70Offset0">Offset0</a>) &lt; <var>64</var>);</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='reportIllegalCopy' data-type='void reportIllegalCopy(const llvm::SIInstrInfo * TII, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, const llvm::DebugLoc &amp; DL, unsigned int DestReg, unsigned int SrcReg, bool KillSrc)' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">reportIllegalCopy</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="73TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="73TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="74MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="74MBB">MBB</dfn>,</td></tr>
<tr><th id="493">493</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="75MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="75MI">MI</dfn>,</td></tr>
<tr><th id="494">494</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="76DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="76DL">DL</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="77DestReg" title='DestReg' data-type='unsigned int' data-ref="77DestReg">DestReg</dfn>,</td></tr>
<tr><th id="495">495</th><td>                              <em>unsigned</em> <dfn class="local col8 decl" id="78SrcReg" title='SrcReg' data-type='unsigned int' data-ref="78SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="79KillSrc" title='KillSrc' data-type='bool' data-ref="79KillSrc">KillSrc</dfn>) {</td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="80MF" title='MF' data-type='llvm::MachineFunction *' data-ref="80MF">MF</dfn> = <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="497">497</th><td>  <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col1 decl" id="81IllegalCopy" title='IllegalCopy' data-type='llvm::DiagnosticInfoUnsupported' data-ref="81IllegalCopy">IllegalCopy</dfn><a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(),</td></tr>
<tr><th id="498">498</th><td>                                        <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"illegal SGPR to VGPR copy"</q>,</td></tr>
<tr><th id="499">499</th><td>                                        <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col6 ref" href="#76DL" title='DL' data-ref="76DL">DL</a>, <a class="enum" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticSeverity::DS_Error" title='llvm::DiagnosticSeverity::DS_Error' data-ref="llvm::DiagnosticSeverity::DS_Error">DS_Error</a>);</td></tr>
<tr><th id="500">500</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col2 decl" id="82C" title='C' data-type='llvm::LLVMContext &amp;' data-ref="82C">C</dfn> = <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="501">501</th><td>  <a class="local col2 ref" href="#82C" title='C' data-ref="82C">C</a>.<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col1 ref" href="#81IllegalCopy" title='IllegalCopy' data-ref="81IllegalCopy">IllegalCopy</a>);</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;SI_ILLEGAL_COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_ILLEGAL_COPY</span>), DestReg)</td></tr>
<tr><th id="504">504</th><td>    .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::SIInstrInfo::copyPhysReg' data-ref="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="83MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="83MBB">MBB</dfn>,</td></tr>
<tr><th id="508">508</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="84MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="84MI">MI</dfn>,</td></tr>
<tr><th id="509">509</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="85DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="85DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86DestReg" title='DestReg' data-type='unsigned int' data-ref="86DestReg">DestReg</dfn>,</td></tr>
<tr><th id="510">510</th><td>                              <em>unsigned</em> <dfn class="local col7 decl" id="87SrcReg" title='SrcReg' data-type='unsigned int' data-ref="87SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="88KillSrc" title='KillSrc' data-type='bool' data-ref="88KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="511">511</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="89RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="89RC">RC</dfn> = RI.getPhysRegClass(DestReg);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (RC == &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>) {</td></tr>
<tr><th id="514">514</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::VGPR_32RegClass.contains(SrcReg) || AMDGPU::SReg_32RegClass.contains(SrcReg)) ? void (0) : __assert_fail (&quot;AMDGPU::VGPR_32RegClass.contains(SrcReg) || AMDGPU::SReg_32RegClass.contains(SrcReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 515, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>.contains(SrcReg) ||</td></tr>
<tr><th id="515">515</th><td>           AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>.contains(SrcReg));</td></tr>
<tr><th id="516">516</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), DestReg)</td></tr>
<tr><th id="517">517</th><td>      .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="518">518</th><td>    <b>return</b>;</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <b>if</b> (RC == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span> ||</td></tr>
<tr><th id="522">522</th><td>      RC == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>) {</td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (SrcReg == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>) {</td></tr>
<tr><th id="524">524</th><td>      BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B32</span>), DestReg)</td></tr>
<tr><th id="525">525</th><td>          .addImm(-<var>1</var>)</td></tr>
<tr><th id="526">526</th><td>          .addImm(<var>0</var>);</td></tr>
<tr><th id="527">527</th><td>      <b>return</b>;</td></tr>
<tr><th id="528">528</th><td>    }</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>    <b>if</b> (!AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="531">531</th><td>      <a class="tu ref" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>, <a class="local col5 ref" href="#85DL" title='DL' data-ref="85DL">DL</a>, <a class="local col6 ref" href="#86DestReg" title='DestReg' data-ref="86DestReg">DestReg</a>, <a class="local col7 ref" href="#87SrcReg" title='SrcReg' data-ref="87SrcReg">SrcReg</a>, <a class="local col8 ref" href="#88KillSrc" title='KillSrc' data-ref="88KillSrc">KillSrc</a>);</td></tr>
<tr><th id="532">532</th><td>      <b>return</b>;</td></tr>
<tr><th id="533">533</th><td>    }</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), DestReg)</td></tr>
<tr><th id="536">536</th><td>            .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="537">537</th><td>    <b>return</b>;</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <b>if</b> (RC == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>) {</td></tr>
<tr><th id="541">541</th><td>    <b>if</b> (DestReg == AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>) {</td></tr>
<tr><th id="542">542</th><td>      <b>if</b> (AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="543">543</th><td>        BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>)</td></tr>
<tr><th id="544">544</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="545">545</th><td>      } <b>else</b> {</td></tr>
<tr><th id="546">546</th><td>        <i>// FIXME: Hack until VReg_1 removed.</i></td></tr>
<tr><th id="547">547</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::VGPR_32RegClass.contains(SrcReg)) ? void (0) : __assert_fail (&quot;AMDGPU::VGPR_32RegClass.contains(SrcReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 547, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>.contains(SrcReg));</td></tr>
<tr><th id="548">548</th><td>        BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_U32_e32</span>))</td></tr>
<tr><th id="549">549</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="550">550</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="551">551</th><td>      }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>      <b>return</b>;</td></tr>
<tr><th id="554">554</th><td>    }</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <b>if</b> (!AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="557">557</th><td>      <a class="tu ref" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>, <a class="local col5 ref" href="#85DL" title='DL' data-ref="85DL">DL</a>, <a class="local col6 ref" href="#86DestReg" title='DestReg' data-ref="86DestReg">DestReg</a>, <a class="local col7 ref" href="#87SrcReg" title='SrcReg' data-ref="87SrcReg">SrcReg</a>, <a class="local col8 ref" href="#88KillSrc" title='KillSrc' data-ref="88KillSrc">KillSrc</a>);</td></tr>
<tr><th id="558">558</th><td>      <b>return</b>;</td></tr>
<tr><th id="559">559</th><td>    }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), DestReg)</td></tr>
<tr><th id="562">562</th><td>            .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="563">563</th><td>    <b>return</b>;</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <b>if</b> (DestReg == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>) {</td></tr>
<tr><th id="567">567</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::SReg_32RegClass.contains(SrcReg)) ? void (0) : __assert_fail (&quot;AMDGPU::SReg_32RegClass.contains(SrcReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 567, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>.contains(SrcReg));</td></tr>
<tr><th id="568">568</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_CMP_LG_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LG_U32</span>))</td></tr>
<tr><th id="569">569</th><td>      .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="570">570</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="571">571</th><td>    <b>return</b>;</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90EltSize" title='EltSize' data-type='unsigned int' data-ref="90EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="575">575</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="91Opcode" title='Opcode' data-type='unsigned int' data-ref="91Opcode">Opcode</dfn> = AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="576">576</th><td>  <b>if</b> (RI.isSGPRClass(RC)) {</td></tr>
<tr><th id="577">577</th><td>    <i>// TODO: Copy vec3/vec5 with s_mov_b64s then final s_mov_b32.</i></td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (!(RI.getRegSizeInBits(*RC) % <var>64</var>)) {</td></tr>
<tr><th id="579">579</th><td>      Opcode =  AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>;</td></tr>
<tr><th id="580">580</th><td>      <a class="local col0 ref" href="#90EltSize" title='EltSize' data-ref="90EltSize">EltSize</a> = <var>8</var>;</td></tr>
<tr><th id="581">581</th><td>    } <b>else</b> {</td></tr>
<tr><th id="582">582</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>;</td></tr>
<tr><th id="583">583</th><td>      <a class="local col0 ref" href="#90EltSize" title='EltSize' data-ref="90EltSize">EltSize</a> = <var>4</var>;</td></tr>
<tr><th id="584">584</th><td>    }</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>    <b>if</b> (!RI.isSGPRClass(RI.getPhysRegClass(SrcReg))) {</td></tr>
<tr><th id="587">587</th><td>      <a class="tu ref" href="#_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='reportIllegalCopy' data-use='c' data-ref="_ZL17reportIllegalCopyPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">reportIllegalCopy</a>(<b>this</b>, <span class='refarg'><a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>, <a class="local col5 ref" href="#85DL" title='DL' data-ref="85DL">DL</a>, <a class="local col6 ref" href="#86DestReg" title='DestReg' data-ref="86DestReg">DestReg</a>, <a class="local col7 ref" href="#87SrcReg" title='SrcReg' data-ref="87SrcReg">SrcReg</a>, <a class="local col8 ref" href="#88KillSrc" title='KillSrc' data-ref="88KillSrc">KillSrc</a>);</td></tr>
<tr><th id="588">588</th><td>      <b>return</b>;</td></tr>
<tr><th id="589">589</th><td>    }</td></tr>
<tr><th id="590">590</th><td>  }</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt; <dfn class="local col2 decl" id="92SubIndices" title='SubIndices' data-type='ArrayRef&lt;int16_t&gt;' data-ref="92SubIndices">SubIndices</dfn> = RI.getRegSplitParts(RC, EltSize);</td></tr>
<tr><th id="593">593</th><td>  <em>bool</em> <dfn class="local col3 decl" id="93Forward" title='Forward' data-type='bool' data-ref="93Forward">Forward</dfn> = RI.getHWRegIndex(DestReg) &lt;= RI.getHWRegIndex(SrcReg);</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="94Idx" title='Idx' data-type='unsigned int' data-ref="94Idx">Idx</dfn> = <var>0</var>; <a class="local col4 ref" href="#94Idx" title='Idx' data-ref="94Idx">Idx</a> &lt; <a class="local col2 ref" href="#92SubIndices" title='SubIndices' data-ref="92SubIndices">SubIndices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col4 ref" href="#94Idx" title='Idx' data-ref="94Idx">Idx</a>) {</td></tr>
<tr><th id="596">596</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="95SubIdx" title='SubIdx' data-type='unsigned int' data-ref="95SubIdx">SubIdx</dfn>;</td></tr>
<tr><th id="597">597</th><td>    <b>if</b> (<a class="local col3 ref" href="#93Forward" title='Forward' data-ref="93Forward">Forward</a>)</td></tr>
<tr><th id="598">598</th><td>      <a class="local col5 ref" href="#95SubIdx" title='SubIdx' data-ref="95SubIdx">SubIdx</a> = <a class="local col2 ref" href="#92SubIndices" title='SubIndices' data-ref="92SubIndices">SubIndices</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#94Idx" title='Idx' data-ref="94Idx">Idx</a>]</a>;</td></tr>
<tr><th id="599">599</th><td>    <b>else</b></td></tr>
<tr><th id="600">600</th><td>      <a class="local col5 ref" href="#95SubIdx" title='SubIdx' data-ref="95SubIdx">SubIdx</a> = <a class="local col2 ref" href="#92SubIndices" title='SubIndices' data-ref="92SubIndices">SubIndices</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#92SubIndices" title='SubIndices' data-ref="92SubIndices">SubIndices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() - <a class="local col4 ref" href="#94Idx" title='Idx' data-ref="94Idx">Idx</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="96Builder" title='Builder' data-type='llvm::MachineInstrBuilder' data-ref="96Builder">Builder</dfn> = BuildMI(MBB, MI, DL,</td></tr>
<tr><th id="603">603</th><td>      <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), RI.getSubReg(DestReg, SubIdx));</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>    Builder.addReg(RI.getSubReg(SrcReg, SubIdx));</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>    <b>if</b> (<a class="local col4 ref" href="#94Idx" title='Idx' data-ref="94Idx">Idx</a> == <var>0</var>)</td></tr>
<tr><th id="608">608</th><td>      <a class="local col6 ref" href="#96Builder" title='Builder' data-ref="96Builder">Builder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#86DestReg" title='DestReg' data-ref="86DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>    <em>bool</em> <dfn class="local col7 decl" id="97UseKill" title='UseKill' data-type='bool' data-ref="97UseKill">UseKill</dfn> = <a class="local col8 ref" href="#88KillSrc" title='KillSrc' data-ref="88KillSrc">KillSrc</a> &amp;&amp; <a class="local col4 ref" href="#94Idx" title='Idx' data-ref="94Idx">Idx</a> == <a class="local col2 ref" href="#92SubIndices" title='SubIndices' data-ref="92SubIndices">SubIndices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() - <var>1</var>;</td></tr>
<tr><th id="611">611</th><td>    <a class="local col6 ref" href="#96Builder" title='Builder' data-ref="96Builder">Builder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#87SrcReg" title='SrcReg' data-ref="87SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#97UseKill" title='UseKill' data-ref="97UseKill">UseKill</a>) | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><em>int</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="98Opcode" title='Opcode' data-type='unsigned int' data-ref="98Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="616">616</th><td>  <em>int</em> <dfn class="local col9 decl" id="99NewOpc" title='NewOpc' data-type='int' data-ref="99NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i>// Try to map original to commuted opcode</i></td></tr>
<tr><th id="619">619</th><td>  <a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU13getCommuteRevEt" title='llvm::AMDGPU::getCommuteRev' data-ref="_ZN4llvm6AMDGPU13getCommuteRevEt">getCommuteRev</a>(<a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode">Opcode</a>);</td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (<a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a> != -<var>1</var>)</td></tr>
<tr><th id="621">621</th><td>    <i>// Check if the commuted (REV) opcode exists on the target.</i></td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a>) != -<var>1</var> ? <a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a> : -<var>1</var>;</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <i>// Try to map commuted to original opcode</i></td></tr>
<tr><th id="625">625</th><td>  <a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU14getCommuteOrigEt" title='llvm::AMDGPU::getCommuteOrig' data-ref="_ZN4llvm6AMDGPU14getCommuteOrigEt">getCommuteOrig</a>(<a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode">Opcode</a>);</td></tr>
<tr><th id="626">626</th><td>  <b>if</b> (<a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a> != -<var>1</var>)</td></tr>
<tr><th id="627">627</th><td>    <i>// Check if the original (non-REV) opcode exists on the target.</i></td></tr>
<tr><th id="628">628</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a>) != -<var>1</var> ? <a class="local col9 ref" href="#99NewOpc" title='NewOpc' data-ref="99NewOpc">NewOpc</a> : -<var>1</var>;</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <b>return</b> <a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode">Opcode</a>;</td></tr>
<tr><th id="631">631</th><td>}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" title='llvm::SIInstrInfo::materializeImmediate' data-ref="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl">materializeImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="100MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="100MBB">MBB</dfn>,</td></tr>
<tr><th id="634">634</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="101MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="101MI">MI</dfn>,</td></tr>
<tr><th id="635">635</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="102DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="102DL">DL</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103DestReg" title='DestReg' data-type='unsigned int' data-ref="103DestReg">DestReg</dfn>,</td></tr>
<tr><th id="636">636</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="104Value" title='Value' data-type='int64_t' data-ref="104Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="637">637</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="105MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="105MRI">MRI</dfn> = <a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="638">638</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="106RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="106RegClass">RegClass</dfn> = <a class="local col5 ref" href="#105MRI" title='MRI' data-ref="105MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#103DestReg" title='DestReg' data-ref="103DestReg">DestReg</a>);</td></tr>
<tr><th id="639">639</th><td>  <b>if</b> (RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span> ||</td></tr>
<tr><th id="640">640</th><td>      RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span> ||</td></tr>
<tr><th id="641">641</th><td>      RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span> ||</td></tr>
<tr><th id="642">642</th><td>      RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0_XEXECRegClass</span>) {</td></tr>
<tr><th id="643">643</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), DestReg)</td></tr>
<tr><th id="644">644</th><td>      .addImm(Value);</td></tr>
<tr><th id="645">645</th><td>    <b>return</b>;</td></tr>
<tr><th id="646">646</th><td>  }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <b>if</b> (RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span> ||</td></tr>
<tr><th id="649">649</th><td>      RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span> ||</td></tr>
<tr><th id="650">650</th><td>      RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>) {</td></tr>
<tr><th id="651">651</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), DestReg)</td></tr>
<tr><th id="652">652</th><td>      .addImm(Value);</td></tr>
<tr><th id="653">653</th><td>    <b>return</b>;</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>) {</td></tr>
<tr><th id="657">657</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), DestReg)</td></tr>
<tr><th id="658">658</th><td>      .addImm(Value);</td></tr>
<tr><th id="659">659</th><td>    <b>return</b>;</td></tr>
<tr><th id="660">660</th><td>  }</td></tr>
<tr><th id="661">661</th><td>  <b>if</b> (RegClass == &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>) {</td></tr>
<tr><th id="662">662</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span>), DestReg)</td></tr>
<tr><th id="663">663</th><td>      .addImm(Value);</td></tr>
<tr><th id="664">664</th><td>    <b>return</b>;</td></tr>
<tr><th id="665">665</th><td>  }</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107EltSize" title='EltSize' data-type='unsigned int' data-ref="107EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="668">668</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108Opcode" title='Opcode' data-type='unsigned int' data-ref="108Opcode">Opcode</dfn> = AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="669">669</th><td>  <b>if</b> (RI.isSGPRClass(RegClass)) {</td></tr>
<tr><th id="670">670</th><td>    <b>if</b> (RI.getRegSizeInBits(*RegClass) &gt; <var>32</var>) {</td></tr>
<tr><th id="671">671</th><td>      Opcode =  AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>;</td></tr>
<tr><th id="672">672</th><td>      <a class="local col7 ref" href="#107EltSize" title='EltSize' data-ref="107EltSize">EltSize</a> = <var>8</var>;</td></tr>
<tr><th id="673">673</th><td>    } <b>else</b> {</td></tr>
<tr><th id="674">674</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>;</td></tr>
<tr><th id="675">675</th><td>      <a class="local col7 ref" href="#107EltSize" title='EltSize' data-ref="107EltSize">EltSize</a> = <var>4</var>;</td></tr>
<tr><th id="676">676</th><td>    }</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt; <dfn class="local col9 decl" id="109SubIndices" title='SubIndices' data-type='ArrayRef&lt;int16_t&gt;' data-ref="109SubIndices">SubIndices</dfn> = RI.getRegSplitParts(RegClass, EltSize);</td></tr>
<tr><th id="680">680</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110Idx" title='Idx' data-type='unsigned int' data-ref="110Idx">Idx</dfn> = <var>0</var>; <a class="local col0 ref" href="#110Idx" title='Idx' data-ref="110Idx">Idx</a> &lt; <a class="local col9 ref" href="#109SubIndices" title='SubIndices' data-ref="109SubIndices">SubIndices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col0 ref" href="#110Idx" title='Idx' data-ref="110Idx">Idx</a>) {</td></tr>
<tr><th id="681">681</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="111IdxValue" title='IdxValue' data-type='int64_t' data-ref="111IdxValue">IdxValue</dfn> = <a class="local col0 ref" href="#110Idx" title='Idx' data-ref="110Idx">Idx</a> == <var>0</var> ? <a class="local col4 ref" href="#104Value" title='Value' data-ref="104Value">Value</a> : <var>0</var>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="112Builder" title='Builder' data-type='llvm::MachineInstrBuilder' data-ref="112Builder">Builder</dfn> = BuildMI(MBB, MI, DL,</td></tr>
<tr><th id="684">684</th><td>      <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), RI.getSubReg(DestReg, Idx));</td></tr>
<tr><th id="685">685</th><td>    <a class="local col2 ref" href="#112Builder" title='Builder' data-ref="112Builder">Builder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#111IdxValue" title='IdxValue' data-ref="111IdxValue">IdxValue</a>);</td></tr>
<tr><th id="686">686</th><td>  }</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="690">690</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj" title='llvm::SIInstrInfo::getPreferredSelectRegClass' data-ref="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj">getPreferredSelectRegClass</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="113Size" title='Size' data-type='unsigned int' data-ref="113Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="691">691</th><td>  <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="692">692</th><td>}</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRe15489208" title='llvm::SIInstrInfo::insertVectorSelect' data-ref="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRe15489208">insertVectorSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB">MBB</dfn>,</td></tr>
<tr><th id="695">695</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="115I" title='I' data-type='MachineBasicBlock::iterator' data-ref="115I">I</dfn>,</td></tr>
<tr><th id="696">696</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="116DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="116DL">DL</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="117DstReg" title='DstReg' data-type='unsigned int' data-ref="117DstReg">DstReg</dfn>,</td></tr>
<tr><th id="697">697</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="118Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="118Cond">Cond</dfn>,</td></tr>
<tr><th id="698">698</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="119TrueReg" title='TrueReg' data-type='unsigned int' data-ref="119TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="699">699</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="120FalseReg" title='FalseReg' data-type='unsigned int' data-ref="120FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="700">700</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="121MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="121MRI">MRI</dfn> = <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="701">701</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getRegClass(DstReg) == &amp;AMDGPU::VGPR_32RegClass &amp;&amp; &quot;Not a VGPR32 reg&quot;) ? void (0) : __assert_fail (&quot;MRI.getRegClass(DstReg) == &amp;AMDGPU::VGPR_32RegClass &amp;&amp; \&quot;Not a VGPR32 reg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 702, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getRegClass(DstReg) == &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span> &amp;&amp;</td></tr>
<tr><th id="702">702</th><td>         <q>"Not a VGPR32 reg"</q>);</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <b>if</b> (<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="705">705</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="122SReg" title='SReg' data-type='unsigned int' data-ref="122SReg">SReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="706">706</th><td>    BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), SReg)</td></tr>
<tr><th id="707">707</th><td>      .add(Cond[<var>0</var>]);</td></tr>
<tr><th id="708">708</th><td>    BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="709">709</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="710">710</th><td>      .addReg(FalseReg)</td></tr>
<tr><th id="711">711</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="712">712</th><td>      .addReg(TrueReg)</td></tr>
<tr><th id="713">713</th><td>      .addReg(SReg);</td></tr>
<tr><th id="714">714</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var>) {</td></tr>
<tr><th id="715">715</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond[0].isImm() &amp;&amp; &quot;Cond[0] is not an immediate&quot;) ? void (0) : __assert_fail (&quot;Cond[0].isImm() &amp;&amp; \&quot;Cond[0] is not an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 715, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Cond[0] is not an immediate"</q>);</td></tr>
<tr><th id="716">716</th><td>    <b>switch</b> (<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="717">717</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_TRUE" title='llvm::SIInstrInfo::BranchPredicate::SCC_TRUE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_TRUE">SCC_TRUE</a>: {</td></tr>
<tr><th id="718">718</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="123SReg" title='SReg' data-type='unsigned int' data-ref="123SReg">SReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="719">719</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B64</span>), SReg)</td></tr>
<tr><th id="720">720</th><td>        .addImm(-<var>1</var>)</td></tr>
<tr><th id="721">721</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="722">722</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="723">723</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="724">724</th><td>        .addReg(FalseReg)</td></tr>
<tr><th id="725">725</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="726">726</th><td>        .addReg(TrueReg)</td></tr>
<tr><th id="727">727</th><td>        .addReg(SReg);</td></tr>
<tr><th id="728">728</th><td>      <b>break</b>;</td></tr>
<tr><th id="729">729</th><td>    }</td></tr>
<tr><th id="730">730</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_FALSE" title='llvm::SIInstrInfo::BranchPredicate::SCC_FALSE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_FALSE">SCC_FALSE</a>: {</td></tr>
<tr><th id="731">731</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="124SReg" title='SReg' data-type='unsigned int' data-ref="124SReg">SReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="732">732</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B64</span>), SReg)</td></tr>
<tr><th id="733">733</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="734">734</th><td>        .addImm(-<var>1</var>);</td></tr>
<tr><th id="735">735</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="736">736</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="737">737</th><td>        .addReg(FalseReg)</td></tr>
<tr><th id="738">738</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="739">739</th><td>        .addReg(TrueReg)</td></tr>
<tr><th id="740">740</th><td>        .addReg(SReg);</td></tr>
<tr><th id="741">741</th><td>      <b>break</b>;</td></tr>
<tr><th id="742">742</th><td>    }</td></tr>
<tr><th id="743">743</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::VCCNZ" title='llvm::SIInstrInfo::BranchPredicate::VCCNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCNZ">VCCNZ</a>: {</td></tr>
<tr><th id="744">744</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="125RegOp" title='RegOp' data-type='llvm::MachineOperand' data-ref="125RegOp">RegOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="745">745</th><td>      <a class="local col5 ref" href="#125RegOp" title='RegOp' data-ref="125RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>false</b>);</td></tr>
<tr><th id="746">746</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="126SReg" title='SReg' data-type='unsigned int' data-ref="126SReg">SReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="747">747</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), SReg)</td></tr>
<tr><th id="748">748</th><td>        .add(RegOp);</td></tr>
<tr><th id="749">749</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="750">750</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="751">751</th><td>          .addReg(FalseReg)</td></tr>
<tr><th id="752">752</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="753">753</th><td>          .addReg(TrueReg)</td></tr>
<tr><th id="754">754</th><td>          .addReg(SReg);</td></tr>
<tr><th id="755">755</th><td>      <b>break</b>;</td></tr>
<tr><th id="756">756</th><td>    }</td></tr>
<tr><th id="757">757</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::VCCZ" title='llvm::SIInstrInfo::BranchPredicate::VCCZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCZ">VCCZ</a>: {</td></tr>
<tr><th id="758">758</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="127RegOp" title='RegOp' data-type='llvm::MachineOperand' data-ref="127RegOp">RegOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="759">759</th><td>      <a class="local col7 ref" href="#127RegOp" title='RegOp' data-ref="127RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>false</b>);</td></tr>
<tr><th id="760">760</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="128SReg" title='SReg' data-type='unsigned int' data-ref="128SReg">SReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="761">761</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), SReg)</td></tr>
<tr><th id="762">762</th><td>        .add(RegOp);</td></tr>
<tr><th id="763">763</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="764">764</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="765">765</th><td>          .addReg(TrueReg)</td></tr>
<tr><th id="766">766</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="767">767</th><td>          .addReg(FalseReg)</td></tr>
<tr><th id="768">768</th><td>          .addReg(SReg);</td></tr>
<tr><th id="769">769</th><td>      <b>break</b>;</td></tr>
<tr><th id="770">770</th><td>    }</td></tr>
<tr><th id="771">771</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::EXECNZ" title='llvm::SIInstrInfo::BranchPredicate::EXECNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECNZ">EXECNZ</a>: {</td></tr>
<tr><th id="772">772</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="129SReg" title='SReg' data-type='unsigned int' data-ref="129SReg">SReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="773">773</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="130SReg2" title='SReg2' data-type='unsigned int' data-ref="130SReg2">SReg2</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="774">774</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_OR_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_SAVEEXEC_B64</span>), SReg2)</td></tr>
<tr><th id="775">775</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="776">776</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B64</span>), SReg)</td></tr>
<tr><th id="777">777</th><td>        .addImm(-<var>1</var>)</td></tr>
<tr><th id="778">778</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="779">779</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="780">780</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="781">781</th><td>        .addReg(FalseReg)</td></tr>
<tr><th id="782">782</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="783">783</th><td>        .addReg(TrueReg)</td></tr>
<tr><th id="784">784</th><td>        .addReg(SReg);</td></tr>
<tr><th id="785">785</th><td>      <b>break</b>;</td></tr>
<tr><th id="786">786</th><td>    }</td></tr>
<tr><th id="787">787</th><td>    <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::EXECZ" title='llvm::SIInstrInfo::BranchPredicate::EXECZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECZ">EXECZ</a>: {</td></tr>
<tr><th id="788">788</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="131SReg" title='SReg' data-type='unsigned int' data-ref="131SReg">SReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="789">789</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="132SReg2" title='SReg2' data-type='unsigned int' data-ref="132SReg2">SReg2</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="790">790</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_OR_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_SAVEEXEC_B64</span>), SReg2)</td></tr>
<tr><th id="791">791</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="792">792</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B64</span>), SReg)</td></tr>
<tr><th id="793">793</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="794">794</th><td>        .addImm(-<var>1</var>);</td></tr>
<tr><th id="795">795</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="796">796</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="797">797</th><td>        .addReg(FalseReg)</td></tr>
<tr><th id="798">798</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="799">799</th><td>        .addReg(TrueReg)</td></tr>
<tr><th id="800">800</th><td>        .addReg(SReg);</td></tr>
<tr><th id="801">801</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled branch predicate EXECZ&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 801)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled branch predicate EXECZ"</q>);</td></tr>
<tr><th id="802">802</th><td>      <b>break</b>;</td></tr>
<tr><th id="803">803</th><td>    }</td></tr>
<tr><th id="804">804</th><td>    <b>default</b>:</td></tr>
<tr><th id="805">805</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid branch predicate&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 805)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid branch predicate"</q>);</td></tr>
<tr><th id="806">806</th><td>    }</td></tr>
<tr><th id="807">807</th><td>  } <b>else</b> {</td></tr>
<tr><th id="808">808</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can only handle Cond size 1 or 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 808)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can only handle Cond size 1 or 2"</q>);</td></tr>
<tr><th id="809">809</th><td>  }</td></tr>
<tr><th id="810">810</th><td>}</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji" title='llvm::SIInstrInfo::insertEQ' data-ref="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji">insertEQ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="133MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="133MBB">MBB</dfn>,</td></tr>
<tr><th id="813">813</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="134I" title='I' data-type='MachineBasicBlock::iterator' data-ref="134I">I</dfn>,</td></tr>
<tr><th id="814">814</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="135DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="135DL">DL</dfn>,</td></tr>
<tr><th id="815">815</th><td>                               <em>unsigned</em> <dfn class="local col6 decl" id="136SrcReg" title='SrcReg' data-type='unsigned int' data-ref="136SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="137Value" title='Value' data-type='int' data-ref="137Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="816">816</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="138MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="138MRI">MRI</dfn> = <a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="817">817</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="139Reg" title='Reg' data-type='unsigned int' data-ref="139Reg">Reg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="818">818</th><td>  BuildMI(*MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_I32_e64</span>), Reg)</td></tr>
<tr><th id="819">819</th><td>    .addImm(Value)</td></tr>
<tr><th id="820">820</th><td>    .addReg(SrcReg);</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <b>return</b> <a class="local col9 ref" href="#139Reg" title='Reg' data-ref="139Reg">Reg</a>;</td></tr>
<tr><th id="823">823</th><td>}</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji" title='llvm::SIInstrInfo::insertNE' data-ref="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji">insertNE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="140MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="140MBB">MBB</dfn>,</td></tr>
<tr><th id="826">826</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="141I" title='I' data-type='MachineBasicBlock::iterator' data-ref="141I">I</dfn>,</td></tr>
<tr><th id="827">827</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="142DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="142DL">DL</dfn>,</td></tr>
<tr><th id="828">828</th><td>                               <em>unsigned</em> <dfn class="local col3 decl" id="143SrcReg" title='SrcReg' data-type='unsigned int' data-ref="143SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="144Value" title='Value' data-type='int' data-ref="144Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="829">829</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="145MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="145MRI">MRI</dfn> = <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="830">830</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146Reg" title='Reg' data-type='unsigned int' data-ref="146Reg">Reg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="831">831</th><td>  BuildMI(*MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_I32_e64</span>), Reg)</td></tr>
<tr><th id="832">832</th><td>    .addImm(Value)</td></tr>
<tr><th id="833">833</th><td>    .addReg(SrcReg);</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <b>return</b> <a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg">Reg</a>;</td></tr>
<tr><th id="836">836</th><td>}</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" title='llvm::SIInstrInfo::getMovOpcode' data-ref="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE">getMovOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="147DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="147DstRC">DstRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <b>if</b> (RI.getRegSizeInBits(*DstRC) == <var>32</var>) {</td></tr>
<tr><th id="841">841</th><td>    <b>return</b> RI.isSGPRClass(DstRC) ? AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span> : AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="842">842</th><td>  } <b>else</b> <b>if</b> (RI.getRegSizeInBits(*DstRC) == <var>64</var> &amp;&amp; RI.isSGPRClass(DstRC)) {</td></tr>
<tr><th id="843">843</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>;</td></tr>
<tr><th id="844">844</th><td>  } <b>else</b> <b>if</b> (RI.getRegSizeInBits(*DstRC) == <var>64</var> &amp;&amp; !RI.isSGPRClass(DstRC)) {</td></tr>
<tr><th id="845">845</th><td>    <b>return</b>  AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span>;</td></tr>
<tr><th id="846">846</th><td>  }</td></tr>
<tr><th id="847">847</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>;</td></tr>
<tr><th id="848">848</th><td>}</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22getSGPRSpillSaveOpcodej" title='getSGPRSpillSaveOpcode' data-type='unsigned int getSGPRSpillSaveOpcode(unsigned int Size)' data-ref="_ZL22getSGPRSpillSaveOpcodej">getSGPRSpillSaveOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="148Size" title='Size' data-type='unsigned int' data-ref="148Size">Size</dfn>) {</td></tr>
<tr><th id="851">851</th><td>  <b>switch</b> (<a class="local col8 ref" href="#148Size" title='Size' data-ref="148Size">Size</a>) {</td></tr>
<tr><th id="852">852</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="853">853</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_SAVE</span>;</td></tr>
<tr><th id="854">854</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="855">855</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_SAVE</span>;</td></tr>
<tr><th id="856">856</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="857">857</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_SAVE</span>;</td></tr>
<tr><th id="858">858</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="859">859</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_SAVE</span>;</td></tr>
<tr><th id="860">860</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="861">861</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_SAVE</span>;</td></tr>
<tr><th id="862">862</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="863">863</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_SAVE</span>;</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_SAVE</span>;</td></tr>
<tr><th id="866">866</th><td>  <b>default</b>:</td></tr>
<tr><th id="867">867</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown register size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 867)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="868">868</th><td>  }</td></tr>
<tr><th id="869">869</th><td>}</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22getVGPRSpillSaveOpcodej" title='getVGPRSpillSaveOpcode' data-type='unsigned int getVGPRSpillSaveOpcode(unsigned int Size)' data-ref="_ZL22getVGPRSpillSaveOpcodej">getVGPRSpillSaveOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="149Size" title='Size' data-type='unsigned int' data-ref="149Size">Size</dfn>) {</td></tr>
<tr><th id="872">872</th><td>  <b>switch</b> (<a class="local col9 ref" href="#149Size" title='Size' data-ref="149Size">Size</a>) {</td></tr>
<tr><th id="873">873</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="874">874</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_SAVE</span>;</td></tr>
<tr><th id="875">875</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="876">876</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V64_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V64_SAVE</span>;</td></tr>
<tr><th id="877">877</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="878">878</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V96_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V96_SAVE</span>;</td></tr>
<tr><th id="879">879</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="880">880</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V128_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V128_SAVE</span>;</td></tr>
<tr><th id="881">881</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="882">882</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V160_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V160_SAVE</span>;</td></tr>
<tr><th id="883">883</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="884">884</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V256_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V256_SAVE</span>;</td></tr>
<tr><th id="885">885</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="886">886</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V512_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V512_SAVE</span>;</td></tr>
<tr><th id="887">887</th><td>  <b>default</b>:</td></tr>
<tr><th id="888">888</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown register size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 888)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="889">889</th><td>  }</td></tr>
<tr><th id="890">890</th><td>}</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl4379038" title='llvm::SIInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl4379038">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="150MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="150MBB">MBB</dfn>,</td></tr>
<tr><th id="893">893</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="151MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="151MI">MI</dfn>,</td></tr>
<tr><th id="894">894</th><td>                                      <em>unsigned</em> <dfn class="local col2 decl" id="152SrcReg" title='SrcReg' data-type='unsigned int' data-ref="152SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="153isKill" title='isKill' data-type='bool' data-ref="153isKill">isKill</dfn>,</td></tr>
<tr><th id="895">895</th><td>                                      <em>int</em> <dfn class="local col4 decl" id="154FrameIndex" title='FrameIndex' data-type='int' data-ref="154FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="896">896</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="155RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="155RC">RC</dfn>,</td></tr>
<tr><th id="897">897</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="156TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="156TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="898">898</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="157MF" title='MF' data-type='llvm::MachineFunction *' data-ref="157MF">MF</dfn> = <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="899">899</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="158MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="158MFI">MFI</dfn> = <a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="900">900</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="159FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="159FrameInfo">FrameInfo</dfn> = <a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="901">901</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="160DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="160DL">DL</dfn> = <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a>);</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161Size" title='Size' data-type='unsigned int' data-ref="161Size">Size</dfn> = <a class="local col9 ref" href="#159FrameInfo" title='FrameInfo' data-ref="159FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col4 ref" href="#154FrameIndex" title='FrameIndex' data-ref="154FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="904">904</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="162Align" title='Align' data-type='unsigned int' data-ref="162Align">Align</dfn> = <a class="local col9 ref" href="#159FrameInfo" title='FrameInfo' data-ref="159FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col4 ref" href="#154FrameIndex" title='FrameIndex' data-ref="154FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="905">905</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col3 decl" id="163PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="163PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="906">906</th><td>    = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a></span>, <a class="local col4 ref" href="#154FrameIndex" title='FrameIndex' data-ref="154FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="907">907</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="164MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="164MMO">MMO</dfn></td></tr>
<tr><th id="908">908</th><td>    = <a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col3 ref" href="#163PtrInfo" title='PtrInfo' data-ref="163PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="909">909</th><td>                               <a class="local col1 ref" href="#161Size" title='Size' data-ref="161Size">Size</a>, <a class="local col2 ref" href="#162Align" title='Align' data-ref="162Align">Align</a>);</td></tr>
<tr><th id="910">910</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165SpillSize" title='SpillSize' data-type='unsigned int' data-ref="165SpillSize">SpillSize</dfn> = <a class="local col6 ref" href="#156TRI" title='TRI' data-ref="156TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col5 ref" href="#155RC" title='RC' data-ref="155RC">RC</a>);</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  <b>if</b> (RI.isSGPRClass(RC)) {</td></tr>
<tr><th id="913">913</th><td>    <a class="local col8 ref" href="#158MFI" title='MFI' data-ref="158MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb">setHasSpilledSGPRs</a>();</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>    <i>// We are only allowed to create one new instruction when spilling</i></td></tr>
<tr><th id="916">916</th><td><i>    // registers, so we need to use pseudo instruction for spilling SGPRs.</i></td></tr>
<tr><th id="917">917</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="166OpDesc" title='OpDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="166OpDesc">OpDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(getSGPRSpillSaveOpcode(SpillSize));</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>    <i>// The SGPR spill/restore instructions only work on number sgprs, so we need</i></td></tr>
<tr><th id="920">920</th><td><i>    // to make sure we are using the correct register class.</i></td></tr>
<tr><th id="921">921</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#152SrcReg" title='SrcReg' data-ref="152SrcReg">SrcReg</a>) &amp;&amp; <a class="local col5 ref" href="#165SpillSize" title='SpillSize' data-ref="165SpillSize">SpillSize</a> == <var>4</var>) {</td></tr>
<tr><th id="922">922</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="167MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="167MRI">MRI</dfn> = <a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="923">923</th><td>      MRI.constrainRegClass(SrcReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="924">924</th><td>    }</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="168Spill" title='Spill' data-type='llvm::MachineInstrBuilder' data-ref="168Spill">Spill</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a>, <a class="local col0 ref" href="#160DL" title='DL' data-ref="160DL">DL</a>, <a class="local col6 ref" href="#166OpDesc" title='OpDesc' data-ref="166OpDesc">OpDesc</a>)</td></tr>
<tr><th id="927">927</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#152SrcReg" title='SrcReg' data-ref="152SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#153isKill" title='isKill' data-ref="153isKill">isKill</a>)) <i>// data</i></td></tr>
<tr><th id="928">928</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#154FrameIndex" title='FrameIndex' data-ref="154FrameIndex">FrameIndex</a>)               <i>// addr</i></td></tr>
<tr><th id="929">929</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#164MMO" title='MMO' data-ref="164MMO">MMO</a>)</td></tr>
<tr><th id="930">930</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#158MFI" title='MFI' data-ref="158MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>)</td></tr>
<tr><th id="931">931</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#158MFI" title='MFI' data-ref="158MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="932">932</th><td>    <i>// Add the scratch resource registers as implicit uses because we may end up</i></td></tr>
<tr><th id="933">933</th><td><i>    // needing them, and need to ensure that the reserved registers are</i></td></tr>
<tr><th id="934">934</th><td><i>    // correctly handled.</i></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>    <a class="local col9 ref" href="#159FrameInfo" title='FrameInfo' data-ref="159FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col4 ref" href="#154FrameIndex" title='FrameIndex' data-ref="154FrameIndex">FrameIndex</a>, <span class="namespace">SIStackID::</span><a class="enum" href="SIDefines.h.html#llvm::SIStackID::StackTypes::SGPR_SPILL" title='llvm::SIStackID::StackTypes::SGPR_SPILL' data-ref="llvm::SIStackID::StackTypes::SGPR_SPILL">SGPR_SPILL</a>);</td></tr>
<tr><th id="937">937</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasScalarStoresEv" title='llvm::GCNSubtarget::hasScalarStores' data-ref="_ZNK4llvm12GCNSubtarget15hasScalarStoresEv">hasScalarStores</a>()) {</td></tr>
<tr><th id="938">938</th><td>      <i>// m0 is used for offset to scalar stores if used to spill.</i></td></tr>
<tr><th id="939">939</th><td>      Spill.addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, RegState::ImplicitDefine | RegState::Dead);</td></tr>
<tr><th id="940">940</th><td>    }</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>    <b>return</b>;</td></tr>
<tr><th id="943">943</th><td>  }</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RI.hasVGPRs(RC) &amp;&amp; &quot;Only VGPR spilling expected&quot;) ? void (0) : __assert_fail (&quot;RI.hasVGPRs(RC) &amp;&amp; \&quot;Only VGPR spilling expected\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 945, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RI.hasVGPRs(RC) &amp;&amp; <q>"Only VGPR spilling expected"</q>);</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169Opcode" title='Opcode' data-type='unsigned int' data-ref="169Opcode">Opcode</dfn> = <a class="tu ref" href="#_ZL22getVGPRSpillSaveOpcodej" title='getVGPRSpillSaveOpcode' data-use='c' data-ref="_ZL22getVGPRSpillSaveOpcodej">getVGPRSpillSaveOpcode</a>(<a class="local col5 ref" href="#165SpillSize" title='SpillSize' data-ref="165SpillSize">SpillSize</a>);</td></tr>
<tr><th id="948">948</th><td>  <a class="local col8 ref" href="#158MFI" title='MFI' data-ref="158MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb">setHasSpilledVGPRs</a>();</td></tr>
<tr><th id="949">949</th><td>  BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode))</td></tr>
<tr><th id="950">950</th><td>    .addReg(SrcReg, getKillRegState(isKill)) <i>// data</i></td></tr>
<tr><th id="951">951</th><td>    .addFrameIndex(FrameIndex)               <i>// addr</i></td></tr>
<tr><th id="952">952</th><td>    .addReg(MFI-&gt;getScratchRSrcReg())        <i>// scratch_rsrc</i></td></tr>
<tr><th id="953">953</th><td>    .addReg(MFI-&gt;getStackPtrOffsetReg())     <i>// scratch_offset</i></td></tr>
<tr><th id="954">954</th><td>    .addImm(<var>0</var>)                               <i>// offset</i></td></tr>
<tr><th id="955">955</th><td>    .addMemOperand(MMO);</td></tr>
<tr><th id="956">956</th><td>}</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL25getSGPRSpillRestoreOpcodej" title='getSGPRSpillRestoreOpcode' data-type='unsigned int getSGPRSpillRestoreOpcode(unsigned int Size)' data-ref="_ZL25getSGPRSpillRestoreOpcodej">getSGPRSpillRestoreOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="170Size" title='Size' data-type='unsigned int' data-ref="170Size">Size</dfn>) {</td></tr>
<tr><th id="959">959</th><td>  <b>switch</b> (<a class="local col0 ref" href="#170Size" title='Size' data-ref="170Size">Size</a>) {</td></tr>
<tr><th id="960">960</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="961">961</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_RESTORE</span>;</td></tr>
<tr><th id="962">962</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="963">963</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_RESTORE</span>;</td></tr>
<tr><th id="964">964</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="965">965</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_RESTORE</span>;</td></tr>
<tr><th id="966">966</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="967">967</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_RESTORE</span>;</td></tr>
<tr><th id="968">968</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_RESTORE</span>;</td></tr>
<tr><th id="970">970</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="971">971</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_RESTORE</span>;</td></tr>
<tr><th id="972">972</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="973">973</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_RESTORE</span>;</td></tr>
<tr><th id="974">974</th><td>  <b>default</b>:</td></tr>
<tr><th id="975">975</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown register size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 975)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="976">976</th><td>  }</td></tr>
<tr><th id="977">977</th><td>}</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL25getVGPRSpillRestoreOpcodej" title='getVGPRSpillRestoreOpcode' data-type='unsigned int getVGPRSpillRestoreOpcode(unsigned int Size)' data-ref="_ZL25getVGPRSpillRestoreOpcodej">getVGPRSpillRestoreOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="171Size" title='Size' data-type='unsigned int' data-ref="171Size">Size</dfn>) {</td></tr>
<tr><th id="980">980</th><td>  <b>switch</b> (<a class="local col1 ref" href="#171Size" title='Size' data-ref="171Size">Size</a>) {</td></tr>
<tr><th id="981">981</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="982">982</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_RESTORE</span>;</td></tr>
<tr><th id="983">983</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="984">984</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V64_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V64_RESTORE</span>;</td></tr>
<tr><th id="985">985</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="986">986</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V96_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V96_RESTORE</span>;</td></tr>
<tr><th id="987">987</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="988">988</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V128_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V128_RESTORE</span>;</td></tr>
<tr><th id="989">989</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="990">990</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V160_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V160_RESTORE</span>;</td></tr>
<tr><th id="991">991</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="992">992</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V256_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V256_RESTORE</span>;</td></tr>
<tr><th id="993">993</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="994">994</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V512_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V512_RESTORE</span>;</td></tr>
<tr><th id="995">995</th><td>  <b>default</b>:</td></tr>
<tr><th id="996">996</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown register size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 996)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown register size"</q>);</td></tr>
<tr><th id="997">997</th><td>  }</td></tr>
<tr><th id="998">998</th><td>}</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl8592773" title='llvm::SIInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl8592773">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="172MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="172MBB">MBB</dfn>,</td></tr>
<tr><th id="1001">1001</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="173MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="173MI">MI</dfn>,</td></tr>
<tr><th id="1002">1002</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="174DestReg" title='DestReg' data-type='unsigned int' data-ref="174DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col5 decl" id="175FrameIndex" title='FrameIndex' data-type='int' data-ref="175FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="1003">1003</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="176RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="176RC">RC</dfn>,</td></tr>
<tr><th id="1004">1004</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="177TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="177TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1005">1005</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="178MF" title='MF' data-type='llvm::MachineFunction *' data-ref="178MF">MF</dfn> = <a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1006">1006</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="179MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="179MFI">MFI</dfn> = <a class="local col8 ref" href="#178MF" title='MF' data-ref="178MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1007">1007</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="180FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="180FrameInfo">FrameInfo</dfn> = <a class="local col8 ref" href="#178MF" title='MF' data-ref="178MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1008">1008</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="181DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="181DL">DL</dfn> = <a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>);</td></tr>
<tr><th id="1009">1009</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="182Align" title='Align' data-type='unsigned int' data-ref="182Align">Align</dfn> = <a class="local col0 ref" href="#180FrameInfo" title='FrameInfo' data-ref="180FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col5 ref" href="#175FrameIndex" title='FrameIndex' data-ref="175FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1010">1010</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183Size" title='Size' data-type='unsigned int' data-ref="183Size">Size</dfn> = <a class="local col0 ref" href="#180FrameInfo" title='FrameInfo' data-ref="180FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col5 ref" href="#175FrameIndex" title='FrameIndex' data-ref="175FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1011">1011</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184SpillSize" title='SpillSize' data-type='unsigned int' data-ref="184SpillSize">SpillSize</dfn> = <a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col6 ref" href="#176RC" title='RC' data-ref="176RC">RC</a>);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col5 decl" id="185PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="185PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="1014">1014</th><td>    = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col8 ref" href="#178MF" title='MF' data-ref="178MF">MF</a></span>, <a class="local col5 ref" href="#175FrameIndex" title='FrameIndex' data-ref="175FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="186MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="186MMO">MMO</dfn> = <a class="local col8 ref" href="#178MF" title='MF' data-ref="178MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1017">1017</th><td>    <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col5 ref" href="#185PtrInfo" title='PtrInfo' data-ref="185PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="local col3 ref" href="#183Size" title='Size' data-ref="183Size">Size</a>, <a class="local col2 ref" href="#182Align" title='Align' data-ref="182Align">Align</a>);</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <b>if</b> (RI.isSGPRClass(RC)) {</td></tr>
<tr><th id="1020">1020</th><td>    <a class="local col9 ref" href="#179MFI" title='MFI' data-ref="179MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb">setHasSpilledSGPRs</a>();</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>    <i>// FIXME: Maybe this should not include a memoperand because it will be</i></td></tr>
<tr><th id="1023">1023</th><td><i>    // lowered to non-memory instructions.</i></td></tr>
<tr><th id="1024">1024</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="187OpDesc" title='OpDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="187OpDesc">OpDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(getSGPRSpillRestoreOpcode(SpillSize));</td></tr>
<tr><th id="1025">1025</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#174DestReg" title='DestReg' data-ref="174DestReg">DestReg</a>) &amp;&amp; <a class="local col4 ref" href="#184SpillSize" title='SpillSize' data-ref="184SpillSize">SpillSize</a> == <var>4</var>) {</td></tr>
<tr><th id="1026">1026</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="188MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="188MRI">MRI</dfn> = <a class="local col8 ref" href="#178MF" title='MF' data-ref="178MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1027">1027</th><td>      MRI.constrainRegClass(DestReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="1028">1028</th><td>    }</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>    <a class="local col0 ref" href="#180FrameInfo" title='FrameInfo' data-ref="180FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col5 ref" href="#175FrameIndex" title='FrameIndex' data-ref="175FrameIndex">FrameIndex</a>, <span class="namespace">SIStackID::</span><a class="enum" href="SIDefines.h.html#llvm::SIStackID::StackTypes::SGPR_SPILL" title='llvm::SIStackID::StackTypes::SGPR_SPILL' data-ref="llvm::SIStackID::StackTypes::SGPR_SPILL">SGPR_SPILL</a>);</td></tr>
<tr><th id="1031">1031</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="189Spill" title='Spill' data-type='llvm::MachineInstrBuilder' data-ref="189Spill">Spill</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>, <a class="local col1 ref" href="#181DL" title='DL' data-ref="181DL">DL</a>, <a class="local col7 ref" href="#187OpDesc" title='OpDesc' data-ref="187OpDesc">OpDesc</a>, <a class="local col4 ref" href="#174DestReg" title='DestReg' data-ref="174DestReg">DestReg</a>)</td></tr>
<tr><th id="1032">1032</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col5 ref" href="#175FrameIndex" title='FrameIndex' data-ref="175FrameIndex">FrameIndex</a>) <i>// addr</i></td></tr>
<tr><th id="1033">1033</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col6 ref" href="#186MMO" title='MMO' data-ref="186MMO">MMO</a>)</td></tr>
<tr><th id="1034">1034</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#179MFI" title='MFI' data-ref="179MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>)</td></tr>
<tr><th id="1035">1035</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#179MFI" title='MFI' data-ref="179MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasScalarStoresEv" title='llvm::GCNSubtarget::hasScalarStores' data-ref="_ZNK4llvm12GCNSubtarget15hasScalarStoresEv">hasScalarStores</a>()) {</td></tr>
<tr><th id="1038">1038</th><td>      <i>// m0 is used for offset to scalar stores if used to spill.</i></td></tr>
<tr><th id="1039">1039</th><td>      Spill.addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, RegState::ImplicitDefine | RegState::Dead);</td></tr>
<tr><th id="1040">1040</th><td>    }</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b>;</td></tr>
<tr><th id="1043">1043</th><td>  }</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RI.hasVGPRs(RC) &amp;&amp; &quot;Only VGPR spilling expected&quot;) ? void (0) : __assert_fail (&quot;RI.hasVGPRs(RC) &amp;&amp; \&quot;Only VGPR spilling expected\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1045, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RI.hasVGPRs(RC) &amp;&amp; <q>"Only VGPR spilling expected"</q>);</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="190Opcode" title='Opcode' data-type='unsigned int' data-ref="190Opcode">Opcode</dfn> = <a class="tu ref" href="#_ZL25getVGPRSpillRestoreOpcodej" title='getVGPRSpillRestoreOpcode' data-use='c' data-ref="_ZL25getVGPRSpillRestoreOpcodej">getVGPRSpillRestoreOpcode</a>(<a class="local col4 ref" href="#184SpillSize" title='SpillSize' data-ref="184SpillSize">SpillSize</a>);</td></tr>
<tr><th id="1048">1048</th><td>  BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), DestReg)</td></tr>
<tr><th id="1049">1049</th><td>    .addFrameIndex(FrameIndex)           <i>// vaddr</i></td></tr>
<tr><th id="1050">1050</th><td>    .addReg(MFI-&gt;getScratchRSrcReg())    <i>// scratch_rsrc</i></td></tr>
<tr><th id="1051">1051</th><td>    .addReg(MFI-&gt;getStackPtrOffsetReg()) <i>// scratch_offset</i></td></tr>
<tr><th id="1052">1052</th><td>    .addImm(<var>0</var>)                           <i>// offset</i></td></tr>
<tr><th id="1053">1053</th><td>    .addMemOperand(MMO);</td></tr>
<tr><th id="1054">1054</th><td>}</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><i class="doc">/// <span class="command">\param</span><span class="command"> @Offset</span> Offset in bytes of the FrameIndex being spilled</i></td></tr>
<tr><th id="1057">1057</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo24calculateLDSSpillAddressERNS_17MachineBasicBlockERNS_12MachineInstrEPNS_12RegScavengerEjjj" title='llvm::SIInstrInfo::calculateLDSSpillAddress' data-ref="_ZNK4llvm11SIInstrInfo24calculateLDSSpillAddressERNS_17MachineBasicBlockERNS_12MachineInstrEPNS_12RegScavengerEjjj">calculateLDSSpillAddress</dfn>(</td></tr>
<tr><th id="1058">1058</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="191MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="191MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="192MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="192MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="193RS" title='RS' data-type='llvm::RegScavenger *' data-ref="193RS">RS</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="194TmpReg" title='TmpReg' data-type='unsigned int' data-ref="194TmpReg">TmpReg</dfn>,</td></tr>
<tr><th id="1059">1059</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195FrameOffset" title='FrameOffset' data-type='unsigned int' data-ref="195FrameOffset">FrameOffset</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="196Size" title='Size' data-type='unsigned int' data-ref="196Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="1060">1060</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="197MF" title='MF' data-type='llvm::MachineFunction *' data-ref="197MF">MF</dfn> = <a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1061">1061</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="198MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="198MFI">MFI</dfn> = <a class="local col7 ref" href="#197MF" title='MF' data-ref="197MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1062">1062</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="199ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="199ST">ST</dfn> = <a class="local col7 ref" href="#197MF" title='MF' data-ref="197MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1063">1063</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="200DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="200DL">DL</dfn> = <a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>);</td></tr>
<tr><th id="1064">1064</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="201WorkGroupSize" title='WorkGroupSize' data-type='unsigned int' data-ref="201WorkGroupSize">WorkGroupSize</dfn> = <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getMaxFlatWorkGroupSizeEv" title='llvm::SIMachineFunctionInfo::getMaxFlatWorkGroupSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getMaxFlatWorkGroupSizeEv">getMaxFlatWorkGroupSize</a>();</td></tr>
<tr><th id="1065">1065</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="202WavefrontSize" title='WavefrontSize' data-type='unsigned int' data-ref="202WavefrontSize">WavefrontSize</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize();</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="203TIDReg" title='TIDReg' data-type='unsigned int' data-ref="203TIDReg">TIDReg</dfn> = <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo9getTIDRegEv" title='llvm::SIMachineFunctionInfo::getTIDReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo9getTIDRegEv">getTIDReg</a>();</td></tr>
<tr><th id="1068">1068</th><td>  <b>if</b> (!<a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16hasCalculatedTIDEv" title='llvm::SIMachineFunctionInfo::hasCalculatedTID' data-ref="_ZNK4llvm21SIMachineFunctionInfo16hasCalculatedTIDEv">hasCalculatedTID</a>()) {</td></tr>
<tr><th id="1069">1069</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="204Entry" title='Entry' data-type='llvm::MachineBasicBlock &amp;' data-ref="204Entry">Entry</dfn> = <a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="1070">1070</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="205Insert" title='Insert' data-type='MachineBasicBlock::iterator' data-ref="205Insert">Insert</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#204Entry" title='Entry' data-ref="204Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5frontEv" title='llvm::MachineBasicBlock::front' data-ref="_ZN4llvm17MachineBasicBlock5frontEv">front</a>();</td></tr>
<tr><th id="1071">1071</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="206DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="206DL">DL</dfn> = <a class="local col5 ref" href="#205Insert" title='Insert' data-ref="205Insert">Insert</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>    TIDReg = RI.findUnusedRegister(MF-&gt;getRegInfo(), &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>,</td></tr>
<tr><th id="1074">1074</th><td>                                   *MF);</td></tr>
<tr><th id="1075">1075</th><td>    <b>if</b> (TIDReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>)</td></tr>
<tr><th id="1076">1076</th><td>      <b>return</b> <a class="local col3 ref" href="#203TIDReg" title='TIDReg' data-ref="203TIDReg">TIDReg</a>;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>    <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col7 ref" href="#197MF" title='MF' data-ref="197MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) &amp;&amp;</td></tr>
<tr><th id="1079">1079</th><td>        <a class="local col1 ref" href="#201WorkGroupSize" title='WorkGroupSize' data-ref="201WorkGroupSize">WorkGroupSize</a> &gt; <a class="local col2 ref" href="#202WavefrontSize" title='WavefrontSize' data-ref="202WavefrontSize">WavefrontSize</a>) {</td></tr>
<tr><th id="1080">1080</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="207TIDIGXReg" title='TIDIGXReg' data-type='unsigned int' data-ref="207TIDIGXReg">TIDIGXReg</dfn></td></tr>
<tr><th id="1081">1081</th><td>        = <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_X" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_X">WORKGROUP_ID_X</a>);</td></tr>
<tr><th id="1082">1082</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="208TIDIGYReg" title='TIDIGYReg' data-type='unsigned int' data-ref="208TIDIGYReg">TIDIGYReg</dfn></td></tr>
<tr><th id="1083">1083</th><td>        = <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Y" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Y">WORKGROUP_ID_Y</a>);</td></tr>
<tr><th id="1084">1084</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="209TIDIGZReg" title='TIDIGZReg' data-type='unsigned int' data-ref="209TIDIGZReg">TIDIGZReg</dfn></td></tr>
<tr><th id="1085">1085</th><td>        = <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Z" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::WORKGROUP_ID_Z">WORKGROUP_ID_Z</a>);</td></tr>
<tr><th id="1086">1086</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="210InputPtrReg" title='InputPtrReg' data-type='unsigned int' data-ref="210InputPtrReg">InputPtrReg</dfn> =</td></tr>
<tr><th id="1087">1087</th><td>          <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR">KERNARG_SEGMENT_PTR</a>);</td></tr>
<tr><th id="1088">1088</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="211Reg" title='Reg' data-type='unsigned int' data-ref="211Reg">Reg</dfn> : {<a class="local col7 ref" href="#207TIDIGXReg" title='TIDIGXReg' data-ref="207TIDIGXReg">TIDIGXReg</a>, <a class="local col8 ref" href="#208TIDIGYReg" title='TIDIGYReg' data-ref="208TIDIGYReg">TIDIGYReg</a>, <a class="local col9 ref" href="#209TIDIGZReg" title='TIDIGZReg' data-ref="209TIDIGZReg">TIDIGZReg</a>}) {</td></tr>
<tr><th id="1089">1089</th><td>        <b>if</b> (!<a class="local col4 ref" href="#204Entry" title='Entry' data-ref="204Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col1 ref" href="#211Reg" title='Reg' data-ref="211Reg">Reg</a>))</td></tr>
<tr><th id="1090">1090</th><td>          <a class="local col4 ref" href="#204Entry" title='Entry' data-ref="204Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col1 ref" href="#211Reg" title='Reg' data-ref="211Reg">Reg</a>);</td></tr>
<tr><th id="1091">1091</th><td>      }</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>      <a class="local col3 ref" href="#193RS" title='RS' data-ref="193RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlock' data-ref="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE">enterBasicBlock</a>(<span class='refarg'><a class="local col4 ref" href="#204Entry" title='Entry' data-ref="204Entry">Entry</a></span>);</td></tr>
<tr><th id="1094">1094</th><td>      <i>// FIXME: Can we scavenge an SReg_64 and access the subregs?</i></td></tr>
<tr><th id="1095">1095</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="212STmp0" title='STmp0' data-type='unsigned int' data-ref="212STmp0">STmp0</dfn> = RS-&gt;scavengeRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>, <var>0</var>);</td></tr>
<tr><th id="1096">1096</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="213STmp1" title='STmp1' data-type='unsigned int' data-ref="213STmp1">STmp1</dfn> = RS-&gt;scavengeRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>, <var>0</var>);</td></tr>
<tr><th id="1097">1097</th><td>      BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_LOAD_DWORD_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LOAD_DWORD_IMM</span>), STmp0)</td></tr>
<tr><th id="1098">1098</th><td>              .addReg(InputPtrReg)</td></tr>
<tr><th id="1099">1099</th><td>              .addImm(SI::KernelInputOffsets::NGROUPS_Z);</td></tr>
<tr><th id="1100">1100</th><td>      BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_LOAD_DWORD_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LOAD_DWORD_IMM</span>), STmp1)</td></tr>
<tr><th id="1101">1101</th><td>              .addReg(InputPtrReg)</td></tr>
<tr><th id="1102">1102</th><td>              .addImm(SI::KernelInputOffsets::NGROUPS_Y);</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>      <i>// NGROUPS.X * NGROUPS.Y</i></td></tr>
<tr><th id="1105">1105</th><td>      BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_MUL_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MUL_I32</span>), STmp1)</td></tr>
<tr><th id="1106">1106</th><td>              .addReg(STmp1)</td></tr>
<tr><th id="1107">1107</th><td>              .addReg(STmp0);</td></tr>
<tr><th id="1108">1108</th><td>      <i>// (NGROUPS.X * NGROUPS.Y) * TIDIG.X</i></td></tr>
<tr><th id="1109">1109</th><td>      BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MUL_U32_U24_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_U32_U24_e32</span>), TIDReg)</td></tr>
<tr><th id="1110">1110</th><td>              .addReg(STmp1)</td></tr>
<tr><th id="1111">1111</th><td>              .addReg(TIDIGXReg);</td></tr>
<tr><th id="1112">1112</th><td>      <i>// NGROUPS.Z * TIDIG.Y + (NGROUPS.X * NGROPUS.Y * TIDIG.X)</i></td></tr>
<tr><th id="1113">1113</th><td>      BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MAD_U32_U24&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_U32_U24</span>), TIDReg)</td></tr>
<tr><th id="1114">1114</th><td>              .addReg(STmp0)</td></tr>
<tr><th id="1115">1115</th><td>              .addReg(TIDIGYReg)</td></tr>
<tr><th id="1116">1116</th><td>              .addReg(TIDReg);</td></tr>
<tr><th id="1117">1117</th><td>      <i>// (NGROUPS.Z * TIDIG.Y + (NGROUPS.X * NGROPUS.Y * TIDIG.X)) + TIDIG.Z</i></td></tr>
<tr><th id="1118">1118</th><td>      <a class="member" href="#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</a>(<span class='refarg'><a class="local col4 ref" href="#204Entry" title='Entry' data-ref="204Entry">Entry</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#205Insert" title='Insert' data-ref="205Insert">Insert</a>, <a class="local col6 ref" href="#206DL" title='DL' data-ref="206DL">DL</a>, <a class="local col3 ref" href="#203TIDReg" title='TIDReg' data-ref="203TIDReg">TIDReg</a>)</td></tr>
<tr><th id="1119">1119</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#203TIDReg" title='TIDReg' data-ref="203TIDReg">TIDReg</a>)</td></tr>
<tr><th id="1120">1120</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#209TIDIGZReg" title='TIDIGZReg' data-ref="209TIDIGZReg">TIDIGZReg</a>)</td></tr>
<tr><th id="1121">1121</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1122">1122</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1123">1123</th><td>      <i>// Get the wave id</i></td></tr>
<tr><th id="1124">1124</th><td>      BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MBCNT_LO_U32_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MBCNT_LO_U32_B32_e64</span>),</td></tr>
<tr><th id="1125">1125</th><td>              TIDReg)</td></tr>
<tr><th id="1126">1126</th><td>              .addImm(-<var>1</var>)</td></tr>
<tr><th id="1127">1127</th><td>              .addImm(<var>0</var>);</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>      BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MBCNT_HI_U32_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MBCNT_HI_U32_B32_e64</span>),</td></tr>
<tr><th id="1130">1130</th><td>              TIDReg)</td></tr>
<tr><th id="1131">1131</th><td>              .addImm(-<var>1</var>)</td></tr>
<tr><th id="1132">1132</th><td>              .addReg(TIDReg);</td></tr>
<tr><th id="1133">1133</th><td>    }</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>    BuildMI(Entry, Insert, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e32</span>),</td></tr>
<tr><th id="1136">1136</th><td>            TIDReg)</td></tr>
<tr><th id="1137">1137</th><td>            .addImm(<var>2</var>)</td></tr>
<tr><th id="1138">1138</th><td>            .addReg(TIDReg);</td></tr>
<tr><th id="1139">1139</th><td>    <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo9setTIDRegEj" title='llvm::SIMachineFunctionInfo::setTIDReg' data-ref="_ZN4llvm21SIMachineFunctionInfo9setTIDRegEj">setTIDReg</a>(<a class="local col3 ref" href="#203TIDReg" title='TIDReg' data-ref="203TIDReg">TIDReg</a>);</td></tr>
<tr><th id="1140">1140</th><td>  }</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <i>// Add FrameIndex to LDS offset</i></td></tr>
<tr><th id="1143">1143</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="214LDSOffset" title='LDSOffset' data-type='unsigned int' data-ref="214LDSOffset">LDSOffset</dfn> = <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>() + (<a class="local col5 ref" href="#195FrameOffset" title='FrameOffset' data-ref="195FrameOffset">FrameOffset</a> * <a class="local col1 ref" href="#201WorkGroupSize" title='WorkGroupSize' data-ref="201WorkGroupSize">WorkGroupSize</a>);</td></tr>
<tr><th id="1144">1144</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</a>(<span class='refarg'><a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>, <a class="local col0 ref" href="#200DL" title='DL' data-ref="200DL">DL</a>, <a class="local col4 ref" href="#194TmpReg" title='TmpReg' data-ref="194TmpReg">TmpReg</a>)</td></tr>
<tr><th id="1145">1145</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#214LDSOffset" title='LDSOffset' data-ref="214LDSOffset">LDSOffset</a>)</td></tr>
<tr><th id="1146">1146</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#203TIDReg" title='TIDReg' data-ref="203TIDReg">TIDReg</a>)</td></tr>
<tr><th id="1147">1147</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>  <b>return</b> <a class="local col4 ref" href="#194TmpReg" title='TmpReg' data-ref="194TmpReg">TmpReg</a>;</td></tr>
<tr><th id="1150">1150</th><td>}</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16insertWaitStatesERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEi" title='llvm::SIInstrInfo::insertWaitStates' data-ref="_ZNK4llvm11SIInstrInfo16insertWaitStatesERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEi">insertWaitStates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="215MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="215MBB">MBB</dfn>,</td></tr>
<tr><th id="1153">1153</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="216MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="216MI">MI</dfn>,</td></tr>
<tr><th id="1154">1154</th><td>                                   <em>int</em> <dfn class="local col7 decl" id="217Count" title='Count' data-type='int' data-ref="217Count">Count</dfn>) <em>const</em> {</td></tr>
<tr><th id="1155">1155</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="218DL" title='DL' data-type='llvm::DebugLoc' data-ref="218DL">DL</dfn> = <a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>);</td></tr>
<tr><th id="1156">1156</th><td>  <b>while</b> (<a class="local col7 ref" href="#217Count" title='Count' data-ref="217Count">Count</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="1157">1157</th><td>    <em>int</em> <dfn class="local col9 decl" id="219Arg" title='Arg' data-type='int' data-ref="219Arg">Arg</dfn>;</td></tr>
<tr><th id="1158">1158</th><td>    <b>if</b> (<a class="local col7 ref" href="#217Count" title='Count' data-ref="217Count">Count</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="1159">1159</th><td>      <a class="local col9 ref" href="#219Arg" title='Arg' data-ref="219Arg">Arg</a> = <var>7</var>;</td></tr>
<tr><th id="1160">1160</th><td>    <b>else</b></td></tr>
<tr><th id="1161">1161</th><td>      <a class="local col9 ref" href="#219Arg" title='Arg' data-ref="219Arg">Arg</a> = <a class="local col7 ref" href="#217Count" title='Count' data-ref="217Count">Count</a> - <var>1</var>;</td></tr>
<tr><th id="1162">1162</th><td>    <a class="local col7 ref" href="#217Count" title='Count' data-ref="217Count">Count</a> -= <var>8</var>;</td></tr>
<tr><th id="1163">1163</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOP&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOP</span>))</td></tr>
<tr><th id="1164">1164</th><td>            .addImm(Arg);</td></tr>
<tr><th id="1165">1165</th><td>  }</td></tr>
<tr><th id="1166">1166</th><td>}</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SIInstrInfo::insertNoop' data-ref="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="220MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="220MBB">MBB</dfn>,</td></tr>
<tr><th id="1169">1169</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="221MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="221MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1170">1170</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo16insertWaitStatesERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEi" title='llvm::SIInstrInfo::insertWaitStates' data-ref="_ZNK4llvm11SIInstrInfo16insertWaitStatesERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEi">insertWaitStates</a>(<span class='refarg'><a class="local col0 ref" href="#220MBB" title='MBB' data-ref="220MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#221MI" title='MI' data-ref="221MI">MI</a>, <var>1</var>);</td></tr>
<tr><th id="1171">1171</th><td>}</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE" title='llvm::SIInstrInfo::insertReturn' data-ref="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE">insertReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="222MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="222MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1174">1174</th><td>  <em>auto</em> <dfn class="local col3 decl" id="223MF" title='MF' data-type='llvm::MachineFunction *' data-ref="223MF">MF</dfn> = <a class="local col2 ref" href="#222MBB" title='MBB' data-ref="222MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1175">1175</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="224Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="224Info">Info</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Info-&gt;isEntryFunction()) ? void (0) : __assert_fail (&quot;Info-&gt;isEntryFunction()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1177, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>());</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>  <b>if</b> (<a class="local col2 ref" href="#222MBB" title='MBB' data-ref="222MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>()) {</td></tr>
<tr><th id="1180">1180</th><td>    <em>bool</em> <dfn class="local col5 decl" id="225HasNoTerminator" title='HasNoTerminator' data-type='bool' data-ref="225HasNoTerminator">HasNoTerminator</dfn> = <a class="local col2 ref" href="#222MBB" title='MBB' data-ref="222MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#222MBB" title='MBB' data-ref="222MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1181">1181</th><td>    <b>if</b> (<a class="local col5 ref" href="#225HasNoTerminator" title='HasNoTerminator' data-ref="225HasNoTerminator">HasNoTerminator</a>) {</td></tr>
<tr><th id="1182">1182</th><td>      <b>if</b> (<a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" title='llvm::SIMachineFunctionInfo::returnsVoid' data-ref="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv">returnsVoid</a>()) {</td></tr>
<tr><th id="1183">1183</th><td>        BuildMI(MBB, MBB.end(), DebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;S_ENDPGM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ENDPGM</span>)).addImm(<var>0</var>);</td></tr>
<tr><th id="1184">1184</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1185">1185</th><td>        BuildMI(MBB, MBB.end(), DebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;SI_RETURN_TO_EPILOG&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_RETURN_TO_EPILOG</span>));</td></tr>
<tr><th id="1186">1186</th><td>      }</td></tr>
<tr><th id="1187">1187</th><td>    }</td></tr>
<tr><th id="1188">1188</th><td>  }</td></tr>
<tr><th id="1189">1189</th><td>}</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getNumWaitStates' data-ref="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE">getNumWaitStates</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="226MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="226MI">MI</dfn>) {</td></tr>
<tr><th id="1192">1192</th><td>  <b>switch</b> (<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1193">1193</th><td>  <b>default</b>: <b>return</b> <var>1</var>; <i>// FIXME: Do wait states equal cycles?</i></td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NOP&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOP</span>:</td></tr>
<tr><th id="1196">1196</th><td>    <b>return</b> MI.getOperand(<var>0</var>).getImm() + <var>1</var>;</td></tr>
<tr><th id="1197">1197</th><td>  }</td></tr>
<tr><th id="1198">1198</th><td>}</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="227MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="227MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1201">1201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="228MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="228MBB">MBB</dfn> = *<a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1202">1202</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="229DL" title='DL' data-type='llvm::DebugLoc' data-ref="229DL">DL</dfn> = <a class="local col8 ref" href="#228MBB" title='MBB' data-ref="228MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>);</td></tr>
<tr><th id="1203">1203</th><td>  <b>switch</b> (<a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1204">1204</th><td>  <b>default</b>: <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">expandPostRAPseudo</span>(MI);</td></tr>
<tr><th id="1205">1205</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64_term</span>:</td></tr>
<tr><th id="1206">1206</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1207">1207</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1208">1208</th><td>    MI.setDesc(get(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>));</td></tr>
<tr><th id="1209">1209</th><td>    <b>break</b>;</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64_term</span>:</td></tr>
<tr><th id="1212">1212</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1213">1213</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1214">1214</th><td>    MI.setDesc(get(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64</span>));</td></tr>
<tr><th id="1215">1215</th><td>    <b>break</b>;</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64_term</span>:</td></tr>
<tr><th id="1218">1218</th><td>    <i>// This is only a terminator to get the correct spill code placement during</i></td></tr>
<tr><th id="1219">1219</th><td><i>    // register allocation.</i></td></tr>
<tr><th id="1220">1220</th><td>    MI.setDesc(get(AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64</span>));</td></tr>
<tr><th id="1221">1221</th><td>    <b>break</b>;</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span>: {</td></tr>
<tr><th id="1224">1224</th><td>    <em>unsigned</em> Dst = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1225">1225</th><td>    <em>unsigned</em> DstLo = RI.getSubReg(Dst, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="1226">1226</th><td>    <em>unsigned</em> DstHi = RI.getSubReg(Dst, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>    <em>const</em> MachineOperand &amp;SrcOp = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="1229">1229</th><td>    <i>// FIXME: Will this work for 64-bit floating point immediates?</i></td></tr>
<tr><th id="1230">1230</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SrcOp.isFPImm()) ? void (0) : __assert_fail (&quot;!SrcOp.isFPImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1230, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!SrcOp.isFPImm());</td></tr>
<tr><th id="1231">1231</th><td>    <b>if</b> (SrcOp.isImm()) {</td></tr>
<tr><th id="1232">1232</th><td>      APInt Imm(<var>64</var>, SrcOp.getImm());</td></tr>
<tr><th id="1233">1233</th><td>      BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), DstLo)</td></tr>
<tr><th id="1234">1234</th><td>        .addImm(Imm.getLoBits(<var>32</var>).getZExtValue())</td></tr>
<tr><th id="1235">1235</th><td>        .addReg(Dst, RegState::Implicit | RegState::Define);</td></tr>
<tr><th id="1236">1236</th><td>      BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), DstHi)</td></tr>
<tr><th id="1237">1237</th><td>        .addImm(Imm.getHiBits(<var>32</var>).getZExtValue())</td></tr>
<tr><th id="1238">1238</th><td>        .addReg(Dst, RegState::Implicit | RegState::Define);</td></tr>
<tr><th id="1239">1239</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1240">1240</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOp.isReg()) ? void (0) : __assert_fail (&quot;SrcOp.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1240, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SrcOp.isReg());</td></tr>
<tr><th id="1241">1241</th><td>      BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), DstLo)</td></tr>
<tr><th id="1242">1242</th><td>        .addReg(RI.getSubReg(SrcOp.getReg(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>))</td></tr>
<tr><th id="1243">1243</th><td>        .addReg(Dst, RegState::Implicit | RegState::Define);</td></tr>
<tr><th id="1244">1244</th><td>      BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), DstHi)</td></tr>
<tr><th id="1245">1245</th><td>        .addReg(RI.getSubReg(SrcOp.getReg(), AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>))</td></tr>
<tr><th id="1246">1246</th><td>        .addReg(Dst, RegState::Implicit | RegState::Define);</td></tr>
<tr><th id="1247">1247</th><td>    }</td></tr>
<tr><th id="1248">1248</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="1249">1249</th><td>    <b>break</b>;</td></tr>
<tr><th id="1250">1250</th><td>  }</td></tr>
<tr><th id="1251">1251</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_SET_INACTIVE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SET_INACTIVE_B32</span>: {</td></tr>
<tr><th id="1252">1252</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="1253">1253</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="1254">1254</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1255">1255</th><td>      .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1256">1256</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="1257">1257</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="1258">1258</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="1259">1259</th><td>    <b>break</b>;</td></tr>
<tr><th id="1260">1260</th><td>  }</td></tr>
<tr><th id="1261">1261</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_SET_INACTIVE_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SET_INACTIVE_B64</span>: {</td></tr>
<tr><th id="1262">1262</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="1263">1263</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="1264">1264</th><td>    MachineInstr *Copy = BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span>),</td></tr>
<tr><th id="1265">1265</th><td>                                 MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1266">1266</th><td>      .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1267">1267</th><td>    expandPostRAPseudo(*Copy);</td></tr>
<tr><th id="1268">1268</th><td>    BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="1269">1269</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="1270">1270</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="1271">1271</th><td>    <b>break</b>;</td></tr>
<tr><th id="1272">1272</th><td>  }</td></tr>
<tr><th id="1273">1273</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_V1&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_V1</span>:</td></tr>
<tr><th id="1274">1274</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_V2&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_V2</span>:</td></tr>
<tr><th id="1275">1275</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_V4&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_V4</span>:</td></tr>
<tr><th id="1276">1276</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_V8&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_V8</span>:</td></tr>
<tr><th id="1277">1277</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_V16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_V16</span>: {</td></tr>
<tr><th id="1278">1278</th><td>    <em>const</em> MCInstrDesc &amp;MovRelDesc = get(AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_e32</span>);</td></tr>
<tr><th id="1279">1279</th><td>    <em>unsigned</em> VecReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1280">1280</th><td>    <em>bool</em> IsUndef = MI.getOperand(<var>1</var>).isUndef();</td></tr>
<tr><th id="1281">1281</th><td>    <em>unsigned</em> SubReg = AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span> + MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="1282">1282</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VecReg == MI.getOperand(1).getReg()) ? void (0) : __assert_fail (&quot;VecReg == MI.getOperand(1).getReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1282, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(VecReg == MI.getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>    MachineInstr *MovRel =</td></tr>
<tr><th id="1285">1285</th><td>        BuildMI(MBB, MI, DL, MovRelDesc)</td></tr>
<tr><th id="1286">1286</th><td>            .addReg(RI.getSubReg(VecReg, SubReg), RegState::Undef)</td></tr>
<tr><th id="1287">1287</th><td>            .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1288">1288</th><td>            .addReg(VecReg, RegState::ImplicitDefine)</td></tr>
<tr><th id="1289">1289</th><td>            .addReg(VecReg,</td></tr>
<tr><th id="1290">1290</th><td>                    RegState::Implicit | (IsUndef ? RegState::Undef : <var>0</var>));</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>    <em>const</em> <em>int</em> ImpDefIdx =</td></tr>
<tr><th id="1293">1293</th><td>        MovRelDesc.getNumOperands() + MovRelDesc.getNumImplicitUses();</td></tr>
<tr><th id="1294">1294</th><td>    <em>const</em> <em>int</em> ImpUseIdx = ImpDefIdx + <var>1</var>;</td></tr>
<tr><th id="1295">1295</th><td>    MovRel-&gt;tieOperands(ImpDefIdx, ImpUseIdx);</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="1298">1298</th><td>    <b>break</b>;</td></tr>
<tr><th id="1299">1299</th><td>  }</td></tr>
<tr><th id="1300">1300</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_PC_ADD_REL_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_PC_ADD_REL_OFFSET</span>: {</td></tr>
<tr><th id="1301">1301</th><td>    MachineFunction &amp;MF = *MBB.getParent();</td></tr>
<tr><th id="1302">1302</th><td>    <em>unsigned</em> Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1303">1303</th><td>    <em>unsigned</em> RegLo = RI.getSubReg(Reg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="1304">1304</th><td>    <em>unsigned</em> RegHi = RI.getSubReg(Reg, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>    <i>// Create a bundle so these instructions won't be re-ordered by the</i></td></tr>
<tr><th id="1307">1307</th><td><i>    // post-RA scheduler.</i></td></tr>
<tr><th id="1308">1308</th><td>    MIBundleBuilder Bundler(MBB, MI);</td></tr>
<tr><th id="1309">1309</th><td>    Bundler.append(BuildMI(MF, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_GETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_GETPC_B64</span>), Reg));</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>    <i>// Add 32-bit offset from this instruction to the start of the</i></td></tr>
<tr><th id="1312">1312</th><td><i>    // constant data.</i></td></tr>
<tr><th id="1313">1313</th><td>    Bundler.append(BuildMI(MF, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), RegLo)</td></tr>
<tr><th id="1314">1314</th><td>                       .addReg(RegLo)</td></tr>
<tr><th id="1315">1315</th><td>                       .add(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>    MachineInstrBuilder MIB = BuildMI(MF, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_ADDC_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDC_U32</span>), RegHi)</td></tr>
<tr><th id="1318">1318</th><td>                                  .addReg(RegHi);</td></tr>
<tr><th id="1319">1319</th><td>    <b>if</b> (MI.getOperand(<var>2</var>).getTargetFlags() == SIInstrInfo::MO_NONE)</td></tr>
<tr><th id="1320">1320</th><td>      MIB.addImm(<var>0</var>);</td></tr>
<tr><th id="1321">1321</th><td>    <b>else</b></td></tr>
<tr><th id="1322">1322</th><td>      MIB.add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td>    Bundler.append(MIB);</td></tr>
<tr><th id="1325">1325</th><td>    finalizeBundle(MBB, Bundler.begin());</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="1328">1328</th><td>    <b>break</b>;</td></tr>
<tr><th id="1329">1329</th><td>  }</td></tr>
<tr><th id="1330">1330</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;ENTER_WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">ENTER_WWM</span>: {</td></tr>
<tr><th id="1331">1331</th><td>    <i>// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</i></td></tr>
<tr><th id="1332">1332</th><td><i>    // WWM is entered.</i></td></tr>
<tr><th id="1333">1333</th><td>    MI.setDesc(get(AMDGPU::<span class='error' title="no member named &apos;S_OR_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_SAVEEXEC_B64</span>));</td></tr>
<tr><th id="1334">1334</th><td>    <b>break</b>;</td></tr>
<tr><th id="1335">1335</th><td>  }</td></tr>
<tr><th id="1336">1336</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;EXIT_WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">EXIT_WWM</span>: {</td></tr>
<tr><th id="1337">1337</th><td>    <i>// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</i></td></tr>
<tr><th id="1338">1338</th><td><i>    // WWM is exited.</i></td></tr>
<tr><th id="1339">1339</th><td>    MI.setDesc(get(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>));</td></tr>
<tr><th id="1340">1340</th><td>    <b>break</b>;</td></tr>
<tr><th id="1341">1341</th><td>  }</td></tr>
<tr><th id="1342">1342</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#103" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE">BUNDLE</a>: {</td></tr>
<tr><th id="1343">1343</th><td>    <b>if</b> (!<a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="1344">1344</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>    <i>// If it is a load it must be a memory clause</i></td></tr>
<tr><th id="1347">1347</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col0 decl" id="230I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="230I">I</dfn> = <a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1348">1348</th><td>         <a class="local col0 ref" href="#230I" title='I' data-ref="230I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#230I" title='I' data-ref="230I">I</a>) {</td></tr>
<tr><th id="1349">1349</th><td>      <a class="local col0 ref" href="#230I" title='I' data-ref="230I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16unbundleFromSuccEv" title='llvm::MachineInstr::unbundleFromSucc' data-ref="_ZN4llvm12MachineInstr16unbundleFromSuccEv">unbundleFromSucc</a>();</td></tr>
<tr><th id="1350">1350</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="231MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="231MO">MO</dfn> : <a class="local col0 ref" href="#230I" title='I' data-ref="230I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1351">1351</th><td>        <b>if</b> (<a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1352">1352</th><td>          <a class="local col1 ref" href="#231MO" title='MO' data-ref="231MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsInternalReadEb" title='llvm::MachineOperand::setIsInternalRead' data-ref="_ZN4llvm14MachineOperand17setIsInternalReadEb">setIsInternalRead</a>(<b>false</b>);</td></tr>
<tr><th id="1353">1353</th><td>    }</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>    <a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1356">1356</th><td>    <b>break</b>;</td></tr>
<tr><th id="1357">1357</th><td>  }</td></tr>
<tr><th id="1358">1358</th><td>  }</td></tr>
<tr><th id="1359">1359</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1360">1360</th><td>}</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" title='llvm::SIInstrInfo::swapSourceModifiers' data-ref="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j">swapSourceModifiers</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="232MI">MI</dfn>,</td></tr>
<tr><th id="1363">1363</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="233Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="233Src0">Src0</dfn>,</td></tr>
<tr><th id="1364">1364</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="234Src0OpName" title='Src0OpName' data-type='unsigned int' data-ref="234Src0OpName">Src0OpName</dfn>,</td></tr>
<tr><th id="1365">1365</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="235Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="235Src1">Src1</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="236Src1OpName" title='Src1OpName' data-type='unsigned int' data-ref="236Src1OpName">Src1OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="1367">1367</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="237Src0Mods" title='Src0Mods' data-type='llvm::MachineOperand *' data-ref="237Src0Mods">Src0Mods</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a></span>, <a class="local col4 ref" href="#234Src0OpName" title='Src0OpName' data-ref="234Src0OpName">Src0OpName</a>);</td></tr>
<tr><th id="1368">1368</th><td>  <b>if</b> (!<a class="local col7 ref" href="#237Src0Mods" title='Src0Mods' data-ref="237Src0Mods">Src0Mods</a>)</td></tr>
<tr><th id="1369">1369</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="238Src1Mods" title='Src1Mods' data-type='llvm::MachineOperand *' data-ref="238Src1Mods">Src1Mods</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a></span>, <a class="local col6 ref" href="#236Src1OpName" title='Src1OpName' data-ref="236Src1OpName">Src1OpName</a>);</td></tr>
<tr><th id="1372">1372</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src1Mods &amp;&amp; &quot;All commutable instructions have both src0 and src1 modifiers&quot;) ? void (0) : __assert_fail (&quot;Src1Mods &amp;&amp; \&quot;All commutable instructions have both src0 and src1 modifiers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1373, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#238Src1Mods" title='Src1Mods' data-ref="238Src1Mods">Src1Mods</a> &amp;&amp;</td></tr>
<tr><th id="1373">1373</th><td>         <q>"All commutable instructions have both src0 and src1 modifiers"</q>);</td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td>  <em>int</em> <dfn class="local col9 decl" id="239Src0ModsVal" title='Src0ModsVal' data-type='int' data-ref="239Src0ModsVal">Src0ModsVal</dfn> = <a class="local col7 ref" href="#237Src0Mods" title='Src0Mods' data-ref="237Src0Mods">Src0Mods</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1376">1376</th><td>  <em>int</em> <dfn class="local col0 decl" id="240Src1ModsVal" title='Src1ModsVal' data-type='int' data-ref="240Src1ModsVal">Src1ModsVal</dfn> = <a class="local col8 ref" href="#238Src1Mods" title='Src1Mods' data-ref="238Src1Mods">Src1Mods</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <a class="local col8 ref" href="#238Src1Mods" title='Src1Mods' data-ref="238Src1Mods">Src1Mods</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#239Src0ModsVal" title='Src0ModsVal' data-ref="239Src0ModsVal">Src0ModsVal</a>);</td></tr>
<tr><th id="1379">1379</th><td>  <a class="local col7 ref" href="#237Src0Mods" title='Src0Mods' data-ref="237Src0Mods">Src0Mods</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#240Src1ModsVal" title='Src1ModsVal' data-ref="240Src1ModsVal">Src1ModsVal</a>);</td></tr>
<tr><th id="1380">1380</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1381">1381</th><td>}</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" title='swapRegAndNonRegOperand' data-type='llvm::MachineInstr * swapRegAndNonRegOperand(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; RegOp, llvm::MachineOperand &amp; NonRegOp)' data-ref="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_">swapRegAndNonRegOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="241MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="241MI">MI</dfn>,</td></tr>
<tr><th id="1384">1384</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="242RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="242RegOp">RegOp</dfn>,</td></tr>
<tr><th id="1385">1385</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="243NonRegOp" title='NonRegOp' data-type='llvm::MachineOperand &amp;' data-ref="243NonRegOp">NonRegOp</dfn>) {</td></tr>
<tr><th id="1386">1386</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="244Reg" title='Reg' data-type='unsigned int' data-ref="244Reg">Reg</dfn> = <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1387">1387</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245SubReg" title='SubReg' data-type='unsigned int' data-ref="245SubReg">SubReg</dfn> = <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1388">1388</th><td>  <em>bool</em> <dfn class="local col6 decl" id="246IsKill" title='IsKill' data-type='bool' data-ref="246IsKill">IsKill</dfn> = <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1389">1389</th><td>  <em>bool</em> <dfn class="local col7 decl" id="247IsDead" title='IsDead' data-type='bool' data-ref="247IsDead">IsDead</dfn> = <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="1390">1390</th><td>  <em>bool</em> <dfn class="local col8 decl" id="248IsUndef" title='IsUndef' data-type='bool' data-ref="248IsUndef">IsUndef</dfn> = <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1391">1391</th><td>  <em>bool</em> <dfn class="local col9 decl" id="249IsDebug" title='IsDebug' data-type='bool' data-ref="249IsDebug">IsDebug</dfn> = <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>();</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>  <b>if</b> (<a class="local col3 ref" href="#243NonRegOp" title='NonRegOp' data-ref="243NonRegOp">NonRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1394">1394</th><td>    <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col3 ref" href="#243NonRegOp" title='NonRegOp' data-ref="243NonRegOp">NonRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1395">1395</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#243NonRegOp" title='NonRegOp' data-ref="243NonRegOp">NonRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1396">1396</th><td>    <a class="local col2 ref" href="#242RegOp" title='RegOp' data-ref="242RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand18ChangeToFrameIndexEi" title='llvm::MachineOperand::ChangeToFrameIndex' data-ref="_ZN4llvm14MachineOperand18ChangeToFrameIndexEi">ChangeToFrameIndex</a>(<a class="local col3 ref" href="#243NonRegOp" title='NonRegOp' data-ref="243NonRegOp">NonRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="1397">1397</th><td>  <b>else</b></td></tr>
<tr><th id="1398">1398</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>  <a class="local col3 ref" href="#243NonRegOp" title='NonRegOp' data-ref="243NonRegOp">NonRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#244Reg" title='Reg' data-ref="244Reg">Reg</a>, <b>false</b>, <b>false</b>, <a class="local col6 ref" href="#246IsKill" title='IsKill' data-ref="246IsKill">IsKill</a>, <a class="local col7 ref" href="#247IsDead" title='IsDead' data-ref="247IsDead">IsDead</a>, <a class="local col8 ref" href="#248IsUndef" title='IsUndef' data-ref="248IsUndef">IsUndef</a>, <a class="local col9 ref" href="#249IsDebug" title='IsDebug' data-ref="249IsDebug">IsDebug</a>);</td></tr>
<tr><th id="1401">1401</th><td>  <a class="local col3 ref" href="#243NonRegOp" title='NonRegOp' data-ref="243NonRegOp">NonRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col5 ref" href="#245SubReg" title='SubReg' data-ref="245SubReg">SubReg</a>);</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>  <b>return</b> &amp;<a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI">MI</a>;</td></tr>
<tr><th id="1404">1404</th><td>}</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SIInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="250MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="250MI">MI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="251NewMI" title='NewMI' data-type='bool' data-ref="251NewMI">NewMI</dfn>,</td></tr>
<tr><th id="1407">1407</th><td>                                                  <em>unsigned</em> <dfn class="local col2 decl" id="252Src0Idx" title='Src0Idx' data-type='unsigned int' data-ref="252Src0Idx">Src0Idx</dfn>,</td></tr>
<tr><th id="1408">1408</th><td>                                                  <em>unsigned</em> <dfn class="local col3 decl" id="253Src1Idx" title='Src1Idx' data-type='unsigned int' data-ref="253Src1Idx">Src1Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1409">1409</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!NewMI &amp;&amp; &quot;this should never be used&quot;) ? void (0) : __assert_fail (&quot;!NewMI &amp;&amp; \&quot;this should never be used\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1409, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#251NewMI" title='NewMI' data-ref="251NewMI">NewMI</a> &amp;&amp; <q>"this should never be used"</q>);</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="254Opc" title='Opc' data-type='unsigned int' data-ref="254Opc">Opc</dfn> = <a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1412">1412</th><td>  <em>int</em> <dfn class="local col5 decl" id="255CommutedOpcode" title='CommutedOpcode' data-type='int' data-ref="255CommutedOpcode">CommutedOpcode</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</a>(<a class="local col4 ref" href="#254Opc" title='Opc' data-ref="254Opc">Opc</a>);</td></tr>
<tr><th id="1413">1413</th><td>  <b>if</b> (<a class="local col5 ref" href="#255CommutedOpcode" title='CommutedOpcode' data-ref="255CommutedOpcode">CommutedOpcode</a> == -<var>1</var>)</td></tr>
<tr><th id="1414">1414</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src0) == static_cast&lt;int&gt;(Src0Idx) &amp;&amp; AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1) == static_cast&lt;int&gt;(Src1Idx) &amp;&amp; &quot;inconsistency with findCommutedOpIndices&quot;) ? void (0) : __assert_fail (&quot;AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src0) == static_cast&lt;int&gt;(Src0Idx) &amp;&amp; AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1) == static_cast&lt;int&gt;(Src1Idx) &amp;&amp; \&quot;inconsistency with findCommutedOpIndices\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1420, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0) ==</td></tr>
<tr><th id="1417">1417</th><td>           <b>static_cast</b>&lt;<em>int</em>&gt;(Src0Idx) &amp;&amp;</td></tr>
<tr><th id="1418">1418</th><td>         AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1) ==</td></tr>
<tr><th id="1419">1419</th><td>           <b>static_cast</b>&lt;<em>int</em>&gt;(Src1Idx) &amp;&amp;</td></tr>
<tr><th id="1420">1420</th><td>         <q>"inconsistency with findCommutedOpIndices"</q>);</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="256Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="256Src0">Src0</dfn> = <a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#252Src0Idx" title='Src0Idx' data-ref="252Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="1423">1423</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="257Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="257Src1">Src1</dfn> = <a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#253Src1Idx" title='Src1Idx' data-ref="253Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="258CommutedMI" title='CommutedMI' data-type='llvm::MachineInstr *' data-ref="258CommutedMI">CommutedMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1426">1426</th><td>  <b>if</b> (<a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#257Src1" title='Src1' data-ref="257Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1427">1427</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(<a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>, <a class="local col3 ref" href="#253Src1Idx" title='Src1Idx' data-ref="253Src1Idx">Src1Idx</a>, &amp;<a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a>)) {</td></tr>
<tr><th id="1428">1428</th><td>      <i>// Be sure to copy the source modifiers to the right place.</i></td></tr>
<tr><th id="1429">1429</th><td>      CommutedMI</td></tr>
<tr><th id="1430">1430</th><td>        = TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument"><span class='error' title="&apos;commuteInstructionImpl&apos; is a protected member of &apos;llvm::TargetInstrInfo&apos;">commuteInstructionImpl</span></span>(MI, NewMI, Src0Idx, Src1Idx);</td></tr>
<tr><th id="1431">1431</th><td>    }</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col7 ref" href="#257Src1" title='Src1' data-ref="257Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1434">1434</th><td>    <i>// src0 should always be able to support any operand type, so no need to</i></td></tr>
<tr><th id="1435">1435</th><td><i>    // check operand legality.</i></td></tr>
<tr><th id="1436">1436</th><td>    <a class="local col8 ref" href="#258CommutedMI" title='CommutedMI' data-ref="258CommutedMI">CommutedMI</a> = <a class="tu ref" href="#_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" title='swapRegAndNonRegOperand' data-use='c' data-ref="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_">swapRegAndNonRegOperand</a>(<span class='refarg'><a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a></span>, <span class='refarg'><a class="local col7 ref" href="#257Src1" title='Src1' data-ref="257Src1">Src1</a></span>);</td></tr>
<tr><th id="1437">1437</th><td>  } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#257Src1" title='Src1' data-ref="257Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1438">1438</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(<a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>, <a class="local col3 ref" href="#253Src1Idx" title='Src1Idx' data-ref="253Src1Idx">Src1Idx</a>, &amp;<a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a>))</td></tr>
<tr><th id="1439">1439</th><td>      <a class="local col8 ref" href="#258CommutedMI" title='CommutedMI' data-ref="258CommutedMI">CommutedMI</a> = <a class="tu ref" href="#_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_" title='swapRegAndNonRegOperand' data-use='c' data-ref="_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_">swapRegAndNonRegOperand</a>(<span class='refarg'><a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#257Src1" title='Src1' data-ref="257Src1">Src1</a></span>, <span class='refarg'><a class="local col6 ref" href="#256Src0" title='Src0' data-ref="256Src0">Src0</a></span>);</td></tr>
<tr><th id="1440">1440</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1441">1441</th><td>    <i>// FIXME: Found two non registers to commute. This does happen.</i></td></tr>
<tr><th id="1442">1442</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1443">1443</th><td>  }</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <b>if</b> (<a class="local col8 ref" href="#258CommutedMI" title='CommutedMI' data-ref="258CommutedMI">CommutedMI</a>) {</td></tr>
<tr><th id="1446">1446</th><td>    swapSourceModifiers(MI, Src0, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers,</td></tr>
<tr><th id="1447">1447</th><td>                        Src1, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers);</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>    CommutedMI-&gt;setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(CommutedOpcode));</td></tr>
<tr><th id="1450">1450</th><td>  }</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>  <b>return</b> <a class="local col8 ref" href="#258CommutedMI" title='CommutedMI' data-ref="258CommutedMI">CommutedMI</a>;</td></tr>
<tr><th id="1453">1453</th><td>}</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td><i>// This needs to be implemented because the source modifiers may be inserted</i></td></tr>
<tr><th id="1456">1456</th><td><i>// between the true commutable operands, and the base</i></td></tr>
<tr><th id="1457">1457</th><td><i>// TargetInstrInfo::commuteInstruction uses it.</i></td></tr>
<tr><th id="1458">1458</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="259MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="259MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="260SrcOpIdx0" title='SrcOpIdx0' data-type='unsigned int &amp;' data-ref="260SrcOpIdx0">SrcOpIdx0</dfn>,</td></tr>
<tr><th id="1459">1459</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col1 decl" id="261SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="261SrcOpIdx1">SrcOpIdx1</dfn>) <em>const</em> {</td></tr>
<tr><th id="1460">1460</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_">findCommutedOpIndices</a>(<a class="ref fake" href="../../../include/llvm/MC/MCInstrDesc.h.html#164" title='llvm::MCInstrDesc::MCInstrDesc' data-ref="_ZN4llvm11MCInstrDescC1ERKS0_"></a><a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <span class='refarg'><a class="local col0 ref" href="#260SrcOpIdx0" title='SrcOpIdx0' data-ref="260SrcOpIdx0">SrcOpIdx0</a></span>, <span class='refarg'><a class="local col1 ref" href="#261SrcOpIdx1" title='SrcOpIdx1' data-ref="261SrcOpIdx1">SrcOpIdx1</a></span>);</td></tr>
<tr><th id="1461">1461</th><td>}</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> <dfn class="local col2 decl" id="262Desc" title='Desc' data-type='llvm::MCInstrDesc' data-ref="262Desc">Desc</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="263SrcOpIdx0" title='SrcOpIdx0' data-type='unsigned int &amp;' data-ref="263SrcOpIdx0">SrcOpIdx0</dfn>,</td></tr>
<tr><th id="1464">1464</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col4 decl" id="264SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="264SrcOpIdx1">SrcOpIdx1</dfn>) <em>const</em> {</td></tr>
<tr><th id="1465">1465</th><td>  <b>if</b> (!<a class="local col2 ref" href="#262Desc" title='Desc' data-ref="262Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="1466">1466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="265Opc" title='Opc' data-type='unsigned int' data-ref="265Opc">Opc</dfn> = <a class="local col2 ref" href="#262Desc" title='Desc' data-ref="262Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1469">1469</th><td>  <em>int</em> <dfn class="local col6 decl" id="266Src0Idx" title='Src0Idx' data-type='int' data-ref="266Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="1470">1470</th><td>  <b>if</b> (<a class="local col6 ref" href="#266Src0Idx" title='Src0Idx' data-ref="266Src0Idx">Src0Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="1471">1471</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>  <em>int</em> <dfn class="local col7 decl" id="267Src1Idx" title='Src1Idx' data-type='int' data-ref="267Src1Idx">Src1Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="1474">1474</th><td>  <b>if</b> (<a class="local col7 ref" href="#267Src1Idx" title='Src1Idx' data-ref="267Src1Idx">Src1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="1475">1475</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;fixCommutedOpIndices&apos;">fixCommutedOpIndices</span>(SrcOpIdx0, SrcOpIdx1, Src0Idx, Src1Idx);</td></tr>
<tr><th id="1478">1478</th><td>}</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl" title='llvm::SIInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="268BranchOp" title='BranchOp' data-type='unsigned int' data-ref="268BranchOp">BranchOp</dfn>,</td></tr>
<tr><th id="1481">1481</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="269BrOffset" title='BrOffset' data-type='int64_t' data-ref="269BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1482">1482</th><td>  <i>// BranchRelaxation should never have to check s_setpc_b64 because its dest</i></td></tr>
<tr><th id="1483">1483</th><td><i>  // block is unanalyzable.</i></td></tr>
<tr><th id="1484">1484</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BranchOp != AMDGPU::S_SETPC_B64) ? void (0) : __assert_fail (&quot;BranchOp != AMDGPU::S_SETPC_B64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1484, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(BranchOp != AMDGPU::<span class='error' title="no member named &apos;S_SETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETPC_B64</span>);</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>  <i>// Convert to dwords.</i></td></tr>
<tr><th id="1487">1487</th><td>  <a class="local col9 ref" href="#269BrOffset" title='BrOffset' data-ref="269BrOffset">BrOffset</a> /= <var>4</var>;</td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td>  <i>// The branch instructions do PC += signext(SIMM16 * 4) + 4, so the offset is</i></td></tr>
<tr><th id="1490">1490</th><td><i>  // from the next instruction.</i></td></tr>
<tr><th id="1491">1491</th><td>  <a class="local col9 ref" href="#269BrOffset" title='BrOffset' data-ref="269BrOffset">BrOffset</a> -= <var>1</var>;</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#BranchOffsetBits" title='BranchOffsetBits' data-use='m' data-ref="BranchOffsetBits">BranchOffsetBits</a>, <a class="local col9 ref" href="#269BrOffset" title='BrOffset' data-ref="269BrOffset">BrOffset</a>);</td></tr>
<tr><th id="1494">1494</th><td>}</td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(</td></tr>
<tr><th id="1497">1497</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="270MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="270MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1498">1498</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETPC_B64</span>) {</td></tr>
<tr><th id="1499">1499</th><td>    <i>// This would be a difficult analysis to perform, but can always be legal so</i></td></tr>
<tr><th id="1500">1500</th><td><i>    // there's no need to analyze it.</i></td></tr>
<tr><th id="1501">1501</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1502">1502</th><td>  }</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td>  <b>return</b> <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1505">1505</th><td>}</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" title='llvm::SIInstrInfo::insertIndirectBranch' data-ref="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE">insertIndirectBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="271MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="271MBB">MBB</dfn>,</td></tr>
<tr><th id="1508">1508</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="272DestBB" title='DestBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="272DestBB">DestBB</dfn>,</td></tr>
<tr><th id="1509">1509</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="273DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="273DL">DL</dfn>,</td></tr>
<tr><th id="1510">1510</th><td>                                           <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="274BrOffset" title='BrOffset' data-type='int64_t' data-ref="274BrOffset">BrOffset</dfn>,</td></tr>
<tr><th id="1511">1511</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="275RS" title='RS' data-type='llvm::RegScavenger *' data-ref="275RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1512">1512</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RS &amp;&amp; &quot;RegScavenger required for long branching&quot;) ? void (0) : __assert_fail (&quot;RS &amp;&amp; \&quot;RegScavenger required for long branching\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1512, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#275RS" title='RS' data-ref="275RS">RS</a> &amp;&amp; <q>"RegScavenger required for long branching"</q>);</td></tr>
<tr><th id="1513">1513</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.empty() &amp;&amp; &quot;new block should be inserted for expanding unconditional branch&quot;) ? void (0) : __assert_fail (&quot;MBB.empty() &amp;&amp; \&quot;new block should be inserted for expanding unconditional branch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1514, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#271MBB" title='MBB' data-ref="271MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="1514">1514</th><td>         <q>"new block should be inserted for expanding unconditional branch"</q>);</td></tr>
<tr><th id="1515">1515</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.pred_size() == 1) ? void (0) : __assert_fail (&quot;MBB.pred_size() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1515, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#271MBB" title='MBB' data-ref="271MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var>);</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="276MF" title='MF' data-type='llvm::MachineFunction *' data-ref="276MF">MF</dfn> = <a class="local col1 ref" href="#271MBB" title='MBB' data-ref="271MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1518">1518</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="277MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="277MRI">MRI</dfn> = <a class="local col6 ref" href="#276MF" title='MF' data-ref="276MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <i>// FIXME: Virtual register workaround for RegScavenger not working with empty</i></td></tr>
<tr><th id="1521">1521</th><td><i>  // blocks.</i></td></tr>
<tr><th id="1522">1522</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="278PCReg" title='PCReg' data-type='unsigned int' data-ref="278PCReg">PCReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>  <em>auto</em> <dfn class="local col9 decl" id="279I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="279I">I</dfn> = <a class="local col1 ref" href="#271MBB" title='MBB' data-ref="271MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <i>// We need to compute the offset relative to the instruction immediately after</i></td></tr>
<tr><th id="1527">1527</th><td><i>  // s_getpc_b64. Insert pc arithmetic code before last terminator.</i></td></tr>
<tr><th id="1528">1528</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="280GetPC" title='GetPC' data-type='llvm::MachineInstr *' data-ref="280GetPC">GetPC</dfn> = BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_GETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_GETPC_B64</span>), PCReg);</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>  <i>// TODO: Handle &gt; 32-bit block address.</i></td></tr>
<tr><th id="1531">1531</th><td>  <b>if</b> (<a class="local col4 ref" href="#274BrOffset" title='BrOffset' data-ref="274BrOffset">BrOffset</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1532">1532</th><td>    BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>))</td></tr>
<tr><th id="1533">1533</th><td>      .addReg(PCReg, RegState::Define, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="1534">1534</th><td>      .addReg(PCReg, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="1535">1535</th><td>      .addMBB(&amp;DestBB, MO_LONG_BRANCH_FORWARD);</td></tr>
<tr><th id="1536">1536</th><td>    BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_ADDC_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDC_U32</span>))</td></tr>
<tr><th id="1537">1537</th><td>      .addReg(PCReg, RegState::Define, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="1538">1538</th><td>      .addReg(PCReg, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="1539">1539</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="1540">1540</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1541">1541</th><td>    <i>// Backwards branch.</i></td></tr>
<tr><th id="1542">1542</th><td>    BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_SUB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U32</span>))</td></tr>
<tr><th id="1543">1543</th><td>      .addReg(PCReg, RegState::Define, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="1544">1544</th><td>      .addReg(PCReg, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="1545">1545</th><td>      .addMBB(&amp;DestBB, MO_LONG_BRANCH_BACKWARD);</td></tr>
<tr><th id="1546">1546</th><td>    BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_SUBB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUBB_U32</span>))</td></tr>
<tr><th id="1547">1547</th><td>      .addReg(PCReg, RegState::Define, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="1548">1548</th><td>      .addReg(PCReg, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="1549">1549</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="1550">1550</th><td>  }</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>  <i>// Insert the indirect branch after the other terminator.</i></td></tr>
<tr><th id="1553">1553</th><td>  BuildMI(&amp;MBB, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_SETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETPC_B64</span>))</td></tr>
<tr><th id="1554">1554</th><td>    .addReg(PCReg);</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <i>// FIXME: If spilling is necessary, this will fail because this scavenger has</i></td></tr>
<tr><th id="1557">1557</th><td><i>  // no emergency stack slots. It is non-trivial to spill in this situation,</i></td></tr>
<tr><th id="1558">1558</th><td><i>  // because the restore code needs to be specially placed after the</i></td></tr>
<tr><th id="1559">1559</th><td><i>  // jump. BranchRelaxation then needs to be made aware of the newly inserted</i></td></tr>
<tr><th id="1560">1560</th><td><i>  // block.</i></td></tr>
<tr><th id="1561">1561</th><td><i>  //</i></td></tr>
<tr><th id="1562">1562</th><td><i>  // If a spill is needed for the pc register pair, we need to insert a spill</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // restore block right before the destination block, and insert a short branch</i></td></tr>
<tr><th id="1564">1564</th><td><i>  // into the old destination block's fallthrough predecessor.</i></td></tr>
<tr><th id="1565">1565</th><td><i>  // e.g.:</i></td></tr>
<tr><th id="1566">1566</th><td><i>  //</i></td></tr>
<tr><th id="1567">1567</th><td><i>  // s_cbranch_scc0 skip_long_branch:</i></td></tr>
<tr><th id="1568">1568</th><td><i>  //</i></td></tr>
<tr><th id="1569">1569</th><td><i>  // long_branch_bb:</i></td></tr>
<tr><th id="1570">1570</th><td><i>  //   spill s[8:9]</i></td></tr>
<tr><th id="1571">1571</th><td><i>  //   s_getpc_b64 s[8:9]</i></td></tr>
<tr><th id="1572">1572</th><td><i>  //   s_add_u32 s8, s8, restore_bb</i></td></tr>
<tr><th id="1573">1573</th><td><i>  //   s_addc_u32 s9, s9, 0</i></td></tr>
<tr><th id="1574">1574</th><td><i>  //   s_setpc_b64 s[8:9]</i></td></tr>
<tr><th id="1575">1575</th><td><i>  //</i></td></tr>
<tr><th id="1576">1576</th><td><i>  // skip_long_branch:</i></td></tr>
<tr><th id="1577">1577</th><td><i>  //   foo;</i></td></tr>
<tr><th id="1578">1578</th><td><i>  //</i></td></tr>
<tr><th id="1579">1579</th><td><i>  // .....</i></td></tr>
<tr><th id="1580">1580</th><td><i>  //</i></td></tr>
<tr><th id="1581">1581</th><td><i>  // dest_bb_fallthrough_predecessor:</i></td></tr>
<tr><th id="1582">1582</th><td><i>  // bar;</i></td></tr>
<tr><th id="1583">1583</th><td><i>  // s_branch dest_bb</i></td></tr>
<tr><th id="1584">1584</th><td><i>  //</i></td></tr>
<tr><th id="1585">1585</th><td><i>  // restore_bb:</i></td></tr>
<tr><th id="1586">1586</th><td><i>  //  restore s[8:9]</i></td></tr>
<tr><th id="1587">1587</th><td><i>  //  fallthrough dest_bb</i></td></tr>
<tr><th id="1588">1588</th><td><i>  ///</i></td></tr>
<tr><th id="1589">1589</th><td><i>  // dest_bb:</i></td></tr>
<tr><th id="1590">1590</th><td><i>  //   buzz;</i></td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>  <a class="local col5 ref" href="#275RS" title='RS' data-ref="275RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlockEnd' data-ref="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE">enterBasicBlockEnd</a>(<span class='refarg'><a class="local col1 ref" href="#271MBB" title='MBB' data-ref="271MBB">MBB</a></span>);</td></tr>
<tr><th id="1593">1593</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="281Scav" title='Scav' data-type='unsigned int' data-ref="281Scav">Scav</dfn> = RS-&gt;scavengeRegisterBackwards(</td></tr>
<tr><th id="1594">1594</th><td>    AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>,</td></tr>
<tr><th id="1595">1595</th><td>    MachineBasicBlock::iterator(GetPC), <b>false</b>, <var>0</var>);</td></tr>
<tr><th id="1596">1596</th><td>  <a class="local col7 ref" href="#277MRI" title='MRI' data-ref="277MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col8 ref" href="#278PCReg" title='PCReg' data-ref="278PCReg">PCReg</a>, <a class="local col1 ref" href="#281Scav" title='Scav' data-ref="281Scav">Scav</a>);</td></tr>
<tr><th id="1597">1597</th><td>  <a class="local col7 ref" href="#277MRI" title='MRI' data-ref="277MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</a>();</td></tr>
<tr><th id="1598">1598</th><td>  <a class="local col5 ref" href="#275RS" title='RS' data-ref="275RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE">setRegUsed</a>(<a class="local col1 ref" href="#281Scav" title='Scav' data-ref="281Scav">Scav</a>);</td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td>  <b>return</b> <var>4</var> + <var>8</var> + <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="1601">1601</th><td>}</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" title='llvm::SIInstrInfo::getBranchOpcode' data-ref="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE">getBranchOpcode</dfn>(<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a> <dfn class="local col2 decl" id="282Cond" title='Cond' data-type='SIInstrInfo::BranchPredicate' data-ref="282Cond">Cond</dfn>) {</td></tr>
<tr><th id="1604">1604</th><td>  <b>switch</b> (<a class="local col2 ref" href="#282Cond" title='Cond' data-ref="282Cond">Cond</a>) {</td></tr>
<tr><th id="1605">1605</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_TRUE" title='llvm::SIInstrInfo::BranchPredicate::SCC_TRUE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_TRUE">SCC_TRUE</a>:</td></tr>
<tr><th id="1606">1606</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC1&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC1</span>;</td></tr>
<tr><th id="1607">1607</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_FALSE" title='llvm::SIInstrInfo::BranchPredicate::SCC_FALSE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_FALSE">SCC_FALSE</a>:</td></tr>
<tr><th id="1608">1608</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC0&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC0</span>;</td></tr>
<tr><th id="1609">1609</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::VCCNZ" title='llvm::SIInstrInfo::BranchPredicate::VCCNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCNZ">VCCNZ</a>:</td></tr>
<tr><th id="1610">1610</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCNZ</span>;</td></tr>
<tr><th id="1611">1611</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::VCCZ" title='llvm::SIInstrInfo::BranchPredicate::VCCZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCZ">VCCZ</a>:</td></tr>
<tr><th id="1612">1612</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span>;</td></tr>
<tr><th id="1613">1613</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::EXECNZ" title='llvm::SIInstrInfo::BranchPredicate::EXECNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECNZ">EXECNZ</a>:</td></tr>
<tr><th id="1614">1614</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>;</td></tr>
<tr><th id="1615">1615</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::EXECZ" title='llvm::SIInstrInfo::BranchPredicate::EXECZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECZ">EXECZ</a>:</td></tr>
<tr><th id="1616">1616</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECZ</span>;</td></tr>
<tr><th id="1617">1617</th><td>  <b>default</b>:</td></tr>
<tr><th id="1618">1618</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid branch predicate&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1618)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid branch predicate"</q>);</td></tr>
<tr><th id="1619">1619</th><td>  }</td></tr>
<tr><th id="1620">1620</th><td>}</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm11SIInstrInfo18getBranchPredicateEj" title='llvm::SIInstrInfo::getBranchPredicate' data-ref="_ZN4llvm11SIInstrInfo18getBranchPredicateEj">getBranchPredicate</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="283Opcode" title='Opcode' data-type='unsigned int' data-ref="283Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="1623">1623</th><td>  <b>switch</b> (<a class="local col3 ref" href="#283Opcode" title='Opcode' data-ref="283Opcode">Opcode</a>) {</td></tr>
<tr><th id="1624">1624</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC0&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC0</span>:</td></tr>
<tr><th id="1625">1625</th><td>    <b>return</b> SCC_FALSE;</td></tr>
<tr><th id="1626">1626</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC1&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC1</span>:</td></tr>
<tr><th id="1627">1627</th><td>    <b>return</b> SCC_TRUE;</td></tr>
<tr><th id="1628">1628</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCNZ</span>:</td></tr>
<tr><th id="1629">1629</th><td>    <b>return</b> VCCNZ;</td></tr>
<tr><th id="1630">1630</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span>:</td></tr>
<tr><th id="1631">1631</th><td>    <b>return</b> VCCZ;</td></tr>
<tr><th id="1632">1632</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>:</td></tr>
<tr><th id="1633">1633</th><td>    <b>return</b> EXECNZ;</td></tr>
<tr><th id="1634">1634</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECZ</span>:</td></tr>
<tr><th id="1635">1635</th><td>    <b>return</b> EXECZ;</td></tr>
<tr><th id="1636">1636</th><td>  <b>default</b>:</td></tr>
<tr><th id="1637">1637</th><td>    <b>return</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::INVALID_BR" title='llvm::SIInstrInfo::BranchPredicate::INVALID_BR' data-ref="llvm::SIInstrInfo::BranchPredicate::INVALID_BR">INVALID_BR</a>;</td></tr>
<tr><th id="1638">1638</th><td>  }</td></tr>
<tr><th id="1639">1639</th><td>}</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="284MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="284MBB">MBB</dfn>,</td></tr>
<tr><th id="1642">1642</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="285I" title='I' data-type='MachineBasicBlock::iterator' data-ref="285I">I</dfn>,</td></tr>
<tr><th id="1643">1643</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="286TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="286TBB">TBB</dfn>,</td></tr>
<tr><th id="1644">1644</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="287FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="287FBB">FBB</dfn>,</td></tr>
<tr><th id="1645">1645</th><td>                                    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="288Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="288Cond">Cond</dfn>,</td></tr>
<tr><th id="1646">1646</th><td>                                    <em>bool</em> <dfn class="local col9 decl" id="289AllowModify" title='AllowModify' data-type='bool' data-ref="289AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="1647">1647</th><td>  <b>if</b> (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BRANCH</span>) {</td></tr>
<tr><th id="1648">1648</th><td>    <i>// Unconditional Branch</i></td></tr>
<tr><th id="1649">1649</th><td>    <a class="local col6 ref" href="#286TBB" title='TBB' data-ref="286TBB">TBB</a> = <a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1650">1650</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1651">1651</th><td>  }</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="290CondBB" title='CondBB' data-type='llvm::MachineBasicBlock *' data-ref="290CondBB">CondBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td>  <b>if</b> (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_NON_UNIFORM_BRCOND_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_NON_UNIFORM_BRCOND_PSEUDO</span>) {</td></tr>
<tr><th id="1656">1656</th><td>    <a class="local col0 ref" href="#290CondBB" title='CondBB' data-ref="290CondBB">CondBB</a> = <a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1657">1657</th><td>    <a class="local col8 ref" href="#288Cond" title='Cond' data-ref="288Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1658">1658</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1659">1659</th><td>    <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a> <dfn class="local col1 decl" id="291Pred" title='Pred' data-type='llvm::SIInstrInfo::BranchPredicate' data-ref="291Pred">Pred</dfn> = <a class="member" href="#_ZN4llvm11SIInstrInfo18getBranchPredicateEj" title='llvm::SIInstrInfo::getBranchPredicate' data-ref="_ZN4llvm11SIInstrInfo18getBranchPredicateEj">getBranchPredicate</a>(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1660">1660</th><td>    <b>if</b> (<a class="local col1 ref" href="#291Pred" title='Pred' data-ref="291Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::INVALID_BR" title='llvm::SIInstrInfo::BranchPredicate::INVALID_BR' data-ref="llvm::SIInstrInfo::BranchPredicate::INVALID_BR">INVALID_BR</a>)</td></tr>
<tr><th id="1661">1661</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>    <a class="local col0 ref" href="#290CondBB" title='CondBB' data-ref="290CondBB">CondBB</a> = <a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1664">1664</th><td>    <a class="local col8 ref" href="#288Cond" title='Cond' data-ref="288Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col1 ref" href="#291Pred" title='Pred' data-ref="291Pred">Pred</a>));</td></tr>
<tr><th id="1665">1665</th><td>    <a class="local col8 ref" href="#288Cond" title='Cond' data-ref="288Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)); <i>// Save the branch register.</i></td></tr>
<tr><th id="1666">1666</th><td>  }</td></tr>
<tr><th id="1667">1667</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a>;</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td>  <b>if</b> (<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#284MBB" title='MBB' data-ref="284MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="1670">1670</th><td>    <i>// Conditional branch followed by fall-through.</i></td></tr>
<tr><th id="1671">1671</th><td>    <a class="local col6 ref" href="#286TBB" title='TBB' data-ref="286TBB">TBB</a> = <a class="local col0 ref" href="#290CondBB" title='CondBB' data-ref="290CondBB">CondBB</a>;</td></tr>
<tr><th id="1672">1672</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1673">1673</th><td>  }</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <b>if</b> (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BRANCH</span>) {</td></tr>
<tr><th id="1676">1676</th><td>    <a class="local col6 ref" href="#286TBB" title='TBB' data-ref="286TBB">TBB</a> = <a class="local col0 ref" href="#290CondBB" title='CondBB' data-ref="290CondBB">CondBB</a>;</td></tr>
<tr><th id="1677">1677</th><td>    <a class="local col7 ref" href="#287FBB" title='FBB' data-ref="287FBB">FBB</a> = <a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1678">1678</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1679">1679</th><td>  }</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1682">1682</th><td>}</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::SIInstrInfo::analyzeBranch' data-ref="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="292MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="292MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="293TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="293TBB">TBB</dfn>,</td></tr>
<tr><th id="1685">1685</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="294FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="294FBB">FBB</dfn>,</td></tr>
<tr><th id="1686">1686</th><td>                                <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="295Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="295Cond">Cond</dfn>,</td></tr>
<tr><th id="1687">1687</th><td>                                <em>bool</em> <dfn class="local col6 decl" id="296AllowModify" title='AllowModify' data-type='bool' data-ref="296AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="1688">1688</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="297I" title='I' data-type='MachineBasicBlock::iterator' data-ref="297I">I</dfn> = <a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1689">1689</th><td>  <em>auto</em> <dfn class="local col8 decl" id="298E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="298E">E</dfn> = <a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1690">1690</th><td>  <b>if</b> (<a class="local col7 ref" href="#297I" title='I' data-ref="297I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#298E" title='E' data-ref="298E">E</a>)</td></tr>
<tr><th id="1691">1691</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td>  <i>// Skip over the instructions that are artificially terminators for special</i></td></tr>
<tr><th id="1694">1694</th><td><i>  // exec management.</i></td></tr>
<tr><th id="1695">1695</th><td>  <b>while</b> (I != E &amp;&amp; !I-&gt;isBranch() &amp;&amp; !I-&gt;isReturn() &amp;&amp;</td></tr>
<tr><th id="1696">1696</th><td>         I-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>) {</td></tr>
<tr><th id="1697">1697</th><td>    <b>switch</b> (I-&gt;getOpcode()) {</td></tr>
<tr><th id="1698">1698</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>:</td></tr>
<tr><th id="1699">1699</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64_term</span>:</td></tr>
<tr><th id="1700">1700</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64_term</span>:</td></tr>
<tr><th id="1701">1701</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64_term</span>:</td></tr>
<tr><th id="1702">1702</th><td>      <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_IF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_IF</span>:</td></tr>
<tr><th id="1704">1704</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_ELSE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_ELSE</span>:</td></tr>
<tr><th id="1705">1705</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_I1_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_I1_TERMINATOR</span>:</td></tr>
<tr><th id="1706">1706</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_F32_COND_IMM_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_F32_COND_IMM_TERMINATOR</span>:</td></tr>
<tr><th id="1707">1707</th><td>      <i>// FIXME: It's messy that these need to be considered here at all.</i></td></tr>
<tr><th id="1708">1708</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1709">1709</th><td>    <b>default</b>:</td></tr>
<tr><th id="1710">1710</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected non-branch terminator inst&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1710)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected non-branch terminator inst"</q>);</td></tr>
<tr><th id="1711">1711</th><td>    }</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td>    ++I;</td></tr>
<tr><th id="1714">1714</th><td>  }</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>  <b>if</b> (<a class="local col7 ref" href="#297I" title='I' data-ref="297I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#298E" title='E' data-ref="298E">E</a>)</td></tr>
<tr><th id="1717">1717</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td>  <b>if</b> (I-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>)</td></tr>
<tr><th id="1720">1720</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</a>(<span class='refarg'><a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#297I" title='I' data-ref="297I">I</a>, <span class='refarg'><a class="local col3 ref" href="#293TBB" title='TBB' data-ref="293TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#294FBB" title='FBB' data-ref="294FBB">FBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#295Cond" title='Cond' data-ref="295Cond">Cond</a></span>, <a class="local col6 ref" href="#296AllowModify" title='AllowModify' data-ref="296AllowModify">AllowModify</a>);</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#297I" title='I' data-ref="297I">I</a>;</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td>  <i>// TODO: Should be able to treat as fallthrough?</i></td></tr>
<tr><th id="1725">1725</th><td>  <b>if</b> (<a class="local col7 ref" href="#297I" title='I' data-ref="297I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1726">1726</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</a>(<span class='refarg'><a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#297I" title='I' data-ref="297I">I</a>, <span class='refarg'><a class="local col3 ref" href="#293TBB" title='TBB' data-ref="293TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#294FBB" title='FBB' data-ref="294FBB">FBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#295Cond" title='Cond' data-ref="295Cond">Cond</a></span>, <a class="local col6 ref" href="#296AllowModify" title='AllowModify' data-ref="296AllowModify">AllowModify</a>))</td></tr>
<tr><th id="1729">1729</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="299MaskBrDest" title='MaskBrDest' data-type='llvm::MachineBasicBlock *' data-ref="299MaskBrDest">MaskBrDest</dfn> = <a class="local col7 ref" href="#297I" title='I' data-ref="297I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>  <i>// Specifically handle the case where the conditional branch is to the same</i></td></tr>
<tr><th id="1734">1734</th><td><i>  // destination as the mask branch. e.g.</i></td></tr>
<tr><th id="1735">1735</th><td><i>  //</i></td></tr>
<tr><th id="1736">1736</th><td><i>  // si_mask_branch BB8</i></td></tr>
<tr><th id="1737">1737</th><td><i>  // s_cbranch_execz BB8</i></td></tr>
<tr><th id="1738">1738</th><td><i>  // s_cbranch BB9</i></td></tr>
<tr><th id="1739">1739</th><td><i>  //</i></td></tr>
<tr><th id="1740">1740</th><td><i>  // This is required to understand divergent loops which may need the branches</i></td></tr>
<tr><th id="1741">1741</th><td><i>  // to be relaxed.</i></td></tr>
<tr><th id="1742">1742</th><td>  <b>if</b> (<a class="local col3 ref" href="#293TBB" title='TBB' data-ref="293TBB">TBB</a> != <a class="local col9 ref" href="#299MaskBrDest" title='MaskBrDest' data-ref="299MaskBrDest">MaskBrDest</a> || <a class="local col5 ref" href="#295Cond" title='Cond' data-ref="295Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1743">1743</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>  <em>auto</em> <dfn class="local col0 decl" id="300Pred" title='Pred' data-type='long' data-ref="300Pred">Pred</dfn> = <a class="local col5 ref" href="#295Cond" title='Cond' data-ref="295Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1746">1746</th><td>  <b>return</b> (<a class="local col0 ref" href="#300Pred" title='Pred' data-ref="300Pred">Pred</a> != <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::EXECZ" title='llvm::SIInstrInfo::BranchPredicate::EXECZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECZ">EXECZ</a> &amp;&amp; <a class="local col0 ref" href="#300Pred" title='Pred' data-ref="300Pred">Pred</a> != <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::EXECNZ" title='llvm::SIInstrInfo::BranchPredicate::EXECNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECNZ">EXECNZ</a>);</td></tr>
<tr><th id="1747">1747</th><td>}</td></tr>
<tr><th id="1748">1748</th><td></td></tr>
<tr><th id="1749">1749</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::SIInstrInfo::removeBranch' data-ref="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="301MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="301MBB">MBB</dfn>,</td></tr>
<tr><th id="1750">1750</th><td>                                   <em>int</em> *<dfn class="local col2 decl" id="302BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="302BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="1751">1751</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="303I" title='I' data-type='MachineBasicBlock::iterator' data-ref="303I">I</dfn> = <a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="304Count" title='Count' data-type='unsigned int' data-ref="304Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="1754">1754</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="305RemovedSize" title='RemovedSize' data-type='unsigned int' data-ref="305RemovedSize">RemovedSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="1755">1755</th><td>  <b>while</b> (<a class="local col3 ref" href="#303I" title='I' data-ref="303I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="1756">1756</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="306Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="306Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#303I" title='I' data-ref="303I">I</a>);</td></tr>
<tr><th id="1757">1757</th><td>    <b>if</b> (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>) {</td></tr>
<tr><th id="1758">1758</th><td>      <a class="local col3 ref" href="#303I" title='I' data-ref="303I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#306Next" title='Next' data-ref="306Next">Next</a>;</td></tr>
<tr><th id="1759">1759</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1760">1760</th><td>    }</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td>    <a class="local col5 ref" href="#305RemovedSize" title='RemovedSize' data-ref="305RemovedSize">RemovedSize</a> += <a class="member" href="#_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#303I" title='I' data-ref="303I">I</a>);</td></tr>
<tr><th id="1763">1763</th><td>    <a class="local col3 ref" href="#303I" title='I' data-ref="303I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1764">1764</th><td>    ++<a class="local col4 ref" href="#304Count" title='Count' data-ref="304Count">Count</a>;</td></tr>
<tr><th id="1765">1765</th><td>    <a class="local col3 ref" href="#303I" title='I' data-ref="303I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#306Next" title='Next' data-ref="306Next">Next</a>;</td></tr>
<tr><th id="1766">1766</th><td>  }</td></tr>
<tr><th id="1767">1767</th><td></td></tr>
<tr><th id="1768">1768</th><td>  <b>if</b> (<a class="local col2 ref" href="#302BytesRemoved" title='BytesRemoved' data-ref="302BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="1769">1769</th><td>    *<a class="local col2 ref" href="#302BytesRemoved" title='BytesRemoved' data-ref="302BytesRemoved">BytesRemoved</a> = <a class="local col5 ref" href="#305RemovedSize" title='RemovedSize' data-ref="305RemovedSize">RemovedSize</a>;</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td>  <b>return</b> <a class="local col4 ref" href="#304Count" title='Count' data-ref="304Count">Count</a>;</td></tr>
<tr><th id="1772">1772</th><td>}</td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td><i  data-doc="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">// Copy the flags onto the implicit condition register operand.</i></td></tr>
<tr><th id="1775">1775</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-type='void preserveCondRegFlags(llvm::MachineOperand &amp; CondReg, const llvm::MachineOperand &amp; OrigCond)' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="307CondReg" title='CondReg' data-type='llvm::MachineOperand &amp;' data-ref="307CondReg">CondReg</dfn>,</td></tr>
<tr><th id="1776">1776</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="308OrigCond" title='OrigCond' data-type='const llvm::MachineOperand &amp;' data-ref="308OrigCond">OrigCond</dfn>) {</td></tr>
<tr><th id="1777">1777</th><td>  <a class="local col7 ref" href="#307CondReg" title='CondReg' data-ref="307CondReg">CondReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col8 ref" href="#308OrigCond" title='OrigCond' data-ref="308OrigCond">OrigCond</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="1778">1778</th><td>  <a class="local col7 ref" href="#307CondReg" title='CondReg' data-ref="307CondReg">CondReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col8 ref" href="#308OrigCond" title='OrigCond' data-ref="308OrigCond">OrigCond</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="1779">1779</th><td>}</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::SIInstrInfo::insertBranch' data-ref="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="309MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="309MBB">MBB</dfn>,</td></tr>
<tr><th id="1782">1782</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="310TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="310TBB">TBB</dfn>,</td></tr>
<tr><th id="1783">1783</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="311FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="311FBB">FBB</dfn>,</td></tr>
<tr><th id="1784">1784</th><td>                                   <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="312Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="312Cond">Cond</dfn>,</td></tr>
<tr><th id="1785">1785</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="313DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="313DL">DL</dfn>,</td></tr>
<tr><th id="1786">1786</th><td>                                   <em>int</em> *<dfn class="local col4 decl" id="314BytesAdded" title='BytesAdded' data-type='int *' data-ref="314BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="1787">1787</th><td>  <b>if</b> (!<a class="local col1 ref" href="#311FBB" title='FBB' data-ref="311FBB">FBB</a> &amp;&amp; <a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1788">1788</th><td>    BuildMI(&amp;MBB, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BRANCH</span>))</td></tr>
<tr><th id="1789">1789</th><td>      .addMBB(TBB);</td></tr>
<tr><th id="1790">1790</th><td>    <b>if</b> (<a class="local col4 ref" href="#314BytesAdded" title='BytesAdded' data-ref="314BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="1791">1791</th><td>      *<a class="local col4 ref" href="#314BytesAdded" title='BytesAdded' data-ref="314BytesAdded">BytesAdded</a> = <var>4</var>;</td></tr>
<tr><th id="1792">1792</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1793">1793</th><td>  }</td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>  <b>if</b>(<a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1796">1796</th><td>     BuildMI(&amp;MBB, DL, get(AMDGPU::<span class='error' title="no member named &apos;SI_NON_UNIFORM_BRCOND_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_NON_UNIFORM_BRCOND_PSEUDO</span>))</td></tr>
<tr><th id="1797">1797</th><td>       .add(Cond[<var>0</var>])</td></tr>
<tr><th id="1798">1798</th><td>       .addMBB(TBB);</td></tr>
<tr><th id="1799">1799</th><td>     <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1800">1800</th><td>  }</td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; Cond[0].isImm()) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; Cond[0].isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1802, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#310TBB" title='TBB' data-ref="310TBB">TBB</a> &amp;&amp; <a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="315Opcode" title='Opcode' data-type='unsigned int' data-ref="315Opcode">Opcode</dfn></td></tr>
<tr><th id="1805">1805</th><td>    = <a class="member" href="#_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" title='llvm::SIInstrInfo::getBranchOpcode' data-ref="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE">getBranchOpcode</a>(<b>static_cast</b>&lt;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a>&gt;(<a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>  <b>if</b> (!<a class="local col1 ref" href="#311FBB" title='FBB' data-ref="311FBB">FBB</a>) {</td></tr>
<tr><th id="1808">1808</th><td>    <a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1809">1809</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="316CondBr" title='CondBr' data-type='llvm::MachineInstr *' data-ref="316CondBr">CondBr</dfn> =</td></tr>
<tr><th id="1810">1810</th><td>      BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode))</td></tr>
<tr><th id="1811">1811</th><td>      .addMBB(TBB);</td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td>    <i>// Copy the flags onto the implicit condition register operand.</i></td></tr>
<tr><th id="1814">1814</th><td>    <a class="tu ref" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col6 ref" href="#316CondBr" title='CondBr' data-ref="316CondBr">CondBr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1815">1815</th><td></td></tr>
<tr><th id="1816">1816</th><td>    <b>if</b> (<a class="local col4 ref" href="#314BytesAdded" title='BytesAdded' data-ref="314BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="1817">1817</th><td>      *<a class="local col4 ref" href="#314BytesAdded" title='BytesAdded' data-ref="314BytesAdded">BytesAdded</a> = <var>4</var>;</td></tr>
<tr><th id="1818">1818</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1819">1819</th><td>  }</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; FBB) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; FBB&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1821, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#310TBB" title='TBB' data-ref="310TBB">TBB</a> &amp;&amp; <a class="local col1 ref" href="#311FBB" title='FBB' data-ref="311FBB">FBB</a>);</td></tr>
<tr><th id="1822">1822</th><td></td></tr>
<tr><th id="1823">1823</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="317CondBr" title='CondBr' data-type='llvm::MachineInstr *' data-ref="317CondBr">CondBr</dfn> =</td></tr>
<tr><th id="1824">1824</th><td>    BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode))</td></tr>
<tr><th id="1825">1825</th><td>    .addMBB(TBB);</td></tr>
<tr><th id="1826">1826</th><td>  BuildMI(&amp;MBB, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BRANCH</span>))</td></tr>
<tr><th id="1827">1827</th><td>    .addMBB(FBB);</td></tr>
<tr><th id="1828">1828</th><td></td></tr>
<tr><th id="1829">1829</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="318CondReg" title='CondReg' data-type='llvm::MachineOperand &amp;' data-ref="318CondReg">CondReg</dfn> = <a class="local col7 ref" href="#317CondBr" title='CondBr' data-ref="317CondBr">CondBr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1830">1830</th><td>  <a class="local col8 ref" href="#318CondReg" title='CondReg' data-ref="318CondReg">CondReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="1831">1831</th><td>  <a class="local col8 ref" href="#318CondReg" title='CondReg' data-ref="318CondReg">CondReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col2 ref" href="#312Cond" title='Cond' data-ref="312Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="1832">1832</th><td></td></tr>
<tr><th id="1833">1833</th><td>  <b>if</b> (<a class="local col4 ref" href="#314BytesAdded" title='BytesAdded' data-ref="314BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="1834">1834</th><td>      *<a class="local col4 ref" href="#314BytesAdded" title='BytesAdded' data-ref="314BytesAdded">BytesAdded</a> = <var>8</var>;</td></tr>
<tr><th id="1835">1835</th><td></td></tr>
<tr><th id="1836">1836</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1837">1837</th><td>}</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::SIInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="1840">1840</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="319Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="319Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="1841">1841</th><td>  <b>if</b> (<a class="local col9 ref" href="#319Cond" title='Cond' data-ref="319Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>2</var>) {</td></tr>
<tr><th id="1842">1842</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1843">1843</th><td>  }</td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td>  <b>if</b> (<a class="local col9 ref" href="#319Cond" title='Cond' data-ref="319Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1846">1846</th><td>    <a class="local col9 ref" href="#319Cond" title='Cond' data-ref="319Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(-<a class="local col9 ref" href="#319Cond" title='Cond' data-ref="319Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1847">1847</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1848">1848</th><td>  }</td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1851">1851</th><td>}</td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::SIInstrInfo::canInsertSelect' data-ref="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="320MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="320MBB">MBB</dfn>,</td></tr>
<tr><th id="1854">1854</th><td>                                  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="321Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="321Cond">Cond</dfn>,</td></tr>
<tr><th id="1855">1855</th><td>                                  <em>unsigned</em> <dfn class="local col2 decl" id="322TrueReg" title='TrueReg' data-type='unsigned int' data-ref="322TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="323FalseReg" title='FalseReg' data-type='unsigned int' data-ref="323FalseReg">FalseReg</dfn>,</td></tr>
<tr><th id="1856">1856</th><td>                                  <em>int</em> &amp;<dfn class="local col4 decl" id="324CondCycles" title='CondCycles' data-type='int &amp;' data-ref="324CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="1857">1857</th><td>                                  <em>int</em> &amp;<dfn class="local col5 decl" id="325TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="325TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="326FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="326FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="1858">1858</th><td>  <b>switch</b> (<a class="local col1 ref" href="#321Cond" title='Cond' data-ref="321Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="1859">1859</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::VCCNZ" title='llvm::SIInstrInfo::BranchPredicate::VCCNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCNZ">VCCNZ</a>:</td></tr>
<tr><th id="1860">1860</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::VCCZ" title='llvm::SIInstrInfo::BranchPredicate::VCCZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCZ">VCCZ</a>: {</td></tr>
<tr><th id="1861">1861</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="327MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="327MRI">MRI</dfn> = <a class="local col0 ref" href="#320MBB" title='MBB' data-ref="320MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1862">1862</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="328RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="328RC">RC</dfn> = <a class="local col7 ref" href="#327MRI" title='MRI' data-ref="327MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#322TrueReg" title='TrueReg' data-ref="322TrueReg">TrueReg</a>);</td></tr>
<tr><th id="1863">1863</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getRegClass(FalseReg) == RC) ? void (0) : __assert_fail (&quot;MRI.getRegClass(FalseReg) == RC&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1863, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#327MRI" title='MRI' data-ref="327MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#323FalseReg" title='FalseReg' data-ref="323FalseReg">FalseReg</a>) == <a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC">RC</a>);</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>    <em>int</em> <dfn class="local col9 decl" id="329NumInsts" title='NumInsts' data-type='int' data-ref="329NumInsts">NumInsts</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) / <var>32</var>;</td></tr>
<tr><th id="1866">1866</th><td>    <a class="local col4 ref" href="#324CondCycles" title='CondCycles' data-ref="324CondCycles">CondCycles</a> = <a class="local col5 ref" href="#325TrueCycles" title='TrueCycles' data-ref="325TrueCycles">TrueCycles</a> = <a class="local col6 ref" href="#326FalseCycles" title='FalseCycles' data-ref="326FalseCycles">FalseCycles</a> = <a class="local col9 ref" href="#329NumInsts" title='NumInsts' data-ref="329NumInsts">NumInsts</a>; <i>// ???</i></td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td>    <i>// Limit to equal cost for branch vs. N v_cndmask_b32s.</i></td></tr>
<tr><th id="1869">1869</th><td>    <b>return</b> !RI.isSGPRClass(RC) &amp;&amp; NumInsts &lt;= <var>6</var>;</td></tr>
<tr><th id="1870">1870</th><td>  }</td></tr>
<tr><th id="1871">1871</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_TRUE" title='llvm::SIInstrInfo::BranchPredicate::SCC_TRUE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_TRUE">SCC_TRUE</a>:</td></tr>
<tr><th id="1872">1872</th><td>  <b>case</b> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_FALSE" title='llvm::SIInstrInfo::BranchPredicate::SCC_FALSE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_FALSE">SCC_FALSE</a>: {</td></tr>
<tr><th id="1873">1873</th><td>    <i>// FIXME: We could insert for VGPRs if we could replace the original compare</i></td></tr>
<tr><th id="1874">1874</th><td><i>    // with a vector one.</i></td></tr>
<tr><th id="1875">1875</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="330MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="330MRI">MRI</dfn> = <a class="local col0 ref" href="#320MBB" title='MBB' data-ref="320MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1876">1876</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="331RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="331RC">RC</dfn> = <a class="local col0 ref" href="#330MRI" title='MRI' data-ref="330MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#322TrueReg" title='TrueReg' data-ref="322TrueReg">TrueReg</a>);</td></tr>
<tr><th id="1877">1877</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getRegClass(FalseReg) == RC) ? void (0) : __assert_fail (&quot;MRI.getRegClass(FalseReg) == RC&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 1877, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#330MRI" title='MRI' data-ref="330MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#323FalseReg" title='FalseReg' data-ref="323FalseReg">FalseReg</a>) == <a class="local col1 ref" href="#331RC" title='RC' data-ref="331RC">RC</a>);</td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td>    <em>int</em> <dfn class="local col2 decl" id="332NumInsts" title='NumInsts' data-type='int' data-ref="332NumInsts">NumInsts</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col1 ref" href="#331RC" title='RC' data-ref="331RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) / <var>32</var>;</td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td>    <i>// Multiples of 8 can do s_cselect_b64</i></td></tr>
<tr><th id="1882">1882</th><td>    <b>if</b> (<a class="local col2 ref" href="#332NumInsts" title='NumInsts' data-ref="332NumInsts">NumInsts</a> % <var>2</var> == <var>0</var>)</td></tr>
<tr><th id="1883">1883</th><td>      <a class="local col2 ref" href="#332NumInsts" title='NumInsts' data-ref="332NumInsts">NumInsts</a> /= <var>2</var>;</td></tr>
<tr><th id="1884">1884</th><td></td></tr>
<tr><th id="1885">1885</th><td>    <a class="local col4 ref" href="#324CondCycles" title='CondCycles' data-ref="324CondCycles">CondCycles</a> = <a class="local col5 ref" href="#325TrueCycles" title='TrueCycles' data-ref="325TrueCycles">TrueCycles</a> = <a class="local col6 ref" href="#326FalseCycles" title='FalseCycles' data-ref="326FalseCycles">FalseCycles</a> = <a class="local col2 ref" href="#332NumInsts" title='NumInsts' data-ref="332NumInsts">NumInsts</a>; <i>// ???</i></td></tr>
<tr><th id="1886">1886</th><td>    <b>return</b> RI.isSGPRClass(RC);</td></tr>
<tr><th id="1887">1887</th><td>  }</td></tr>
<tr><th id="1888">1888</th><td>  <b>default</b>:</td></tr>
<tr><th id="1889">1889</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1890">1890</th><td>  }</td></tr>
<tr><th id="1891">1891</th><td>}</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_14MachineOperandEEEjj" title='llvm::SIInstrInfo::insertSelect' data-ref="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_14MachineOperandEEEjj">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="333MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="333MBB">MBB</dfn>,</td></tr>
<tr><th id="1894">1894</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="334I" title='I' data-type='MachineBasicBlock::iterator' data-ref="334I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="335DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="335DL">DL</dfn>,</td></tr>
<tr><th id="1895">1895</th><td>                               <em>unsigned</em> <dfn class="local col6 decl" id="336DstReg" title='DstReg' data-type='unsigned int' data-ref="336DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="337Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="337Cond">Cond</dfn>,</td></tr>
<tr><th id="1896">1896</th><td>                               <em>unsigned</em> <dfn class="local col8 decl" id="338TrueReg" title='TrueReg' data-type='unsigned int' data-ref="338TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="339FalseReg" title='FalseReg' data-type='unsigned int' data-ref="339FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1897">1897</th><td>  <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a> <dfn class="local col0 decl" id="340Pred" title='Pred' data-type='llvm::SIInstrInfo::BranchPredicate' data-ref="340Pred">Pred</dfn> = <b>static_cast</b>&lt;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a>&gt;(<a class="local col7 ref" href="#337Cond" title='Cond' data-ref="337Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1898">1898</th><td>  <b>if</b> (<a class="local col0 ref" href="#340Pred" title='Pred' data-ref="340Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::VCCZ" title='llvm::SIInstrInfo::BranchPredicate::VCCZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCZ">VCCZ</a> || <a class="local col0 ref" href="#340Pred" title='Pred' data-ref="340Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_FALSE" title='llvm::SIInstrInfo::BranchPredicate::SCC_FALSE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_FALSE">SCC_FALSE</a>) {</td></tr>
<tr><th id="1899">1899</th><td>    <a class="local col0 ref" href="#340Pred" title='Pred' data-ref="340Pred">Pred</a> = <b>static_cast</b>&lt;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a>&gt;(-<a class="local col0 ref" href="#340Pred" title='Pred' data-ref="340Pred">Pred</a>);</td></tr>
<tr><th id="1900">1900</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#338TrueReg" title='TrueReg' data-ref="338TrueReg">TrueReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#339FalseReg" title='FalseReg' data-ref="339FalseReg">FalseReg</a></span>);</td></tr>
<tr><th id="1901">1901</th><td>  }</td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="341MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="341MRI">MRI</dfn> = <a class="local col3 ref" href="#333MBB" title='MBB' data-ref="333MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1904">1904</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="342DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="342DstRC">DstRC</dfn> = <a class="local col1 ref" href="#341MRI" title='MRI' data-ref="341MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#336DstReg" title='DstReg' data-ref="336DstReg">DstReg</a>);</td></tr>
<tr><th id="1905">1905</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="343DstSize" title='DstSize' data-type='unsigned int' data-ref="343DstSize">DstSize</dfn> = RI.getRegSizeInBits(*DstRC);</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td>  <b>if</b> (<a class="local col3 ref" href="#343DstSize" title='DstSize' data-ref="343DstSize">DstSize</a> == <var>32</var>) {</td></tr>
<tr><th id="1908">1908</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="344SelOp" title='SelOp' data-type='unsigned int' data-ref="344SelOp">SelOp</dfn> = Pred == SCC_TRUE ?</td></tr>
<tr><th id="1909">1909</th><td>      AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B32</span> : AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e32</span>;</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>    <i>// Instruction's operands are backwards from what is expected.</i></td></tr>
<tr><th id="1912">1912</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="345Select" title='Select' data-type='llvm::MachineInstr *' data-ref="345Select">Select</dfn> =</td></tr>
<tr><th id="1913">1913</th><td>      BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(SelOp), DstReg)</td></tr>
<tr><th id="1914">1914</th><td>      .addReg(FalseReg)</td></tr>
<tr><th id="1915">1915</th><td>      .addReg(TrueReg);</td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td>    <a class="tu ref" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col5 ref" href="#345Select" title='Select' data-ref="345Select">Select</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <a class="local col7 ref" href="#337Cond" title='Cond' data-ref="337Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1918">1918</th><td>    <b>return</b>;</td></tr>
<tr><th id="1919">1919</th><td>  }</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>  <b>if</b> (<a class="local col3 ref" href="#343DstSize" title='DstSize' data-ref="343DstSize">DstSize</a> == <var>64</var> &amp;&amp; <a class="local col0 ref" href="#340Pred" title='Pred' data-ref="340Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_TRUE" title='llvm::SIInstrInfo::BranchPredicate::SCC_TRUE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_TRUE">SCC_TRUE</a>) {</td></tr>
<tr><th id="1922">1922</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="346Select" title='Select' data-type='llvm::MachineInstr *' data-ref="346Select">Select</dfn> =</td></tr>
<tr><th id="1923">1923</th><td>      BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B64</span>), DstReg)</td></tr>
<tr><th id="1924">1924</th><td>      .addReg(FalseReg)</td></tr>
<tr><th id="1925">1925</th><td>      .addReg(TrueReg);</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td>    <a class="tu ref" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col6 ref" href="#346Select" title='Select' data-ref="346Select">Select</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <a class="local col7 ref" href="#337Cond" title='Cond' data-ref="337Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1928">1928</th><td>    <b>return</b>;</td></tr>
<tr><th id="1929">1929</th><td>  }</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col7 decl" id="347Sub0_15" title='Sub0_15' data-type='const int16_t []' data-ref="347Sub0_15">Sub0_15</dfn>[] = {</td></tr>
<tr><th id="1932">1932</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>,</td></tr>
<tr><th id="1933">1933</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub4&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4</span>, AMDGPU::<span class='error' title="no member named &apos;sub5&apos; in namespace &apos;llvm::AMDGPU&apos;">sub5</span>, AMDGPU::<span class='error' title="no member named &apos;sub6&apos; in namespace &apos;llvm::AMDGPU&apos;">sub6</span>, AMDGPU::<span class='error' title="no member named &apos;sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub7</span>,</td></tr>
<tr><th id="1934">1934</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub8&apos; in namespace &apos;llvm::AMDGPU&apos;">sub8</span>, AMDGPU::<span class='error' title="no member named &apos;sub9&apos; in namespace &apos;llvm::AMDGPU&apos;">sub9</span>, AMDGPU::<span class='error' title="no member named &apos;sub10&apos; in namespace &apos;llvm::AMDGPU&apos;">sub10</span>, AMDGPU::<span class='error' title="no member named &apos;sub11&apos; in namespace &apos;llvm::AMDGPU&apos;">sub11</span>,</td></tr>
<tr><th id="1935">1935</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub12&apos; in namespace &apos;llvm::AMDGPU&apos;">sub12</span>, AMDGPU::<span class='error' title="no member named &apos;sub13&apos; in namespace &apos;llvm::AMDGPU&apos;">sub13</span>, AMDGPU::<span class='error' title="no member named &apos;sub14&apos; in namespace &apos;llvm::AMDGPU&apos;">sub14</span>, AMDGPU::<span class='error' title="no member named &apos;sub15&apos; in namespace &apos;llvm::AMDGPU&apos;">sub15</span>,</td></tr>
<tr><th id="1936">1936</th><td>  };</td></tr>
<tr><th id="1937">1937</th><td></td></tr>
<tr><th id="1938">1938</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col8 decl" id="348Sub0_15_64" title='Sub0_15_64' data-type='const int16_t []' data-ref="348Sub0_15_64">Sub0_15_64</dfn>[] = {</td></tr>
<tr><th id="1939">1939</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>,</td></tr>
<tr><th id="1940">1940</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub4_sub5&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4_sub5</span>, AMDGPU::<span class='error' title="no member named &apos;sub6_sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub6_sub7</span>,</td></tr>
<tr><th id="1941">1941</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub8_sub9&apos; in namespace &apos;llvm::AMDGPU&apos;">sub8_sub9</span>, AMDGPU::<span class='error' title="no member named &apos;sub10_sub11&apos; in namespace &apos;llvm::AMDGPU&apos;">sub10_sub11</span>,</td></tr>
<tr><th id="1942">1942</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub12_sub13&apos; in namespace &apos;llvm::AMDGPU&apos;">sub12_sub13</span>, AMDGPU::<span class='error' title="no member named &apos;sub14_sub15&apos; in namespace &apos;llvm::AMDGPU&apos;">sub14_sub15</span>,</td></tr>
<tr><th id="1943">1943</th><td>  };</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="349SelOp" title='SelOp' data-type='unsigned int' data-ref="349SelOp">SelOp</dfn> = AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e32</span>;</td></tr>
<tr><th id="1946">1946</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="350EltRC" title='EltRC' data-type='const llvm::TargetRegisterClass *' data-ref="350EltRC">EltRC</dfn> = &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="1947">1947</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> *<dfn class="local col1 decl" id="351SubIndices" title='SubIndices' data-type='const int16_t *' data-ref="351SubIndices">SubIndices</dfn> = <a class="local col7 ref" href="#347Sub0_15" title='Sub0_15' data-ref="347Sub0_15">Sub0_15</a>;</td></tr>
<tr><th id="1948">1948</th><td>  <em>int</em> <dfn class="local col2 decl" id="352NElts" title='NElts' data-type='int' data-ref="352NElts">NElts</dfn> = <a class="local col3 ref" href="#343DstSize" title='DstSize' data-ref="343DstSize">DstSize</a> / <var>32</var>;</td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td>  <i>// 64-bit select is only available for SALU.</i></td></tr>
<tr><th id="1951">1951</th><td><i>  // TODO: Split 96-bit into 64-bit and 32-bit, not 3x 32-bit.</i></td></tr>
<tr><th id="1952">1952</th><td>  <b>if</b> (<a class="local col0 ref" href="#340Pred" title='Pred' data-ref="340Pred">Pred</a> == <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::BranchPredicate::SCC_TRUE" title='llvm::SIInstrInfo::BranchPredicate::SCC_TRUE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_TRUE">SCC_TRUE</a>) {</td></tr>
<tr><th id="1953">1953</th><td>    <b>if</b> (<a class="local col2 ref" href="#352NElts" title='NElts' data-ref="352NElts">NElts</a> % <var>2</var>) {</td></tr>
<tr><th id="1954">1954</th><td>      SelOp = AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B32</span>;</td></tr>
<tr><th id="1955">1955</th><td>      EltRC = &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="1956">1956</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1957">1957</th><td>      SelOp = AMDGPU::<span class='error' title="no member named &apos;S_CSELECT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CSELECT_B64</span>;</td></tr>
<tr><th id="1958">1958</th><td>      EltRC = &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClass</span>;</td></tr>
<tr><th id="1959">1959</th><td>      <a class="local col1 ref" href="#351SubIndices" title='SubIndices' data-ref="351SubIndices">SubIndices</a> = <a class="local col8 ref" href="#348Sub0_15_64" title='Sub0_15_64' data-ref="348Sub0_15_64">Sub0_15_64</a>;</td></tr>
<tr><th id="1960">1960</th><td>      <a class="local col2 ref" href="#352NElts" title='NElts' data-ref="352NElts">NElts</a> /= <var>2</var>;</td></tr>
<tr><th id="1961">1961</th><td>    }</td></tr>
<tr><th id="1962">1962</th><td>  }</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="353MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="353MIB">MIB</dfn> = BuildMI(</td></tr>
<tr><th id="1965">1965</th><td>    MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), DstReg);</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>  <a class="local col4 ref" href="#334I" title='I' data-ref="334I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#353MIB" title='MIB' data-ref="353MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="354Regs" title='Regs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="354Regs">Regs</dfn>;</td></tr>
<tr><th id="1970">1970</th><td>  <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="355Idx" title='Idx' data-type='int' data-ref="355Idx">Idx</dfn> = <var>0</var>; <a class="local col5 ref" href="#355Idx" title='Idx' data-ref="355Idx">Idx</a> != <a class="local col2 ref" href="#352NElts" title='NElts' data-ref="352NElts">NElts</a>; ++<a class="local col5 ref" href="#355Idx" title='Idx' data-ref="355Idx">Idx</a>) {</td></tr>
<tr><th id="1971">1971</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="356DstElt" title='DstElt' data-type='unsigned int' data-ref="356DstElt">DstElt</dfn> = <a class="local col1 ref" href="#341MRI" title='MRI' data-ref="341MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#350EltRC" title='EltRC' data-ref="350EltRC">EltRC</a>);</td></tr>
<tr><th id="1972">1972</th><td>    <a class="local col4 ref" href="#354Regs" title='Regs' data-ref="354Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#356DstElt" title='DstElt' data-ref="356DstElt">DstElt</a>);</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="357SubIdx" title='SubIdx' data-type='unsigned int' data-ref="357SubIdx">SubIdx</dfn> = <a class="local col1 ref" href="#351SubIndices" title='SubIndices' data-ref="351SubIndices">SubIndices</a>[<a class="local col5 ref" href="#355Idx" title='Idx' data-ref="355Idx">Idx</a>];</td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="358Select" title='Select' data-type='llvm::MachineInstr *' data-ref="358Select">Select</dfn> =</td></tr>
<tr><th id="1977">1977</th><td>      BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(SelOp), DstElt)</td></tr>
<tr><th id="1978">1978</th><td>      .addReg(FalseReg, <var>0</var>, SubIdx)</td></tr>
<tr><th id="1979">1979</th><td>      .addReg(TrueReg, <var>0</var>, SubIdx);</td></tr>
<tr><th id="1980">1980</th><td>    <a class="tu ref" href="#_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_" title='preserveCondRegFlags' data-use='c' data-ref="_ZL20preserveCondRegFlagsRN4llvm14MachineOperandERKS0_">preserveCondRegFlags</a>(<span class='refarg'><a class="local col8 ref" href="#358Select" title='Select' data-ref="358Select">Select</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <a class="local col7 ref" href="#337Cond" title='Cond' data-ref="337Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td>    <a class="local col3 ref" href="#353MIB" title='MIB' data-ref="353MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#356DstElt" title='DstElt' data-ref="356DstElt">DstElt</a>)</td></tr>
<tr><th id="1983">1983</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#357SubIdx" title='SubIdx' data-ref="357SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1984">1984</th><td>  }</td></tr>
<tr><th id="1985">1985</th><td>}</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFoldableCopy' data-ref="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE">isFoldableCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="359MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="359MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1988">1988</th><td>  <b>switch</b> (<a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1989">1989</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>:</td></tr>
<tr><th id="1990">1990</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e64</span>:</td></tr>
<tr><th id="1991">1991</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span>: {</td></tr>
<tr><th id="1992">1992</th><td>    <i>// If there are additional implicit register operands, this may be used for</i></td></tr>
<tr><th id="1993">1993</th><td><i>    // register indexing so the source register operand isn't simply copied.</i></td></tr>
<tr><th id="1994">1994</th><td>    <em>unsigned</em> NumOps = MI.getDesc().getNumOperands() +</td></tr>
<tr><th id="1995">1995</th><td>      MI.getDesc().getNumImplicitUses();</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>    <b>return</b> MI.getNumOperands() == NumOps;</td></tr>
<tr><th id="1998">1998</th><td>  }</td></tr>
<tr><th id="1999">1999</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>:</td></tr>
<tr><th id="2000">2000</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>:</td></tr>
<tr><th id="2001">2001</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>:</td></tr>
<tr><th id="2002">2002</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2003">2003</th><td>  <b>default</b>:</td></tr>
<tr><th id="2004">2004</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2005">2005</th><td>  }</td></tr>
<tr><th id="2006">2006</th><td>}</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::SIInstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(</td></tr>
<tr><th id="2009">2009</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="360Kind" title='Kind' data-type='unsigned int' data-ref="360Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="2010">2010</th><td>  <b>switch</b>(<a class="local col0 ref" href="#360Kind" title='Kind' data-ref="360Kind">Kind</a>) {</td></tr>
<tr><th id="2011">2011</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::Stack" title='llvm::PseudoSourceValue::PSVKind::Stack' data-ref="llvm::PseudoSourceValue::PSVKind::Stack">Stack</a>:</td></tr>
<tr><th id="2012">2012</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::FixedStack" title='llvm::PseudoSourceValue::PSVKind::FixedStack' data-ref="llvm::PseudoSourceValue::PSVKind::FixedStack">FixedStack</a>:</td></tr>
<tr><th id="2013">2013</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>;</td></tr>
<tr><th id="2014">2014</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::ConstantPool" title='llvm::PseudoSourceValue::PSVKind::ConstantPool' data-ref="llvm::PseudoSourceValue::PSVKind::ConstantPool">ConstantPool</a>:</td></tr>
<tr><th id="2015">2015</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::GOT" title='llvm::PseudoSourceValue::PSVKind::GOT' data-ref="llvm::PseudoSourceValue::PSVKind::GOT">GOT</a>:</td></tr>
<tr><th id="2016">2016</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::JumpTable" title='llvm::PseudoSourceValue::PSVKind::JumpTable' data-ref="llvm::PseudoSourceValue::PSVKind::JumpTable">JumpTable</a>:</td></tr>
<tr><th id="2017">2017</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::GlobalValueCallEntry" title='llvm::PseudoSourceValue::PSVKind::GlobalValueCallEntry' data-ref="llvm::PseudoSourceValue::PSVKind::GlobalValueCallEntry">GlobalValueCallEntry</a>:</td></tr>
<tr><th id="2018">2018</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::ExternalSymbolCallEntry" title='llvm::PseudoSourceValue::PSVKind::ExternalSymbolCallEntry' data-ref="llvm::PseudoSourceValue::PSVKind::ExternalSymbolCallEntry">ExternalSymbolCallEntry</a>:</td></tr>
<tr><th id="2019">2019</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::TargetCustom" title='llvm::PseudoSourceValue::PSVKind::TargetCustom' data-ref="llvm::PseudoSourceValue::PSVKind::TargetCustom">TargetCustom</a>:</td></tr>
<tr><th id="2020">2020</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>;</td></tr>
<tr><th id="2021">2021</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::CapTable" title='llvm::PseudoSourceValue::PSVKind::CapTable' data-ref="llvm::PseudoSourceValue::PSVKind::CapTable">CapTable</a>:</td></tr>
<tr><th id="2022">2022</th><td>    <i>// llvm_unreachable("Cap table not supported for AMDGPU");</i></td></tr>
<tr><th id="2023">2023</th><td><i>    // It won't be used. just return some random value</i></td></tr>
<tr><th id="2024">2024</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>;</td></tr>
<tr><th id="2025">2025</th><td>  }</td></tr>
<tr><th id="2026">2026</th><td>  <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>;</td></tr>
<tr><th id="2027">2027</th><td>}</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL17removeModOperandsRN4llvm12MachineInstrE" title='removeModOperands' data-type='void removeModOperands(llvm::MachineInstr &amp; MI)' data-ref="_ZL17removeModOperandsRN4llvm12MachineInstrE">removeModOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="361MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="361MI">MI</dfn>) {</td></tr>
<tr><th id="2030">2030</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="362Opc" title='Opc' data-type='unsigned int' data-ref="362Opc">Opc</dfn> = <a class="local col1 ref" href="#361MI" title='MI' data-ref="361MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2031">2031</th><td>  <em>int</em> <dfn class="local col3 decl" id="363Src0ModIdx" title='Src0ModIdx' data-type='int' data-ref="363Src0ModIdx">Src0ModIdx</dfn> = AMDGPU::getNamedOperandIdx(Opc,</td></tr>
<tr><th id="2032">2032</th><td>                                              AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers);</td></tr>
<tr><th id="2033">2033</th><td>  <em>int</em> <dfn class="local col4 decl" id="364Src1ModIdx" title='Src1ModIdx' data-type='int' data-ref="364Src1ModIdx">Src1ModIdx</dfn> = AMDGPU::getNamedOperandIdx(Opc,</td></tr>
<tr><th id="2034">2034</th><td>                                              AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers);</td></tr>
<tr><th id="2035">2035</th><td>  <em>int</em> <dfn class="local col5 decl" id="365Src2ModIdx" title='Src2ModIdx' data-type='int' data-ref="365Src2ModIdx">Src2ModIdx</dfn> = AMDGPU::getNamedOperandIdx(Opc,</td></tr>
<tr><th id="2036">2036</th><td>                                              AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2_modifiers);</td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td>  <a class="local col1 ref" href="#361MI" title='MI' data-ref="361MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col5 ref" href="#365Src2ModIdx" title='Src2ModIdx' data-ref="365Src2ModIdx">Src2ModIdx</a>);</td></tr>
<tr><th id="2039">2039</th><td>  <a class="local col1 ref" href="#361MI" title='MI' data-ref="361MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#364Src1ModIdx" title='Src1ModIdx' data-ref="364Src1ModIdx">Src1ModIdx</a>);</td></tr>
<tr><th id="2040">2040</th><td>  <a class="local col1 ref" href="#361MI" title='MI' data-ref="361MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#363Src0ModIdx" title='Src0ModIdx' data-ref="363Src0ModIdx">Src0ModIdx</a>);</td></tr>
<tr><th id="2041">2041</th><td>}</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::FoldImmediate' data-ref="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="366UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="366UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="367DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="367DefMI">DefMI</dfn>,</td></tr>
<tr><th id="2044">2044</th><td>                                <em>unsigned</em> <dfn class="local col8 decl" id="368Reg" title='Reg' data-type='unsigned int' data-ref="368Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="369MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="369MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2045">2045</th><td>  <b>if</b> (!<a class="local col9 ref" href="#369MRI" title='MRI' data-ref="369MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg">Reg</a>))</td></tr>
<tr><th id="2046">2046</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2047">2047</th><td></td></tr>
<tr><th id="2048">2048</th><td>  <b>switch</b> (<a class="local col7 ref" href="#367DefMI" title='DefMI' data-ref="367DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2049">2049</th><td>  <b>default</b>:</td></tr>
<tr><th id="2050">2050</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2051">2051</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>:</td></tr>
<tr><th id="2052">2052</th><td>    <i>// TODO: We could fold 64-bit immediates, but this get compilicated</i></td></tr>
<tr><th id="2053">2053</th><td><i>    // when there are sub-registers.</i></td></tr>
<tr><th id="2054">2054</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>:</td></tr>
<tr><th id="2057">2057</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>:</td></tr>
<tr><th id="2058">2058</th><td>    <b>break</b>;</td></tr>
<tr><th id="2059">2059</th><td>  }</td></tr>
<tr><th id="2060">2060</th><td></td></tr>
<tr><th id="2061">2061</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="370ImmOp" title='ImmOp' data-type='const llvm::MachineOperand *' data-ref="370ImmOp">ImmOp</dfn> = getNamedOperand(DefMI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="2062">2062</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImmOp) ? void (0) : __assert_fail (&quot;ImmOp&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2062, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#370ImmOp" title='ImmOp' data-ref="370ImmOp">ImmOp</a>);</td></tr>
<tr><th id="2063">2063</th><td>  <i>// FIXME: We could handle FrameIndex values here.</i></td></tr>
<tr><th id="2064">2064</th><td>  <b>if</b> (!<a class="local col0 ref" href="#370ImmOp" title='ImmOp' data-ref="370ImmOp">ImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2065">2065</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="371Opc" title='Opc' data-type='unsigned int' data-ref="371Opc">Opc</dfn> = <a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2068">2068</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>) {</td></tr>
<tr><th id="2069">2069</th><td>    <em>bool</em> <dfn class="local col2 decl" id="372isVGPRCopy" title='isVGPRCopy' data-type='bool' data-ref="372isVGPRCopy">isVGPRCopy</dfn> = RI.isVGPR(*MRI, UseMI.getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="2070">2070</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="373NewOpc" title='NewOpc' data-type='unsigned int' data-ref="373NewOpc">NewOpc</dfn> = isVGPRCopy ? AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span> : AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>;</td></tr>
<tr><th id="2071">2071</th><td>    UseMI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="2072">2072</th><td>    <a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col0 ref" href="#370ImmOp" title='ImmOp' data-ref="370ImmOp">ImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2073">2073</th><td>    <a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="2074">2074</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2075">2075</th><td>  }</td></tr>
<tr><th id="2076">2076</th><td></td></tr>
<tr><th id="2077">2077</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAD_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span> ||</td></tr>
<tr><th id="2078">2078</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAD_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F16</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64</span> ||</td></tr>
<tr><th id="2079">2079</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMA_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span> ||</td></tr>
<tr><th id="2080">2080</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMA_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F16</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64</span>) {</td></tr>
<tr><th id="2081">2081</th><td>    <i>// Don't fold if we are using source or output modifiers. The new VOP2</i></td></tr>
<tr><th id="2082">2082</th><td><i>    // instructions don't have them.</i></td></tr>
<tr><th id="2083">2083</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasAnyModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE">hasAnyModifiersSet</a>(<a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a>))</td></tr>
<tr><th id="2084">2084</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>    <i>// If this is a free constant, there's no reason to do this.</i></td></tr>
<tr><th id="2087">2087</th><td><i>    // TODO: We could fold this here instead of letting SIFoldOperands do it</i></td></tr>
<tr><th id="2088">2088</th><td><i>    // later.</i></td></tr>
<tr><th id="2089">2089</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="374Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="374Src0">Src0</dfn> = getNamedOperand(UseMI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>    <i>// Any src operand can be used for the legality check.</i></td></tr>
<tr><th id="2092">2092</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_">isInlineConstant</a>(<a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a>, *<a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>, *<a class="local col0 ref" href="#370ImmOp" title='ImmOp' data-ref="370ImmOp">ImmOp</a>))</td></tr>
<tr><th id="2093">2093</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>    <em>bool</em> <dfn class="local col5 decl" id="375IsF32" title='IsF32' data-type='bool' data-ref="375IsF32">IsF32</dfn> = Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAD_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span> ||</td></tr>
<tr><th id="2096">2096</th><td>                 Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMA_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span>;</td></tr>
<tr><th id="2097">2097</th><td>    <em>bool</em> <dfn class="local col6 decl" id="376IsFMA" title='IsFMA' data-type='bool' data-ref="376IsFMA">IsFMA</dfn> = Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMA_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span> ||</td></tr>
<tr><th id="2098">2098</th><td>                 Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMA_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F16</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64</span>;</td></tr>
<tr><th id="2099">2099</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="377Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="377Src1">Src1</dfn> = getNamedOperand(UseMI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="2100">2100</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="378Src2" title='Src2' data-type='llvm::MachineOperand *' data-ref="378Src2">Src2</dfn> = getNamedOperand(UseMI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td>    <i>// Multiplied part is the constant: Use v_madmk_{f16, f32}.</i></td></tr>
<tr><th id="2103">2103</th><td><i>    // We should only expect these to be on src0 due to canonicalizations.</i></td></tr>
<tr><th id="2104">2104</th><td>    <b>if</b> (<a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg">Reg</a>) {</td></tr>
<tr><th id="2105">2105</th><td>      <b>if</b> (!Src1-&gt;isReg() || RI.isSGPRClass(MRI-&gt;getRegClass(Src1-&gt;getReg())))</td></tr>
<tr><th id="2106">2106</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td>      <b>if</b> (!Src2-&gt;isReg() || RI.isSGPRClass(MRI-&gt;getRegClass(Src2-&gt;getReg())))</td></tr>
<tr><th id="2109">2109</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2110">2110</th><td></td></tr>
<tr><th id="2111">2111</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="379NewOpc" title='NewOpc' data-type='unsigned int' data-ref="379NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="2112">2112</th><td>        IsFMA ? (IsF32 ? AMDGPU::<span class='error' title="no member named &apos;V_FMAMK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAMK_F32</span> : AMDGPU::<span class='error' title="no member named &apos;V_FMAMK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAMK_F16</span>)</td></tr>
<tr><th id="2113">2113</th><td>              : (IsF32 ? AMDGPU::<span class='error' title="no member named &apos;V_MADMK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADMK_F32</span> : AMDGPU::<span class='error' title="no member named &apos;V_MADMK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADMK_F16</span>);</td></tr>
<tr><th id="2114">2114</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col9 ref" href="#379NewOpc" title='NewOpc' data-ref="379NewOpc">NewOpc</a>) == -<var>1</var>)</td></tr>
<tr><th id="2115">2115</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td>      <i>// We need to swap operands 0 and 1 since madmk constant is at operand 1.</i></td></tr>
<tr><th id="2118">2118</th><td></td></tr>
<tr><th id="2119">2119</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="380Imm" title='Imm' data-type='const int64_t' data-ref="380Imm">Imm</dfn> = <a class="local col0 ref" href="#370ImmOp" title='ImmOp' data-ref="370ImmOp">ImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2120">2120</th><td></td></tr>
<tr><th id="2121">2121</th><td>      <i>// FIXME: This would be a lot easier if we could return a new instruction</i></td></tr>
<tr><th id="2122">2122</th><td><i>      // instead of having to modify in place.</i></td></tr>
<tr><th id="2123">2123</th><td><i></i></td></tr>
<tr><th id="2124">2124</th><td><i>      // Remove these first since they are at the end.</i></td></tr>
<tr><th id="2125">2125</th><td>      UseMI.RemoveOperand(</td></tr>
<tr><th id="2126">2126</th><td>          AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod));</td></tr>
<tr><th id="2127">2127</th><td>      UseMI.RemoveOperand(</td></tr>
<tr><th id="2128">2128</th><td>          AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp));</td></tr>
<tr><th id="2129">2129</th><td></td></tr>
<tr><th id="2130">2130</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="381Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="381Src1Reg">Src1Reg</dfn> = <a class="local col7 ref" href="#377Src1" title='Src1' data-ref="377Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2131">2131</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="382Src1SubReg" title='Src1SubReg' data-type='unsigned int' data-ref="382Src1SubReg">Src1SubReg</dfn> = <a class="local col7 ref" href="#377Src1" title='Src1' data-ref="377Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="2132">2132</th><td>      <a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#381Src1Reg" title='Src1Reg' data-ref="381Src1Reg">Src1Reg</a>);</td></tr>
<tr><th id="2133">2133</th><td>      <a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col2 ref" href="#382Src1SubReg" title='Src1SubReg' data-ref="382Src1SubReg">Src1SubReg</a>);</td></tr>
<tr><th id="2134">2134</th><td>      <a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col7 ref" href="#377Src1" title='Src1' data-ref="377Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="2135">2135</th><td></td></tr>
<tr><th id="2136">2136</th><td>      <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span> ||</td></tr>
<tr><th id="2137">2137</th><td>          Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64</span> ||</td></tr>
<tr><th id="2138">2138</th><td>          Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span> ||</td></tr>
<tr><th id="2139">2139</th><td>          Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64</span>)</td></tr>
<tr><th id="2140">2140</th><td>        UseMI.untieRegOperand(</td></tr>
<tr><th id="2141">2141</th><td>            AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2));</td></tr>
<tr><th id="2142">2142</th><td></td></tr>
<tr><th id="2143">2143</th><td>      <a class="local col7 ref" href="#377Src1" title='Src1' data-ref="377Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col0 ref" href="#380Imm" title='Imm' data-ref="380Imm">Imm</a>);</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td>      <a class="tu ref" href="#_ZL17removeModOperandsRN4llvm12MachineInstrE" title='removeModOperands' data-use='c' data-ref="_ZL17removeModOperandsRN4llvm12MachineInstrE">removeModOperands</a>(<span class='refarg'><a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a></span>);</td></tr>
<tr><th id="2146">2146</th><td>      UseMI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td>      <em>bool</em> <dfn class="local col3 decl" id="383DeleteDef" title='DeleteDef' data-type='bool' data-ref="383DeleteDef">DeleteDef</dfn> = <a class="local col9 ref" href="#369MRI" title='MRI' data-ref="369MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg">Reg</a>);</td></tr>
<tr><th id="2149">2149</th><td>      <b>if</b> (<a class="local col3 ref" href="#383DeleteDef" title='DeleteDef' data-ref="383DeleteDef">DeleteDef</a>)</td></tr>
<tr><th id="2150">2150</th><td>        <a class="local col7 ref" href="#367DefMI" title='DefMI' data-ref="367DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2153">2153</th><td>    }</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td>    <i>// Added part is the constant: Use v_madak_{f16, f32}.</i></td></tr>
<tr><th id="2156">2156</th><td>    <b>if</b> (<a class="local col8 ref" href="#378Src2" title='Src2' data-ref="378Src2">Src2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#378Src2" title='Src2' data-ref="378Src2">Src2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg">Reg</a>) {</td></tr>
<tr><th id="2157">2157</th><td>      <i>// Not allowed to use constant bus for another operand.</i></td></tr>
<tr><th id="2158">2158</th><td><i>      // We can however allow an inline immediate as src0.</i></td></tr>
<tr><th id="2159">2159</th><td>      <em>bool</em> <dfn class="local col4 decl" id="384Src0Inlined" title='Src0Inlined' data-type='bool' data-ref="384Src0Inlined">Src0Inlined</dfn> = <b>false</b>;</td></tr>
<tr><th id="2160">2160</th><td>      <b>if</b> (<a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2161">2161</th><td>        <i>// Try to inline constant if possible.</i></td></tr>
<tr><th id="2162">2162</th><td><i>        // If the Def moves immediate and the use is single</i></td></tr>
<tr><th id="2163">2163</th><td><i>        // We are saving VGPR here.</i></td></tr>
<tr><th id="2164">2164</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="385Def" title='Def' data-type='llvm::MachineInstr *' data-ref="385Def">Def</dfn> = <a class="local col9 ref" href="#369MRI" title='MRI' data-ref="369MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2165">2165</th><td>        <b>if</b> (<a class="local col5 ref" href="#385Def" title='Def' data-ref="385Def">Def</a> &amp;&amp; <a class="local col5 ref" href="#385Def" title='Def' data-ref="385Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>() &amp;&amp;</td></tr>
<tr><th id="2166">2166</th><td>          <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col5 ref" href="#385Def" title='Def' data-ref="385Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="2167">2167</th><td>          <a class="local col9 ref" href="#369MRI" title='MRI' data-ref="369MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2168">2168</th><td>          <a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#385Def" title='Def' data-ref="385Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2169">2169</th><td>          <a class="local col4 ref" href="#384Src0Inlined" title='Src0Inlined' data-ref="384Src0Inlined">Src0Inlined</a> = <b>true</b>;</td></tr>
<tr><th id="2170">2170</th><td>        } <b>else</b> <b>if</b> ((RI.isPhysicalRegister(Src0-&gt;getReg()) &amp;&amp;</td></tr>
<tr><th id="2171">2171</th><td>            (ST.getConstantBusLimit(Opc) &lt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="2172">2172</th><td>             RI.isSGPRClass(RI.getPhysRegClass(Src0-&gt;getReg())))) ||</td></tr>
<tr><th id="2173">2173</th><td>            (RI.isVirtualRegister(Src0-&gt;getReg()) &amp;&amp;</td></tr>
<tr><th id="2174">2174</th><td>            (ST.getConstantBusLimit(Opc) &lt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="2175">2175</th><td>             RI.isSGPRClass(MRI-&gt;getRegClass(Src0-&gt;getReg())))))</td></tr>
<tr><th id="2176">2176</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2177">2177</th><td>          <i>// VGPR is okay as Src0 - fallthrough</i></td></tr>
<tr><th id="2178">2178</th><td>      }</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td>      <b>if</b> (<a class="local col7 ref" href="#377Src1" title='Src1' data-ref="377Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col4 ref" href="#384Src0Inlined" title='Src0Inlined' data-ref="384Src0Inlined">Src0Inlined</a> ) {</td></tr>
<tr><th id="2181">2181</th><td>        <i>// We have one slot for inlinable constant so far - try to fill it</i></td></tr>
<tr><th id="2182">2182</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="386Def" title='Def' data-type='llvm::MachineInstr *' data-ref="386Def">Def</dfn> = <a class="local col9 ref" href="#369MRI" title='MRI' data-ref="369MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col7 ref" href="#377Src1" title='Src1' data-ref="377Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2183">2183</th><td>        <b>if</b> (Def &amp;&amp; Def-&gt;isMoveImmediate() &amp;&amp;</td></tr>
<tr><th id="2184">2184</th><td>            isInlineConstant(Def-&gt;getOperand(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="2185">2185</th><td>            MRI-&gt;hasOneUse(Src1-&gt;getReg()) &amp;&amp;</td></tr>
<tr><th id="2186">2186</th><td>            <span class='error' title="use of undeclared identifier &apos;commuteInstruction&apos;">commuteInstruction</span>(UseMI)) {</td></tr>
<tr><th id="2187">2187</th><td>            <a class="local col4 ref" href="#374Src0" title='Src0' data-ref="374Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col6 ref" href="#386Def" title='Def' data-ref="386Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2188">2188</th><td>        } <b>else</b> <b>if</b> ((RI.isPhysicalRegister(Src1-&gt;getReg()) &amp;&amp;</td></tr>
<tr><th id="2189">2189</th><td>            RI.isSGPRClass(RI.getPhysRegClass(Src1-&gt;getReg()))) ||</td></tr>
<tr><th id="2190">2190</th><td>            (RI.isVirtualRegister(Src1-&gt;getReg()) &amp;&amp;</td></tr>
<tr><th id="2191">2191</th><td>            RI.isSGPRClass(MRI-&gt;getRegClass(Src1-&gt;getReg()))))</td></tr>
<tr><th id="2192">2192</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2193">2193</th><td>          <i>// VGPR is okay as Src1 - fallthrough</i></td></tr>
<tr><th id="2194">2194</th><td>      }</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="387NewOpc" title='NewOpc' data-type='unsigned int' data-ref="387NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="2197">2197</th><td>        IsFMA ? (IsF32 ? AMDGPU::<span class='error' title="no member named &apos;V_FMAAK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAAK_F32</span> : AMDGPU::<span class='error' title="no member named &apos;V_FMAAK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAAK_F16</span>)</td></tr>
<tr><th id="2198">2198</th><td>              : (IsF32 ? AMDGPU::<span class='error' title="no member named &apos;V_MADAK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADAK_F32</span> : AMDGPU::<span class='error' title="no member named &apos;V_MADAK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADAK_F16</span>);</td></tr>
<tr><th id="2199">2199</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col7 ref" href="#387NewOpc" title='NewOpc' data-ref="387NewOpc">NewOpc</a>) == -<var>1</var>)</td></tr>
<tr><th id="2200">2200</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="388Imm" title='Imm' data-type='const int64_t' data-ref="388Imm">Imm</dfn> = <a class="local col0 ref" href="#370ImmOp" title='ImmOp' data-ref="370ImmOp">ImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2203">2203</th><td></td></tr>
<tr><th id="2204">2204</th><td>      <i>// FIXME: This would be a lot easier if we could return a new instruction</i></td></tr>
<tr><th id="2205">2205</th><td><i>      // instead of having to modify in place.</i></td></tr>
<tr><th id="2206">2206</th><td><i></i></td></tr>
<tr><th id="2207">2207</th><td><i>      // Remove these first since they are at the end.</i></td></tr>
<tr><th id="2208">2208</th><td>      UseMI.RemoveOperand(</td></tr>
<tr><th id="2209">2209</th><td>          AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod));</td></tr>
<tr><th id="2210">2210</th><td>      UseMI.RemoveOperand(</td></tr>
<tr><th id="2211">2211</th><td>          AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp));</td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td>      <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span> ||</td></tr>
<tr><th id="2214">2214</th><td>          Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64</span> ||</td></tr>
<tr><th id="2215">2215</th><td>          Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span> ||</td></tr>
<tr><th id="2216">2216</th><td>          Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64</span>)</td></tr>
<tr><th id="2217">2217</th><td>        UseMI.untieRegOperand(</td></tr>
<tr><th id="2218">2218</th><td>            AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2));</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>      <i>// ChangingToImmediate adds Src2 back to the instruction.</i></td></tr>
<tr><th id="2221">2221</th><td>      <a class="local col8 ref" href="#378Src2" title='Src2' data-ref="378Src2">Src2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#388Imm" title='Imm' data-ref="388Imm">Imm</a>);</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>      <i>// These come before src2.</i></td></tr>
<tr><th id="2224">2224</th><td>      <a class="tu ref" href="#_ZL17removeModOperandsRN4llvm12MachineInstrE" title='removeModOperands' data-use='c' data-ref="_ZL17removeModOperandsRN4llvm12MachineInstrE">removeModOperands</a>(<span class='refarg'><a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a></span>);</td></tr>
<tr><th id="2225">2225</th><td>      UseMI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="2226">2226</th><td>      <i>// It might happen that UseMI was commuted</i></td></tr>
<tr><th id="2227">2227</th><td><i>      // and we now have SGPR as SRC1. If so 2 inlined</i></td></tr>
<tr><th id="2228">2228</th><td><i>      // constant and SGPR are illegal.</i></td></tr>
<tr><th id="2229">2229</th><td>      <a class="member" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col6 ref" href="#366UseMI" title='UseMI' data-ref="366UseMI">UseMI</a></span>);</td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td>      <em>bool</em> <dfn class="local col9 decl" id="389DeleteDef" title='DeleteDef' data-type='bool' data-ref="389DeleteDef">DeleteDef</dfn> = <a class="local col9 ref" href="#369MRI" title='MRI' data-ref="369MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg">Reg</a>);</td></tr>
<tr><th id="2232">2232</th><td>      <b>if</b> (<a class="local col9 ref" href="#389DeleteDef" title='DeleteDef' data-ref="389DeleteDef">DeleteDef</a>)</td></tr>
<tr><th id="2233">2233</th><td>        <a class="local col7 ref" href="#367DefMI" title='DefMI' data-ref="367DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2236">2236</th><td>    }</td></tr>
<tr><th id="2237">2237</th><td>  }</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2240">2240</th><td>}</td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19offsetsDoNotOverlapiiii" title='offsetsDoNotOverlap' data-type='bool offsetsDoNotOverlap(int WidthA, int OffsetA, int WidthB, int OffsetB)' data-ref="_ZL19offsetsDoNotOverlapiiii">offsetsDoNotOverlap</dfn>(<em>int</em> <dfn class="local col0 decl" id="390WidthA" title='WidthA' data-type='int' data-ref="390WidthA">WidthA</dfn>, <em>int</em> <dfn class="local col1 decl" id="391OffsetA" title='OffsetA' data-type='int' data-ref="391OffsetA">OffsetA</dfn>,</td></tr>
<tr><th id="2243">2243</th><td>                                <em>int</em> <dfn class="local col2 decl" id="392WidthB" title='WidthB' data-type='int' data-ref="392WidthB">WidthB</dfn>, <em>int</em> <dfn class="local col3 decl" id="393OffsetB" title='OffsetB' data-type='int' data-ref="393OffsetB">OffsetB</dfn>) {</td></tr>
<tr><th id="2244">2244</th><td>  <em>int</em> <dfn class="local col4 decl" id="394LowOffset" title='LowOffset' data-type='int' data-ref="394LowOffset">LowOffset</dfn> = <a class="local col1 ref" href="#391OffsetA" title='OffsetA' data-ref="391OffsetA">OffsetA</a> &lt; <a class="local col3 ref" href="#393OffsetB" title='OffsetB' data-ref="393OffsetB">OffsetB</a> ? <a class="local col1 ref" href="#391OffsetA" title='OffsetA' data-ref="391OffsetA">OffsetA</a> : <a class="local col3 ref" href="#393OffsetB" title='OffsetB' data-ref="393OffsetB">OffsetB</a>;</td></tr>
<tr><th id="2245">2245</th><td>  <em>int</em> <dfn class="local col5 decl" id="395HighOffset" title='HighOffset' data-type='int' data-ref="395HighOffset">HighOffset</dfn> = <a class="local col1 ref" href="#391OffsetA" title='OffsetA' data-ref="391OffsetA">OffsetA</a> &lt; <a class="local col3 ref" href="#393OffsetB" title='OffsetB' data-ref="393OffsetB">OffsetB</a> ? <a class="local col3 ref" href="#393OffsetB" title='OffsetB' data-ref="393OffsetB">OffsetB</a> : <a class="local col1 ref" href="#391OffsetA" title='OffsetA' data-ref="391OffsetA">OffsetA</a>;</td></tr>
<tr><th id="2246">2246</th><td>  <em>int</em> <dfn class="local col6 decl" id="396LowWidth" title='LowWidth' data-type='int' data-ref="396LowWidth">LowWidth</dfn> = (<a class="local col4 ref" href="#394LowOffset" title='LowOffset' data-ref="394LowOffset">LowOffset</a> == <a class="local col1 ref" href="#391OffsetA" title='OffsetA' data-ref="391OffsetA">OffsetA</a>) ? <a class="local col0 ref" href="#390WidthA" title='WidthA' data-ref="390WidthA">WidthA</a> : <a class="local col2 ref" href="#392WidthB" title='WidthB' data-ref="392WidthB">WidthB</a>;</td></tr>
<tr><th id="2247">2247</th><td>  <b>return</b> <a class="local col4 ref" href="#394LowOffset" title='LowOffset' data-ref="394LowOffset">LowOffset</a> + <a class="local col6 ref" href="#396LowWidth" title='LowWidth' data-ref="396LowWidth">LowWidth</a> &lt;= <a class="local col5 ref" href="#395HighOffset" title='HighOffset' data-ref="395HighOffset">HighOffset</a>;</td></tr>
<tr><th id="2248">2248</th><td>}</td></tr>
<tr><th id="2249">2249</th><td></td></tr>
<tr><th id="2250">2250</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="397MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="397MIa">MIa</dfn>,</td></tr>
<tr><th id="2251">2251</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="398MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="398MIb">MIb</dfn>) <em>const</em> {</td></tr>
<tr><th id="2252">2252</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="399BaseOp0" title='BaseOp0' data-type='const llvm::MachineOperand *' data-ref="399BaseOp0">BaseOp0</dfn>, *<dfn class="local col0 decl" id="400BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand *' data-ref="400BaseOp1">BaseOp1</dfn>;</td></tr>
<tr><th id="2253">2253</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="401Offset0" title='Offset0' data-type='int64_t' data-ref="401Offset0">Offset0</dfn>, <dfn class="local col2 decl" id="402Offset1" title='Offset1' data-type='int64_t' data-ref="402Offset1">Offset1</dfn>;</td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td>  <b>if</b> (getMemOperandWithOffset(MIa, BaseOp0, Offset0, &amp;RI) &amp;&amp;</td></tr>
<tr><th id="2256">2256</th><td>      getMemOperandWithOffset(MIb, BaseOp1, Offset1, &amp;RI)) {</td></tr>
<tr><th id="2257">2257</th><td>    <b>if</b> (!<a class="local col9 ref" href="#399BaseOp0" title='BaseOp0' data-ref="399BaseOp0">BaseOp0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col0 ref" href="#400BaseOp1" title='BaseOp1' data-ref="400BaseOp1">BaseOp1</a>))</td></tr>
<tr><th id="2258">2258</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td>    <b>if</b> (!<a class="local col7 ref" href="#397MIa" title='MIa' data-ref="397MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() || !<a class="local col8 ref" href="#398MIb" title='MIb' data-ref="398MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()) {</td></tr>
<tr><th id="2261">2261</th><td>      <i>// FIXME: Handle ds_read2 / ds_write2.</i></td></tr>
<tr><th id="2262">2262</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2263">2263</th><td>    }</td></tr>
<tr><th id="2264">2264</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="403Width0" title='Width0' data-type='unsigned int' data-ref="403Width0">Width0</dfn> = (*<a class="local col7 ref" href="#397MIa" title='MIa' data-ref="397MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2265">2265</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="404Width1" title='Width1' data-type='unsigned int' data-ref="404Width1">Width1</dfn> = (*<a class="local col8 ref" href="#398MIb" title='MIb' data-ref="398MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2266">2266</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL19offsetsDoNotOverlapiiii" title='offsetsDoNotOverlap' data-use='c' data-ref="_ZL19offsetsDoNotOverlapiiii">offsetsDoNotOverlap</a>(<a class="local col3 ref" href="#403Width0" title='Width0' data-ref="403Width0">Width0</a>, <a class="local col1 ref" href="#401Offset0" title='Offset0' data-ref="401Offset0">Offset0</a>, <a class="local col4 ref" href="#404Width1" title='Width1' data-ref="404Width1">Width1</a>, <a class="local col2 ref" href="#402Offset1" title='Offset1' data-ref="402Offset1">Offset1</a>)) {</td></tr>
<tr><th id="2267">2267</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2268">2268</th><td>    }</td></tr>
<tr><th id="2269">2269</th><td>  }</td></tr>
<tr><th id="2270">2270</th><td></td></tr>
<tr><th id="2271">2271</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2272">2272</th><td>}</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="405MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="405MIa">MIa</dfn>,</td></tr>
<tr><th id="2275">2275</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="406MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="406MIb">MIb</dfn>,</td></tr>
<tr><th id="2276">2276</th><td>                                                  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col7 decl" id="407AA" title='AA' data-type='AliasAnalysis *' data-ref="407AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="2277">2277</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MIa.mayLoad() || MIa.mayStore()) &amp;&amp; &quot;MIa must load from or modify a memory location&quot;) ? void (0) : __assert_fail (&quot;(MIa.mayLoad() || MIa.mayStore()) &amp;&amp; \&quot;MIa must load from or modify a memory location\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) &amp;&amp;</td></tr>
<tr><th id="2278">2278</th><td>         <q>"MIa must load from or modify a memory location"</q>);</td></tr>
<tr><th id="2279">2279</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MIb.mayLoad() || MIb.mayStore()) &amp;&amp; &quot;MIb must load from or modify a memory location&quot;) ? void (0) : __assert_fail (&quot;(MIb.mayLoad() || MIb.mayStore()) &amp;&amp; \&quot;MIb must load from or modify a memory location\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) &amp;&amp;</td></tr>
<tr><th id="2280">2280</th><td>         <q>"MIb must load from or modify a memory location"</q>);</td></tr>
<tr><th id="2281">2281</th><td></td></tr>
<tr><th id="2282">2282</th><td>  <b>if</b> (<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="2283">2283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2284">2284</th><td></td></tr>
<tr><th id="2285">2285</th><td>  <i>// XXX - Can we relax this between address spaces?</i></td></tr>
<tr><th id="2286">2286</th><td>  <b>if</b> (<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="2287">2287</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>  <i>// TODO: Should we check the address space from the MachineMemOperand? That</i></td></tr>
<tr><th id="2290">2290</th><td><i>  // would allow us to distinguish objects we know don't alias based on the</i></td></tr>
<tr><th id="2291">2291</th><td><i>  // underlying address space, even if it was lowered to a different one,</i></td></tr>
<tr><th id="2292">2292</th><td><i>  // e.g. private accesses lowered to use MUBUF instructions on a scratch</i></td></tr>
<tr><th id="2293">2293</th><td><i>  // buffer.</i></td></tr>
<tr><th id="2294">2294</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>)) {</td></tr>
<tr><th id="2295">2295</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>))</td></tr>
<tr><th id="2296">2296</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>, <a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>);</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>    <b>return</b> !<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSegmentSpecificFLAT' data-ref="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE">isSegmentSpecificFLAT</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>);</td></tr>
<tr><th id="2299">2299</th><td>  }</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>)) {</td></tr>
<tr><th id="2302">2302</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>))</td></tr>
<tr><th id="2303">2303</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>, <a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>);</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td>    <b>return</b> !<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>) &amp;&amp; !<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>);</td></tr>
<tr><th id="2306">2306</th><td>  }</td></tr>
<tr><th id="2307">2307</th><td></td></tr>
<tr><th id="2308">2308</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>)) {</td></tr>
<tr><th id="2309">2309</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>))</td></tr>
<tr><th id="2310">2310</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>, <a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>);</td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td>    <b>return</b> !<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>) &amp;&amp; !<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>) &amp;&amp; !<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>);</td></tr>
<tr><th id="2313">2313</th><td>  }</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>)) {</td></tr>
<tr><th id="2316">2316</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>))</td></tr>
<tr><th id="2317">2317</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</a>(<a class="local col5 ref" href="#405MIa" title='MIa' data-ref="405MIa">MIa</a>, <a class="local col6 ref" href="#406MIb" title='MIb' data-ref="406MIb">MIb</a>);</td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2320">2320</th><td>  }</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2323">2323</th><td>}</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl def" id="_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-type='int64_t getFoldableImm(const llvm::MachineOperand * MO)' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>* <dfn class="local col8 decl" id="408MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="408MO">MO</dfn>) {</td></tr>
<tr><th id="2326">2326</th><td>  <b>if</b> (!<a class="local col8 ref" href="#408MO" title='MO' data-ref="408MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2327">2327</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2328">2328</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="409MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="409MF">MF</dfn> = <a class="local col8 ref" href="#408MO" title='MO' data-ref="408MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2329">2329</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="410MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="410MRI">MRI</dfn> = <a class="local col9 ref" href="#409MF" title='MF' data-ref="409MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2330">2330</th><td>  <em>auto</em> <dfn class="local col1 decl" id="411Def" title='Def' data-type='llvm::MachineInstr *' data-ref="411Def">Def</dfn> = <a class="local col0 ref" href="#410MRI" title='MRI' data-ref="410MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col8 ref" href="#408MO" title='MO' data-ref="408MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2331">2331</th><td>  <b>if</b> (Def &amp;&amp; Def-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span> &amp;&amp;</td></tr>
<tr><th id="2332">2332</th><td>      Def-&gt;getOperand(<var>1</var>).isImm())</td></tr>
<tr><th id="2333">2333</th><td>    <b>return</b> <a class="local col1 ref" href="#411Def" title='Def' data-ref="411Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2334">2334</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="2335">2335</th><td>}</td></tr>
<tr><th id="2336">2336</th><td></td></tr>
<tr><th id="2337">2337</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_12M10665416" title='llvm::SIInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_12M10665416">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="412MBB" title='MBB' data-type='MachineFunction::iterator &amp;' data-ref="412MBB">MBB</dfn>,</td></tr>
<tr><th id="2338">2338</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="413MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="413MI">MI</dfn>,</td></tr>
<tr><th id="2339">2339</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col4 decl" id="414LV" title='LV' data-type='llvm::LiveVariables *' data-ref="414LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="2340">2340</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="415Opc" title='Opc' data-type='unsigned int' data-ref="415Opc">Opc</dfn> = <a class="local col3 ref" href="#413MI" title='MI' data-ref="413MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2341">2341</th><td>  <em>bool</em> <dfn class="local col6 decl" id="416IsF16" title='IsF16' data-type='bool' data-ref="416IsF16">IsF16</dfn> = <b>false</b>;</td></tr>
<tr><th id="2342">2342</th><td>  <em>bool</em> <dfn class="local col7 decl" id="417IsFMA" title='IsFMA' data-type='bool' data-ref="417IsFMA">IsFMA</dfn> = Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span> ||</td></tr>
<tr><th id="2343">2343</th><td>               Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64</span>;</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>  <b>switch</b> (<a class="local col5 ref" href="#415Opc" title='Opc' data-ref="415Opc">Opc</a>) {</td></tr>
<tr><th id="2346">2346</th><td>  <b>default</b>:</td></tr>
<tr><th id="2347">2347</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2348">2348</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64</span>:</td></tr>
<tr><th id="2349">2349</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64</span>:</td></tr>
<tr><th id="2350">2350</th><td>    IsF16 = <b>true</b>;</td></tr>
<tr><th id="2351">2351</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2352">2352</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span>:</td></tr>
<tr><th id="2353">2353</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span>:</td></tr>
<tr><th id="2354">2354</th><td>    <b>break</b>;</td></tr>
<tr><th id="2355">2355</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e32</span>:</td></tr>
<tr><th id="2356">2356</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e32</span>:</td></tr>
<tr><th id="2357">2357</th><td>    IsF16 = <b>true</b>;</td></tr>
<tr><th id="2358">2358</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2359">2359</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e32</span>:</td></tr>
<tr><th id="2360">2360</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e32</span>: {</td></tr>
<tr><th id="2361">2361</th><td>    <em>int</em> Src0Idx = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="2362">2362</th><td>                                             AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="2363">2363</th><td>    <em>const</em> MachineOperand *Src0 = &amp;MI.getOperand(Src0Idx);</td></tr>
<tr><th id="2364">2364</th><td>    <b>if</b> (!Src0-&gt;isReg() &amp;&amp; !Src0-&gt;isImm())</td></tr>
<tr><th id="2365">2365</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td>    <b>if</b> (Src0-&gt;isImm() &amp;&amp; !isInlineConstant(MI, Src0Idx, *Src0))</td></tr>
<tr><th id="2368">2368</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td>    <b>break</b>;</td></tr>
<tr><th id="2371">2371</th><td>  }</td></tr>
<tr><th id="2372">2372</th><td>  }</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="418Dst" title='Dst' data-type='const llvm::MachineOperand *' data-ref="418Dst">Dst</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="2375">2375</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="419Src0" title='Src0' data-type='const llvm::MachineOperand *' data-ref="419Src0">Src0</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="2376">2376</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="420Src0Mods" title='Src0Mods' data-type='const llvm::MachineOperand *' data-ref="420Src0Mods">Src0Mods</dfn> =</td></tr>
<tr><th id="2377">2377</th><td>    getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers);</td></tr>
<tr><th id="2378">2378</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="421Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="421Src1">Src1</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="2379">2379</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="422Src1Mods" title='Src1Mods' data-type='const llvm::MachineOperand *' data-ref="422Src1Mods">Src1Mods</dfn> =</td></tr>
<tr><th id="2380">2380</th><td>    getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers);</td></tr>
<tr><th id="2381">2381</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="423Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="423Src2">Src2</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="2382">2382</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="424Clamp" title='Clamp' data-type='const llvm::MachineOperand *' data-ref="424Clamp">Clamp</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp);</td></tr>
<tr><th id="2383">2383</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="425Omod" title='Omod' data-type='const llvm::MachineOperand *' data-ref="425Omod">Omod</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod);</td></tr>
<tr><th id="2384">2384</th><td></td></tr>
<tr><th id="2385">2385</th><td>  <b>if</b> (!Src0Mods &amp;&amp; !Src1Mods &amp;&amp; !Clamp &amp;&amp; !Omod &amp;&amp;</td></tr>
<tr><th id="2386">2386</th><td>      <i>// If we have an SGPR input, we will violate the constant bus restriction.</i></td></tr>
<tr><th id="2387">2387</th><td>      (ST.getConstantBusLimit(Opc) &gt; <var>1</var> ||</td></tr>
<tr><th id="2388">2388</th><td>       !Src0-&gt;isReg() ||</td></tr>
<tr><th id="2389">2389</th><td>       !RI.isSGPRReg(MBB-&gt;getParent()-&gt;getRegInfo(), Src0-&gt;getReg()))) {</td></tr>
<tr><th id="2390">2390</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col6 decl" id="426Imm" title='Imm' data-type='long' data-ref="426Imm"><a class="local col6 ref" href="#426Imm" title='Imm' data-ref="426Imm">Imm</a></dfn> = <a class="tu ref" href="#_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-use='c' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</a>(<a class="local col3 ref" href="#423Src2" title='Src2' data-ref="423Src2">Src2</a>)) {</td></tr>
<tr><th id="2391">2391</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="427NewOpc" title='NewOpc' data-type='unsigned int' data-ref="427NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="2392">2392</th><td>         IsFMA ? (IsF16 ? AMDGPU::<span class='error' title="no member named &apos;V_FMAAK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAAK_F16</span> : AMDGPU::<span class='error' title="no member named &apos;V_FMAAK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAAK_F32</span>)</td></tr>
<tr><th id="2393">2393</th><td>               : (IsF16 ? AMDGPU::<span class='error' title="no member named &apos;V_MADAK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADAK_F16</span> : AMDGPU::<span class='error' title="no member named &apos;V_MADAK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADAK_F32</span>);</td></tr>
<tr><th id="2394">2394</th><td>      <b>if</b> (pseudoToMCOpcode(NewOpc) != -<var>1</var>)</td></tr>
<tr><th id="2395">2395</th><td>        <b>return</b> BuildMI(*MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="2396">2396</th><td>                 .add(*Dst)</td></tr>
<tr><th id="2397">2397</th><td>                 .add(*Src0)</td></tr>
<tr><th id="2398">2398</th><td>                 .add(*Src1)</td></tr>
<tr><th id="2399">2399</th><td>                 .addImm(Imm);</td></tr>
<tr><th id="2400">2400</th><td>    }</td></tr>
<tr><th id="2401">2401</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="428NewOpc" title='NewOpc' data-type='unsigned int' data-ref="428NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="2402">2402</th><td>      IsFMA ? (IsF16 ? AMDGPU::<span class='error' title="no member named &apos;V_FMAMK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAMK_F16</span> : AMDGPU::<span class='error' title="no member named &apos;V_FMAMK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAMK_F32</span>)</td></tr>
<tr><th id="2403">2403</th><td>            : (IsF16 ? AMDGPU::<span class='error' title="no member named &apos;V_MADMK_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADMK_F16</span> : AMDGPU::<span class='error' title="no member named &apos;V_MADMK_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MADMK_F32</span>);</td></tr>
<tr><th id="2404">2404</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col9 decl" id="429Imm" title='Imm' data-type='long' data-ref="429Imm"><a class="local col9 ref" href="#429Imm" title='Imm' data-ref="429Imm">Imm</a></dfn> = <a class="tu ref" href="#_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-use='c' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</a>(<a class="local col1 ref" href="#421Src1" title='Src1' data-ref="421Src1">Src1</a>)) {</td></tr>
<tr><th id="2405">2405</th><td>      <b>if</b> (pseudoToMCOpcode(NewOpc) != -<var>1</var>)</td></tr>
<tr><th id="2406">2406</th><td>        <b>return</b> BuildMI(*MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="2407">2407</th><td>                 .add(*Dst)</td></tr>
<tr><th id="2408">2408</th><td>                 .add(*Src0)</td></tr>
<tr><th id="2409">2409</th><td>                 .addImm(Imm)</td></tr>
<tr><th id="2410">2410</th><td>                 .add(*Src2);</td></tr>
<tr><th id="2411">2411</th><td>    }</td></tr>
<tr><th id="2412">2412</th><td>    <b>if</b> (<em>auto</em> <dfn class="local col0 decl" id="430Imm" title='Imm' data-type='long' data-ref="430Imm"><a class="local col0 ref" href="#430Imm" title='Imm' data-ref="430Imm">Imm</a></dfn> = <a class="tu ref" href="#_ZL14getFoldableImmPKN4llvm14MachineOperandE" title='getFoldableImm' data-use='c' data-ref="_ZL14getFoldableImmPKN4llvm14MachineOperandE">getFoldableImm</a>(<a class="local col9 ref" href="#419Src0" title='Src0' data-ref="419Src0">Src0</a>)) {</td></tr>
<tr><th id="2413">2413</th><td>      <b>if</b> (pseudoToMCOpcode(NewOpc) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="2414">2414</th><td>          isOperandLegal(MI, AMDGPU::getNamedOperandIdx(NewOpc,</td></tr>
<tr><th id="2415">2415</th><td>                           AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0), Src1))</td></tr>
<tr><th id="2416">2416</th><td>        <b>return</b> BuildMI(*MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="2417">2417</th><td>                 .add(*Dst)</td></tr>
<tr><th id="2418">2418</th><td>                 .add(*Src1)</td></tr>
<tr><th id="2419">2419</th><td>                 .addImm(Imm)</td></tr>
<tr><th id="2420">2420</th><td>                 .add(*Src2);</td></tr>
<tr><th id="2421">2421</th><td>    }</td></tr>
<tr><th id="2422">2422</th><td>  }</td></tr>
<tr><th id="2423">2423</th><td></td></tr>
<tr><th id="2424">2424</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="431NewOpc" title='NewOpc' data-type='unsigned int' data-ref="431NewOpc">NewOpc</dfn> = IsFMA ? (IsF16 ? AMDGPU::<span class='error' title="no member named &apos;V_FMA_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F16</span> : AMDGPU::<span class='error' title="no member named &apos;V_FMA_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F32</span>)</td></tr>
<tr><th id="2425">2425</th><td>                          : (IsF16 ? AMDGPU::<span class='error' title="no member named &apos;V_MAD_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F16</span> : AMDGPU::<span class='error' title="no member named &apos;V_MAD_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F32</span>);</td></tr>
<tr><th id="2426">2426</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col1 ref" href="#431NewOpc" title='NewOpc' data-ref="431NewOpc">NewOpc</a>) == -<var>1</var>)</td></tr>
<tr><th id="2427">2427</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td>  <b>return</b> BuildMI(*MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="2430">2430</th><td>      .add(*Dst)</td></tr>
<tr><th id="2431">2431</th><td>      .addImm(Src0Mods ? Src0Mods-&gt;getImm() : <var>0</var>)</td></tr>
<tr><th id="2432">2432</th><td>      .add(*Src0)</td></tr>
<tr><th id="2433">2433</th><td>      .addImm(Src1Mods ? Src1Mods-&gt;getImm() : <var>0</var>)</td></tr>
<tr><th id="2434">2434</th><td>      .add(*Src1)</td></tr>
<tr><th id="2435">2435</th><td>      .addImm(<var>0</var>) <i>// Src mods</i></td></tr>
<tr><th id="2436">2436</th><td>      .add(*Src2)</td></tr>
<tr><th id="2437">2437</th><td>      .addImm(Clamp ? Clamp-&gt;getImm() : <var>0</var>)</td></tr>
<tr><th id="2438">2438</th><td>      .addImm(Omod ? Omod-&gt;getImm() : <var>0</var>);</td></tr>
<tr><th id="2439">2439</th><td>}</td></tr>
<tr><th id="2440">2440</th><td></td></tr>
<tr><th id="2441">2441</th><td><i  data-doc="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">// It's not generally safe to move VALU instructions across these since it will</i></td></tr>
<tr><th id="2442">2442</th><td><i  data-doc="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">// start using the register as a base index rather than directly.</i></td></tr>
<tr><th id="2443">2443</th><td><i  data-doc="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">// XXX - Why isn't hasSideEffects sufficient for these?</i></td></tr>
<tr><th id="2444">2444</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE" title='changesVGPRIndexingMode' data-type='bool changesVGPRIndexingMode(const llvm::MachineInstr &amp; MI)' data-ref="_ZL23changesVGPRIndexingModeRKN4llvm12MachineInstrE">changesVGPRIndexingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="432MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="432MI">MI</dfn>) {</td></tr>
<tr><th id="2445">2445</th><td>  <b>switch</b> (<a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2446">2446</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_ON&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_ON</span>:</td></tr>
<tr><th id="2447">2447</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_MODE&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_MODE</span>:</td></tr>
<tr><th id="2448">2448</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SET_GPR_IDX_OFF&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SET_GPR_IDX_OFF</span>:</td></tr>
<tr><th id="2449">2449</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2450">2450</th><td>  <b>default</b>:</td></tr>
<tr><th id="2451">2451</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2452">2452</th><td>  }</td></tr>
<tr><th id="2453">2453</th><td>}</td></tr>
<tr><th id="2454">2454</th><td></td></tr>
<tr><th id="2455">2455</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="433MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="433MI">MI</dfn>,</td></tr>
<tr><th id="2456">2456</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="434MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="434MBB">MBB</dfn>,</td></tr>
<tr><th id="2457">2457</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="435MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="435MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2458">2458</th><td>  <i>// XXX - Do we want the SP check in the base implementation?</i></td></tr>
<tr><th id="2459">2459</th><td><i></i></td></tr>
<tr><th id="2460">2460</th><td><i>  // Target-independent instructions do not have an implicit-use of EXEC, even</i></td></tr>
<tr><th id="2461">2461</th><td><i>  // when they operate on VGPRs. Treating EXEC modifications as scheduling</i></td></tr>
<tr><th id="2462">2462</th><td><i>  // boundaries prevents incorrect movements of such instructions.</i></td></tr>
<tr><th id="2463">2463</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">isSchedulingBoundary</span>(MI, MBB, MF) ||</td></tr>
<tr><th id="2464">2464</th><td>         MI.modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, &amp;RI) ||</td></tr>
<tr><th id="2465">2465</th><td>         MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_IMM32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_IMM32_B32</span> ||</td></tr>
<tr><th id="2466">2466</th><td>         MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_B32</span> ||</td></tr>
<tr><th id="2467">2467</th><td>         changesVGPRIndexingMode(MI);</td></tr>
<tr><th id="2468">2468</th><td>}</td></tr>
<tr><th id="2469">2469</th><td></td></tr>
<tr><th id="2470">2470</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" title='llvm::SIInstrInfo::isAlwaysGDS' data-ref="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt">isAlwaysGDS</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="436Opcode" title='Opcode' data-type='uint16_t' data-ref="436Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2471">2471</th><td>  <b>return</b> Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_ORDERED_COUNT&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_ORDERED_COUNT</span> ||</td></tr>
<tr><th id="2472">2472</th><td>         Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_INIT&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_INIT</span> ||</td></tr>
<tr><th id="2473">2473</th><td>         Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_V&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_V</span> ||</td></tr>
<tr><th id="2474">2474</th><td>         Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_BR&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_BR</span> ||</td></tr>
<tr><th id="2475">2475</th><td>         Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_P&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_P</span> ||</td></tr>
<tr><th id="2476">2476</th><td>         Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_RELEASE_ALL&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_RELEASE_ALL</span> ||</td></tr>
<tr><th id="2477">2477</th><td>         Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_BARRIER&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_BARRIER</span>;</td></tr>
<tr><th id="2478">2478</th><td>}</td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty' data-ref="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE">hasUnwantedEffectsWhenEXECEmpty</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="437MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="437MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2481">2481</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="438Opcode" title='Opcode' data-type='unsigned int' data-ref="438Opcode">Opcode</dfn> = <a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2482">2482</th><td></td></tr>
<tr><th id="2483">2483</th><td>  <b>if</b> (<a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>))</td></tr>
<tr><th id="2484">2484</th><td>    <b>return</b> <b>true</b>; <i>// scalar store or atomic</i></td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>  <i>// This will terminate the function when other lanes may need to continue.</i></td></tr>
<tr><th id="2487">2487</th><td>  <b>if</b> (<a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())</td></tr>
<tr><th id="2488">2488</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2489">2489</th><td></td></tr>
<tr><th id="2490">2490</th><td>  <i>// These instructions cause shader I/O that may cause hardware lockups</i></td></tr>
<tr><th id="2491">2491</th><td><i>  // when executed with an empty EXEC mask.</i></td></tr>
<tr><th id="2492">2492</th><td><i>  //</i></td></tr>
<tr><th id="2493">2493</th><td><i>  // Note: exp with VM = DONE = 0 is automatically skipped by hardware when</i></td></tr>
<tr><th id="2494">2494</th><td><i>  //       EXEC = 0, but checking for that case here seems not worth it</i></td></tr>
<tr><th id="2495">2495</th><td><i>  //       given the typical code patterns.</i></td></tr>
<tr><th id="2496">2496</th><td>  <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SENDMSG&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SENDMSG</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SENDMSGHALT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SENDMSGHALT</span> ||</td></tr>
<tr><th id="2497">2497</th><td>      Opcode == AMDGPU::<span class='error' title="no member named &apos;EXP&apos; in namespace &apos;llvm::AMDGPU&apos;">EXP</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;EXP_DONE&apos; in namespace &apos;llvm::AMDGPU&apos;">EXP_DONE</span> ||</td></tr>
<tr><th id="2498">2498</th><td>      Opcode == AMDGPU::<span class='error' title="no member named &apos;DS_ORDERED_COUNT&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_ORDERED_COUNT</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;S_TRAP&apos; in namespace &apos;llvm::AMDGPU&apos;">S_TRAP</span>)</td></tr>
<tr><th id="2499">2499</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2500">2500</th><td></td></tr>
<tr><th id="2501">2501</th><td>  <b>if</b> (<a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="2502">2502</th><td>    <b>return</b> <b>true</b>; <i>// conservative assumption</i></td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td>  <i>// These are like SALU instructions in terms of effects, so it's questionable</i></td></tr>
<tr><th id="2505">2505</th><td><i>  // whether we should return true for those.</i></td></tr>
<tr><th id="2506">2506</th><td><i>  //</i></td></tr>
<tr><th id="2507">2507</th><td><i>  // However, executing them with EXEC = 0 causes them to operate on undefined</i></td></tr>
<tr><th id="2508">2508</th><td><i>  // data, which we avoid by returning true here.</i></td></tr>
<tr><th id="2509">2509</th><td>  <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32</span>)</td></tr>
<tr><th id="2510">2510</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2513">2513</th><td>}</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayReadEXEC' data-ref="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">mayReadEXEC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="439MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="439MRI">MRI</dfn>,</td></tr>
<tr><th id="2516">2516</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="440MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="440MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2517">2517</th><td>  <b>if</b> (<a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>())</td></tr>
<tr><th id="2518">2518</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
<tr><th id="2520">2520</th><td>  <i>// This won't read exec if this is an SGPR-&gt;SGPR copy.</i></td></tr>
<tr><th id="2521">2521</th><td>  <b>if</b> (<a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>()) {</td></tr>
<tr><th id="2522">2522</th><td>    <b>if</b> (!RI.isSGPRReg(MRI, MI.getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="2523">2523</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td>    <i>// Make sure this isn't copying exec as a normal operand</i></td></tr>
<tr><th id="2526">2526</th><td>    <b>return</b> MI.readsRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, &amp;RI);</td></tr>
<tr><th id="2527">2527</th><td>  }</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>  <i>// Make a conservative assumption about the callee.</i></td></tr>
<tr><th id="2530">2530</th><td>  <b>if</b> (<a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="2531">2531</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2532">2532</th><td></td></tr>
<tr><th id="2533">2533</th><td>  <i>// Be conservative with any unhandled generic opcodes.</i></td></tr>
<tr><th id="2534">2534</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isTargetSpecificOpcodeEj" title='llvm::isTargetSpecificOpcode' data-ref="_ZN4llvm22isTargetSpecificOpcodeEj">isTargetSpecificOpcode</a>(<a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="2535">2535</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2536">2536</th><td></td></tr>
<tr><th id="2537">2537</th><td>  <b>return</b> !isSALU(MI) || MI.readsRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, &amp;RI);</td></tr>
<tr><th id="2538">2538</th><td>}</td></tr>
<tr><th id="2539">2539</th><td></td></tr>
<tr><th id="2540">2540</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col1 decl" id="441Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="441Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="2541">2541</th><td>  <b>switch</b> (<a class="local col1 ref" href="#441Imm" title='Imm' data-ref="441Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>()) {</td></tr>
<tr><th id="2542">2542</th><td>  <b>case</b> <var>1</var>: <i>// This likely will be a condition code mask.</i></td></tr>
<tr><th id="2543">2543</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2544">2544</th><td></td></tr>
<tr><th id="2545">2545</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2546">2546</th><td>    <b>return</b> AMDGPU::isInlinableLiteral32(Imm.getSExtValue(),</td></tr>
<tr><th id="2547">2547</th><td>                                        <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm());</td></tr>
<tr><th id="2548">2548</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2549">2549</th><td>    <b>return</b> AMDGPU::isInlinableLiteral64(Imm.getSExtValue(),</td></tr>
<tr><th id="2550">2550</th><td>                                        <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm());</td></tr>
<tr><th id="2551">2551</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2552">2552</th><td>    <b>return</b> <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.has16BitInsts() &amp;&amp;</td></tr>
<tr><th id="2553">2553</th><td>           AMDGPU::isInlinableLiteral16(Imm.getSExtValue(),</td></tr>
<tr><th id="2554">2554</th><td>                                        <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm());</td></tr>
<tr><th id="2555">2555</th><td>  <b>default</b>:</td></tr>
<tr><th id="2556">2556</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid bitwidth&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2556)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid bitwidth"</q>);</td></tr>
<tr><th id="2557">2557</th><td>  }</td></tr>
<tr><th id="2558">2558</th><td>}</td></tr>
<tr><th id="2559">2559</th><td></td></tr>
<tr><th id="2560">2560</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="442MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="442MO">MO</dfn>,</td></tr>
<tr><th id="2561">2561</th><td>                                   <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="443OperandType" title='OperandType' data-type='uint8_t' data-ref="443OperandType">OperandType</dfn>) <em>const</em> {</td></tr>
<tr><th id="2562">2562</th><td>  <b>if</b> (!<a class="local col2 ref" href="#442MO" title='MO' data-ref="442MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="2563">2563</th><td>      <a class="local col3 ref" href="#443OperandType" title='OperandType' data-ref="443OperandType">OperandType</a> &lt; <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST">OPERAND_SRC_FIRST</a> ||</td></tr>
<tr><th id="2564">2564</th><td>      <a class="local col3 ref" href="#443OperandType" title='OperandType' data-ref="443OperandType">OperandType</a> &gt; <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_SRC_LAST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_LAST">OPERAND_SRC_LAST</a>)</td></tr>
<tr><th id="2565">2565</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2566">2566</th><td></td></tr>
<tr><th id="2567">2567</th><td>  <i>// MachineOperand provides no way to tell the true operand size, since it only</i></td></tr>
<tr><th id="2568">2568</th><td><i>  // records a 64-bit value. We need to know the size to determine if a 32-bit</i></td></tr>
<tr><th id="2569">2569</th><td><i>  // floating point immediate bit pattern is legal for an integer immediate. It</i></td></tr>
<tr><th id="2570">2570</th><td><i>  // would be for any 32-bit integer operand, but would not be for a 64-bit one.</i></td></tr>
<tr><th id="2571">2571</th><td></td></tr>
<tr><th id="2572">2572</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="444Imm" title='Imm' data-type='int64_t' data-ref="444Imm">Imm</dfn> = <a class="local col2 ref" href="#442MO" title='MO' data-ref="442MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2573">2573</th><td>  <b>switch</b> (<a class="local col3 ref" href="#443OperandType" title='OperandType' data-ref="443OperandType">OperandType</a>) {</td></tr>
<tr><th id="2574">2574</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>:</td></tr>
<tr><th id="2575">2575</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="2576">2576</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</a>:</td></tr>
<tr><th id="2577">2577</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>: {</td></tr>
<tr><th id="2578">2578</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col5 decl" id="445Trunc" title='Trunc' data-type='int32_t' data-ref="445Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col4 ref" href="#444Imm" title='Imm' data-ref="444Imm">Imm</a>);</td></tr>
<tr><th id="2579">2579</th><td>    <b>return</b> AMDGPU::isInlinableLiteral32(Trunc, <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm());</td></tr>
<tr><th id="2580">2580</th><td>  }</td></tr>
<tr><th id="2581">2581</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</a>:</td></tr>
<tr><th id="2582">2582</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</a>:</td></tr>
<tr><th id="2583">2583</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</a>:</td></tr>
<tr><th id="2584">2584</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="2585">2585</th><td>    <b>return</b> AMDGPU::isInlinableLiteral64(MO.getImm(),</td></tr>
<tr><th id="2586">2586</th><td>                                        <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm());</td></tr>
<tr><th id="2587">2587</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16">OPERAND_REG_IMM_INT16</a>:</td></tr>
<tr><th id="2588">2588</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</a>:</td></tr>
<tr><th id="2589">2589</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>:</td></tr>
<tr><th id="2590">2590</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>: {</td></tr>
<tr><th id="2591">2591</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#444Imm" title='Imm' data-ref="444Imm">Imm</a>) || <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#444Imm" title='Imm' data-ref="444Imm">Imm</a>)) {</td></tr>
<tr><th id="2592">2592</th><td>      <i>// A few special case instructions have 16-bit operands on subtargets</i></td></tr>
<tr><th id="2593">2593</th><td><i>      // where 16-bit instructions are not legal.</i></td></tr>
<tr><th id="2594">2594</th><td><i>      // TODO: Do the 32-bit immediates work? We shouldn't really need to handle</i></td></tr>
<tr><th id="2595">2595</th><td><i>      // constants in these cases</i></td></tr>
<tr><th id="2596">2596</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col6 decl" id="446Trunc" title='Trunc' data-type='int16_t' data-ref="446Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt;(<a class="local col4 ref" href="#444Imm" title='Imm' data-ref="444Imm">Imm</a>);</td></tr>
<tr><th id="2597">2597</th><td>      <b>return</b> <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.has16BitInsts() &amp;&amp;</td></tr>
<tr><th id="2598">2598</th><td>             AMDGPU::isInlinableLiteral16(Trunc, <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm());</td></tr>
<tr><th id="2599">2599</th><td>    }</td></tr>
<tr><th id="2600">2600</th><td></td></tr>
<tr><th id="2601">2601</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2602">2602</th><td>  }</td></tr>
<tr><th id="2603">2603</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>:</td></tr>
<tr><th id="2604">2604</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</a>:</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>:</td></tr>
<tr><th id="2606">2606</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</a>: {</td></tr>
<tr><th id="2607">2607</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="447Trunc" title='Trunc' data-type='uint32_t' data-ref="447Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col4 ref" href="#444Imm" title='Imm' data-ref="444Imm">Imm</a>);</td></tr>
<tr><th id="2608">2608</th><td>    <b>return</b> AMDGPU::isInlinableLiteralV216(Trunc, <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm());</td></tr>
<tr><th id="2609">2609</th><td>  }</td></tr>
<tr><th id="2610">2610</th><td>  <b>default</b>:</td></tr>
<tr><th id="2611">2611</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid bitwidth&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2611)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid bitwidth"</q>);</td></tr>
<tr><th id="2612">2612</th><td>  }</td></tr>
<tr><th id="2613">2613</th><td>}</td></tr>
<tr><th id="2614">2614</th><td></td></tr>
<tr><th id="2615">2615</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="448MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="448MO">MO</dfn>,</td></tr>
<tr><th id="2616">2616</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col9 decl" id="449OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="449OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="2617">2617</th><td>  <b>switch</b> (<a class="local col8 ref" href="#448MO" title='MO' data-ref="448MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="2618">2618</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="2619">2619</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2620">2620</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="2621">2621</th><td>    <b>return</b> !<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</a>(<a class="local col8 ref" href="#448MO" title='MO' data-ref="448MO">MO</a>, <a class="local col9 ref" href="#449OpInfo" title='OpInfo' data-ref="449OpInfo">OpInfo</a>);</td></tr>
<tr><th id="2622">2622</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_FrameIndex" title='llvm::MachineOperand::MachineOperandType::MO_FrameIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_FrameIndex">MO_FrameIndex</a>:</td></tr>
<tr><th id="2623">2623</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="2624">2624</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="2625">2625</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="2626">2626</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MCSymbol" title='llvm::MachineOperand::MachineOperandType::MO_MCSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_MCSymbol">MO_MCSymbol</a>:</td></tr>
<tr><th id="2627">2627</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2628">2628</th><td>  <b>default</b>:</td></tr>
<tr><th id="2629">2629</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected operand type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2629)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected operand type"</q>);</td></tr>
<tr><th id="2630">2630</th><td>  }</td></tr>
<tr><th id="2631">2631</th><td>}</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" title='compareMachineOp' data-type='bool compareMachineOp(const llvm::MachineOperand &amp; Op0, const llvm::MachineOperand &amp; Op1)' data-ref="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_">compareMachineOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="450Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="450Op0">Op0</dfn>,</td></tr>
<tr><th id="2634">2634</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="451Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="451Op1">Op1</dfn>) {</td></tr>
<tr><th id="2635">2635</th><td>  <b>if</b> (<a class="local col0 ref" href="#450Op0" title='Op0' data-ref="450Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="local col1 ref" href="#451Op1" title='Op1' data-ref="451Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>())</td></tr>
<tr><th id="2636">2636</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2637">2637</th><td></td></tr>
<tr><th id="2638">2638</th><td>  <b>switch</b> (<a class="local col0 ref" href="#450Op0" title='Op0' data-ref="450Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="2639">2639</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="2640">2640</th><td>    <b>return</b> <a class="local col0 ref" href="#450Op0" title='Op0' data-ref="450Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col1 ref" href="#451Op1" title='Op1' data-ref="451Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2641">2641</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="2642">2642</th><td>    <b>return</b> <a class="local col0 ref" href="#450Op0" title='Op0' data-ref="450Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col1 ref" href="#451Op1" title='Op1' data-ref="451Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2643">2643</th><td>  <b>default</b>:</td></tr>
<tr><th id="2644">2644</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Didn&apos;t expect to be comparing these operand types&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2644)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Didn't expect to be comparing these operand types"</q>);</td></tr>
<tr><th id="2645">2645</th><td>  }</td></tr>
<tr><th id="2646">2646</th><td>}</td></tr>
<tr><th id="2647">2647</th><td></td></tr>
<tr><th id="2648">2648</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="452MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="452MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="453OpNo" title='OpNo' data-type='unsigned int' data-ref="453OpNo">OpNo</dfn>,</td></tr>
<tr><th id="2649">2649</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="454MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="454MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="2650">2650</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="455InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="455InstDesc">InstDesc</dfn> = <a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2651">2651</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col6 decl" id="456OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="456OpInfo">OpInfo</dfn> = <a class="local col5 ref" href="#455InstDesc" title='InstDesc' data-ref="455InstDesc">InstDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#453OpNo" title='OpNo' data-ref="453OpNo">OpNo</a>];</td></tr>
<tr><th id="2652">2652</th><td></td></tr>
<tr><th id="2653">2653</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() || MO.isTargetIndex() || MO.isFI()) ? void (0) : __assert_fail (&quot;MO.isImm() || MO.isTargetIndex() || MO.isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2653, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#454MO" title='MO' data-ref="454MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col4 ref" href="#454MO" title='MO' data-ref="454MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>() || <a class="local col4 ref" href="#454MO" title='MO' data-ref="454MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="2654">2654</th><td></td></tr>
<tr><th id="2655">2655</th><td>  <b>if</b> (<a class="local col6 ref" href="#456OpInfo" title='OpInfo' data-ref="456OpInfo">OpInfo</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> == <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_IMMEDIATE" title='llvm::MCOI::OperandType::OPERAND_IMMEDIATE' data-ref="llvm::MCOI::OperandType::OPERAND_IMMEDIATE">OPERAND_IMMEDIATE</a>)</td></tr>
<tr><th id="2656">2656</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2657">2657</th><td></td></tr>
<tr><th id="2658">2658</th><td>  <b>if</b> (<a class="local col6 ref" href="#456OpInfo" title='OpInfo' data-ref="456OpInfo">OpInfo</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2659">2659</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2660">2660</th><td></td></tr>
<tr><th id="2661">2661</th><td>  <b>if</b> (MO.isImm() &amp;&amp; isInlineConstant(MO, OpInfo))</td></tr>
<tr><th id="2662">2662</th><td>    <b>return</b> RI.opCanUseInlineConstant(OpInfo.OperandType);</td></tr>
<tr><th id="2663">2663</th><td></td></tr>
<tr><th id="2664">2664</th><td>  <b>if</b> (!RI.opCanUseLiteralConstant(OpInfo.OperandType))</td></tr>
<tr><th id="2665">2665</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td>  <b>if</b> (!<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>) || !<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</a>(<a class="local col5 ref" href="#455InstDesc" title='InstDesc' data-ref="455InstDesc">InstDesc</a>, <a class="local col3 ref" href="#453OpNo" title='OpNo' data-ref="453OpNo">OpNo</a>))</td></tr>
<tr><th id="2668">2668</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2669">2669</th><td></td></tr>
<tr><th id="2670">2670</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="457MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="457MF">MF</dfn> = <a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2671">2671</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="458ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="458ST">ST</dfn> = <a class="local col7 ref" href="#457MF" title='MF' data-ref="457MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="2672">2672</th><td>  <b>return</b> <a class="local col8 ref" href="#458ST" title='ST' data-ref="458ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>();</td></tr>
<tr><th id="2673">2673</th><td>}</td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="459Opcode" title='Opcode' data-type='unsigned int' data-ref="459Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2676">2676</th><td>  <em>int</em> <dfn class="local col0 decl" id="460Op32" title='Op32' data-type='int' data-ref="460Op32">Op32</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col9 ref" href="#459Opcode" title='Opcode' data-ref="459Opcode">Opcode</a>);</td></tr>
<tr><th id="2677">2677</th><td>  <b>if</b> (<a class="local col0 ref" href="#460Op32" title='Op32' data-ref="460Op32">Op32</a> == -<var>1</var>)</td></tr>
<tr><th id="2678">2678</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2679">2679</th><td></td></tr>
<tr><th id="2680">2680</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col0 ref" href="#460Op32" title='Op32' data-ref="460Op32">Op32</a>) != -<var>1</var>;</td></tr>
<tr><th id="2681">2681</th><td>}</td></tr>
<tr><th id="2682">2682</th><td></td></tr>
<tr><th id="2683">2683</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12hasModifiersEj" title='llvm::SIInstrInfo::hasModifiers' data-ref="_ZNK4llvm11SIInstrInfo12hasModifiersEj">hasModifiers</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="461Opcode" title='Opcode' data-type='unsigned int' data-ref="461Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2684">2684</th><td>  <i>// The src0_modifier operand is present on all instructions</i></td></tr>
<tr><th id="2685">2685</th><td><i>  // that have modifiers.</i></td></tr>
<tr><th id="2686">2686</th><td></td></tr>
<tr><th id="2687">2687</th><td>  <b>return</b> AMDGPU::getNamedOperandIdx(Opcode,</td></tr>
<tr><th id="2688">2688</th><td>                                    AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers) != -<var>1</var>;</td></tr>
<tr><th id="2689">2689</th><td>}</td></tr>
<tr><th id="2690">2690</th><td></td></tr>
<tr><th id="2691">2691</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="462MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="462MI">MI</dfn>,</td></tr>
<tr><th id="2692">2692</th><td>                                  <em>unsigned</em> <dfn class="local col3 decl" id="463OpName" title='OpName' data-type='unsigned int' data-ref="463OpName">OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="2693">2693</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="464Mods" title='Mods' data-type='const llvm::MachineOperand *' data-ref="464Mods">Mods</dfn> = <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>, <a class="local col3 ref" href="#463OpName" title='OpName' data-ref="463OpName">OpName</a>);</td></tr>
<tr><th id="2694">2694</th><td>  <b>return</b> <a class="local col4 ref" href="#464Mods" title='Mods' data-ref="464Mods">Mods</a> &amp;&amp; <a class="local col4 ref" href="#464Mods" title='Mods' data-ref="464Mods">Mods</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2695">2695</th><td>}</td></tr>
<tr><th id="2696">2696</th><td></td></tr>
<tr><th id="2697">2697</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasAnyModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE">hasAnyModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="465MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="465MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2698">2698</th><td>  <b>return</b> hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers) ||</td></tr>
<tr><th id="2699">2699</th><td>         hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers) ||</td></tr>
<tr><th id="2700">2700</th><td>         hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2_modifiers) ||</td></tr>
<tr><th id="2701">2701</th><td>         hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp) ||</td></tr>
<tr><th id="2702">2702</th><td>         hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod);</td></tr>
<tr><th id="2703">2703</th><td>}</td></tr>
<tr><th id="2704">2704</th><td></td></tr>
<tr><th id="2705">2705</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::canShrink' data-ref="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">canShrink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="466MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="466MI">MI</dfn>,</td></tr>
<tr><th id="2706">2706</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="467MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="467MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2707">2707</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="468Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="468Src2">Src2</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="2708">2708</th><td>  <i>// Can't shrink instruction with three operands.</i></td></tr>
<tr><th id="2709">2709</th><td><i>  // FIXME: v_cndmask_b32 has 3 operands and is shrinkable, but we need to add</i></td></tr>
<tr><th id="2710">2710</th><td><i>  // a special case for it.  It can only be shrunk if the third operand</i></td></tr>
<tr><th id="2711">2711</th><td><i>  // is vcc, and src0_modifiers and src1_modifiers are not set.</i></td></tr>
<tr><th id="2712">2712</th><td><i>  // We should handle this the same way we handle vopc, by addding</i></td></tr>
<tr><th id="2713">2713</th><td><i>  // a register allocation hint pre-regalloc and then do the shrinking</i></td></tr>
<tr><th id="2714">2714</th><td><i>  // post-regalloc.</i></td></tr>
<tr><th id="2715">2715</th><td>  <b>if</b> (<a class="local col8 ref" href="#468Src2" title='Src2' data-ref="468Src2">Src2</a>) {</td></tr>
<tr><th id="2716">2716</th><td>    <b>switch</b> (<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2717">2717</th><td>      <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2718">2718</th><td></td></tr>
<tr><th id="2719">2719</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ADDC_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADDC_U32_e64</span>:</td></tr>
<tr><th id="2720">2720</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_SUBB_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUBB_U32_e64</span>:</td></tr>
<tr><th id="2721">2721</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_SUBBREV_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUBBREV_U32_e64</span>: {</td></tr>
<tr><th id="2722">2722</th><td>        <em>const</em> MachineOperand *Src1</td></tr>
<tr><th id="2723">2723</th><td>          = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="2724">2724</th><td>        <b>if</b> (!Src1-&gt;isReg() || !RI.isVGPR(MRI, Src1-&gt;getReg()))</td></tr>
<tr><th id="2725">2725</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2726">2726</th><td>        <i>// Additional verification is needed for sdst/src2.</i></td></tr>
<tr><th id="2727">2727</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2728">2728</th><td>      }</td></tr>
<tr><th id="2729">2729</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span>:</td></tr>
<tr><th id="2730">2730</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64</span>:</td></tr>
<tr><th id="2731">2731</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span>:</td></tr>
<tr><th id="2732">2732</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64</span>:</td></tr>
<tr><th id="2733">2733</th><td>        <b>if</b> (!Src2-&gt;isReg() || !RI.isVGPR(MRI, Src2-&gt;getReg()) ||</td></tr>
<tr><th id="2734">2734</th><td>            hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2_modifiers))</td></tr>
<tr><th id="2735">2735</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2736">2736</th><td>        <b>break</b>;</td></tr>
<tr><th id="2737">2737</th><td></td></tr>
<tr><th id="2738">2738</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>:</td></tr>
<tr><th id="2739">2739</th><td>        <b>break</b>;</td></tr>
<tr><th id="2740">2740</th><td>    }</td></tr>
<tr><th id="2741">2741</th><td>  }</td></tr>
<tr><th id="2742">2742</th><td></td></tr>
<tr><th id="2743">2743</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="469Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="469Src1">Src1</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="2744">2744</th><td>  <b>if</b> (Src1 &amp;&amp; (!Src1-&gt;isReg() || !RI.isVGPR(MRI, Src1-&gt;getReg()) ||</td></tr>
<tr><th id="2745">2745</th><td>               hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers)))</td></tr>
<tr><th id="2746">2746</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2747">2747</th><td></td></tr>
<tr><th id="2748">2748</th><td>  <i>// We don't need to check src0, all input types are legal, so just make sure</i></td></tr>
<tr><th id="2749">2749</th><td><i>  // src0 isn't using any modifiers.</i></td></tr>
<tr><th id="2750">2750</th><td>  <b>if</b> (hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers))</td></tr>
<tr><th id="2751">2751</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2752">2752</th><td></td></tr>
<tr><th id="2753">2753</th><td>  <i>// Can it be shrunk to a valid 32 bit opcode?</i></td></tr>
<tr><th id="2754">2754</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</a>(<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="2755">2755</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2756">2756</th><td></td></tr>
<tr><th id="2757">2757</th><td>  <i>// Check output modifiers</i></td></tr>
<tr><th id="2758">2758</th><td>  <b>return</b> !hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod) &amp;&amp;</td></tr>
<tr><th id="2759">2759</th><td>         !hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp);</td></tr>
<tr><th id="2760">2760</th><td>}</td></tr>
<tr><th id="2761">2761</th><td></td></tr>
<tr><th id="2762">2762</th><td><i  data-doc="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">// Set VCC operand with all flags from \p Orig, except for setting it as</i></td></tr>
<tr><th id="2763">2763</th><td><i  data-doc="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">// implicit.</i></td></tr>
<tr><th id="2764">2764</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE" title='copyFlagsToImplicitVCC' data-type='void copyFlagsToImplicitVCC(llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; Orig)' data-ref="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">copyFlagsToImplicitVCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="470MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="470MI">MI</dfn>,</td></tr>
<tr><th id="2765">2765</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="471Orig" title='Orig' data-type='const llvm::MachineOperand &amp;' data-ref="471Orig">Orig</dfn>) {</td></tr>
<tr><th id="2766">2766</th><td></td></tr>
<tr><th id="2767">2767</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="472Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="472Use">Use</dfn> : <a class="local col0 ref" href="#470MI" title='MI' data-ref="470MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="2768">2768</th><td>    <b>if</b> (Use.isUse() &amp;&amp; Use.getReg() == AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>) {</td></tr>
<tr><th id="2769">2769</th><td>      <a class="local col2 ref" href="#472Use" title='Use' data-ref="472Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col1 ref" href="#471Orig" title='Orig' data-ref="471Orig">Orig</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="2770">2770</th><td>      <a class="local col2 ref" href="#472Use" title='Use' data-ref="472Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col1 ref" href="#471Orig" title='Orig' data-ref="471Orig">Orig</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="2771">2771</th><td>      <b>return</b>;</td></tr>
<tr><th id="2772">2772</th><td>    }</td></tr>
<tr><th id="2773">2773</th><td>  }</td></tr>
<tr><th id="2774">2774</th><td>}</td></tr>
<tr><th id="2775">2775</th><td></td></tr>
<tr><th id="2776">2776</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" title='llvm::SIInstrInfo::buildShrunkInst' data-ref="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj">buildShrunkInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="473MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="473MI">MI</dfn>,</td></tr>
<tr><th id="2777">2777</th><td>                                           <em>unsigned</em> <dfn class="local col4 decl" id="474Op32" title='Op32' data-type='unsigned int' data-ref="474Op32">Op32</dfn>) <em>const</em> {</td></tr>
<tr><th id="2778">2778</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="475MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="475MBB">MBB</dfn> = <a class="local col3 ref" href="#473MI" title='MI' data-ref="473MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();;</td></tr>
<tr><th id="2779">2779</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="476Inst32" title='Inst32' data-type='llvm::MachineInstrBuilder' data-ref="476Inst32">Inst32</dfn> =</td></tr>
<tr><th id="2780">2780</th><td>    BuildMI(*MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Op32));</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <i>// Add the dst operand if the 32-bit encoding also has an explicit $vdst.</i></td></tr>
<tr><th id="2783">2783</th><td><i>  // For VOPC instructions, this is replaced by an implicit def of vcc.</i></td></tr>
<tr><th id="2784">2784</th><td>  <em>int</em> <dfn class="local col7 decl" id="477Op32DstIdx" title='Op32DstIdx' data-type='int' data-ref="477Op32DstIdx">Op32DstIdx</dfn> = AMDGPU::getNamedOperandIdx(Op32, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="2785">2785</th><td>  <b>if</b> (<a class="local col7 ref" href="#477Op32DstIdx" title='Op32DstIdx' data-ref="477Op32DstIdx">Op32DstIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="2786">2786</th><td>    <i>// dst</i></td></tr>
<tr><th id="2787">2787</th><td>    <a class="local col6 ref" href="#476Inst32" title='Inst32' data-ref="476Inst32">Inst32</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#473MI" title='MI' data-ref="473MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2788">2788</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2789">2789</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).getReg() == AMDGPU::VCC &amp;&amp; &quot;Unexpected case&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(0).getReg() == AMDGPU::VCC &amp;&amp; \&quot;Unexpected case\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 2790, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>0</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span> &amp;&amp;</td></tr>
<tr><th id="2790">2790</th><td>           <q>"Unexpected case"</q>);</td></tr>
<tr><th id="2791">2791</th><td>  }</td></tr>
<tr><th id="2792">2792</th><td></td></tr>
<tr><th id="2793">2793</th><td>  Inst32.add(*getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0));</td></tr>
<tr><th id="2794">2794</th><td></td></tr>
<tr><th id="2795">2795</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="478Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="478Src1">Src1</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="2796">2796</th><td>  <b>if</b> (<a class="local col8 ref" href="#478Src1" title='Src1' data-ref="478Src1">Src1</a>)</td></tr>
<tr><th id="2797">2797</th><td>    <a class="local col6 ref" href="#476Inst32" title='Inst32' data-ref="476Inst32">Inst32</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#478Src1" title='Src1' data-ref="478Src1">Src1</a>);</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="479Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="479Src2">Src2</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="2800">2800</th><td></td></tr>
<tr><th id="2801">2801</th><td>  <b>if</b> (<a class="local col9 ref" href="#479Src2" title='Src2' data-ref="479Src2">Src2</a>) {</td></tr>
<tr><th id="2802">2802</th><td>    <em>int</em> <dfn class="local col0 decl" id="480Op32Src2Idx" title='Op32Src2Idx' data-type='int' data-ref="480Op32Src2Idx">Op32Src2Idx</dfn> = AMDGPU::getNamedOperandIdx(Op32, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="2803">2803</th><td>    <b>if</b> (<a class="local col0 ref" href="#480Op32Src2Idx" title='Op32Src2Idx' data-ref="480Op32Src2Idx">Op32Src2Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="2804">2804</th><td>      <a class="local col6 ref" href="#476Inst32" title='Inst32' data-ref="476Inst32">Inst32</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#479Src2" title='Src2' data-ref="479Src2">Src2</a>);</td></tr>
<tr><th id="2805">2805</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2806">2806</th><td>      <i>// In the case of V_CNDMASK_B32_e32, the explicit operand src2 is</i></td></tr>
<tr><th id="2807">2807</th><td><i>      // replaced with an implicit read of vcc. This was already added</i></td></tr>
<tr><th id="2808">2808</th><td><i>      // during the initial BuildMI, so find it to preserve the flags.</i></td></tr>
<tr><th id="2809">2809</th><td>      <a class="tu ref" href="#_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE" title='copyFlagsToImplicitVCC' data-use='c' data-ref="_ZL22copyFlagsToImplicitVCCRN4llvm12MachineInstrERKNS_14MachineOperandE">copyFlagsToImplicitVCC</a>(<span class='refarg'>*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#476Inst32" title='Inst32' data-ref="476Inst32">Inst32</a></span>, *<a class="local col9 ref" href="#479Src2" title='Src2' data-ref="479Src2">Src2</a>);</td></tr>
<tr><th id="2810">2810</th><td>    }</td></tr>
<tr><th id="2811">2811</th><td>  }</td></tr>
<tr><th id="2812">2812</th><td></td></tr>
<tr><th id="2813">2813</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#476Inst32" title='Inst32' data-ref="476Inst32">Inst32</a>;</td></tr>
<tr><th id="2814">2814</th><td>}</td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="481MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="481MRI">MRI</dfn>,</td></tr>
<tr><th id="2817">2817</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="482MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="482MO">MO</dfn>,</td></tr>
<tr><th id="2818">2818</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col3 decl" id="483OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="483OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="2819">2819</th><td>  <i>// Literal constants use the constant bus.</i></td></tr>
<tr><th id="2820">2820</th><td><i>  //if (isLiteralConstantLike(MO, OpInfo))</i></td></tr>
<tr><th id="2821">2821</th><td><i>  // return true;</i></td></tr>
<tr><th id="2822">2822</th><td>  <b>if</b> (<a class="local col2 ref" href="#482MO" title='MO' data-ref="482MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2823">2823</th><td>    <b>return</b> !<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</a>(<a class="local col2 ref" href="#482MO" title='MO' data-ref="482MO">MO</a>, <a class="local col3 ref" href="#483OpInfo" title='OpInfo' data-ref="483OpInfo">OpInfo</a>);</td></tr>
<tr><th id="2824">2824</th><td></td></tr>
<tr><th id="2825">2825</th><td>  <b>if</b> (!<a class="local col2 ref" href="#482MO" title='MO' data-ref="482MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2826">2826</th><td>    <b>return</b> <b>true</b>; <i>// Misc other operands like FrameIndex</i></td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td>  <b>if</b> (!<a class="local col2 ref" href="#482MO" title='MO' data-ref="482MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="2829">2829</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2830">2830</th><td></td></tr>
<tr><th id="2831">2831</th><td>  <b>if</b> (TargetRegisterInfo::isVirtualRegister(MO.getReg()))</td></tr>
<tr><th id="2832">2832</th><td>    <b>return</b> RI.isSGPRClass(MRI.getRegClass(MO.getReg()));</td></tr>
<tr><th id="2833">2833</th><td></td></tr>
<tr><th id="2834">2834</th><td>  <i>// Null is free</i></td></tr>
<tr><th id="2835">2835</th><td>  <b>if</b> (MO.getReg() == AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>)</td></tr>
<tr><th id="2836">2836</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2837">2837</th><td></td></tr>
<tr><th id="2838">2838</th><td>  <i>// SGPRs use the constant bus</i></td></tr>
<tr><th id="2839">2839</th><td>  <b>if</b> (<a class="local col2 ref" href="#482MO" title='MO' data-ref="482MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="2840">2840</th><td>    <b>return</b> MO.getReg() == AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span> ||</td></tr>
<tr><th id="2841">2841</th><td>           MO.getReg() == AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span> ||</td></tr>
<tr><th id="2842">2842</th><td>           MO.getReg() == AMDGPU::<span class='error' title="no member named &apos;VCC_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC_LO</span>;</td></tr>
<tr><th id="2843">2843</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2844">2844</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>.contains(MO.getReg()) ||</td></tr>
<tr><th id="2845">2845</th><td>           AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>.contains(MO.getReg());</td></tr>
<tr><th id="2846">2846</th><td>  }</td></tr>
<tr><th id="2847">2847</th><td>}</td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" title='findImplicitSGPRRead' data-type='unsigned int findImplicitSGPRRead(const llvm::MachineInstr &amp; MI)' data-ref="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE">findImplicitSGPRRead</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="484MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="484MI">MI</dfn>) {</td></tr>
<tr><th id="2850">2850</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="485MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="485MO">MO</dfn> : <a class="local col4 ref" href="#484MI" title='MI' data-ref="484MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZNK4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="2851">2851</th><td>    <i>// We only care about reads.</i></td></tr>
<tr><th id="2852">2852</th><td>    <b>if</b> (<a class="local col5 ref" href="#485MO" title='MO' data-ref="485MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="2853">2853</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2854">2854</th><td></td></tr>
<tr><th id="2855">2855</th><td>    <b>switch</b> (<a class="local col5 ref" href="#485MO" title='MO' data-ref="485MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="2856">2856</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>:</td></tr>
<tr><th id="2857">2857</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>:</td></tr>
<tr><th id="2858">2858</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR</span>:</td></tr>
<tr><th id="2859">2859</th><td>      <b>return</b> MO.getReg();</td></tr>
<tr><th id="2860">2860</th><td></td></tr>
<tr><th id="2861">2861</th><td>    <b>default</b>:</td></tr>
<tr><th id="2862">2862</th><td>      <b>break</b>;</td></tr>
<tr><th id="2863">2863</th><td>    }</td></tr>
<tr><th id="2864">2864</th><td>  }</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="2867">2867</th><td>}</td></tr>
<tr><th id="2868">2868</th><td></td></tr>
<tr><th id="2869">2869</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14shouldReadExecRKN4llvm12MachineInstrE" title='shouldReadExec' data-type='bool shouldReadExec(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14shouldReadExecRKN4llvm12MachineInstrE">shouldReadExec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="486MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="486MI">MI</dfn>) {</td></tr>
<tr><th id="2870">2870</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(<a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>)) {</td></tr>
<tr><th id="2871">2871</th><td>    <b>switch</b> (<a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2872">2872</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32</span>:</td></tr>
<tr><th id="2873">2873</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32_gfx6_gfx7&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32_gfx6_gfx7</span>:</td></tr>
<tr><th id="2874">2874</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32_gfx10</span>:</td></tr>
<tr><th id="2875">2875</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32_vi&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32_vi</span>:</td></tr>
<tr><th id="2876">2876</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32</span>:</td></tr>
<tr><th id="2877">2877</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32_gfx6_gfx7&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32_gfx6_gfx7</span>:</td></tr>
<tr><th id="2878">2878</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32_gfx10</span>:</td></tr>
<tr><th id="2879">2879</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32_vi&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32_vi</span>:</td></tr>
<tr><th id="2880">2880</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2881">2881</th><td>    }</td></tr>
<tr><th id="2882">2882</th><td></td></tr>
<tr><th id="2883">2883</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2884">2884</th><td>  }</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>  <b>if</b> (SIInstrInfo::<span class='error' title="no member named &apos;isGenericOpcode&apos; in &apos;llvm::SIInstrInfo&apos;">isGenericOpcode</span>(MI.getOpcode()) ||</td></tr>
<tr><th id="2887">2887</th><td>      SIInstrInfo::isSALU(MI) ||</td></tr>
<tr><th id="2888">2888</th><td>      SIInstrInfo::isSMRD(MI))</td></tr>
<tr><th id="2889">2889</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2890">2890</th><td></td></tr>
<tr><th id="2891">2891</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2892">2892</th><td>}</td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_" title='isSubRegOf' data-type='bool isSubRegOf(const llvm::SIRegisterInfo &amp; TRI, const llvm::MachineOperand &amp; SuperVec, const llvm::MachineOperand &amp; SubReg)' data-ref="_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_">isSubRegOf</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="487TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="487TRI">TRI</dfn>,</td></tr>
<tr><th id="2895">2895</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="488SuperVec" title='SuperVec' data-type='const llvm::MachineOperand &amp;' data-ref="488SuperVec">SuperVec</dfn>,</td></tr>
<tr><th id="2896">2896</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="489SubReg" title='SubReg' data-type='const llvm::MachineOperand &amp;' data-ref="489SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="2897">2897</th><td>  <b>if</b> (TargetRegisterInfo::isPhysicalRegister(SubReg.getReg()))</td></tr>
<tr><th id="2898">2898</th><td>    <b>return</b> TRI.<span class='error' title="no member named &apos;isSubRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isSubRegister</span>(SuperVec.getReg(), SubReg.getReg());</td></tr>
<tr><th id="2899">2899</th><td></td></tr>
<tr><th id="2900">2900</th><td>  <b>return</b> SubReg.getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span> &amp;&amp;</td></tr>
<tr><th id="2901">2901</th><td>         SubReg.getReg() == SuperVec.getReg();</td></tr>
<tr><th id="2902">2902</th><td>}</td></tr>
<tr><th id="2903">2903</th><td></td></tr>
<tr><th id="2904">2904</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::SIInstrInfo::verifyInstruction' data-ref="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="490MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="490MI">MI</dfn>,</td></tr>
<tr><th id="2905">2905</th><td>                                    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col1 decl" id="491ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="491ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="2906">2906</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="492Opcode" title='Opcode' data-type='uint16_t' data-ref="492Opcode">Opcode</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2907">2907</th><td>  <b>if</b> (SIInstrInfo::<span class='error' title="no member named &apos;isGenericOpcode&apos; in &apos;llvm::SIInstrInfo&apos;">isGenericOpcode</span>(MI.getOpcode()))</td></tr>
<tr><th id="2908">2908</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2909">2909</th><td></td></tr>
<tr><th id="2910">2910</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="493MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="493MF">MF</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2911">2911</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="494MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="494MRI">MRI</dfn> = <a class="local col3 ref" href="#493MF" title='MF' data-ref="493MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2912">2912</th><td></td></tr>
<tr><th id="2913">2913</th><td>  <em>int</em> <dfn class="local col5 decl" id="495Src0Idx" title='Src0Idx' data-type='int' data-ref="495Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="2914">2914</th><td>  <em>int</em> <dfn class="local col6 decl" id="496Src1Idx" title='Src1Idx' data-type='int' data-ref="496Src1Idx">Src1Idx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="2915">2915</th><td>  <em>int</em> <dfn class="local col7 decl" id="497Src2Idx" title='Src2Idx' data-type='int' data-ref="497Src2Idx">Src2Idx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="2916">2916</th><td></td></tr>
<tr><th id="2917">2917</th><td>  <i>// Make sure the number of operands is correct.</i></td></tr>
<tr><th id="2918">2918</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="498Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="498Desc">Desc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode);</td></tr>
<tr><th id="2919">2919</th><td>  <b>if</b> (!<a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10isVariadicEv" title='llvm::MCInstrDesc::isVariadic' data-ref="_ZNK4llvm11MCInstrDesc10isVariadicEv">isVariadic</a>() &amp;&amp;</td></tr>
<tr><th id="2920">2920</th><td>      <a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() != <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>()) {</td></tr>
<tr><th id="2921">2921</th><td>    <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Instruction has wrong number of operands."</q>;</td></tr>
<tr><th id="2922">2922</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2923">2923</th><td>  }</td></tr>
<tr><th id="2924">2924</th><td></td></tr>
<tr><th id="2925">2925</th><td>  <b>if</b> (<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="2926">2926</th><td>    <i>// Verify register classes for inlineasm constraints.</i></td></tr>
<tr><th id="2927">2927</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="499I" title='I' data-type='unsigned int' data-ref="499I">I</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_FirstOperand" title='llvm::InlineAsm::MIOp_FirstOperand' data-ref="llvm::InlineAsm::MIOp_FirstOperand">MIOp_FirstOperand</a>, <dfn class="local col0 decl" id="500E" title='E' data-type='unsigned int' data-ref="500E">E</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="2928">2928</th><td>         <a class="local col9 ref" href="#499I" title='I' data-ref="499I">I</a> != <a class="local col0 ref" href="#500E" title='E' data-ref="500E">E</a>; ++<a class="local col9 ref" href="#499I" title='I' data-ref="499I">I</a>) {</td></tr>
<tr><th id="2929">2929</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="501RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="501RC">RC</dfn> = MI.getRegClassConstraint(I, <b>this</b>, &amp;RI);</td></tr>
<tr><th id="2930">2930</th><td>      <b>if</b> (!<a class="local col1 ref" href="#501RC" title='RC' data-ref="501RC">RC</a>)</td></tr>
<tr><th id="2931">2931</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2932">2932</th><td></td></tr>
<tr><th id="2933">2933</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="502Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="502Op">Op</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#499I" title='I' data-ref="499I">I</a>);</td></tr>
<tr><th id="2934">2934</th><td>      <b>if</b> (!<a class="local col2 ref" href="#502Op" title='Op' data-ref="502Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2935">2935</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2936">2936</th><td></td></tr>
<tr><th id="2937">2937</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="503Reg" title='Reg' data-type='unsigned int' data-ref="503Reg">Reg</dfn> = <a class="local col2 ref" href="#502Op" title='Op' data-ref="502Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2938">2938</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#503Reg" title='Reg' data-ref="503Reg">Reg</a>) &amp;&amp; !<a class="local col1 ref" href="#501RC" title='RC' data-ref="501RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col3 ref" href="#503Reg" title='Reg' data-ref="503Reg">Reg</a>)) {</td></tr>
<tr><th id="2939">2939</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"inlineasm operand has incorrect register class."</q>;</td></tr>
<tr><th id="2940">2940</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2941">2941</th><td>      }</td></tr>
<tr><th id="2942">2942</th><td>    }</td></tr>
<tr><th id="2943">2943</th><td></td></tr>
<tr><th id="2944">2944</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2945">2945</th><td>  }</td></tr>
<tr><th id="2946">2946</th><td></td></tr>
<tr><th id="2947">2947</th><td>  <i>// Make sure the register classes are correct.</i></td></tr>
<tr><th id="2948">2948</th><td>  <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="504i" title='i' data-type='int' data-ref="504i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="505e" title='e' data-type='int' data-ref="505e">e</dfn> = <a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a> != <a class="local col5 ref" href="#505e" title='e' data-ref="505e">e</a>; ++<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>) {</td></tr>
<tr><th id="2949">2949</th><td>    <b>if</b> (<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>()) {</td></tr>
<tr><th id="2950">2950</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"FPImm Machine Operands are not supported. ISel should bitcast "</q></td></tr>
<tr><th id="2951">2951</th><td>                <q>"all fp values to integers."</q>;</td></tr>
<tr><th id="2952">2952</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2953">2953</th><td>    }</td></tr>
<tr><th id="2954">2954</th><td></td></tr>
<tr><th id="2955">2955</th><td>    <em>int</em> <dfn class="local col6 decl" id="506RegClass" title='RegClass' data-type='int' data-ref="506RegClass">RegClass</dfn> = <a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="2956">2956</th><td></td></tr>
<tr><th id="2957">2957</th><td>    <b>switch</b> (<a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>) {</td></tr>
<tr><th id="2958">2958</th><td>    <b>case</b> <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_REGISTER" title='llvm::MCOI::OperandType::OPERAND_REGISTER' data-ref="llvm::MCOI::OperandType::OPERAND_REGISTER">OPERAND_REGISTER</a>:</td></tr>
<tr><th id="2959">2959</th><td>      <b>if</b> (<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="2960">2960</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Illegal immediate value for operand."</q>;</td></tr>
<tr><th id="2961">2961</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2962">2962</th><td>      }</td></tr>
<tr><th id="2963">2963</th><td>      <b>break</b>;</td></tr>
<tr><th id="2964">2964</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>:</td></tr>
<tr><th id="2965">2965</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="2966">2966</th><td>      <b>break</b>;</td></tr>
<tr><th id="2967">2967</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</a>:</td></tr>
<tr><th id="2968">2968</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="2969">2969</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</a>:</td></tr>
<tr><th id="2970">2970</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="2971">2971</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>:</td></tr>
<tr><th id="2972">2972</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>: {</td></tr>
<tr><th id="2973">2973</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="507MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="507MO">MO</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>);</td></tr>
<tr><th id="2974">2974</th><td>      <b>if</b> (!<a class="local col7 ref" href="#507MO" title='MO' data-ref="507MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; (!<a class="local col7 ref" href="#507MO" title='MO' data-ref="507MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>, <a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>))) {</td></tr>
<tr><th id="2975">2975</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Illegal immediate value for operand."</q>;</td></tr>
<tr><th id="2976">2976</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2977">2977</th><td>      }</td></tr>
<tr><th id="2978">2978</th><td>      <b>break</b>;</td></tr>
<tr><th id="2979">2979</th><td>    }</td></tr>
<tr><th id="2980">2980</th><td>    <b>case</b> <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_IMMEDIATE" title='llvm::MCOI::OperandType::OPERAND_IMMEDIATE' data-ref="llvm::MCOI::OperandType::OPERAND_IMMEDIATE">OPERAND_IMMEDIATE</a>:</td></tr>
<tr><th id="2981">2981</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_KIMM32" title='llvm::AMDGPU::OperandType::OPERAND_KIMM32' data-ref="llvm::AMDGPU::OperandType::OPERAND_KIMM32">OPERAND_KIMM32</a>:</td></tr>
<tr><th id="2982">2982</th><td>      <i>// Check if this operand is an immediate.</i></td></tr>
<tr><th id="2983">2983</th><td><i>      // FrameIndex operands will be replaced by immediates, so they are</i></td></tr>
<tr><th id="2984">2984</th><td><i>      // allowed.</i></td></tr>
<tr><th id="2985">2985</th><td>      <b>if</b> (!<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="2986">2986</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Expected immediate, but got non-immediate"</q>;</td></tr>
<tr><th id="2987">2987</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2988">2988</th><td>      }</td></tr>
<tr><th id="2989">2989</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2990">2990</th><td>    <b>default</b>:</td></tr>
<tr><th id="2991">2991</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2992">2992</th><td>    }</td></tr>
<tr><th id="2993">2993</th><td></td></tr>
<tr><th id="2994">2994</th><td>    <b>if</b> (!<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2995">2995</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2996">2996</th><td></td></tr>
<tr><th id="2997">2997</th><td>    <b>if</b> (<a class="local col6 ref" href="#506RegClass" title='RegClass' data-ref="506RegClass">RegClass</a> != -<var>1</var>) {</td></tr>
<tr><th id="2998">2998</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="508Reg" title='Reg' data-type='unsigned int' data-ref="508Reg">Reg</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2999">2999</th><td>      <b>if</b> (Reg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> ||</td></tr>
<tr><th id="3000">3000</th><td>          TargetRegisterInfo::isVirtualRegister(Reg))</td></tr>
<tr><th id="3001">3001</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3002">3002</th><td></td></tr>
<tr><th id="3003">3003</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="509RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="509RC">RC</dfn> = RI.getRegClass(RegClass);</td></tr>
<tr><th id="3004">3004</th><td>      <b>if</b> (!<a class="local col9 ref" href="#509RC" title='RC' data-ref="509RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col8 ref" href="#508Reg" title='Reg' data-ref="508Reg">Reg</a>)) {</td></tr>
<tr><th id="3005">3005</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Operand has incorrect register class."</q>;</td></tr>
<tr><th id="3006">3006</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3007">3007</th><td>      }</td></tr>
<tr><th id="3008">3008</th><td>    }</td></tr>
<tr><th id="3009">3009</th><td>  }</td></tr>
<tr><th id="3010">3010</th><td></td></tr>
<tr><th id="3011">3011</th><td>  <i>// Verify SDWA</i></td></tr>
<tr><th id="3012">3012</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE">isSDWA</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>)) {</td></tr>
<tr><th id="3013">3013</th><td>    <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasSDWA()) {</td></tr>
<tr><th id="3014">3014</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SDWA is not supported on this target"</q>;</td></tr>
<tr><th id="3015">3015</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3016">3016</th><td>    }</td></tr>
<tr><th id="3017">3017</th><td></td></tr>
<tr><th id="3018">3018</th><td>    <em>int</em> <dfn class="local col0 decl" id="510DstIdx" title='DstIdx' data-type='int' data-ref="510DstIdx">DstIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="3019">3019</th><td></td></tr>
<tr><th id="3020">3020</th><td>    <em>const</em> <em>int</em> <dfn class="local col1 decl" id="511OpIndicies" title='OpIndicies' data-type='const int [4]' data-ref="511OpIndicies">OpIndicies</dfn>[] = { <a class="local col0 ref" href="#510DstIdx" title='DstIdx' data-ref="510DstIdx">DstIdx</a>, <a class="local col5 ref" href="#495Src0Idx" title='Src0Idx' data-ref="495Src0Idx">Src0Idx</a>, <a class="local col6 ref" href="#496Src1Idx" title='Src1Idx' data-ref="496Src1Idx">Src1Idx</a>, <a class="local col7 ref" href="#497Src2Idx" title='Src2Idx' data-ref="497Src2Idx">Src2Idx</a> };</td></tr>
<tr><th id="3021">3021</th><td></td></tr>
<tr><th id="3022">3022</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="512OpIdx" title='OpIdx' data-type='int' data-ref="512OpIdx">OpIdx</dfn>: <a class="local col1 ref" href="#511OpIndicies" title='OpIndicies' data-ref="511OpIndicies">OpIndicies</a>) {</td></tr>
<tr><th id="3023">3023</th><td>      <b>if</b> (<a class="local col2 ref" href="#512OpIdx" title='OpIdx' data-ref="512OpIdx">OpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="3024">3024</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3025">3025</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="513MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="513MO">MO</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#512OpIdx" title='OpIdx' data-ref="512OpIdx">OpIdx</a>);</td></tr>
<tr><th id="3026">3026</th><td></td></tr>
<tr><th id="3027">3027</th><td>      <b>if</b> (!<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv" title='llvm::GCNSubtarget::hasSDWAScalar' data-ref="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv">hasSDWAScalar</a>()) {</td></tr>
<tr><th id="3028">3028</th><td>        <i>// Only VGPRS on VI</i></td></tr>
<tr><th id="3029">3029</th><td>        <b>if</b> (!MO.isReg() || !RI.hasVGPRs(RI.getRegClassForReg(MRI, MO.getReg()))) {</td></tr>
<tr><th id="3030">3030</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Only VGPRs allowed as operands in SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3031">3031</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3032">3032</th><td>        }</td></tr>
<tr><th id="3033">3033</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3034">3034</th><td>        <i>// No immediates on GFX9</i></td></tr>
<tr><th id="3035">3035</th><td>        <b>if</b> (!<a class="local col3 ref" href="#513MO" title='MO' data-ref="513MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3036">3036</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Only reg allowed as operands in SDWA instructions on GFX9"</q>;</td></tr>
<tr><th id="3037">3037</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3038">3038</th><td>        }</td></tr>
<tr><th id="3039">3039</th><td>      }</td></tr>
<tr><th id="3040">3040</th><td>    }</td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td>    <b>if</b> (!<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasSDWAOmodEv" title='llvm::GCNSubtarget::hasSDWAOmod' data-ref="_ZNK4llvm12GCNSubtarget11hasSDWAOmodEv">hasSDWAOmod</a>()) {</td></tr>
<tr><th id="3043">3043</th><td>      <i>// No omod allowed on VI</i></td></tr>
<tr><th id="3044">3044</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="514OMod" title='OMod' data-type='const llvm::MachineOperand *' data-ref="514OMod">OMod</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod);</td></tr>
<tr><th id="3045">3045</th><td>      <b>if</b> (<a class="local col4 ref" href="#514OMod" title='OMod' data-ref="514OMod">OMod</a> != <b>nullptr</b> &amp;&amp;</td></tr>
<tr><th id="3046">3046</th><td>        (!<a class="local col4 ref" href="#514OMod" title='OMod' data-ref="514OMod">OMod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col4 ref" href="#514OMod" title='OMod' data-ref="514OMod">OMod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)) {</td></tr>
<tr><th id="3047">3047</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OMod not allowed in SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3048">3048</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3049">3049</th><td>      }</td></tr>
<tr><th id="3050">3050</th><td>    }</td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="515BasicOpcode" title='BasicOpcode' data-type='uint16_t' data-ref="515BasicOpcode">BasicOpcode</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt" title='llvm::AMDGPU::getBasicFromSDWAOp' data-ref="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt">getBasicFromSDWAOp</a>(<a class="local col2 ref" href="#492Opcode" title='Opcode' data-ref="492Opcode">Opcode</a>);</td></tr>
<tr><th id="3053">3053</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOPCEt" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZNK4llvm11SIInstrInfo6isVOPCEt">isVOPC</a>(<a class="local col5 ref" href="#515BasicOpcode" title='BasicOpcode' data-ref="515BasicOpcode">BasicOpcode</a>)) {</td></tr>
<tr><th id="3054">3054</th><td>      <b>if</b> (!<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasSDWASdstEv" title='llvm::GCNSubtarget::hasSDWASdst' data-ref="_ZNK4llvm12GCNSubtarget11hasSDWASdstEv">hasSDWASdst</a>() &amp;&amp; <a class="local col0 ref" href="#510DstIdx" title='DstIdx' data-ref="510DstIdx">DstIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="3055">3055</th><td>        <i>// Only vcc allowed as dst on VI for VOPC</i></td></tr>
<tr><th id="3056">3056</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="516Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="516Dst">Dst</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#510DstIdx" title='DstIdx' data-ref="510DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3057">3057</th><td>        <b>if</b> (!Dst.isReg() || Dst.getReg() != AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>) {</td></tr>
<tr><th id="3058">3058</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Only VCC allowed as dst in SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3059">3059</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3060">3060</th><td>        }</td></tr>
<tr><th id="3061">3061</th><td>      } <b>else</b> <b>if</b> (!<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasSDWAOutModsVOPCEv" title='llvm::GCNSubtarget::hasSDWAOutModsVOPC' data-ref="_ZNK4llvm12GCNSubtarget18hasSDWAOutModsVOPCEv">hasSDWAOutModsVOPC</a>()) {</td></tr>
<tr><th id="3062">3062</th><td>        <i>// No clamp allowed on GFX9 for VOPC</i></td></tr>
<tr><th id="3063">3063</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="517Clamp" title='Clamp' data-type='const llvm::MachineOperand *' data-ref="517Clamp">Clamp</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp);</td></tr>
<tr><th id="3064">3064</th><td>        <b>if</b> (<a class="local col7 ref" href="#517Clamp" title='Clamp' data-ref="517Clamp">Clamp</a> &amp;&amp; (!<a class="local col7 ref" href="#517Clamp" title='Clamp' data-ref="517Clamp">Clamp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col7 ref" href="#517Clamp" title='Clamp' data-ref="517Clamp">Clamp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)) {</td></tr>
<tr><th id="3065">3065</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Clamp not allowed in VOPC SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3066">3066</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3067">3067</th><td>        }</td></tr>
<tr><th id="3068">3068</th><td></td></tr>
<tr><th id="3069">3069</th><td>        <i>// No omod allowed on GFX9 for VOPC</i></td></tr>
<tr><th id="3070">3070</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="518OMod" title='OMod' data-type='const llvm::MachineOperand *' data-ref="518OMod">OMod</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod);</td></tr>
<tr><th id="3071">3071</th><td>        <b>if</b> (<a class="local col8 ref" href="#518OMod" title='OMod' data-ref="518OMod">OMod</a> &amp;&amp; (!<a class="local col8 ref" href="#518OMod" title='OMod' data-ref="518OMod">OMod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col8 ref" href="#518OMod" title='OMod' data-ref="518OMod">OMod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)) {</td></tr>
<tr><th id="3072">3072</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OMod not allowed in VOPC SDWA instructions on VI"</q>;</td></tr>
<tr><th id="3073">3073</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3074">3074</th><td>        }</td></tr>
<tr><th id="3075">3075</th><td>      }</td></tr>
<tr><th id="3076">3076</th><td>    }</td></tr>
<tr><th id="3077">3077</th><td></td></tr>
<tr><th id="3078">3078</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="519DstUnused" title='DstUnused' data-type='const llvm::MachineOperand *' data-ref="519DstUnused">DstUnused</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_unused);</td></tr>
<tr><th id="3079">3079</th><td>    <b>if</b> (<a class="local col9 ref" href="#519DstUnused" title='DstUnused' data-ref="519DstUnused">DstUnused</a> &amp;&amp; <a class="local col9 ref" href="#519DstUnused" title='DstUnused' data-ref="519DstUnused">DstUnused</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3080">3080</th><td>        <a class="local col9 ref" href="#519DstUnused" title='DstUnused' data-ref="519DstUnused">DstUnused</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE">UNUSED_PRESERVE</a>) {</td></tr>
<tr><th id="3081">3081</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="520Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="520Dst">Dst</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#510DstIdx" title='DstIdx' data-ref="510DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3082">3082</th><td>      <b>if</b> (!<a class="local col0 ref" href="#520Dst" title='Dst' data-ref="520Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#520Dst" title='Dst' data-ref="520Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>()) {</td></tr>
<tr><th id="3083">3083</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Dst register should have tied register"</q>;</td></tr>
<tr><th id="3084">3084</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3085">3085</th><td>      }</td></tr>
<tr><th id="3086">3086</th><td></td></tr>
<tr><th id="3087">3087</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="521TiedMO" title='TiedMO' data-type='const llvm::MachineOperand &amp;' data-ref="521TiedMO">TiedMO</dfn> =</td></tr>
<tr><th id="3088">3088</th><td>          <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col0 ref" href="#510DstIdx" title='DstIdx' data-ref="510DstIdx">DstIdx</a>));</td></tr>
<tr><th id="3089">3089</th><td>      <b>if</b> (!<a class="local col1 ref" href="#521TiedMO" title='TiedMO' data-ref="521TiedMO">TiedMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#521TiedMO" title='TiedMO' data-ref="521TiedMO">TiedMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || !<a class="local col1 ref" href="#521TiedMO" title='TiedMO' data-ref="521TiedMO">TiedMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="3090">3090</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a></td></tr>
<tr><th id="3091">3091</th><td>            <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Dst register should be tied to implicit use of preserved register"</q>;</td></tr>
<tr><th id="3092">3092</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3093">3093</th><td>      } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#521TiedMO" title='TiedMO' data-ref="521TiedMO">TiedMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="3094">3094</th><td>                 <a class="local col0 ref" href="#520Dst" title='Dst' data-ref="520Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col1 ref" href="#521TiedMO" title='TiedMO' data-ref="521TiedMO">TiedMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="3095">3095</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Dst register should use same physical register as preserved"</q>;</td></tr>
<tr><th id="3096">3096</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3097">3097</th><td>      }</td></tr>
<tr><th id="3098">3098</th><td>    }</td></tr>
<tr><th id="3099">3099</th><td>  }</td></tr>
<tr><th id="3100">3100</th><td></td></tr>
<tr><th id="3101">3101</th><td>  <i>// Verify MIMG</i></td></tr>
<tr><th id="3102">3102</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; !<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="3103">3103</th><td>    <i>// Ensure that the return type used is large enough for all the options</i></td></tr>
<tr><th id="3104">3104</th><td><i>    // being used TFE/LWE require an extra result register.</i></td></tr>
<tr><th id="3105">3105</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="522DMask" title='DMask' data-type='const llvm::MachineOperand *' data-ref="522DMask">DMask</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dmask);</td></tr>
<tr><th id="3106">3106</th><td>    <b>if</b> (<a class="local col2 ref" href="#522DMask" title='DMask' data-ref="522DMask">DMask</a>) {</td></tr>
<tr><th id="3107">3107</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="523DMaskImm" title='DMaskImm' data-type='uint64_t' data-ref="523DMaskImm">DMaskImm</dfn> = <a class="local col2 ref" href="#522DMask" title='DMask' data-ref="522DMask">DMask</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3108">3108</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="524RegCount" title='RegCount' data-type='uint32_t' data-ref="524RegCount">RegCount</dfn> =</td></tr>
<tr><th id="3109">3109</th><td>          <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9isGather4Et" title='llvm::SIInstrInfo::isGather4' data-ref="_ZNK4llvm11SIInstrInfo9isGather4Et">isGather4</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ? <var>4</var> : <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col3 ref" href="#523DMaskImm" title='DMaskImm' data-ref="523DMaskImm">DMaskImm</a>);</td></tr>
<tr><th id="3110">3110</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="525TFE" title='TFE' data-type='const llvm::MachineOperand *' data-ref="525TFE">TFE</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::tfe);</td></tr>
<tr><th id="3111">3111</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="526LWE" title='LWE' data-type='const llvm::MachineOperand *' data-ref="526LWE">LWE</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::lwe);</td></tr>
<tr><th id="3112">3112</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="527D16" title='D16' data-type='const llvm::MachineOperand *' data-ref="527D16">D16</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::d16);</td></tr>
<tr><th id="3113">3113</th><td></td></tr>
<tr><th id="3114">3114</th><td>      <i>// Adjust for packed 16 bit values</i></td></tr>
<tr><th id="3115">3115</th><td>      <b>if</b> (<a class="local col7 ref" href="#527D16" title='D16' data-ref="527D16">D16</a> &amp;&amp; <a class="local col7 ref" href="#527D16" title='D16' data-ref="527D16">D16</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;&amp; !<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>())</td></tr>
<tr><th id="3116">3116</th><td>        <a class="local col4 ref" href="#524RegCount" title='RegCount' data-ref="524RegCount">RegCount</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="3117">3117</th><td></td></tr>
<tr><th id="3118">3118</th><td>      <i>// Adjust if using LWE or TFE</i></td></tr>
<tr><th id="3119">3119</th><td>      <b>if</b> ((<a class="local col6 ref" href="#526LWE" title='LWE' data-ref="526LWE">LWE</a> &amp;&amp; <a class="local col6 ref" href="#526LWE" title='LWE' data-ref="526LWE">LWE</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) || (<a class="local col5 ref" href="#525TFE" title='TFE' data-ref="525TFE">TFE</a> &amp;&amp; <a class="local col5 ref" href="#525TFE" title='TFE' data-ref="525TFE">TFE</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3120">3120</th><td>        <a class="local col4 ref" href="#524RegCount" title='RegCount' data-ref="524RegCount">RegCount</a> += <var>1</var>;</td></tr>
<tr><th id="3121">3121</th><td></td></tr>
<tr><th id="3122">3122</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="528DstIdx" title='DstIdx' data-type='const uint32_t' data-ref="528DstIdx">DstIdx</dfn> =</td></tr>
<tr><th id="3123">3123</th><td>          AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="3124">3124</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="529Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="529Dst">Dst</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#528DstIdx" title='DstIdx' data-ref="528DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3125">3125</th><td>      <b>if</b> (<a class="local col9 ref" href="#529Dst" title='Dst' data-ref="529Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3126">3126</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="530DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="530DstRC">DstRC</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>, <a class="local col8 ref" href="#528DstIdx" title='DstIdx' data-ref="528DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3127">3127</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="531DstSize" title='DstSize' data-type='uint32_t' data-ref="531DstSize">DstSize</dfn> = RI.getRegSizeInBits(*DstRC) / <var>32</var>;</td></tr>
<tr><th id="3128">3128</th><td>        <b>if</b> (<a class="local col4 ref" href="#524RegCount" title='RegCount' data-ref="524RegCount">RegCount</a> &gt; <a class="local col1 ref" href="#531DstSize" title='DstSize' data-ref="531DstSize">DstSize</a>) {</td></tr>
<tr><th id="3129">3129</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MIMG instruction returns too many registers for dst "</q></td></tr>
<tr><th id="3130">3130</th><td>                    <q>"register class"</q>;</td></tr>
<tr><th id="3131">3131</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3132">3132</th><td>        }</td></tr>
<tr><th id="3133">3133</th><td>      }</td></tr>
<tr><th id="3134">3134</th><td>    }</td></tr>
<tr><th id="3135">3135</th><td>  }</td></tr>
<tr><th id="3136">3136</th><td></td></tr>
<tr><th id="3137">3137</th><td>  <i>// Verify VOP*. Ignore multiple sgpr operands on writelane.</i></td></tr>
<tr><th id="3138">3138</th><td>  <b>if</b> (Desc.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32</span></td></tr>
<tr><th id="3139">3139</th><td>      &amp;&amp; (isVOP1(MI) || isVOP2(MI) || isVOP3(MI) || isVOPC(MI) || isSDWA(MI))) {</td></tr>
<tr><th id="3140">3140</th><td>    <i>// Only look at the true operands. Only a real operand can use the constant</i></td></tr>
<tr><th id="3141">3141</th><td><i>    // bus, and we don't want to check pseudo-operands like the source modifier</i></td></tr>
<tr><th id="3142">3142</th><td><i>    // flags.</i></td></tr>
<tr><th id="3143">3143</th><td>    <em>const</em> <em>int</em> <dfn class="local col2 decl" id="532OpIndices" title='OpIndices' data-type='const int [3]' data-ref="532OpIndices">OpIndices</dfn>[] = { <a class="local col5 ref" href="#495Src0Idx" title='Src0Idx' data-ref="495Src0Idx">Src0Idx</a>, <a class="local col6 ref" href="#496Src1Idx" title='Src1Idx' data-ref="496Src1Idx">Src1Idx</a>, <a class="local col7 ref" href="#497Src2Idx" title='Src2Idx' data-ref="497Src2Idx">Src2Idx</a> };</td></tr>
<tr><th id="3144">3144</th><td></td></tr>
<tr><th id="3145">3145</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="533ConstantBusCount" title='ConstantBusCount' data-type='unsigned int' data-ref="533ConstantBusCount">ConstantBusCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="3146">3146</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="534LiteralCount" title='LiteralCount' data-type='unsigned int' data-ref="534LiteralCount">LiteralCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td>    <b>if</b> (AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::imm) != -<var>1</var>)</td></tr>
<tr><th id="3149">3149</th><td>      ++<a class="local col3 ref" href="#533ConstantBusCount" title='ConstantBusCount' data-ref="533ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3150">3150</th><td></td></tr>
<tr><th id="3151">3151</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="535SGPRsUsed" title='SGPRsUsed' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="535SGPRsUsed">SGPRsUsed</dfn>;</td></tr>
<tr><th id="3152">3152</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="536SGPRUsed" title='SGPRUsed' data-type='unsigned int' data-ref="536SGPRUsed">SGPRUsed</dfn> = <a class="tu ref" href="#_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" title='findImplicitSGPRRead' data-use='c' data-ref="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE">findImplicitSGPRRead</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>);</td></tr>
<tr><th id="3153">3153</th><td>    <b>if</b> (SGPRUsed != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="3154">3154</th><td>      ++<a class="local col3 ref" href="#533ConstantBusCount" title='ConstantBusCount' data-ref="533ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3155">3155</th><td>      <a class="local col5 ref" href="#535SGPRsUsed" title='SGPRsUsed' data-ref="535SGPRsUsed">SGPRsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#536SGPRUsed" title='SGPRUsed' data-ref="536SGPRUsed">SGPRUsed</a>);</td></tr>
<tr><th id="3156">3156</th><td>    }</td></tr>
<tr><th id="3157">3157</th><td></td></tr>
<tr><th id="3158">3158</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="537OpIdx" title='OpIdx' data-type='int' data-ref="537OpIdx">OpIdx</dfn> : <a class="local col2 ref" href="#532OpIndices" title='OpIndices' data-ref="532OpIndices">OpIndices</a>) {</td></tr>
<tr><th id="3159">3159</th><td>      <b>if</b> (<a class="local col7 ref" href="#537OpIdx" title='OpIdx' data-ref="537OpIdx">OpIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="3160">3160</th><td>        <b>break</b>;</td></tr>
<tr><th id="3161">3161</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="538MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="538MO">MO</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#537OpIdx" title='OpIdx' data-ref="537OpIdx">OpIdx</a>);</td></tr>
<tr><th id="3162">3162</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</a>(<a class="local col4 ref" href="#494MRI" title='MRI' data-ref="494MRI">MRI</a>, <a class="local col8 ref" href="#538MO" title='MO' data-ref="538MO">MO</a>, <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col7 ref" href="#537OpIdx" title='OpIdx' data-ref="537OpIdx">OpIdx</a>])) {</td></tr>
<tr><th id="3163">3163</th><td>        <b>if</b> (<a class="local col8 ref" href="#538MO" title='MO' data-ref="538MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3164">3164</th><td>          <a class="local col6 ref" href="#536SGPRUsed" title='SGPRUsed' data-ref="536SGPRUsed">SGPRUsed</a> = <a class="local col8 ref" href="#538MO" title='MO' data-ref="538MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3165">3165</th><td>          <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-ref="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<span class='refarg'><a class="local col5 ref" href="#535SGPRsUsed" title='SGPRsUsed' data-ref="535SGPRsUsed">SGPRsUsed</a></span>, [<b>this</b>, SGPRUsed](<em>unsigned</em> <dfn class="local col9 decl" id="539SGPR" title='SGPR' data-type='unsigned int' data-ref="539SGPR">SGPR</dfn>) {</td></tr>
<tr><th id="3166">3166</th><td>                <b>return</b> !RI.regsOverlap(SGPRUsed, SGPR);</td></tr>
<tr><th id="3167">3167</th><td>              })) {</td></tr>
<tr><th id="3168">3168</th><td>            ++<a class="local col3 ref" href="#533ConstantBusCount" title='ConstantBusCount' data-ref="533ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3169">3169</th><td>            <a class="local col5 ref" href="#535SGPRsUsed" title='SGPRsUsed' data-ref="535SGPRsUsed">SGPRsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#536SGPRUsed" title='SGPRUsed' data-ref="536SGPRUsed">SGPRUsed</a>);</td></tr>
<tr><th id="3170">3170</th><td>          }</td></tr>
<tr><th id="3171">3171</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3172">3172</th><td>          ++<a class="local col3 ref" href="#533ConstantBusCount" title='ConstantBusCount' data-ref="533ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="3173">3173</th><td>          ++<a class="local col4 ref" href="#534LiteralCount" title='LiteralCount' data-ref="534LiteralCount">LiteralCount</a>;</td></tr>
<tr><th id="3174">3174</th><td>        }</td></tr>
<tr><th id="3175">3175</th><td>      }</td></tr>
<tr><th id="3176">3176</th><td>    }</td></tr>
<tr><th id="3177">3177</th><td>    <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="540ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="540ST">ST</dfn> = <a class="local col3 ref" href="#493MF" title='MF' data-ref="493MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="3178">3178</th><td>    <i>// v_writelane_b32 is an exception from constant bus restriction:</i></td></tr>
<tr><th id="3179">3179</th><td><i>    // vsrc0 can be sgpr, const or m0 and lane select sgpr, m0 or inline-const</i></td></tr>
<tr><th id="3180">3180</th><td>    <b>if</b> (ConstantBusCount &gt; ST.getConstantBusLimit(Opcode) &amp;&amp;</td></tr>
<tr><th id="3181">3181</th><td>        Opcode != AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32</span>) {</td></tr>
<tr><th id="3182">3182</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"VOP* instruction violates constant bus restriction"</q>;</td></tr>
<tr><th id="3183">3183</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3184">3184</th><td>    }</td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>) &amp;&amp; <a class="local col4 ref" href="#534LiteralCount" title='LiteralCount' data-ref="534LiteralCount">LiteralCount</a>) {</td></tr>
<tr><th id="3187">3187</th><td>      <b>if</b> (<a class="local col4 ref" href="#534LiteralCount" title='LiteralCount' data-ref="534LiteralCount">LiteralCount</a> &amp;&amp; !<a class="local col0 ref" href="#540ST" title='ST' data-ref="540ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>()) {</td></tr>
<tr><th id="3188">3188</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"VOP3 instruction uses literal"</q>;</td></tr>
<tr><th id="3189">3189</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3190">3190</th><td>      }</td></tr>
<tr><th id="3191">3191</th><td>      <b>if</b> (<a class="local col4 ref" href="#534LiteralCount" title='LiteralCount' data-ref="534LiteralCount">LiteralCount</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="3192">3192</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"VOP3 instruction uses more than one literal"</q>;</td></tr>
<tr><th id="3193">3193</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3194">3194</th><td>      }</td></tr>
<tr><th id="3195">3195</th><td>    }</td></tr>
<tr><th id="3196">3196</th><td>  }</td></tr>
<tr><th id="3197">3197</th><td></td></tr>
<tr><th id="3198">3198</th><td>  <i>// Verify misc. restrictions on specific instructions.</i></td></tr>
<tr><th id="3199">3199</th><td>  <b>if</b> (Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_DIV_SCALE_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_DIV_SCALE_F32</span> ||</td></tr>
<tr><th id="3200">3200</th><td>      Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_DIV_SCALE_F64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_DIV_SCALE_F64</span>) {</td></tr>
<tr><th id="3201">3201</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="541Src0" title='Src0' data-type='const llvm::MachineOperand &amp;' data-ref="541Src0">Src0</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#495Src0Idx" title='Src0Idx' data-ref="495Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3202">3202</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="542Src1" title='Src1' data-type='const llvm::MachineOperand &amp;' data-ref="542Src1">Src1</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#496Src1Idx" title='Src1Idx' data-ref="496Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3203">3203</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="543Src2" title='Src2' data-type='const llvm::MachineOperand &amp;' data-ref="543Src2">Src2</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#497Src2Idx" title='Src2Idx' data-ref="497Src2Idx">Src2Idx</a>);</td></tr>
<tr><th id="3204">3204</th><td>    <b>if</b> (<a class="local col1 ref" href="#541Src0" title='Src0' data-ref="541Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#542Src1" title='Src1' data-ref="542Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#543Src2" title='Src2' data-ref="543Src2">Src2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3205">3205</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" title='compareMachineOp' data-use='c' data-ref="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_">compareMachineOp</a>(<a class="local col1 ref" href="#541Src0" title='Src0' data-ref="541Src0">Src0</a>, <a class="local col2 ref" href="#542Src1" title='Src1' data-ref="542Src1">Src1</a>) &amp;&amp;</td></tr>
<tr><th id="3206">3206</th><td>          !<a class="tu ref" href="#_ZL16compareMachineOpRKN4llvm14MachineOperandES2_" title='compareMachineOp' data-use='c' data-ref="_ZL16compareMachineOpRKN4llvm14MachineOperandES2_">compareMachineOp</a>(<a class="local col1 ref" href="#541Src0" title='Src0' data-ref="541Src0">Src0</a>, <a class="local col3 ref" href="#543Src2" title='Src2' data-ref="543Src2">Src2</a>)) {</td></tr>
<tr><th id="3207">3207</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"v_div_scale_{f32|f64} require src0 = src1 or src2"</q>;</td></tr>
<tr><th id="3208">3208</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3209">3209</th><td>      }</td></tr>
<tr><th id="3210">3210</th><td>    }</td></tr>
<tr><th id="3211">3211</th><td>  }</td></tr>
<tr><th id="3212">3212</th><td></td></tr>
<tr><th id="3213">3213</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOP2' data-ref="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE">isSOP2</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPC' data-ref="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE">isSOPC</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>)) {</td></tr>
<tr><th id="3214">3214</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="544Src0" title='Src0' data-type='const llvm::MachineOperand &amp;' data-ref="544Src0">Src0</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#495Src0Idx" title='Src0Idx' data-ref="495Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3215">3215</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="545Src1" title='Src1' data-type='const llvm::MachineOperand &amp;' data-ref="545Src1">Src1</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#496Src1Idx" title='Src1Idx' data-ref="496Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3216">3216</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="546Immediates" title='Immediates' data-type='unsigned int' data-ref="546Immediates">Immediates</dfn> = <var>0</var>;</td></tr>
<tr><th id="3217">3217</th><td></td></tr>
<tr><th id="3218">3218</th><td>    <b>if</b> (!<a class="local col4 ref" href="#544Src0" title='Src0' data-ref="544Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="3219">3219</th><td>        !<a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col4 ref" href="#544Src0" title='Src0' data-ref="544Src0">Src0</a>, <a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col5 ref" href="#495Src0Idx" title='Src0Idx' data-ref="495Src0Idx">Src0Idx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>))</td></tr>
<tr><th id="3220">3220</th><td>      <a class="local col6 ref" href="#546Immediates" title='Immediates' data-ref="546Immediates">Immediates</a>++;</td></tr>
<tr><th id="3221">3221</th><td>    <b>if</b> (!<a class="local col5 ref" href="#545Src1" title='Src1' data-ref="545Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="3222">3222</th><td>        !<a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col5 ref" href="#545Src1" title='Src1' data-ref="545Src1">Src1</a>, <a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col6 ref" href="#496Src1Idx" title='Src1Idx' data-ref="496Src1Idx">Src1Idx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>))</td></tr>
<tr><th id="3223">3223</th><td>      <a class="local col6 ref" href="#546Immediates" title='Immediates' data-ref="546Immediates">Immediates</a>++;</td></tr>
<tr><th id="3224">3224</th><td></td></tr>
<tr><th id="3225">3225</th><td>    <b>if</b> (<a class="local col6 ref" href="#546Immediates" title='Immediates' data-ref="546Immediates">Immediates</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="3226">3226</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SOP2/SOPC instruction requires too many immediate constants"</q>;</td></tr>
<tr><th id="3227">3227</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3228">3228</th><td>    }</td></tr>
<tr><th id="3229">3229</th><td>  }</td></tr>
<tr><th id="3230">3230</th><td></td></tr>
<tr><th id="3231">3231</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPK' data-ref="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE">isSOPK</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>)) {</td></tr>
<tr><th id="3232">3232</th><td>    <em>auto</em> <dfn class="local col7 decl" id="547Op" title='Op' data-type='auto' data-ref="547Op">Op</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::simm16);</td></tr>
<tr><th id="3233">3233</th><td>    <b>if</b> (<a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isBranchEv" title='llvm::MCInstrDesc::isBranch' data-ref="_ZNK4llvm11MCInstrDesc8isBranchEv">isBranch</a>()) {</td></tr>
<tr><th id="3234">3234</th><td>      <b>if</b> (!Op-&gt;isMBB()) {</td></tr>
<tr><th id="3235">3235</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid branch target for SOPK instruction"</q>;</td></tr>
<tr><th id="3236">3236</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3237">3237</th><td>      }</td></tr>
<tr><th id="3238">3238</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3239">3239</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="548Imm" title='Imm' data-type='uint64_t' data-ref="548Imm">Imm</dfn> = Op-&gt;getImm();</td></tr>
<tr><th id="3240">3240</th><td>      <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE">sopkIsZext</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>)) {</td></tr>
<tr><th id="3241">3241</th><td>        <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#548Imm" title='Imm' data-ref="548Imm">Imm</a>)) {</td></tr>
<tr><th id="3242">3242</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid immediate for SOPK instruction"</q>;</td></tr>
<tr><th id="3243">3243</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3244">3244</th><td>        }</td></tr>
<tr><th id="3245">3245</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3246">3246</th><td>        <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#548Imm" title='Imm' data-ref="548Imm">Imm</a>)) {</td></tr>
<tr><th id="3247">3247</th><td>          <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid immediate for SOPK instruction"</q>;</td></tr>
<tr><th id="3248">3248</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3249">3249</th><td>        }</td></tr>
<tr><th id="3250">3250</th><td>      }</td></tr>
<tr><th id="3251">3251</th><td>    }</td></tr>
<tr><th id="3252">3252</th><td>  }</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <b>if</b> (Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOVRELS_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELS_B32_e32</span> ||</td></tr>
<tr><th id="3255">3255</th><td>      Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOVRELS_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELS_B32_e64</span> ||</td></tr>
<tr><th id="3256">3256</th><td>      Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_e32</span> ||</td></tr>
<tr><th id="3257">3257</th><td>      Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_e64</span>) {</td></tr>
<tr><th id="3258">3258</th><td>    <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="549IsDst" title='IsDst' data-type='const bool' data-ref="549IsDst">IsDst</dfn> = Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_e32</span> ||</td></tr>
<tr><th id="3259">3259</th><td>                       Desc.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOVRELD_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOVRELD_B32_e64</span>;</td></tr>
<tr><th id="3260">3260</th><td></td></tr>
<tr><th id="3261">3261</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="550StaticNumOps" title='StaticNumOps' data-type='const unsigned int' data-ref="550StaticNumOps">StaticNumOps</dfn> = <a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() +</td></tr>
<tr><th id="3262">3262</th><td>      <a class="local col8 ref" href="#498Desc" title='Desc' data-ref="498Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>();</td></tr>
<tr><th id="3263">3263</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="551NumImplicitOps" title='NumImplicitOps' data-type='const unsigned int' data-ref="551NumImplicitOps">NumImplicitOps</dfn> = <a class="local col9 ref" href="#549IsDst" title='IsDst' data-ref="549IsDst">IsDst</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="3264">3264</th><td></td></tr>
<tr><th id="3265">3265</th><td>    <i>// Allow additional implicit operands. This allows a fixup done by the post</i></td></tr>
<tr><th id="3266">3266</th><td><i>    // RA scheduler where the main implicit operand is killed and implicit-defs</i></td></tr>
<tr><th id="3267">3267</th><td><i>    // are added for sub-registers that remain live after this instruction.</i></td></tr>
<tr><th id="3268">3268</th><td>    <b>if</b> (<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <a class="local col0 ref" href="#550StaticNumOps" title='StaticNumOps' data-ref="550StaticNumOps">StaticNumOps</a> + <a class="local col1 ref" href="#551NumImplicitOps" title='NumImplicitOps' data-ref="551NumImplicitOps">NumImplicitOps</a>) {</td></tr>
<tr><th id="3269">3269</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"missing implicit register operands"</q>;</td></tr>
<tr><th id="3270">3270</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3271">3271</th><td>    }</td></tr>
<tr><th id="3272">3272</th><td></td></tr>
<tr><th id="3273">3273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="552Dst" title='Dst' data-type='const llvm::MachineOperand *' data-ref="552Dst">Dst</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="3274">3274</th><td>    <b>if</b> (<a class="local col9 ref" href="#549IsDst" title='IsDst' data-ref="549IsDst">IsDst</a>) {</td></tr>
<tr><th id="3275">3275</th><td>      <b>if</b> (!<a class="local col2 ref" href="#552Dst" title='Dst' data-ref="552Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="3276">3276</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"v_movreld_b32 vdst should be a use operand"</q>;</td></tr>
<tr><th id="3277">3277</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3278">3278</th><td>      }</td></tr>
<tr><th id="3279">3279</th><td></td></tr>
<tr><th id="3280">3280</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="553UseOpIdx" title='UseOpIdx' data-type='unsigned int' data-ref="553UseOpIdx">UseOpIdx</dfn>;</td></tr>
<tr><th id="3281">3281</th><td>      <b>if</b> (!<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col0 ref" href="#550StaticNumOps" title='StaticNumOps' data-ref="550StaticNumOps">StaticNumOps</a>, &amp;<a class="local col3 ref" href="#553UseOpIdx" title='UseOpIdx' data-ref="553UseOpIdx">UseOpIdx</a>) ||</td></tr>
<tr><th id="3282">3282</th><td>          <a class="local col3 ref" href="#553UseOpIdx" title='UseOpIdx' data-ref="553UseOpIdx">UseOpIdx</a> != <a class="local col0 ref" href="#550StaticNumOps" title='StaticNumOps' data-ref="550StaticNumOps">StaticNumOps</a> + <var>1</var>) {</td></tr>
<tr><th id="3283">3283</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"movrel implicit operands should be tied"</q>;</td></tr>
<tr><th id="3284">3284</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3285">3285</th><td>      }</td></tr>
<tr><th id="3286">3286</th><td>    }</td></tr>
<tr><th id="3287">3287</th><td></td></tr>
<tr><th id="3288">3288</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="554Src0" title='Src0' data-type='const llvm::MachineOperand &amp;' data-ref="554Src0">Src0</dfn> = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#495Src0Idx" title='Src0Idx' data-ref="495Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3289">3289</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="555ImpUse" title='ImpUse' data-type='const llvm::MachineOperand &amp;' data-ref="555ImpUse">ImpUse</dfn></td></tr>
<tr><th id="3290">3290</th><td>      = <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#550StaticNumOps" title='StaticNumOps' data-ref="550StaticNumOps">StaticNumOps</a> + <a class="local col1 ref" href="#551NumImplicitOps" title='NumImplicitOps' data-ref="551NumImplicitOps">NumImplicitOps</a> - <var>1</var>);</td></tr>
<tr><th id="3291">3291</th><td>    <b>if</b> (!ImpUse.isReg() || !ImpUse.isUse() ||</td></tr>
<tr><th id="3292">3292</th><td>        !isSubRegOf(RI, ImpUse, IsDst ? *Dst : Src0)) {</td></tr>
<tr><th id="3293">3293</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"src0 should be subreg of implicit vector use"</q>;</td></tr>
<tr><th id="3294">3294</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3295">3295</th><td>    }</td></tr>
<tr><th id="3296">3296</th><td>  }</td></tr>
<tr><th id="3297">3297</th><td></td></tr>
<tr><th id="3298">3298</th><td>  <i>// Make sure we aren't losing exec uses in the td files. This mostly requires</i></td></tr>
<tr><th id="3299">3299</th><td><i>  // being careful when using let Uses to try to add other use registers.</i></td></tr>
<tr><th id="3300">3300</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14shouldReadExecRKN4llvm12MachineInstrE" title='shouldReadExec' data-use='c' data-ref="_ZL14shouldReadExecRKN4llvm12MachineInstrE">shouldReadExec</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>)) {</td></tr>
<tr><th id="3301">3301</th><td>    <b>if</b> (!MI.hasRegisterImplicitUseOperand(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)) {</td></tr>
<tr><th id="3302">3302</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"VALU instruction does not implicitly read exec mask"</q>;</td></tr>
<tr><th id="3303">3303</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3304">3304</th><td>    }</td></tr>
<tr><th id="3305">3305</th><td>  }</td></tr>
<tr><th id="3306">3306</th><td></td></tr>
<tr><th id="3307">3307</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>)) {</td></tr>
<tr><th id="3308">3308</th><td>    <b>if</b> (<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="3309">3309</th><td>      <i>// The register offset form of scalar stores may only use m0 as the</i></td></tr>
<tr><th id="3310">3310</th><td><i>      // soffset register.</i></td></tr>
<tr><th id="3311">3311</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="556Soff" title='Soff' data-type='const llvm::MachineOperand *' data-ref="556Soff">Soff</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soff);</td></tr>
<tr><th id="3312">3312</th><td>      <b>if</b> (Soff &amp;&amp; Soff-&gt;getReg() != AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>) {</td></tr>
<tr><th id="3313">3313</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"scalar stores must use m0 as offset register"</q>;</td></tr>
<tr><th id="3314">3314</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3315">3315</th><td>      }</td></tr>
<tr><th id="3316">3316</th><td>    }</td></tr>
<tr><th id="3317">3317</th><td>  }</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>) &amp;&amp; !<a class="local col3 ref" href="#493MF" title='MF' data-ref="493MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" title='llvm::GCNSubtarget::hasFlatInstOffsets' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv">hasFlatInstOffsets</a>()) {</td></tr>
<tr><th id="3320">3320</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="557Offset" title='Offset' data-type='const llvm::MachineOperand *' data-ref="557Offset">Offset</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="3321">3321</th><td>    <b>if</b> (<a class="local col7 ref" href="#557Offset" title='Offset' data-ref="557Offset">Offset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>) {</td></tr>
<tr><th id="3322">3322</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"subtarget does not support offsets in flat instructions"</q>;</td></tr>
<tr><th id="3323">3323</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3324">3324</th><td>    }</td></tr>
<tr><th id="3325">3325</th><td>  }</td></tr>
<tr><th id="3326">3326</th><td></td></tr>
<tr><th id="3327">3327</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>)) {</td></tr>
<tr><th id="3328">3328</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="558DimOp" title='DimOp' data-type='const llvm::MachineOperand *' data-ref="558DimOp">DimOp</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dim);</td></tr>
<tr><th id="3329">3329</th><td>    <b>if</b> (<a class="local col8 ref" href="#558DimOp" title='DimOp' data-ref="558DimOp">DimOp</a>) {</td></tr>
<tr><th id="3330">3330</th><td>      <em>int</em> <dfn class="local col9 decl" id="559VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="559VAddr0Idx">VAddr0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opcode,</td></tr>
<tr><th id="3331">3331</th><td>                                                 AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="3332">3332</th><td>      <em>int</em> <dfn class="local col0 decl" id="560SRsrcIdx" title='SRsrcIdx' data-type='int' data-ref="560SRsrcIdx">SRsrcIdx</dfn> = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc);</td></tr>
<tr><th id="3333">3333</th><td>      <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col1 decl" id="561Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="561Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col2 ref" href="#492Opcode" title='Opcode' data-ref="492Opcode">Opcode</a>);</td></tr>
<tr><th id="3334">3334</th><td>      <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="local col2 decl" id="562BaseOpcode" title='BaseOpcode' data-type='const AMDGPU::MIMGBaseOpcodeInfo *' data-ref="562BaseOpcode">BaseOpcode</dfn> =</td></tr>
<tr><th id="3335">3335</th><td>          <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col1 ref" href="#561Info" title='Info' data-ref="561Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="3336">3336</th><td>      <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo">MIMGDimInfo</a> *<dfn class="local col3 decl" id="563Dim" title='Dim' data-type='const AMDGPU::MIMGDimInfo *' data-ref="563Dim">Dim</dfn> =</td></tr>
<tr><th id="3337">3337</th><td>          <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" title='llvm::AMDGPU::getMIMGDimInfoByEncoding' data-ref="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh">getMIMGDimInfoByEncoding</a>(<a class="local col8 ref" href="#558DimOp" title='DimOp' data-ref="558DimOp">DimOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="3338">3338</th><td></td></tr>
<tr><th id="3339">3339</th><td>      <b>if</b> (!<a class="local col3 ref" href="#563Dim" title='Dim' data-ref="563Dim">Dim</a>) {</td></tr>
<tr><th id="3340">3340</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"dim is out of range"</q>;</td></tr>
<tr><th id="3341">3341</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3342">3342</th><td>      }</td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td>      <em>bool</em> <dfn class="local col4 decl" id="564IsNSA" title='IsNSA' data-type='bool' data-ref="564IsNSA">IsNSA</dfn> = <a class="local col0 ref" href="#560SRsrcIdx" title='SRsrcIdx' data-ref="560SRsrcIdx">SRsrcIdx</a> - <a class="local col9 ref" href="#559VAddr0Idx" title='VAddr0Idx' data-ref="559VAddr0Idx">VAddr0Idx</a> &gt; <var>1</var>;</td></tr>
<tr><th id="3345">3345</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="565AddrWords" title='AddrWords' data-type='unsigned int' data-ref="565AddrWords">AddrWords</dfn> = <a class="local col2 ref" href="#562BaseOpcode" title='BaseOpcode' data-ref="562BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs">NumExtraArgs</a> +</td></tr>
<tr><th id="3346">3346</th><td>                           (<a class="local col2 ref" href="#562BaseOpcode" title='BaseOpcode' data-ref="562BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients">Gradients</a> ? <a class="local col3 ref" href="#563Dim" title='Dim' data-ref="563Dim">Dim</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients">NumGradients</a> : <var>0</var>) +</td></tr>
<tr><th id="3347">3347</th><td>                           (<a class="local col2 ref" href="#562BaseOpcode" title='BaseOpcode' data-ref="562BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates">Coordinates</a> ? <a class="local col3 ref" href="#563Dim" title='Dim' data-ref="563Dim">Dim</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumCoords" title='llvm::AMDGPU::MIMGDimInfo::NumCoords' data-ref="llvm::AMDGPU::MIMGDimInfo::NumCoords">NumCoords</a> : <var>0</var>) +</td></tr>
<tr><th id="3348">3348</th><td>                           (<a class="local col2 ref" href="#562BaseOpcode" title='BaseOpcode' data-ref="562BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip">LodOrClampOrMip</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="3349">3349</th><td></td></tr>
<tr><th id="3350">3350</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="566VAddrWords" title='VAddrWords' data-type='unsigned int' data-ref="566VAddrWords">VAddrWords</dfn>;</td></tr>
<tr><th id="3351">3351</th><td>      <b>if</b> (<a class="local col4 ref" href="#564IsNSA" title='IsNSA' data-ref="564IsNSA">IsNSA</a>) {</td></tr>
<tr><th id="3352">3352</th><td>        <a class="local col6 ref" href="#566VAddrWords" title='VAddrWords' data-ref="566VAddrWords">VAddrWords</a> = <a class="local col0 ref" href="#560SRsrcIdx" title='SRsrcIdx' data-ref="560SRsrcIdx">SRsrcIdx</a> - <a class="local col9 ref" href="#559VAddr0Idx" title='VAddr0Idx' data-ref="559VAddr0Idx">VAddr0Idx</a>;</td></tr>
<tr><th id="3353">3353</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3354">3354</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="567RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="567RC">RC</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>, <a class="local col9 ref" href="#559VAddr0Idx" title='VAddr0Idx' data-ref="559VAddr0Idx">VAddr0Idx</a>);</td></tr>
<tr><th id="3355">3355</th><td>        <a class="local col6 ref" href="#566VAddrWords" title='VAddrWords' data-ref="566VAddrWords">VAddrWords</a> = <a class="local col4 ref" href="#494MRI" title='MRI' data-ref="494MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#567RC" title='RC' data-ref="567RC">RC</a>) / <var>32</var>;</td></tr>
<tr><th id="3356">3356</th><td>        <b>if</b> (<a class="local col5 ref" href="#565AddrWords" title='AddrWords' data-ref="565AddrWords">AddrWords</a> &gt; <var>8</var>)</td></tr>
<tr><th id="3357">3357</th><td>          <a class="local col5 ref" href="#565AddrWords" title='AddrWords' data-ref="565AddrWords">AddrWords</a> = <var>16</var>;</td></tr>
<tr><th id="3358">3358</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#565AddrWords" title='AddrWords' data-ref="565AddrWords">AddrWords</a> &gt; <var>4</var>)</td></tr>
<tr><th id="3359">3359</th><td>          <a class="local col5 ref" href="#565AddrWords" title='AddrWords' data-ref="565AddrWords">AddrWords</a> = <var>8</var>;</td></tr>
<tr><th id="3360">3360</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#565AddrWords" title='AddrWords' data-ref="565AddrWords">AddrWords</a> == <var>3</var> &amp;&amp; <a class="local col6 ref" href="#566VAddrWords" title='VAddrWords' data-ref="566VAddrWords">VAddrWords</a> == <var>4</var>) {</td></tr>
<tr><th id="3361">3361</th><td>          <i>// CodeGen uses the V4 variant of instructions for three addresses,</i></td></tr>
<tr><th id="3362">3362</th><td><i>          // because the selection DAG does not support non-power-of-two types.</i></td></tr>
<tr><th id="3363">3363</th><td>          <a class="local col5 ref" href="#565AddrWords" title='AddrWords' data-ref="565AddrWords">AddrWords</a> = <var>4</var>;</td></tr>
<tr><th id="3364">3364</th><td>        }</td></tr>
<tr><th id="3365">3365</th><td>      }</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td>      <b>if</b> (<a class="local col6 ref" href="#566VAddrWords" title='VAddrWords' data-ref="566VAddrWords">VAddrWords</a> != <a class="local col5 ref" href="#565AddrWords" title='AddrWords' data-ref="565AddrWords">AddrWords</a>) {</td></tr>
<tr><th id="3368">3368</th><td>        <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"bad vaddr size"</q>;</td></tr>
<tr><th id="3369">3369</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3370">3370</th><td>      }</td></tr>
<tr><th id="3371">3371</th><td>    }</td></tr>
<tr><th id="3372">3372</th><td>  }</td></tr>
<tr><th id="3373">3373</th><td></td></tr>
<tr><th id="3374">3374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="568DppCt" title='DppCt' data-type='const llvm::MachineOperand *' data-ref="568DppCt">DppCt</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dpp_ctrl);</td></tr>
<tr><th id="3375">3375</th><td>  <b>if</b> (<a class="local col8 ref" href="#568DppCt" title='DppCt' data-ref="568DppCt">DppCt</a>) {</td></tr>
<tr><th id="3376">3376</th><td>    <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::DPP</span>;</td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="569DC" title='DC' data-type='unsigned int' data-ref="569DC">DC</dfn> = <a class="local col8 ref" href="#568DppCt" title='DppCt' data-ref="568DppCt">DppCt</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3379">3379</th><td>    <b>if</b> (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> == <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED1" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED1' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED1">DPP_UNUSED1</a> || <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> == <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED2" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED2' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED2">DPP_UNUSED2</a> ||</td></tr>
<tr><th id="3380">3380</th><td>        <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> == <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED3" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED3' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED3">DPP_UNUSED3</a> || <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt; <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_LAST">DPP_LAST</a> ||</td></tr>
<tr><th id="3381">3381</th><td>        (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_FIRST">DPP_UNUSED4_FIRST</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_LAST">DPP_UNUSED4_LAST</a>) ||</td></tr>
<tr><th id="3382">3382</th><td>        (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_FIRST">DPP_UNUSED5_FIRST</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_LAST">DPP_UNUSED5_LAST</a>) ||</td></tr>
<tr><th id="3383">3383</th><td>        (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_FIRST">DPP_UNUSED6_FIRST</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_LAST">DPP_UNUSED6_LAST</a>) ||</td></tr>
<tr><th id="3384">3384</th><td>        (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_FIRST">DPP_UNUSED7_FIRST</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_LAST">DPP_UNUSED7_LAST</a>) ||</td></tr>
<tr><th id="3385">3385</th><td>        (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_FIRST">DPP_UNUSED8_FIRST</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_LAST">DPP_UNUSED8_LAST</a>)) {</td></tr>
<tr><th id="3386">3386</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value"</q>;</td></tr>
<tr><th id="3387">3387</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3388">3388</th><td>    }</td></tr>
<tr><th id="3389">3389</th><td>    <b>if</b> (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::WAVE_SHL1" title='llvm::AMDGPU::DPP::DppCtrl::WAVE_SHL1' data-ref="llvm::AMDGPU::DPP::DppCtrl::WAVE_SHL1">WAVE_SHL1</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::WAVE_ROR1" title='llvm::AMDGPU::DPP::DppCtrl::WAVE_ROR1' data-ref="llvm::AMDGPU::DPP::DppCtrl::WAVE_ROR1">WAVE_ROR1</a> &amp;&amp;</td></tr>
<tr><th id="3390">3390</th><td>        <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>) {</td></tr>
<tr><th id="3391">3391</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value: "</q></td></tr>
<tr><th id="3392">3392</th><td>                <q>"wavefront shifts are not supported on GFX10+"</q>;</td></tr>
<tr><th id="3393">3393</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3394">3394</th><td>    }</td></tr>
<tr><th id="3395">3395</th><td>    <b>if</b> (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::BCAST15" title='llvm::AMDGPU::DPP::DppCtrl::BCAST15' data-ref="llvm::AMDGPU::DPP::DppCtrl::BCAST15">BCAST15</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::BCAST31" title='llvm::AMDGPU::DPP::DppCtrl::BCAST31' data-ref="llvm::AMDGPU::DPP::DppCtrl::BCAST31">BCAST31</a> &amp;&amp;</td></tr>
<tr><th id="3396">3396</th><td>        <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>) {</td></tr>
<tr><th id="3397">3397</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value: "</q></td></tr>
<tr><th id="3398">3398</th><td>                <q>"broadcats are not supported on GFX10+"</q>;</td></tr>
<tr><th id="3399">3399</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3400">3400</th><td>    }</td></tr>
<tr><th id="3401">3401</th><td>    <b>if</b> (<a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &gt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_FIRST">ROW_SHARE_FIRST</a> &amp;&amp; <a class="local col9 ref" href="#569DC" title='DC' data-ref="569DC">DC</a> &lt;= <a class="type" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST">ROW_XMASK_LAST</a> &amp;&amp;</td></tr>
<tr><th id="3402">3402</th><td>        <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>) {</td></tr>
<tr><th id="3403">3403</th><td>      <a class="local col1 ref" href="#491ErrInfo" title='ErrInfo' data-ref="491ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid dpp_ctrl value: "</q></td></tr>
<tr><th id="3404">3404</th><td>                <q>"row_share and row_xmask are not supported before GFX10"</q>;</td></tr>
<tr><th id="3405">3405</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3406">3406</th><td>    }</td></tr>
<tr><th id="3407">3407</th><td>  }</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3410">3410</th><td>}</td></tr>
<tr><th id="3411">3411</th><td></td></tr>
<tr><th id="3412">3412</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getVALUOp' data-ref="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE">getVALUOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="570MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="570MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3413">3413</th><td>  <b>switch</b> (<a class="local col0 ref" href="#570MI" title='MI' data-ref="570MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3414">3414</th><td>  <b>default</b>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::AMDGPU&apos;">INSTRUCTION_LIST_END</span>;</td></tr>
<tr><th id="3415">3415</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>;</td></tr>
<tr><th id="3416">3416</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>;</td></tr>
<tr><th id="3417">3417</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::AMDGPU&apos;">PHI</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::AMDGPU&apos;">PHI</span>;</td></tr>
<tr><th id="3418">3418</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">INSERT_SUBREG</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">INSERT_SUBREG</span>;</td></tr>
<tr><th id="3419">3419</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;WQM&apos; in namespace &apos;llvm::AMDGPU&apos;">WQM</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;WQM&apos; in namespace &apos;llvm::AMDGPU&apos;">WQM</span>;</td></tr>
<tr><th id="3420">3420</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">WWM</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">WWM</span>;</td></tr>
<tr><th id="3421">3421</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>:</td></tr>
<tr><th id="3422">3422</th><td>    <b>return</b> MI.getOperand(<var>1</var>).isReg() ?</td></tr>
<tr><th id="3423">3423</th><td>           AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span> : AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="3424">3424</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span>:</td></tr>
<tr><th id="3425">3425</th><td>    <b>return</b> ST.hasAddNoCarry() ? AMDGPU::<span class='error' title="no member named &apos;V_ADD_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_U32_e64</span> : AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e32</span>;</td></tr>
<tr><th id="3426">3426</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ADDC_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDC_U32</span>:</td></tr>
<tr><th id="3427">3427</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_ADDC_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADDC_U32_e32</span>;</td></tr>
<tr><th id="3428">3428</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SUB_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_I32</span>:</td></tr>
<tr><th id="3429">3429</th><td>    <b>return</b> ST.hasAddNoCarry() ? AMDGPU::<span class='error' title="no member named &apos;V_SUB_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_U32_e64</span> : AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e32</span>;</td></tr>
<tr><th id="3430">3430</th><td>    <i>// FIXME: These are not consistently handled, and selected when the carry is</i></td></tr>
<tr><th id="3431">3431</th><td><i>    // used.</i></td></tr>
<tr><th id="3432">3432</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>:</td></tr>
<tr><th id="3433">3433</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e32</span>;</td></tr>
<tr><th id="3434">3434</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SUB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U32</span>:</td></tr>
<tr><th id="3435">3435</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e32</span>;</td></tr>
<tr><th id="3436">3436</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SUBB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUBB_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_SUBB_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUBB_U32_e32</span>;</td></tr>
<tr><th id="3437">3437</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MUL_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MUL_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_MUL_LO_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_LO_U32</span>;</td></tr>
<tr><th id="3438">3438</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MUL_HI_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MUL_HI_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_MUL_HI_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_HI_U32</span>;</td></tr>
<tr><th id="3439">3439</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MUL_HI_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MUL_HI_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_MUL_HI_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_HI_I32</span>;</td></tr>
<tr><th id="3440">3440</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e64</span>;</td></tr>
<tr><th id="3441">3441</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_OR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_OR_B32_e64</span>;</td></tr>
<tr><th id="3442">3442</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_XOR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_XOR_B32_e64</span>;</td></tr>
<tr><th id="3443">3443</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XNOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XNOR_B32</span>:</td></tr>
<tr><th id="3444">3444</th><td>    <b>return</b> ST.hasDLInsts() ? AMDGPU::<span class='error' title="no member named &apos;V_XNOR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_XNOR_B32_e64</span> : AMDGPU::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::AMDGPU&apos;">INSTRUCTION_LIST_END</span>;</td></tr>
<tr><th id="3445">3445</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MIN_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MIN_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_MIN_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MIN_I32_e64</span>;</td></tr>
<tr><th id="3446">3446</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MIN_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MIN_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_MIN_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MIN_U32_e64</span>;</td></tr>
<tr><th id="3447">3447</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MAX_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MAX_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_MAX_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAX_I32_e64</span>;</td></tr>
<tr><th id="3448">3448</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MAX_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MAX_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_MAX_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAX_U32_e64</span>;</td></tr>
<tr><th id="3449">3449</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ASHR_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ASHR_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHR_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHR_I32_e32</span>;</td></tr>
<tr><th id="3450">3450</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ASHR_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ASHR_I64</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHR_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHR_I64</span>;</td></tr>
<tr><th id="3451">3451</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHL_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHL_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHL_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHL_B32_e32</span>;</td></tr>
<tr><th id="3452">3452</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHL_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHL_B64</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHL_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHL_B64</span>;</td></tr>
<tr><th id="3453">3453</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHR_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHR_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHR_B32_e32</span>;</td></tr>
<tr><th id="3454">3454</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHR_B64</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHR_B64</span>;</td></tr>
<tr><th id="3455">3455</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SEXT_I32_I8&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SEXT_I32_I8</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_BFE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_I32</span>;</td></tr>
<tr><th id="3456">3456</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SEXT_I32_I16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SEXT_I32_I16</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_BFE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_I32</span>;</td></tr>
<tr><th id="3457">3457</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BFE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_BFE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_U32</span>;</td></tr>
<tr><th id="3458">3458</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BFE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_BFE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_I32</span>;</td></tr>
<tr><th id="3459">3459</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BFM_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFM_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_BFM_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFM_B32_e64</span>;</td></tr>
<tr><th id="3460">3460</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BREV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BREV_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_BFREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFREV_B32_e32</span>;</td></tr>
<tr><th id="3461">3461</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_NOT_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOT_B32_e32</span>;</td></tr>
<tr><th id="3462">3462</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NOT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B64</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_NOT_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOT_B32_e32</span>;</td></tr>
<tr><th id="3463">3463</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_EQ_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_EQ_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_I32_e32</span>;</td></tr>
<tr><th id="3464">3464</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_LG_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LG_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_I32_e32</span>;</td></tr>
<tr><th id="3465">3465</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_GT_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_GT_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_GT_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_GT_I32_e32</span>;</td></tr>
<tr><th id="3466">3466</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_GE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_GE_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_GE_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_GE_I32_e32</span>;</td></tr>
<tr><th id="3467">3467</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_LT_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LT_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_LT_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_LT_I32_e32</span>;</td></tr>
<tr><th id="3468">3468</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_LE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LE_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_LE_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_LE_I32_e32</span>;</td></tr>
<tr><th id="3469">3469</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_EQ_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_EQ_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U32_e32</span>;</td></tr>
<tr><th id="3470">3470</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_LG_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LG_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_U32_e32</span>;</td></tr>
<tr><th id="3471">3471</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_GT_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_GT_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_GT_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_GT_U32_e32</span>;</td></tr>
<tr><th id="3472">3472</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_GE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_GE_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_GE_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_GE_U32_e32</span>;</td></tr>
<tr><th id="3473">3473</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_LT_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LT_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_LT_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_LT_U32_e32</span>;</td></tr>
<tr><th id="3474">3474</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_LE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LE_U32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_LE_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_LE_U32_e32</span>;</td></tr>
<tr><th id="3475">3475</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_EQ_U64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_EQ_U64</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U64_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U64_e32</span>;</td></tr>
<tr><th id="3476">3476</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CMP_LG_U64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMP_LG_U64</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_U64_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_U64_e32</span>;</td></tr>
<tr><th id="3477">3477</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BCNT1_I32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BCNT1_I32_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_BCNT_U32_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BCNT_U32_B32_e64</span>;</td></tr>
<tr><th id="3478">3478</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_FF1_I32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_FF1_I32_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_FFBL_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FFBL_B32_e32</span>;</td></tr>
<tr><th id="3479">3479</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_FLBIT_I32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_FLBIT_I32_B32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_FFBH_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FFBH_U32_e32</span>;</td></tr>
<tr><th id="3480">3480</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_FLBIT_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_FLBIT_I32</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;V_FFBH_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FFBH_I32_e64</span>;</td></tr>
<tr><th id="3481">3481</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC0&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC0</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span>;</td></tr>
<tr><th id="3482">3482</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC1&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC1</span>: <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCNZ</span>;</td></tr>
<tr><th id="3483">3483</th><td>  }</td></tr>
<tr><th id="3484">3484</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected scalar opcode without corresponding vector one!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 3485)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="3485">3485</th><td>      <q>"Unexpected scalar opcode without corresponding vector one!"</q>);</td></tr>
<tr><th id="3486">3486</th><td>}</td></tr>
<tr><th id="3487">3487</th><td></td></tr>
<tr><th id="3488">3488</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="571MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="571MI">MI</dfn>,</td></tr>
<tr><th id="3489">3489</th><td>                                                      <em>unsigned</em> <dfn class="local col2 decl" id="572OpNo" title='OpNo' data-type='unsigned int' data-ref="572OpNo">OpNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="3490">3490</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="573MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="573MRI">MRI</dfn> = <a class="local col1 ref" href="#571MI" title='MI' data-ref="571MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3491">3491</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="574Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="574Desc">Desc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode());</td></tr>
<tr><th id="3492">3492</th><td>  <b>if</b> (<a class="local col1 ref" href="#571MI" title='MI' data-ref="571MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE" title='llvm::MachineInstr::isVariadic' data-ref="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE">isVariadic</a>() || <a class="local col2 ref" href="#572OpNo" title='OpNo' data-ref="572OpNo">OpNo</a> &gt;= <a class="local col4 ref" href="#574Desc" title='Desc' data-ref="574Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() ||</td></tr>
<tr><th id="3493">3493</th><td>      <a class="local col4 ref" href="#574Desc" title='Desc' data-ref="574Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#572OpNo" title='OpNo' data-ref="572OpNo">OpNo</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a> == -<var>1</var>) {</td></tr>
<tr><th id="3494">3494</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="575Reg" title='Reg' data-type='unsigned int' data-ref="575Reg">Reg</dfn> = <a class="local col1 ref" href="#571MI" title='MI' data-ref="571MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#572OpNo" title='OpNo' data-ref="572OpNo">OpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3495">3495</th><td></td></tr>
<tr><th id="3496">3496</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#575Reg" title='Reg' data-ref="575Reg">Reg</a>))</td></tr>
<tr><th id="3497">3497</th><td>      <b>return</b> <a class="local col3 ref" href="#573MRI" title='MRI' data-ref="573MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#575Reg" title='Reg' data-ref="575Reg">Reg</a>);</td></tr>
<tr><th id="3498">3498</th><td>    <b>return</b> RI.getPhysRegClass(Reg);</td></tr>
<tr><th id="3499">3499</th><td>  }</td></tr>
<tr><th id="3500">3500</th><td></td></tr>
<tr><th id="3501">3501</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="576RCID" title='RCID' data-type='unsigned int' data-ref="576RCID">RCID</dfn> = <a class="local col4 ref" href="#574Desc" title='Desc' data-ref="574Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#572OpNo" title='OpNo' data-ref="572OpNo">OpNo</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="3502">3502</th><td>  <b>return</b> RI.getRegClass(RCID);</td></tr>
<tr><th id="3503">3503</th><td>}</td></tr>
<tr><th id="3504">3504</th><td></td></tr>
<tr><th id="3505">3505</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="577MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="577MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="578OpIdx" title='OpIdx' data-type='unsigned int' data-ref="578OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="3506">3506</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="579I" title='I' data-type='MachineBasicBlock::iterator' data-ref="579I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#577MI" title='MI' data-ref="577MI">MI</a>;</td></tr>
<tr><th id="3507">3507</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="580MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="580MBB">MBB</dfn> = <a class="local col7 ref" href="#577MI" title='MI' data-ref="577MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3508">3508</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="581MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="581MO">MO</dfn> = <a class="local col7 ref" href="#577MI" title='MI' data-ref="577MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#578OpIdx" title='OpIdx' data-ref="578OpIdx">OpIdx</a>);</td></tr>
<tr><th id="3509">3509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="582MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="582MRI">MRI</dfn> = <a class="local col0 ref" href="#580MBB" title='MBB' data-ref="580MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3510">3510</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="583TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="583TRI">TRI</dfn> =</td></tr>
<tr><th id="3511">3511</th><td>      <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::SIRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIRegisterInfo*&gt;(MRI.getTargetRegisterInfo());</td></tr>
<tr><th id="3512">3512</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="584RCID" title='RCID' data-type='unsigned int' data-ref="584RCID">RCID</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode()).OpInfo[OpIdx].RegClass;</td></tr>
<tr><th id="3513">3513</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="585RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="585RC">RC</dfn> = RI.getRegClass(RCID);</td></tr>
<tr><th id="3514">3514</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="586Size" title='Size' data-type='unsigned int' data-ref="586Size">Size</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*RC);</td></tr>
<tr><th id="3515">3515</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="587Opcode" title='Opcode' data-type='unsigned int' data-ref="587Opcode">Opcode</dfn> = (Size == <var>64</var>) ? AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span> : AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="3516">3516</th><td>  <b>if</b> (MO.isReg())</td></tr>
<tr><th id="3517">3517</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>;</td></tr>
<tr><th id="3518">3518</th><td>  <b>else</b> <b>if</b> (RI.isSGPRClass(RC))</td></tr>
<tr><th id="3519">3519</th><td>    Opcode = (Size == <var>64</var>) ? AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span> : AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>;</td></tr>
<tr><th id="3520">3520</th><td></td></tr>
<tr><th id="3521">3521</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="588VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="588VRC">VRC</dfn> = RI.getEquivalentVGPRClass(RC);</td></tr>
<tr><th id="3522">3522</th><td>  <b>if</b> (RI.getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>, VRC))</td></tr>
<tr><th id="3523">3523</th><td>    VRC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>;</td></tr>
<tr><th id="3524">3524</th><td>  <b>else</b></td></tr>
<tr><th id="3525">3525</th><td>    VRC = &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="3526">3526</th><td></td></tr>
<tr><th id="3527">3527</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="589Reg" title='Reg' data-type='unsigned int' data-ref="589Reg">Reg</dfn> = <a class="local col2 ref" href="#582MRI" title='MRI' data-ref="582MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#588VRC" title='VRC' data-ref="588VRC">VRC</a>);</td></tr>
<tr><th id="3528">3528</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="590DL" title='DL' data-type='llvm::DebugLoc' data-ref="590DL">DL</dfn> = <a class="local col0 ref" href="#580MBB" title='MBB' data-ref="580MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#579I" title='I' data-ref="579I">I</a>);</td></tr>
<tr><th id="3529">3529</th><td>  BuildMI(*MI.getParent(), I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), Reg).add(MO);</td></tr>
<tr><th id="3530">3530</th><td>  <a class="local col1 ref" href="#581MO" title='MO' data-ref="581MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col9 ref" href="#589Reg" title='Reg' data-ref="589Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="3531">3531</th><td>}</td></tr>
<tr><th id="3532">3532</th><td></td></tr>
<tr><th id="3533">3533</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" title='llvm::SIInstrInfo::buildExtractSubReg' data-ref="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240">buildExtractSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="591MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="591MI">MI</dfn>,</td></tr>
<tr><th id="3534">3534</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="592MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="592MRI">MRI</dfn>,</td></tr>
<tr><th id="3535">3535</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="593SuperReg" title='SuperReg' data-type='llvm::MachineOperand &amp;' data-ref="593SuperReg">SuperReg</dfn>,</td></tr>
<tr><th id="3536">3536</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="594SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="594SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="3537">3537</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="595SubIdx" title='SubIdx' data-type='unsigned int' data-ref="595SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="3538">3538</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="596SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="596SubRC">SubRC</dfn>)</td></tr>
<tr><th id="3539">3539</th><td>                                         <em>const</em> {</td></tr>
<tr><th id="3540">3540</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="597MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="597MBB">MBB</dfn> = <a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3541">3541</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="598DL" title='DL' data-type='llvm::DebugLoc' data-ref="598DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3542">3542</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="599SubReg" title='SubReg' data-type='unsigned int' data-ref="599SubReg">SubReg</dfn> = <a class="local col2 ref" href="#592MRI" title='MRI' data-ref="592MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#596SubRC" title='SubRC' data-ref="596SubRC">SubRC</a>);</td></tr>
<tr><th id="3543">3543</th><td></td></tr>
<tr><th id="3544">3544</th><td>  <b>if</b> (SuperReg.getSubReg() == AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>) {</td></tr>
<tr><th id="3545">3545</th><td>    BuildMI(*MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::COPY), SubReg)</td></tr>
<tr><th id="3546">3546</th><td>      .addReg(SuperReg.getReg(), <var>0</var>, SubIdx);</td></tr>
<tr><th id="3547">3547</th><td>    <b>return</b> <a class="local col9 ref" href="#599SubReg" title='SubReg' data-ref="599SubReg">SubReg</a>;</td></tr>
<tr><th id="3548">3548</th><td>  }</td></tr>
<tr><th id="3549">3549</th><td></td></tr>
<tr><th id="3550">3550</th><td>  <i>// Just in case the super register is itself a sub-register, copy it to a new</i></td></tr>
<tr><th id="3551">3551</th><td><i>  // value so we don't need to worry about merging its subreg index with the</i></td></tr>
<tr><th id="3552">3552</th><td><i>  // SubIdx passed to this function. The register coalescer should be able to</i></td></tr>
<tr><th id="3553">3553</th><td><i>  // eliminate this extra copy.</i></td></tr>
<tr><th id="3554">3554</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="600NewSuperReg" title='NewSuperReg' data-type='unsigned int' data-ref="600NewSuperReg">NewSuperReg</dfn> = <a class="local col2 ref" href="#592MRI" title='MRI' data-ref="592MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#594SuperRC" title='SuperRC' data-ref="594SuperRC">SuperRC</a>);</td></tr>
<tr><th id="3555">3555</th><td></td></tr>
<tr><th id="3556">3556</th><td>  BuildMI(*MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::COPY), NewSuperReg)</td></tr>
<tr><th id="3557">3557</th><td>    .addReg(SuperReg.getReg(), <var>0</var>, SuperReg.getSubReg());</td></tr>
<tr><th id="3558">3558</th><td></td></tr>
<tr><th id="3559">3559</th><td>  BuildMI(*MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::COPY), SubReg)</td></tr>
<tr><th id="3560">3560</th><td>    .addReg(NewSuperReg, <var>0</var>, SubIdx);</td></tr>
<tr><th id="3561">3561</th><td></td></tr>
<tr><th id="3562">3562</th><td>  <b>return</b> <a class="local col9 ref" href="#599SubReg" title='SubReg' data-ref="599SubReg">SubReg</a>;</td></tr>
<tr><th id="3563">3563</th><td>}</td></tr>
<tr><th id="3564">3564</th><td></td></tr>
<tr><th id="3565">3565</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</dfn>(</td></tr>
<tr><th id="3566">3566</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="601MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="601MII">MII</dfn>,</td></tr>
<tr><th id="3567">3567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="602MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="602MRI">MRI</dfn>,</td></tr>
<tr><th id="3568">3568</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="603Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="603Op">Op</dfn>,</td></tr>
<tr><th id="3569">3569</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="604SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="604SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="3570">3570</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="605SubIdx" title='SubIdx' data-type='unsigned int' data-ref="605SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="3571">3571</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="606SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="606SubRC">SubRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="3572">3572</th><td>  <b>if</b> (<a class="local col3 ref" href="#603Op" title='Op' data-ref="603Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="3573">3573</th><td>    <b>if</b> (SubIdx == AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="3574">3574</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col3 ref" href="#603Op" title='Op' data-ref="603Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="3575">3575</th><td>    <b>if</b> (SubIdx == AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="3576">3576</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col3 ref" href="#603Op" title='Op' data-ref="603Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;&gt; <var>32</var>));</td></tr>
<tr><th id="3577">3577</th><td></td></tr>
<tr><th id="3578">3578</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled register index for immediate&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 3578)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled register index for immediate"</q>);</td></tr>
<tr><th id="3579">3579</th><td>  }</td></tr>
<tr><th id="3580">3580</th><td></td></tr>
<tr><th id="3581">3581</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="607SubReg" title='SubReg' data-type='unsigned int' data-ref="607SubReg">SubReg</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" title='llvm::SIInstrInfo::buildExtractSubReg' data-ref="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240">buildExtractSubReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#601MII" title='MII' data-ref="601MII">MII</a>, <span class='refarg'><a class="local col2 ref" href="#602MRI" title='MRI' data-ref="602MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#603Op" title='Op' data-ref="603Op">Op</a></span>, <a class="local col4 ref" href="#604SuperRC" title='SuperRC' data-ref="604SuperRC">SuperRC</a>,</td></tr>
<tr><th id="3582">3582</th><td>                                       <a class="local col5 ref" href="#605SubIdx" title='SubIdx' data-ref="605SubIdx">SubIdx</a>, <a class="local col6 ref" href="#606SubRC" title='SubRC' data-ref="606SubRC">SubRC</a>);</td></tr>
<tr><th id="3583">3583</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col7 ref" href="#607SubReg" title='SubReg' data-ref="607SubReg">SubReg</a>, <b>false</b>);</td></tr>
<tr><th id="3584">3584</th><td>}</td></tr>
<tr><th id="3585">3585</th><td></td></tr>
<tr><th id="3586">3586</th><td><i>// Change the order of operands from (0, 1, 2) to (0, 2, 1)</i></td></tr>
<tr><th id="3587">3587</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="608Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="608Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="3588">3588</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getNumExplicitOperands() == 3) ? void (0) : __assert_fail (&quot;Inst.getNumExplicitOperands() == 3&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 3588, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#608Inst" title='Inst' data-ref="608Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>3</var>);</td></tr>
<tr><th id="3589">3589</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="609Op1" title='Op1' data-type='llvm::MachineOperand' data-ref="609Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col8 ref" href="#608Inst" title='Inst' data-ref="608Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3590">3590</th><td>  <a class="local col8 ref" href="#608Inst" title='Inst' data-ref="608Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3591">3591</th><td>  <a class="local col8 ref" href="#608Inst" title='Inst' data-ref="608Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col9 ref" href="#609Op1" title='Op1' data-ref="609Op1">Op1</a>);</td></tr>
<tr><th id="3592">3592</th><td>}</td></tr>
<tr><th id="3593">3593</th><td></td></tr>
<tr><th id="3594">3594</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="610MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="610MRI">MRI</dfn>,</td></tr>
<tr><th id="3595">3595</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col1 decl" id="611OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="611OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="3596">3596</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="612MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="612MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="3597">3597</th><td>  <b>if</b> (!<a class="local col2 ref" href="#612MO" title='MO' data-ref="612MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3598">3598</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3599">3599</th><td></td></tr>
<tr><th id="3600">3600</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="613Reg" title='Reg' data-type='unsigned int' data-ref="613Reg">Reg</dfn> = <a class="local col2 ref" href="#612MO" title='MO' data-ref="612MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3601">3601</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="614RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="614RC">RC</dfn> =</td></tr>
<tr><th id="3602">3602</th><td>    TargetRegisterInfo::isVirtualRegister(Reg) ?</td></tr>
<tr><th id="3603">3603</th><td>    MRI.getRegClass(Reg) :</td></tr>
<tr><th id="3604">3604</th><td>    RI.getPhysRegClass(Reg);</td></tr>
<tr><th id="3605">3605</th><td></td></tr>
<tr><th id="3606">3606</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="615TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="615TRI">TRI</dfn> =</td></tr>
<tr><th id="3607">3607</th><td>      <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::SIRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIRegisterInfo*&gt;(MRI.getTargetRegisterInfo());</td></tr>
<tr><th id="3608">3608</th><td>  <a class="local col4 ref" href="#614RC" title='RC' data-ref="614RC">RC</a> = <a class="local col5 ref" href="#615TRI" title='TRI' data-ref="615TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col4 ref" href="#614RC" title='RC' data-ref="614RC">RC</a>, <a class="local col2 ref" href="#612MO" title='MO' data-ref="612MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="3609">3609</th><td></td></tr>
<tr><th id="3610">3610</th><td>  <i>// In order to be legal, the common sub-class must be equal to the</i></td></tr>
<tr><th id="3611">3611</th><td><i>  // class of the current operand.  For example:</i></td></tr>
<tr><th id="3612">3612</th><td><i>  //</i></td></tr>
<tr><th id="3613">3613</th><td><i>  // v_mov_b32 s0 ; Operand defined as vsrc_b32</i></td></tr>
<tr><th id="3614">3614</th><td><i>  //              ; RI.getCommonSubClass(s0,vsrc_b32) = sgpr ; LEGAL</i></td></tr>
<tr><th id="3615">3615</th><td><i>  //</i></td></tr>
<tr><th id="3616">3616</th><td><i>  // s_sendmsg 0, s0 ; Operand defined as m0reg</i></td></tr>
<tr><th id="3617">3617</th><td><i>  //                 ; RI.getCommonSubClass(s0,m0reg) = m0reg ; NOT LEGAL</i></td></tr>
<tr><th id="3618">3618</th><td></td></tr>
<tr><th id="3619">3619</th><td>  <b>return</b> RI.getCommonSubClass(RC, RI.getRegClass(OpInfo.RegClass)) == RC;</td></tr>
<tr><th id="3620">3620</th><td>}</td></tr>
<tr><th id="3621">3621</th><td></td></tr>
<tr><th id="3622">3622</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalVSrcOperand' data-ref="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalVSrcOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="616MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="616MRI">MRI</dfn>,</td></tr>
<tr><th id="3623">3623</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col7 decl" id="617OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="617OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="3624">3624</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="618MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="618MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="3625">3625</th><td>  <b>if</b> (<a class="local col8 ref" href="#618MO" title='MO' data-ref="618MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3626">3626</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col6 ref" href="#616MRI" title='MRI' data-ref="616MRI">MRI</a>, <a class="local col7 ref" href="#617OpInfo" title='OpInfo' data-ref="617OpInfo">OpInfo</a>, <a class="local col8 ref" href="#618MO" title='MO' data-ref="618MO">MO</a>);</td></tr>
<tr><th id="3627">3627</th><td></td></tr>
<tr><th id="3628">3628</th><td>  <i>// Handle non-register types that are treated like immediates.</i></td></tr>
<tr><th id="3629">3629</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() || MO.isTargetIndex() || MO.isFI()) ? void (0) : __assert_fail (&quot;MO.isImm() || MO.isTargetIndex() || MO.isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 3629, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#618MO" title='MO' data-ref="618MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col8 ref" href="#618MO" title='MO' data-ref="618MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>() || <a class="local col8 ref" href="#618MO" title='MO' data-ref="618MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="3630">3630</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3631">3631</th><td>}</td></tr>
<tr><th id="3632">3632</th><td></td></tr>
<tr><th id="3633">3633</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="619MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="619MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="620OpIdx" title='OpIdx' data-type='unsigned int' data-ref="620OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="3634">3634</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="621MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="621MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="3635">3635</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="622MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="622MF">MF</dfn> = *<a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3636">3636</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="623MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="623MRI">MRI</dfn> = <a class="local col2 ref" href="#622MF" title='MF' data-ref="622MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3637">3637</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="624InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="624InstDesc">InstDesc</dfn> = <a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3638">3638</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col5 decl" id="625OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="625OpInfo">OpInfo</dfn> = <a class="local col4 ref" href="#624InstDesc" title='InstDesc' data-ref="624InstDesc">InstDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col0 ref" href="#620OpIdx" title='OpIdx' data-ref="620OpIdx">OpIdx</a>];</td></tr>
<tr><th id="3639">3639</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="626ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="626ST">ST</dfn> = <a class="local col2 ref" href="#622MF" title='MF' data-ref="622MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="3640">3640</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="627DefinedRC" title='DefinedRC' data-type='const llvm::TargetRegisterClass *' data-ref="627DefinedRC">DefinedRC</dfn> =</td></tr>
<tr><th id="3641">3641</th><td>      OpInfo.RegClass != -<var>1</var> ? RI.getRegClass(OpInfo.RegClass) : <b>nullptr</b>;</td></tr>
<tr><th id="3642">3642</th><td>  <b>if</b> (!<a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>)</td></tr>
<tr><th id="3643">3643</th><td>    <a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a> = &amp;<a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#620OpIdx" title='OpIdx' data-ref="620OpIdx">OpIdx</a>);</td></tr>
<tr><th id="3644">3644</th><td></td></tr>
<tr><th id="3645">3645</th><td>  <em>int</em> <dfn class="local col8 decl" id="628ConstantBusLimit" title='ConstantBusLimit' data-type='int' data-ref="628ConstantBusLimit">ConstantBusLimit</dfn> = <a class="local col6 ref" href="#626ST" title='ST' data-ref="626ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="3646">3646</th><td>  <em>int</em> <dfn class="local col9 decl" id="629VOP3LiteralLimit" title='VOP3LiteralLimit' data-type='int' data-ref="629VOP3LiteralLimit">VOP3LiteralLimit</dfn> = <a class="local col6 ref" href="#626ST" title='ST' data-ref="626ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>() ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="3647">3647</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(<a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</a>(<a class="local col3 ref" href="#623MRI" title='MRI' data-ref="623MRI">MRI</a>, *<a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>, <a class="local col5 ref" href="#625OpInfo" title='OpInfo' data-ref="625OpInfo">OpInfo</a>)) {</td></tr>
<tr><th id="3648">3648</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(*<a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>, <a class="local col5 ref" href="#625OpInfo" title='OpInfo' data-ref="625OpInfo">OpInfo</a>) &amp;&amp; !<a class="local col9 ref" href="#629VOP3LiteralLimit" title='VOP3LiteralLimit' data-ref="629VOP3LiteralLimit">VOP3LiteralLimit</a>--)</td></tr>
<tr><th id="3649">3649</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3650">3650</th><td></td></tr>
<tr><th id="3651">3651</th><td>    SmallDenseSet&lt;<span class='error' title="use of undeclared identifier &apos;RegSubRegPair&apos;">RegSubRegPair</span>&gt; SGPRsUsed;</td></tr>
<tr><th id="3652">3652</th><td>    <b>if</b> (MO-&gt;isReg())</td></tr>
<tr><th id="3653">3653</th><td>      <span class='error' title="use of undeclared identifier &apos;SGPRsUsed&apos;">SGPRsUsed</span>.insert(<span class='error' title="use of undeclared identifier &apos;RegSubRegPair&apos;">RegSubRegPair</span>(MO-&gt;getReg(), MO-&gt;getSubReg()));</td></tr>
<tr><th id="3654">3654</th><td></td></tr>
<tr><th id="3655">3655</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="630i" title='i' data-type='unsigned int' data-ref="630i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="631e" title='e' data-type='unsigned int' data-ref="631e">e</dfn> = <a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#630i" title='i' data-ref="630i">i</a> != <a class="local col1 ref" href="#631e" title='e' data-ref="631e">e</a>; ++<a class="local col0 ref" href="#630i" title='i' data-ref="630i">i</a>) {</td></tr>
<tr><th id="3656">3656</th><td>      <b>if</b> (<a class="local col0 ref" href="#630i" title='i' data-ref="630i">i</a> == <a class="local col0 ref" href="#620OpIdx" title='OpIdx' data-ref="620OpIdx">OpIdx</a>)</td></tr>
<tr><th id="3657">3657</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3658">3658</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="632Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="632Op">Op</dfn> = <a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#630i" title='i' data-ref="630i">i</a>);</td></tr>
<tr><th id="3659">3659</th><td>      <b>if</b> (<a class="local col2 ref" href="#632Op" title='Op' data-ref="632Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3660">3660</th><td>        <span class='error' title="unknown type name &apos;RegSubRegPair&apos;">RegSubRegPair</span> <dfn class="local col3 decl" id="633SGPR" title='SGPR' data-type='int' data-ref="633SGPR">SGPR</dfn>(Op.getReg(), Op.getSubReg());</td></tr>
<tr><th id="3661">3661</th><td>        <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;SGPRsUsed&apos;">SGPRsUsed</span>.count(SGPR) &amp;&amp;</td></tr>
<tr><th id="3662">3662</th><td>            usesConstantBus(MRI, Op, InstDesc.OpInfo[i])) {</td></tr>
<tr><th id="3663">3663</th><td>          <b>if</b> (--<a class="local col8 ref" href="#628ConstantBusLimit" title='ConstantBusLimit' data-ref="628ConstantBusLimit">ConstantBusLimit</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3664">3664</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3665">3665</th><td>          <span class='error' title="use of undeclared identifier &apos;SGPRsUsed&apos;">SGPRsUsed</span>.insert(SGPR);</td></tr>
<tr><th id="3666">3666</th><td>        }</td></tr>
<tr><th id="3667">3667</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#624InstDesc" title='InstDesc' data-ref="624InstDesc">InstDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col0 ref" href="#630i" title='i' data-ref="630i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_KIMM32" title='llvm::AMDGPU::OperandType::OPERAND_KIMM32' data-ref="llvm::AMDGPU::OperandType::OPERAND_KIMM32">OPERAND_KIMM32</a>) {</td></tr>
<tr><th id="3668">3668</th><td>        <b>if</b> (--<a class="local col8 ref" href="#628ConstantBusLimit" title='ConstantBusLimit' data-ref="628ConstantBusLimit">ConstantBusLimit</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3669">3669</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3670">3670</th><td>      } <b>else</b> <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>) &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</a>(<a class="local col4 ref" href="#624InstDesc" title='InstDesc' data-ref="624InstDesc">InstDesc</a>, <a class="local col0 ref" href="#630i" title='i' data-ref="630i">i</a>) &amp;&amp;</td></tr>
<tr><th id="3671">3671</th><td>                 <a class="member" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col2 ref" href="#632Op" title='Op' data-ref="632Op">Op</a>, <a class="local col4 ref" href="#624InstDesc" title='InstDesc' data-ref="624InstDesc">InstDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col0 ref" href="#630i" title='i' data-ref="630i">i</a>])) {</td></tr>
<tr><th id="3672">3672</th><td>        <b>if</b> (!<a class="local col9 ref" href="#629VOP3LiteralLimit" title='VOP3LiteralLimit' data-ref="629VOP3LiteralLimit">VOP3LiteralLimit</a>--)</td></tr>
<tr><th id="3673">3673</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3674">3674</th><td>        <b>if</b> (--<a class="local col8 ref" href="#628ConstantBusLimit" title='ConstantBusLimit' data-ref="628ConstantBusLimit">ConstantBusLimit</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3675">3675</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3676">3676</th><td>      }</td></tr>
<tr><th id="3677">3677</th><td>    }</td></tr>
<tr><th id="3678">3678</th><td>  }</td></tr>
<tr><th id="3679">3679</th><td></td></tr>
<tr><th id="3680">3680</th><td>  <b>if</b> (<a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3681">3681</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefinedRC) ? void (0) : __assert_fail (&quot;DefinedRC&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 3681, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#627DefinedRC" title='DefinedRC' data-ref="627DefinedRC">DefinedRC</a>);</td></tr>
<tr><th id="3682">3682</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col3 ref" href="#623MRI" title='MRI' data-ref="623MRI">MRI</a>, <a class="local col5 ref" href="#625OpInfo" title='OpInfo' data-ref="625OpInfo">OpInfo</a>, *<a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>);</td></tr>
<tr><th id="3683">3683</th><td>  }</td></tr>
<tr><th id="3684">3684</th><td></td></tr>
<tr><th id="3685">3685</th><td>  <i>// Handle non-register types that are treated like immediates.</i></td></tr>
<tr><th id="3686">3686</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO-&gt;isImm() || MO-&gt;isTargetIndex() || MO-&gt;isFI()) ? void (0) : __assert_fail (&quot;MO-&gt;isImm() || MO-&gt;isTargetIndex() || MO-&gt;isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 3686, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>() || <a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="3687">3687</th><td></td></tr>
<tr><th id="3688">3688</th><td>  <b>if</b> (!<a class="local col7 ref" href="#627DefinedRC" title='DefinedRC' data-ref="627DefinedRC">DefinedRC</a>) {</td></tr>
<tr><th id="3689">3689</th><td>    <i>// This operand expects an immediate.</i></td></tr>
<tr><th id="3690">3690</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3691">3691</th><td>  }</td></tr>
<tr><th id="3692">3692</th><td></td></tr>
<tr><th id="3693">3693</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</a>(<a class="local col9 ref" href="#619MI" title='MI' data-ref="619MI">MI</a>, <a class="local col0 ref" href="#620OpIdx" title='OpIdx' data-ref="620OpIdx">OpIdx</a>, *<a class="local col1 ref" href="#621MO" title='MO' data-ref="621MO">MO</a>);</td></tr>
<tr><th id="3694">3694</th><td>}</td></tr>
<tr><th id="3695">3695</th><td></td></tr>
<tr><th id="3696">3696</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP2' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="634MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="634MRI">MRI</dfn>,</td></tr>
<tr><th id="3697">3697</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="635MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="635MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3698">3698</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="636Opc" title='Opc' data-type='unsigned int' data-ref="636Opc">Opc</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3699">3699</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="637InstrDesc" title='InstrDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="637InstrDesc">InstrDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc);</td></tr>
<tr><th id="3700">3700</th><td></td></tr>
<tr><th id="3701">3701</th><td>  <em>int</em> <dfn class="local col8 decl" id="638Src1Idx" title='Src1Idx' data-type='int' data-ref="638Src1Idx">Src1Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="3702">3702</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="639Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="639Src1">Src1</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#638Src1Idx" title='Src1Idx' data-ref="638Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3703">3703</th><td></td></tr>
<tr><th id="3704">3704</th><td>  <i>// If there is an implicit SGPR use such as VCC use for v_addc_u32/v_subb_u32</i></td></tr>
<tr><th id="3705">3705</th><td><i>  // we need to only have one constant bus use before GFX10.</i></td></tr>
<tr><th id="3706">3706</th><td>  <em>bool</em> <dfn class="local col0 decl" id="640HasImplicitSGPR" title='HasImplicitSGPR' data-type='bool' data-ref="640HasImplicitSGPR">HasImplicitSGPR</dfn> = findImplicitSGPRRead(MI) != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="3707">3707</th><td>  <b>if</b> (<a class="local col0 ref" href="#640HasImplicitSGPR" title='HasImplicitSGPR' data-ref="640HasImplicitSGPR">HasImplicitSGPR</a> &amp;&amp; <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col6 ref" href="#636Opc" title='Opc' data-ref="636Opc">Opc</a>) &lt;= <var>1</var>) {</td></tr>
<tr><th id="3708">3708</th><td>    <em>int</em> <dfn class="local col1 decl" id="641Src0Idx" title='Src0Idx' data-type='int' data-ref="641Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="3709">3709</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="642Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="642Src0">Src0</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#641Src0Idx" title='Src0Idx' data-ref="641Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3710">3710</th><td></td></tr>
<tr><th id="3711">3711</th><td>    <b>if</b> (Src0.isReg() &amp;&amp; (RI.isSGPRReg(MRI, Src0.getReg()) ||</td></tr>
<tr><th id="3712">3712</th><td>         isLiteralConstantLike(Src0, InstrDesc.OpInfo[Src0Idx])))</td></tr>
<tr><th id="3713">3713</th><td>      <a class="member" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a></span>, <a class="local col1 ref" href="#641Src0Idx" title='Src0Idx' data-ref="641Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3714">3714</th><td>  }</td></tr>
<tr><th id="3715">3715</th><td></td></tr>
<tr><th id="3716">3716</th><td>  <i>// Special case: V_WRITELANE_B32 accepts only immediate or SGPR operands for</i></td></tr>
<tr><th id="3717">3717</th><td><i>  // both the value to write (src0) and lane select (src1).  Fix up non-SGPR</i></td></tr>
<tr><th id="3718">3718</th><td><i>  // src0/src1 with V_READFIRSTLANE.</i></td></tr>
<tr><th id="3719">3719</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32</span>) {</td></tr>
<tr><th id="3720">3720</th><td>    <em>int</em> <dfn class="local col3 decl" id="643Src0Idx" title='Src0Idx' data-type='int' data-ref="643Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="3721">3721</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="644Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="644Src0">Src0</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#643Src0Idx" title='Src0Idx' data-ref="643Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3722">3722</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="645DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="645DL">DL</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3723">3723</th><td>    <b>if</b> (Src0.isReg() &amp;&amp; RI.isVGPR(MRI, Src0.getReg())) {</td></tr>
<tr><th id="3724">3724</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="646Reg" title='Reg' data-type='unsigned int' data-ref="646Reg">Reg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3725">3725</th><td>      BuildMI(*MI.getParent(), MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), Reg)</td></tr>
<tr><th id="3726">3726</th><td>          .add(Src0);</td></tr>
<tr><th id="3727">3727</th><td>      <a class="local col4 ref" href="#644Src0" title='Src0' data-ref="644Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col6 ref" href="#646Reg" title='Reg' data-ref="646Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="3728">3728</th><td>    }</td></tr>
<tr><th id="3729">3729</th><td>    <b>if</b> (Src1.isReg() &amp;&amp; RI.isVGPR(MRI, Src1.getReg())) {</td></tr>
<tr><th id="3730">3730</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="647Reg" title='Reg' data-type='unsigned int' data-ref="647Reg">Reg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3731">3731</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="648DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="648DL">DL</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3732">3732</th><td>      BuildMI(*MI.getParent(), MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), Reg)</td></tr>
<tr><th id="3733">3733</th><td>          .add(Src1);</td></tr>
<tr><th id="3734">3734</th><td>      <a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col7 ref" href="#647Reg" title='Reg' data-ref="647Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="3735">3735</th><td>    }</td></tr>
<tr><th id="3736">3736</th><td>    <b>return</b>;</td></tr>
<tr><th id="3737">3737</th><td>  }</td></tr>
<tr><th id="3738">3738</th><td></td></tr>
<tr><th id="3739">3739</th><td>  <i>// VOP2 src0 instructions support all operand types, so we don't need to check</i></td></tr>
<tr><th id="3740">3740</th><td><i>  // their legality. If src1 is already legal, we don't need to do anything.</i></td></tr>
<tr><th id="3741">3741</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col4 ref" href="#634MRI" title='MRI' data-ref="634MRI">MRI</a>, <a class="local col7 ref" href="#637InstrDesc" title='InstrDesc' data-ref="637InstrDesc">InstrDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col8 ref" href="#638Src1Idx" title='Src1Idx' data-ref="638Src1Idx">Src1Idx</a>], <a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>))</td></tr>
<tr><th id="3742">3742</th><td>    <b>return</b>;</td></tr>
<tr><th id="3743">3743</th><td></td></tr>
<tr><th id="3744">3744</th><td>  <i>// Special case: V_READLANE_B32 accepts only immediate or SGPR operands for</i></td></tr>
<tr><th id="3745">3745</th><td><i>  // lane select. Fix up using V_READFIRSTLANE, since we assume that the lane</i></td></tr>
<tr><th id="3746">3746</th><td><i>  // select is uniform.</i></td></tr>
<tr><th id="3747">3747</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32</span> &amp;&amp; Src1.isReg() &amp;&amp;</td></tr>
<tr><th id="3748">3748</th><td>      RI.isVGPR(MRI, Src1.getReg())) {</td></tr>
<tr><th id="3749">3749</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="649Reg" title='Reg' data-type='unsigned int' data-ref="649Reg">Reg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3750">3750</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="650DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="650DL">DL</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3751">3751</th><td>    BuildMI(*MI.getParent(), MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), Reg)</td></tr>
<tr><th id="3752">3752</th><td>        .add(Src1);</td></tr>
<tr><th id="3753">3753</th><td>    <a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col9 ref" href="#649Reg" title='Reg' data-ref="649Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="3754">3754</th><td>    <b>return</b>;</td></tr>
<tr><th id="3755">3755</th><td>  }</td></tr>
<tr><th id="3756">3756</th><td></td></tr>
<tr><th id="3757">3757</th><td>  <i>// We do not use commuteInstruction here because it is too aggressive and will</i></td></tr>
<tr><th id="3758">3758</th><td><i>  // commute if it is possible. We only want to commute here if it improves</i></td></tr>
<tr><th id="3759">3759</th><td><i>  // legality. This can be called a fairly large number of times so don't waste</i></td></tr>
<tr><th id="3760">3760</th><td><i>  // compile time pointlessly swapping and checking legality again.</i></td></tr>
<tr><th id="3761">3761</th><td>  <b>if</b> (<a class="local col0 ref" href="#640HasImplicitSGPR" title='HasImplicitSGPR' data-ref="640HasImplicitSGPR">HasImplicitSGPR</a> || !<a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>()) {</td></tr>
<tr><th id="3762">3762</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a></span>, <a class="local col8 ref" href="#638Src1Idx" title='Src1Idx' data-ref="638Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3763">3763</th><td>    <b>return</b>;</td></tr>
<tr><th id="3764">3764</th><td>  }</td></tr>
<tr><th id="3765">3765</th><td></td></tr>
<tr><th id="3766">3766</th><td>  <em>int</em> <dfn class="local col1 decl" id="651Src0Idx" title='Src0Idx' data-type='int' data-ref="651Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="3767">3767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="652Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="652Src0">Src0</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#651Src0Idx" title='Src0Idx' data-ref="651Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="3768">3768</th><td></td></tr>
<tr><th id="3769">3769</th><td>  <i>// If src0 can be used as src1, commuting will make the operands legal.</i></td></tr>
<tr><th id="3770">3770</th><td><i>  // Otherwise we have to give up and insert a move.</i></td></tr>
<tr><th id="3771">3771</th><td><i>  //</i></td></tr>
<tr><th id="3772">3772</th><td><i>  // TODO: Other immediate-like operand kinds could be commuted if there was a</i></td></tr>
<tr><th id="3773">3773</th><td><i>  // MachineOperand::ChangeTo* for them.</i></td></tr>
<tr><th id="3774">3774</th><td>  <b>if</b> ((!<a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) ||</td></tr>
<tr><th id="3775">3775</th><td>      !<a class="member" href="#_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</a>(<a class="local col4 ref" href="#634MRI" title='MRI' data-ref="634MRI">MRI</a>, <a class="local col7 ref" href="#637InstrDesc" title='InstrDesc' data-ref="637InstrDesc">InstrDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col8 ref" href="#638Src1Idx" title='Src1Idx' data-ref="638Src1Idx">Src1Idx</a>], <a class="local col2 ref" href="#652Src0" title='Src0' data-ref="652Src0">Src0</a>)) {</td></tr>
<tr><th id="3776">3776</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a></span>, <a class="local col8 ref" href="#638Src1Idx" title='Src1Idx' data-ref="638Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3777">3777</th><td>    <b>return</b>;</td></tr>
<tr><th id="3778">3778</th><td>  }</td></tr>
<tr><th id="3779">3779</th><td></td></tr>
<tr><th id="3780">3780</th><td>  <em>int</em> <dfn class="local col3 decl" id="653CommutedOpc" title='CommutedOpc' data-type='int' data-ref="653CommutedOpc">CommutedOpc</dfn> = <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE">commuteOpcode</a>(<a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>);</td></tr>
<tr><th id="3781">3781</th><td>  <b>if</b> (<a class="local col3 ref" href="#653CommutedOpc" title='CommutedOpc' data-ref="653CommutedOpc">CommutedOpc</a> == -<var>1</var>) {</td></tr>
<tr><th id="3782">3782</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a></span>, <a class="local col8 ref" href="#638Src1Idx" title='Src1Idx' data-ref="638Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="3783">3783</th><td>    <b>return</b>;</td></tr>
<tr><th id="3784">3784</th><td>  }</td></tr>
<tr><th id="3785">3785</th><td></td></tr>
<tr><th id="3786">3786</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(CommutedOpc));</td></tr>
<tr><th id="3787">3787</th><td></td></tr>
<tr><th id="3788">3788</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="654Src0Reg">Src0Reg</dfn> = <a class="local col2 ref" href="#652Src0" title='Src0' data-ref="652Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3789">3789</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="655Src0SubReg" title='Src0SubReg' data-type='unsigned int' data-ref="655Src0SubReg">Src0SubReg</dfn> = <a class="local col2 ref" href="#652Src0" title='Src0' data-ref="652Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="3790">3790</th><td>  <em>bool</em> <dfn class="local col6 decl" id="656Src0Kill" title='Src0Kill' data-type='bool' data-ref="656Src0Kill">Src0Kill</dfn> = <a class="local col2 ref" href="#652Src0" title='Src0' data-ref="652Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="3791">3791</th><td></td></tr>
<tr><th id="3792">3792</th><td>  <b>if</b> (<a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3793">3793</th><td>    <a class="local col2 ref" href="#652Src0" title='Src0' data-ref="652Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="3794">3794</th><td>  <b>else</b> <b>if</b> (<a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3795">3795</th><td>    <a class="local col2 ref" href="#652Src0" title='Src0' data-ref="652Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>, <b>false</b>, <a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="3796">3796</th><td>    <a class="local col2 ref" href="#652Src0" title='Src0' data-ref="652Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="3797">3797</th><td>  } <b>else</b></td></tr>
<tr><th id="3798">3798</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Should only have register or immediate operands&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 3798)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should only have register or immediate operands"</q>);</td></tr>
<tr><th id="3799">3799</th><td></td></tr>
<tr><th id="3800">3800</th><td>  <a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#654Src0Reg" title='Src0Reg' data-ref="654Src0Reg">Src0Reg</a>, <b>false</b>, <b>false</b>, <a class="local col6 ref" href="#656Src0Kill" title='Src0Kill' data-ref="656Src0Kill">Src0Kill</a>);</td></tr>
<tr><th id="3801">3801</th><td>  <a class="local col9 ref" href="#639Src1" title='Src1' data-ref="639Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col5 ref" href="#655Src0SubReg" title='Src0SubReg' data-ref="655Src0SubReg">Src0SubReg</a>);</td></tr>
<tr><th id="3802">3802</th><td>}</td></tr>
<tr><th id="3803">3803</th><td></td></tr>
<tr><th id="3804">3804</th><td><i>// Legalize VOP3 operands. All operand types are supported for any operand</i></td></tr>
<tr><th id="3805">3805</th><td><i>// but only one literal constant and only starting from GFX10.</i></td></tr>
<tr><th id="3806">3806</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP3' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="657MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="657MRI">MRI</dfn>,</td></tr>
<tr><th id="3807">3807</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="658MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="658MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3808">3808</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="659Opc" title='Opc' data-type='unsigned int' data-ref="659Opc">Opc</dfn> = <a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3809">3809</th><td></td></tr>
<tr><th id="3810">3810</th><td>  <em>int</em> <dfn class="local col0 decl" id="660VOP3Idx" title='VOP3Idx' data-type='int [3]' data-ref="660VOP3Idx">VOP3Idx</dfn>[<var>3</var>] = {</td></tr>
<tr><th id="3811">3811</th><td>    AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0),</td></tr>
<tr><th id="3812">3812</th><td>    AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1),</td></tr>
<tr><th id="3813">3813</th><td>    AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2)</td></tr>
<tr><th id="3814">3814</th><td>  };</td></tr>
<tr><th id="3815">3815</th><td></td></tr>
<tr><th id="3816">3816</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_PERMLANE16_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERMLANE16_B32</span> ||</td></tr>
<tr><th id="3817">3817</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;V_PERMLANEX16_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PERMLANEX16_B32</span>) {</td></tr>
<tr><th id="3818">3818</th><td>    <i>// src1 and src2 must be scalar</i></td></tr>
<tr><th id="3819">3819</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="661Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="661Src1">Src1</dfn> = <a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#660VOP3Idx" title='VOP3Idx' data-ref="660VOP3Idx">VOP3Idx</a>[<var>1</var>]);</td></tr>
<tr><th id="3820">3820</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="662Src2" title='Src2' data-type='llvm::MachineOperand &amp;' data-ref="662Src2">Src2</dfn> = <a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#660VOP3Idx" title='VOP3Idx' data-ref="660VOP3Idx">VOP3Idx</a>[<var>2</var>]);</td></tr>
<tr><th id="3821">3821</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="663DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="663DL">DL</dfn> = <a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3822">3822</th><td>    <b>if</b> (Src1.isReg() &amp;&amp; !RI.isSGPRClass(MRI.getRegClass(Src1.getReg()))) {</td></tr>
<tr><th id="3823">3823</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="664Reg" title='Reg' data-type='unsigned int' data-ref="664Reg">Reg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3824">3824</th><td>      BuildMI(*MI.getParent(), MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), Reg)</td></tr>
<tr><th id="3825">3825</th><td>        .add(Src1);</td></tr>
<tr><th id="3826">3826</th><td>      <a class="local col1 ref" href="#661Src1" title='Src1' data-ref="661Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#664Reg" title='Reg' data-ref="664Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="3827">3827</th><td>    }</td></tr>
<tr><th id="3828">3828</th><td>    <b>if</b> (Src2.isReg() &amp;&amp; !RI.isSGPRClass(MRI.getRegClass(Src2.getReg()))) {</td></tr>
<tr><th id="3829">3829</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="665Reg" title='Reg' data-type='unsigned int' data-ref="665Reg">Reg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="3830">3830</th><td>      BuildMI(*MI.getParent(), MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), Reg)</td></tr>
<tr><th id="3831">3831</th><td>        .add(Src2);</td></tr>
<tr><th id="3832">3832</th><td>      <a class="local col2 ref" href="#662Src2" title='Src2' data-ref="662Src2">Src2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#665Reg" title='Reg' data-ref="665Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="3833">3833</th><td>    }</td></tr>
<tr><th id="3834">3834</th><td>  }</td></tr>
<tr><th id="3835">3835</th><td></td></tr>
<tr><th id="3836">3836</th><td>  <i>// Find the one SGPR operand we are allowed to use.</i></td></tr>
<tr><th id="3837">3837</th><td>  <em>int</em> <dfn class="local col6 decl" id="666ConstantBusLimit" title='ConstantBusLimit' data-type='int' data-ref="666ConstantBusLimit">ConstantBusLimit</dfn> = <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<a class="local col9 ref" href="#659Opc" title='Opc' data-ref="659Opc">Opc</a>);</td></tr>
<tr><th id="3838">3838</th><td>  <em>int</em> <dfn class="local col7 decl" id="667LiteralLimit" title='LiteralLimit' data-type='int' data-ref="667LiteralLimit">LiteralLimit</dfn> = <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv" title='llvm::GCNSubtarget::hasVOP3Literal' data-ref="_ZNK4llvm12GCNSubtarget14hasVOP3LiteralEv">hasVOP3Literal</a>() ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="3839">3839</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::SmallDenseSet" title='llvm::SmallDenseSet' data-ref="llvm::SmallDenseSet">SmallDenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#267" title='llvm::SmallDenseSet&lt;unsigned int, 4, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::SmallDenseSet' data-ref="_ZN4llvm13SmallDenseSetIjLj4ENS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col8 decl" id="668SGPRsUsed" title='SGPRsUsed' data-type='SmallDenseSet&lt;unsigned int&gt;' data-ref="668SGPRsUsed">SGPRsUsed</dfn>;</td></tr>
<tr><th id="3840">3840</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="669SGPRReg" title='SGPRReg' data-type='unsigned int' data-ref="669SGPRReg">SGPRReg</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" title='llvm::SIInstrInfo::findUsedSGPR' data-ref="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi">findUsedSGPR</a>(<a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a>, <a class="local col0 ref" href="#660VOP3Idx" title='VOP3Idx' data-ref="660VOP3Idx">VOP3Idx</a>);</td></tr>
<tr><th id="3841">3841</th><td>  <b>if</b> (SGPRReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="3842">3842</th><td>    <a class="local col8 ref" href="#668SGPRsUsed" title='SGPRsUsed' data-ref="668SGPRsUsed">SGPRsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col9 ref" href="#669SGPRReg" title='SGPRReg' data-ref="669SGPRReg">SGPRReg</a>);</td></tr>
<tr><th id="3843">3843</th><td>    --<a class="local col6 ref" href="#666ConstantBusLimit" title='ConstantBusLimit' data-ref="666ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="3844">3844</th><td>  }</td></tr>
<tr><th id="3845">3845</th><td></td></tr>
<tr><th id="3846">3846</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="670i" title='i' data-type='unsigned int' data-ref="670i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#670i" title='i' data-ref="670i">i</a> &lt; <var>3</var>; ++<a class="local col0 ref" href="#670i" title='i' data-ref="670i">i</a>) {</td></tr>
<tr><th id="3847">3847</th><td>    <em>int</em> <dfn class="local col1 decl" id="671Idx" title='Idx' data-type='int' data-ref="671Idx">Idx</dfn> = <a class="local col0 ref" href="#660VOP3Idx" title='VOP3Idx' data-ref="660VOP3Idx">VOP3Idx</a>[<a class="local col0 ref" href="#670i" title='i' data-ref="670i">i</a>];</td></tr>
<tr><th id="3848">3848</th><td>    <b>if</b> (<a class="local col1 ref" href="#671Idx" title='Idx' data-ref="671Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="3849">3849</th><td>      <b>break</b>;</td></tr>
<tr><th id="3850">3850</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="672MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="672MO">MO</dfn> = <a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#671Idx" title='Idx' data-ref="671Idx">Idx</a>);</td></tr>
<tr><th id="3851">3851</th><td></td></tr>
<tr><th id="3852">3852</th><td>    <b>if</b> (!<a class="local col2 ref" href="#672MO" title='MO' data-ref="672MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3853">3853</th><td>      <b>if</b> (!isLiteralConstantLike(MO, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc).OpInfo[Idx]))</td></tr>
<tr><th id="3854">3854</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3855">3855</th><td></td></tr>
<tr><th id="3856">3856</th><td>      <b>if</b> (<a class="local col7 ref" href="#667LiteralLimit" title='LiteralLimit' data-ref="667LiteralLimit">LiteralLimit</a> &gt; <var>0</var> &amp;&amp; <a class="local col6 ref" href="#666ConstantBusLimit" title='ConstantBusLimit' data-ref="666ConstantBusLimit">ConstantBusLimit</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="3857">3857</th><td>        --<a class="local col7 ref" href="#667LiteralLimit" title='LiteralLimit' data-ref="667LiteralLimit">LiteralLimit</a>;</td></tr>
<tr><th id="3858">3858</th><td>        --<a class="local col6 ref" href="#666ConstantBusLimit" title='ConstantBusLimit' data-ref="666ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="3859">3859</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3860">3860</th><td>      }</td></tr>
<tr><th id="3861">3861</th><td></td></tr>
<tr><th id="3862">3862</th><td>      --<a class="local col7 ref" href="#667LiteralLimit" title='LiteralLimit' data-ref="667LiteralLimit">LiteralLimit</a>;</td></tr>
<tr><th id="3863">3863</th><td>      --<a class="local col6 ref" href="#666ConstantBusLimit" title='ConstantBusLimit' data-ref="666ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="3864">3864</th><td>      <a class="member" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a></span>, <a class="local col1 ref" href="#671Idx" title='Idx' data-ref="671Idx">Idx</a>);</td></tr>
<tr><th id="3865">3865</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3866">3866</th><td>    }</td></tr>
<tr><th id="3867">3867</th><td></td></tr>
<tr><th id="3868">3868</th><td>    <b>if</b> (!RI.isSGPRClass(MRI.getRegClass(MO.getReg())))</td></tr>
<tr><th id="3869">3869</th><td>      <b>continue</b>; <i>// VGPRs are legal</i></td></tr>
<tr><th id="3870">3870</th><td></td></tr>
<tr><th id="3871">3871</th><td>    <i>// We can use one SGPR in each VOP3 instruction prior to GFX10</i></td></tr>
<tr><th id="3872">3872</th><td><i>    // and two starting from GFX10.</i></td></tr>
<tr><th id="3873">3873</th><td>    <b>if</b> (<a class="local col8 ref" href="#668SGPRsUsed" title='SGPRsUsed' data-ref="668SGPRsUsed">SGPRsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col2 ref" href="#672MO" title='MO' data-ref="672MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3874">3874</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3875">3875</th><td>    <b>if</b> (<a class="local col6 ref" href="#666ConstantBusLimit" title='ConstantBusLimit' data-ref="666ConstantBusLimit">ConstantBusLimit</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="3876">3876</th><td>      <a class="local col8 ref" href="#668SGPRsUsed" title='SGPRsUsed' data-ref="668SGPRsUsed">SGPRsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col2 ref" href="#672MO" title='MO' data-ref="672MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3877">3877</th><td>      --<a class="local col6 ref" href="#666ConstantBusLimit" title='ConstantBusLimit' data-ref="666ConstantBusLimit">ConstantBusLimit</a>;</td></tr>
<tr><th id="3878">3878</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3879">3879</th><td>    }</td></tr>
<tr><th id="3880">3880</th><td></td></tr>
<tr><th id="3881">3881</th><td>    <i>// If we make it this far, then the operand is not legal and we must</i></td></tr>
<tr><th id="3882">3882</th><td><i>    // legalize it.</i></td></tr>
<tr><th id="3883">3883</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</a>(<span class='refarg'><a class="local col8 ref" href="#658MI" title='MI' data-ref="658MI">MI</a></span>, <a class="local col1 ref" href="#671Idx" title='Idx' data-ref="671Idx">Idx</a>);</td></tr>
<tr><th id="3884">3884</th><td>  }</td></tr>
<tr><th id="3885">3885</th><td>}</td></tr>
<tr><th id="3886">3886</th><td></td></tr>
<tr><th id="3887">3887</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="673SrcReg" title='SrcReg' data-type='unsigned int' data-ref="673SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="674UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="674UseMI">UseMI</dfn>,</td></tr>
<tr><th id="3888">3888</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="675MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="675MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3889">3889</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="676VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="676VRC">VRC</dfn> = <a class="local col5 ref" href="#675MRI" title='MRI' data-ref="675MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#673SrcReg" title='SrcReg' data-ref="673SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3890">3890</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="677SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="677SRC">SRC</dfn> = RI.getEquivalentSGPRClass(VRC);</td></tr>
<tr><th id="3891">3891</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="678DstReg" title='DstReg' data-type='unsigned int' data-ref="678DstReg">DstReg</dfn> = <a class="local col5 ref" href="#675MRI" title='MRI' data-ref="675MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#677SRC" title='SRC' data-ref="677SRC">SRC</a>);</td></tr>
<tr><th id="3892">3892</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="679SubRegs" title='SubRegs' data-type='unsigned int' data-ref="679SubRegs">SubRegs</dfn> = RI.getRegSizeInBits(*VRC) / <var>32</var>;</td></tr>
<tr><th id="3893">3893</th><td></td></tr>
<tr><th id="3894">3894</th><td>  <b>if</b> (<a class="local col9 ref" href="#679SubRegs" title='SubRegs' data-ref="679SubRegs">SubRegs</a> == <var>1</var>) {</td></tr>
<tr><th id="3895">3895</th><td>    BuildMI(*UseMI.getParent(), UseMI, UseMI.getDebugLoc(),</td></tr>
<tr><th id="3896">3896</th><td>            get(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), DstReg)</td></tr>
<tr><th id="3897">3897</th><td>        .addReg(SrcReg);</td></tr>
<tr><th id="3898">3898</th><td>    <b>return</b> <a class="local col8 ref" href="#678DstReg" title='DstReg' data-ref="678DstReg">DstReg</a>;</td></tr>
<tr><th id="3899">3899</th><td>  }</td></tr>
<tr><th id="3900">3900</th><td></td></tr>
<tr><th id="3901">3901</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="680SRegs" title='SRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="680SRegs">SRegs</dfn>;</td></tr>
<tr><th id="3902">3902</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="681i" title='i' data-type='unsigned int' data-ref="681i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#681i" title='i' data-ref="681i">i</a> &lt; <a class="local col9 ref" href="#679SubRegs" title='SubRegs' data-ref="679SubRegs">SubRegs</a>; ++<a class="local col1 ref" href="#681i" title='i' data-ref="681i">i</a>) {</td></tr>
<tr><th id="3903">3903</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="682SGPR" title='SGPR' data-type='unsigned int' data-ref="682SGPR">SGPR</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="3904">3904</th><td>    BuildMI(*UseMI.getParent(), UseMI, UseMI.getDebugLoc(),</td></tr>
<tr><th id="3905">3905</th><td>            get(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), SGPR)</td></tr>
<tr><th id="3906">3906</th><td>        .addReg(SrcReg, <var>0</var>, RI.getSubRegFromChannel(i));</td></tr>
<tr><th id="3907">3907</th><td>    <a class="local col0 ref" href="#680SRegs" title='SRegs' data-ref="680SRegs">SRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#682SGPR" title='SGPR' data-ref="682SGPR">SGPR</a>);</td></tr>
<tr><th id="3908">3908</th><td>  }</td></tr>
<tr><th id="3909">3909</th><td></td></tr>
<tr><th id="3910">3910</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="683MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="683MIB">MIB</dfn> =</td></tr>
<tr><th id="3911">3911</th><td>      BuildMI(*UseMI.getParent(), UseMI, UseMI.getDebugLoc(),</td></tr>
<tr><th id="3912">3912</th><td>              get(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), DstReg);</td></tr>
<tr><th id="3913">3913</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="684i" title='i' data-type='unsigned int' data-ref="684i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#684i" title='i' data-ref="684i">i</a> &lt; <a class="local col9 ref" href="#679SubRegs" title='SubRegs' data-ref="679SubRegs">SubRegs</a>; ++<a class="local col4 ref" href="#684i" title='i' data-ref="684i">i</a>) {</td></tr>
<tr><th id="3914">3914</th><td>    <a class="local col3 ref" href="#683MIB" title='MIB' data-ref="683MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#680SRegs" title='SRegs' data-ref="680SRegs">SRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#684i" title='i' data-ref="684i">i</a>]</a>);</td></tr>
<tr><th id="3915">3915</th><td>    MIB.addImm(RI.getSubRegFromChannel(i));</td></tr>
<tr><th id="3916">3916</th><td>  }</td></tr>
<tr><th id="3917">3917</th><td>  <b>return</b> <a class="local col8 ref" href="#678DstReg" title='DstReg' data-ref="678DstReg">DstReg</a>;</td></tr>
<tr><th id="3918">3918</th><td>}</td></tr>
<tr><th id="3919">3919</th><td></td></tr>
<tr><th id="3920">3920</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsSMRD' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsSMRD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="685MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="685MRI">MRI</dfn>,</td></tr>
<tr><th id="3921">3921</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="686MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="686MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3922">3922</th><td></td></tr>
<tr><th id="3923">3923</th><td>  <i>// If the pointer is store in VGPRs, then we need to move them to</i></td></tr>
<tr><th id="3924">3924</th><td><i>  // SGPRs using v_readfirstlane.  This is safe because we only select</i></td></tr>
<tr><th id="3925">3925</th><td><i>  // loads with uniform pointers to SMRD instruction so we know the</i></td></tr>
<tr><th id="3926">3926</th><td><i>  // pointer value is uniform.</i></td></tr>
<tr><th id="3927">3927</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="687SBase" title='SBase' data-type='llvm::MachineOperand *' data-ref="687SBase">SBase</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sbase);</td></tr>
<tr><th id="3928">3928</th><td>  <b>if</b> (SBase &amp;&amp; !RI.isSGPRClass(MRI.getRegClass(SBase-&gt;getReg()))) {</td></tr>
<tr><th id="3929">3929</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="688SGPR" title='SGPR' data-type='unsigned int' data-ref="688SGPR">SGPR</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col7 ref" href="#687SBase" title='SBase' data-ref="687SBase">SBase</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col6 ref" href="#686MI" title='MI' data-ref="686MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#685MRI" title='MRI' data-ref="685MRI">MRI</a></span>);</td></tr>
<tr><th id="3930">3930</th><td>    <a class="local col7 ref" href="#687SBase" title='SBase' data-ref="687SBase">SBase</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#688SGPR" title='SGPR' data-ref="688SGPR">SGPR</a>);</td></tr>
<tr><th id="3931">3931</th><td>  }</td></tr>
<tr><th id="3932">3932</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="689SOff" title='SOff' data-type='llvm::MachineOperand *' data-ref="689SOff">SOff</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soff);</td></tr>
<tr><th id="3933">3933</th><td>  <b>if</b> (SOff &amp;&amp; !RI.isSGPRClass(MRI.getRegClass(SOff-&gt;getReg()))) {</td></tr>
<tr><th id="3934">3934</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="690SGPR" title='SGPR' data-type='unsigned int' data-ref="690SGPR">SGPR</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col9 ref" href="#689SOff" title='SOff' data-ref="689SOff">SOff</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col6 ref" href="#686MI" title='MI' data-ref="686MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#685MRI" title='MRI' data-ref="685MRI">MRI</a></span>);</td></tr>
<tr><th id="3935">3935</th><td>    <a class="local col9 ref" href="#689SOff" title='SOff' data-ref="689SOff">SOff</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#690SGPR" title='SGPR' data-ref="690SGPR">SGPR</a>);</td></tr>
<tr><th id="3936">3936</th><td>  }</td></tr>
<tr><th id="3937">3937</th><td>}</td></tr>
<tr><th id="3938">3938</th><td></td></tr>
<tr><th id="3939">3939</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="691InsertMBB" title='InsertMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="691InsertMBB">InsertMBB</dfn>,</td></tr>
<tr><th id="3940">3940</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="692I" title='I' data-type='MachineBasicBlock::iterator' data-ref="692I">I</dfn>,</td></tr>
<tr><th id="3941">3941</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="693DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="693DstRC">DstRC</dfn>,</td></tr>
<tr><th id="3942">3942</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="694Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="694Op">Op</dfn>,</td></tr>
<tr><th id="3943">3943</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="695MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="695MRI">MRI</dfn>,</td></tr>
<tr><th id="3944">3944</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="696DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="696DL">DL</dfn>) <em>const</em> {</td></tr>
<tr><th id="3945">3945</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="697OpReg" title='OpReg' data-type='unsigned int' data-ref="697OpReg">OpReg</dfn> = <a class="local col4 ref" href="#694Op" title='Op' data-ref="694Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3946">3946</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="698OpSubReg" title='OpSubReg' data-type='unsigned int' data-ref="698OpSubReg">OpSubReg</dfn> = <a class="local col4 ref" href="#694Op" title='Op' data-ref="694Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="3947">3947</th><td></td></tr>
<tr><th id="3948">3948</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="699OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="699OpRC">OpRC</dfn> = RI.getSubClassWithSubReg(</td></tr>
<tr><th id="3949">3949</th><td>      RI.getRegClassForReg(MRI, OpReg), OpSubReg);</td></tr>
<tr><th id="3950">3950</th><td></td></tr>
<tr><th id="3951">3951</th><td>  <i>// Check if operand is already the correct register class.</i></td></tr>
<tr><th id="3952">3952</th><td>  <b>if</b> (<a class="local col3 ref" href="#693DstRC" title='DstRC' data-ref="693DstRC">DstRC</a> == <a class="local col9 ref" href="#699OpRC" title='OpRC' data-ref="699OpRC">OpRC</a>)</td></tr>
<tr><th id="3953">3953</th><td>    <b>return</b>;</td></tr>
<tr><th id="3954">3954</th><td></td></tr>
<tr><th id="3955">3955</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="700DstReg" title='DstReg' data-type='unsigned int' data-ref="700DstReg">DstReg</dfn> = <a class="local col5 ref" href="#695MRI" title='MRI' data-ref="695MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#693DstRC" title='DstRC' data-ref="693DstRC">DstRC</a>);</td></tr>
<tr><th id="3956">3956</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="701Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="701Copy">Copy</dfn> =</td></tr>
<tr><th id="3957">3957</th><td>      BuildMI(InsertMBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), DstReg).add(Op);</td></tr>
<tr><th id="3958">3958</th><td></td></tr>
<tr><th id="3959">3959</th><td>  <a class="local col4 ref" href="#694Op" title='Op' data-ref="694Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#700DstReg" title='DstReg' data-ref="700DstReg">DstReg</a>);</td></tr>
<tr><th id="3960">3960</th><td>  <a class="local col4 ref" href="#694Op" title='Op' data-ref="694Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="3961">3961</th><td></td></tr>
<tr><th id="3962">3962</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="702Def" title='Def' data-type='llvm::MachineInstr *' data-ref="702Def">Def</dfn> = <a class="local col5 ref" href="#695MRI" title='MRI' data-ref="695MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#697OpReg" title='OpReg' data-ref="697OpReg">OpReg</a>);</td></tr>
<tr><th id="3963">3963</th><td>  <b>if</b> (!<a class="local col2 ref" href="#702Def" title='Def' data-ref="702Def">Def</a>)</td></tr>
<tr><th id="3964">3964</th><td>    <b>return</b>;</td></tr>
<tr><th id="3965">3965</th><td></td></tr>
<tr><th id="3966">3966</th><td>  <i>// Try to eliminate the copy if it is copying an immediate value.</i></td></tr>
<tr><th id="3967">3967</th><td>  <b>if</b> (<a class="local col2 ref" href="#702Def" title='Def' data-ref="702Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>())</td></tr>
<tr><th id="3968">3968</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::FoldImmediate' data-ref="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</a>(<span class='refarg'>*<a class="local col1 ref" href="#701Copy" title='Copy' data-ref="701Copy">Copy</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#702Def" title='Def' data-ref="702Def">Def</a></span>, <a class="local col7 ref" href="#697OpReg" title='OpReg' data-ref="697OpReg">OpReg</a>, &amp;<a class="local col5 ref" href="#695MRI" title='MRI' data-ref="695MRI">MRI</a>);</td></tr>
<tr><th id="3969">3969</th><td>}</td></tr>
<tr><th id="3970">3970</th><td></td></tr>
<tr><th id="3971">3971</th><td><i  data-doc="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">// Emit the actual waterfall loop, executing the wrapped instruction for each</i></td></tr>
<tr><th id="3972">3972</th><td><i  data-doc="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">// unique value of \p Rsrc across all lanes. In the best case we execute 1</i></td></tr>
<tr><th id="3973">3973</th><td><i  data-doc="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">// iteration, in the worst case we execute 64 (once per lane).</i></td></tr>
<tr><th id="3974">3974</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="3975">3975</th><td><dfn class="tu decl def" id="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE" title='emitLoadSRsrcFromVGPRLoop' data-type='void emitLoadSRsrcFromVGPRLoop(const llvm::SIInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineBasicBlock &amp; OrigBB, llvm::MachineBasicBlock &amp; LoopBB, const llvm::DebugLoc &amp; DL, llvm::MachineOperand &amp; Rsrc)' data-ref="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">emitLoadSRsrcFromVGPRLoop</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col3 decl" id="703TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="703TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="704MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="704MRI">MRI</dfn>,</td></tr>
<tr><th id="3976">3976</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="705OrigBB" title='OrigBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="705OrigBB">OrigBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="706LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="706LoopBB">LoopBB</dfn>,</td></tr>
<tr><th id="3977">3977</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="707DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="707DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="708Rsrc" title='Rsrc' data-type='llvm::MachineOperand &amp;' data-ref="708Rsrc">Rsrc</dfn>) {</td></tr>
<tr><th id="3978">3978</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="709I" title='I' data-type='MachineBasicBlock::iterator' data-ref="709I">I</dfn> = <a class="local col6 ref" href="#706LoopBB" title='LoopBB' data-ref="706LoopBB">LoopBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="3979">3979</th><td></td></tr>
<tr><th id="3980">3980</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="710VRsrc" title='VRsrc' data-type='unsigned int' data-ref="710VRsrc">VRsrc</dfn> = <a class="local col8 ref" href="#708Rsrc" title='Rsrc' data-ref="708Rsrc">Rsrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3981">3981</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="711VRsrcUndef" title='VRsrcUndef' data-type='unsigned int' data-ref="711VRsrcUndef">VRsrcUndef</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col8 ref" href="#708Rsrc" title='Rsrc' data-ref="708Rsrc">Rsrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="3982">3982</th><td></td></tr>
<tr><th id="3983">3983</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="712SaveExec" title='SaveExec' data-type='unsigned int' data-ref="712SaveExec">SaveExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="3984">3984</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="713CondReg0" title='CondReg0' data-type='unsigned int' data-ref="713CondReg0">CondReg0</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="3985">3985</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="714CondReg1" title='CondReg1' data-type='unsigned int' data-ref="714CondReg1">CondReg1</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="3986">3986</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="715AndCond" title='AndCond' data-type='unsigned int' data-ref="715AndCond">AndCond</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="3987">3987</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="716SRsrcSub0" title='SRsrcSub0' data-type='unsigned int' data-ref="716SRsrcSub0">SRsrcSub0</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="3988">3988</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="717SRsrcSub1" title='SRsrcSub1' data-type='unsigned int' data-ref="717SRsrcSub1">SRsrcSub1</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="3989">3989</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="718SRsrcSub2" title='SRsrcSub2' data-type='unsigned int' data-ref="718SRsrcSub2">SRsrcSub2</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="3990">3990</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="719SRsrcSub3" title='SRsrcSub3' data-type='unsigned int' data-ref="719SRsrcSub3">SRsrcSub3</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="3991">3991</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="720SRsrc" title='SRsrc' data-type='unsigned int' data-ref="720SRsrc">SRsrc</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>);</td></tr>
<tr><th id="3992">3992</th><td></td></tr>
<tr><th id="3993">3993</th><td>  <i>// Beginning of the loop, read the next Rsrc variant.</i></td></tr>
<tr><th id="3994">3994</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), SRsrcSub0)</td></tr>
<tr><th id="3995">3995</th><td>      .addReg(VRsrc, VRsrcUndef, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="3996">3996</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), SRsrcSub1)</td></tr>
<tr><th id="3997">3997</th><td>      .addReg(VRsrc, VRsrcUndef, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="3998">3998</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), SRsrcSub2)</td></tr>
<tr><th id="3999">3999</th><td>      .addReg(VRsrc, VRsrcUndef, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>);</td></tr>
<tr><th id="4000">4000</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), SRsrcSub3)</td></tr>
<tr><th id="4001">4001</th><td>      .addReg(VRsrc, VRsrcUndef, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>);</td></tr>
<tr><th id="4002">4002</th><td></td></tr>
<tr><th id="4003">4003</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), SRsrc)</td></tr>
<tr><th id="4004">4004</th><td>      .addReg(SRsrcSub0)</td></tr>
<tr><th id="4005">4005</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="4006">4006</th><td>      .addReg(SRsrcSub1)</td></tr>
<tr><th id="4007">4007</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="4008">4008</th><td>      .addReg(SRsrcSub2)</td></tr>
<tr><th id="4009">4009</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>)</td></tr>
<tr><th id="4010">4010</th><td>      .addReg(SRsrcSub3)</td></tr>
<tr><th id="4011">4011</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>);</td></tr>
<tr><th id="4012">4012</th><td></td></tr>
<tr><th id="4013">4013</th><td>  <i>// Update Rsrc operand to use the SGPR Rsrc.</i></td></tr>
<tr><th id="4014">4014</th><td>  <a class="local col8 ref" href="#708Rsrc" title='Rsrc' data-ref="708Rsrc">Rsrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#720SRsrc" title='SRsrc' data-ref="720SRsrc">SRsrc</a>);</td></tr>
<tr><th id="4015">4015</th><td>  <a class="local col8 ref" href="#708Rsrc" title='Rsrc' data-ref="708Rsrc">Rsrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="4016">4016</th><td></td></tr>
<tr><th id="4017">4017</th><td>  <i>// Identify all lanes with identical Rsrc operands in their VGPRs.</i></td></tr>
<tr><th id="4018">4018</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U64_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U64_e64</span>), CondReg0)</td></tr>
<tr><th id="4019">4019</th><td>      .addReg(SRsrc, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>)</td></tr>
<tr><th id="4020">4020</th><td>      .addReg(VRsrc, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>);</td></tr>
<tr><th id="4021">4021</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U64_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U64_e64</span>), CondReg1)</td></tr>
<tr><th id="4022">4022</th><td>      .addReg(SRsrc, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>)</td></tr>
<tr><th id="4023">4023</th><td>      .addReg(VRsrc, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>);</td></tr>
<tr><th id="4024">4024</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>), AndCond)</td></tr>
<tr><th id="4025">4025</th><td>      .addReg(CondReg0)</td></tr>
<tr><th id="4026">4026</th><td>      .addReg(CondReg1);</td></tr>
<tr><th id="4027">4027</th><td></td></tr>
<tr><th id="4028">4028</th><td>  <a class="local col4 ref" href="#704MRI" title='MRI' data-ref="704MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj" title='llvm::MachineRegisterInfo::setSimpleHint' data-ref="_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj">setSimpleHint</a>(<a class="local col2 ref" href="#712SaveExec" title='SaveExec' data-ref="712SaveExec">SaveExec</a>, <a class="local col5 ref" href="#715AndCond" title='AndCond' data-ref="715AndCond">AndCond</a>);</td></tr>
<tr><th id="4029">4029</th><td></td></tr>
<tr><th id="4030">4030</th><td>  <i>// Update EXEC to matching lanes, saving original to SaveExec.</i></td></tr>
<tr><th id="4031">4031</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_SAVEEXEC_B64</span>), SaveExec)</td></tr>
<tr><th id="4032">4032</th><td>      .addReg(AndCond, RegState::Kill);</td></tr>
<tr><th id="4033">4033</th><td></td></tr>
<tr><th id="4034">4034</th><td>  <i>// The original instruction is here; we insert the terminators after it.</i></td></tr>
<tr><th id="4035">4035</th><td>  <a class="local col9 ref" href="#709I" title='I' data-ref="709I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col6 ref" href="#706LoopBB" title='LoopBB' data-ref="706LoopBB">LoopBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="4036">4036</th><td></td></tr>
<tr><th id="4037">4037</th><td>  <i>// Update EXEC, switch all done bits to 0 and all todo bits to 1.</i></td></tr>
<tr><th id="4038">4038</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64_term</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="4039">4039</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="4040">4040</th><td>      .addReg(SaveExec);</td></tr>
<tr><th id="4041">4041</th><td>  BuildMI(LoopBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>)).addMBB(&amp;LoopBB);</td></tr>
<tr><th id="4042">4042</th><td>}</td></tr>
<tr><th id="4043">4043</th><td></td></tr>
<tr><th id="4044">4044</th><td><i  data-doc="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeE">// Build a waterfall loop around \p MI, replacing the VGPR \p Rsrc register</i></td></tr>
<tr><th id="4045">4045</th><td><i  data-doc="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeE">// with SGPRs by iterating over all unique values across all lanes.</i></td></tr>
<tr><th id="4046">4046</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeE" title='loadSRsrcFromVGPR' data-type='void loadSRsrcFromVGPR(const llvm::SIInstrInfo &amp; TII, llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; Rsrc, llvm::MachineDominatorTree * MDT)' data-ref="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeE">loadSRsrcFromVGPR</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col1 decl" id="721TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="721TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="722MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="722MI">MI</dfn>,</td></tr>
<tr><th id="4047">4047</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="723Rsrc" title='Rsrc' data-type='llvm::MachineOperand &amp;' data-ref="723Rsrc">Rsrc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col4 decl" id="724MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="724MDT">MDT</dfn>) {</td></tr>
<tr><th id="4048">4048</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="725MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="725MBB">MBB</dfn> = *<a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4049">4049</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="726MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="726MF">MF</dfn> = *<a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4050">4050</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="727MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="727MRI">MRI</dfn> = <a class="local col6 ref" href="#726MF" title='MF' data-ref="726MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4051">4051</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="728I" title='I' data-type='MachineBasicBlock::iterator' data-ref="728I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI">MI</a>);</td></tr>
<tr><th id="4052">4052</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="729DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="729DL">DL</dfn> = <a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4053">4053</th><td></td></tr>
<tr><th id="4054">4054</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="730SaveExec" title='SaveExec' data-type='unsigned int' data-ref="730SaveExec">SaveExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="4055">4055</th><td></td></tr>
<tr><th id="4056">4056</th><td>  <i>// Save the EXEC mask</i></td></tr>
<tr><th id="4057">4057</th><td>  BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), SaveExec)</td></tr>
<tr><th id="4058">4058</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="4059">4059</th><td></td></tr>
<tr><th id="4060">4060</th><td>  <i>// Killed uses in the instruction we are waterfalling around will be</i></td></tr>
<tr><th id="4061">4061</th><td><i>  // incorrect due to the added control-flow.</i></td></tr>
<tr><th id="4062">4062</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="731MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="731MO">MO</dfn> : <a class="local col2 ref" href="#722MI" title='MI' data-ref="722MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="4063">4063</th><td>    <b>if</b> (<a class="local col1 ref" href="#731MO" title='MO' data-ref="731MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#731MO" title='MO' data-ref="731MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="4064">4064</th><td>      <a class="local col7 ref" href="#727MRI" title='MRI' data-ref="727MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col1 ref" href="#731MO" title='MO' data-ref="731MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4065">4065</th><td>    }</td></tr>
<tr><th id="4066">4066</th><td>  }</td></tr>
<tr><th id="4067">4067</th><td></td></tr>
<tr><th id="4068">4068</th><td>  <i>// To insert the loop we need to split the block. Move everything after this</i></td></tr>
<tr><th id="4069">4069</th><td><i>  // point to a new block, and insert a new empty block between the two.</i></td></tr>
<tr><th id="4070">4070</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="732LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="732LoopBB">LoopBB</dfn> = <a class="local col6 ref" href="#726MF" title='MF' data-ref="726MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="4071">4071</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="733RemainderBB" title='RemainderBB' data-type='llvm::MachineBasicBlock *' data-ref="733RemainderBB">RemainderBB</dfn> = <a class="local col6 ref" href="#726MF" title='MF' data-ref="726MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="4072">4072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col4 decl" id="734MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="734MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE">(</a><a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>);</td></tr>
<tr><th id="4073">4073</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#734MBBI" title='MBBI' data-ref="734MBBI">MBBI</a>;</td></tr>
<tr><th id="4074">4074</th><td></td></tr>
<tr><th id="4075">4075</th><td>  <a class="local col6 ref" href="#726MF" title='MF' data-ref="726MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col4 ref" href="#734MBBI" title='MBBI' data-ref="734MBBI">MBBI</a>, <a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4076">4076</th><td>  <a class="local col6 ref" href="#726MF" title='MF' data-ref="726MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col4 ref" href="#734MBBI" title='MBBI' data-ref="734MBBI">MBBI</a>, <a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="4077">4077</th><td></td></tr>
<tr><th id="4078">4078</th><td>  <a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4079">4079</th><td>  <a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="4080">4080</th><td></td></tr>
<tr><th id="4081">4081</th><td>  <i>// Move MI to the LoopBB, and the remainder of the block to RemainderBB.</i></td></tr>
<tr><th id="4082">4082</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="735J" title='J' data-type='MachineBasicBlock::iterator' data-ref="735J">J</dfn> = <a class="local col8 ref" href="#728I" title='I' data-ref="728I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="4083">4083</th><td>  <a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>);</td></tr>
<tr><th id="4084">4084</th><td>  <a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#728I" title='I' data-ref="728I">I</a>, <a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="4085">4085</th><td>  <a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#735J" title='J' data-ref="735J">J</a>);</td></tr>
<tr><th id="4086">4086</th><td></td></tr>
<tr><th id="4087">4087</th><td>  <a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4088">4088</th><td></td></tr>
<tr><th id="4089">4089</th><td>  <i>// Update dominators. We know that MBB immediately dominates LoopBB, that</i></td></tr>
<tr><th id="4090">4090</th><td><i>  // LoopBB immediately dominates RemainderBB, and that RemainderBB immediately</i></td></tr>
<tr><th id="4091">4091</th><td><i>  // dominates all of the successors transferred to it from MBB that MBB used</i></td></tr>
<tr><th id="4092">4092</th><td><i>  // to dominate.</i></td></tr>
<tr><th id="4093">4093</th><td>  <b>if</b> (<a class="local col4 ref" href="#724MDT" title='MDT' data-ref="724MDT">MDT</a>) {</td></tr>
<tr><th id="4094">4094</th><td>    <a class="local col4 ref" href="#724MDT" title='MDT' data-ref="724MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::addNewBlock' data-ref="_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_">addNewBlock</a>(<a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>, &amp;<a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>);</td></tr>
<tr><th id="4095">4095</th><td>    <a class="local col4 ref" href="#724MDT" title='MDT' data-ref="724MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::addNewBlock' data-ref="_ZN4llvm20MachineDominatorTree11addNewBlockEPNS_17MachineBasicBlockES2_">addNewBlock</a>(<a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>, <a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a>);</td></tr>
<tr><th id="4096">4096</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="736Succ" title='Succ' data-type='llvm::MachineBasicBlock *&amp;' data-ref="736Succ">Succ</dfn> : <a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="4097">4097</th><td>      <b>if</b> (<a class="local col4 ref" href="#724MDT" title='MDT' data-ref="724MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(&amp;<a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a>, <a class="local col6 ref" href="#736Succ" title='Succ' data-ref="736Succ">Succ</a>)) {</td></tr>
<tr><th id="4098">4098</th><td>        <a class="local col4 ref" href="#724MDT" title='MDT' data-ref="724MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::changeImmediateDominator' data-ref="_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_17MachineBasicBlockES2_">changeImmediateDominator</a>(<a class="local col6 ref" href="#736Succ" title='Succ' data-ref="736Succ">Succ</a>, <a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="4099">4099</th><td>      }</td></tr>
<tr><th id="4100">4100</th><td>    }</td></tr>
<tr><th id="4101">4101</th><td>  }</td></tr>
<tr><th id="4102">4102</th><td></td></tr>
<tr><th id="4103">4103</th><td>  <a class="tu ref" href="#_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE" title='emitLoadSRsrcFromVGPRLoop' data-use='c' data-ref="_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE">emitLoadSRsrcFromVGPRLoop</a>(<a class="local col1 ref" href="#721TII" title='TII' data-ref="721TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#727MRI" title='MRI' data-ref="727MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#725MBB" title='MBB' data-ref="725MBB">MBB</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#732LoopBB" title='LoopBB' data-ref="732LoopBB">LoopBB</a></span>, <a class="local col9 ref" href="#729DL" title='DL' data-ref="729DL">DL</a>, <span class='refarg'><a class="local col3 ref" href="#723Rsrc" title='Rsrc' data-ref="723Rsrc">Rsrc</a></span>);</td></tr>
<tr><th id="4104">4104</th><td></td></tr>
<tr><th id="4105">4105</th><td>  <i>// Restore the EXEC mask</i></td></tr>
<tr><th id="4106">4106</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="737First" title='First' data-type='MachineBasicBlock::iterator' data-ref="737First">First</dfn> = <a class="local col3 ref" href="#733RemainderBB" title='RemainderBB' data-ref="733RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="4107">4107</th><td>  BuildMI(*RemainderBB, First, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="4108">4108</th><td>      .addReg(SaveExec);</td></tr>
<tr><th id="4109">4109</th><td>}</td></tr>
<tr><th id="4110">4110</th><td></td></tr>
<tr><th id="4111">4111</th><td><i  data-doc="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">// Extract pointer from Rsrc and return a zero-value Rsrc replacement.</i></td></tr>
<tr><th id="4112">4112</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/type_traits.html#std::tuple" title='std::tuple' data-ref="std::tuple">tuple</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="4113">4113</th><td><dfn class="tu decl def" id="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" title='extractRsrcPtr' data-type='std::tuple&lt;unsigned int, unsigned int&gt; extractRsrcPtr(const llvm::SIInstrInfo &amp; TII, llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; Rsrc)' data-ref="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">extractRsrcPtr</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col8 decl" id="738TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="738TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="739MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="739MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="740Rsrc" title='Rsrc' data-type='llvm::MachineOperand &amp;' data-ref="740Rsrc">Rsrc</dfn>) {</td></tr>
<tr><th id="4114">4114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="741MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="741MBB">MBB</dfn> = *<a class="local col9 ref" href="#739MI" title='MI' data-ref="739MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4115">4115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="742MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="742MF">MF</dfn> = *<a class="local col1 ref" href="#741MBB" title='MBB' data-ref="741MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4116">4116</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="743MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="743MRI">MRI</dfn> = <a class="local col2 ref" href="#742MF" title='MF' data-ref="742MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4117">4117</th><td></td></tr>
<tr><th id="4118">4118</th><td>  <i>// Extract the ptr from the resource descriptor.</i></td></tr>
<tr><th id="4119">4119</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="744RsrcPtr" title='RsrcPtr' data-type='unsigned int' data-ref="744RsrcPtr">RsrcPtr</dfn> =</td></tr>
<tr><th id="4120">4120</th><td>      TII.buildExtractSubReg(MI, MRI, Rsrc, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>,</td></tr>
<tr><th id="4121">4121</th><td>                             AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="4122">4122</th><td></td></tr>
<tr><th id="4123">4123</th><td>  <i>// Create an empty resource descriptor</i></td></tr>
<tr><th id="4124">4124</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="745Zero64" title='Zero64' data-type='unsigned int' data-ref="745Zero64">Zero64</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="4125">4125</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="746SRsrcFormatLo" title='SRsrcFormatLo' data-type='unsigned int' data-ref="746SRsrcFormatLo">SRsrcFormatLo</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="4126">4126</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="747SRsrcFormatHi" title='SRsrcFormatHi' data-type='unsigned int' data-ref="747SRsrcFormatHi">SRsrcFormatHi</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="4127">4127</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="748NewSRsrc" title='NewSRsrc' data-type='unsigned int' data-ref="748NewSRsrc">NewSRsrc</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>);</td></tr>
<tr><th id="4128">4128</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="749RsrcDataFormat" title='RsrcDataFormat' data-type='uint64_t' data-ref="749RsrcDataFormat">RsrcDataFormat</dfn> = <a class="local col8 ref" href="#738TII" title='TII' data-ref="738TII">TII</a>.<a class="ref" href="#_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</a>();</td></tr>
<tr><th id="4129">4129</th><td></td></tr>
<tr><th id="4130">4130</th><td>  <i>// Zero64 = 0</i></td></tr>
<tr><th id="4131">4131</th><td>  BuildMI(MBB, MI, MI.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), Zero64)</td></tr>
<tr><th id="4132">4132</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="4133">4133</th><td></td></tr>
<tr><th id="4134">4134</th><td>  <i>// SRsrcFormatLo = RSRC_DATA_FORMAT{31-0}</i></td></tr>
<tr><th id="4135">4135</th><td>  BuildMI(MBB, MI, MI.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), SRsrcFormatLo)</td></tr>
<tr><th id="4136">4136</th><td>      .addImm(RsrcDataFormat &amp; <var>0xFFFFFFFF</var>);</td></tr>
<tr><th id="4137">4137</th><td></td></tr>
<tr><th id="4138">4138</th><td>  <i>// SRsrcFormatHi = RSRC_DATA_FORMAT{63-32}</i></td></tr>
<tr><th id="4139">4139</th><td>  BuildMI(MBB, MI, MI.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), SRsrcFormatHi)</td></tr>
<tr><th id="4140">4140</th><td>      .addImm(RsrcDataFormat &gt;&gt; <var>32</var>);</td></tr>
<tr><th id="4141">4141</th><td></td></tr>
<tr><th id="4142">4142</th><td>  <i>// NewSRsrc = {Zero64, SRsrcFormat}</i></td></tr>
<tr><th id="4143">4143</th><td>  BuildMI(MBB, MI, MI.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), NewSRsrc)</td></tr>
<tr><th id="4144">4144</th><td>      .addReg(Zero64)</td></tr>
<tr><th id="4145">4145</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>)</td></tr>
<tr><th id="4146">4146</th><td>      .addReg(SRsrcFormatLo)</td></tr>
<tr><th id="4147">4147</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>)</td></tr>
<tr><th id="4148">4148</th><td>      .addReg(SRsrcFormatHi)</td></tr>
<tr><th id="4149">4149</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>);</td></tr>
<tr><th id="4150">4150</th><td></td></tr>
<tr><th id="4151">4151</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<span class='refarg'><a class="local col4 ref" href="#744RsrcPtr" title='RsrcPtr' data-ref="744RsrcPtr">RsrcPtr</a></span>, <span class='refarg'><a class="local col8 ref" href="#748NewSRsrc" title='NewSRsrc' data-ref="748NewSRsrc">NewSRsrc</a></span>);</td></tr>
<tr><th id="4152">4152</th><td>}</td></tr>
<tr><th id="4153">4153</th><td></td></tr>
<tr><th id="4154">4154</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="750MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="750MI">MI</dfn>,</td></tr>
<tr><th id="4155">4155</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col1 decl" id="751MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="751MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="4156">4156</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="752MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="752MF">MF</dfn> = *<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4157">4157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="753MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="753MRI">MRI</dfn> = <a class="local col2 ref" href="#752MF" title='MF' data-ref="752MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4158">4158</th><td></td></tr>
<tr><th id="4159">4159</th><td>  <i>// Legalize VOP2</i></td></tr>
<tr><th id="4160">4160</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE">isVOP2</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE">isVOPC</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>)) {</td></tr>
<tr><th id="4161">4161</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP2' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP2</a>(<span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>, <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>);</td></tr>
<tr><th id="4162">4162</th><td>    <b>return</b>;</td></tr>
<tr><th id="4163">4163</th><td>  }</td></tr>
<tr><th id="4164">4164</th><td></td></tr>
<tr><th id="4165">4165</th><td>  <i>// Legalize VOP3</i></td></tr>
<tr><th id="4166">4166</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>)) {</td></tr>
<tr><th id="4167">4167</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP3' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP3</a>(<span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>, <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>);</td></tr>
<tr><th id="4168">4168</th><td>    <b>return</b>;</td></tr>
<tr><th id="4169">4169</th><td>  }</td></tr>
<tr><th id="4170">4170</th><td></td></tr>
<tr><th id="4171">4171</th><td>  <i>// Legalize SMRD</i></td></tr>
<tr><th id="4172">4172</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>)) {</td></tr>
<tr><th id="4173">4173</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsSMRD' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsSMRD</a>(<span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>, <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>);</td></tr>
<tr><th id="4174">4174</th><td>    <b>return</b>;</td></tr>
<tr><th id="4175">4175</th><td>  }</td></tr>
<tr><th id="4176">4176</th><td></td></tr>
<tr><th id="4177">4177</th><td>  <i>// Legalize REG_SEQUENCE and PHI</i></td></tr>
<tr><th id="4178">4178</th><td><i>  // The register class of the operands much be the same type as the register</i></td></tr>
<tr><th id="4179">4179</th><td><i>  // class of the output.</i></td></tr>
<tr><th id="4180">4180</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::AMDGPU&apos;">PHI</span>) {</td></tr>
<tr><th id="4181">4181</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="754RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="754RC">RC</dfn> = <b>nullptr</b>, *<dfn class="local col5 decl" id="755SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="755SRC">SRC</dfn> = <b>nullptr</b>, *<dfn class="local col6 decl" id="756VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="756VRC">VRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4182">4182</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="757i" title='i' data-type='unsigned int' data-ref="757i">i</dfn> = <var>1</var>, <dfn class="local col8 decl" id="758e" title='e' data-type='unsigned int' data-ref="758e">e</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#757i" title='i' data-ref="757i">i</a> != <a class="local col8 ref" href="#758e" title='e' data-ref="758e">e</a>; <a class="local col7 ref" href="#757i" title='i' data-ref="757i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="4183">4183</th><td>      <b>if</b> (!<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#757i" title='i' data-ref="757i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="4184">4184</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#757i" title='i' data-ref="757i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4185">4185</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4186">4186</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="759OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="759OpRC">OpRC</dfn> =</td></tr>
<tr><th id="4187">4187</th><td>          <a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#757i" title='i' data-ref="757i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4188">4188</th><td>      <b>if</b> (RI.hasVGPRs(OpRC)) {</td></tr>
<tr><th id="4189">4189</th><td>        <a class="local col6 ref" href="#756VRC" title='VRC' data-ref="756VRC">VRC</a> = <a class="local col9 ref" href="#759OpRC" title='OpRC' data-ref="759OpRC">OpRC</a>;</td></tr>
<tr><th id="4190">4190</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4191">4191</th><td>        <a class="local col5 ref" href="#755SRC" title='SRC' data-ref="755SRC">SRC</a> = <a class="local col9 ref" href="#759OpRC" title='OpRC' data-ref="759OpRC">OpRC</a>;</td></tr>
<tr><th id="4192">4192</th><td>      }</td></tr>
<tr><th id="4193">4193</th><td>    }</td></tr>
<tr><th id="4194">4194</th><td></td></tr>
<tr><th id="4195">4195</th><td>    <i>// If any of the operands are VGPR registers, then they all most be</i></td></tr>
<tr><th id="4196">4196</th><td><i>    // otherwise we will create illegal VGPR-&gt;SGPR copies when legalizing</i></td></tr>
<tr><th id="4197">4197</th><td><i>    // them.</i></td></tr>
<tr><th id="4198">4198</th><td>    <b>if</b> (VRC || !RI.isSGPRClass(getOpRegClass(MI, <var>0</var>))) {</td></tr>
<tr><th id="4199">4199</th><td>      <b>if</b> (!<a class="local col6 ref" href="#756VRC" title='VRC' data-ref="756VRC">VRC</a>) {</td></tr>
<tr><th id="4200">4200</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SRC) ? void (0) : __assert_fail (&quot;SRC&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 4200, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#755SRC" title='SRC' data-ref="755SRC">SRC</a>);</td></tr>
<tr><th id="4201">4201</th><td>        VRC = RI.getEquivalentVGPRClass(SRC);</td></tr>
<tr><th id="4202">4202</th><td>      }</td></tr>
<tr><th id="4203">4203</th><td>      <a class="local col4 ref" href="#754RC" title='RC' data-ref="754RC">RC</a> = <a class="local col6 ref" href="#756VRC" title='VRC' data-ref="756VRC">VRC</a>;</td></tr>
<tr><th id="4204">4204</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4205">4205</th><td>      <a class="local col4 ref" href="#754RC" title='RC' data-ref="754RC">RC</a> = <a class="local col5 ref" href="#755SRC" title='SRC' data-ref="755SRC">SRC</a>;</td></tr>
<tr><th id="4206">4206</th><td>    }</td></tr>
<tr><th id="4207">4207</th><td></td></tr>
<tr><th id="4208">4208</th><td>    <i>// Update all the operands so they have the same type.</i></td></tr>
<tr><th id="4209">4209</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="760I" title='I' data-type='unsigned int' data-ref="760I">I</dfn> = <var>1</var>, <dfn class="local col1 decl" id="761E" title='E' data-type='unsigned int' data-ref="761E">E</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#760I" title='I' data-ref="760I">I</a> != <a class="local col1 ref" href="#761E" title='E' data-ref="761E">E</a>; <a class="local col0 ref" href="#760I" title='I' data-ref="760I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="4210">4210</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="762Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="762Op">Op</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#760I" title='I' data-ref="760I">I</a>);</td></tr>
<tr><th id="4211">4211</th><td>      <b>if</b> (!<a class="local col2 ref" href="#762Op" title='Op' data-ref="762Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#762Op" title='Op' data-ref="762Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4212">4212</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4213">4213</th><td></td></tr>
<tr><th id="4214">4214</th><td>      <i>// MI is a PHI instruction.</i></td></tr>
<tr><th id="4215">4215</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="763InsertBB" title='InsertBB' data-type='llvm::MachineBasicBlock *' data-ref="763InsertBB">InsertBB</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#760I" title='I' data-ref="760I">I</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="4216">4216</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="764Insert" title='Insert' data-type='MachineBasicBlock::iterator' data-ref="764Insert">Insert</dfn> = <a class="local col3 ref" href="#763InsertBB" title='InsertBB' data-ref="763InsertBB">InsertBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="4217">4217</th><td></td></tr>
<tr><th id="4218">4218</th><td>      <i>// Avoid creating no-op copies with the same src and dst reg class.  These</i></td></tr>
<tr><th id="4219">4219</th><td><i>      // confuse some of the machine passes.</i></td></tr>
<tr><th id="4220">4220</th><td>      <a class="member" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'>*<a class="local col3 ref" href="#763InsertBB" title='InsertBB' data-ref="763InsertBB">InsertBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#764Insert" title='Insert' data-ref="764Insert">Insert</a>, <a class="local col4 ref" href="#754RC" title='RC' data-ref="754RC">RC</a>, <span class='refarg'><a class="local col2 ref" href="#762Op" title='Op' data-ref="762Op">Op</a></span>, <span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>, <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="4221">4221</th><td>    }</td></tr>
<tr><th id="4222">4222</th><td>  }</td></tr>
<tr><th id="4223">4223</th><td></td></tr>
<tr><th id="4224">4224</th><td>  <i>// REG_SEQUENCE doesn't really require operand legalization, but if one has a</i></td></tr>
<tr><th id="4225">4225</th><td><i>  // VGPR dest type and SGPR sources, insert copies so all operands are</i></td></tr>
<tr><th id="4226">4226</th><td><i>  // VGPRs. This seems to help operand folding / the register coalescer.</i></td></tr>
<tr><th id="4227">4227</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>) {</td></tr>
<tr><th id="4228">4228</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="765MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="765MBB">MBB</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4229">4229</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="766DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="766DstRC">DstRC</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>, <var>0</var>);</td></tr>
<tr><th id="4230">4230</th><td>    <b>if</b> (RI.hasVGPRs(DstRC)) {</td></tr>
<tr><th id="4231">4231</th><td>      <i>// Update all the operands so they are VGPR register classes. These may</i></td></tr>
<tr><th id="4232">4232</th><td><i>      // not be the same register class because REG_SEQUENCE supports mixing</i></td></tr>
<tr><th id="4233">4233</th><td><i>      // subregister index types e.g. sub0_sub1 + sub2 + sub3</i></td></tr>
<tr><th id="4234">4234</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="767I" title='I' data-type='unsigned int' data-ref="767I">I</dfn> = <var>1</var>, <dfn class="local col8 decl" id="768E" title='E' data-type='unsigned int' data-ref="768E">E</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#767I" title='I' data-ref="767I">I</a> != <a class="local col8 ref" href="#768E" title='E' data-ref="768E">E</a>; <a class="local col7 ref" href="#767I" title='I' data-ref="767I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="4235">4235</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="769Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="769Op">Op</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#767I" title='I' data-ref="767I">I</a>);</td></tr>
<tr><th id="4236">4236</th><td>        <b>if</b> (!<a class="local col9 ref" href="#769Op" title='Op' data-ref="769Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#769Op" title='Op' data-ref="769Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4237">4237</th><td>          <b>continue</b>;</td></tr>
<tr><th id="4238">4238</th><td></td></tr>
<tr><th id="4239">4239</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="770OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="770OpRC">OpRC</dfn> = <a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#769Op" title='Op' data-ref="769Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4240">4240</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="771VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="771VRC">VRC</dfn> = RI.getEquivalentVGPRClass(OpRC);</td></tr>
<tr><th id="4241">4241</th><td>        <b>if</b> (<a class="local col1 ref" href="#771VRC" title='VRC' data-ref="771VRC">VRC</a> == <a class="local col0 ref" href="#770OpRC" title='OpRC' data-ref="770OpRC">OpRC</a>)</td></tr>
<tr><th id="4242">4242</th><td>          <b>continue</b>;</td></tr>
<tr><th id="4243">4243</th><td></td></tr>
<tr><th id="4244">4244</th><td>        <a class="member" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'>*<a class="local col5 ref" href="#765MBB" title='MBB' data-ref="765MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>, <a class="local col1 ref" href="#771VRC" title='VRC' data-ref="771VRC">VRC</a>, <span class='refarg'><a class="local col9 ref" href="#769Op" title='Op' data-ref="769Op">Op</a></span>, <span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>, <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="4245">4245</th><td>        <a class="local col9 ref" href="#769Op" title='Op' data-ref="769Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="4246">4246</th><td>      }</td></tr>
<tr><th id="4247">4247</th><td>    }</td></tr>
<tr><th id="4248">4248</th><td></td></tr>
<tr><th id="4249">4249</th><td>    <b>return</b>;</td></tr>
<tr><th id="4250">4250</th><td>  }</td></tr>
<tr><th id="4251">4251</th><td></td></tr>
<tr><th id="4252">4252</th><td>  <i>// Legalize INSERT_SUBREG</i></td></tr>
<tr><th id="4253">4253</th><td><i>  // src0 must have the same register class as dst</i></td></tr>
<tr><th id="4254">4254</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">INSERT_SUBREG</span>) {</td></tr>
<tr><th id="4255">4255</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="772Dst" title='Dst' data-type='unsigned int' data-ref="772Dst">Dst</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4256">4256</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="773Src0" title='Src0' data-type='unsigned int' data-ref="773Src0">Src0</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4257">4257</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="774DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="774DstRC">DstRC</dfn> = <a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#772Dst" title='Dst' data-ref="772Dst">Dst</a>);</td></tr>
<tr><th id="4258">4258</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="775Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="775Src0RC">Src0RC</dfn> = <a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#773Src0" title='Src0' data-ref="773Src0">Src0</a>);</td></tr>
<tr><th id="4259">4259</th><td>    <b>if</b> (<a class="local col4 ref" href="#774DstRC" title='DstRC' data-ref="774DstRC">DstRC</a> != <a class="local col5 ref" href="#775Src0RC" title='Src0RC' data-ref="775Src0RC">Src0RC</a>) {</td></tr>
<tr><th id="4260">4260</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="776MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="776MBB">MBB</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4261">4261</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="777Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="777Op">Op</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4262">4262</th><td>      <a class="member" href="#_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</a>(<span class='refarg'>*<a class="local col6 ref" href="#776MBB" title='MBB' data-ref="776MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>, <a class="local col4 ref" href="#774DstRC" title='DstRC' data-ref="774DstRC">DstRC</a>, <span class='refarg'><a class="local col7 ref" href="#777Op" title='Op' data-ref="777Op">Op</a></span>, <span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>, <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="4263">4263</th><td>    }</td></tr>
<tr><th id="4264">4264</th><td>    <b>return</b>;</td></tr>
<tr><th id="4265">4265</th><td>  }</td></tr>
<tr><th id="4266">4266</th><td></td></tr>
<tr><th id="4267">4267</th><td>  <i>// Legalize SI_INIT_M0</i></td></tr>
<tr><th id="4268">4268</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_INIT_M0&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_INIT_M0</span>) {</td></tr>
<tr><th id="4269">4269</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="778Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="778Src">Src</dfn> = <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4270">4270</th><td>    <b>if</b> (Src.isReg() &amp;&amp; RI.hasVGPRs(MRI.getRegClass(Src.getReg())))</td></tr>
<tr><th id="4271">4271</th><td>      <a class="local col8 ref" href="#778Src" title='Src' data-ref="778Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="member" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col8 ref" href="#778Src" title='Src' data-ref="778Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>));</td></tr>
<tr><th id="4272">4272</th><td>    <b>return</b>;</td></tr>
<tr><th id="4273">4273</th><td>  }</td></tr>
<tr><th id="4274">4274</th><td></td></tr>
<tr><th id="4275">4275</th><td>  <i>// Legalize MIMG and MUBUF/MTBUF for shaders.</i></td></tr>
<tr><th id="4276">4276</th><td><i>  //</i></td></tr>
<tr><th id="4277">4277</th><td><i>  // Shaders only generate MUBUF/MTBUF instructions via intrinsics or via</i></td></tr>
<tr><th id="4278">4278</th><td><i>  // scratch memory access. In both cases, the legalization never involves</i></td></tr>
<tr><th id="4279">4279</th><td><i>  // conversion to the addr64 form.</i></td></tr>
<tr><th id="4280">4280</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>) ||</td></tr>
<tr><th id="4281">4281</th><td>      (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col2 ref" href="#752MF" title='MF' data-ref="752MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) &amp;&amp;</td></tr>
<tr><th id="4282">4282</th><td>       (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>)))) {</td></tr>
<tr><th id="4283">4283</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="779SRsrc" title='SRsrc' data-type='llvm::MachineOperand *' data-ref="779SRsrc">SRsrc</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc);</td></tr>
<tr><th id="4284">4284</th><td>    <b>if</b> (SRsrc &amp;&amp; !RI.isSGPRClass(MRI.getRegClass(SRsrc-&gt;getReg()))) {</td></tr>
<tr><th id="4285">4285</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="780SGPR" title='SGPR' data-type='unsigned int' data-ref="780SGPR">SGPR</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col9 ref" href="#779SRsrc" title='SRsrc' data-ref="779SRsrc">SRsrc</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>);</td></tr>
<tr><th id="4286">4286</th><td>      <a class="local col9 ref" href="#779SRsrc" title='SRsrc' data-ref="779SRsrc">SRsrc</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#780SGPR" title='SGPR' data-ref="780SGPR">SGPR</a>);</td></tr>
<tr><th id="4287">4287</th><td>    }</td></tr>
<tr><th id="4288">4288</th><td></td></tr>
<tr><th id="4289">4289</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="781SSamp" title='SSamp' data-type='llvm::MachineOperand *' data-ref="781SSamp">SSamp</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::ssamp);</td></tr>
<tr><th id="4290">4290</th><td>    <b>if</b> (SSamp &amp;&amp; !RI.isSGPRClass(MRI.getRegClass(SSamp-&gt;getReg()))) {</td></tr>
<tr><th id="4291">4291</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="782SGPR" title='SGPR' data-type='unsigned int' data-ref="782SGPR">SGPR</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</a>(<a class="local col1 ref" href="#781SSamp" title='SSamp' data-ref="781SSamp">SSamp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#753MRI" title='MRI' data-ref="753MRI">MRI</a></span>);</td></tr>
<tr><th id="4292">4292</th><td>      <a class="local col1 ref" href="#781SSamp" title='SSamp' data-ref="781SSamp">SSamp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#782SGPR" title='SGPR' data-ref="782SGPR">SGPR</a>);</td></tr>
<tr><th id="4293">4293</th><td>    }</td></tr>
<tr><th id="4294">4294</th><td>    <b>return</b>;</td></tr>
<tr><th id="4295">4295</th><td>  }</td></tr>
<tr><th id="4296">4296</th><td></td></tr>
<tr><th id="4297">4297</th><td>  <i>// Legalize MUBUF* instructions.</i></td></tr>
<tr><th id="4298">4298</th><td>  <em>int</em> <dfn class="local col3 decl" id="783RsrcIdx" title='RsrcIdx' data-type='int' data-ref="783RsrcIdx">RsrcIdx</dfn> =</td></tr>
<tr><th id="4299">4299</th><td>      AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc);</td></tr>
<tr><th id="4300">4300</th><td>  <b>if</b> (<a class="local col3 ref" href="#783RsrcIdx" title='RsrcIdx' data-ref="783RsrcIdx">RsrcIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="4301">4301</th><td>    <i>// We have an MUBUF instruction</i></td></tr>
<tr><th id="4302">4302</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="784Rsrc" title='Rsrc' data-type='llvm::MachineOperand *' data-ref="784Rsrc">Rsrc</dfn> = &amp;<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#783RsrcIdx" title='RsrcIdx' data-ref="783RsrcIdx">RsrcIdx</a>);</td></tr>
<tr><th id="4303">4303</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="785RsrcRC" title='RsrcRC' data-type='unsigned int' data-ref="785RsrcRC">RsrcRC</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode()).OpInfo[RsrcIdx].RegClass;</td></tr>
<tr><th id="4304">4304</th><td>    <b>if</b> (RI.getCommonSubClass(MRI.getRegClass(Rsrc-&gt;getReg()),</td></tr>
<tr><th id="4305">4305</th><td>                             RI.getRegClass(RsrcRC))) {</td></tr>
<tr><th id="4306">4306</th><td>      <i>// The operands are legal.</i></td></tr>
<tr><th id="4307">4307</th><td><i>      // FIXME: We may need to legalize operands besided srsrc.</i></td></tr>
<tr><th id="4308">4308</th><td>      <b>return</b>;</td></tr>
<tr><th id="4309">4309</th><td>    }</td></tr>
<tr><th id="4310">4310</th><td></td></tr>
<tr><th id="4311">4311</th><td>    <i>// Legalize a VGPR Rsrc.</i></td></tr>
<tr><th id="4312">4312</th><td><i>    //</i></td></tr>
<tr><th id="4313">4313</th><td><i>    // If the instruction is _ADDR64, we can avoid a waterfall by extracting</i></td></tr>
<tr><th id="4314">4314</th><td><i>    // the base pointer from the VGPR Rsrc, adding it to the VAddr, then using</i></td></tr>
<tr><th id="4315">4315</th><td><i>    // a zero-value SRsrc.</i></td></tr>
<tr><th id="4316">4316</th><td><i>    //</i></td></tr>
<tr><th id="4317">4317</th><td><i>    // If the instruction is _OFFSET (both idxen and offen disabled), and we</i></td></tr>
<tr><th id="4318">4318</th><td><i>    // support ADDR64 instructions, we can convert to ADDR64 and do the same as</i></td></tr>
<tr><th id="4319">4319</th><td><i>    // above.</i></td></tr>
<tr><th id="4320">4320</th><td><i>    //</i></td></tr>
<tr><th id="4321">4321</th><td><i>    // Otherwise we are on non-ADDR64 hardware, and/or we have</i></td></tr>
<tr><th id="4322">4322</th><td><i>    // idxen/offen/bothen and we fall back to a waterfall loop.</i></td></tr>
<tr><th id="4323">4323</th><td></td></tr>
<tr><th id="4324">4324</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="786MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="786MBB">MBB</dfn> = *<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4325">4325</th><td></td></tr>
<tr><th id="4326">4326</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="787VAddr" title='VAddr' data-type='llvm::MachineOperand *' data-ref="787VAddr">VAddr</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="4327">4327</th><td>    <b>if</b> (<a class="local col7 ref" href="#787VAddr" title='VAddr' data-ref="787VAddr">VAddr</a> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU15getIfAddr64InstEt" title='llvm::AMDGPU::getIfAddr64Inst' data-ref="_ZN4llvm6AMDGPU15getIfAddr64InstEt">getIfAddr64Inst</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="4328">4328</th><td>      <i>// This is already an ADDR64 instruction so we need to add the pointer</i></td></tr>
<tr><th id="4329">4329</th><td><i>      // extracted from the resource descriptor to the current value of VAddr.</i></td></tr>
<tr><th id="4330">4330</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="788NewVAddrLo" title='NewVAddrLo' data-type='unsigned int' data-ref="788NewVAddrLo">NewVAddrLo</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4331">4331</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="789NewVAddrHi" title='NewVAddrHi' data-type='unsigned int' data-ref="789NewVAddrHi">NewVAddrHi</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4332">4332</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="790NewVAddr" title='NewVAddr' data-type='unsigned int' data-ref="790NewVAddr">NewVAddr</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="4333">4333</th><td></td></tr>
<tr><th id="4334">4334</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="791RsrcPtr" title='RsrcPtr' data-type='unsigned int' data-ref="791RsrcPtr">RsrcPtr</dfn>, <dfn class="local col2 decl" id="792NewSRsrc" title='NewSRsrc' data-type='unsigned int' data-ref="792NewSRsrc">NewSRsrc</dfn>;</td></tr>
<tr><th id="4335">4335</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col1 ref" href="#791RsrcPtr" title='RsrcPtr' data-ref="791RsrcPtr">RsrcPtr</a></span>, <span class='refarg'><a class="local col2 ref" href="#792NewSRsrc" title='NewSRsrc' data-ref="792NewSRsrc">NewSRsrc</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOS_IJT_T0_EE" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOS_IJT_T0_EE">=</a> <a class="tu ref" href="#_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" title='extractRsrcPtr' data-use='c' data-ref="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">extractRsrcPtr</a>(*<b>this</b>, <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#784Rsrc" title='Rsrc' data-ref="784Rsrc">Rsrc</a></span>);</td></tr>
<tr><th id="4336">4336</th><td></td></tr>
<tr><th id="4337">4337</th><td>      <i>// NewVaddrLo = RsrcPtr:sub0 + VAddr:sub0</i></td></tr>
<tr><th id="4338">4338</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="793DL" title='DL' data-type='llvm::DebugLoc' data-ref="793DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4339">4339</th><td>      BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e32</span>), NewVAddrLo)</td></tr>
<tr><th id="4340">4340</th><td>          .addReg(RsrcPtr, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="4341">4341</th><td>          .addReg(VAddr-&gt;getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="4342">4342</th><td></td></tr>
<tr><th id="4343">4343</th><td>      <i>// NewVaddrHi = RsrcPtr:sub1 + VAddr:sub1</i></td></tr>
<tr><th id="4344">4344</th><td>      BuildMI(MBB, MI, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_ADDC_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADDC_U32_e32</span>), NewVAddrHi)</td></tr>
<tr><th id="4345">4345</th><td>          .addReg(RsrcPtr, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="4346">4346</th><td>          .addReg(VAddr-&gt;getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="4347">4347</th><td></td></tr>
<tr><th id="4348">4348</th><td>      <i>// NewVaddr = {NewVaddrHi, NewVaddrLo}</i></td></tr>
<tr><th id="4349">4349</th><td>      BuildMI(MBB, MI, MI.getDebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), NewVAddr)</td></tr>
<tr><th id="4350">4350</th><td>          .addReg(NewVAddrLo)</td></tr>
<tr><th id="4351">4351</th><td>          .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="4352">4352</th><td>          .addReg(NewVAddrHi)</td></tr>
<tr><th id="4353">4353</th><td>          .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="4354">4354</th><td></td></tr>
<tr><th id="4355">4355</th><td>      <a class="local col7 ref" href="#787VAddr" title='VAddr' data-ref="787VAddr">VAddr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#790NewVAddr" title='NewVAddr' data-ref="790NewVAddr">NewVAddr</a>);</td></tr>
<tr><th id="4356">4356</th><td>      <a class="local col4 ref" href="#784Rsrc" title='Rsrc' data-ref="784Rsrc">Rsrc</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#792NewSRsrc" title='NewSRsrc' data-ref="792NewSRsrc">NewSRsrc</a>);</td></tr>
<tr><th id="4357">4357</th><td>    } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#787VAddr" title='VAddr' data-ref="787VAddr">VAddr</a> &amp;&amp; <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasAddr64Ev" title='llvm::GCNSubtarget::hasAddr64' data-ref="_ZNK4llvm12GCNSubtarget9hasAddr64Ev">hasAddr64</a>()) {</td></tr>
<tr><th id="4358">4358</th><td>      <i>// This instructions is the _OFFSET variant, so we need to convert it to</i></td></tr>
<tr><th id="4359">4359</th><td><i>      // ADDR64.</i></td></tr>
<tr><th id="4360">4360</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.getParent()-&gt;getSubtarget&lt;GCNSubtarget&gt;().getGeneration() &lt; AMDGPUSubtarget::VOLCANIC_ISLANDS &amp;&amp; &quot;FIXME: Need to emit flat atomics here&quot;) ? void (0) : __assert_fail (&quot;MBB.getParent()-&gt;getSubtarget&lt;GCNSubtarget&gt;().getGeneration() &lt; AMDGPUSubtarget::VOLCANIC_ISLANDS &amp;&amp; \&quot;FIXME: Need to emit flat atomics here\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 4362, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#786MBB" title='MBB' data-ref="786MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>()</td></tr>
<tr><th id="4361">4361</th><td>             &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a> &amp;&amp;</td></tr>
<tr><th id="4362">4362</th><td>             <q>"FIXME: Need to emit flat atomics here"</q>);</td></tr>
<tr><th id="4363">4363</th><td></td></tr>
<tr><th id="4364">4364</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="794RsrcPtr" title='RsrcPtr' data-type='unsigned int' data-ref="794RsrcPtr">RsrcPtr</dfn>, <dfn class="local col5 decl" id="795NewSRsrc" title='NewSRsrc' data-type='unsigned int' data-ref="795NewSRsrc">NewSRsrc</dfn>;</td></tr>
<tr><th id="4365">4365</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#794RsrcPtr" title='RsrcPtr' data-ref="794RsrcPtr">RsrcPtr</a></span>, <span class='refarg'><a class="local col5 ref" href="#795NewSRsrc" title='NewSRsrc' data-ref="795NewSRsrc">NewSRsrc</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOS_IJT_T0_EE" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOS_IJT_T0_EE">=</a> <a class="tu ref" href="#_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE" title='extractRsrcPtr' data-use='c' data-ref="_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE">extractRsrcPtr</a>(*<b>this</b>, <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#784Rsrc" title='Rsrc' data-ref="784Rsrc">Rsrc</a></span>);</td></tr>
<tr><th id="4366">4366</th><td></td></tr>
<tr><th id="4367">4367</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="796NewVAddr" title='NewVAddr' data-type='unsigned int' data-ref="796NewVAddr">NewVAddr</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="4368">4368</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="797VData" title='VData' data-type='llvm::MachineOperand *' data-ref="797VData">VData</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="4369">4369</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="798Offset" title='Offset' data-type='llvm::MachineOperand *' data-ref="798Offset">Offset</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="4370">4370</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="799SOffset" title='SOffset' data-type='llvm::MachineOperand *' data-ref="799SOffset">SOffset</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset);</td></tr>
<tr><th id="4371">4371</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="800Addr64Opcode" title='Addr64Opcode' data-type='unsigned int' data-ref="800Addr64Opcode">Addr64Opcode</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU13getAddr64InstEt" title='llvm::AMDGPU::getAddr64Inst' data-ref="_ZN4llvm6AMDGPU13getAddr64InstEt">getAddr64Inst</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="4372">4372</th><td></td></tr>
<tr><th id="4373">4373</th><td>      <i>// Atomics rith return have have an additional tied operand and are</i></td></tr>
<tr><th id="4374">4374</th><td><i>      // missing some of the special bits.</i></td></tr>
<tr><th id="4375">4375</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="801VDataIn" title='VDataIn' data-type='llvm::MachineOperand *' data-ref="801VDataIn">VDataIn</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata_in);</td></tr>
<tr><th id="4376">4376</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="802Addr64" title='Addr64' data-type='llvm::MachineInstr *' data-ref="802Addr64">Addr64</dfn>;</td></tr>
<tr><th id="4377">4377</th><td></td></tr>
<tr><th id="4378">4378</th><td>      <b>if</b> (!<a class="local col1 ref" href="#801VDataIn" title='VDataIn' data-ref="801VDataIn">VDataIn</a>) {</td></tr>
<tr><th id="4379">4379</th><td>        <i>// Regular buffer load / store.</i></td></tr>
<tr><th id="4380">4380</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="803MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="803MIB">MIB</dfn> =</td></tr>
<tr><th id="4381">4381</th><td>            BuildMI(MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Addr64Opcode))</td></tr>
<tr><th id="4382">4382</th><td>                .add(*VData)</td></tr>
<tr><th id="4383">4383</th><td>                .addReg(NewVAddr)</td></tr>
<tr><th id="4384">4384</th><td>                .addReg(NewSRsrc)</td></tr>
<tr><th id="4385">4385</th><td>                .add(*SOffset)</td></tr>
<tr><th id="4386">4386</th><td>                .add(*Offset);</td></tr>
<tr><th id="4387">4387</th><td></td></tr>
<tr><th id="4388">4388</th><td>        <i>// Atomics do not have this operand.</i></td></tr>
<tr><th id="4389">4389</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="804GLC" title='GLC' data-type='const llvm::MachineOperand *' data-ref="804GLC"><a class="local col4 ref" href="#804GLC" title='GLC' data-ref="804GLC">GLC</a></dfn> =</td></tr>
<tr><th id="4390">4390</th><td>                getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::glc)) {</td></tr>
<tr><th id="4391">4391</th><td>          <a class="local col3 ref" href="#803MIB" title='MIB' data-ref="803MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#804GLC" title='GLC' data-ref="804GLC">GLC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4392">4392</th><td>        }</td></tr>
<tr><th id="4393">4393</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="805DLC" title='DLC' data-type='const llvm::MachineOperand *' data-ref="805DLC"><a class="local col5 ref" href="#805DLC" title='DLC' data-ref="805DLC">DLC</a></dfn> =</td></tr>
<tr><th id="4394">4394</th><td>                getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dlc)) {</td></tr>
<tr><th id="4395">4395</th><td>          <a class="local col3 ref" href="#803MIB" title='MIB' data-ref="803MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#805DLC" title='DLC' data-ref="805DLC">DLC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4396">4396</th><td>        }</td></tr>
<tr><th id="4397">4397</th><td></td></tr>
<tr><th id="4398">4398</th><td>        MIB.addImm(getNamedImmOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::slc));</td></tr>
<tr><th id="4399">4399</th><td></td></tr>
<tr><th id="4400">4400</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="806TFE" title='TFE' data-type='const llvm::MachineOperand *' data-ref="806TFE"><a class="local col6 ref" href="#806TFE" title='TFE' data-ref="806TFE">TFE</a></dfn> =</td></tr>
<tr><th id="4401">4401</th><td>                getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::tfe)) {</td></tr>
<tr><th id="4402">4402</th><td>          <a class="local col3 ref" href="#803MIB" title='MIB' data-ref="803MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#806TFE" title='TFE' data-ref="806TFE">TFE</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4403">4403</th><td>        }</td></tr>
<tr><th id="4404">4404</th><td></td></tr>
<tr><th id="4405">4405</th><td>        <a class="local col3 ref" href="#803MIB" title='MIB' data-ref="803MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>);</td></tr>
<tr><th id="4406">4406</th><td>        <a class="local col2 ref" href="#802Addr64" title='Addr64' data-ref="802Addr64">Addr64</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#803MIB" title='MIB' data-ref="803MIB">MIB</a>;</td></tr>
<tr><th id="4407">4407</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4408">4408</th><td>        <i>// Atomics with return.</i></td></tr>
<tr><th id="4409">4409</th><td>        Addr64 = BuildMI(MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Addr64Opcode))</td></tr>
<tr><th id="4410">4410</th><td>                     .add(*VData)</td></tr>
<tr><th id="4411">4411</th><td>                     .add(*VDataIn)</td></tr>
<tr><th id="4412">4412</th><td>                     .addReg(NewVAddr)</td></tr>
<tr><th id="4413">4413</th><td>                     .addReg(NewSRsrc)</td></tr>
<tr><th id="4414">4414</th><td>                     .add(*SOffset)</td></tr>
<tr><th id="4415">4415</th><td>                     .add(*Offset)</td></tr>
<tr><th id="4416">4416</th><td>                     .addImm(getNamedImmOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::slc))</td></tr>
<tr><th id="4417">4417</th><td>                     .cloneMemRefs(MI);</td></tr>
<tr><th id="4418">4418</th><td>      }</td></tr>
<tr><th id="4419">4419</th><td></td></tr>
<tr><th id="4420">4420</th><td>      <a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="4421">4421</th><td></td></tr>
<tr><th id="4422">4422</th><td>      <i>// NewVaddr = {NewVaddrHi, NewVaddrLo}</i></td></tr>
<tr><th id="4423">4423</th><td>      BuildMI(MBB, Addr64, Addr64-&gt;getDebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>),</td></tr>
<tr><th id="4424">4424</th><td>              NewVAddr)</td></tr>
<tr><th id="4425">4425</th><td>          .addReg(RsrcPtr, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="4426">4426</th><td>          .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="4427">4427</th><td>          .addReg(RsrcPtr, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>)</td></tr>
<tr><th id="4428">4428</th><td>          .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="4429">4429</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4430">4430</th><td>      <i>// This is another variant; legalize Rsrc with waterfall loop from VGPRs</i></td></tr>
<tr><th id="4431">4431</th><td><i>      // to SGPRs.</i></td></tr>
<tr><th id="4432">4432</th><td>      <a class="tu ref" href="#_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeE" title='loadSRsrcFromVGPR' data-use='c' data-ref="_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeE">loadSRsrcFromVGPR</a>(*<b>this</b>, <span class='refarg'><a class="local col0 ref" href="#750MI" title='MI' data-ref="750MI">MI</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#784Rsrc" title='Rsrc' data-ref="784Rsrc">Rsrc</a></span>, <a class="local col1 ref" href="#751MDT" title='MDT' data-ref="751MDT">MDT</a>);</td></tr>
<tr><th id="4433">4433</th><td>    }</td></tr>
<tr><th id="4434">4434</th><td>  }</td></tr>
<tr><th id="4435">4435</th><td>}</td></tr>
<tr><th id="4436">4436</th><td></td></tr>
<tr><th id="4437">4437</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="807TopInst" title='TopInst' data-type='llvm::MachineInstr &amp;' data-ref="807TopInst">TopInst</dfn>,</td></tr>
<tr><th id="4438">4438</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col8 decl" id="808MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="808MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="4439">4439</th><td>  <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col9 decl" id="809Worklist" title='Worklist' data-type='SetVectorType' data-ref="809Worklist">Worklist</dfn>;</td></tr>
<tr><th id="4440">4440</th><td>  <a class="local col9 ref" href="#809Worklist" title='Worklist' data-ref="809Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col7 ref" href="#807TopInst" title='TopInst' data-ref="807TopInst">TopInst</a>);</td></tr>
<tr><th id="4441">4441</th><td></td></tr>
<tr><th id="4442">4442</th><td>  <b>while</b> (!<a class="local col9 ref" href="#809Worklist" title='Worklist' data-ref="809Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="4443">4443</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="810Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="810Inst">Inst</dfn> = *<a class="local col9 ref" href="#809Worklist" title='Worklist' data-ref="809Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector12pop_back_valEv" title='llvm::SetVector::pop_back_val' data-ref="_ZN4llvm9SetVector12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="4444">4444</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="811MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="811MBB">MBB</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4445">4445</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="812MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="812MRI">MRI</dfn> = <a class="local col1 ref" href="#811MBB" title='MBB' data-ref="811MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4446">4446</th><td></td></tr>
<tr><th id="4447">4447</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="813Opcode" title='Opcode' data-type='unsigned int' data-ref="813Opcode">Opcode</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4448">4448</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="814NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="814NewOpcode">NewOpcode</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getVALUOp' data-ref="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE">getVALUOp</a>(<a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>);</td></tr>
<tr><th id="4449">4449</th><td></td></tr>
<tr><th id="4450">4450</th><td>    <i>// Handle some special cases</i></td></tr>
<tr><th id="4451">4451</th><td>    <b>switch</b> (<a class="local col3 ref" href="#813Opcode" title='Opcode' data-ref="813Opcode">Opcode</a>) {</td></tr>
<tr><th id="4452">4452</th><td>    <b>default</b>:</td></tr>
<tr><th id="4453">4453</th><td>      <b>break</b>;</td></tr>
<tr><th id="4454">4454</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ADD_U64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U64_PSEUDO</span>:</td></tr>
<tr><th id="4455">4455</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SUB_U64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U64_PSEUDO</span>:</td></tr>
<tr><th id="4456">4456</th><td>      splitScalar64BitAddSub(Worklist, Inst, MDT);</td></tr>
<tr><th id="4457">4457</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4458">4458</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4459">4459</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span>:</td></tr>
<tr><th id="4460">4460</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SUB_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_I32</span>:</td></tr>
<tr><th id="4461">4461</th><td>      <i>// FIXME: The u32 versions currently selected use the carry.</i></td></tr>
<tr><th id="4462">4462</th><td>      <b>if</b> (moveScalarAddSub(Worklist, Inst, MDT))</td></tr>
<tr><th id="4463">4463</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4464">4464</th><td></td></tr>
<tr><th id="4465">4465</th><td>      <i>// Default handling</i></td></tr>
<tr><th id="4466">4466</th><td>      <b>break</b>;</td></tr>
<tr><th id="4467">4467</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>:</td></tr>
<tr><th id="4468">4468</th><td>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>, MDT);</td></tr>
<tr><th id="4469">4469</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4470">4470</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4471">4471</th><td></td></tr>
<tr><th id="4472">4472</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_OR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B64</span>:</td></tr>
<tr><th id="4473">4473</th><td>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>, MDT);</td></tr>
<tr><th id="4474">4474</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4475">4475</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4476">4476</th><td></td></tr>
<tr><th id="4477">4477</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64</span>:</td></tr>
<tr><th id="4478">4478</th><td>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>, MDT);</td></tr>
<tr><th id="4479">4479</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4480">4480</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4481">4481</th><td></td></tr>
<tr><th id="4482">4482</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NAND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NAND_B64</span>:</td></tr>
<tr><th id="4483">4483</th><td>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_NAND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NAND_B32</span>, MDT);</td></tr>
<tr><th id="4484">4484</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4485">4485</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4486">4486</th><td></td></tr>
<tr><th id="4487">4487</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NOR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOR_B64</span>:</td></tr>
<tr><th id="4488">4488</th><td>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_NOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOR_B32</span>, MDT);</td></tr>
<tr><th id="4489">4489</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4490">4490</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4491">4491</th><td></td></tr>
<tr><th id="4492">4492</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XNOR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XNOR_B64</span>:</td></tr>
<tr><th id="4493">4493</th><td>      <b>if</b> (ST.hasDLInsts())</td></tr>
<tr><th id="4494">4494</th><td>        splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_XNOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XNOR_B32</span>, MDT);</td></tr>
<tr><th id="4495">4495</th><td>      <b>else</b></td></tr>
<tr><th id="4496">4496</th><td>        splitScalar64BitXnor(Worklist, Inst, MDT);</td></tr>
<tr><th id="4497">4497</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4498">4498</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4499">4499</th><td></td></tr>
<tr><th id="4500">4500</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64</span>:</td></tr>
<tr><th id="4501">4501</th><td>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B32</span>, MDT);</td></tr>
<tr><th id="4502">4502</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4503">4503</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4504">4504</th><td></td></tr>
<tr><th id="4505">4505</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ORN2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ORN2_B64</span>:</td></tr>
<tr><th id="4506">4506</th><td>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_ORN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ORN2_B32</span>, MDT);</td></tr>
<tr><th id="4507">4507</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4508">4508</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4509">4509</th><td></td></tr>
<tr><th id="4510">4510</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NOT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B64</span>:</td></tr>
<tr><th id="4511">4511</th><td>      splitScalar64BitUnaryOp(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>);</td></tr>
<tr><th id="4512">4512</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4513">4513</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4514">4514</th><td></td></tr>
<tr><th id="4515">4515</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BCNT1_I32_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BCNT1_I32_B64</span>:</td></tr>
<tr><th id="4516">4516</th><td>      splitScalar64BitBCNT(Worklist, Inst);</td></tr>
<tr><th id="4517">4517</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4518">4518</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4519">4519</th><td></td></tr>
<tr><th id="4520">4520</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BFE_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_I64</span>:</td></tr>
<tr><th id="4521">4521</th><td>      splitScalar64BitBFE(Worklist, Inst);</td></tr>
<tr><th id="4522">4522</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4523">4523</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4524">4524</th><td></td></tr>
<tr><th id="4525">4525</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHL_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHL_B32</span>:</td></tr>
<tr><th id="4526">4526</th><td>      <b>if</b> (ST.getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS) {</td></tr>
<tr><th id="4527">4527</th><td>        NewOpcode = AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e64</span>;</td></tr>
<tr><th id="4528">4528</th><td>        swapOperands(Inst);</td></tr>
<tr><th id="4529">4529</th><td>      }</td></tr>
<tr><th id="4530">4530</th><td>      <b>break</b>;</td></tr>
<tr><th id="4531">4531</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ASHR_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ASHR_I32</span>:</td></tr>
<tr><th id="4532">4532</th><td>      <b>if</b> (ST.getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS) {</td></tr>
<tr><th id="4533">4533</th><td>        NewOpcode = AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I32_e64</span>;</td></tr>
<tr><th id="4534">4534</th><td>        swapOperands(Inst);</td></tr>
<tr><th id="4535">4535</th><td>      }</td></tr>
<tr><th id="4536">4536</th><td>      <b>break</b>;</td></tr>
<tr><th id="4537">4537</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHR_B32</span>:</td></tr>
<tr><th id="4538">4538</th><td>      <b>if</b> (ST.getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS) {</td></tr>
<tr><th id="4539">4539</th><td>        NewOpcode = AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e64</span>;</td></tr>
<tr><th id="4540">4540</th><td>        swapOperands(Inst);</td></tr>
<tr><th id="4541">4541</th><td>      }</td></tr>
<tr><th id="4542">4542</th><td>      <b>break</b>;</td></tr>
<tr><th id="4543">4543</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHL_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHL_B64</span>:</td></tr>
<tr><th id="4544">4544</th><td>      <b>if</b> (ST.getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS) {</td></tr>
<tr><th id="4545">4545</th><td>        NewOpcode = AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B64</span>;</td></tr>
<tr><th id="4546">4546</th><td>        swapOperands(Inst);</td></tr>
<tr><th id="4547">4547</th><td>      }</td></tr>
<tr><th id="4548">4548</th><td>      <b>break</b>;</td></tr>
<tr><th id="4549">4549</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ASHR_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ASHR_I64</span>:</td></tr>
<tr><th id="4550">4550</th><td>      <b>if</b> (ST.getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS) {</td></tr>
<tr><th id="4551">4551</th><td>        NewOpcode = AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I64</span>;</td></tr>
<tr><th id="4552">4552</th><td>        swapOperands(Inst);</td></tr>
<tr><th id="4553">4553</th><td>      }</td></tr>
<tr><th id="4554">4554</th><td>      <b>break</b>;</td></tr>
<tr><th id="4555">4555</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHR_B64</span>:</td></tr>
<tr><th id="4556">4556</th><td>      <b>if</b> (ST.getGeneration() &gt;= AMDGPUSubtarget::VOLCANIC_ISLANDS) {</td></tr>
<tr><th id="4557">4557</th><td>        NewOpcode = AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B64</span>;</td></tr>
<tr><th id="4558">4558</th><td>        swapOperands(Inst);</td></tr>
<tr><th id="4559">4559</th><td>      }</td></tr>
<tr><th id="4560">4560</th><td>      <b>break</b>;</td></tr>
<tr><th id="4561">4561</th><td></td></tr>
<tr><th id="4562">4562</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ABS_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ABS_I32</span>:</td></tr>
<tr><th id="4563">4563</th><td>      lowerScalarAbs(Worklist, Inst);</td></tr>
<tr><th id="4564">4564</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4565">4565</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4566">4566</th><td></td></tr>
<tr><th id="4567">4567</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC0&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC0</span>:</td></tr>
<tr><th id="4568">4568</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_SCC1&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_SCC1</span>:</td></tr>
<tr><th id="4569">4569</th><td>      <i>// Clear unused bits of vcc</i></td></tr>
<tr><th id="4570">4570</th><td>      BuildMI(*MBB, Inst, Inst.getDebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>),</td></tr>
<tr><th id="4571">4571</th><td>              AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>)</td></tr>
<tr><th id="4572">4572</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="4573">4573</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="4574">4574</th><td>      <b>break</b>;</td></tr>
<tr><th id="4575">4575</th><td></td></tr>
<tr><th id="4576">4576</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BFE_U64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_U64</span>:</td></tr>
<tr><th id="4577">4577</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BFM_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFM_B64</span>:</td></tr>
<tr><th id="4578">4578</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Moving this op to VALU not implemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 4578)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Moving this op to VALU not implemented"</q>);</td></tr>
<tr><th id="4579">4579</th><td></td></tr>
<tr><th id="4580">4580</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_PACK_LL_B32_B16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_PACK_LL_B32_B16</span>:</td></tr>
<tr><th id="4581">4581</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_PACK_LH_B32_B16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_PACK_LH_B32_B16</span>:</td></tr>
<tr><th id="4582">4582</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_PACK_HH_B32_B16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_PACK_HH_B32_B16</span>:</td></tr>
<tr><th id="4583">4583</th><td>      movePackToVALU(Worklist, MRI, Inst);</td></tr>
<tr><th id="4584">4584</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4585">4585</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4586">4586</th><td></td></tr>
<tr><th id="4587">4587</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XNOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XNOR_B32</span>:</td></tr>
<tr><th id="4588">4588</th><td>      lowerScalarXnor(Worklist, Inst);</td></tr>
<tr><th id="4589">4589</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4590">4590</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4591">4591</th><td></td></tr>
<tr><th id="4592">4592</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NAND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NAND_B32</span>:</td></tr>
<tr><th id="4593">4593</th><td>      splitScalarNotBinop(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>);</td></tr>
<tr><th id="4594">4594</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4595">4595</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4596">4596</th><td></td></tr>
<tr><th id="4597">4597</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_NOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOR_B32</span>:</td></tr>
<tr><th id="4598">4598</th><td>      splitScalarNotBinop(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>);</td></tr>
<tr><th id="4599">4599</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4600">4600</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4601">4601</th><td></td></tr>
<tr><th id="4602">4602</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B32</span>:</td></tr>
<tr><th id="4603">4603</th><td>      splitScalarBinOpN2(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>);</td></tr>
<tr><th id="4604">4604</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4605">4605</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4606">4606</th><td></td></tr>
<tr><th id="4607">4607</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ORN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ORN2_B32</span>:</td></tr>
<tr><th id="4608">4608</th><td>      splitScalarBinOpN2(Worklist, Inst, AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>);</td></tr>
<tr><th id="4609">4609</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4610">4610</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4611">4611</th><td>    }</td></tr>
<tr><th id="4612">4612</th><td></td></tr>
<tr><th id="4613">4613</th><td>    <b>if</b> (NewOpcode == AMDGPU::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::AMDGPU&apos;">INSTRUCTION_LIST_END</span>) {</td></tr>
<tr><th id="4614">4614</th><td>      <i>// We cannot move this instruction to the VALU, so we should try to</i></td></tr>
<tr><th id="4615">4615</th><td><i>      // legalize its operands instead.</i></td></tr>
<tr><th id="4616">4616</th><td>      <a class="member" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a></span>, <a class="local col8 ref" href="#808MDT" title='MDT' data-ref="808MDT">MDT</a>);</td></tr>
<tr><th id="4617">4617</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4618">4618</th><td>    }</td></tr>
<tr><th id="4619">4619</th><td></td></tr>
<tr><th id="4620">4620</th><td>    <i>// Use the new VALU Opcode.</i></td></tr>
<tr><th id="4621">4621</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="815NewDesc" title='NewDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="815NewDesc">NewDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpcode);</td></tr>
<tr><th id="4622">4622</th><td>    <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#815NewDesc" title='NewDesc' data-ref="815NewDesc">NewDesc</a>);</td></tr>
<tr><th id="4623">4623</th><td></td></tr>
<tr><th id="4624">4624</th><td>    <i>// Remove any references to SCC. Vector instructions can't read from it, and</i></td></tr>
<tr><th id="4625">4625</th><td><i>    // We're just about to add the implicit use / defs of VCC, and we don't want</i></td></tr>
<tr><th id="4626">4626</th><td><i>    // both.</i></td></tr>
<tr><th id="4627">4627</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="816i" title='i' data-type='unsigned int' data-ref="816i">i</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col6 ref" href="#816i" title='i' data-ref="816i">i</a> &gt; <var>0</var>; --<a class="local col6 ref" href="#816i" title='i' data-ref="816i">i</a>) {</td></tr>
<tr><th id="4628">4628</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="817Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="817Op">Op</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#816i" title='i' data-ref="816i">i</a>);</td></tr>
<tr><th id="4629">4629</th><td>      <b>if</b> (Op.isReg() &amp;&amp; Op.getReg() == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>) {</td></tr>
<tr><th id="4630">4630</th><td>        <i>// Only propagate through live-def of SCC.</i></td></tr>
<tr><th id="4631">4631</th><td>        <b>if</b> (<a class="local col7 ref" href="#817Op" title='Op' data-ref="817Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col7 ref" href="#817Op" title='Op' data-ref="817Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="4632">4632</th><td>          <a class="member" href="#_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" title='llvm::SIInstrInfo::addSCCDefUsersToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE">addSCCDefUsersToVALUWorklist</a>(<span class='refarg'><a class="local col7 ref" href="#817Op" title='Op' data-ref="817Op">Op</a></span>, <span class='refarg'><a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a></span>, <span class='refarg'><a class="local col9 ref" href="#809Worklist" title='Worklist' data-ref="809Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4633">4633</th><td>        <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#816i" title='i' data-ref="816i">i</a>);</td></tr>
<tr><th id="4634">4634</th><td>      }</td></tr>
<tr><th id="4635">4635</th><td>    }</td></tr>
<tr><th id="4636">4636</th><td></td></tr>
<tr><th id="4637">4637</th><td>    <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SEXT_I32_I8&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SEXT_I32_I8</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SEXT_I32_I16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SEXT_I32_I16</span>) {</td></tr>
<tr><th id="4638">4638</th><td>      <i>// We are converting these to a BFE, so we need to add the missing</i></td></tr>
<tr><th id="4639">4639</th><td><i>      // operands for the size and offset.</i></td></tr>
<tr><th id="4640">4640</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="818Size" title='Size' data-type='unsigned int' data-ref="818Size">Size</dfn> = (Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SEXT_I32_I8&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SEXT_I32_I8</span>) ? <var>8</var> : <var>16</var>;</td></tr>
<tr><th id="4641">4641</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="4642">4642</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col8 ref" href="#818Size" title='Size' data-ref="818Size">Size</a>));</td></tr>
<tr><th id="4643">4643</th><td></td></tr>
<tr><th id="4644">4644</th><td>    } <b>else</b> <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;S_BCNT1_I32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BCNT1_I32_B32</span>) {</td></tr>
<tr><th id="4645">4645</th><td>      <i>// The VALU version adds the second operand to the result, so insert an</i></td></tr>
<tr><th id="4646">4646</th><td><i>      // extra 0 operand.</i></td></tr>
<tr><th id="4647">4647</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="4648">4648</th><td>    }</td></tr>
<tr><th id="4649">4649</th><td></td></tr>
<tr><th id="4650">4650</th><td>    <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="4651">4651</th><td></td></tr>
<tr><th id="4652">4652</th><td>    <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;S_BFE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_I32</span> || Opcode == AMDGPU::<span class='error' title="no member named &apos;S_BFE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_U32</span>) {</td></tr>
<tr><th id="4653">4653</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="819OffsetWidthOp" title='OffsetWidthOp' data-type='const llvm::MachineOperand &amp;' data-ref="819OffsetWidthOp">OffsetWidthOp</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4654">4654</th><td>      <i>// If we need to move this to VGPRs, we need to unpack the second operand</i></td></tr>
<tr><th id="4655">4655</th><td><i>      // back into the 2 separate ones for bit offset and width.</i></td></tr>
<tr><th id="4656">4656</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OffsetWidthOp.isImm() &amp;&amp; &quot;Scalar BFE is only implemented for constant width and offset&quot;) ? void (0) : __assert_fail (&quot;OffsetWidthOp.isImm() &amp;&amp; \&quot;Scalar BFE is only implemented for constant width and offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 4657, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#819OffsetWidthOp" title='OffsetWidthOp' data-ref="819OffsetWidthOp">OffsetWidthOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="4657">4657</th><td>             <q>"Scalar BFE is only implemented for constant width and offset"</q>);</td></tr>
<tr><th id="4658">4658</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="820Imm" title='Imm' data-type='uint32_t' data-ref="820Imm">Imm</dfn> = <a class="local col9 ref" href="#819OffsetWidthOp" title='OffsetWidthOp' data-ref="819OffsetWidthOp">OffsetWidthOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4659">4659</th><td></td></tr>
<tr><th id="4660">4660</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="821Offset" title='Offset' data-type='uint32_t' data-ref="821Offset">Offset</dfn> = <a class="local col0 ref" href="#820Imm" title='Imm' data-ref="820Imm">Imm</a> &amp; <var>0x3f</var>; <i>// Extract bits [5:0].</i></td></tr>
<tr><th id="4661">4661</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="822BitWidth" title='BitWidth' data-type='uint32_t' data-ref="822BitWidth">BitWidth</dfn> = (<a class="local col0 ref" href="#820Imm" title='Imm' data-ref="820Imm">Imm</a> &amp; <var>0x7f0000</var>) &gt;&gt; <var>16</var>; <i>// Extract bits [22:16].</i></td></tr>
<tr><th id="4662">4662</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);                     <i>// Remove old immediate.</i></td></tr>
<tr><th id="4663">4663</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col1 ref" href="#821Offset" title='Offset' data-ref="821Offset">Offset</a>));</td></tr>
<tr><th id="4664">4664</th><td>      <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col2 ref" href="#822BitWidth" title='BitWidth' data-ref="822BitWidth">BitWidth</a>));</td></tr>
<tr><th id="4665">4665</th><td>    }</td></tr>
<tr><th id="4666">4666</th><td></td></tr>
<tr><th id="4667">4667</th><td>    <em>bool</em> <dfn class="local col3 decl" id="823HasDst" title='HasDst' data-type='bool' data-ref="823HasDst">HasDst</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>();</td></tr>
<tr><th id="4668">4668</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="824NewDstReg" title='NewDstReg' data-type='unsigned int' data-ref="824NewDstReg">NewDstReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="4669">4669</th><td>    <b>if</b> (<a class="local col3 ref" href="#823HasDst" title='HasDst' data-ref="823HasDst">HasDst</a>) {</td></tr>
<tr><th id="4670">4670</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="825DstReg" title='DstReg' data-type='unsigned int' data-ref="825DstReg">DstReg</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4671">4671</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#825DstReg" title='DstReg' data-ref="825DstReg">DstReg</a>))</td></tr>
<tr><th id="4672">4672</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4673">4673</th><td></td></tr>
<tr><th id="4674">4674</th><td>      <i>// Update the destination register class.</i></td></tr>
<tr><th id="4675">4675</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="826NewDstRC" title='NewDstRC' data-type='const llvm::TargetRegisterClass *' data-ref="826NewDstRC">NewDstRC</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getDestEquivalentVGPRClass' data-ref="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE">getDestEquivalentVGPRClass</a>(<a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>);</td></tr>
<tr><th id="4676">4676</th><td>      <b>if</b> (!<a class="local col6 ref" href="#826NewDstRC" title='NewDstRC' data-ref="826NewDstRC">NewDstRC</a>)</td></tr>
<tr><th id="4677">4677</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4678">4678</th><td></td></tr>
<tr><th id="4679">4679</th><td>      <b>if</b> (Inst.isCopy() &amp;&amp;</td></tr>
<tr><th id="4680">4680</th><td>          TargetRegisterInfo::isVirtualRegister(Inst.getOperand(<var>1</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="4681">4681</th><td>          NewDstRC == RI.getRegClassForReg(MRI, Inst.getOperand(<var>1</var>).getReg())) {</td></tr>
<tr><th id="4682">4682</th><td>        <i>// Instead of creating a copy where src and dst are the same register</i></td></tr>
<tr><th id="4683">4683</th><td><i>        // class, we just replace all uses of dst with src.  These kinds of</i></td></tr>
<tr><th id="4684">4684</th><td><i>        // copies interfere with the heuristics MachineSink uses to decide</i></td></tr>
<tr><th id="4685">4685</th><td><i>        // whether or not to split a critical edge.  Since the pass assumes</i></td></tr>
<tr><th id="4686">4686</th><td><i>        // that copies will end up as machine instructions and not be</i></td></tr>
<tr><th id="4687">4687</th><td><i>        // eliminated.</i></td></tr>
<tr><th id="4688">4688</th><td>        <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col5 ref" href="#825DstReg" title='DstReg' data-ref="825DstReg">DstReg</a>, <span class='refarg'><a class="local col2 ref" href="#812MRI" title='MRI' data-ref="812MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#809Worklist" title='Worklist' data-ref="809Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4689">4689</th><td>        <a class="local col2 ref" href="#812MRI" title='MRI' data-ref="812MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col5 ref" href="#825DstReg" title='DstReg' data-ref="825DstReg">DstReg</a>, <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4690">4690</th><td>        <a class="local col2 ref" href="#812MRI" title='MRI' data-ref="812MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4691">4691</th><td>        <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#825DstReg" title='DstReg' data-ref="825DstReg">DstReg</a>);</td></tr>
<tr><th id="4692">4692</th><td></td></tr>
<tr><th id="4693">4693</th><td>        <i>// Make sure we don't leave around a dead VGPR-&gt;SGPR copy. Normally</i></td></tr>
<tr><th id="4694">4694</th><td><i>        // these are deleted later, but at -O0 it would leave a suspicious</i></td></tr>
<tr><th id="4695">4695</th><td><i>        // looking illegal copy of an undef register.</i></td></tr>
<tr><th id="4696">4696</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="827I" title='I' data-type='unsigned int' data-ref="827I">I</dfn> = <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col7 ref" href="#827I" title='I' data-ref="827I">I</a> != <var>0</var>; --<a class="local col7 ref" href="#827I" title='I' data-ref="827I">I</a>)</td></tr>
<tr><th id="4697">4697</th><td>          <a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#827I" title='I' data-ref="827I">I</a>);</td></tr>
<tr><th id="4698">4698</th><td>        Inst.setDesc(get(AMDGPU::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">IMPLICIT_DEF</span>));</td></tr>
<tr><th id="4699">4699</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4700">4700</th><td>      }</td></tr>
<tr><th id="4701">4701</th><td></td></tr>
<tr><th id="4702">4702</th><td>      <a class="local col4 ref" href="#824NewDstReg" title='NewDstReg' data-ref="824NewDstReg">NewDstReg</a> = <a class="local col2 ref" href="#812MRI" title='MRI' data-ref="812MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#826NewDstRC" title='NewDstRC' data-ref="826NewDstRC">NewDstRC</a>);</td></tr>
<tr><th id="4703">4703</th><td>      <a class="local col2 ref" href="#812MRI" title='MRI' data-ref="812MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col5 ref" href="#825DstReg" title='DstReg' data-ref="825DstReg">DstReg</a>, <a class="local col4 ref" href="#824NewDstReg" title='NewDstReg' data-ref="824NewDstReg">NewDstReg</a>);</td></tr>
<tr><th id="4704">4704</th><td>    }</td></tr>
<tr><th id="4705">4705</th><td></td></tr>
<tr><th id="4706">4706</th><td>    <i>// Legalize the operands</i></td></tr>
<tr><th id="4707">4707</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col0 ref" href="#810Inst" title='Inst' data-ref="810Inst">Inst</a></span>, <a class="local col8 ref" href="#808MDT" title='MDT' data-ref="808MDT">MDT</a>);</td></tr>
<tr><th id="4708">4708</th><td></td></tr>
<tr><th id="4709">4709</th><td>    <b>if</b> (<a class="local col3 ref" href="#823HasDst" title='HasDst' data-ref="823HasDst">HasDst</a>)</td></tr>
<tr><th id="4710">4710</th><td>     <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col4 ref" href="#824NewDstReg" title='NewDstReg' data-ref="824NewDstReg">NewDstReg</a>, <span class='refarg'><a class="local col2 ref" href="#812MRI" title='MRI' data-ref="812MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#809Worklist" title='Worklist' data-ref="809Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4711">4711</th><td>  }</td></tr>
<tr><th id="4712">4712</th><td>}</td></tr>
<tr><th id="4713">4713</th><td></td></tr>
<tr><th id="4714">4714</th><td><i>// Add/sub require special handling to deal with carry outs.</i></td></tr>
<tr><th id="4715">4715</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveScalarAddSub' data-ref="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">moveScalarAddSub</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col8 decl" id="828Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="828Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="829Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="829Inst">Inst</dfn>,</td></tr>
<tr><th id="4716">4716</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col0 decl" id="830MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="830MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="4717">4717</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>()) {</td></tr>
<tr><th id="4718">4718</th><td>    <i>// Assume there is no user of scc since we don't select this in that case.</i></td></tr>
<tr><th id="4719">4719</th><td><i>    // Since scc isn't used, it doesn't really matter if the i32 or u32 variant</i></td></tr>
<tr><th id="4720">4720</th><td><i>    // is used.</i></td></tr>
<tr><th id="4721">4721</th><td></td></tr>
<tr><th id="4722">4722</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="831MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="831MBB">MBB</dfn> = *<a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4723">4723</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="832MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="832MRI">MRI</dfn> = <a class="local col1 ref" href="#831MBB" title='MBB' data-ref="831MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4724">4724</th><td></td></tr>
<tr><th id="4725">4725</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="833OldDstReg" title='OldDstReg' data-type='unsigned int' data-ref="833OldDstReg">OldDstReg</dfn> = <a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4726">4726</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="834ResultReg" title='ResultReg' data-type='unsigned int' data-ref="834ResultReg">ResultReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4727">4727</th><td></td></tr>
<tr><th id="4728">4728</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="835Opc" title='Opc' data-type='unsigned int' data-ref="835Opc">Opc</dfn> = <a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4729">4729</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc == AMDGPU::S_ADD_I32 || Opc == AMDGPU::S_SUB_I32) ? void (0) : __assert_fail (&quot;Opc == AMDGPU::S_ADD_I32 || Opc == AMDGPU::S_SUB_I32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 4729, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Opc == AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;S_SUB_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_I32</span>);</td></tr>
<tr><th id="4730">4730</th><td></td></tr>
<tr><th id="4731">4731</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="836NewOpc" title='NewOpc' data-type='unsigned int' data-ref="836NewOpc">NewOpc</dfn> = Opc == AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span> ?</td></tr>
<tr><th id="4732">4732</th><td>      AMDGPU::<span class='error' title="no member named &apos;V_ADD_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_U32_e64</span> : AMDGPU::<span class='error' title="no member named &apos;V_SUB_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_U32_e64</span>;</td></tr>
<tr><th id="4733">4733</th><td></td></tr>
<tr><th id="4734">4734</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getOperand(3).getReg() == AMDGPU::SCC) ? void (0) : __assert_fail (&quot;Inst.getOperand(3).getReg() == AMDGPU::SCC&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 4734, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Inst.getOperand(<var>3</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>);</td></tr>
<tr><th id="4735">4735</th><td>    <a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="4736">4736</th><td></td></tr>
<tr><th id="4737">4737</th><td>    Inst.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="4738">4738</th><td>    <a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>)); <i>// clamp bit</i></td></tr>
<tr><th id="4739">4739</th><td>    <a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col1 ref" href="#831MBB" title='MBB' data-ref="831MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="4740">4740</th><td>    <a class="local col2 ref" href="#832MRI" title='MRI' data-ref="832MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col3 ref" href="#833OldDstReg" title='OldDstReg' data-ref="833OldDstReg">OldDstReg</a>, <a class="local col4 ref" href="#834ResultReg" title='ResultReg' data-ref="834ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4741">4741</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'><a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a></span>, <a class="local col0 ref" href="#830MDT" title='MDT' data-ref="830MDT">MDT</a>);</td></tr>
<tr><th id="4742">4742</th><td></td></tr>
<tr><th id="4743">4743</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col4 ref" href="#834ResultReg" title='ResultReg' data-ref="834ResultReg">ResultReg</a>, <span class='refarg'><a class="local col2 ref" href="#832MRI" title='MRI' data-ref="832MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#828Worklist" title='Worklist' data-ref="828Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4744">4744</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4745">4745</th><td>  }</td></tr>
<tr><th id="4746">4746</th><td></td></tr>
<tr><th id="4747">4747</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4748">4748</th><td>}</td></tr>
<tr><th id="4749">4749</th><td></td></tr>
<tr><th id="4750">4750</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarAbs' data-ref="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarAbs</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="837Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="837Worklist">Worklist</dfn>,</td></tr>
<tr><th id="4751">4751</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="838Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="838Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="4752">4752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="839MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="839MBB">MBB</dfn> = *<a class="local col8 ref" href="#838Inst" title='Inst' data-ref="838Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4753">4753</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="840MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="840MRI">MRI</dfn> = <a class="local col9 ref" href="#839MBB" title='MBB' data-ref="839MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4754">4754</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="841MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="841MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#838Inst" title='Inst' data-ref="838Inst">Inst</a>;</td></tr>
<tr><th id="4755">4755</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="842DL" title='DL' data-type='llvm::DebugLoc' data-ref="842DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#838Inst" title='Inst' data-ref="838Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4756">4756</th><td></td></tr>
<tr><th id="4757">4757</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="843Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="843Dest">Dest</dfn> = <a class="local col8 ref" href="#838Inst" title='Inst' data-ref="838Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4758">4758</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="844Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="844Src">Src</dfn> = <a class="local col8 ref" href="#838Inst" title='Inst' data-ref="838Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4759">4759</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="845TmpReg" title='TmpReg' data-type='unsigned int' data-ref="845TmpReg">TmpReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4760">4760</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="846ResultReg" title='ResultReg' data-type='unsigned int' data-ref="846ResultReg">ResultReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4761">4761</th><td></td></tr>
<tr><th id="4762">4762</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="847SubOp" title='SubOp' data-type='unsigned int' data-ref="847SubOp">SubOp</dfn> = ST.hasAddNoCarry() ?</td></tr>
<tr><th id="4763">4763</th><td>    AMDGPU::<span class='error' title="no member named &apos;V_SUB_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_U32_e32</span> : AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e32</span>;</td></tr>
<tr><th id="4764">4764</th><td></td></tr>
<tr><th id="4765">4765</th><td>  BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(SubOp), TmpReg)</td></tr>
<tr><th id="4766">4766</th><td>    .addImm(<var>0</var>)</td></tr>
<tr><th id="4767">4767</th><td>    .addReg(Src.getReg());</td></tr>
<tr><th id="4768">4768</th><td></td></tr>
<tr><th id="4769">4769</th><td>  BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MAX_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAX_I32_e64</span>), ResultReg)</td></tr>
<tr><th id="4770">4770</th><td>    .addReg(Src.getReg())</td></tr>
<tr><th id="4771">4771</th><td>    .addReg(TmpReg);</td></tr>
<tr><th id="4772">4772</th><td></td></tr>
<tr><th id="4773">4773</th><td>  <a class="local col0 ref" href="#840MRI" title='MRI' data-ref="840MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col3 ref" href="#843Dest" title='Dest' data-ref="843Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#846ResultReg" title='ResultReg' data-ref="846ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4774">4774</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col6 ref" href="#846ResultReg" title='ResultReg' data-ref="846ResultReg">ResultReg</a>, <span class='refarg'><a class="local col0 ref" href="#840MRI" title='MRI' data-ref="840MRI">MRI</a></span>, <span class='refarg'><a class="local col7 ref" href="#837Worklist" title='Worklist' data-ref="837Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4775">4775</th><td>}</td></tr>
<tr><th id="4776">4776</th><td></td></tr>
<tr><th id="4777">4777</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarXnor' data-ref="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarXnor</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col8 decl" id="848Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="848Worklist">Worklist</dfn>,</td></tr>
<tr><th id="4778">4778</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="849Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="849Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="4779">4779</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="850MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="850MBB">MBB</dfn> = *<a class="local col9 ref" href="#849Inst" title='Inst' data-ref="849Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4780">4780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="851MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="851MRI">MRI</dfn> = <a class="local col0 ref" href="#850MBB" title='MBB' data-ref="850MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4781">4781</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="852MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="852MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#849Inst" title='Inst' data-ref="849Inst">Inst</a>;</td></tr>
<tr><th id="4782">4782</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="853DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="853DL">DL</dfn> = <a class="local col9 ref" href="#849Inst" title='Inst' data-ref="849Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4783">4783</th><td></td></tr>
<tr><th id="4784">4784</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="854Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="854Dest">Dest</dfn> = <a class="local col9 ref" href="#849Inst" title='Inst' data-ref="849Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4785">4785</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="855Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="855Src0">Src0</dfn> = <a class="local col9 ref" href="#849Inst" title='Inst' data-ref="849Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4786">4786</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="856Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="856Src1">Src1</dfn> = <a class="local col9 ref" href="#849Inst" title='Inst' data-ref="849Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4787">4787</th><td></td></tr>
<tr><th id="4788">4788</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget10hasDLInstsEv" title='llvm::GCNSubtarget::hasDLInsts' data-ref="_ZNK4llvm12GCNSubtarget10hasDLInstsEv">hasDLInsts</a>()) {</td></tr>
<tr><th id="4789">4789</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="857NewDest" title='NewDest' data-type='unsigned int' data-ref="857NewDest">NewDest</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4790">4790</th><td>    legalizeGenericOperand(MBB, MII, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, Src0, MRI, DL);</td></tr>
<tr><th id="4791">4791</th><td>    legalizeGenericOperand(MBB, MII, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, Src1, MRI, DL);</td></tr>
<tr><th id="4792">4792</th><td></td></tr>
<tr><th id="4793">4793</th><td>    BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_XNOR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_XNOR_B32_e64</span>), NewDest)</td></tr>
<tr><th id="4794">4794</th><td>      .add(Src0)</td></tr>
<tr><th id="4795">4795</th><td>      .add(Src1);</td></tr>
<tr><th id="4796">4796</th><td></td></tr>
<tr><th id="4797">4797</th><td>    <a class="local col1 ref" href="#851MRI" title='MRI' data-ref="851MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col4 ref" href="#854Dest" title='Dest' data-ref="854Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#857NewDest" title='NewDest' data-ref="857NewDest">NewDest</a>);</td></tr>
<tr><th id="4798">4798</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col7 ref" href="#857NewDest" title='NewDest' data-ref="857NewDest">NewDest</a>, <span class='refarg'><a class="local col1 ref" href="#851MRI" title='MRI' data-ref="851MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#848Worklist" title='Worklist' data-ref="848Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4799">4799</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4800">4800</th><td>    <i>// Using the identity !(x ^ y) == (!x ^ y) == (x ^ !y), we can</i></td></tr>
<tr><th id="4801">4801</th><td><i>    // invert either source and then perform the XOR. If either source is a</i></td></tr>
<tr><th id="4802">4802</th><td><i>    // scalar register, then we can leave the inversion on the scalar unit to</i></td></tr>
<tr><th id="4803">4803</th><td><i>    // acheive a better distrubution of scalar and vector instructions.</i></td></tr>
<tr><th id="4804">4804</th><td>    <em>bool</em> <dfn class="local col8 decl" id="858Src0IsSGPR" title='Src0IsSGPR' data-type='bool' data-ref="858Src0IsSGPR">Src0IsSGPR</dfn> = Src0.isReg() &amp;&amp;</td></tr>
<tr><th id="4805">4805</th><td>                      RI.isSGPRClass(MRI.getRegClass(Src0.getReg()));</td></tr>
<tr><th id="4806">4806</th><td>    <em>bool</em> <dfn class="local col9 decl" id="859Src1IsSGPR" title='Src1IsSGPR' data-type='bool' data-ref="859Src1IsSGPR">Src1IsSGPR</dfn> = Src1.isReg() &amp;&amp;</td></tr>
<tr><th id="4807">4807</th><td>                      RI.isSGPRClass(MRI.getRegClass(Src1.getReg()));</td></tr>
<tr><th id="4808">4808</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="860Not" title='Not' data-type='llvm::MachineInstr *' data-ref="860Not">Not</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4809">4809</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="861Xor" title='Xor' data-type='llvm::MachineInstr *' data-ref="861Xor">Xor</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4810">4810</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="862Temp" title='Temp' data-type='unsigned int' data-ref="862Temp">Temp</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="4811">4811</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="863NewDest" title='NewDest' data-type='unsigned int' data-ref="863NewDest">NewDest</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="4812">4812</th><td></td></tr>
<tr><th id="4813">4813</th><td>    <i>// Build a pair of scalar instructions and add them to the work list.</i></td></tr>
<tr><th id="4814">4814</th><td><i>    // The next iteration over the work list will lower these to the vector</i></td></tr>
<tr><th id="4815">4815</th><td><i>    // unit as necessary.</i></td></tr>
<tr><th id="4816">4816</th><td>    <b>if</b> (<a class="local col8 ref" href="#858Src0IsSGPR" title='Src0IsSGPR' data-ref="858Src0IsSGPR">Src0IsSGPR</a>) {</td></tr>
<tr><th id="4817">4817</th><td>      Not = BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>), Temp)</td></tr>
<tr><th id="4818">4818</th><td>        .add(Src0);</td></tr>
<tr><th id="4819">4819</th><td>      Xor = BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>), NewDest)</td></tr>
<tr><th id="4820">4820</th><td>      .addReg(Temp)</td></tr>
<tr><th id="4821">4821</th><td>      .add(Src1);</td></tr>
<tr><th id="4822">4822</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#859Src1IsSGPR" title='Src1IsSGPR' data-ref="859Src1IsSGPR">Src1IsSGPR</a>) {</td></tr>
<tr><th id="4823">4823</th><td>      Not = BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>), Temp)</td></tr>
<tr><th id="4824">4824</th><td>        .add(Src1);</td></tr>
<tr><th id="4825">4825</th><td>      Xor = BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>), NewDest)</td></tr>
<tr><th id="4826">4826</th><td>      .add(Src0)</td></tr>
<tr><th id="4827">4827</th><td>      .addReg(Temp);</td></tr>
<tr><th id="4828">4828</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4829">4829</th><td>      Xor = BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>), Temp)</td></tr>
<tr><th id="4830">4830</th><td>        .add(Src0)</td></tr>
<tr><th id="4831">4831</th><td>        .add(Src1);</td></tr>
<tr><th id="4832">4832</th><td>      Not = BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>), NewDest)</td></tr>
<tr><th id="4833">4833</th><td>        .addReg(Temp);</td></tr>
<tr><th id="4834">4834</th><td>      <a class="local col8 ref" href="#848Worklist" title='Worklist' data-ref="848Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col0 ref" href="#860Not" title='Not' data-ref="860Not">Not</a>);</td></tr>
<tr><th id="4835">4835</th><td>    }</td></tr>
<tr><th id="4836">4836</th><td></td></tr>
<tr><th id="4837">4837</th><td>    <a class="local col1 ref" href="#851MRI" title='MRI' data-ref="851MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col4 ref" href="#854Dest" title='Dest' data-ref="854Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#863NewDest" title='NewDest' data-ref="863NewDest">NewDest</a>);</td></tr>
<tr><th id="4838">4838</th><td></td></tr>
<tr><th id="4839">4839</th><td>    <a class="local col8 ref" href="#848Worklist" title='Worklist' data-ref="848Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col1 ref" href="#861Xor" title='Xor' data-ref="861Xor">Xor</a>);</td></tr>
<tr><th id="4840">4840</th><td></td></tr>
<tr><th id="4841">4841</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col3 ref" href="#863NewDest" title='NewDest' data-ref="863NewDest">NewDest</a>, <span class='refarg'><a class="local col1 ref" href="#851MRI" title='MRI' data-ref="851MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#848Worklist" title='Worklist' data-ref="848Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4842">4842</th><td>  }</td></tr>
<tr><th id="4843">4843</th><td>}</td></tr>
<tr><th id="4844">4844</th><td></td></tr>
<tr><th id="4845">4845</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarNotBinop' data-ref="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarNotBinop</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="864Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="864Worklist">Worklist</dfn>,</td></tr>
<tr><th id="4846">4846</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="865Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="865Inst">Inst</dfn>,</td></tr>
<tr><th id="4847">4847</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="866Opcode" title='Opcode' data-type='unsigned int' data-ref="866Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="4848">4848</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="867MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="867MBB">MBB</dfn> = *<a class="local col5 ref" href="#865Inst" title='Inst' data-ref="865Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4849">4849</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="868MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="868MRI">MRI</dfn> = <a class="local col7 ref" href="#867MBB" title='MBB' data-ref="867MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4850">4850</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="869MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="869MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#865Inst" title='Inst' data-ref="865Inst">Inst</a>;</td></tr>
<tr><th id="4851">4851</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="870DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="870DL">DL</dfn> = <a class="local col5 ref" href="#865Inst" title='Inst' data-ref="865Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4852">4852</th><td></td></tr>
<tr><th id="4853">4853</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="871Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="871Dest">Dest</dfn> = <a class="local col5 ref" href="#865Inst" title='Inst' data-ref="865Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4854">4854</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="872Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="872Src0">Src0</dfn> = <a class="local col5 ref" href="#865Inst" title='Inst' data-ref="865Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4855">4855</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="873Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="873Src1">Src1</dfn> = <a class="local col5 ref" href="#865Inst" title='Inst' data-ref="865Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4856">4856</th><td></td></tr>
<tr><th id="4857">4857</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="874NewDest" title='NewDest' data-type='unsigned int' data-ref="874NewDest">NewDest</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="4858">4858</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="875Interm" title='Interm' data-type='unsigned int' data-ref="875Interm">Interm</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="4859">4859</th><td></td></tr>
<tr><th id="4860">4860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="876Op" title='Op' data-type='llvm::MachineInstr &amp;' data-ref="876Op">Op</dfn> = *BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), Interm)</td></tr>
<tr><th id="4861">4861</th><td>    .add(Src0)</td></tr>
<tr><th id="4862">4862</th><td>    .add(Src1);</td></tr>
<tr><th id="4863">4863</th><td></td></tr>
<tr><th id="4864">4864</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="877Not" title='Not' data-type='llvm::MachineInstr &amp;' data-ref="877Not">Not</dfn> = *BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>), NewDest)</td></tr>
<tr><th id="4865">4865</th><td>    .addReg(Interm);</td></tr>
<tr><th id="4866">4866</th><td></td></tr>
<tr><th id="4867">4867</th><td>  <a class="local col4 ref" href="#864Worklist" title='Worklist' data-ref="864Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col6 ref" href="#876Op" title='Op' data-ref="876Op">Op</a>);</td></tr>
<tr><th id="4868">4868</th><td>  <a class="local col4 ref" href="#864Worklist" title='Worklist' data-ref="864Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col7 ref" href="#877Not" title='Not' data-ref="877Not">Not</a>);</td></tr>
<tr><th id="4869">4869</th><td></td></tr>
<tr><th id="4870">4870</th><td>  <a class="local col8 ref" href="#868MRI" title='MRI' data-ref="868MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col1 ref" href="#871Dest" title='Dest' data-ref="871Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#874NewDest" title='NewDest' data-ref="874NewDest">NewDest</a>);</td></tr>
<tr><th id="4871">4871</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col4 ref" href="#874NewDest" title='NewDest' data-ref="874NewDest">NewDest</a>, <span class='refarg'><a class="local col8 ref" href="#868MRI" title='MRI' data-ref="868MRI">MRI</a></span>, <span class='refarg'><a class="local col4 ref" href="#864Worklist" title='Worklist' data-ref="864Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4872">4872</th><td>}</td></tr>
<tr><th id="4873">4873</th><td></td></tr>
<tr><th id="4874">4874</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarBinOpN2' data-ref="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarBinOpN2</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a>&amp; <dfn class="local col8 decl" id="878Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="878Worklist">Worklist</dfn>,</td></tr>
<tr><th id="4875">4875</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="879Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="879Inst">Inst</dfn>,</td></tr>
<tr><th id="4876">4876</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="880Opcode" title='Opcode' data-type='unsigned int' data-ref="880Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="4877">4877</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="881MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="881MBB">MBB</dfn> = *<a class="local col9 ref" href="#879Inst" title='Inst' data-ref="879Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4878">4878</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="882MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="882MRI">MRI</dfn> = <a class="local col1 ref" href="#881MBB" title='MBB' data-ref="881MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4879">4879</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="883MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="883MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#879Inst" title='Inst' data-ref="879Inst">Inst</a>;</td></tr>
<tr><th id="4880">4880</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="884DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="884DL">DL</dfn> = <a class="local col9 ref" href="#879Inst" title='Inst' data-ref="879Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4881">4881</th><td></td></tr>
<tr><th id="4882">4882</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="885Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="885Dest">Dest</dfn> = <a class="local col9 ref" href="#879Inst" title='Inst' data-ref="879Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4883">4883</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="886Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="886Src0">Src0</dfn> = <a class="local col9 ref" href="#879Inst" title='Inst' data-ref="879Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4884">4884</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="887Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="887Src1">Src1</dfn> = <a class="local col9 ref" href="#879Inst" title='Inst' data-ref="879Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4885">4885</th><td></td></tr>
<tr><th id="4886">4886</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="888NewDest" title='NewDest' data-type='unsigned int' data-ref="888NewDest">NewDest</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="4887">4887</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="889Interm" title='Interm' data-type='unsigned int' data-ref="889Interm">Interm</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="4888">4888</th><td></td></tr>
<tr><th id="4889">4889</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="890Not" title='Not' data-type='llvm::MachineInstr &amp;' data-ref="890Not">Not</dfn> = *BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>), Interm)</td></tr>
<tr><th id="4890">4890</th><td>    .add(Src1);</td></tr>
<tr><th id="4891">4891</th><td></td></tr>
<tr><th id="4892">4892</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="891Op" title='Op' data-type='llvm::MachineInstr &amp;' data-ref="891Op">Op</dfn> = *BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), NewDest)</td></tr>
<tr><th id="4893">4893</th><td>    .add(Src0)</td></tr>
<tr><th id="4894">4894</th><td>    .addReg(Interm);</td></tr>
<tr><th id="4895">4895</th><td></td></tr>
<tr><th id="4896">4896</th><td>  <a class="local col8 ref" href="#878Worklist" title='Worklist' data-ref="878Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col0 ref" href="#890Not" title='Not' data-ref="890Not">Not</a>);</td></tr>
<tr><th id="4897">4897</th><td>  <a class="local col8 ref" href="#878Worklist" title='Worklist' data-ref="878Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col1 ref" href="#891Op" title='Op' data-ref="891Op">Op</a>);</td></tr>
<tr><th id="4898">4898</th><td></td></tr>
<tr><th id="4899">4899</th><td>  <a class="local col2 ref" href="#882MRI" title='MRI' data-ref="882MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col5 ref" href="#885Dest" title='Dest' data-ref="885Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#888NewDest" title='NewDest' data-ref="888NewDest">NewDest</a>);</td></tr>
<tr><th id="4900">4900</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col8 ref" href="#888NewDest" title='NewDest' data-ref="888NewDest">NewDest</a>, <span class='refarg'><a class="local col2 ref" href="#882MRI" title='MRI' data-ref="882MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#878Worklist" title='Worklist' data-ref="878Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4901">4901</th><td>}</td></tr>
<tr><th id="4902">4902</th><td></td></tr>
<tr><th id="4903">4903</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalar64BitUnaryOp' data-ref="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalar64BitUnaryOp</dfn>(</td></tr>
<tr><th id="4904">4904</th><td>    <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="892Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="892Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="893Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="893Inst">Inst</dfn>,</td></tr>
<tr><th id="4905">4905</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="894Opcode" title='Opcode' data-type='unsigned int' data-ref="894Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="4906">4906</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="895MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="895MBB">MBB</dfn> = *<a class="local col3 ref" href="#893Inst" title='Inst' data-ref="893Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4907">4907</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="896MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="896MRI">MRI</dfn> = <a class="local col5 ref" href="#895MBB" title='MBB' data-ref="895MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4908">4908</th><td></td></tr>
<tr><th id="4909">4909</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="897Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="897Dest">Dest</dfn> = <a class="local col3 ref" href="#893Inst" title='Inst' data-ref="893Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4910">4910</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="898Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="898Src0">Src0</dfn> = <a class="local col3 ref" href="#893Inst" title='Inst' data-ref="893Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4911">4911</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="899DL" title='DL' data-type='llvm::DebugLoc' data-ref="899DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#893Inst" title='Inst' data-ref="893Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4912">4912</th><td></td></tr>
<tr><th id="4913">4913</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="900MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="900MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#893Inst" title='Inst' data-ref="893Inst">Inst</a>;</td></tr>
<tr><th id="4914">4914</th><td></td></tr>
<tr><th id="4915">4915</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="901InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="901InstDesc">InstDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode);</td></tr>
<tr><th id="4916">4916</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="902Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="902Src0RC">Src0RC</dfn> = Src0.isReg() ?</td></tr>
<tr><th id="4917">4917</th><td>    MRI.getRegClass(Src0.getReg()) :</td></tr>
<tr><th id="4918">4918</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="4919">4919</th><td></td></tr>
<tr><th id="4920">4920</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="903Src0SubRC" title='Src0SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="903Src0SubRC">Src0SubRC</dfn> = RI.getSubRegClass(Src0RC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="4921">4921</th><td></td></tr>
<tr><th id="4922">4922</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="904SrcReg0Sub0" title='SrcReg0Sub0' data-type='llvm::MachineOperand' data-ref="904SrcReg0Sub0">SrcReg0Sub0</dfn> = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,</td></tr>
<tr><th id="4923">4923</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, Src0SubRC);</td></tr>
<tr><th id="4924">4924</th><td></td></tr>
<tr><th id="4925">4925</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="905DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="905DestRC">DestRC</dfn> = <a class="local col6 ref" href="#896MRI" title='MRI' data-ref="896MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#897Dest" title='Dest' data-ref="897Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4926">4926</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="906NewDestRC" title='NewDestRC' data-type='const llvm::TargetRegisterClass *' data-ref="906NewDestRC">NewDestRC</dfn> = RI.getEquivalentVGPRClass(DestRC);</td></tr>
<tr><th id="4927">4927</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="907NewDestSubRC" title='NewDestSubRC' data-type='const llvm::TargetRegisterClass *' data-ref="907NewDestSubRC">NewDestSubRC</dfn> = RI.getSubRegClass(NewDestRC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="4928">4928</th><td></td></tr>
<tr><th id="4929">4929</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="908DestSub0" title='DestSub0' data-type='unsigned int' data-ref="908DestSub0">DestSub0</dfn> = <a class="local col6 ref" href="#896MRI" title='MRI' data-ref="896MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#907NewDestSubRC" title='NewDestSubRC' data-ref="907NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="4930">4930</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="909LoHalf" title='LoHalf' data-type='llvm::MachineInstr &amp;' data-ref="909LoHalf">LoHalf</dfn> = *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#895MBB" title='MBB' data-ref="895MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#900MII" title='MII' data-ref="900MII">MII</a>, <a class="local col9 ref" href="#899DL" title='DL' data-ref="899DL">DL</a>, <a class="local col1 ref" href="#901InstDesc" title='InstDesc' data-ref="901InstDesc">InstDesc</a>, <a class="local col8 ref" href="#908DestSub0" title='DestSub0' data-ref="908DestSub0">DestSub0</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#904SrcReg0Sub0" title='SrcReg0Sub0' data-ref="904SrcReg0Sub0">SrcReg0Sub0</a>);</td></tr>
<tr><th id="4931">4931</th><td></td></tr>
<tr><th id="4932">4932</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="910SrcReg0Sub1" title='SrcReg0Sub1' data-type='llvm::MachineOperand' data-ref="910SrcReg0Sub1">SrcReg0Sub1</dfn> = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,</td></tr>
<tr><th id="4933">4933</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, Src0SubRC);</td></tr>
<tr><th id="4934">4934</th><td></td></tr>
<tr><th id="4935">4935</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="911DestSub1" title='DestSub1' data-type='unsigned int' data-ref="911DestSub1">DestSub1</dfn> = <a class="local col6 ref" href="#896MRI" title='MRI' data-ref="896MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#907NewDestSubRC" title='NewDestSubRC' data-ref="907NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="4936">4936</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="912HiHalf" title='HiHalf' data-type='llvm::MachineInstr &amp;' data-ref="912HiHalf">HiHalf</dfn> = *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#895MBB" title='MBB' data-ref="895MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#900MII" title='MII' data-ref="900MII">MII</a>, <a class="local col9 ref" href="#899DL" title='DL' data-ref="899DL">DL</a>, <a class="local col1 ref" href="#901InstDesc" title='InstDesc' data-ref="901InstDesc">InstDesc</a>, <a class="local col1 ref" href="#911DestSub1" title='DestSub1' data-ref="911DestSub1">DestSub1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#910SrcReg0Sub1" title='SrcReg0Sub1' data-ref="910SrcReg0Sub1">SrcReg0Sub1</a>);</td></tr>
<tr><th id="4937">4937</th><td></td></tr>
<tr><th id="4938">4938</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="913FullDestReg" title='FullDestReg' data-type='unsigned int' data-ref="913FullDestReg">FullDestReg</dfn> = <a class="local col6 ref" href="#896MRI" title='MRI' data-ref="896MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#906NewDestRC" title='NewDestRC' data-ref="906NewDestRC">NewDestRC</a>);</td></tr>
<tr><th id="4939">4939</th><td>  BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::REG_SEQUENCE), FullDestReg)</td></tr>
<tr><th id="4940">4940</th><td>    .addReg(DestSub0)</td></tr>
<tr><th id="4941">4941</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="4942">4942</th><td>    .addReg(DestSub1)</td></tr>
<tr><th id="4943">4943</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="4944">4944</th><td></td></tr>
<tr><th id="4945">4945</th><td>  <a class="local col6 ref" href="#896MRI" title='MRI' data-ref="896MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col7 ref" href="#897Dest" title='Dest' data-ref="897Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#913FullDestReg" title='FullDestReg' data-ref="913FullDestReg">FullDestReg</a>);</td></tr>
<tr><th id="4946">4946</th><td></td></tr>
<tr><th id="4947">4947</th><td>  <a class="local col2 ref" href="#892Worklist" title='Worklist' data-ref="892Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col9 ref" href="#909LoHalf" title='LoHalf' data-ref="909LoHalf">LoHalf</a>);</td></tr>
<tr><th id="4948">4948</th><td>  <a class="local col2 ref" href="#892Worklist" title='Worklist' data-ref="892Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col2 ref" href="#912HiHalf" title='HiHalf' data-ref="912HiHalf">HiHalf</a>);</td></tr>
<tr><th id="4949">4949</th><td></td></tr>
<tr><th id="4950">4950</th><td>  <i>// We don't need to legalizeOperands here because for a single operand, src0</i></td></tr>
<tr><th id="4951">4951</th><td><i>  // will support any kind of input.</i></td></tr>
<tr><th id="4952">4952</th><td><i></i></td></tr>
<tr><th id="4953">4953</th><td><i>  // Move all users of this moved value.</i></td></tr>
<tr><th id="4954">4954</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col3 ref" href="#913FullDestReg" title='FullDestReg' data-ref="913FullDestReg">FullDestReg</a>, <span class='refarg'><a class="local col6 ref" href="#896MRI" title='MRI' data-ref="896MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#892Worklist" title='Worklist' data-ref="892Worklist">Worklist</a></span>);</td></tr>
<tr><th id="4955">4955</th><td>}</td></tr>
<tr><th id="4956">4956</th><td></td></tr>
<tr><th id="4957">4957</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitAddSub' data-ref="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitAddSub</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="914Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="914Worklist">Worklist</dfn>,</td></tr>
<tr><th id="4958">4958</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="915Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="915Inst">Inst</dfn>,</td></tr>
<tr><th id="4959">4959</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col6 decl" id="916MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="916MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="4960">4960</th><td>  <em>bool</em> <dfn class="local col7 decl" id="917IsAdd" title='IsAdd' data-type='bool' data-ref="917IsAdd">IsAdd</dfn> = (Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_ADD_U64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U64_PSEUDO</span>);</td></tr>
<tr><th id="4961">4961</th><td></td></tr>
<tr><th id="4962">4962</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="918MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="918MBB">MBB</dfn> = *<a class="local col5 ref" href="#915Inst" title='Inst' data-ref="915Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4963">4963</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="919MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="919MRI">MRI</dfn> = <a class="local col8 ref" href="#918MBB" title='MBB' data-ref="918MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4964">4964</th><td></td></tr>
<tr><th id="4965">4965</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="920FullDestReg" title='FullDestReg' data-type='unsigned int' data-ref="920FullDestReg">FullDestReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="4966">4966</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="921DestSub0" title='DestSub0' data-type='unsigned int' data-ref="921DestSub0">DestSub0</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4967">4967</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="922DestSub1" title='DestSub1' data-type='unsigned int' data-ref="922DestSub1">DestSub1</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="4968">4968</th><td></td></tr>
<tr><th id="4969">4969</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="923CarryReg" title='CarryReg' data-type='unsigned int' data-ref="923CarryReg">CarryReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="4970">4970</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="924DeadCarryReg" title='DeadCarryReg' data-type='unsigned int' data-ref="924DeadCarryReg">DeadCarryReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="4971">4971</th><td></td></tr>
<tr><th id="4972">4972</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="925Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="925Dest">Dest</dfn> = <a class="local col5 ref" href="#915Inst" title='Inst' data-ref="915Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4973">4973</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="926Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="926Src0">Src0</dfn> = <a class="local col5 ref" href="#915Inst" title='Inst' data-ref="915Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4974">4974</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="927Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="927Src1">Src1</dfn> = <a class="local col5 ref" href="#915Inst" title='Inst' data-ref="915Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4975">4975</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="928DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="928DL">DL</dfn> = <a class="local col5 ref" href="#915Inst" title='Inst' data-ref="915Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4976">4976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="929MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="929MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#915Inst" title='Inst' data-ref="915Inst">Inst</a>;</td></tr>
<tr><th id="4977">4977</th><td></td></tr>
<tr><th id="4978">4978</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="930Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="930Src0RC">Src0RC</dfn> = <a class="local col9 ref" href="#919MRI" title='MRI' data-ref="919MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#926Src0" title='Src0' data-ref="926Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4979">4979</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="931Src1RC" title='Src1RC' data-type='const llvm::TargetRegisterClass *' data-ref="931Src1RC">Src1RC</dfn> = <a class="local col9 ref" href="#919MRI" title='MRI' data-ref="919MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#927Src1" title='Src1' data-ref="927Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4980">4980</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="932Src0SubRC" title='Src0SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="932Src0SubRC">Src0SubRC</dfn> = RI.getSubRegClass(Src0RC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="4981">4981</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="933Src1SubRC" title='Src1SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="933Src1SubRC">Src1SubRC</dfn> = RI.getSubRegClass(Src1RC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="4982">4982</th><td></td></tr>
<tr><th id="4983">4983</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="934SrcReg0Sub0" title='SrcReg0Sub0' data-type='llvm::MachineOperand' data-ref="934SrcReg0Sub0">SrcReg0Sub0</dfn> = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,</td></tr>
<tr><th id="4984">4984</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, Src0SubRC);</td></tr>
<tr><th id="4985">4985</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="935SrcReg1Sub0" title='SrcReg1Sub0' data-type='llvm::MachineOperand' data-ref="935SrcReg1Sub0">SrcReg1Sub0</dfn> = buildExtractSubRegOrImm(MII, MRI, Src1, Src1RC,</td></tr>
<tr><th id="4986">4986</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, Src1SubRC);</td></tr>
<tr><th id="4987">4987</th><td></td></tr>
<tr><th id="4988">4988</th><td></td></tr>
<tr><th id="4989">4989</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="936SrcReg0Sub1" title='SrcReg0Sub1' data-type='llvm::MachineOperand' data-ref="936SrcReg0Sub1">SrcReg0Sub1</dfn> = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,</td></tr>
<tr><th id="4990">4990</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, Src0SubRC);</td></tr>
<tr><th id="4991">4991</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="937SrcReg1Sub1" title='SrcReg1Sub1' data-type='llvm::MachineOperand' data-ref="937SrcReg1Sub1">SrcReg1Sub1</dfn> = buildExtractSubRegOrImm(MII, MRI, Src1, Src1RC,</td></tr>
<tr><th id="4992">4992</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, Src1SubRC);</td></tr>
<tr><th id="4993">4993</th><td></td></tr>
<tr><th id="4994">4994</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="938LoOpc" title='LoOpc' data-type='unsigned int' data-ref="938LoOpc">LoOpc</dfn> = IsAdd ? AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span> : AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e64</span>;</td></tr>
<tr><th id="4995">4995</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="939LoHalf" title='LoHalf' data-type='llvm::MachineInstr *' data-ref="939LoHalf">LoHalf</dfn> =</td></tr>
<tr><th id="4996">4996</th><td>    BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LoOpc), DestSub0)</td></tr>
<tr><th id="4997">4997</th><td>    .addReg(CarryReg, RegState::Define)</td></tr>
<tr><th id="4998">4998</th><td>    .add(SrcReg0Sub0)</td></tr>
<tr><th id="4999">4999</th><td>    .add(SrcReg1Sub0)</td></tr>
<tr><th id="5000">5000</th><td>    .addImm(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="5001">5001</th><td></td></tr>
<tr><th id="5002">5002</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="940HiOpc" title='HiOpc' data-type='unsigned int' data-ref="940HiOpc">HiOpc</dfn> = IsAdd ? AMDGPU::<span class='error' title="no member named &apos;V_ADDC_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADDC_U32_e64</span> : AMDGPU::<span class='error' title="no member named &apos;V_SUBB_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUBB_U32_e64</span>;</td></tr>
<tr><th id="5003">5003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="941HiHalf" title='HiHalf' data-type='llvm::MachineInstr *' data-ref="941HiHalf">HiHalf</dfn> =</td></tr>
<tr><th id="5004">5004</th><td>    BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(HiOpc), DestSub1)</td></tr>
<tr><th id="5005">5005</th><td>    .addReg(DeadCarryReg, RegState::Define | RegState::Dead)</td></tr>
<tr><th id="5006">5006</th><td>    .add(SrcReg0Sub1)</td></tr>
<tr><th id="5007">5007</th><td>    .add(SrcReg1Sub1)</td></tr>
<tr><th id="5008">5008</th><td>    .addReg(CarryReg, RegState::Kill)</td></tr>
<tr><th id="5009">5009</th><td>    .addImm(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="5010">5010</th><td></td></tr>
<tr><th id="5011">5011</th><td>  BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::REG_SEQUENCE), FullDestReg)</td></tr>
<tr><th id="5012">5012</th><td>    .addReg(DestSub0)</td></tr>
<tr><th id="5013">5013</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="5014">5014</th><td>    .addReg(DestSub1)</td></tr>
<tr><th id="5015">5015</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="5016">5016</th><td></td></tr>
<tr><th id="5017">5017</th><td>  <a class="local col9 ref" href="#919MRI" title='MRI' data-ref="919MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col5 ref" href="#925Dest" title='Dest' data-ref="925Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#920FullDestReg" title='FullDestReg' data-ref="920FullDestReg">FullDestReg</a>);</td></tr>
<tr><th id="5018">5018</th><td></td></tr>
<tr><th id="5019">5019</th><td>  <i>// Try to legalize the operands in case we need to swap the order to keep it</i></td></tr>
<tr><th id="5020">5020</th><td><i>  // valid.</i></td></tr>
<tr><th id="5021">5021</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#939LoHalf" title='LoHalf' data-ref="939LoHalf">LoHalf</a></span>, <a class="local col6 ref" href="#916MDT" title='MDT' data-ref="916MDT">MDT</a>);</td></tr>
<tr><th id="5022">5022</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</a>(<span class='refarg'>*<a class="local col1 ref" href="#941HiHalf" title='HiHalf' data-ref="941HiHalf">HiHalf</a></span>, <a class="local col6 ref" href="#916MDT" title='MDT' data-ref="916MDT">MDT</a>);</td></tr>
<tr><th id="5023">5023</th><td></td></tr>
<tr><th id="5024">5024</th><td>  <i>// Move all users of this moved vlaue.</i></td></tr>
<tr><th id="5025">5025</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col0 ref" href="#920FullDestReg" title='FullDestReg' data-ref="920FullDestReg">FullDestReg</a>, <span class='refarg'><a class="local col9 ref" href="#919MRI" title='MRI' data-ref="919MRI">MRI</a></span>, <span class='refarg'><a class="local col4 ref" href="#914Worklist" title='Worklist' data-ref="914Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5026">5026</th><td>}</td></tr>
<tr><th id="5027">5027</th><td></td></tr>
<tr><th id="5028">5028</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="942Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="942Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5029">5029</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="943Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="943Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="944Opcode" title='Opcode' data-type='unsigned int' data-ref="944Opcode">Opcode</dfn>,</td></tr>
<tr><th id="5030">5030</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col5 decl" id="945MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="945MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="5031">5031</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="946MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="946MBB">MBB</dfn> = *<a class="local col3 ref" href="#943Inst" title='Inst' data-ref="943Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5032">5032</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="947MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="947MRI">MRI</dfn> = <a class="local col6 ref" href="#946MBB" title='MBB' data-ref="946MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5033">5033</th><td></td></tr>
<tr><th id="5034">5034</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="948Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="948Dest">Dest</dfn> = <a class="local col3 ref" href="#943Inst" title='Inst' data-ref="943Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5035">5035</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="949Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="949Src0">Src0</dfn> = <a class="local col3 ref" href="#943Inst" title='Inst' data-ref="943Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5036">5036</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="950Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="950Src1">Src1</dfn> = <a class="local col3 ref" href="#943Inst" title='Inst' data-ref="943Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5037">5037</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="951DL" title='DL' data-type='llvm::DebugLoc' data-ref="951DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#943Inst" title='Inst' data-ref="943Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5038">5038</th><td></td></tr>
<tr><th id="5039">5039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="952MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="952MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#943Inst" title='Inst' data-ref="943Inst">Inst</a>;</td></tr>
<tr><th id="5040">5040</th><td></td></tr>
<tr><th id="5041">5041</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="953InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="953InstDesc">InstDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode);</td></tr>
<tr><th id="5042">5042</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="954Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="954Src0RC">Src0RC</dfn> = Src0.isReg() ?</td></tr>
<tr><th id="5043">5043</th><td>    MRI.getRegClass(Src0.getReg()) :</td></tr>
<tr><th id="5044">5044</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="5045">5045</th><td></td></tr>
<tr><th id="5046">5046</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="955Src0SubRC" title='Src0SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="955Src0SubRC">Src0SubRC</dfn> = RI.getSubRegClass(Src0RC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="5047">5047</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="956Src1RC" title='Src1RC' data-type='const llvm::TargetRegisterClass *' data-ref="956Src1RC">Src1RC</dfn> = Src1.isReg() ?</td></tr>
<tr><th id="5048">5048</th><td>    MRI.getRegClass(Src1.getReg()) :</td></tr>
<tr><th id="5049">5049</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="5050">5050</th><td></td></tr>
<tr><th id="5051">5051</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="957Src1SubRC" title='Src1SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="957Src1SubRC">Src1SubRC</dfn> = RI.getSubRegClass(Src1RC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="5052">5052</th><td></td></tr>
<tr><th id="5053">5053</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="958SrcReg0Sub0" title='SrcReg0Sub0' data-type='llvm::MachineOperand' data-ref="958SrcReg0Sub0">SrcReg0Sub0</dfn> = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,</td></tr>
<tr><th id="5054">5054</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, Src0SubRC);</td></tr>
<tr><th id="5055">5055</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="959SrcReg1Sub0" title='SrcReg1Sub0' data-type='llvm::MachineOperand' data-ref="959SrcReg1Sub0">SrcReg1Sub0</dfn> = buildExtractSubRegOrImm(MII, MRI, Src1, Src1RC,</td></tr>
<tr><th id="5056">5056</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, Src1SubRC);</td></tr>
<tr><th id="5057">5057</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="960SrcReg0Sub1" title='SrcReg0Sub1' data-type='llvm::MachineOperand' data-ref="960SrcReg0Sub1">SrcReg0Sub1</dfn> = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC,</td></tr>
<tr><th id="5058">5058</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, Src0SubRC);</td></tr>
<tr><th id="5059">5059</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="961SrcReg1Sub1" title='SrcReg1Sub1' data-type='llvm::MachineOperand' data-ref="961SrcReg1Sub1">SrcReg1Sub1</dfn> = buildExtractSubRegOrImm(MII, MRI, Src1, Src1RC,</td></tr>
<tr><th id="5060">5060</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, Src1SubRC);</td></tr>
<tr><th id="5061">5061</th><td></td></tr>
<tr><th id="5062">5062</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="962DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="962DestRC">DestRC</dfn> = <a class="local col7 ref" href="#947MRI" title='MRI' data-ref="947MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#948Dest" title='Dest' data-ref="948Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5063">5063</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="963NewDestRC" title='NewDestRC' data-type='const llvm::TargetRegisterClass *' data-ref="963NewDestRC">NewDestRC</dfn> = RI.getEquivalentVGPRClass(DestRC);</td></tr>
<tr><th id="5064">5064</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="964NewDestSubRC" title='NewDestSubRC' data-type='const llvm::TargetRegisterClass *' data-ref="964NewDestSubRC">NewDestSubRC</dfn> = RI.getSubRegClass(NewDestRC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="5065">5065</th><td></td></tr>
<tr><th id="5066">5066</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="965DestSub0" title='DestSub0' data-type='unsigned int' data-ref="965DestSub0">DestSub0</dfn> = <a class="local col7 ref" href="#947MRI" title='MRI' data-ref="947MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#964NewDestSubRC" title='NewDestSubRC' data-ref="964NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="5067">5067</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="966LoHalf" title='LoHalf' data-type='llvm::MachineInstr &amp;' data-ref="966LoHalf">LoHalf</dfn> = *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#946MBB" title='MBB' data-ref="946MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#952MII" title='MII' data-ref="952MII">MII</a>, <a class="local col1 ref" href="#951DL" title='DL' data-ref="951DL">DL</a>, <a class="local col3 ref" href="#953InstDesc" title='InstDesc' data-ref="953InstDesc">InstDesc</a>, <a class="local col5 ref" href="#965DestSub0" title='DestSub0' data-ref="965DestSub0">DestSub0</a>)</td></tr>
<tr><th id="5068">5068</th><td>                              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#958SrcReg0Sub0" title='SrcReg0Sub0' data-ref="958SrcReg0Sub0">SrcReg0Sub0</a>)</td></tr>
<tr><th id="5069">5069</th><td>                              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#959SrcReg1Sub0" title='SrcReg1Sub0' data-ref="959SrcReg1Sub0">SrcReg1Sub0</a>);</td></tr>
<tr><th id="5070">5070</th><td></td></tr>
<tr><th id="5071">5071</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="967DestSub1" title='DestSub1' data-type='unsigned int' data-ref="967DestSub1">DestSub1</dfn> = <a class="local col7 ref" href="#947MRI" title='MRI' data-ref="947MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#964NewDestSubRC" title='NewDestSubRC' data-ref="964NewDestSubRC">NewDestSubRC</a>);</td></tr>
<tr><th id="5072">5072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="968HiHalf" title='HiHalf' data-type='llvm::MachineInstr &amp;' data-ref="968HiHalf">HiHalf</dfn> = *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#946MBB" title='MBB' data-ref="946MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#952MII" title='MII' data-ref="952MII">MII</a>, <a class="local col1 ref" href="#951DL" title='DL' data-ref="951DL">DL</a>, <a class="local col3 ref" href="#953InstDesc" title='InstDesc' data-ref="953InstDesc">InstDesc</a>, <a class="local col7 ref" href="#967DestSub1" title='DestSub1' data-ref="967DestSub1">DestSub1</a>)</td></tr>
<tr><th id="5073">5073</th><td>                              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#960SrcReg0Sub1" title='SrcReg0Sub1' data-ref="960SrcReg0Sub1">SrcReg0Sub1</a>)</td></tr>
<tr><th id="5074">5074</th><td>                              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#961SrcReg1Sub1" title='SrcReg1Sub1' data-ref="961SrcReg1Sub1">SrcReg1Sub1</a>);</td></tr>
<tr><th id="5075">5075</th><td></td></tr>
<tr><th id="5076">5076</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="969FullDestReg" title='FullDestReg' data-type='unsigned int' data-ref="969FullDestReg">FullDestReg</dfn> = <a class="local col7 ref" href="#947MRI" title='MRI' data-ref="947MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#963NewDestRC" title='NewDestRC' data-ref="963NewDestRC">NewDestRC</a>);</td></tr>
<tr><th id="5077">5077</th><td>  BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::REG_SEQUENCE), FullDestReg)</td></tr>
<tr><th id="5078">5078</th><td>    .addReg(DestSub0)</td></tr>
<tr><th id="5079">5079</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="5080">5080</th><td>    .addReg(DestSub1)</td></tr>
<tr><th id="5081">5081</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="5082">5082</th><td></td></tr>
<tr><th id="5083">5083</th><td>  <a class="local col7 ref" href="#947MRI" title='MRI' data-ref="947MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col8 ref" href="#948Dest" title='Dest' data-ref="948Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#969FullDestReg" title='FullDestReg' data-ref="969FullDestReg">FullDestReg</a>);</td></tr>
<tr><th id="5084">5084</th><td></td></tr>
<tr><th id="5085">5085</th><td>  <a class="local col2 ref" href="#942Worklist" title='Worklist' data-ref="942Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col6 ref" href="#966LoHalf" title='LoHalf' data-ref="966LoHalf">LoHalf</a>);</td></tr>
<tr><th id="5086">5086</th><td>  <a class="local col2 ref" href="#942Worklist" title='Worklist' data-ref="942Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col8 ref" href="#968HiHalf" title='HiHalf' data-ref="968HiHalf">HiHalf</a>);</td></tr>
<tr><th id="5087">5087</th><td></td></tr>
<tr><th id="5088">5088</th><td>  <i>// Move all users of this moved vlaue.</i></td></tr>
<tr><th id="5089">5089</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col9 ref" href="#969FullDestReg" title='FullDestReg' data-ref="969FullDestReg">FullDestReg</a>, <span class='refarg'><a class="local col7 ref" href="#947MRI" title='MRI' data-ref="947MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#942Worklist" title='Worklist' data-ref="942Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5090">5090</th><td>}</td></tr>
<tr><th id="5091">5091</th><td></td></tr>
<tr><th id="5092">5092</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitXnor' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitXnor</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col0 decl" id="970Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="970Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5093">5093</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="971Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="971Inst">Inst</dfn>,</td></tr>
<tr><th id="5094">5094</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col2 decl" id="972MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="972MDT">MDT</dfn>) <em>const</em> {</td></tr>
<tr><th id="5095">5095</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="973MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="973MBB">MBB</dfn> = *<a class="local col1 ref" href="#971Inst" title='Inst' data-ref="971Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5096">5096</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="974MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="974MRI">MRI</dfn> = <a class="local col3 ref" href="#973MBB" title='MBB' data-ref="973MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5097">5097</th><td></td></tr>
<tr><th id="5098">5098</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="975Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="975Dest">Dest</dfn> = <a class="local col1 ref" href="#971Inst" title='Inst' data-ref="971Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5099">5099</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="976Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="976Src0">Src0</dfn> = <a class="local col1 ref" href="#971Inst" title='Inst' data-ref="971Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5100">5100</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="977Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="977Src1">Src1</dfn> = <a class="local col1 ref" href="#971Inst" title='Inst' data-ref="971Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5101">5101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="978DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="978DL">DL</dfn> = <a class="local col1 ref" href="#971Inst" title='Inst' data-ref="971Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5102">5102</th><td></td></tr>
<tr><th id="5103">5103</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="979MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="979MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#971Inst" title='Inst' data-ref="971Inst">Inst</a>;</td></tr>
<tr><th id="5104">5104</th><td></td></tr>
<tr><th id="5105">5105</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="980DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="980DestRC">DestRC</dfn> = <a class="local col4 ref" href="#974MRI" title='MRI' data-ref="974MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#975Dest" title='Dest' data-ref="975Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5106">5106</th><td></td></tr>
<tr><th id="5107">5107</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="981Interm" title='Interm' data-type='unsigned int' data-ref="981Interm">Interm</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="5108">5108</th><td></td></tr>
<tr><th id="5109">5109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>* <dfn class="local col2 decl" id="982Op0" title='Op0' data-type='llvm::MachineOperand *' data-ref="982Op0">Op0</dfn>;</td></tr>
<tr><th id="5110">5110</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>* <dfn class="local col3 decl" id="983Op1" title='Op1' data-type='llvm::MachineOperand *' data-ref="983Op1">Op1</dfn>;</td></tr>
<tr><th id="5111">5111</th><td></td></tr>
<tr><th id="5112">5112</th><td>  <b>if</b> (Src0.isReg() &amp;&amp; RI.isSGPRReg(MRI, Src0.getReg())) {</td></tr>
<tr><th id="5113">5113</th><td>    <a class="local col2 ref" href="#982Op0" title='Op0' data-ref="982Op0">Op0</a> = &amp;<a class="local col6 ref" href="#976Src0" title='Src0' data-ref="976Src0">Src0</a>;</td></tr>
<tr><th id="5114">5114</th><td>    <a class="local col3 ref" href="#983Op1" title='Op1' data-ref="983Op1">Op1</a> = &amp;<a class="local col7 ref" href="#977Src1" title='Src1' data-ref="977Src1">Src1</a>;</td></tr>
<tr><th id="5115">5115</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5116">5116</th><td>    <a class="local col2 ref" href="#982Op0" title='Op0' data-ref="982Op0">Op0</a> = &amp;<a class="local col7 ref" href="#977Src1" title='Src1' data-ref="977Src1">Src1</a>;</td></tr>
<tr><th id="5117">5117</th><td>    <a class="local col3 ref" href="#983Op1" title='Op1' data-ref="983Op1">Op1</a> = &amp;<a class="local col6 ref" href="#976Src0" title='Src0' data-ref="976Src0">Src0</a>;</td></tr>
<tr><th id="5118">5118</th><td>  }</td></tr>
<tr><th id="5119">5119</th><td></td></tr>
<tr><th id="5120">5120</th><td>  BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_NOT_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B64</span>), Interm)</td></tr>
<tr><th id="5121">5121</th><td>    .add(*Op0);</td></tr>
<tr><th id="5122">5122</th><td></td></tr>
<tr><th id="5123">5123</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="984NewDest" title='NewDest' data-type='unsigned int' data-ref="984NewDest">NewDest</dfn> = <a class="local col4 ref" href="#974MRI" title='MRI' data-ref="974MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#980DestRC" title='DestRC' data-ref="980DestRC">DestRC</a>);</td></tr>
<tr><th id="5124">5124</th><td></td></tr>
<tr><th id="5125">5125</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="985Xor" title='Xor' data-type='llvm::MachineInstr &amp;' data-ref="985Xor">Xor</dfn> = *BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64</span>), NewDest)</td></tr>
<tr><th id="5126">5126</th><td>    .addReg(Interm)</td></tr>
<tr><th id="5127">5127</th><td>    .add(*Op1);</td></tr>
<tr><th id="5128">5128</th><td></td></tr>
<tr><th id="5129">5129</th><td>  <a class="local col4 ref" href="#974MRI" title='MRI' data-ref="974MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col5 ref" href="#975Dest" title='Dest' data-ref="975Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#984NewDest" title='NewDest' data-ref="984NewDest">NewDest</a>);</td></tr>
<tr><th id="5130">5130</th><td></td></tr>
<tr><th id="5131">5131</th><td>  <a class="local col0 ref" href="#970Worklist" title='Worklist' data-ref="970Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col5 ref" href="#985Xor" title='Xor' data-ref="985Xor">Xor</a>);</td></tr>
<tr><th id="5132">5132</th><td>}</td></tr>
<tr><th id="5133">5133</th><td></td></tr>
<tr><th id="5134">5134</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBCNT' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBCNT</dfn>(</td></tr>
<tr><th id="5135">5135</th><td>    <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col6 decl" id="986Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="986Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="987Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="987Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="5136">5136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="988MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="988MBB">MBB</dfn> = *<a class="local col7 ref" href="#987Inst" title='Inst' data-ref="987Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5137">5137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="989MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="989MRI">MRI</dfn> = <a class="local col8 ref" href="#988MBB" title='MBB' data-ref="988MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5138">5138</th><td></td></tr>
<tr><th id="5139">5139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="990MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="990MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#987Inst" title='Inst' data-ref="987Inst">Inst</a>;</td></tr>
<tr><th id="5140">5140</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="991DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="991DL">DL</dfn> = <a class="local col7 ref" href="#987Inst" title='Inst' data-ref="987Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5141">5141</th><td></td></tr>
<tr><th id="5142">5142</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="992Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="992Dest">Dest</dfn> = <a class="local col7 ref" href="#987Inst" title='Inst' data-ref="987Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5143">5143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="993Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="993Src">Src</dfn> = <a class="local col7 ref" href="#987Inst" title='Inst' data-ref="987Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5144">5144</th><td></td></tr>
<tr><th id="5145">5145</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="994InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="994InstDesc">InstDesc</dfn> = get(AMDGPU::<span class='error' title="no member named &apos;V_BCNT_U32_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BCNT_U32_B32_e64</span>);</td></tr>
<tr><th id="5146">5146</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="995SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="995SrcRC">SrcRC</dfn> = Src.isReg() ?</td></tr>
<tr><th id="5147">5147</th><td>    MRI.getRegClass(Src.getReg()) :</td></tr>
<tr><th id="5148">5148</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="5149">5149</th><td></td></tr>
<tr><th id="5150">5150</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="996MidReg" title='MidReg' data-type='unsigned int' data-ref="996MidReg">MidReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5151">5151</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="997ResultReg" title='ResultReg' data-type='unsigned int' data-ref="997ResultReg">ResultReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5152">5152</th><td></td></tr>
<tr><th id="5153">5153</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="998SrcSubRC" title='SrcSubRC' data-type='const llvm::TargetRegisterClass *' data-ref="998SrcSubRC">SrcSubRC</dfn> = RI.getSubRegClass(SrcRC, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="5154">5154</th><td></td></tr>
<tr><th id="5155">5155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="999SrcRegSub0" title='SrcRegSub0' data-type='llvm::MachineOperand' data-ref="999SrcRegSub0">SrcRegSub0</dfn> = buildExtractSubRegOrImm(MII, MRI, Src, SrcRC,</td></tr>
<tr><th id="5156">5156</th><td>                                                      AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, SrcSubRC);</td></tr>
<tr><th id="5157">5157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="1000SrcRegSub1" title='SrcRegSub1' data-type='llvm::MachineOperand' data-ref="1000SrcRegSub1">SrcRegSub1</dfn> = buildExtractSubRegOrImm(MII, MRI, Src, SrcRC,</td></tr>
<tr><th id="5158">5158</th><td>                                                      AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, SrcSubRC);</td></tr>
<tr><th id="5159">5159</th><td></td></tr>
<tr><th id="5160">5160</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#988MBB" title='MBB' data-ref="988MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#990MII" title='MII' data-ref="990MII">MII</a>, <a class="local col1 ref" href="#991DL" title='DL' data-ref="991DL">DL</a>, <a class="local col4 ref" href="#994InstDesc" title='InstDesc' data-ref="994InstDesc">InstDesc</a>, <a class="local col6 ref" href="#996MidReg" title='MidReg' data-ref="996MidReg">MidReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#999SrcRegSub0" title='SrcRegSub0' data-ref="999SrcRegSub0">SrcRegSub0</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5161">5161</th><td></td></tr>
<tr><th id="5162">5162</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#988MBB" title='MBB' data-ref="988MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#990MII" title='MII' data-ref="990MII">MII</a>, <a class="local col1 ref" href="#991DL" title='DL' data-ref="991DL">DL</a>, <a class="local col4 ref" href="#994InstDesc" title='InstDesc' data-ref="994InstDesc">InstDesc</a>, <a class="local col7 ref" href="#997ResultReg" title='ResultReg' data-ref="997ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1000SrcRegSub1" title='SrcRegSub1' data-ref="1000SrcRegSub1">SrcRegSub1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#996MidReg" title='MidReg' data-ref="996MidReg">MidReg</a>);</td></tr>
<tr><th id="5163">5163</th><td></td></tr>
<tr><th id="5164">5164</th><td>  <a class="local col9 ref" href="#989MRI" title='MRI' data-ref="989MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col2 ref" href="#992Dest" title='Dest' data-ref="992Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#997ResultReg" title='ResultReg' data-ref="997ResultReg">ResultReg</a>);</td></tr>
<tr><th id="5165">5165</th><td></td></tr>
<tr><th id="5166">5166</th><td>  <i>// We don't need to legalize operands here. src0 for etiher instruction can be</i></td></tr>
<tr><th id="5167">5167</th><td><i>  // an SGPR, and the second input is unused or determined here.</i></td></tr>
<tr><th id="5168">5168</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col7 ref" href="#997ResultReg" title='ResultReg' data-ref="997ResultReg">ResultReg</a>, <span class='refarg'><a class="local col9 ref" href="#989MRI" title='MRI' data-ref="989MRI">MRI</a></span>, <span class='refarg'><a class="local col6 ref" href="#986Worklist" title='Worklist' data-ref="986Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5169">5169</th><td>}</td></tr>
<tr><th id="5170">5170</th><td></td></tr>
<tr><th id="5171">5171</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBFE' data-ref="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBFE</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col1 decl" id="1001Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1001Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5172">5172</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1002Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1002Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="5173">5173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1003MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1003MBB">MBB</dfn> = *<a class="local col2 ref" href="#1002Inst" title='Inst' data-ref="1002Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5174">5174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1004MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1004MRI">MRI</dfn> = <a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5175">5175</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="1005MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="1005MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#1002Inst" title='Inst' data-ref="1002Inst">Inst</a>;</td></tr>
<tr><th id="5176">5176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="1006DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1006DL">DL</dfn> = <a class="local col2 ref" href="#1002Inst" title='Inst' data-ref="1002Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5177">5177</th><td></td></tr>
<tr><th id="5178">5178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1007Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1007Dest">Dest</dfn> = <a class="local col2 ref" href="#1002Inst" title='Inst' data-ref="1002Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5179">5179</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="1008Imm" title='Imm' data-type='uint32_t' data-ref="1008Imm">Imm</dfn> = <a class="local col2 ref" href="#1002Inst" title='Inst' data-ref="1002Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5180">5180</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="1009Offset" title='Offset' data-type='uint32_t' data-ref="1009Offset">Offset</dfn> = <a class="local col8 ref" href="#1008Imm" title='Imm' data-ref="1008Imm">Imm</a> &amp; <var>0x3f</var>; <i>// Extract bits [5:0].</i></td></tr>
<tr><th id="5181">5181</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="1010BitWidth" title='BitWidth' data-type='uint32_t' data-ref="1010BitWidth">BitWidth</dfn> = (<a class="local col8 ref" href="#1008Imm" title='Imm' data-ref="1008Imm">Imm</a> &amp; <var>0x7f0000</var>) &gt;&gt; <var>16</var>; <i>// Extract bits [22:16].</i></td></tr>
<tr><th id="5182">5182</th><td></td></tr>
<tr><th id="5183">5183</th><td>  (<em>void</em>) <a class="local col9 ref" href="#1009Offset" title='Offset' data-ref="1009Offset">Offset</a>;</td></tr>
<tr><th id="5184">5184</th><td></td></tr>
<tr><th id="5185">5185</th><td>  <i>// Only sext_inreg cases handled.</i></td></tr>
<tr><th id="5186">5186</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getOpcode() == AMDGPU::S_BFE_I64 &amp;&amp; BitWidth &lt;= 32 &amp;&amp; Offset == 0 &amp;&amp; &quot;Not implemented&quot;) ? void (0) : __assert_fail (&quot;Inst.getOpcode() == AMDGPU::S_BFE_I64 &amp;&amp; BitWidth &lt;= 32 &amp;&amp; Offset == 0 &amp;&amp; \&quot;Not implemented\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5187, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_BFE_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BFE_I64</span> &amp;&amp; BitWidth &lt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="5187">5187</th><td>         Offset == <var>0</var> &amp;&amp; <q>"Not implemented"</q>);</td></tr>
<tr><th id="5188">5188</th><td></td></tr>
<tr><th id="5189">5189</th><td>  <b>if</b> (<a class="local col0 ref" href="#1010BitWidth" title='BitWidth' data-ref="1010BitWidth">BitWidth</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="5190">5190</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1011MidRegLo" title='MidRegLo' data-type='unsigned int' data-ref="1011MidRegLo">MidRegLo</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5191">5191</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1012MidRegHi" title='MidRegHi' data-type='unsigned int' data-ref="1012MidRegHi">MidRegHi</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5192">5192</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1013ResultReg" title='ResultReg' data-type='unsigned int' data-ref="1013ResultReg">ResultReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="5193">5193</th><td></td></tr>
<tr><th id="5194">5194</th><td>    BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_BFE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_I32</span>), MidRegLo)</td></tr>
<tr><th id="5195">5195</th><td>        .addReg(Inst.getOperand(<var>1</var>).getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="5196">5196</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="5197">5197</th><td>        .addImm(BitWidth);</td></tr>
<tr><th id="5198">5198</th><td></td></tr>
<tr><th id="5199">5199</th><td>    BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I32_e32</span>), MidRegHi)</td></tr>
<tr><th id="5200">5200</th><td>      .addImm(<var>31</var>)</td></tr>
<tr><th id="5201">5201</th><td>      .addReg(MidRegLo);</td></tr>
<tr><th id="5202">5202</th><td></td></tr>
<tr><th id="5203">5203</th><td>    BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::REG_SEQUENCE), ResultReg)</td></tr>
<tr><th id="5204">5204</th><td>      .addReg(MidRegLo)</td></tr>
<tr><th id="5205">5205</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="5206">5206</th><td>      .addReg(MidRegHi)</td></tr>
<tr><th id="5207">5207</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="5208">5208</th><td></td></tr>
<tr><th id="5209">5209</th><td>    <a class="local col4 ref" href="#1004MRI" title='MRI' data-ref="1004MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col7 ref" href="#1007Dest" title='Dest' data-ref="1007Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#1013ResultReg" title='ResultReg' data-ref="1013ResultReg">ResultReg</a>);</td></tr>
<tr><th id="5210">5210</th><td>    <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col3 ref" href="#1013ResultReg" title='ResultReg' data-ref="1013ResultReg">ResultReg</a>, <span class='refarg'><a class="local col4 ref" href="#1004MRI" title='MRI' data-ref="1004MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#1001Worklist" title='Worklist' data-ref="1001Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5211">5211</th><td>    <b>return</b>;</td></tr>
<tr><th id="5212">5212</th><td>  }</td></tr>
<tr><th id="5213">5213</th><td></td></tr>
<tr><th id="5214">5214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1014Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="1014Src">Src</dfn> = <a class="local col2 ref" href="#1002Inst" title='Inst' data-ref="1002Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5215">5215</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1015TmpReg" title='TmpReg' data-type='unsigned int' data-ref="1015TmpReg">TmpReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5216">5216</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1016ResultReg" title='ResultReg' data-type='unsigned int' data-ref="1016ResultReg">ResultReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="5217">5217</th><td></td></tr>
<tr><th id="5218">5218</th><td>  BuildMI(MBB, MII, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I32_e64</span>), TmpReg)</td></tr>
<tr><th id="5219">5219</th><td>    .addImm(<var>31</var>)</td></tr>
<tr><th id="5220">5220</th><td>    .addReg(Src.getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="5221">5221</th><td></td></tr>
<tr><th id="5222">5222</th><td>  BuildMI(MBB, MII, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::REG_SEQUENCE), ResultReg)</td></tr>
<tr><th id="5223">5223</th><td>    .addReg(Src.getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="5224">5224</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="5225">5225</th><td>    .addReg(TmpReg)</td></tr>
<tr><th id="5226">5226</th><td>    .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="5227">5227</th><td></td></tr>
<tr><th id="5228">5228</th><td>  <a class="local col4 ref" href="#1004MRI" title='MRI' data-ref="1004MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col7 ref" href="#1007Dest" title='Dest' data-ref="1007Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#1016ResultReg" title='ResultReg' data-ref="1016ResultReg">ResultReg</a>);</td></tr>
<tr><th id="5229">5229</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col6 ref" href="#1016ResultReg" title='ResultReg' data-ref="1016ResultReg">ResultReg</a>, <span class='refarg'><a class="local col4 ref" href="#1004MRI" title='MRI' data-ref="1004MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#1001Worklist" title='Worklist' data-ref="1001Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5230">5230</th><td>}</td></tr>
<tr><th id="5231">5231</th><td></td></tr>
<tr><th id="5232">5232</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</dfn>(</td></tr>
<tr><th id="5233">5233</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1017DstReg" title='DstReg' data-type='unsigned int' data-ref="1017DstReg">DstReg</dfn>,</td></tr>
<tr><th id="5234">5234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="1018MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1018MRI">MRI</dfn>,</td></tr>
<tr><th id="5235">5235</th><td>  <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="1019Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1019Worklist">Worklist</dfn>) <em>const</em> {</td></tr>
<tr><th id="5236">5236</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col0 decl" id="1020I" title='I' data-type='MachineRegisterInfo::use_iterator' data-ref="1020I">I</dfn> = <a class="local col8 ref" href="#1018MRI" title='MRI' data-ref="1018MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col7 ref" href="#1017DstReg" title='DstReg' data-ref="1017DstReg">DstReg</a>),</td></tr>
<tr><th id="5237">5237</th><td>         <dfn class="local col1 decl" id="1021E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="1021E">E</dfn> = <a class="local col8 ref" href="#1018MRI" title='MRI' data-ref="1018MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col0 ref" href="#1020I" title='I' data-ref="1020I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#1021E" title='E' data-ref="1021E">E</a>;) {</td></tr>
<tr><th id="5238">5238</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1022UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="1022UseMI">UseMI</dfn> = *<a class="local col0 ref" href="#1020I" title='I' data-ref="1020I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="5239">5239</th><td></td></tr>
<tr><th id="5240">5240</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1023OpNo" title='OpNo' data-type='unsigned int' data-ref="1023OpNo">OpNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="5241">5241</th><td></td></tr>
<tr><th id="5242">5242</th><td>    <b>switch</b> (<a class="local col2 ref" href="#1022UseMI" title='UseMI' data-ref="1022UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5243">5243</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>:</td></tr>
<tr><th id="5244">5244</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;WQM&apos; in namespace &apos;llvm::AMDGPU&apos;">WQM</span>:</td></tr>
<tr><th id="5245">5245</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">WWM</span>:</td></tr>
<tr><th id="5246">5246</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>:</td></tr>
<tr><th id="5247">5247</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::AMDGPU&apos;">PHI</span>:</td></tr>
<tr><th id="5248">5248</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">INSERT_SUBREG</span>:</td></tr>
<tr><th id="5249">5249</th><td>      <b>break</b>;</td></tr>
<tr><th id="5250">5250</th><td>    <b>default</b>:</td></tr>
<tr><th id="5251">5251</th><td>      <a class="local col3 ref" href="#1023OpNo" title='OpNo' data-ref="1023OpNo">OpNo</a> = <a class="local col0 ref" href="#1020I" title='I' data-ref="1020I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="5252">5252</th><td>      <b>break</b>;</td></tr>
<tr><th id="5253">5253</th><td>    }</td></tr>
<tr><th id="5254">5254</th><td></td></tr>
<tr><th id="5255">5255</th><td>    <b>if</b> (!RI.hasVGPRs(getOpRegClass(UseMI, OpNo))) {</td></tr>
<tr><th id="5256">5256</th><td>      <a class="local col9 ref" href="#1019Worklist" title='Worklist' data-ref="1019Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col2 ref" href="#1022UseMI" title='UseMI' data-ref="1022UseMI">UseMI</a>);</td></tr>
<tr><th id="5257">5257</th><td></td></tr>
<tr><th id="5258">5258</th><td>      <b>do</b> {</td></tr>
<tr><th id="5259">5259</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#1020I" title='I' data-ref="1020I">I</a>;</td></tr>
<tr><th id="5260">5260</th><td>      } <b>while</b> (<a class="local col0 ref" href="#1020I" title='I' data-ref="1020I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#1021E" title='E' data-ref="1021E">E</a> &amp;&amp; <a class="local col0 ref" href="#1020I" title='I' data-ref="1020I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>() == &amp;<a class="local col2 ref" href="#1022UseMI" title='UseMI' data-ref="1022UseMI">UseMI</a>);</td></tr>
<tr><th id="5261">5261</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5262">5262</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#1020I" title='I' data-ref="1020I">I</a>;</td></tr>
<tr><th id="5263">5263</th><td>    }</td></tr>
<tr><th id="5264">5264</th><td>  }</td></tr>
<tr><th id="5265">5265</th><td>}</td></tr>
<tr><th id="5266">5266</th><td></td></tr>
<tr><th id="5267">5267</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" title='llvm::SIInstrInfo::movePackToVALU' data-ref="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_">movePackToVALU</dfn>(<a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="1024Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1024Worklist">Worklist</dfn>,</td></tr>
<tr><th id="5268">5268</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1025MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1025MRI">MRI</dfn>,</td></tr>
<tr><th id="5269">5269</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1026Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1026Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="5270">5270</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1027ResultReg" title='ResultReg' data-type='unsigned int' data-ref="1027ResultReg">ResultReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5271">5271</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1028MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1028MBB">MBB</dfn> = <a class="local col6 ref" href="#1026Inst" title='Inst' data-ref="1026Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5272">5272</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1029Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1029Src0">Src0</dfn> = <a class="local col6 ref" href="#1026Inst" title='Inst' data-ref="1026Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5273">5273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1030Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1030Src1">Src1</dfn> = <a class="local col6 ref" href="#1026Inst" title='Inst' data-ref="1026Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5274">5274</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1031DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1031DL">DL</dfn> = <a class="local col6 ref" href="#1026Inst" title='Inst' data-ref="1026Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5275">5275</th><td></td></tr>
<tr><th id="5276">5276</th><td>  <b>switch</b> (<a class="local col6 ref" href="#1026Inst" title='Inst' data-ref="1026Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5277">5277</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_PACK_LL_B32_B16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_PACK_LL_B32_B16</span>: {</td></tr>
<tr><th id="5278">5278</th><td>    <em>unsigned</em> ImmReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5279">5279</th><td>    <em>unsigned</em> TmpReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5280">5280</th><td></td></tr>
<tr><th id="5281">5281</th><td>    <i>// FIXME: Can do a lot better if we know the high bits of src0 or src1 are</i></td></tr>
<tr><th id="5282">5282</th><td><i>    // 0.</i></td></tr>
<tr><th id="5283">5283</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), ImmReg)</td></tr>
<tr><th id="5284">5284</th><td>      .addImm(<var>0xffff</var>);</td></tr>
<tr><th id="5285">5285</th><td></td></tr>
<tr><th id="5286">5286</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e64</span>), TmpReg)</td></tr>
<tr><th id="5287">5287</th><td>      .addReg(ImmReg, RegState::Kill)</td></tr>
<tr><th id="5288">5288</th><td>      .add(Src0);</td></tr>
<tr><th id="5289">5289</th><td></td></tr>
<tr><th id="5290">5290</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_LSHL_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHL_OR_B32</span>), ResultReg)</td></tr>
<tr><th id="5291">5291</th><td>      .add(Src1)</td></tr>
<tr><th id="5292">5292</th><td>      .addImm(<var>16</var>)</td></tr>
<tr><th id="5293">5293</th><td>      .addReg(TmpReg, RegState::Kill);</td></tr>
<tr><th id="5294">5294</th><td>    <b>break</b>;</td></tr>
<tr><th id="5295">5295</th><td>  }</td></tr>
<tr><th id="5296">5296</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_PACK_LH_B32_B16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_PACK_LH_B32_B16</span>: {</td></tr>
<tr><th id="5297">5297</th><td>    <em>unsigned</em> ImmReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5298">5298</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), ImmReg)</td></tr>
<tr><th id="5299">5299</th><td>      .addImm(<var>0xffff</var>);</td></tr>
<tr><th id="5300">5300</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_BFI_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFI_B32</span>), ResultReg)</td></tr>
<tr><th id="5301">5301</th><td>      .addReg(ImmReg, RegState::Kill)</td></tr>
<tr><th id="5302">5302</th><td>      .add(Src0)</td></tr>
<tr><th id="5303">5303</th><td>      .add(Src1);</td></tr>
<tr><th id="5304">5304</th><td>    <b>break</b>;</td></tr>
<tr><th id="5305">5305</th><td>  }</td></tr>
<tr><th id="5306">5306</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_PACK_HH_B32_B16&apos; in namespace &apos;llvm::AMDGPU&apos;">S_PACK_HH_B32_B16</span>: {</td></tr>
<tr><th id="5307">5307</th><td>    <em>unsigned</em> ImmReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5308">5308</th><td>    <em>unsigned</em> TmpReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="5309">5309</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e64</span>), TmpReg)</td></tr>
<tr><th id="5310">5310</th><td>      .addImm(<var>16</var>)</td></tr>
<tr><th id="5311">5311</th><td>      .add(Src0);</td></tr>
<tr><th id="5312">5312</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), ImmReg)</td></tr>
<tr><th id="5313">5313</th><td>      .addImm(<var>0xffff0000</var>);</td></tr>
<tr><th id="5314">5314</th><td>    BuildMI(*MBB, Inst, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_AND_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_OR_B32</span>), ResultReg)</td></tr>
<tr><th id="5315">5315</th><td>      .add(Src1)</td></tr>
<tr><th id="5316">5316</th><td>      .addReg(ImmReg, RegState::Kill)</td></tr>
<tr><th id="5317">5317</th><td>      .addReg(TmpReg, RegState::Kill);</td></tr>
<tr><th id="5318">5318</th><td>    <b>break</b>;</td></tr>
<tr><th id="5319">5319</th><td>  }</td></tr>
<tr><th id="5320">5320</th><td>  <b>default</b>:</td></tr>
<tr><th id="5321">5321</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled s_pack_* instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5321)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled s_pack_* instruction"</q>);</td></tr>
<tr><th id="5322">5322</th><td>  }</td></tr>
<tr><th id="5323">5323</th><td></td></tr>
<tr><th id="5324">5324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1032Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="1032Dest">Dest</dfn> = <a class="local col6 ref" href="#1026Inst" title='Inst' data-ref="1026Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5325">5325</th><td>  <a class="local col5 ref" href="#1025MRI" title='MRI' data-ref="1025MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col2 ref" href="#1032Dest" title='Dest' data-ref="1032Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#1027ResultReg" title='ResultReg' data-ref="1027ResultReg">ResultReg</a>);</td></tr>
<tr><th id="5326">5326</th><td>  <a class="member" href="#_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</a>(<a class="local col7 ref" href="#1027ResultReg" title='ResultReg' data-ref="1027ResultReg">ResultReg</a>, <span class='refarg'><a class="local col5 ref" href="#1025MRI" title='MRI' data-ref="1025MRI">MRI</a></span>, <span class='refarg'><a class="local col4 ref" href="#1024Worklist" title='Worklist' data-ref="1024Worklist">Worklist</a></span>);</td></tr>
<tr><th id="5327">5327</th><td>}</td></tr>
<tr><th id="5328">5328</th><td></td></tr>
<tr><th id="5329">5329</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" title='llvm::SIInstrInfo::addSCCDefUsersToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE">addSCCDefUsersToVALUWorklist</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1033Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1033Op">Op</dfn>,</td></tr>
<tr><th id="5330">5330</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1034SCCDefInst" title='SCCDefInst' data-type='llvm::MachineInstr &amp;' data-ref="1034SCCDefInst">SCCDefInst</dfn>,</td></tr>
<tr><th id="5331">5331</th><td>                                               <a class="typedef" href="SIInstrInfo.h.html#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col5 decl" id="1035Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1035Worklist">Worklist</dfn>) <em>const</em> {</td></tr>
<tr><th id="5332">5332</th><td>  <i>// Ensure that def inst defines SCC, which is still live.</i></td></tr>
<tr><th id="5333">5333</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.isReg() &amp;&amp; Op.getReg() == AMDGPU::SCC &amp;&amp; Op.isDef() &amp;&amp; !Op.isDead() &amp;&amp; Op.getParent() == &amp;SCCDefInst) ? void (0) : __assert_fail (&quot;Op.isReg() &amp;&amp; Op.getReg() == AMDGPU::SCC &amp;&amp; Op.isDef() &amp;&amp; !Op.isDead() &amp;&amp; Op.getParent() == &amp;SCCDefInst&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5334, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Op.isReg() &amp;&amp; Op.getReg() == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span> &amp;&amp; Op.isDef() &amp;&amp;</td></tr>
<tr><th id="5334">5334</th><td>         !Op.isDead() &amp;&amp; Op.getParent() == &amp;SCCDefInst);</td></tr>
<tr><th id="5335">5335</th><td>  <i>// This assumes that all the users of SCC are in the same block</i></td></tr>
<tr><th id="5336">5336</th><td><i>  // as the SCC def.</i></td></tr>
<tr><th id="5337">5337</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1036MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1036MI">MI</dfn> : <i>// Skip the def inst itself.</i></td></tr>
<tr><th id="5338">5338</th><td>       <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col4 ref" href="#1034SCCDefInst" title='SCCDefInst' data-ref="1034SCCDefInst">SCCDefInst</a>)),</td></tr>
<tr><th id="5339">5339</th><td>                  <a class="local col4 ref" href="#1034SCCDefInst" title='SCCDefInst' data-ref="1034SCCDefInst">SCCDefInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())) {</td></tr>
<tr><th id="5340">5340</th><td>    <i>// Check if SCC is used first.</i></td></tr>
<tr><th id="5341">5341</th><td>    <b>if</b> (MI.findRegisterUseOperandIdx(AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>, <b>false</b>, &amp;RI) != -<var>1</var>)</td></tr>
<tr><th id="5342">5342</th><td>      <a class="local col5 ref" href="#1035Worklist" title='Worklist' data-ref="1035Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col6 ref" href="#1036MI" title='MI' data-ref="1036MI">MI</a>);</td></tr>
<tr><th id="5343">5343</th><td>    <i>// Exit if we find another SCC def.</i></td></tr>
<tr><th id="5344">5344</th><td>    <b>if</b> (MI.findRegisterDefOperandIdx(AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>, <b>false</b>, <b>false</b>, &amp;RI) != -<var>1</var>)</td></tr>
<tr><th id="5345">5345</th><td>      <b>return</b>;</td></tr>
<tr><th id="5346">5346</th><td>  }</td></tr>
<tr><th id="5347">5347</th><td>}</td></tr>
<tr><th id="5348">5348</th><td></td></tr>
<tr><th id="5349">5349</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getDestEquivalentVGPRClass' data-ref="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE">getDestEquivalentVGPRClass</dfn>(</td></tr>
<tr><th id="5350">5350</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1037Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="1037Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="5351">5351</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1038NewDstRC" title='NewDstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1038NewDstRC">NewDstRC</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col7 ref" href="#1037Inst" title='Inst' data-ref="1037Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="5352">5352</th><td></td></tr>
<tr><th id="5353">5353</th><td>  <b>switch</b> (<a class="local col7 ref" href="#1037Inst" title='Inst' data-ref="1037Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5354">5354</th><td>  <i>// For target instructions, getOpRegClass just returns the virtual register</i></td></tr>
<tr><th id="5355">5355</th><td><i>  // class associated with the operand, so we need to find an equivalent VGPR</i></td></tr>
<tr><th id="5356">5356</th><td><i>  // register class in order to move the instruction to the VALU.</i></td></tr>
<tr><th id="5357">5357</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>:</td></tr>
<tr><th id="5358">5358</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::AMDGPU&apos;">PHI</span>:</td></tr>
<tr><th id="5359">5359</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>:</td></tr>
<tr><th id="5360">5360</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">INSERT_SUBREG</span>:</td></tr>
<tr><th id="5361">5361</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;WQM&apos; in namespace &apos;llvm::AMDGPU&apos;">WQM</span>:</td></tr>
<tr><th id="5362">5362</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">WWM</span>:</td></tr>
<tr><th id="5363">5363</th><td>    <b>if</b> (RI.hasVGPRs(NewDstRC))</td></tr>
<tr><th id="5364">5364</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5365">5365</th><td></td></tr>
<tr><th id="5366">5366</th><td>    NewDstRC = RI.getEquivalentVGPRClass(NewDstRC);</td></tr>
<tr><th id="5367">5367</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1038NewDstRC" title='NewDstRC' data-ref="1038NewDstRC">NewDstRC</a>)</td></tr>
<tr><th id="5368">5368</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5369">5369</th><td>    <b>return</b> <a class="local col8 ref" href="#1038NewDstRC" title='NewDstRC' data-ref="1038NewDstRC">NewDstRC</a>;</td></tr>
<tr><th id="5370">5370</th><td>  <b>default</b>:</td></tr>
<tr><th id="5371">5371</th><td>    <b>return</b> <a class="local col8 ref" href="#1038NewDstRC" title='NewDstRC' data-ref="1038NewDstRC">NewDstRC</a>;</td></tr>
<tr><th id="5372">5372</th><td>  }</td></tr>
<tr><th id="5373">5373</th><td>}</td></tr>
<tr><th id="5374">5374</th><td></td></tr>
<tr><th id="5375">5375</th><td><i>// Find the one SGPR operand we are allowed to use.</i></td></tr>
<tr><th id="5376">5376</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" title='llvm::SIInstrInfo::findUsedSGPR' data-ref="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi">findUsedSGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1039MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1039MI">MI</dfn>,</td></tr>
<tr><th id="5377">5377</th><td>                                   <em>int</em> <dfn class="local col0 decl" id="1040OpIndices" title='OpIndices' data-type='int *' data-ref="1040OpIndices">OpIndices</dfn>[<var>3</var>]) <em>const</em> {</td></tr>
<tr><th id="5378">5378</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="1041Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1041Desc">Desc</dfn> = <a class="local col9 ref" href="#1039MI" title='MI' data-ref="1039MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="5379">5379</th><td></td></tr>
<tr><th id="5380">5380</th><td>  <i>// Find the one SGPR operand we are allowed to use.</i></td></tr>
<tr><th id="5381">5381</th><td><i>  //</i></td></tr>
<tr><th id="5382">5382</th><td><i>  // First we need to consider the instruction's operand requirements before</i></td></tr>
<tr><th id="5383">5383</th><td><i>  // legalizing. Some operands are required to be SGPRs, such as implicit uses</i></td></tr>
<tr><th id="5384">5384</th><td><i>  // of VCC, but we are still bound by the constant bus requirement to only use</i></td></tr>
<tr><th id="5385">5385</th><td><i>  // one.</i></td></tr>
<tr><th id="5386">5386</th><td><i>  //</i></td></tr>
<tr><th id="5387">5387</th><td><i>  // If the operand's class is an SGPR, we can never move it.</i></td></tr>
<tr><th id="5388">5388</th><td></td></tr>
<tr><th id="5389">5389</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1042SGPRReg" title='SGPRReg' data-type='unsigned int' data-ref="1042SGPRReg">SGPRReg</dfn> = <a class="tu ref" href="#_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE" title='findImplicitSGPRRead' data-use='c' data-ref="_ZL20findImplicitSGPRReadRKN4llvm12MachineInstrE">findImplicitSGPRRead</a>(<a class="local col9 ref" href="#1039MI" title='MI' data-ref="1039MI">MI</a>);</td></tr>
<tr><th id="5390">5390</th><td>  <b>if</b> (SGPRReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>)</td></tr>
<tr><th id="5391">5391</th><td>    <b>return</b> <a class="local col2 ref" href="#1042SGPRReg" title='SGPRReg' data-ref="1042SGPRReg">SGPRReg</a>;</td></tr>
<tr><th id="5392">5392</th><td></td></tr>
<tr><th id="5393">5393</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1043UsedSGPRs" title='UsedSGPRs' data-type='unsigned int [3]' data-ref="1043UsedSGPRs">UsedSGPRs</dfn>[<var>3</var>] = { AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> };</td></tr>
<tr><th id="5394">5394</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1044MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1044MRI">MRI</dfn> = <a class="local col9 ref" href="#1039MI" title='MI' data-ref="1039MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5395">5395</th><td></td></tr>
<tr><th id="5396">5396</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="1045i" title='i' data-type='unsigned int' data-ref="1045i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#1045i" title='i' data-ref="1045i">i</a> &lt; <var>3</var>; ++<a class="local col5 ref" href="#1045i" title='i' data-ref="1045i">i</a>) {</td></tr>
<tr><th id="5397">5397</th><td>    <em>int</em> <dfn class="local col6 decl" id="1046Idx" title='Idx' data-type='int' data-ref="1046Idx">Idx</dfn> = <a class="local col0 ref" href="#1040OpIndices" title='OpIndices' data-ref="1040OpIndices">OpIndices</a>[<a class="local col5 ref" href="#1045i" title='i' data-ref="1045i">i</a>];</td></tr>
<tr><th id="5398">5398</th><td>    <b>if</b> (<a class="local col6 ref" href="#1046Idx" title='Idx' data-ref="1046Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="5399">5399</th><td>      <b>break</b>;</td></tr>
<tr><th id="5400">5400</th><td></td></tr>
<tr><th id="5401">5401</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1047MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1047MO">MO</dfn> = <a class="local col9 ref" href="#1039MI" title='MI' data-ref="1039MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1046Idx" title='Idx' data-ref="1046Idx">Idx</a>);</td></tr>
<tr><th id="5402">5402</th><td>    <b>if</b> (!<a class="local col7 ref" href="#1047MO" title='MO' data-ref="1047MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5403">5403</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5404">5404</th><td></td></tr>
<tr><th id="5405">5405</th><td>    <i>// Is this operand statically required to be an SGPR based on the operand</i></td></tr>
<tr><th id="5406">5406</th><td><i>    // constraints?</i></td></tr>
<tr><th id="5407">5407</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1048OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="1048OpRC">OpRC</dfn> = RI.getRegClass(Desc.OpInfo[Idx].RegClass);</td></tr>
<tr><th id="5408">5408</th><td>    <em>bool</em> <dfn class="local col9 decl" id="1049IsRequiredSGPR" title='IsRequiredSGPR' data-type='bool' data-ref="1049IsRequiredSGPR">IsRequiredSGPR</dfn> = RI.isSGPRClass(OpRC);</td></tr>
<tr><th id="5409">5409</th><td>    <b>if</b> (<a class="local col9 ref" href="#1049IsRequiredSGPR" title='IsRequiredSGPR' data-ref="1049IsRequiredSGPR">IsRequiredSGPR</a>)</td></tr>
<tr><th id="5410">5410</th><td>      <b>return</b> <a class="local col7 ref" href="#1047MO" title='MO' data-ref="1047MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5411">5411</th><td></td></tr>
<tr><th id="5412">5412</th><td>    <i>// If this could be a VGPR or an SGPR, Check the dynamic register class.</i></td></tr>
<tr><th id="5413">5413</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1050Reg" title='Reg' data-type='unsigned int' data-ref="1050Reg">Reg</dfn> = <a class="local col7 ref" href="#1047MO" title='MO' data-ref="1047MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5414">5414</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1051RegRC" title='RegRC' data-type='const llvm::TargetRegisterClass *' data-ref="1051RegRC">RegRC</dfn> = <a class="local col4 ref" href="#1044MRI" title='MRI' data-ref="1044MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#1050Reg" title='Reg' data-ref="1050Reg">Reg</a>);</td></tr>
<tr><th id="5415">5415</th><td>    <b>if</b> (RI.isSGPRClass(RegRC))</td></tr>
<tr><th id="5416">5416</th><td>      <a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<a class="local col5 ref" href="#1045i" title='i' data-ref="1045i">i</a>] = <a class="local col0 ref" href="#1050Reg" title='Reg' data-ref="1050Reg">Reg</a>;</td></tr>
<tr><th id="5417">5417</th><td>  }</td></tr>
<tr><th id="5418">5418</th><td></td></tr>
<tr><th id="5419">5419</th><td>  <i>// We don't have a required SGPR operand, so we have a bit more freedom in</i></td></tr>
<tr><th id="5420">5420</th><td><i>  // selecting operands to move.</i></td></tr>
<tr><th id="5421">5421</th><td><i></i></td></tr>
<tr><th id="5422">5422</th><td><i>  // Try to select the most used SGPR. If an SGPR is equal to one of the</i></td></tr>
<tr><th id="5423">5423</th><td><i>  // others, we choose that.</i></td></tr>
<tr><th id="5424">5424</th><td><i>  //</i></td></tr>
<tr><th id="5425">5425</th><td><i>  // e.g.</i></td></tr>
<tr><th id="5426">5426</th><td><i>  // V_FMA_F32 v0, s0, s0, s0 -&gt; No moves</i></td></tr>
<tr><th id="5427">5427</th><td><i>  // V_FMA_F32 v0, s0, s1, s0 -&gt; Move s1</i></td></tr>
<tr><th id="5428">5428</th><td><i></i></td></tr>
<tr><th id="5429">5429</th><td><i>  // TODO: If some of the operands are 64-bit SGPRs and some 32, we should</i></td></tr>
<tr><th id="5430">5430</th><td><i>  // prefer those.</i></td></tr>
<tr><th id="5431">5431</th><td></td></tr>
<tr><th id="5432">5432</th><td>  <b>if</b> (UsedSGPRs[<var>0</var>] != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="5433">5433</th><td>    <b>if</b> (<a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>0</var>] == <a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>1</var>] || <a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>0</var>] == <a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>2</var>])</td></tr>
<tr><th id="5434">5434</th><td>      <a class="local col2 ref" href="#1042SGPRReg" title='SGPRReg' data-ref="1042SGPRReg">SGPRReg</a> = <a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>0</var>];</td></tr>
<tr><th id="5435">5435</th><td>  }</td></tr>
<tr><th id="5436">5436</th><td></td></tr>
<tr><th id="5437">5437</th><td>  <b>if</b> (SGPRReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> &amp;&amp; UsedSGPRs[<var>1</var>] != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="5438">5438</th><td>    <b>if</b> (<a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>1</var>] == <a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>2</var>])</td></tr>
<tr><th id="5439">5439</th><td>      <a class="local col2 ref" href="#1042SGPRReg" title='SGPRReg' data-ref="1042SGPRReg">SGPRReg</a> = <a class="local col3 ref" href="#1043UsedSGPRs" title='UsedSGPRs' data-ref="1043UsedSGPRs">UsedSGPRs</a>[<var>1</var>];</td></tr>
<tr><th id="5440">5440</th><td>  }</td></tr>
<tr><th id="5441">5441</th><td></td></tr>
<tr><th id="5442">5442</th><td>  <b>return</b> <a class="local col2 ref" href="#1042SGPRReg" title='SGPRReg' data-ref="1042SGPRReg">SGPRReg</a>;</td></tr>
<tr><th id="5443">5443</th><td>}</td></tr>
<tr><th id="5444">5444</th><td></td></tr>
<tr><th id="5445">5445</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1052MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1052MI">MI</dfn>,</td></tr>
<tr><th id="5446">5446</th><td>                                             <em>unsigned</em> <dfn class="local col3 decl" id="1053OperandName" title='OperandName' data-type='unsigned int' data-ref="1053OperandName">OperandName</dfn>) <em>const</em> {</td></tr>
<tr><th id="5447">5447</th><td>  <em>int</em> <dfn class="local col4 decl" id="1054Idx" title='Idx' data-type='int' data-ref="1054Idx">Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col2 ref" href="#1052MI" title='MI' data-ref="1052MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col3 ref" href="#1053OperandName" title='OperandName' data-ref="1053OperandName">OperandName</a>);</td></tr>
<tr><th id="5448">5448</th><td>  <b>if</b> (<a class="local col4 ref" href="#1054Idx" title='Idx' data-ref="1054Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="5449">5449</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5450">5450</th><td></td></tr>
<tr><th id="5451">5451</th><td>  <b>return</b> &amp;<a class="local col2 ref" href="#1052MI" title='MI' data-ref="1052MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1054Idx" title='Idx' data-ref="1054Idx">Idx</a>);</td></tr>
<tr><th id="5452">5452</th><td>}</td></tr>
<tr><th id="5453">5453</th><td></td></tr>
<tr><th id="5454">5454</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</dfn>() <em>const</em> {</td></tr>
<tr><th id="5455">5455</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>) {</td></tr>
<tr><th id="5456">5456</th><td>    <b>return</b> (<var>16ULL</var> &lt;&lt; <var>44</var>) | <i>// IMG_FORMAT_32_FLOAT</i></td></tr>
<tr><th id="5457">5457</th><td>           (<var>1ULL</var> &lt;&lt; <var>56</var>) | <i>// RESOURCE_LEVEL = 1</i></td></tr>
<tr><th id="5458">5458</th><td>           (<var>3ULL</var> &lt;&lt; <var>60</var>); <i>// OOB_SELECT = 3</i></td></tr>
<tr><th id="5459">5459</th><td>  }</td></tr>
<tr><th id="5460">5460</th><td></td></tr>
<tr><th id="5461">5461</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1055RsrcDataFormat" title='RsrcDataFormat' data-type='uint64_t' data-ref="1055RsrcDataFormat">RsrcDataFormat</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_DATA_FORMAT" title='llvm::AMDGPU::RSRC_DATA_FORMAT' data-ref="llvm::AMDGPU::RSRC_DATA_FORMAT">RSRC_DATA_FORMAT</a>;</td></tr>
<tr><th id="5462">5462</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdHsaOS()) {</td></tr>
<tr><th id="5463">5463</th><td>    <i>// Set ATC = 1. GFX9 doesn't have this bit.</i></td></tr>
<tr><th id="5464">5464</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="5465">5465</th><td>      <a class="local col5 ref" href="#1055RsrcDataFormat" title='RsrcDataFormat' data-ref="1055RsrcDataFormat">RsrcDataFormat</a> |= (<var>1ULL</var> &lt;&lt; <var>56</var>);</td></tr>
<tr><th id="5466">5466</th><td></td></tr>
<tr><th id="5467">5467</th><td>    <i>// Set MTYPE = 2 (MTYPE_UC = uncached). GFX9 doesn't have this.</i></td></tr>
<tr><th id="5468">5468</th><td><i>    // BTW, it disables TC L2 and therefore decreases performance.</i></td></tr>
<tr><th id="5469">5469</th><td>    <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="5470">5470</th><td>      <a class="local col5 ref" href="#1055RsrcDataFormat" title='RsrcDataFormat' data-ref="1055RsrcDataFormat">RsrcDataFormat</a> |= (<var>2ULL</var> &lt;&lt; <var>59</var>);</td></tr>
<tr><th id="5471">5471</th><td>  }</td></tr>
<tr><th id="5472">5472</th><td></td></tr>
<tr><th id="5473">5473</th><td>  <b>return</b> <a class="local col5 ref" href="#1055RsrcDataFormat" title='RsrcDataFormat' data-ref="1055RsrcDataFormat">RsrcDataFormat</a>;</td></tr>
<tr><th id="5474">5474</th><td>}</td></tr>
<tr><th id="5475">5475</th><td></td></tr>
<tr><th id="5476">5476</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" title='llvm::SIInstrInfo::getScratchRsrcWords23' data-ref="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev">getScratchRsrcWords23</dfn>() <em>const</em> {</td></tr>
<tr><th id="5477">5477</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1056Rsrc23" title='Rsrc23' data-type='uint64_t' data-ref="1056Rsrc23">Rsrc23</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</a>() |</td></tr>
<tr><th id="5478">5478</th><td>                    <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_TID_ENABLE" title='llvm::AMDGPU::RSRC_TID_ENABLE' data-ref="llvm::AMDGPU::RSRC_TID_ENABLE">RSRC_TID_ENABLE</a> |</td></tr>
<tr><th id="5479">5479</th><td>                    <var>0xffffffff</var>; <i>// Size;</i></td></tr>
<tr><th id="5480">5480</th><td></td></tr>
<tr><th id="5481">5481</th><td>  <i>// GFX9 doesn't have ELEMENT_SIZE.</i></td></tr>
<tr><th id="5482">5482</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>) {</td></tr>
<tr><th id="5483">5483</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="1057EltSizeValue" title='EltSizeValue' data-type='uint64_t' data-ref="1057EltSizeValue">EltSizeValue</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv">getMaxPrivateElementSize</a>()) - <var>1</var>;</td></tr>
<tr><th id="5484">5484</th><td>    <a class="local col6 ref" href="#1056Rsrc23" title='Rsrc23' data-ref="1056Rsrc23">Rsrc23</a> |= <a class="local col7 ref" href="#1057EltSizeValue" title='EltSizeValue' data-ref="1057EltSizeValue">EltSizeValue</a> &lt;&lt; <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT" title='llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT' data-ref="llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT">RSRC_ELEMENT_SIZE_SHIFT</a>;</td></tr>
<tr><th id="5485">5485</th><td>  }</td></tr>
<tr><th id="5486">5486</th><td></td></tr>
<tr><th id="5487">5487</th><td>  <i>// IndexStride = 64 / 32.</i></td></tr>
<tr><th id="5488">5488</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="1058IndexStride" title='IndexStride' data-type='uint64_t' data-ref="1058IndexStride">IndexStride</dfn> = <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a> ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="5489">5489</th><td>  <a class="local col6 ref" href="#1056Rsrc23" title='Rsrc23' data-ref="1056Rsrc23">Rsrc23</a> |= <a class="local col8 ref" href="#1058IndexStride" title='IndexStride' data-ref="1058IndexStride">IndexStride</a> &lt;&lt; <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT" title='llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT' data-ref="llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT">RSRC_INDEX_STRIDE_SHIFT</a>;</td></tr>
<tr><th id="5490">5490</th><td></td></tr>
<tr><th id="5491">5491</th><td>  <i>// If TID_ENABLE is set, DATA_FORMAT specifies stride bits [14:17].</i></td></tr>
<tr><th id="5492">5492</th><td><i>  // Clear them unless we want a huge stride.</i></td></tr>
<tr><th id="5493">5493</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a> &amp;&amp;</td></tr>
<tr><th id="5494">5494</th><td>      <a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>)</td></tr>
<tr><th id="5495">5495</th><td>    <a class="local col6 ref" href="#1056Rsrc23" title='Rsrc23' data-ref="1056Rsrc23">Rsrc23</a> &amp;= ~<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#llvm::AMDGPU::RSRC_DATA_FORMAT" title='llvm::AMDGPU::RSRC_DATA_FORMAT' data-ref="llvm::AMDGPU::RSRC_DATA_FORMAT">RSRC_DATA_FORMAT</a>;</td></tr>
<tr><th id="5496">5496</th><td></td></tr>
<tr><th id="5497">5497</th><td>  <b>return</b> <a class="local col6 ref" href="#1056Rsrc23" title='Rsrc23' data-ref="1056Rsrc23">Rsrc23</a>;</td></tr>
<tr><th id="5498">5498</th><td>}</td></tr>
<tr><th id="5499">5499</th><td></td></tr>
<tr><th id="5500">5500</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1059MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1059MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5501">5501</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1060Opc" title='Opc' data-type='unsigned int' data-ref="1060Opc">Opc</dfn> = <a class="local col9 ref" href="#1059MI" title='MI' data-ref="1059MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5502">5502</th><td></td></tr>
<tr><th id="5503">5503</th><td>  <b>return</b> <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</a>(<a class="local col0 ref" href="#1060Opc" title='Opc' data-ref="1060Opc">Opc</a>);</td></tr>
<tr><th id="5504">5504</th><td>}</td></tr>
<tr><th id="5505">5505</th><td></td></tr>
<tr><th id="5506">5506</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo24isHighLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isHighLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo24isHighLatencyInstructionERKNS_12MachineInstrE">isHighLatencyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1061MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1061MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5507">5507</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1062Opc" title='Opc' data-type='unsigned int' data-ref="1062Opc">Opc</dfn> = <a class="local col1 ref" href="#1061MI" title='MI' data-ref="1061MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5508">5508</th><td></td></tr>
<tr><th id="5509">5509</th><td>  <b>return</b> <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col2 ref" href="#1062Opc" title='Opc' data-ref="1062Opc">Opc</a>) || <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col2 ref" href="#1062Opc" title='Opc' data-ref="1062Opc">Opc</a>) || <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col2 ref" href="#1062Opc" title='Opc' data-ref="1062Opc">Opc</a>);</td></tr>
<tr><th id="5510">5510</th><td>}</td></tr>
<tr><th id="5511">5511</th><td></td></tr>
<tr><th id="5512">5512</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1063MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1063MI">MI</dfn>,</td></tr>
<tr><th id="5513">5513</th><td>                                    <em>int</em> &amp;<dfn class="local col4 decl" id="1064FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1064FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="5514">5514</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="1065Addr" title='Addr' data-type='const llvm::MachineOperand *' data-ref="1065Addr">Addr</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="5515">5515</th><td>  <b>if</b> (!Addr || !Addr-&gt;isFI())</td></tr>
<tr><th id="5516">5516</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="5517">5517</th><td></td></tr>
<tr><th id="5518">5518</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.memoperands_empty() &amp;&amp; (*MI.memoperands_begin())-&gt;getAddrSpace() == AMDGPUAS::PRIVATE_ADDRESS) ? void (0) : __assert_fail (&quot;!MI.memoperands_empty() &amp;&amp; (*MI.memoperands_begin())-&gt;getAddrSpace() == AMDGPUAS::PRIVATE_ADDRESS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5519, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>() &amp;&amp;</td></tr>
<tr><th id="5519">5519</th><td>         (*<a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>() == AMDGPUAS::<a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>);</td></tr>
<tr><th id="5520">5520</th><td></td></tr>
<tr><th id="5521">5521</th><td>  <a class="local col4 ref" href="#1064FrameIndex" title='FrameIndex' data-ref="1064FrameIndex">FrameIndex</a> = <a class="local col5 ref" href="#1065Addr" title='Addr' data-ref="1065Addr">Addr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="5522">5522</th><td>  <b>return</b> getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata)-&gt;getReg();</td></tr>
<tr><th id="5523">5523</th><td>}</td></tr>
<tr><th id="5524">5524</th><td></td></tr>
<tr><th id="5525">5525</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1066MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1066MI">MI</dfn>,</td></tr>
<tr><th id="5526">5526</th><td>                                        <em>int</em> &amp;<dfn class="local col7 decl" id="1067FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1067FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="5527">5527</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="1068Addr" title='Addr' data-type='const llvm::MachineOperand *' data-ref="1068Addr">Addr</dfn> = getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr);</td></tr>
<tr><th id="5528">5528</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Addr &amp;&amp; Addr-&gt;isFI()) ? void (0) : __assert_fail (&quot;Addr &amp;&amp; Addr-&gt;isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5528, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#1068Addr" title='Addr' data-ref="1068Addr">Addr</a> &amp;&amp; <a class="local col8 ref" href="#1068Addr" title='Addr' data-ref="1068Addr">Addr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="5529">5529</th><td>  <a class="local col7 ref" href="#1067FrameIndex" title='FrameIndex' data-ref="1067FrameIndex">FrameIndex</a> = <a class="local col8 ref" href="#1068Addr" title='Addr' data-ref="1068Addr">Addr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="5530">5530</th><td>  <b>return</b> getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data)-&gt;getReg();</td></tr>
<tr><th id="5531">5531</th><td>}</td></tr>
<tr><th id="5532">5532</th><td></td></tr>
<tr><th id="5533">5533</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1069MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1069MI">MI</dfn>,</td></tr>
<tr><th id="5534">5534</th><td>                                          <em>int</em> &amp;<dfn class="local col0 decl" id="1070FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1070FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="5535">5535</th><td>  <b>if</b> (!MI.mayLoad())</td></tr>
<tr><th id="5536">5536</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="5537">5537</th><td></td></tr>
<tr><th id="5538">5538</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col9 ref" href="#1069MI" title='MI' data-ref="1069MI">MI</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE">isVGPRSpill</a>(<a class="local col9 ref" href="#1069MI" title='MI' data-ref="1069MI">MI</a>))</td></tr>
<tr><th id="5539">5539</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</a>(<a class="local col9 ref" href="#1069MI" title='MI' data-ref="1069MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#1070FrameIndex" title='FrameIndex' data-ref="1070FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="5540">5540</th><td></td></tr>
<tr><th id="5541">5541</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE">isSGPRSpill</a>(<a class="local col9 ref" href="#1069MI" title='MI' data-ref="1069MI">MI</a>))</td></tr>
<tr><th id="5542">5542</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</a>(<a class="local col9 ref" href="#1069MI" title='MI' data-ref="1069MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#1070FrameIndex" title='FrameIndex' data-ref="1070FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="5543">5543</th><td></td></tr>
<tr><th id="5544">5544</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="5545">5545</th><td>}</td></tr>
<tr><th id="5546">5546</th><td></td></tr>
<tr><th id="5547">5547</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1071MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1071MI">MI</dfn>,</td></tr>
<tr><th id="5548">5548</th><td>                                         <em>int</em> &amp;<dfn class="local col2 decl" id="1072FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1072FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="5549">5549</th><td>  <b>if</b> (!MI.mayStore())</td></tr>
<tr><th id="5550">5550</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="5551">5551</th><td></td></tr>
<tr><th id="5552">5552</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI">MI</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE">isVGPRSpill</a>(<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI">MI</a>))</td></tr>
<tr><th id="5553">5553</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</a>(<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#1072FrameIndex" title='FrameIndex' data-ref="1072FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="5554">5554</th><td></td></tr>
<tr><th id="5555">5555</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE">isSGPRSpill</a>(<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI">MI</a>))</td></tr>
<tr><th id="5556">5556</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</a>(<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#1072FrameIndex" title='FrameIndex' data-ref="1072FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="5557">5557</th><td></td></tr>
<tr><th id="5558">5558</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="5559">5559</th><td>}</td></tr>
<tr><th id="5560">5560</th><td></td></tr>
<tr><th id="5561">5561</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstBundleSize' data-ref="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE">getInstBundleSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1073MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1073MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5562">5562</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1074Size" title='Size' data-type='unsigned int' data-ref="1074Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="5563">5563</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col5 decl" id="1075I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="1075I">I</dfn> = <a class="local col3 ref" href="#1073MI" title='MI' data-ref="1073MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="5564">5564</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col6 decl" id="1076E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="1076E">E</dfn> = <a class="local col3 ref" href="#1073MI" title='MI' data-ref="1073MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="5565">5565</th><td>  <b>while</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#1075I" title='I' data-ref="1075I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#1076E" title='E' data-ref="1076E">E</a> &amp;&amp; <a class="local col5 ref" href="#1075I" title='I' data-ref="1075I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="5566">5566</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!I-&gt;isBundle() &amp;&amp; &quot;No nested bundle!&quot;) ? void (0) : __assert_fail (&quot;!I-&gt;isBundle() &amp;&amp; \&quot;No nested bundle!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5566, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#1075I" title='I' data-ref="1075I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() &amp;&amp; <q>"No nested bundle!"</q>);</td></tr>
<tr><th id="5567">5567</th><td>    <a class="local col4 ref" href="#1074Size" title='Size' data-ref="1074Size">Size</a> += <a class="member" href="#_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#1075I" title='I' data-ref="1075I">I</a>);</td></tr>
<tr><th id="5568">5568</th><td>  }</td></tr>
<tr><th id="5569">5569</th><td></td></tr>
<tr><th id="5570">5570</th><td>  <b>return</b> <a class="local col4 ref" href="#1074Size" title='Size' data-ref="1074Size">Size</a>;</td></tr>
<tr><th id="5571">5571</th><td>}</td></tr>
<tr><th id="5572">5572</th><td></td></tr>
<tr><th id="5573">5573</th><td><em>unsigned</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1077MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1077MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5574">5574</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1078Opc" title='Opc' data-type='unsigned int' data-ref="1078Opc">Opc</dfn> = <a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5575">5575</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="1079Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1079Desc">Desc</dfn> = <a class="member" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj" title='llvm::SIInstrInfo::getMCOpcodeFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj">getMCOpcodeFromPseudo</a>(<a class="local col8 ref" href="#1078Opc" title='Opc' data-ref="1078Opc">Opc</a>);</td></tr>
<tr><th id="5576">5576</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1080DescSize" title='DescSize' data-type='unsigned int' data-ref="1080DescSize">DescSize</dfn> = <a class="local col9 ref" href="#1079Desc" title='Desc' data-ref="1079Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="5577">5577</th><td></td></tr>
<tr><th id="5578">5578</th><td>  <i>// If we have a definitive size, we can use it. Otherwise we need to inspect</i></td></tr>
<tr><th id="5579">5579</th><td><i>  // the operands to know the size.</i></td></tr>
<tr><th id="5580">5580</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFixedSize' data-ref="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE">isFixedSize</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>))</td></tr>
<tr><th id="5581">5581</th><td>    <b>return</b> <a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a>;</td></tr>
<tr><th id="5582">5582</th><td></td></tr>
<tr><th id="5583">5583</th><td>  <i>// 4-byte instructions may have a 32-bit literal encoded after them. Check</i></td></tr>
<tr><th id="5584">5584</th><td><i>  // operands that coud ever be literals.</i></td></tr>
<tr><th id="5585">5585</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>) || <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>)) {</td></tr>
<tr><th id="5586">5586</th><td>    <em>int</em> <dfn class="local col1 decl" id="1081Src0Idx" title='Src0Idx' data-type='int' data-ref="1081Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="5587">5587</th><td>    <b>if</b> (<a class="local col1 ref" href="#1081Src0Idx" title='Src0Idx' data-ref="1081Src0Idx">Src0Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="5588">5588</th><td>      <b>return</b> <a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a>; <i>// No operands.</i></td></tr>
<tr><th id="5589">5589</th><td></td></tr>
<tr><th id="5590">5590</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1081Src0Idx" title='Src0Idx' data-ref="1081Src0Idx">Src0Idx</a>), <a class="local col9 ref" href="#1079Desc" title='Desc' data-ref="1079Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col1 ref" href="#1081Src0Idx" title='Src0Idx' data-ref="1081Src0Idx">Src0Idx</a>]))</td></tr>
<tr><th id="5591">5591</th><td>      <b>return</b> <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>) ? <var>12</var> : (<a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a> + <var>4</var>);</td></tr>
<tr><th id="5592">5592</th><td></td></tr>
<tr><th id="5593">5593</th><td>    <em>int</em> <dfn class="local col2 decl" id="1082Src1Idx" title='Src1Idx' data-type='int' data-ref="1082Src1Idx">Src1Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="5594">5594</th><td>    <b>if</b> (<a class="local col2 ref" href="#1082Src1Idx" title='Src1Idx' data-ref="1082Src1Idx">Src1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="5595">5595</th><td>      <b>return</b> <a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a>;</td></tr>
<tr><th id="5596">5596</th><td></td></tr>
<tr><th id="5597">5597</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1082Src1Idx" title='Src1Idx' data-ref="1082Src1Idx">Src1Idx</a>), <a class="local col9 ref" href="#1079Desc" title='Desc' data-ref="1079Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#1082Src1Idx" title='Src1Idx' data-ref="1082Src1Idx">Src1Idx</a>]))</td></tr>
<tr><th id="5598">5598</th><td>      <b>return</b> <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>) ? <var>12</var> : (<a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a> + <var>4</var>);</td></tr>
<tr><th id="5599">5599</th><td></td></tr>
<tr><th id="5600">5600</th><td>    <em>int</em> <dfn class="local col3 decl" id="1083Src2Idx" title='Src2Idx' data-type='int' data-ref="1083Src2Idx">Src2Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="5601">5601</th><td>    <b>if</b> (<a class="local col3 ref" href="#1083Src2Idx" title='Src2Idx' data-ref="1083Src2Idx">Src2Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="5602">5602</th><td>      <b>return</b> <a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a>;</td></tr>
<tr><th id="5603">5603</th><td></td></tr>
<tr><th id="5604">5604</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#1083Src2Idx" title='Src2Idx' data-ref="1083Src2Idx">Src2Idx</a>), <a class="local col9 ref" href="#1079Desc" title='Desc' data-ref="1079Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#1083Src2Idx" title='Src2Idx' data-ref="1083Src2Idx">Src2Idx</a>]))</td></tr>
<tr><th id="5605">5605</th><td>      <b>return</b> <a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>) ? <var>12</var> : (<a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a> + <var>4</var>);</td></tr>
<tr><th id="5606">5606</th><td></td></tr>
<tr><th id="5607">5607</th><td>    <b>return</b> <a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a>;</td></tr>
<tr><th id="5608">5608</th><td>  }</td></tr>
<tr><th id="5609">5609</th><td></td></tr>
<tr><th id="5610">5610</th><td>  <i>// Check whether we have extra NSA words.</i></td></tr>
<tr><th id="5611">5611</th><td>  <b>if</b> (<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>)) {</td></tr>
<tr><th id="5612">5612</th><td>    <em>int</em> <dfn class="local col4 decl" id="1084VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="1084VAddr0Idx">VAddr0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="5613">5613</th><td>    <b>if</b> (<a class="local col4 ref" href="#1084VAddr0Idx" title='VAddr0Idx' data-ref="1084VAddr0Idx">VAddr0Idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="5614">5614</th><td>      <b>return</b> <var>8</var>;</td></tr>
<tr><th id="5615">5615</th><td></td></tr>
<tr><th id="5616">5616</th><td>    <em>int</em> <dfn class="local col5 decl" id="1085RSrcIdx" title='RSrcIdx' data-type='int' data-ref="1085RSrcIdx">RSrcIdx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc);</td></tr>
<tr><th id="5617">5617</th><td>    <b>return</b> <var>8</var> + <var>4</var> * ((<a class="local col5 ref" href="#1085RSrcIdx" title='RSrcIdx' data-ref="1085RSrcIdx">RSrcIdx</a> - <a class="local col4 ref" href="#1084VAddr0Idx" title='VAddr0Idx' data-ref="1084VAddr0Idx">VAddr0Idx</a> + <var>2</var>) / <var>4</var>);</td></tr>
<tr><th id="5618">5618</th><td>  }</td></tr>
<tr><th id="5619">5619</th><td></td></tr>
<tr><th id="5620">5620</th><td>  <b>switch</b> (<a class="local col8 ref" href="#1078Opc" title='Opc' data-ref="1078Opc">Opc</a>) {</td></tr>
<tr><th id="5621">5621</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="5622">5622</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL">KILL</a>:</td></tr>
<tr><th id="5623">5623</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>:</td></tr>
<tr><th id="5624">5624</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="5625">5625</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5626">5626</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#103" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE">BUNDLE</a>:</td></tr>
<tr><th id="5627">5627</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstBundleSize' data-ref="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE">getInstBundleSize</a>(<a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>);</td></tr>
<tr><th id="5628">5628</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="5629">5629</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</a>: {</td></tr>
<tr><th id="5630">5630</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="1086MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="1086MF">MF</dfn> = <a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5631">5631</th><td>    <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="1087AsmStr" title='AsmStr' data-type='const char *' data-ref="1087AsmStr">AsmStr</dfn> = <a class="local col7 ref" href="#1077MI" title='MI' data-ref="1077MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="5632">5632</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;getInlineAsmLength&apos;">getInlineAsmLength</span>(AsmStr, *MF-&gt;getTarget().getMCAsmInfo(),</td></tr>
<tr><th id="5633">5633</th><td>                              &amp;MF-&gt;getSubtarget());</td></tr>
<tr><th id="5634">5634</th><td>  }</td></tr>
<tr><th id="5635">5635</th><td>  <b>default</b>:</td></tr>
<tr><th id="5636">5636</th><td>    <b>return</b> <a class="local col0 ref" href="#1080DescSize" title='DescSize' data-ref="1080DescSize">DescSize</a>;</td></tr>
<tr><th id="5637">5637</th><td>  }</td></tr>
<tr><th id="5638">5638</th><td>}</td></tr>
<tr><th id="5639">5639</th><td></td></tr>
<tr><th id="5640">5640</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayAccessFlatAddressSpace' data-ref="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE">mayAccessFlatAddressSpace</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1088MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1088MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5641">5641</th><td>  <b>if</b> (!<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col8 ref" href="#1088MI" title='MI' data-ref="1088MI">MI</a>))</td></tr>
<tr><th id="5642">5642</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5643">5643</th><td></td></tr>
<tr><th id="5644">5644</th><td>  <b>if</b> (<a class="local col8 ref" href="#1088MI" title='MI' data-ref="1088MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="5645">5645</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5646">5646</th><td></td></tr>
<tr><th id="5647">5647</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="1089MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="1089MMO">MMO</dfn> : <a class="local col8 ref" href="#1088MI" title='MI' data-ref="1088MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="5648">5648</th><td>    <b>if</b> (<a class="local col9 ref" href="#1089MMO" title='MMO' data-ref="1089MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="5649">5649</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5650">5650</th><td>  }</td></tr>
<tr><th id="5651">5651</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5652">5652</th><td>}</td></tr>
<tr><th id="5653">5653</th><td></td></tr>
<tr><th id="5654">5654</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE" title='llvm::SIInstrInfo::isNonUniformBranchInstr' data-ref="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE">isNonUniformBranchInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1090Branch" title='Branch' data-type='llvm::MachineInstr &amp;' data-ref="1090Branch">Branch</dfn>) <em>const</em> {</td></tr>
<tr><th id="5655">5655</th><td>  <b>return</b> Branch.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_NON_UNIFORM_BRCOND_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_NON_UNIFORM_BRCOND_PSEUDO</span>;</td></tr>
<tr><th id="5656">5656</th><td>}</td></tr>
<tr><th id="5657">5657</th><td></td></tr>
<tr><th id="5658">5658</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformIfRegion' data-ref="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_">convertNonUniformIfRegion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1091IfEntry" title='IfEntry' data-type='llvm::MachineBasicBlock *' data-ref="1091IfEntry">IfEntry</dfn>,</td></tr>
<tr><th id="5659">5659</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="1092IfEnd" title='IfEnd' data-type='llvm::MachineBasicBlock *' data-ref="1092IfEnd">IfEnd</dfn>) <em>const</em> {</td></tr>
<tr><th id="5660">5660</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="1093TI" title='TI' data-type='MachineBasicBlock::iterator' data-ref="1093TI">TI</dfn> = <a class="local col1 ref" href="#1091IfEntry" title='IfEntry' data-ref="1091IfEntry">IfEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="5661">5661</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TI != IfEntry-&gt;end()) ? void (0) : __assert_fail (&quot;TI != IfEntry-&gt;end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5661, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#1093TI" title='TI' data-ref="1093TI">TI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#1091IfEntry" title='IfEntry' data-ref="1091IfEntry">IfEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="5662">5662</th><td></td></tr>
<tr><th id="5663">5663</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1094Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="1094Branch">Branch</dfn> = &amp;(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#1093TI" title='TI' data-ref="1093TI">TI</a>);</td></tr>
<tr><th id="5664">5664</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="1095MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1095MF">MF</dfn> = <a class="local col1 ref" href="#1091IfEntry" title='IfEntry' data-ref="1091IfEntry">IfEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5665">5665</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1096MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1096MRI">MRI</dfn> = <a class="local col1 ref" href="#1091IfEntry" title='IfEntry' data-ref="1091IfEntry">IfEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5666">5666</th><td></td></tr>
<tr><th id="5667">5667</th><td>  <b>if</b> (Branch-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_NON_UNIFORM_BRCOND_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_NON_UNIFORM_BRCOND_PSEUDO</span>) {</td></tr>
<tr><th id="5668">5668</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1097DstReg" title='DstReg' data-type='unsigned int' data-ref="1097DstReg">DstReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="5669">5669</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1098SIIF" title='SIIF' data-type='llvm::MachineInstr *' data-ref="1098SIIF">SIIF</dfn> =</td></tr>
<tr><th id="5670">5670</th><td>        BuildMI(*MF, Branch-&gt;getDebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;SI_IF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_IF</span>), DstReg)</td></tr>
<tr><th id="5671">5671</th><td>            .add(Branch-&gt;getOperand(<var>0</var>))</td></tr>
<tr><th id="5672">5672</th><td>            .add(Branch-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="5673">5673</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1099SIEND" title='SIEND' data-type='llvm::MachineInstr *' data-ref="1099SIEND">SIEND</dfn> =</td></tr>
<tr><th id="5674">5674</th><td>        BuildMI(*MF, Branch-&gt;getDebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;SI_END_CF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_END_CF</span>))</td></tr>
<tr><th id="5675">5675</th><td>            .addReg(DstReg);</td></tr>
<tr><th id="5676">5676</th><td></td></tr>
<tr><th id="5677">5677</th><td>    <a class="local col1 ref" href="#1091IfEntry" title='IfEntry' data-ref="1091IfEntry">IfEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#1093TI" title='TI' data-ref="1093TI">TI</a>);</td></tr>
<tr><th id="5678">5678</th><td>    <a class="local col1 ref" href="#1091IfEntry" title='IfEntry' data-ref="1091IfEntry">IfEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col1 ref" href="#1091IfEntry" title='IfEntry' data-ref="1091IfEntry">IfEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col8 ref" href="#1098SIIF" title='SIIF' data-ref="1098SIIF">SIIF</a>);</td></tr>
<tr><th id="5679">5679</th><td>    <a class="local col2 ref" href="#1092IfEnd" title='IfEnd' data-ref="1092IfEnd">IfEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col2 ref" href="#1092IfEnd" title='IfEnd' data-ref="1092IfEnd">IfEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <a class="local col9 ref" href="#1099SIEND" title='SIEND' data-ref="1099SIEND">SIEND</a>);</td></tr>
<tr><th id="5680">5680</th><td>  }</td></tr>
<tr><th id="5681">5681</th><td>}</td></tr>
<tr><th id="5682">5682</th><td></td></tr>
<tr><th id="5683">5683</th><td><em>void</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformLoopRegion' data-ref="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_">convertNonUniformLoopRegion</dfn>(</td></tr>
<tr><th id="5684">5684</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1100LoopEntry" title='LoopEntry' data-type='llvm::MachineBasicBlock *' data-ref="1100LoopEntry">LoopEntry</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1101LoopEnd" title='LoopEnd' data-type='llvm::MachineBasicBlock *' data-ref="1101LoopEnd">LoopEnd</dfn>) <em>const</em> {</td></tr>
<tr><th id="5685">5685</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="1102TI" title='TI' data-type='MachineBasicBlock::iterator' data-ref="1102TI">TI</dfn> = <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="5686">5686</th><td>  <i>// We expect 2 terminators, one conditional and one unconditional.</i></td></tr>
<tr><th id="5687">5687</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TI != LoopEnd-&gt;end()) ? void (0) : __assert_fail (&quot;TI != LoopEnd-&gt;end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5687, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#1102TI" title='TI' data-ref="1102TI">TI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="5688">5688</th><td></td></tr>
<tr><th id="5689">5689</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1103Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="1103Branch">Branch</dfn> = &amp;(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#1102TI" title='TI' data-ref="1102TI">TI</a>);</td></tr>
<tr><th id="5690">5690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="1104MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1104MF">MF</dfn> = <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5691">5691</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1105MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1105MRI">MRI</dfn> = <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5692">5692</th><td></td></tr>
<tr><th id="5693">5693</th><td>  <b>if</b> (Branch-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_NON_UNIFORM_BRCOND_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_NON_UNIFORM_BRCOND_PSEUDO</span>) {</td></tr>
<tr><th id="5694">5694</th><td></td></tr>
<tr><th id="5695">5695</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="1106DstReg" title='DstReg' data-type='unsigned int' data-ref="1106DstReg">DstReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="5696">5696</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1107BackEdgeReg" title='BackEdgeReg' data-type='unsigned int' data-ref="1107BackEdgeReg">BackEdgeReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="5697">5697</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="1108HeaderPHIBuilder" title='HeaderPHIBuilder' data-type='llvm::MachineInstrBuilder' data-ref="1108HeaderPHIBuilder">HeaderPHIBuilder</dfn> =</td></tr>
<tr><th id="5698">5698</th><td>        BuildMI(*(MF), Branch-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::PHI), DstReg);</td></tr>
<tr><th id="5699">5699</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator">pred_iterator</a> <dfn class="local col9 decl" id="1109PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="1109PI">PI</dfn> = <a class="local col0 ref" href="#1100LoopEntry" title='LoopEntry' data-ref="1100LoopEntry">LoopEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="5700">5700</th><td>                                          <dfn class="local col0 decl" id="1110E" title='E' data-type='MachineBasicBlock::pred_iterator' data-ref="1110E">E</dfn> = <a class="local col0 ref" href="#1100LoopEntry" title='LoopEntry' data-ref="1100LoopEntry">LoopEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>();</td></tr>
<tr><th id="5701">5701</th><td>         <a class="local col9 ref" href="#1109PI" title='PI' data-ref="1109PI">PI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#1110E" title='E' data-ref="1110E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#1109PI" title='PI' data-ref="1109PI">PI</a>) {</td></tr>
<tr><th id="5702">5702</th><td>      <b>if</b> (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#1109PI" title='PI' data-ref="1109PI">PI</a> == <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>) {</td></tr>
<tr><th id="5703">5703</th><td>        <a class="local col8 ref" href="#1108HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1108HeaderPHIBuilder">HeaderPHIBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#1107BackEdgeReg" title='BackEdgeReg' data-ref="1107BackEdgeReg">BackEdgeReg</a>);</td></tr>
<tr><th id="5704">5704</th><td>      } <b>else</b> {</td></tr>
<tr><th id="5705">5705</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1111PMBB" title='PMBB' data-type='llvm::MachineBasicBlock *' data-ref="1111PMBB">PMBB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#1109PI" title='PI' data-ref="1109PI">PI</a>;</td></tr>
<tr><th id="5706">5706</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="1112ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="1112ZeroReg">ZeroReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="5707">5707</th><td>        <a class="member" href="#_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" title='llvm::SIInstrInfo::materializeImmediate' data-ref="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl">materializeImmediate</a>(<span class='refarg'>*<a class="local col1 ref" href="#1111PMBB" title='PMBB' data-ref="1111PMBB">PMBB</a></span>, <a class="local col1 ref" href="#1111PMBB" title='PMBB' data-ref="1111PMBB">PMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="5708">5708</th><td>                             <a class="local col2 ref" href="#1112ZeroReg" title='ZeroReg' data-ref="1112ZeroReg">ZeroReg</a>, <var>0</var>);</td></tr>
<tr><th id="5709">5709</th><td>        <a class="local col8 ref" href="#1108HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1108HeaderPHIBuilder">HeaderPHIBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#1112ZeroReg" title='ZeroReg' data-ref="1112ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="5710">5710</th><td>      }</td></tr>
<tr><th id="5711">5711</th><td>      <a class="local col8 ref" href="#1108HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1108HeaderPHIBuilder">HeaderPHIBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#1109PI" title='PI' data-ref="1109PI">PI</a>);</td></tr>
<tr><th id="5712">5712</th><td>    }</td></tr>
<tr><th id="5713">5713</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1113HeaderPhi" title='HeaderPhi' data-type='llvm::MachineInstr *' data-ref="1113HeaderPhi">HeaderPhi</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#1108HeaderPHIBuilder" title='HeaderPHIBuilder' data-ref="1108HeaderPHIBuilder">HeaderPHIBuilder</a>;</td></tr>
<tr><th id="5714">5714</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1114SIIFBREAK" title='SIIFBREAK' data-type='llvm::MachineInstr *' data-ref="1114SIIFBREAK">SIIFBREAK</dfn> = BuildMI(*(MF), Branch-&gt;getDebugLoc(),</td></tr>
<tr><th id="5715">5715</th><td>                                      get(AMDGPU::<span class='error' title="no member named &apos;SI_IF_BREAK&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_IF_BREAK</span>), BackEdgeReg)</td></tr>
<tr><th id="5716">5716</th><td>                                  .addReg(DstReg)</td></tr>
<tr><th id="5717">5717</th><td>                                  .add(Branch-&gt;getOperand(<var>0</var>));</td></tr>
<tr><th id="5718">5718</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1115SILOOP" title='SILOOP' data-type='llvm::MachineInstr *' data-ref="1115SILOOP">SILOOP</dfn> =</td></tr>
<tr><th id="5719">5719</th><td>        BuildMI(*(MF), Branch-&gt;getDebugLoc(), get(AMDGPU::<span class='error' title="no member named &apos;SI_LOOP&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_LOOP</span>))</td></tr>
<tr><th id="5720">5720</th><td>            .addReg(BackEdgeReg)</td></tr>
<tr><th id="5721">5721</th><td>            .addMBB(LoopEntry);</td></tr>
<tr><th id="5722">5722</th><td></td></tr>
<tr><th id="5723">5723</th><td>    <a class="local col0 ref" href="#1100LoopEntry" title='LoopEntry' data-ref="1100LoopEntry">LoopEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col0 ref" href="#1100LoopEntry" title='LoopEntry' data-ref="1100LoopEntry">LoopEntry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col3 ref" href="#1113HeaderPhi" title='HeaderPhi' data-ref="1113HeaderPhi">HeaderPhi</a>);</td></tr>
<tr><th id="5724">5724</th><td>    <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#1102TI" title='TI' data-ref="1102TI">TI</a>);</td></tr>
<tr><th id="5725">5725</th><td>    <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col4 ref" href="#1114SIIFBREAK" title='SIIFBREAK' data-ref="1114SIIFBREAK">SIIFBREAK</a>);</td></tr>
<tr><th id="5726">5726</th><td>    <a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col1 ref" href="#1101LoopEnd" title='LoopEnd' data-ref="1101LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col5 ref" href="#1115SILOOP" title='SILOOP' data-ref="1115SILOOP">SILOOP</a>);</td></tr>
<tr><th id="5727">5727</th><td>  }</td></tr>
<tr><th id="5728">5728</th><td>}</td></tr>
<tr><th id="5729">5729</th><td></td></tr>
<tr><th id="5730">5730</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5731">5731</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv" title='llvm::SIInstrInfo::getSerializableTargetIndices' data-ref="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv">getSerializableTargetIndices</dfn>() <em>const</em> {</td></tr>
<tr><th id="5732">5732</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col6 decl" id="1116TargetIndices" title='TargetIndices' data-type='const std::pair&lt;int, const char *&gt; [5]' data-ref="1116TargetIndices">TargetIndices</dfn>[] = {</td></tr>
<tr><th id="5733">5733</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TargetIndex::TI_CONSTDATA_START" title='llvm::AMDGPU::TargetIndex::TI_CONSTDATA_START' data-ref="llvm::AMDGPU::TargetIndex::TI_CONSTDATA_START">TI_CONSTDATA_START</a>, <q>"amdgpu-constdata-start"</q>},</td></tr>
<tr><th id="5734">5734</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD0" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD0' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD0">TI_SCRATCH_RSRC_DWORD0</a>, <q>"amdgpu-scratch-rsrc-dword0"</q>},</td></tr>
<tr><th id="5735">5735</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD1" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD1' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD1">TI_SCRATCH_RSRC_DWORD1</a>, <q>"amdgpu-scratch-rsrc-dword1"</q>},</td></tr>
<tr><th id="5736">5736</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD2" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD2' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD2">TI_SCRATCH_RSRC_DWORD2</a>, <q>"amdgpu-scratch-rsrc-dword2"</q>},</td></tr>
<tr><th id="5737">5737</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD3" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD3' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD3">TI_SCRATCH_RSRC_DWORD3</a>, <q>"amdgpu-scratch-rsrc-dword3"</q>}};</td></tr>
<tr><th id="5738">5738</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col6 ref" href="#1116TargetIndices" title='TargetIndices' data-ref="1116TargetIndices">TargetIndices</a>);</td></tr>
<tr><th id="5739">5739</th><td>}</td></tr>
<tr><th id="5740">5740</th><td></td></tr>
<tr><th id="5741">5741</th><td><i class="doc">/// This is used by the post-RA scheduler (SchedulePostRAList.cpp).  The</i></td></tr>
<tr><th id="5742">5742</th><td><i class="doc">/// post-RA version of misched uses CreateTargetMIHazardRecognizer.</i></td></tr>
<tr><th id="5743">5743</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="5744">5744</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col7 decl" id="1117II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="1117II">II</dfn>,</td></tr>
<tr><th id="5745">5745</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col8 decl" id="1118DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="1118DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="5746">5746</th><td>  <b>return</b> <b>new</b> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a><a class="ref" href="GCNHazardRecognizer.h.html#_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE" title='llvm::GCNHazardRecognizer::GCNHazardRecognizer' data-ref="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE">(</a><a class="local col8 ref" href="#1118DAG" title='DAG' data-ref="1118DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>);</td></tr>
<tr><th id="5747">5747</th><td>}</td></tr>
<tr><th id="5748">5748</th><td></td></tr>
<tr><th id="5749">5749</th><td><i class="doc">/// This is the hazard recognizer used at -O0 by the PostRAHazardRecognizer</i></td></tr>
<tr><th id="5750">5750</th><td><i class="doc">/// pass.</i></td></tr>
<tr><th id="5751">5751</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="5752">5752</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="1119MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1119MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="5753">5753</th><td>  <b>return</b> <b>new</b> <a class="type" href="GCNHazardRecognizer.h.html#llvm::GCNHazardRecognizer" title='llvm::GCNHazardRecognizer' data-ref="llvm::GCNHazardRecognizer">GCNHazardRecognizer</a><a class="ref" href="GCNHazardRecognizer.h.html#_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE" title='llvm::GCNHazardRecognizer::GCNHazardRecognizer' data-ref="_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE">(</a><a class="local col9 ref" href="#1119MF" title='MF' data-ref="1119MF">MF</a>);</td></tr>
<tr><th id="5754">5754</th><td>}</td></tr>
<tr><th id="5755">5755</th><td></td></tr>
<tr><th id="5756">5756</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="5757">5757</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::SIInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1120TF" title='TF' data-type='unsigned int' data-ref="1120TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="5758">5758</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col0 ref" href="#1120TF" title='TF' data-ref="1120TF">TF</a> &amp; <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_MASK" title='llvm::SIInstrInfo::TargetOperandFlags::MO_MASK' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_MASK">MO_MASK</a>, <a class="local col0 ref" href="#1120TF" title='TF' data-ref="1120TF">TF</a> &amp; ~<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_MASK" title='llvm::SIInstrInfo::TargetOperandFlags::MO_MASK' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_MASK">MO_MASK</a>);</td></tr>
<tr><th id="5759">5759</th><td>}</td></tr>
<tr><th id="5760">5760</th><td></td></tr>
<tr><th id="5761">5761</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5762">5762</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::SIInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5763">5763</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col1 decl" id="1121TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [5]' data-ref="1121TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="5764">5764</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL">MO_GOTPCREL</a>, <q>"amdgpu-gotprel"</q> },</td></tr>
<tr><th id="5765">5765</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO">MO_GOTPCREL32_LO</a>, <q>"amdgpu-gotprel32-lo"</q> },</td></tr>
<tr><th id="5766">5766</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI">MO_GOTPCREL32_HI</a>, <q>"amdgpu-gotprel32-hi"</q> },</td></tr>
<tr><th id="5767">5767</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO">MO_REL32_LO</a>, <q>"amdgpu-rel32-lo"</q> },</td></tr>
<tr><th id="5768">5768</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI">MO_REL32_HI</a>, <q>"amdgpu-rel32-hi"</q> }</td></tr>
<tr><th id="5769">5769</th><td>  };</td></tr>
<tr><th id="5770">5770</th><td></td></tr>
<tr><th id="5771">5771</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col1 ref" href="#1121TargetFlags" title='TargetFlags' data-ref="1121TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5772">5772</th><td>}</td></tr>
<tr><th id="5773">5773</th><td></td></tr>
<tr><th id="5774">5774</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1122MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1122MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5775">5775</th><td>  <b>return</b> !MI.isTerminator() &amp;&amp; MI.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span> &amp;&amp;</td></tr>
<tr><th id="5776">5776</th><td>         MI.modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, &amp;RI);</td></tr>
<tr><th id="5777">5777</th><td>}</td></tr>
<tr><th id="5778">5778</th><td></td></tr>
<tr><th id="5779">5779</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="5780">5780</th><td><a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1123MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1123MBB">MBB</dfn>,</td></tr>
<tr><th id="5781">5781</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="1124I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1124I">I</dfn>,</td></tr>
<tr><th id="5782">5782</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1125DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1125DL">DL</dfn>,</td></tr>
<tr><th id="5783">5783</th><td>                           <em>unsigned</em> <dfn class="local col6 decl" id="1126DestReg" title='DestReg' data-type='unsigned int' data-ref="1126DestReg">DestReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="5784">5784</th><td>  <b>if</b> (ST.hasAddNoCarry())</td></tr>
<tr><th id="5785">5785</th><td>    <b>return</b> BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_ADD_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_U32_e64</span>), DestReg);</td></tr>
<tr><th id="5786">5786</th><td></td></tr>
<tr><th id="5787">5787</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1127MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1127MRI">MRI</dfn> = <a class="local col3 ref" href="#1123MBB" title='MBB' data-ref="1123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5788">5788</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1128UnusedCarry" title='UnusedCarry' data-type='unsigned int' data-ref="1128UnusedCarry">UnusedCarry</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="5789">5789</th><td>  MRI.setRegAllocationHint(UnusedCarry, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="5790">5790</th><td></td></tr>
<tr><th id="5791">5791</th><td>  <b>return</b> BuildMI(MBB, I, DL, get(AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span>), DestReg)</td></tr>
<tr><th id="5792">5792</th><td>           .addReg(UnusedCarry, RegState::Define | RegState::Dead);</td></tr>
<tr><th id="5793">5793</th><td>}</td></tr>
<tr><th id="5794">5794</th><td></td></tr>
<tr><th id="5795">5795</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm11SIInstrInfo16isKillTerminatorEj" title='llvm::SIInstrInfo::isKillTerminator' data-ref="_ZN4llvm11SIInstrInfo16isKillTerminatorEj">isKillTerminator</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1129Opcode" title='Opcode' data-type='unsigned int' data-ref="1129Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="5796">5796</th><td>  <b>switch</b> (<a class="local col9 ref" href="#1129Opcode" title='Opcode' data-ref="1129Opcode">Opcode</a>) {</td></tr>
<tr><th id="5797">5797</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_F32_COND_IMM_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_F32_COND_IMM_TERMINATOR</span>:</td></tr>
<tr><th id="5798">5798</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_I1_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_I1_TERMINATOR</span>:</td></tr>
<tr><th id="5799">5799</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5800">5800</th><td>  <b>default</b>:</td></tr>
<tr><th id="5801">5801</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5802">5802</th><td>  }</td></tr>
<tr><th id="5803">5803</th><td>}</td></tr>
<tr><th id="5804">5804</th><td></td></tr>
<tr><th id="5805">5805</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" title='llvm::SIInstrInfo::getKillTerminatorFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj">getKillTerminatorFromPseudo</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1130Opcode" title='Opcode' data-type='unsigned int' data-ref="1130Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="5806">5806</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1130Opcode" title='Opcode' data-ref="1130Opcode">Opcode</a>) {</td></tr>
<tr><th id="5807">5807</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_F32_COND_IMM_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_F32_COND_IMM_PSEUDO</span>:</td></tr>
<tr><th id="5808">5808</th><td>    <b>return</b> get(AMDGPU::<span class='error' title="no member named &apos;SI_KILL_F32_COND_IMM_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_F32_COND_IMM_TERMINATOR</span>);</td></tr>
<tr><th id="5809">5809</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_I1_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_I1_PSEUDO</span>:</td></tr>
<tr><th id="5810">5810</th><td>    <b>return</b> get(AMDGPU::<span class='error' title="no member named &apos;SI_KILL_I1_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_I1_TERMINATOR</span>);</td></tr>
<tr><th id="5811">5811</th><td>  <b>default</b>:</td></tr>
<tr><th id="5812">5812</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid opcode, expected SI_KILL_*_PSEUDO&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5812)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid opcode, expected SI_KILL_*_PSEUDO"</q>);</td></tr>
<tr><th id="5813">5813</th><td>  }</td></tr>
<tr><th id="5814">5814</th><td>}</td></tr>
<tr><th id="5815">5815</th><td></td></tr>
<tr><th id="5816">5816</th><td><em>bool</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBufferSMRD' data-ref="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE">isBufferSMRD</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1131MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1131MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5817">5817</th><td>  <b>if</b> (!<a class="member" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col1 ref" href="#1131MI" title='MI' data-ref="1131MI">MI</a>))</td></tr>
<tr><th id="5818">5818</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5819">5819</th><td></td></tr>
<tr><th id="5820">5820</th><td>  <i>// Check that it is using a buffer resource.</i></td></tr>
<tr><th id="5821">5821</th><td>  <em>int</em> <dfn class="local col2 decl" id="1132Idx" title='Idx' data-type='int' data-ref="1132Idx">Idx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sbase);</td></tr>
<tr><th id="5822">5822</th><td>  <b>if</b> (<a class="local col2 ref" href="#1132Idx" title='Idx' data-ref="1132Idx">Idx</a> == -<var>1</var>) <i>// e.g. s_memtime</i></td></tr>
<tr><th id="5823">5823</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5824">5824</th><td></td></tr>
<tr><th id="5825">5825</th><td>  <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="1133RCID" title='RCID' data-type='const short' data-ref="1133RCID">RCID</dfn> = <a class="local col1 ref" href="#1131MI" title='MI' data-ref="1131MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#1132Idx" title='Idx' data-ref="1132Idx">Idx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="5826">5826</th><td>  <b>return</b> RCID == AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClassID</span>;</td></tr>
<tr><th id="5827">5827</th><td>}</td></tr>
<tr><th id="5828">5828</th><td></td></tr>
<tr><th id="5829">5829</th><td><i>// This must be kept in sync with the SIEncodingFamily class in SIInstrInfo.td</i></td></tr>
<tr><th id="5830">5830</th><td><b>enum</b> <dfn class="type def" id="SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</dfn> {</td></tr>
<tr><th id="5831">5831</th><td>  <dfn class="enum" id="SIEncodingFamily::SI" title='SIEncodingFamily::SI' data-ref="SIEncodingFamily::SI">SI</dfn> = <var>0</var>,</td></tr>
<tr><th id="5832">5832</th><td>  <dfn class="enum" id="SIEncodingFamily::VI" title='SIEncodingFamily::VI' data-ref="SIEncodingFamily::VI">VI</dfn> = <var>1</var>,</td></tr>
<tr><th id="5833">5833</th><td>  <dfn class="enum" id="SIEncodingFamily::SDWA" title='SIEncodingFamily::SDWA' data-ref="SIEncodingFamily::SDWA">SDWA</dfn> = <var>2</var>,</td></tr>
<tr><th id="5834">5834</th><td>  <dfn class="enum" id="SIEncodingFamily::SDWA9" title='SIEncodingFamily::SDWA9' data-ref="SIEncodingFamily::SDWA9">SDWA9</dfn> = <var>3</var>,</td></tr>
<tr><th id="5835">5835</th><td>  <dfn class="enum" id="SIEncodingFamily::GFX80" title='SIEncodingFamily::GFX80' data-ref="SIEncodingFamily::GFX80">GFX80</dfn> = <var>4</var>,</td></tr>
<tr><th id="5836">5836</th><td>  <dfn class="enum" id="SIEncodingFamily::GFX9" title='SIEncodingFamily::GFX9' data-ref="SIEncodingFamily::GFX9">GFX9</dfn> = <var>5</var>,</td></tr>
<tr><th id="5837">5837</th><td>  <dfn class="enum" id="SIEncodingFamily::GFX10" title='SIEncodingFamily::GFX10' data-ref="SIEncodingFamily::GFX10">GFX10</dfn> = <var>6</var>,</td></tr>
<tr><th id="5838">5838</th><td>  <dfn class="enum" id="SIEncodingFamily::SDWA10" title='SIEncodingFamily::SDWA10' data-ref="SIEncodingFamily::SDWA10">SDWA10</dfn> = <var>7</var></td></tr>
<tr><th id="5839">5839</th><td>};</td></tr>
<tr><th id="5840">5840</th><td></td></tr>
<tr><th id="5841">5841</th><td><em>static</em> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a> <dfn class="tu decl def" id="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE" title='subtargetEncodingFamily' data-type='SIEncodingFamily subtargetEncodingFamily(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE">subtargetEncodingFamily</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="1134ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1134ST">ST</dfn>) {</td></tr>
<tr><th id="5842">5842</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1134ST" title='ST' data-ref="1134ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>()) {</td></tr>
<tr><th id="5843">5843</th><td>  <b>default</b>:</td></tr>
<tr><th id="5844">5844</th><td>    <b>break</b>;</td></tr>
<tr><th id="5845">5845</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>:</td></tr>
<tr><th id="5846">5846</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>:</td></tr>
<tr><th id="5847">5847</th><td>    <b>return</b> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::SI" title='SIEncodingFamily::SI' data-ref="SIEncodingFamily::SI">SI</a>;</td></tr>
<tr><th id="5848">5848</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>:</td></tr>
<tr><th id="5849">5849</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>:</td></tr>
<tr><th id="5850">5850</th><td>    <b>return</b> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::VI" title='SIEncodingFamily::VI' data-ref="SIEncodingFamily::VI">VI</a>;</td></tr>
<tr><th id="5851">5851</th><td>  <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>:</td></tr>
<tr><th id="5852">5852</th><td>    <b>return</b> <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::GFX10" title='SIEncodingFamily::GFX10' data-ref="SIEncodingFamily::GFX10">GFX10</a>;</td></tr>
<tr><th id="5853">5853</th><td>  }</td></tr>
<tr><th id="5854">5854</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown subtarget generation!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5854)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown subtarget generation!"</q>);</td></tr>
<tr><th id="5855">5855</th><td>}</td></tr>
<tr><th id="5856">5856</th><td></td></tr>
<tr><th id="5857">5857</th><td><em>int</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</dfn>(<em>int</em> <dfn class="local col5 decl" id="1135Opcode" title='Opcode' data-type='int' data-ref="1135Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="5858">5858</th><td>  <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a> <dfn class="local col6 decl" id="1136Gen" title='Gen' data-type='SIEncodingFamily' data-ref="1136Gen">Gen</dfn> = <a class="tu ref" href="#_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE" title='subtargetEncodingFamily' data-use='c' data-ref="_ZL23subtargetEncodingFamilyRKN4llvm12GCNSubtargetE">subtargetEncodingFamily</a>(<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>);</td></tr>
<tr><th id="5859">5859</th><td></td></tr>
<tr><th id="5860">5860</th><td>  <b>if</b> ((<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags &amp; SIInstrFlags::renamedInGFX9) != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="5861">5861</th><td>    ST.getGeneration() == AMDGPUSubtarget::GFX9)</td></tr>
<tr><th id="5862">5862</th><td>    <a class="local col6 ref" href="#1136Gen" title='Gen' data-ref="1136Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::GFX9" title='SIEncodingFamily::GFX9' data-ref="SIEncodingFamily::GFX9">GFX9</a>;</td></tr>
<tr><th id="5863">5863</th><td></td></tr>
<tr><th id="5864">5864</th><td>  <i>// Adjust the encoding family to GFX80 for D16 buffer instructions when the</i></td></tr>
<tr><th id="5865">5865</th><td><i>  // subtarget has UnpackedD16VMem feature.</i></td></tr>
<tr><th id="5866">5866</th><td><i>  // TODO: remove this when we discard GFX80 encoding.</i></td></tr>
<tr><th id="5867">5867</th><td>  <b>if</b> (ST.hasUnpackedD16VMem() &amp;&amp; (<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags &amp; SIInstrFlags::D16Buf))</td></tr>
<tr><th id="5868">5868</th><td>    <a class="local col6 ref" href="#1136Gen" title='Gen' data-ref="1136Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::GFX80" title='SIEncodingFamily::GFX80' data-ref="SIEncodingFamily::GFX80">GFX80</a>;</td></tr>
<tr><th id="5869">5869</th><td></td></tr>
<tr><th id="5870">5870</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags &amp; SIInstrFlags::SDWA) {</td></tr>
<tr><th id="5871">5871</th><td>    <b>switch</b> (<a class="member" href="SIInstrInfo.h.html#llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>()) {</td></tr>
<tr><th id="5872">5872</th><td>    <b>default</b>:</td></tr>
<tr><th id="5873">5873</th><td>      <a class="local col6 ref" href="#1136Gen" title='Gen' data-ref="1136Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::SDWA" title='SIEncodingFamily::SDWA' data-ref="SIEncodingFamily::SDWA">SDWA</a>;</td></tr>
<tr><th id="5874">5874</th><td>      <b>break</b>;</td></tr>
<tr><th id="5875">5875</th><td>    <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX9" title='llvm::AMDGPUSubtarget::Generation::GFX9' data-ref="llvm::AMDGPUSubtarget::Generation::GFX9">GFX9</a>:</td></tr>
<tr><th id="5876">5876</th><td>      <a class="local col6 ref" href="#1136Gen" title='Gen' data-ref="1136Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::SDWA9" title='SIEncodingFamily::SDWA9' data-ref="SIEncodingFamily::SDWA9">SDWA9</a>;</td></tr>
<tr><th id="5877">5877</th><td>      <b>break</b>;</td></tr>
<tr><th id="5878">5878</th><td>    <b>case</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>:</td></tr>
<tr><th id="5879">5879</th><td>      <a class="local col6 ref" href="#1136Gen" title='Gen' data-ref="1136Gen">Gen</a> = <a class="type" href="#SIEncodingFamily" title='SIEncodingFamily' data-ref="SIEncodingFamily">SIEncodingFamily</a>::<a class="enum" href="#SIEncodingFamily::SDWA10" title='SIEncodingFamily::SDWA10' data-ref="SIEncodingFamily::SDWA10">SDWA10</a>;</td></tr>
<tr><th id="5880">5880</th><td>      <b>break</b>;</td></tr>
<tr><th id="5881">5881</th><td>    }</td></tr>
<tr><th id="5882">5882</th><td>  }</td></tr>
<tr><th id="5883">5883</th><td></td></tr>
<tr><th id="5884">5884</th><td>  <em>int</em> <dfn class="local col7 decl" id="1137MCOp" title='MCOp' data-type='int' data-ref="1137MCOp">MCOp</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMCOpcodeEtj" title='llvm::AMDGPU::getMCOpcode' data-ref="_ZN4llvm6AMDGPU11getMCOpcodeEtj">getMCOpcode</a>(<a class="local col5 ref" href="#1135Opcode" title='Opcode' data-ref="1135Opcode">Opcode</a>, <a class="local col6 ref" href="#1136Gen" title='Gen' data-ref="1136Gen">Gen</a>);</td></tr>
<tr><th id="5885">5885</th><td></td></tr>
<tr><th id="5886">5886</th><td>  <i>// -1 means that Opcode is already a native instruction.</i></td></tr>
<tr><th id="5887">5887</th><td>  <b>if</b> (<a class="local col7 ref" href="#1137MCOp" title='MCOp' data-ref="1137MCOp">MCOp</a> == -<var>1</var>)</td></tr>
<tr><th id="5888">5888</th><td>    <b>return</b> <a class="local col5 ref" href="#1135Opcode" title='Opcode' data-ref="1135Opcode">Opcode</a>;</td></tr>
<tr><th id="5889">5889</th><td></td></tr>
<tr><th id="5890">5890</th><td>  <i>// (uint16_t)-1 means that Opcode is a pseudo instruction that has</i></td></tr>
<tr><th id="5891">5891</th><td><i>  // no encoding in the given subtarget generation.</i></td></tr>
<tr><th id="5892">5892</th><td>  <b>if</b> (<a class="local col7 ref" href="#1137MCOp" title='MCOp' data-ref="1137MCOp">MCOp</a> == (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)-<var>1</var>)</td></tr>
<tr><th id="5893">5893</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="5894">5894</th><td></td></tr>
<tr><th id="5895">5895</th><td>  <b>return</b> <a class="local col7 ref" href="#1137MCOp" title='MCOp' data-ref="1137MCOp">MCOp</a>;</td></tr>
<tr><th id="5896">5896</th><td>}</td></tr>
<tr><th id="5897">5897</th><td></td></tr>
<tr><th id="5898">5898</th><td><em>static</em></td></tr>
<tr><th id="5899">5899</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> <dfn class="tu decl def" id="_ZL13getRegOrUndefRKN4llvm14MachineOperandE" title='getRegOrUndef' data-type='TargetInstrInfo::RegSubRegPair getRegOrUndef(const llvm::MachineOperand &amp; RegOpnd)' data-ref="_ZL13getRegOrUndefRKN4llvm14MachineOperandE">getRegOrUndef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1138RegOpnd" title='RegOpnd' data-type='const llvm::MachineOperand &amp;' data-ref="1138RegOpnd">RegOpnd</dfn>) {</td></tr>
<tr><th id="5900">5900</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegOpnd.isReg()) ? void (0) : __assert_fail (&quot;RegOpnd.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5900, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#1138RegOpnd" title='RegOpnd' data-ref="1138RegOpnd">RegOpnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="5901">5901</th><td>  <b>return</b> <a class="local col8 ref" href="#1138RegOpnd" title='RegOpnd' data-ref="1138RegOpnd">RegOpnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() ? <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a>) :</td></tr>
<tr><th id="5902">5902</th><td>                             <a class="ref" href="SIInstrInfo.h.html#_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</a>(<a class="local col8 ref" href="#1138RegOpnd" title='RegOpnd' data-ref="1138RegOpnd">RegOpnd</a>);</td></tr>
<tr><th id="5903">5903</th><td>}</td></tr>
<tr><th id="5904">5904</th><td></td></tr>
<tr><th id="5905">5905</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a></td></tr>
<tr><th id="5906">5906</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" title='llvm::getRegSequenceSubReg' data-ref="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj">getRegSequenceSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1139MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1139MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1140SubReg" title='SubReg' data-type='unsigned int' data-ref="1140SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="5907">5907</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isRegSequence()) ? void (0) : __assert_fail (&quot;MI.isRegSequence()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5907, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#1139MI" title='MI' data-ref="1139MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>());</td></tr>
<tr><th id="5908">5908</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1141I" title='I' data-type='unsigned int' data-ref="1141I">I</dfn> = <var>0</var>, <dfn class="local col2 decl" id="1142E" title='E' data-type='unsigned int' data-ref="1142E">E</dfn> = (<a class="local col9 ref" href="#1139MI" title='MI' data-ref="1139MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>)/ <var>2</var>; <a class="local col1 ref" href="#1141I" title='I' data-ref="1141I">I</a> &lt; <a class="local col2 ref" href="#1142E" title='E' data-ref="1142E">E</a>; ++<a class="local col1 ref" href="#1141I" title='I' data-ref="1141I">I</a>)</td></tr>
<tr><th id="5909">5909</th><td>    <b>if</b> (<a class="local col9 ref" href="#1139MI" title='MI' data-ref="1139MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <var>2</var> * <a class="local col1 ref" href="#1141I" title='I' data-ref="1141I">I</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col0 ref" href="#1140SubReg" title='SubReg' data-ref="1140SubReg">SubReg</a>) {</td></tr>
<tr><th id="5910">5910</th><td>      <em>auto</em> &amp;<dfn class="local col3 decl" id="1143RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="1143RegOp">RegOp</dfn> = <a class="local col9 ref" href="#1139MI" title='MI' data-ref="1139MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <var>2</var> * <a class="local col1 ref" href="#1141I" title='I' data-ref="1141I">I</a>);</td></tr>
<tr><th id="5911">5911</th><td>      <b>return</b> <a class="tu ref" href="#_ZL13getRegOrUndefRKN4llvm14MachineOperandE" title='getRegOrUndef' data-use='c' data-ref="_ZL13getRegOrUndefRKN4llvm14MachineOperandE">getRegOrUndef</a>(<a class="local col3 ref" href="#1143RegOp" title='RegOp' data-ref="1143RegOp">RegOp</a>);</td></tr>
<tr><th id="5912">5912</th><td>    }</td></tr>
<tr><th id="5913">5913</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a>);</td></tr>
<tr><th id="5914">5914</th><td>}</td></tr>
<tr><th id="5915">5915</th><td></td></tr>
<tr><th id="5916">5916</th><td><i  data-doc="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">// Try to find the definition of reg:subreg in subreg-manipulation pseudos</i></td></tr>
<tr><th id="5917">5917</th><td><i  data-doc="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">// Following a subreg of reg:subreg isn't supported</i></td></tr>
<tr><th id="5918">5918</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE" title='followSubRegDef' data-type='bool followSubRegDef(llvm::MachineInstr &amp; MI, TargetInstrInfo::RegSubRegPair &amp; RSR)' data-ref="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">followSubRegDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1144MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1144MI">MI</dfn>,</td></tr>
<tr><th id="5919">5919</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col5 decl" id="1145RSR" title='RSR' data-type='TargetInstrInfo::RegSubRegPair &amp;' data-ref="1145RSR">RSR</dfn>) {</td></tr>
<tr><th id="5920">5920</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1145RSR" title='RSR' data-ref="1145RSR">RSR</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>)</td></tr>
<tr><th id="5921">5921</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5922">5922</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1144MI" title='MI' data-ref="1144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5923">5923</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="5924">5924</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>:</td></tr>
<tr><th id="5925">5925</th><td>    RSR = getRegSequenceSubReg(MI, RSR.SubReg);</td></tr>
<tr><th id="5926">5926</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5927">5927</th><td>  <i>// EXTRACT_SUBREG ins't supported as this would follow a subreg of subreg</i></td></tr>
<tr><th id="5928">5928</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;">INSERT_SUBREG</span>:</td></tr>
<tr><th id="5929">5929</th><td>    <b>if</b> (RSR.SubReg == (<em>unsigned</em>)MI.getOperand(<var>3</var>).getImm())</td></tr>
<tr><th id="5930">5930</th><td>      <i>// inserted the subreg we're looking for</i></td></tr>
<tr><th id="5931">5931</th><td>      RSR = getRegOrUndef(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="5932">5932</th><td>    <b>else</b> { <i>// the subreg in the rest of the reg</i></td></tr>
<tr><th id="5933">5933</th><td>      <em>auto</em> R1 = getRegOrUndef(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="5934">5934</th><td>      <b>if</b> (R1.SubReg) <i>// subreg of subreg isn't supported</i></td></tr>
<tr><th id="5935">5935</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5936">5936</th><td>      RSR.Reg = R1.Reg;</td></tr>
<tr><th id="5937">5937</th><td>    }</td></tr>
<tr><th id="5938">5938</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5939">5939</th><td>  }</td></tr>
<tr><th id="5940">5940</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5941">5941</th><td>}</td></tr>
<tr><th id="5942">5942</th><td></td></tr>
<tr><th id="5943">5943</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" title='llvm::getVRegSubRegDef' data-ref="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE">getVRegSubRegDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col6 decl" id="1146P" title='P' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="1146P">P</dfn>,</td></tr>
<tr><th id="5944">5944</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1147MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1147MRI">MRI</dfn>) {</td></tr>
<tr><th id="5945">5945</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.isSSA()) ? void (0) : __assert_fail (&quot;MRI.isSSA()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5945, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#1147MRI" title='MRI' data-ref="1147MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>());</td></tr>
<tr><th id="5946">5946</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#1146P" title='P' data-ref="1146P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>))</td></tr>
<tr><th id="5947">5947</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5948">5948</th><td></td></tr>
<tr><th id="5949">5949</th><td>  <em>auto</em> <dfn class="local col8 decl" id="1148RSR" title='RSR' data-type='llvm::TargetInstrInfo::RegSubRegPair' data-ref="1148RSR">RSR</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col6 ref" href="#1146P" title='P' data-ref="1146P">P</a>;</td></tr>
<tr><th id="5950">5950</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="1149DefInst" title='DefInst' data-type='llvm::MachineInstr *' data-ref="1149DefInst">DefInst</dfn> = <a class="local col7 ref" href="#1147MRI" title='MRI' data-ref="1147MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#1148RSR" title='RSR' data-ref="1148RSR">RSR</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="5951">5951</th><td>  <b>while</b> (<em>auto</em> *<dfn class="local col0 decl" id="1150MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1150MI"><a class="local col0 ref" href="#1150MI" title='MI' data-ref="1150MI">MI</a></dfn> = <a class="local col9 ref" href="#1149DefInst" title='DefInst' data-ref="1149DefInst">DefInst</a>) {</td></tr>
<tr><th id="5952">5952</th><td>    <a class="local col9 ref" href="#1149DefInst" title='DefInst' data-ref="1149DefInst">DefInst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="5953">5953</th><td>    <b>switch</b> (<a class="local col0 ref" href="#1150MI" title='MI' data-ref="1150MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5954">5954</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>:</td></tr>
<tr><th id="5955">5955</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>: {</td></tr>
<tr><th id="5956">5956</th><td>      <em>auto</em> &amp;Op1 = MI-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="5957">5957</th><td>      <b>if</b> (Op1.isReg() &amp;&amp;</td></tr>
<tr><th id="5958">5958</th><td>        TargetRegisterInfo::isVirtualRegister(Op1.getReg())) {</td></tr>
<tr><th id="5959">5959</th><td>        <b>if</b> (Op1.isUndef())</td></tr>
<tr><th id="5960">5960</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5961">5961</th><td>        RSR = getRegSubRegPair(Op1);</td></tr>
<tr><th id="5962">5962</th><td>        DefInst = MRI.getVRegDef(RSR.Reg);</td></tr>
<tr><th id="5963">5963</th><td>      }</td></tr>
<tr><th id="5964">5964</th><td>      <b>break</b>;</td></tr>
<tr><th id="5965">5965</th><td>    }</td></tr>
<tr><th id="5966">5966</th><td>    <b>default</b>:</td></tr>
<tr><th id="5967">5967</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE" title='followSubRegDef' data-use='c' data-ref="_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE">followSubRegDef</a>(<span class='refarg'>*<a class="local col0 ref" href="#1150MI" title='MI' data-ref="1150MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1148RSR" title='RSR' data-ref="1148RSR">RSR</a></span>)) {</td></tr>
<tr><th id="5968">5968</th><td>        <b>if</b> (!<a class="local col8 ref" href="#1148RSR" title='RSR' data-ref="1148RSR">RSR</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>)</td></tr>
<tr><th id="5969">5969</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5970">5970</th><td>        <a class="local col9 ref" href="#1149DefInst" title='DefInst' data-ref="1149DefInst">DefInst</a> = <a class="local col7 ref" href="#1147MRI" title='MRI' data-ref="1147MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#1148RSR" title='RSR' data-ref="1148RSR">RSR</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="5971">5971</th><td>      }</td></tr>
<tr><th id="5972">5972</th><td>    }</td></tr>
<tr><th id="5973">5973</th><td>    <b>if</b> (!<a class="local col9 ref" href="#1149DefInst" title='DefInst' data-ref="1149DefInst">DefInst</a>)</td></tr>
<tr><th id="5974">5974</th><td>      <b>return</b> <a class="local col0 ref" href="#1150MI" title='MI' data-ref="1150MI">MI</a>;</td></tr>
<tr><th id="5975">5975</th><td>  }</td></tr>
<tr><th id="5976">5976</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5977">5977</th><td>}</td></tr>
<tr><th id="5978">5978</th><td></td></tr>
<tr><th id="5979">5979</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm35isEXECMaskConstantBetweenDefAndUsesEjRNS_19MachineRegisterInfoE" title='llvm::isEXECMaskConstantBetweenDefAndUses' data-ref="_ZN4llvm35isEXECMaskConstantBetweenDefAndUsesEjRNS_19MachineRegisterInfoE">isEXECMaskConstantBetweenDefAndUses</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1151VReg" title='VReg' data-type='unsigned int' data-ref="1151VReg">VReg</dfn>,</td></tr>
<tr><th id="5980">5980</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1152MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1152MRI">MRI</dfn>) {</td></tr>
<tr><th id="5981">5981</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.isSSA() &amp;&amp; &quot;Must be run on SSA&quot;) ? void (0) : __assert_fail (&quot;MRI.isSSA() &amp;&amp; \&quot;Must be run on SSA\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp&quot;, 5981, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#1152MRI" title='MRI' data-ref="1152MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>() &amp;&amp; <q>"Must be run on SSA"</q>);</td></tr>
<tr><th id="5982">5982</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="1153TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1153TRI">TRI</dfn> = <a class="local col2 ref" href="#1152MRI" title='MRI' data-ref="1152MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="5983">5983</th><td></td></tr>
<tr><th id="5984">5984</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="1154DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="1154DefI">DefI</dfn> = <a class="local col2 ref" href="#1152MRI" title='MRI' data-ref="1152MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#1151VReg" title='VReg' data-ref="1151VReg">VReg</a>);</td></tr>
<tr><th id="5985">5985</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="1155BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="1155BB">BB</dfn> = <a class="local col4 ref" href="#1154DefI" title='DefI' data-ref="1154DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5986">5986</th><td></td></tr>
<tr><th id="5987">5987</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPNS_12MachineInstrENS_12DenseMapInfoIS2_EEEC1Ev"></a><dfn class="local col6 decl" id="1156Uses" title='Uses' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="1156Uses">Uses</dfn>;</td></tr>
<tr><th id="5988">5988</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="1157Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="1157Use">Use</dfn> : <a class="local col2 ref" href="#1152MRI" title='MRI' data-ref="1152MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col1 ref" href="#1151VReg" title='VReg' data-ref="1151VReg">VReg</a>)) {</td></tr>
<tr><th id="5989">5989</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="1158I" title='I' data-type='llvm::MachineInstr *' data-ref="1158I">I</dfn> = <a class="local col7 ref" href="#1157Use" title='Use' data-ref="1157Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="5990">5990</th><td>    <b>if</b> (<a class="local col8 ref" href="#1158I" title='I' data-ref="1158I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#1155BB" title='BB' data-ref="1155BB">BB</a>)</td></tr>
<tr><th id="5991">5991</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5992">5992</th><td>    <a class="local col6 ref" href="#1156Uses" title='Uses' data-ref="1156Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col8 ref" href="#1158I" title='I' data-ref="1158I">I</a>);</td></tr>
<tr><th id="5993">5993</th><td>  }</td></tr>
<tr><th id="5994">5994</th><td></td></tr>
<tr><th id="5995">5995</th><td>  <em>auto</em> <dfn class="local col9 decl" id="1159E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="1159E">E</dfn> = <a class="local col5 ref" href="#1155BB" title='BB' data-ref="1155BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="5996">5996</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="1160I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="1160I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col4 ref" href="#1154DefI" title='DefI' data-ref="1154DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()); <a class="local col0 ref" href="#1160I" title='I' data-ref="1160I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">!=</a> <a class="local col9 ref" href="#1159E" title='E' data-ref="1159E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#1160I" title='I' data-ref="1160I">I</a>) {</td></tr>
<tr><th id="5997">5997</th><td>    <a class="local col6 ref" href="#1156Uses" title='Uses' data-ref="1156Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5eraseERKT_" title='llvm::detail::DenseSetImpl::erase' data-ref="_ZN4llvm6detail12DenseSetImpl5eraseERKT_">erase</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#1160I" title='I' data-ref="1160I">I</a>);</td></tr>
<tr><th id="5998">5998</th><td>    <i>// don't check the last use</i></td></tr>
<tr><th id="5999">5999</th><td>    <b>if</b> (Uses.empty() || I-&gt;modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, TRI))</td></tr>
<tr><th id="6000">6000</th><td>      <b>break</b>;</td></tr>
<tr><th id="6001">6001</th><td>  }</td></tr>
<tr><th id="6002">6002</th><td>  <b>return</b> <a class="local col6 ref" href="#1156Uses" title='Uses' data-ref="1156Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5emptyEv" title='llvm::detail::DenseSetImpl::empty' data-ref="_ZNK4llvm6detail12DenseSetImpl5emptyEv">empty</a>();</td></tr>
<tr><th id="6003">6003</th><td>}</td></tr>
<tr><th id="6004">6004</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
