
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	60 9f 00 20 35 51 00 00 09 9b 01 00 ed 50 00 00     `.. 5Q.......P..
  10:	ed 50 00 00 ed 50 00 00 ed 50 00 00 00 00 00 00     .P...P...P......
	...
  2c:	69 4d 00 00 ed 50 00 00 00 00 00 00 11 4d 00 00     iM...P.......M..
  3c:	ed 50 00 00                                         .P..

00000040 <_irq_vector_table>:
  40:	49 4e 00 00 85 c6 01 00 49 4e 00 00 49 4e 00 00     IN......IN..IN..
  50:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  60:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  70:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  80:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  90:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  a0:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  b0:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  c0:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  d0:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  e0:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..
  f0:	49 4e 00 00 49 4e 00 00 49 4e 00 00 49 4e 00 00     IN..IN..IN..IN..

Disassembly of section text:

00000100 <strlen>:
     100:	f890 f000 	pld	[r0]
     104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
     108:	f020 0107 	bic.w	r1, r0, #7
     10c:	f06f 0c00 	mvn.w	ip, #0
     110:	f010 0407 	ands.w	r4, r0, #7
     114:	f891 f020 	pld	[r1, #32]
     118:	f040 8049 	bne.w	1ae <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x41>
     11c:	f04f 0400 	mov.w	r4, #0
     120:	f06f 0007 	mvn.w	r0, #7
     124:	e9d1 2300 	ldrd	r2, r3, [r1]
     128:	f891 f040 	pld	[r1, #64]	; 0x40
     12c:	f100 0008 	add.w	r0, r0, #8
     130:	fa82 f24c 	uadd8	r2, r2, ip
     134:	faa4 f28c 	sel	r2, r4, ip
     138:	fa83 f34c 	uadd8	r3, r3, ip
     13c:	faa2 f38c 	sel	r3, r2, ip
     140:	bb4b      	cbnz	r3, 196 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x29>
     142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
     146:	fa82 f24c 	uadd8	r2, r2, ip
     14a:	f100 0008 	add.w	r0, r0, #8
     14e:	faa4 f28c 	sel	r2, r4, ip
     152:	fa83 f34c 	uadd8	r3, r3, ip
     156:	faa2 f38c 	sel	r3, r2, ip
     15a:	b9e3      	cbnz	r3, 196 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x29>
     15c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
     160:	fa82 f24c 	uadd8	r2, r2, ip
     164:	f100 0008 	add.w	r0, r0, #8
     168:	faa4 f28c 	sel	r2, r4, ip
     16c:	fa83 f34c 	uadd8	r3, r3, ip
     170:	faa2 f38c 	sel	r3, r2, ip
     174:	b97b      	cbnz	r3, 196 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x29>
     176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
     17a:	f101 0120 	add.w	r1, r1, #32
     17e:	fa82 f24c 	uadd8	r2, r2, ip
     182:	f100 0008 	add.w	r0, r0, #8
     186:	faa4 f28c 	sel	r2, r4, ip
     18a:	fa83 f34c 	uadd8	r3, r3, ip
     18e:	faa2 f38c 	sel	r3, r2, ip
     192:	2b00      	cmp	r3, #0
     194:	d0c6      	beq.n	124 <strlen+0x24>
     196:	2a00      	cmp	r2, #0
     198:	bf04      	itt	eq
     19a:	3004      	addeq	r0, #4
     19c:	461a      	moveq	r2, r3
     19e:	ba12      	rev	r2, r2
     1a0:	fab2 f282 	clz	r2, r2
     1a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
     1a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
     1ac:	4770      	bx	lr
     1ae:	e9d1 2300 	ldrd	r2, r3, [r1]
     1b2:	f004 0503 	and.w	r5, r4, #3
     1b6:	f1c4 0000 	rsb	r0, r4, #0
     1ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
     1be:	f014 0f04 	tst.w	r4, #4
     1c2:	f891 f040 	pld	[r1, #64]	; 0x40
     1c6:	fa0c f505 	lsl.w	r5, ip, r5
     1ca:	ea62 0205 	orn	r2, r2, r5
     1ce:	bf1c      	itt	ne
     1d0:	ea63 0305 	ornne	r3, r3, r5
     1d4:	4662      	movne	r2, ip
     1d6:	f04f 0400 	mov.w	r4, #0
     1da:	e7a9      	b.n	130 <strlen+0x30>
     1dc:	0000      	movs	r0, r0
     1de:	0000      	movs	r0, r0
     1e0:	eba2 0003 	sub.w	r0, r2, r3
     1e4:	4770      	bx	lr
     1e6:	bf00      	nop

000001e8 <strcmp>:
     1e8:	7802      	ldrb	r2, [r0, #0]
     1ea:	780b      	ldrb	r3, [r1, #0]
     1ec:	2a01      	cmp	r2, #1
     1ee:	bf28      	it	cs
     1f0:	429a      	cmpcs	r2, r3
     1f2:	d1f5      	bne.n	1e0 <CONFIG_BT_CTLR_RX_PRIO_STACK_SIZE+0x20>
     1f4:	e96d 4504 	strd	r4, r5, [sp, #-16]!
     1f8:	ea40 0401 	orr.w	r4, r0, r1
     1fc:	e9cd 6702 	strd	r6, r7, [sp, #8]
     200:	f06f 0c00 	mvn.w	ip, #0
     204:	ea4f 7244 	mov.w	r2, r4, lsl #29
     208:	b312      	cbz	r2, 250 <CONFIG_FLASH_SIZE+0x50>
     20a:	ea80 0401 	eor.w	r4, r0, r1
     20e:	f014 0f07 	tst.w	r4, #7
     212:	d16a      	bne.n	2ea <CONFIG_BT_HCI_TX_STACK_SIZE+0x6a>
     214:	f000 0407 	and.w	r4, r0, #7
     218:	f020 0007 	bic.w	r0, r0, #7
     21c:	f004 0503 	and.w	r5, r4, #3
     220:	f021 0107 	bic.w	r1, r1, #7
     224:	ea4f 05c5 	mov.w	r5, r5, lsl #3
     228:	e8f0 2304 	ldrd	r2, r3, [r0], #16
     22c:	f014 0f04 	tst.w	r4, #4
     230:	e8f1 6704 	ldrd	r6, r7, [r1], #16
     234:	fa0c f405 	lsl.w	r4, ip, r5
     238:	ea62 0204 	orn	r2, r2, r4
     23c:	ea66 0604 	orn	r6, r6, r4
     240:	d00a      	beq.n	258 <CONFIG_FLASH_SIZE+0x58>
     242:	ea63 0304 	orn	r3, r3, r4
     246:	4662      	mov	r2, ip
     248:	ea67 0704 	orn	r7, r7, r4
     24c:	4666      	mov	r6, ip
     24e:	e003      	b.n	258 <CONFIG_FLASH_SIZE+0x58>
     250:	e8f0 2304 	ldrd	r2, r3, [r0], #16
     254:	e8f1 6704 	ldrd	r6, r7, [r1], #16
     258:	fa82 f54c 	uadd8	r5, r2, ip
     25c:	ea82 0406 	eor.w	r4, r2, r6
     260:	faa4 f48c 	sel	r4, r4, ip
     264:	bb6c      	cbnz	r4, 2c2 <CONFIG_BT_HCI_TX_STACK_SIZE+0x42>
     266:	fa83 f54c 	uadd8	r5, r3, ip
     26a:	ea83 0507 	eor.w	r5, r3, r7
     26e:	faa5 f58c 	sel	r5, r5, ip
     272:	b995      	cbnz	r5, 29a <CONFIG_BT_HCI_TX_STACK_SIZE+0x1a>
     274:	e950 2302 	ldrd	r2, r3, [r0, #-8]
     278:	e951 6702 	ldrd	r6, r7, [r1, #-8]
     27c:	fa82 f54c 	uadd8	r5, r2, ip
     280:	ea82 0406 	eor.w	r4, r2, r6
     284:	faa4 f48c 	sel	r4, r4, ip
     288:	fa83 f54c 	uadd8	r5, r3, ip
     28c:	ea83 0507 	eor.w	r5, r3, r7
     290:	faa5 f58c 	sel	r5, r5, ip
     294:	4325      	orrs	r5, r4
     296:	d0db      	beq.n	250 <CONFIG_FLASH_SIZE+0x50>
     298:	b99c      	cbnz	r4, 2c2 <CONFIG_BT_HCI_TX_STACK_SIZE+0x42>
     29a:	ba2d      	rev	r5, r5
     29c:	fab5 f485 	clz	r4, r5
     2a0:	f024 0407 	bic.w	r4, r4, #7
     2a4:	fa27 f104 	lsr.w	r1, r7, r4
     2a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
     2ac:	fa23 f304 	lsr.w	r3, r3, r4
     2b0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
     2b4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     2b8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
     2bc:	eba0 0001 	sub.w	r0, r0, r1
     2c0:	4770      	bx	lr
     2c2:	ba24      	rev	r4, r4
     2c4:	fab4 f484 	clz	r4, r4
     2c8:	f024 0407 	bic.w	r4, r4, #7
     2cc:	fa26 f104 	lsr.w	r1, r6, r4
     2d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
     2d4:	fa22 f204 	lsr.w	r2, r2, r4
     2d8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
     2dc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     2e0:	e8fd 4504 	ldrd	r4, r5, [sp], #16
     2e4:	eba0 0001 	sub.w	r0, r0, r1
     2e8:	4770      	bx	lr
     2ea:	f014 0f03 	tst.w	r4, #3
     2ee:	d13c      	bne.n	36a <CONFIG_BT_HCI_TX_STACK_SIZE+0xea>
     2f0:	f010 0403 	ands.w	r4, r0, #3
     2f4:	d128      	bne.n	348 <CONFIG_BT_HCI_TX_STACK_SIZE+0xc8>
     2f6:	f850 2b08 	ldr.w	r2, [r0], #8
     2fa:	f851 3b08 	ldr.w	r3, [r1], #8
     2fe:	fa82 f54c 	uadd8	r5, r2, ip
     302:	ea82 0503 	eor.w	r5, r2, r3
     306:	faa5 f58c 	sel	r5, r5, ip
     30a:	b95d      	cbnz	r5, 324 <CONFIG_BT_HCI_TX_STACK_SIZE+0xa4>
     30c:	f850 2c04 	ldr.w	r2, [r0, #-4]
     310:	f851 3c04 	ldr.w	r3, [r1, #-4]
     314:	fa82 f54c 	uadd8	r5, r2, ip
     318:	ea82 0503 	eor.w	r5, r2, r3
     31c:	faa5 f58c 	sel	r5, r5, ip
     320:	2d00      	cmp	r5, #0
     322:	d0e8      	beq.n	2f6 <CONFIG_BT_HCI_TX_STACK_SIZE+0x76>
     324:	ba2d      	rev	r5, r5
     326:	fab5 f485 	clz	r4, r5
     32a:	f024 0407 	bic.w	r4, r4, #7
     32e:	fa23 f104 	lsr.w	r1, r3, r4
     332:	fa22 f204 	lsr.w	r2, r2, r4
     336:	f002 00ff 	and.w	r0, r2, #255	; 0xff
     33a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     33e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
     342:	eba0 0001 	sub.w	r0, r0, r1
     346:	4770      	bx	lr
     348:	ea4f 04c4 	mov.w	r4, r4, lsl #3
     34c:	f020 0003 	bic.w	r0, r0, #3
     350:	f850 2b08 	ldr.w	r2, [r0], #8
     354:	f021 0103 	bic.w	r1, r1, #3
     358:	f851 3b08 	ldr.w	r3, [r1], #8
     35c:	fa0c f404 	lsl.w	r4, ip, r4
     360:	ea62 0204 	orn	r2, r2, r4
     364:	ea63 0304 	orn	r3, r3, r4
     368:	e7c9      	b.n	2fe <CONFIG_BT_HCI_TX_STACK_SIZE+0x7e>
     36a:	f010 0403 	ands.w	r4, r0, #3
     36e:	d01a      	beq.n	3a6 <CONFIG_BT_HCI_TX_STACK_SIZE+0x126>
     370:	eba1 0104 	sub.w	r1, r1, r4
     374:	f020 0003 	bic.w	r0, r0, #3
     378:	07e4      	lsls	r4, r4, #31
     37a:	f850 2b04 	ldr.w	r2, [r0], #4
     37e:	d006      	beq.n	38e <CONFIG_BT_HCI_TX_STACK_SIZE+0x10e>
     380:	d20f      	bcs.n	3a2 <CONFIG_BT_HCI_TX_STACK_SIZE+0x122>
     382:	788b      	ldrb	r3, [r1, #2]
     384:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
     388:	1ae4      	subs	r4, r4, r3
     38a:	d106      	bne.n	39a <CONFIG_BT_HCI_TX_STACK_SIZE+0x11a>
     38c:	b12b      	cbz	r3, 39a <CONFIG_BT_HCI_TX_STACK_SIZE+0x11a>
     38e:	78cb      	ldrb	r3, [r1, #3]
     390:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
     394:	1ae4      	subs	r4, r4, r3
     396:	d100      	bne.n	39a <CONFIG_BT_HCI_TX_STACK_SIZE+0x11a>
     398:	b91b      	cbnz	r3, 3a2 <CONFIG_BT_HCI_TX_STACK_SIZE+0x122>
     39a:	4620      	mov	r0, r4
     39c:	f85d 4b10 	ldr.w	r4, [sp], #16
     3a0:	4770      	bx	lr
     3a2:	f101 0104 	add.w	r1, r1, #4
     3a6:	f850 2b04 	ldr.w	r2, [r0], #4
     3aa:	07cc      	lsls	r4, r1, #31
     3ac:	f021 0103 	bic.w	r1, r1, #3
     3b0:	f851 3b04 	ldr.w	r3, [r1], #4
     3b4:	d848      	bhi.n	448 <CONFIG_BT_RX_STACK_SIZE+0x48>
     3b6:	d224      	bcs.n	402 <CONFIG_BT_RX_STACK_SIZE+0x2>
     3b8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
     3bc:	fa82 f54c 	uadd8	r5, r2, ip
     3c0:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
     3c4:	faa5 f58c 	sel	r5, r5, ip
     3c8:	d10a      	bne.n	3e0 <CONFIG_BT_HCI_TX_STACK_SIZE+0x160>
     3ca:	b965      	cbnz	r5, 3e6 <CONFIG_BT_HCI_TX_STACK_SIZE+0x166>
     3cc:	f851 3b04 	ldr.w	r3, [r1], #4
     3d0:	ea84 0402 	eor.w	r4, r4, r2
     3d4:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
     3d8:	d10e      	bne.n	3f8 <CONFIG_BT_HCI_TX_STACK_SIZE+0x178>
     3da:	f850 2b04 	ldr.w	r2, [r0], #4
     3de:	e7eb      	b.n	3b8 <CONFIG_BT_HCI_TX_STACK_SIZE+0x138>
     3e0:	ea4f 2313 	mov.w	r3, r3, lsr #8
     3e4:	e055      	b.n	492 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x1e>
     3e6:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
     3ea:	d14d      	bne.n	488 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x14>
     3ec:	7808      	ldrb	r0, [r1, #0]
     3ee:	e8fd 4504 	ldrd	r4, r5, [sp], #16
     3f2:	f1c0 0000 	rsb	r0, r0, #0
     3f6:	4770      	bx	lr
     3f8:	ea4f 6212 	mov.w	r2, r2, lsr #24
     3fc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     400:	e047      	b.n	492 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x1e>
     402:	ea02 441c 	and.w	r4, r2, ip, lsr #16
     406:	fa82 f54c 	uadd8	r5, r2, ip
     40a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
     40e:	faa5 f58c 	sel	r5, r5, ip
     412:	d10a      	bne.n	42a <CONFIG_BT_RX_STACK_SIZE+0x2a>
     414:	b965      	cbnz	r5, 430 <CONFIG_BT_RX_STACK_SIZE+0x30>
     416:	f851 3b04 	ldr.w	r3, [r1], #4
     41a:	ea84 0402 	eor.w	r4, r4, r2
     41e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
     422:	d10c      	bne.n	43e <CONFIG_BT_RX_STACK_SIZE+0x3e>
     424:	f850 2b04 	ldr.w	r2, [r0], #4
     428:	e7eb      	b.n	402 <CONFIG_BT_RX_STACK_SIZE+0x2>
     42a:	ea4f 4313 	mov.w	r3, r3, lsr #16
     42e:	e030      	b.n	492 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x1e>
     430:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
     434:	d128      	bne.n	488 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x14>
     436:	880b      	ldrh	r3, [r1, #0]
     438:	ea4f 4212 	mov.w	r2, r2, lsr #16
     43c:	e029      	b.n	492 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x1e>
     43e:	ea4f 4212 	mov.w	r2, r2, lsr #16
     442:	ea03 431c 	and.w	r3, r3, ip, lsr #16
     446:	e024      	b.n	492 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x1e>
     448:	f002 04ff 	and.w	r4, r2, #255	; 0xff
     44c:	fa82 f54c 	uadd8	r5, r2, ip
     450:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
     454:	faa5 f58c 	sel	r5, r5, ip
     458:	d10a      	bne.n	470 <CONFIG_BT_RX_STACK_SIZE+0x70>
     45a:	b965      	cbnz	r5, 476 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x2>
     45c:	f851 3b04 	ldr.w	r3, [r1], #4
     460:	ea84 0402 	eor.w	r4, r4, r2
     464:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
     468:	d109      	bne.n	47e <CONFIG_BT_HCI_ECC_STACK_SIZE+0xa>
     46a:	f850 2b04 	ldr.w	r2, [r0], #4
     46e:	e7eb      	b.n	448 <CONFIG_BT_RX_STACK_SIZE+0x48>
     470:	ea4f 6313 	mov.w	r3, r3, lsr #24
     474:	e00d      	b.n	492 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x1e>
     476:	f015 0fff 	tst.w	r5, #255	; 0xff
     47a:	d105      	bne.n	488 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x14>
     47c:	680b      	ldr	r3, [r1, #0]
     47e:	ea4f 2212 	mov.w	r2, r2, lsr #8
     482:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     486:	e004      	b.n	492 <CONFIG_BT_HCI_ECC_STACK_SIZE+0x1e>
     488:	f04f 0000 	mov.w	r0, #0
     48c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
     490:	4770      	bx	lr
     492:	ba12      	rev	r2, r2
     494:	ba1b      	rev	r3, r3
     496:	fa82 f44c 	uadd8	r4, r2, ip
     49a:	ea82 0403 	eor.w	r4, r2, r3
     49e:	faa4 f58c 	sel	r5, r4, ip
     4a2:	fab5 f485 	clz	r4, r5
     4a6:	fa02 f204 	lsl.w	r2, r2, r4
     4aa:	fa03 f304 	lsl.w	r3, r3, r4
     4ae:	ea4f 6012 	mov.w	r0, r2, lsr #24
     4b2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
     4b6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
     4ba:	4770      	bx	lr
     4bc:	0000      	movs	r0, r0
	...

000004c0 <memchr>:
     4c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     4c4:	2a10      	cmp	r2, #16
     4c6:	db2b      	blt.n	520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>
     4c8:	f010 0f07 	tst.w	r0, #7
     4cc:	d008      	beq.n	4e0 <memchr+0x20>
     4ce:	f810 3b01 	ldrb.w	r3, [r0], #1
     4d2:	3a01      	subs	r2, #1
     4d4:	428b      	cmp	r3, r1
     4d6:	d02d      	beq.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     4d8:	f010 0f07 	tst.w	r0, #7
     4dc:	b342      	cbz	r2, 530 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x48>
     4de:	d1f6      	bne.n	4ce <memchr+0xe>
     4e0:	b4f0      	push	{r4, r5, r6, r7}
     4e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
     4e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
     4ea:	f022 0407 	bic.w	r4, r2, #7
     4ee:	f07f 0700 	mvns.w	r7, #0
     4f2:	2300      	movs	r3, #0
     4f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
     4f8:	3c08      	subs	r4, #8
     4fa:	ea85 0501 	eor.w	r5, r5, r1
     4fe:	ea86 0601 	eor.w	r6, r6, r1
     502:	fa85 f547 	uadd8	r5, r5, r7
     506:	faa3 f587 	sel	r5, r3, r7
     50a:	fa86 f647 	uadd8	r6, r6, r7
     50e:	faa5 f687 	sel	r6, r5, r7
     512:	b98e      	cbnz	r6, 538 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x50>
     514:	d1ee      	bne.n	4f4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc>
     516:	bcf0      	pop	{r4, r5, r6, r7}
     518:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     51c:	f002 0207 	and.w	r2, r2, #7
     520:	b132      	cbz	r2, 530 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x48>
     522:	f810 3b01 	ldrb.w	r3, [r0], #1
     526:	3a01      	subs	r2, #1
     528:	ea83 0301 	eor.w	r3, r3, r1
     52c:	b113      	cbz	r3, 534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     52e:	d1f8      	bne.n	522 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3a>
     530:	2000      	movs	r0, #0
     532:	4770      	bx	lr
     534:	3801      	subs	r0, #1
     536:	4770      	bx	lr
     538:	2d00      	cmp	r5, #0
     53a:	bf06      	itte	eq
     53c:	4635      	moveq	r5, r6
     53e:	3803      	subeq	r0, #3
     540:	3807      	subne	r0, #7
     542:	f015 0f01 	tst.w	r5, #1
     546:	d107      	bne.n	558 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x70>
     548:	3001      	adds	r0, #1
     54a:	f415 7f80 	tst.w	r5, #256	; 0x100
     54e:	bf02      	ittt	eq
     550:	3001      	addeq	r0, #1
     552:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
     556:	3001      	addeq	r0, #1
     558:	bcf0      	pop	{r4, r5, r6, r7}
     55a:	3801      	subs	r0, #1
     55c:	4770      	bx	lr
     55e:	bf00      	nop

00000560 <__aeabi_drsub>:
     560:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     564:	e002      	b.n	56c <__adddf3>
     566:	bf00      	nop

00000568 <__aeabi_dsub>:
     568:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000056c <__adddf3>:
     56c:	b530      	push	{r4, r5, lr}
     56e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     572:	ea4f 0543 	mov.w	r5, r3, lsl #1
     576:	ea94 0f05 	teq	r4, r5
     57a:	bf08      	it	eq
     57c:	ea90 0f02 	teqeq	r0, r2
     580:	bf1f      	itttt	ne
     582:	ea54 0c00 	orrsne.w	ip, r4, r0
     586:	ea55 0c02 	orrsne.w	ip, r5, r2
     58a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     58e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     592:	f000 80e2 	beq.w	75a <CONFIG_BT_COMPANY_ID+0x169>
     596:	ea4f 5454 	mov.w	r4, r4, lsr #21
     59a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     59e:	bfb8      	it	lt
     5a0:	426d      	neglt	r5, r5
     5a2:	dd0c      	ble.n	5be <__adddf3+0x52>
     5a4:	442c      	add	r4, r5
     5a6:	ea80 0202 	eor.w	r2, r0, r2
     5aa:	ea81 0303 	eor.w	r3, r1, r3
     5ae:	ea82 0000 	eor.w	r0, r2, r0
     5b2:	ea83 0101 	eor.w	r1, r3, r1
     5b6:	ea80 0202 	eor.w	r2, r0, r2
     5ba:	ea81 0303 	eor.w	r3, r1, r3
     5be:	2d36      	cmp	r5, #54	; 0x36
     5c0:	bf88      	it	hi
     5c2:	bd30      	pophi	{r4, r5, pc}
     5c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     5c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     5cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     5d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     5d4:	d002      	beq.n	5dc <CONFIG_BT_CTLR_XTAL_THRESHOLD>
     5d6:	4240      	negs	r0, r0
     5d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     5dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     5e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
     5e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     5e8:	d002      	beq.n	5f0 <CONFIG_BT_CTLR_XTAL_THRESHOLD+0x14>
     5ea:	4252      	negs	r2, r2
     5ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     5f0:	ea94 0f05 	teq	r4, r5
     5f4:	f000 80a7 	beq.w	746 <CONFIG_BT_COMPANY_ID+0x155>
     5f8:	f1a4 0401 	sub.w	r4, r4, #1
     5fc:	f1d5 0e20 	rsbs	lr, r5, #32
     600:	db0d      	blt.n	61e <CONFIG_BT_COMPANY_ID+0x2d>
     602:	fa02 fc0e 	lsl.w	ip, r2, lr
     606:	fa22 f205 	lsr.w	r2, r2, r5
     60a:	1880      	adds	r0, r0, r2
     60c:	f141 0100 	adc.w	r1, r1, #0
     610:	fa03 f20e 	lsl.w	r2, r3, lr
     614:	1880      	adds	r0, r0, r2
     616:	fa43 f305 	asr.w	r3, r3, r5
     61a:	4159      	adcs	r1, r3
     61c:	e00e      	b.n	63c <CONFIG_BT_COMPANY_ID+0x4b>
     61e:	f1a5 0520 	sub.w	r5, r5, #32
     622:	f10e 0e20 	add.w	lr, lr, #32
     626:	2a01      	cmp	r2, #1
     628:	fa03 fc0e 	lsl.w	ip, r3, lr
     62c:	bf28      	it	cs
     62e:	f04c 0c02 	orrcs.w	ip, ip, #2
     632:	fa43 f305 	asr.w	r3, r3, r5
     636:	18c0      	adds	r0, r0, r3
     638:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     63c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     640:	d507      	bpl.n	652 <CONFIG_BT_COMPANY_ID+0x61>
     642:	f04f 0e00 	mov.w	lr, #0
     646:	f1dc 0c00 	rsbs	ip, ip, #0
     64a:	eb7e 0000 	sbcs.w	r0, lr, r0
     64e:	eb6e 0101 	sbc.w	r1, lr, r1
     652:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     656:	d31b      	bcc.n	690 <CONFIG_BT_COMPANY_ID+0x9f>
     658:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     65c:	d30c      	bcc.n	678 <CONFIG_BT_COMPANY_ID+0x87>
     65e:	0849      	lsrs	r1, r1, #1
     660:	ea5f 0030 	movs.w	r0, r0, rrx
     664:	ea4f 0c3c 	mov.w	ip, ip, rrx
     668:	f104 0401 	add.w	r4, r4, #1
     66c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     670:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     674:	f080 809a 	bcs.w	7ac <CONFIG_BT_COMPANY_ID+0x1bb>
     678:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     67c:	bf08      	it	eq
     67e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     682:	f150 0000 	adcs.w	r0, r0, #0
     686:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     68a:	ea41 0105 	orr.w	r1, r1, r5
     68e:	bd30      	pop	{r4, r5, pc}
     690:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     694:	4140      	adcs	r0, r0
     696:	eb41 0101 	adc.w	r1, r1, r1
     69a:	3c01      	subs	r4, #1
     69c:	bf28      	it	cs
     69e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     6a2:	d2e9      	bcs.n	678 <CONFIG_BT_COMPANY_ID+0x87>
     6a4:	f091 0f00 	teq	r1, #0
     6a8:	bf04      	itt	eq
     6aa:	4601      	moveq	r1, r0
     6ac:	2000      	moveq	r0, #0
     6ae:	fab1 f381 	clz	r3, r1
     6b2:	bf08      	it	eq
     6b4:	3320      	addeq	r3, #32
     6b6:	f1a3 030b 	sub.w	r3, r3, #11
     6ba:	f1b3 0220 	subs.w	r2, r3, #32
     6be:	da0c      	bge.n	6da <CONFIG_BT_COMPANY_ID+0xe9>
     6c0:	320c      	adds	r2, #12
     6c2:	dd08      	ble.n	6d6 <CONFIG_BT_COMPANY_ID+0xe5>
     6c4:	f102 0c14 	add.w	ip, r2, #20
     6c8:	f1c2 020c 	rsb	r2, r2, #12
     6cc:	fa01 f00c 	lsl.w	r0, r1, ip
     6d0:	fa21 f102 	lsr.w	r1, r1, r2
     6d4:	e00c      	b.n	6f0 <CONFIG_BT_COMPANY_ID+0xff>
     6d6:	f102 0214 	add.w	r2, r2, #20
     6da:	bfd8      	it	le
     6dc:	f1c2 0c20 	rsble	ip, r2, #32
     6e0:	fa01 f102 	lsl.w	r1, r1, r2
     6e4:	fa20 fc0c 	lsr.w	ip, r0, ip
     6e8:	bfdc      	itt	le
     6ea:	ea41 010c 	orrle.w	r1, r1, ip
     6ee:	4090      	lslle	r0, r2
     6f0:	1ae4      	subs	r4, r4, r3
     6f2:	bfa2      	ittt	ge
     6f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     6f8:	4329      	orrge	r1, r5
     6fa:	bd30      	popge	{r4, r5, pc}
     6fc:	ea6f 0404 	mvn.w	r4, r4
     700:	3c1f      	subs	r4, #31
     702:	da1c      	bge.n	73e <CONFIG_BT_COMPANY_ID+0x14d>
     704:	340c      	adds	r4, #12
     706:	dc0e      	bgt.n	726 <CONFIG_BT_COMPANY_ID+0x135>
     708:	f104 0414 	add.w	r4, r4, #20
     70c:	f1c4 0220 	rsb	r2, r4, #32
     710:	fa20 f004 	lsr.w	r0, r0, r4
     714:	fa01 f302 	lsl.w	r3, r1, r2
     718:	ea40 0003 	orr.w	r0, r0, r3
     71c:	fa21 f304 	lsr.w	r3, r1, r4
     720:	ea45 0103 	orr.w	r1, r5, r3
     724:	bd30      	pop	{r4, r5, pc}
     726:	f1c4 040c 	rsb	r4, r4, #12
     72a:	f1c4 0220 	rsb	r2, r4, #32
     72e:	fa20 f002 	lsr.w	r0, r0, r2
     732:	fa01 f304 	lsl.w	r3, r1, r4
     736:	ea40 0003 	orr.w	r0, r0, r3
     73a:	4629      	mov	r1, r5
     73c:	bd30      	pop	{r4, r5, pc}
     73e:	fa21 f004 	lsr.w	r0, r1, r4
     742:	4629      	mov	r1, r5
     744:	bd30      	pop	{r4, r5, pc}
     746:	f094 0f00 	teq	r4, #0
     74a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     74e:	bf06      	itte	eq
     750:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     754:	3401      	addeq	r4, #1
     756:	3d01      	subne	r5, #1
     758:	e74e      	b.n	5f8 <CONFIG_BT_COMPANY_ID+0x7>
     75a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     75e:	bf18      	it	ne
     760:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     764:	d029      	beq.n	7ba <CONFIG_BT_COMPANY_ID+0x1c9>
     766:	ea94 0f05 	teq	r4, r5
     76a:	bf08      	it	eq
     76c:	ea90 0f02 	teqeq	r0, r2
     770:	d005      	beq.n	77e <CONFIG_BT_COMPANY_ID+0x18d>
     772:	ea54 0c00 	orrs.w	ip, r4, r0
     776:	bf04      	itt	eq
     778:	4619      	moveq	r1, r3
     77a:	4610      	moveq	r0, r2
     77c:	bd30      	pop	{r4, r5, pc}
     77e:	ea91 0f03 	teq	r1, r3
     782:	bf1e      	ittt	ne
     784:	2100      	movne	r1, #0
     786:	2000      	movne	r0, #0
     788:	bd30      	popne	{r4, r5, pc}
     78a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     78e:	d105      	bne.n	79c <CONFIG_BT_COMPANY_ID+0x1ab>
     790:	0040      	lsls	r0, r0, #1
     792:	4149      	adcs	r1, r1
     794:	bf28      	it	cs
     796:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     79a:	bd30      	pop	{r4, r5, pc}
     79c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     7a0:	bf3c      	itt	cc
     7a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     7a6:	bd30      	popcc	{r4, r5, pc}
     7a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     7ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     7b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     7b4:	f04f 0000 	mov.w	r0, #0
     7b8:	bd30      	pop	{r4, r5, pc}
     7ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     7be:	bf1a      	itte	ne
     7c0:	4619      	movne	r1, r3
     7c2:	4610      	movne	r0, r2
     7c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     7c8:	bf1c      	itt	ne
     7ca:	460b      	movne	r3, r1
     7cc:	4602      	movne	r2, r0
     7ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     7d2:	bf06      	itte	eq
     7d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     7d8:	ea91 0f03 	teqeq	r1, r3
     7dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     7e0:	bd30      	pop	{r4, r5, pc}
     7e2:	bf00      	nop

000007e4 <__aeabi_ui2d>:
     7e4:	f090 0f00 	teq	r0, #0
     7e8:	bf04      	itt	eq
     7ea:	2100      	moveq	r1, #0
     7ec:	4770      	bxeq	lr
     7ee:	b530      	push	{r4, r5, lr}
     7f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
     7f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
     7f8:	f04f 0500 	mov.w	r5, #0
     7fc:	f04f 0100 	mov.w	r1, #0
     800:	e750      	b.n	6a4 <CONFIG_BT_COMPANY_ID+0xb3>
     802:	bf00      	nop

00000804 <__aeabi_i2d>:
     804:	f090 0f00 	teq	r0, #0
     808:	bf04      	itt	eq
     80a:	2100      	moveq	r1, #0
     80c:	4770      	bxeq	lr
     80e:	b530      	push	{r4, r5, lr}
     810:	f44f 6480 	mov.w	r4, #1024	; 0x400
     814:	f104 0432 	add.w	r4, r4, #50	; 0x32
     818:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     81c:	bf48      	it	mi
     81e:	4240      	negmi	r0, r0
     820:	f04f 0100 	mov.w	r1, #0
     824:	e73e      	b.n	6a4 <CONFIG_BT_COMPANY_ID+0xb3>
     826:	bf00      	nop

00000828 <__aeabi_f2d>:
     828:	0042      	lsls	r2, r0, #1
     82a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     82e:	ea4f 0131 	mov.w	r1, r1, rrx
     832:	ea4f 7002 	mov.w	r0, r2, lsl #28
     836:	bf1f      	itttt	ne
     838:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     83c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     840:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     844:	4770      	bxne	lr
     846:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     84a:	bf08      	it	eq
     84c:	4770      	bxeq	lr
     84e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     852:	bf04      	itt	eq
     854:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     858:	4770      	bxeq	lr
     85a:	b530      	push	{r4, r5, lr}
     85c:	f44f 7460 	mov.w	r4, #896	; 0x380
     860:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     864:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     868:	e71c      	b.n	6a4 <CONFIG_BT_COMPANY_ID+0xb3>
     86a:	bf00      	nop

0000086c <__aeabi_ul2d>:
     86c:	ea50 0201 	orrs.w	r2, r0, r1
     870:	bf08      	it	eq
     872:	4770      	bxeq	lr
     874:	b530      	push	{r4, r5, lr}
     876:	f04f 0500 	mov.w	r5, #0
     87a:	e00a      	b.n	892 <__aeabi_l2d+0x16>

0000087c <__aeabi_l2d>:
     87c:	ea50 0201 	orrs.w	r2, r0, r1
     880:	bf08      	it	eq
     882:	4770      	bxeq	lr
     884:	b530      	push	{r4, r5, lr}
     886:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     88a:	d502      	bpl.n	892 <__aeabi_l2d+0x16>
     88c:	4240      	negs	r0, r0
     88e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     892:	f44f 6480 	mov.w	r4, #1024	; 0x400
     896:	f104 0432 	add.w	r4, r4, #50	; 0x32
     89a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     89e:	f43f aed8 	beq.w	652 <CONFIG_BT_COMPANY_ID+0x61>
     8a2:	f04f 0203 	mov.w	r2, #3
     8a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8aa:	bf18      	it	ne
     8ac:	3203      	addne	r2, #3
     8ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8b2:	bf18      	it	ne
     8b4:	3203      	addne	r2, #3
     8b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     8ba:	f1c2 0320 	rsb	r3, r2, #32
     8be:	fa00 fc03 	lsl.w	ip, r0, r3
     8c2:	fa20 f002 	lsr.w	r0, r0, r2
     8c6:	fa01 fe03 	lsl.w	lr, r1, r3
     8ca:	ea40 000e 	orr.w	r0, r0, lr
     8ce:	fa21 f102 	lsr.w	r1, r1, r2
     8d2:	4414      	add	r4, r2
     8d4:	e6bd      	b.n	652 <CONFIG_BT_COMPANY_ID+0x61>
     8d6:	bf00      	nop

000008d8 <__aeabi_dmul>:
     8d8:	b570      	push	{r4, r5, r6, lr}
     8da:	f04f 0cff 	mov.w	ip, #255	; 0xff
     8de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     8e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     8e6:	bf1d      	ittte	ne
     8e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     8ec:	ea94 0f0c 	teqne	r4, ip
     8f0:	ea95 0f0c 	teqne	r5, ip
     8f4:	f000 f8de 	bleq	ab4 <__aeabi_dmul+0x1dc>
     8f8:	442c      	add	r4, r5
     8fa:	ea81 0603 	eor.w	r6, r1, r3
     8fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     902:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     906:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     90a:	bf18      	it	ne
     90c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     914:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     918:	d038      	beq.n	98c <__aeabi_dmul+0xb4>
     91a:	fba0 ce02 	umull	ip, lr, r0, r2
     91e:	f04f 0500 	mov.w	r5, #0
     922:	fbe1 e502 	umlal	lr, r5, r1, r2
     926:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     92a:	fbe0 e503 	umlal	lr, r5, r0, r3
     92e:	f04f 0600 	mov.w	r6, #0
     932:	fbe1 5603 	umlal	r5, r6, r1, r3
     936:	f09c 0f00 	teq	ip, #0
     93a:	bf18      	it	ne
     93c:	f04e 0e01 	orrne.w	lr, lr, #1
     940:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     944:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     948:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     94c:	d204      	bcs.n	958 <__aeabi_dmul+0x80>
     94e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     952:	416d      	adcs	r5, r5
     954:	eb46 0606 	adc.w	r6, r6, r6
     958:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     95c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     960:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     964:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     968:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     96c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     970:	bf88      	it	hi
     972:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     976:	d81e      	bhi.n	9b6 <__aeabi_dmul+0xde>
     978:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     97c:	bf08      	it	eq
     97e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     982:	f150 0000 	adcs.w	r0, r0, #0
     986:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     98a:	bd70      	pop	{r4, r5, r6, pc}
     98c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     990:	ea46 0101 	orr.w	r1, r6, r1
     994:	ea40 0002 	orr.w	r0, r0, r2
     998:	ea81 0103 	eor.w	r1, r1, r3
     99c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     9a0:	bfc2      	ittt	gt
     9a2:	ebd4 050c 	rsbsgt	r5, r4, ip
     9a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     9aa:	bd70      	popgt	{r4, r5, r6, pc}
     9ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     9b0:	f04f 0e00 	mov.w	lr, #0
     9b4:	3c01      	subs	r4, #1
     9b6:	f300 80ab 	bgt.w	b10 <__aeabi_dmul+0x238>
     9ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
     9be:	bfde      	ittt	le
     9c0:	2000      	movle	r0, #0
     9c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     9c6:	bd70      	pople	{r4, r5, r6, pc}
     9c8:	f1c4 0400 	rsb	r4, r4, #0
     9cc:	3c20      	subs	r4, #32
     9ce:	da35      	bge.n	a3c <__aeabi_dmul+0x164>
     9d0:	340c      	adds	r4, #12
     9d2:	dc1b      	bgt.n	a0c <__aeabi_dmul+0x134>
     9d4:	f104 0414 	add.w	r4, r4, #20
     9d8:	f1c4 0520 	rsb	r5, r4, #32
     9dc:	fa00 f305 	lsl.w	r3, r0, r5
     9e0:	fa20 f004 	lsr.w	r0, r0, r4
     9e4:	fa01 f205 	lsl.w	r2, r1, r5
     9e8:	ea40 0002 	orr.w	r0, r0, r2
     9ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     9f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     9f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     9f8:	fa21 f604 	lsr.w	r6, r1, r4
     9fc:	eb42 0106 	adc.w	r1, r2, r6
     a00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     a04:	bf08      	it	eq
     a06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     a0a:	bd70      	pop	{r4, r5, r6, pc}
     a0c:	f1c4 040c 	rsb	r4, r4, #12
     a10:	f1c4 0520 	rsb	r5, r4, #32
     a14:	fa00 f304 	lsl.w	r3, r0, r4
     a18:	fa20 f005 	lsr.w	r0, r0, r5
     a1c:	fa01 f204 	lsl.w	r2, r1, r4
     a20:	ea40 0002 	orr.w	r0, r0, r2
     a24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     a28:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     a2c:	f141 0100 	adc.w	r1, r1, #0
     a30:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     a34:	bf08      	it	eq
     a36:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     a3a:	bd70      	pop	{r4, r5, r6, pc}
     a3c:	f1c4 0520 	rsb	r5, r4, #32
     a40:	fa00 f205 	lsl.w	r2, r0, r5
     a44:	ea4e 0e02 	orr.w	lr, lr, r2
     a48:	fa20 f304 	lsr.w	r3, r0, r4
     a4c:	fa01 f205 	lsl.w	r2, r1, r5
     a50:	ea43 0302 	orr.w	r3, r3, r2
     a54:	fa21 f004 	lsr.w	r0, r1, r4
     a58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     a5c:	fa21 f204 	lsr.w	r2, r1, r4
     a60:	ea20 0002 	bic.w	r0, r0, r2
     a64:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     a68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     a6c:	bf08      	it	eq
     a6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     a72:	bd70      	pop	{r4, r5, r6, pc}
     a74:	f094 0f00 	teq	r4, #0
     a78:	d10f      	bne.n	a9a <__aeabi_dmul+0x1c2>
     a7a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     a7e:	0040      	lsls	r0, r0, #1
     a80:	eb41 0101 	adc.w	r1, r1, r1
     a84:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     a88:	bf08      	it	eq
     a8a:	3c01      	subeq	r4, #1
     a8c:	d0f7      	beq.n	a7e <__aeabi_dmul+0x1a6>
     a8e:	ea41 0106 	orr.w	r1, r1, r6
     a92:	f095 0f00 	teq	r5, #0
     a96:	bf18      	it	ne
     a98:	4770      	bxne	lr
     a9a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     a9e:	0052      	lsls	r2, r2, #1
     aa0:	eb43 0303 	adc.w	r3, r3, r3
     aa4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     aa8:	bf08      	it	eq
     aaa:	3d01      	subeq	r5, #1
     aac:	d0f7      	beq.n	a9e <__aeabi_dmul+0x1c6>
     aae:	ea43 0306 	orr.w	r3, r3, r6
     ab2:	4770      	bx	lr
     ab4:	ea94 0f0c 	teq	r4, ip
     ab8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     abc:	bf18      	it	ne
     abe:	ea95 0f0c 	teqne	r5, ip
     ac2:	d00c      	beq.n	ade <__aeabi_dmul+0x206>
     ac4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     ac8:	bf18      	it	ne
     aca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     ace:	d1d1      	bne.n	a74 <__aeabi_dmul+0x19c>
     ad0:	ea81 0103 	eor.w	r1, r1, r3
     ad4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     ad8:	f04f 0000 	mov.w	r0, #0
     adc:	bd70      	pop	{r4, r5, r6, pc}
     ade:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     ae2:	bf06      	itte	eq
     ae4:	4610      	moveq	r0, r2
     ae6:	4619      	moveq	r1, r3
     ae8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     aec:	d019      	beq.n	b22 <__aeabi_dmul+0x24a>
     aee:	ea94 0f0c 	teq	r4, ip
     af2:	d102      	bne.n	afa <__aeabi_dmul+0x222>
     af4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     af8:	d113      	bne.n	b22 <__aeabi_dmul+0x24a>
     afa:	ea95 0f0c 	teq	r5, ip
     afe:	d105      	bne.n	b0c <__aeabi_dmul+0x234>
     b00:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     b04:	bf1c      	itt	ne
     b06:	4610      	movne	r0, r2
     b08:	4619      	movne	r1, r3
     b0a:	d10a      	bne.n	b22 <__aeabi_dmul+0x24a>
     b0c:	ea81 0103 	eor.w	r1, r1, r3
     b10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     b14:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     b18:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     b1c:	f04f 0000 	mov.w	r0, #0
     b20:	bd70      	pop	{r4, r5, r6, pc}
     b22:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     b26:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     b2a:	bd70      	pop	{r4, r5, r6, pc}

00000b2c <__aeabi_ddiv>:
     b2c:	b570      	push	{r4, r5, r6, lr}
     b2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
     b32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     b36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     b3a:	bf1d      	ittte	ne
     b3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     b40:	ea94 0f0c 	teqne	r4, ip
     b44:	ea95 0f0c 	teqne	r5, ip
     b48:	f000 f8a7 	bleq	c9a <__aeabi_ddiv+0x16e>
     b4c:	eba4 0405 	sub.w	r4, r4, r5
     b50:	ea81 0e03 	eor.w	lr, r1, r3
     b54:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     b58:	ea4f 3101 	mov.w	r1, r1, lsl #12
     b5c:	f000 8088 	beq.w	c70 <__aeabi_ddiv+0x144>
     b60:	ea4f 3303 	mov.w	r3, r3, lsl #12
     b64:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     b68:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     b6c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     b70:	ea4f 2202 	mov.w	r2, r2, lsl #8
     b74:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     b78:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     b7c:	ea4f 2600 	mov.w	r6, r0, lsl #8
     b80:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     b84:	429d      	cmp	r5, r3
     b86:	bf08      	it	eq
     b88:	4296      	cmpeq	r6, r2
     b8a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     b8e:	f504 7440 	add.w	r4, r4, #768	; 0x300
     b92:	d202      	bcs.n	b9a <__aeabi_ddiv+0x6e>
     b94:	085b      	lsrs	r3, r3, #1
     b96:	ea4f 0232 	mov.w	r2, r2, rrx
     b9a:	1ab6      	subs	r6, r6, r2
     b9c:	eb65 0503 	sbc.w	r5, r5, r3
     ba0:	085b      	lsrs	r3, r3, #1
     ba2:	ea4f 0232 	mov.w	r2, r2, rrx
     ba6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     baa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     bae:	ebb6 0e02 	subs.w	lr, r6, r2
     bb2:	eb75 0e03 	sbcs.w	lr, r5, r3
     bb6:	bf22      	ittt	cs
     bb8:	1ab6      	subcs	r6, r6, r2
     bba:	4675      	movcs	r5, lr
     bbc:	ea40 000c 	orrcs.w	r0, r0, ip
     bc0:	085b      	lsrs	r3, r3, #1
     bc2:	ea4f 0232 	mov.w	r2, r2, rrx
     bc6:	ebb6 0e02 	subs.w	lr, r6, r2
     bca:	eb75 0e03 	sbcs.w	lr, r5, r3
     bce:	bf22      	ittt	cs
     bd0:	1ab6      	subcs	r6, r6, r2
     bd2:	4675      	movcs	r5, lr
     bd4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     bd8:	085b      	lsrs	r3, r3, #1
     bda:	ea4f 0232 	mov.w	r2, r2, rrx
     bde:	ebb6 0e02 	subs.w	lr, r6, r2
     be2:	eb75 0e03 	sbcs.w	lr, r5, r3
     be6:	bf22      	ittt	cs
     be8:	1ab6      	subcs	r6, r6, r2
     bea:	4675      	movcs	r5, lr
     bec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     bf0:	085b      	lsrs	r3, r3, #1
     bf2:	ea4f 0232 	mov.w	r2, r2, rrx
     bf6:	ebb6 0e02 	subs.w	lr, r6, r2
     bfa:	eb75 0e03 	sbcs.w	lr, r5, r3
     bfe:	bf22      	ittt	cs
     c00:	1ab6      	subcs	r6, r6, r2
     c02:	4675      	movcs	r5, lr
     c04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     c08:	ea55 0e06 	orrs.w	lr, r5, r6
     c0c:	d018      	beq.n	c40 <__aeabi_ddiv+0x114>
     c0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
     c12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     c16:	ea4f 1606 	mov.w	r6, r6, lsl #4
     c1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     c1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     c22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     c26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     c2a:	d1c0      	bne.n	bae <__aeabi_ddiv+0x82>
     c2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     c30:	d10b      	bne.n	c4a <__aeabi_ddiv+0x11e>
     c32:	ea41 0100 	orr.w	r1, r1, r0
     c36:	f04f 0000 	mov.w	r0, #0
     c3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     c3e:	e7b6      	b.n	bae <__aeabi_ddiv+0x82>
     c40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     c44:	bf04      	itt	eq
     c46:	4301      	orreq	r1, r0
     c48:	2000      	moveq	r0, #0
     c4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     c4e:	bf88      	it	hi
     c50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     c54:	f63f aeaf 	bhi.w	9b6 <__aeabi_dmul+0xde>
     c58:	ebb5 0c03 	subs.w	ip, r5, r3
     c5c:	bf04      	itt	eq
     c5e:	ebb6 0c02 	subseq.w	ip, r6, r2
     c62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     c66:	f150 0000 	adcs.w	r0, r0, #0
     c6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     c6e:	bd70      	pop	{r4, r5, r6, pc}
     c70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     c74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     c78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     c7c:	bfc2      	ittt	gt
     c7e:	ebd4 050c 	rsbsgt	r5, r4, ip
     c82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     c86:	bd70      	popgt	{r4, r5, r6, pc}
     c88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     c8c:	f04f 0e00 	mov.w	lr, #0
     c90:	3c01      	subs	r4, #1
     c92:	e690      	b.n	9b6 <__aeabi_dmul+0xde>
     c94:	ea45 0e06 	orr.w	lr, r5, r6
     c98:	e68d      	b.n	9b6 <__aeabi_dmul+0xde>
     c9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     c9e:	ea94 0f0c 	teq	r4, ip
     ca2:	bf08      	it	eq
     ca4:	ea95 0f0c 	teqeq	r5, ip
     ca8:	f43f af3b 	beq.w	b22 <__aeabi_dmul+0x24a>
     cac:	ea94 0f0c 	teq	r4, ip
     cb0:	d10a      	bne.n	cc8 <__aeabi_ddiv+0x19c>
     cb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     cb6:	f47f af34 	bne.w	b22 <__aeabi_dmul+0x24a>
     cba:	ea95 0f0c 	teq	r5, ip
     cbe:	f47f af25 	bne.w	b0c <__aeabi_dmul+0x234>
     cc2:	4610      	mov	r0, r2
     cc4:	4619      	mov	r1, r3
     cc6:	e72c      	b.n	b22 <__aeabi_dmul+0x24a>
     cc8:	ea95 0f0c 	teq	r5, ip
     ccc:	d106      	bne.n	cdc <__aeabi_ddiv+0x1b0>
     cce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     cd2:	f43f aefd 	beq.w	ad0 <__aeabi_dmul+0x1f8>
     cd6:	4610      	mov	r0, r2
     cd8:	4619      	mov	r1, r3
     cda:	e722      	b.n	b22 <__aeabi_dmul+0x24a>
     cdc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     ce0:	bf18      	it	ne
     ce2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     ce6:	f47f aec5 	bne.w	a74 <__aeabi_dmul+0x19c>
     cea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     cee:	f47f af0d 	bne.w	b0c <__aeabi_dmul+0x234>
     cf2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     cf6:	f47f aeeb 	bne.w	ad0 <__aeabi_dmul+0x1f8>
     cfa:	e712      	b.n	b22 <__aeabi_dmul+0x24a>

00000cfc <__aeabi_frsub>:
     cfc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     d00:	e002      	b.n	d08 <__addsf3>
     d02:	bf00      	nop

00000d04 <__aeabi_fsub>:
     d04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000d08 <__addsf3>:
     d08:	0042      	lsls	r2, r0, #1
     d0a:	bf1f      	itttt	ne
     d0c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     d10:	ea92 0f03 	teqne	r2, r3
     d14:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     d18:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     d1c:	d06a      	beq.n	df4 <__addsf3+0xec>
     d1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     d22:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     d26:	bfc1      	itttt	gt
     d28:	18d2      	addgt	r2, r2, r3
     d2a:	4041      	eorgt	r1, r0
     d2c:	4048      	eorgt	r0, r1
     d2e:	4041      	eorgt	r1, r0
     d30:	bfb8      	it	lt
     d32:	425b      	neglt	r3, r3
     d34:	2b19      	cmp	r3, #25
     d36:	bf88      	it	hi
     d38:	4770      	bxhi	lr
     d3a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     d3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     d42:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     d46:	bf18      	it	ne
     d48:	4240      	negne	r0, r0
     d4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     d4e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     d52:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     d56:	bf18      	it	ne
     d58:	4249      	negne	r1, r1
     d5a:	ea92 0f03 	teq	r2, r3
     d5e:	d03f      	beq.n	de0 <__addsf3+0xd8>
     d60:	f1a2 0201 	sub.w	r2, r2, #1
     d64:	fa41 fc03 	asr.w	ip, r1, r3
     d68:	eb10 000c 	adds.w	r0, r0, ip
     d6c:	f1c3 0320 	rsb	r3, r3, #32
     d70:	fa01 f103 	lsl.w	r1, r1, r3
     d74:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     d78:	d502      	bpl.n	d80 <__addsf3+0x78>
     d7a:	4249      	negs	r1, r1
     d7c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     d80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     d84:	d313      	bcc.n	dae <__addsf3+0xa6>
     d86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     d8a:	d306      	bcc.n	d9a <__addsf3+0x92>
     d8c:	0840      	lsrs	r0, r0, #1
     d8e:	ea4f 0131 	mov.w	r1, r1, rrx
     d92:	f102 0201 	add.w	r2, r2, #1
     d96:	2afe      	cmp	r2, #254	; 0xfe
     d98:	d251      	bcs.n	e3e <__addsf3+0x136>
     d9a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     da2:	bf08      	it	eq
     da4:	f020 0001 	biceq.w	r0, r0, #1
     da8:	ea40 0003 	orr.w	r0, r0, r3
     dac:	4770      	bx	lr
     dae:	0049      	lsls	r1, r1, #1
     db0:	eb40 0000 	adc.w	r0, r0, r0
     db4:	3a01      	subs	r2, #1
     db6:	bf28      	it	cs
     db8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     dbc:	d2ed      	bcs.n	d9a <__addsf3+0x92>
     dbe:	fab0 fc80 	clz	ip, r0
     dc2:	f1ac 0c08 	sub.w	ip, ip, #8
     dc6:	ebb2 020c 	subs.w	r2, r2, ip
     dca:	fa00 f00c 	lsl.w	r0, r0, ip
     dce:	bfaa      	itet	ge
     dd0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     dd4:	4252      	neglt	r2, r2
     dd6:	4318      	orrge	r0, r3
     dd8:	bfbc      	itt	lt
     dda:	40d0      	lsrlt	r0, r2
     ddc:	4318      	orrlt	r0, r3
     dde:	4770      	bx	lr
     de0:	f092 0f00 	teq	r2, #0
     de4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     de8:	bf06      	itte	eq
     dea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     dee:	3201      	addeq	r2, #1
     df0:	3b01      	subne	r3, #1
     df2:	e7b5      	b.n	d60 <__addsf3+0x58>
     df4:	ea4f 0341 	mov.w	r3, r1, lsl #1
     df8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     dfc:	bf18      	it	ne
     dfe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     e02:	d021      	beq.n	e48 <__addsf3+0x140>
     e04:	ea92 0f03 	teq	r2, r3
     e08:	d004      	beq.n	e14 <__addsf3+0x10c>
     e0a:	f092 0f00 	teq	r2, #0
     e0e:	bf08      	it	eq
     e10:	4608      	moveq	r0, r1
     e12:	4770      	bx	lr
     e14:	ea90 0f01 	teq	r0, r1
     e18:	bf1c      	itt	ne
     e1a:	2000      	movne	r0, #0
     e1c:	4770      	bxne	lr
     e1e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     e22:	d104      	bne.n	e2e <__addsf3+0x126>
     e24:	0040      	lsls	r0, r0, #1
     e26:	bf28      	it	cs
     e28:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     e2c:	4770      	bx	lr
     e2e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     e32:	bf3c      	itt	cc
     e34:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     e38:	4770      	bxcc	lr
     e3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     e3e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     e42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     e46:	4770      	bx	lr
     e48:	ea7f 6222 	mvns.w	r2, r2, asr #24
     e4c:	bf16      	itet	ne
     e4e:	4608      	movne	r0, r1
     e50:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     e54:	4601      	movne	r1, r0
     e56:	0242      	lsls	r2, r0, #9
     e58:	bf06      	itte	eq
     e5a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     e5e:	ea90 0f01 	teqeq	r0, r1
     e62:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     e66:	4770      	bx	lr

00000e68 <__aeabi_ui2f>:
     e68:	f04f 0300 	mov.w	r3, #0
     e6c:	e004      	b.n	e78 <__aeabi_i2f+0x8>
     e6e:	bf00      	nop

00000e70 <__aeabi_i2f>:
     e70:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     e74:	bf48      	it	mi
     e76:	4240      	negmi	r0, r0
     e78:	ea5f 0c00 	movs.w	ip, r0
     e7c:	bf08      	it	eq
     e7e:	4770      	bxeq	lr
     e80:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     e84:	4601      	mov	r1, r0
     e86:	f04f 0000 	mov.w	r0, #0
     e8a:	e01c      	b.n	ec6 <__aeabi_l2f+0x2a>

00000e8c <__aeabi_ul2f>:
     e8c:	ea50 0201 	orrs.w	r2, r0, r1
     e90:	bf08      	it	eq
     e92:	4770      	bxeq	lr
     e94:	f04f 0300 	mov.w	r3, #0
     e98:	e00a      	b.n	eb0 <__aeabi_l2f+0x14>
     e9a:	bf00      	nop

00000e9c <__aeabi_l2f>:
     e9c:	ea50 0201 	orrs.w	r2, r0, r1
     ea0:	bf08      	it	eq
     ea2:	4770      	bxeq	lr
     ea4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     ea8:	d502      	bpl.n	eb0 <__aeabi_l2f+0x14>
     eaa:	4240      	negs	r0, r0
     eac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     eb0:	ea5f 0c01 	movs.w	ip, r1
     eb4:	bf02      	ittt	eq
     eb6:	4684      	moveq	ip, r0
     eb8:	4601      	moveq	r1, r0
     eba:	2000      	moveq	r0, #0
     ebc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     ec0:	bf08      	it	eq
     ec2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     ec6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     eca:	fabc f28c 	clz	r2, ip
     ece:	3a08      	subs	r2, #8
     ed0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     ed4:	db10      	blt.n	ef8 <__data_size+0x28>
     ed6:	fa01 fc02 	lsl.w	ip, r1, r2
     eda:	4463      	add	r3, ip
     edc:	fa00 fc02 	lsl.w	ip, r0, r2
     ee0:	f1c2 0220 	rsb	r2, r2, #32
     ee4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     ee8:	fa20 f202 	lsr.w	r2, r0, r2
     eec:	eb43 0002 	adc.w	r0, r3, r2
     ef0:	bf08      	it	eq
     ef2:	f020 0001 	biceq.w	r0, r0, #1
     ef6:	4770      	bx	lr
     ef8:	f102 0220 	add.w	r2, r2, #32
     efc:	fa01 fc02 	lsl.w	ip, r1, r2
     f00:	f1c2 0220 	rsb	r2, r2, #32
     f04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     f08:	fa21 f202 	lsr.w	r2, r1, r2
     f0c:	eb43 0002 	adc.w	r0, r3, r2
     f10:	bf08      	it	eq
     f12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     f16:	4770      	bx	lr

00000f18 <__aeabi_fmul>:
     f18:	f04f 0cff 	mov.w	ip, #255	; 0xff
     f1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     f20:	bf1e      	ittt	ne
     f22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     f26:	ea92 0f0c 	teqne	r2, ip
     f2a:	ea93 0f0c 	teqne	r3, ip
     f2e:	d06f      	beq.n	1010 <CONFIG_FPROTECT_BLOCK_SIZE+0x10>
     f30:	441a      	add	r2, r3
     f32:	ea80 0c01 	eor.w	ip, r0, r1
     f36:	0240      	lsls	r0, r0, #9
     f38:	bf18      	it	ne
     f3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     f3e:	d01e      	beq.n	f7e <__aeabi_fmul+0x66>
     f40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     f44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     f48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     f4c:	fba0 3101 	umull	r3, r1, r0, r1
     f50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     f54:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     f58:	bf3e      	ittt	cc
     f5a:	0049      	lslcc	r1, r1, #1
     f5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     f60:	005b      	lslcc	r3, r3, #1
     f62:	ea40 0001 	orr.w	r0, r0, r1
     f66:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     f6a:	2afd      	cmp	r2, #253	; 0xfd
     f6c:	d81d      	bhi.n	faa <__aeabi_fmul+0x92>
     f6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     f72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     f76:	bf08      	it	eq
     f78:	f020 0001 	biceq.w	r0, r0, #1
     f7c:	4770      	bx	lr
     f7e:	f090 0f00 	teq	r0, #0
     f82:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     f86:	bf08      	it	eq
     f88:	0249      	lsleq	r1, r1, #9
     f8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     f8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     f92:	3a7f      	subs	r2, #127	; 0x7f
     f94:	bfc2      	ittt	gt
     f96:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     f9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     f9e:	4770      	bxgt	lr
     fa0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     fa4:	f04f 0300 	mov.w	r3, #0
     fa8:	3a01      	subs	r2, #1
     faa:	dc5d      	bgt.n	1068 <CONFIG_FPROTECT_BLOCK_SIZE+0x68>
     fac:	f112 0f19 	cmn.w	r2, #25
     fb0:	bfdc      	itt	le
     fb2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     fb6:	4770      	bxle	lr
     fb8:	f1c2 0200 	rsb	r2, r2, #0
     fbc:	0041      	lsls	r1, r0, #1
     fbe:	fa21 f102 	lsr.w	r1, r1, r2
     fc2:	f1c2 0220 	rsb	r2, r2, #32
     fc6:	fa00 fc02 	lsl.w	ip, r0, r2
     fca:	ea5f 0031 	movs.w	r0, r1, rrx
     fce:	f140 0000 	adc.w	r0, r0, #0
     fd2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     fd6:	bf08      	it	eq
     fd8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     fdc:	4770      	bx	lr
     fde:	f092 0f00 	teq	r2, #0
     fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     fe6:	bf02      	ittt	eq
     fe8:	0040      	lsleq	r0, r0, #1
     fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     fee:	3a01      	subeq	r2, #1
     ff0:	d0f9      	beq.n	fe6 <__aeabi_fmul+0xce>
     ff2:	ea40 000c 	orr.w	r0, r0, ip
     ff6:	f093 0f00 	teq	r3, #0
     ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     ffe:	bf02      	ittt	eq
    1000:	0049      	lsleq	r1, r1, #1
    1002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    1006:	3b01      	subeq	r3, #1
    1008:	d0f9      	beq.n	ffe <__aeabi_fmul+0xe6>
    100a:	ea41 010c 	orr.w	r1, r1, ip
    100e:	e78f      	b.n	f30 <__aeabi_fmul+0x18>
    1010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    1014:	ea92 0f0c 	teq	r2, ip
    1018:	bf18      	it	ne
    101a:	ea93 0f0c 	teqne	r3, ip
    101e:	d00a      	beq.n	1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
    1020:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    1024:	bf18      	it	ne
    1026:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    102a:	d1d8      	bne.n	fde <__aeabi_fmul+0xc6>
    102c:	ea80 0001 	eor.w	r0, r0, r1
    1030:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    1034:	4770      	bx	lr
    1036:	f090 0f00 	teq	r0, #0
    103a:	bf17      	itett	ne
    103c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    1040:	4608      	moveq	r0, r1
    1042:	f091 0f00 	teqne	r1, #0
    1046:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    104a:	d014      	beq.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    104c:	ea92 0f0c 	teq	r2, ip
    1050:	d101      	bne.n	1056 <CONFIG_FPROTECT_BLOCK_SIZE+0x56>
    1052:	0242      	lsls	r2, r0, #9
    1054:	d10f      	bne.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    1056:	ea93 0f0c 	teq	r3, ip
    105a:	d103      	bne.n	1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>
    105c:	024b      	lsls	r3, r1, #9
    105e:	bf18      	it	ne
    1060:	4608      	movne	r0, r1
    1062:	d108      	bne.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    1064:	ea80 0001 	eor.w	r0, r0, r1
    1068:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    106c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    1070:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    1074:	4770      	bx	lr
    1076:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    107a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    107e:	4770      	bx	lr

00001080 <__aeabi_fdiv>:
    1080:	f04f 0cff 	mov.w	ip, #255	; 0xff
    1084:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    1088:	bf1e      	ittt	ne
    108a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    108e:	ea92 0f0c 	teqne	r2, ip
    1092:	ea93 0f0c 	teqne	r3, ip
    1096:	d069      	beq.n	116c <__aeabi_fdiv+0xec>
    1098:	eba2 0203 	sub.w	r2, r2, r3
    109c:	ea80 0c01 	eor.w	ip, r0, r1
    10a0:	0249      	lsls	r1, r1, #9
    10a2:	ea4f 2040 	mov.w	r0, r0, lsl #9
    10a6:	d037      	beq.n	1118 <__aeabi_fdiv+0x98>
    10a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    10ac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    10b0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    10b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    10b8:	428b      	cmp	r3, r1
    10ba:	bf38      	it	cc
    10bc:	005b      	lslcc	r3, r3, #1
    10be:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    10c2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    10c6:	428b      	cmp	r3, r1
    10c8:	bf24      	itt	cs
    10ca:	1a5b      	subcs	r3, r3, r1
    10cc:	ea40 000c 	orrcs.w	r0, r0, ip
    10d0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    10d4:	bf24      	itt	cs
    10d6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    10da:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    10de:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    10e2:	bf24      	itt	cs
    10e4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    10e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    10ec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    10f0:	bf24      	itt	cs
    10f2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    10f6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    10fa:	011b      	lsls	r3, r3, #4
    10fc:	bf18      	it	ne
    10fe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    1102:	d1e0      	bne.n	10c6 <__aeabi_fdiv+0x46>
    1104:	2afd      	cmp	r2, #253	; 0xfd
    1106:	f63f af50 	bhi.w	faa <__aeabi_fmul+0x92>
    110a:	428b      	cmp	r3, r1
    110c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    1110:	bf08      	it	eq
    1112:	f020 0001 	biceq.w	r0, r0, #1
    1116:	4770      	bx	lr
    1118:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    111c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    1120:	327f      	adds	r2, #127	; 0x7f
    1122:	bfc2      	ittt	gt
    1124:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    1128:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    112c:	4770      	bxgt	lr
    112e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    1132:	f04f 0300 	mov.w	r3, #0
    1136:	3a01      	subs	r2, #1
    1138:	e737      	b.n	faa <__aeabi_fmul+0x92>
    113a:	f092 0f00 	teq	r2, #0
    113e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    1142:	bf02      	ittt	eq
    1144:	0040      	lsleq	r0, r0, #1
    1146:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    114a:	3a01      	subeq	r2, #1
    114c:	d0f9      	beq.n	1142 <__aeabi_fdiv+0xc2>
    114e:	ea40 000c 	orr.w	r0, r0, ip
    1152:	f093 0f00 	teq	r3, #0
    1156:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    115a:	bf02      	ittt	eq
    115c:	0049      	lsleq	r1, r1, #1
    115e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    1162:	3b01      	subeq	r3, #1
    1164:	d0f9      	beq.n	115a <__aeabi_fdiv+0xda>
    1166:	ea41 010c 	orr.w	r1, r1, ip
    116a:	e795      	b.n	1098 <__aeabi_fdiv+0x18>
    116c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    1170:	ea92 0f0c 	teq	r2, ip
    1174:	d108      	bne.n	1188 <__aeabi_fdiv+0x108>
    1176:	0242      	lsls	r2, r0, #9
    1178:	f47f af7d 	bne.w	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    117c:	ea93 0f0c 	teq	r3, ip
    1180:	f47f af70 	bne.w	1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>
    1184:	4608      	mov	r0, r1
    1186:	e776      	b.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    1188:	ea93 0f0c 	teq	r3, ip
    118c:	d104      	bne.n	1198 <__aeabi_fdiv+0x118>
    118e:	024b      	lsls	r3, r1, #9
    1190:	f43f af4c 	beq.w	102c <CONFIG_FPROTECT_BLOCK_SIZE+0x2c>
    1194:	4608      	mov	r0, r1
    1196:	e76e      	b.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    1198:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    119c:	bf18      	it	ne
    119e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    11a2:	d1ca      	bne.n	113a <__aeabi_fdiv+0xba>
    11a4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    11a8:	f47f af5c 	bne.w	1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>
    11ac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    11b0:	f47f af3c 	bne.w	102c <CONFIG_FPROTECT_BLOCK_SIZE+0x2c>
    11b4:	e75f      	b.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    11b6:	bf00      	nop

000011b8 <__aeabi_uldivmod>:
    11b8:	b953      	cbnz	r3, 11d0 <__aeabi_uldivmod+0x18>
    11ba:	b94a      	cbnz	r2, 11d0 <__aeabi_uldivmod+0x18>
    11bc:	2900      	cmp	r1, #0
    11be:	bf08      	it	eq
    11c0:	2800      	cmpeq	r0, #0
    11c2:	bf1c      	itt	ne
    11c4:	f04f 31ff 	movne.w	r1, #4294967295
    11c8:	f04f 30ff 	movne.w	r0, #4294967295
    11cc:	f000 b80c 	b.w	11e8 <__aeabi_idiv0>
    11d0:	f1ad 0c08 	sub.w	ip, sp, #8
    11d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    11d8:	f000 f968 	bl	14ac <__udivmoddi4>
    11dc:	f8dd e004 	ldr.w	lr, [sp, #4]
    11e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    11e4:	b004      	add	sp, #16
    11e6:	4770      	bx	lr

000011e8 <__aeabi_idiv0>:
    11e8:	4770      	bx	lr
    11ea:	bf00      	nop

000011ec <__gedf2>:
    11ec:	f04f 3cff 	mov.w	ip, #4294967295
    11f0:	e006      	b.n	1200 <__cmpdf2+0x4>
    11f2:	bf00      	nop

000011f4 <__ledf2>:
    11f4:	f04f 0c01 	mov.w	ip, #1
    11f8:	e002      	b.n	1200 <__cmpdf2+0x4>
    11fa:	bf00      	nop

000011fc <__cmpdf2>:
    11fc:	f04f 0c01 	mov.w	ip, #1
    1200:	f84d cd04 	str.w	ip, [sp, #-4]!
    1204:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1208:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    120c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    1210:	bf18      	it	ne
    1212:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    1216:	d01b      	beq.n	1250 <__cmpdf2+0x54>
    1218:	b001      	add	sp, #4
    121a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    121e:	bf0c      	ite	eq
    1220:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    1224:	ea91 0f03 	teqne	r1, r3
    1228:	bf02      	ittt	eq
    122a:	ea90 0f02 	teqeq	r0, r2
    122e:	2000      	moveq	r0, #0
    1230:	4770      	bxeq	lr
    1232:	f110 0f00 	cmn.w	r0, #0
    1236:	ea91 0f03 	teq	r1, r3
    123a:	bf58      	it	pl
    123c:	4299      	cmppl	r1, r3
    123e:	bf08      	it	eq
    1240:	4290      	cmpeq	r0, r2
    1242:	bf2c      	ite	cs
    1244:	17d8      	asrcs	r0, r3, #31
    1246:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    124a:	f040 0001 	orr.w	r0, r0, #1
    124e:	4770      	bx	lr
    1250:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1254:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    1258:	d102      	bne.n	1260 <__cmpdf2+0x64>
    125a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    125e:	d107      	bne.n	1270 <__cmpdf2+0x74>
    1260:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    1264:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    1268:	d1d6      	bne.n	1218 <__cmpdf2+0x1c>
    126a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    126e:	d0d3      	beq.n	1218 <__cmpdf2+0x1c>
    1270:	f85d 0b04 	ldr.w	r0, [sp], #4
    1274:	4770      	bx	lr
    1276:	bf00      	nop

00001278 <__aeabi_cdrcmple>:
    1278:	4684      	mov	ip, r0
    127a:	4610      	mov	r0, r2
    127c:	4662      	mov	r2, ip
    127e:	468c      	mov	ip, r1
    1280:	4619      	mov	r1, r3
    1282:	4663      	mov	r3, ip
    1284:	e000      	b.n	1288 <__aeabi_cdcmpeq>
    1286:	bf00      	nop

00001288 <__aeabi_cdcmpeq>:
    1288:	b501      	push	{r0, lr}
    128a:	f7ff ffb7 	bl	11fc <__cmpdf2>
    128e:	2800      	cmp	r0, #0
    1290:	bf48      	it	mi
    1292:	f110 0f00 	cmnmi.w	r0, #0
    1296:	bd01      	pop	{r0, pc}

00001298 <__aeabi_dcmpeq>:
    1298:	f84d ed08 	str.w	lr, [sp, #-8]!
    129c:	f7ff fff4 	bl	1288 <__aeabi_cdcmpeq>
    12a0:	bf0c      	ite	eq
    12a2:	2001      	moveq	r0, #1
    12a4:	2000      	movne	r0, #0
    12a6:	f85d fb08 	ldr.w	pc, [sp], #8
    12aa:	bf00      	nop

000012ac <__aeabi_dcmplt>:
    12ac:	f84d ed08 	str.w	lr, [sp, #-8]!
    12b0:	f7ff ffea 	bl	1288 <__aeabi_cdcmpeq>
    12b4:	bf34      	ite	cc
    12b6:	2001      	movcc	r0, #1
    12b8:	2000      	movcs	r0, #0
    12ba:	f85d fb08 	ldr.w	pc, [sp], #8
    12be:	bf00      	nop

000012c0 <__aeabi_dcmple>:
    12c0:	f84d ed08 	str.w	lr, [sp, #-8]!
    12c4:	f7ff ffe0 	bl	1288 <__aeabi_cdcmpeq>
    12c8:	bf94      	ite	ls
    12ca:	2001      	movls	r0, #1
    12cc:	2000      	movhi	r0, #0
    12ce:	f85d fb08 	ldr.w	pc, [sp], #8
    12d2:	bf00      	nop

000012d4 <__aeabi_dcmpge>:
    12d4:	f84d ed08 	str.w	lr, [sp, #-8]!
    12d8:	f7ff ffce 	bl	1278 <__aeabi_cdrcmple>
    12dc:	bf94      	ite	ls
    12de:	2001      	movls	r0, #1
    12e0:	2000      	movhi	r0, #0
    12e2:	f85d fb08 	ldr.w	pc, [sp], #8
    12e6:	bf00      	nop

000012e8 <__aeabi_dcmpgt>:
    12e8:	f84d ed08 	str.w	lr, [sp, #-8]!
    12ec:	f7ff ffc4 	bl	1278 <__aeabi_cdrcmple>
    12f0:	bf34      	ite	cc
    12f2:	2001      	movcc	r0, #1
    12f4:	2000      	movcs	r0, #0
    12f6:	f85d fb08 	ldr.w	pc, [sp], #8
    12fa:	bf00      	nop

000012fc <memcpy>:
    12fc:	4684      	mov	ip, r0
    12fe:	ea41 0300 	orr.w	r3, r1, r0
    1302:	f013 0303 	ands.w	r3, r3, #3
    1306:	d16d      	bne.n	13e4 <memcpy+0xe8>
    1308:	3a40      	subs	r2, #64	; 0x40
    130a:	d341      	bcc.n	1390 <memcpy+0x94>
    130c:	f851 3b04 	ldr.w	r3, [r1], #4
    1310:	f840 3b04 	str.w	r3, [r0], #4
    1314:	f851 3b04 	ldr.w	r3, [r1], #4
    1318:	f840 3b04 	str.w	r3, [r0], #4
    131c:	f851 3b04 	ldr.w	r3, [r1], #4
    1320:	f840 3b04 	str.w	r3, [r0], #4
    1324:	f851 3b04 	ldr.w	r3, [r1], #4
    1328:	f840 3b04 	str.w	r3, [r0], #4
    132c:	f851 3b04 	ldr.w	r3, [r1], #4
    1330:	f840 3b04 	str.w	r3, [r0], #4
    1334:	f851 3b04 	ldr.w	r3, [r1], #4
    1338:	f840 3b04 	str.w	r3, [r0], #4
    133c:	f851 3b04 	ldr.w	r3, [r1], #4
    1340:	f840 3b04 	str.w	r3, [r0], #4
    1344:	f851 3b04 	ldr.w	r3, [r1], #4
    1348:	f840 3b04 	str.w	r3, [r0], #4
    134c:	f851 3b04 	ldr.w	r3, [r1], #4
    1350:	f840 3b04 	str.w	r3, [r0], #4
    1354:	f851 3b04 	ldr.w	r3, [r1], #4
    1358:	f840 3b04 	str.w	r3, [r0], #4
    135c:	f851 3b04 	ldr.w	r3, [r1], #4
    1360:	f840 3b04 	str.w	r3, [r0], #4
    1364:	f851 3b04 	ldr.w	r3, [r1], #4
    1368:	f840 3b04 	str.w	r3, [r0], #4
    136c:	f851 3b04 	ldr.w	r3, [r1], #4
    1370:	f840 3b04 	str.w	r3, [r0], #4
    1374:	f851 3b04 	ldr.w	r3, [r1], #4
    1378:	f840 3b04 	str.w	r3, [r0], #4
    137c:	f851 3b04 	ldr.w	r3, [r1], #4
    1380:	f840 3b04 	str.w	r3, [r0], #4
    1384:	f851 3b04 	ldr.w	r3, [r1], #4
    1388:	f840 3b04 	str.w	r3, [r0], #4
    138c:	3a40      	subs	r2, #64	; 0x40
    138e:	d2bd      	bcs.n	130c <memcpy+0x10>
    1390:	3230      	adds	r2, #48	; 0x30
    1392:	d311      	bcc.n	13b8 <memcpy+0xbc>
    1394:	f851 3b04 	ldr.w	r3, [r1], #4
    1398:	f840 3b04 	str.w	r3, [r0], #4
    139c:	f851 3b04 	ldr.w	r3, [r1], #4
    13a0:	f840 3b04 	str.w	r3, [r0], #4
    13a4:	f851 3b04 	ldr.w	r3, [r1], #4
    13a8:	f840 3b04 	str.w	r3, [r0], #4
    13ac:	f851 3b04 	ldr.w	r3, [r1], #4
    13b0:	f840 3b04 	str.w	r3, [r0], #4
    13b4:	3a10      	subs	r2, #16
    13b6:	d2ed      	bcs.n	1394 <memcpy+0x98>
    13b8:	320c      	adds	r2, #12
    13ba:	d305      	bcc.n	13c8 <memcpy+0xcc>
    13bc:	f851 3b04 	ldr.w	r3, [r1], #4
    13c0:	f840 3b04 	str.w	r3, [r0], #4
    13c4:	3a04      	subs	r2, #4
    13c6:	d2f9      	bcs.n	13bc <memcpy+0xc0>
    13c8:	3204      	adds	r2, #4
    13ca:	d008      	beq.n	13de <memcpy+0xe2>
    13cc:	07d2      	lsls	r2, r2, #31
    13ce:	bf1c      	itt	ne
    13d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
    13d4:	f800 3b01 	strbne.w	r3, [r0], #1
    13d8:	d301      	bcc.n	13de <memcpy+0xe2>
    13da:	880b      	ldrh	r3, [r1, #0]
    13dc:	8003      	strh	r3, [r0, #0]
    13de:	4660      	mov	r0, ip
    13e0:	4770      	bx	lr
    13e2:	bf00      	nop
    13e4:	2a08      	cmp	r2, #8
    13e6:	d313      	bcc.n	1410 <memcpy+0x114>
    13e8:	078b      	lsls	r3, r1, #30
    13ea:	d08d      	beq.n	1308 <memcpy+0xc>
    13ec:	f010 0303 	ands.w	r3, r0, #3
    13f0:	d08a      	beq.n	1308 <memcpy+0xc>
    13f2:	f1c3 0304 	rsb	r3, r3, #4
    13f6:	1ad2      	subs	r2, r2, r3
    13f8:	07db      	lsls	r3, r3, #31
    13fa:	bf1c      	itt	ne
    13fc:	f811 3b01 	ldrbne.w	r3, [r1], #1
    1400:	f800 3b01 	strbne.w	r3, [r0], #1
    1404:	d380      	bcc.n	1308 <memcpy+0xc>
    1406:	f831 3b02 	ldrh.w	r3, [r1], #2
    140a:	f820 3b02 	strh.w	r3, [r0], #2
    140e:	e77b      	b.n	1308 <memcpy+0xc>
    1410:	3a04      	subs	r2, #4
    1412:	d3d9      	bcc.n	13c8 <memcpy+0xcc>
    1414:	3a01      	subs	r2, #1
    1416:	f811 3b01 	ldrb.w	r3, [r1], #1
    141a:	f800 3b01 	strb.w	r3, [r0], #1
    141e:	d2f9      	bcs.n	1414 <memcpy+0x118>
    1420:	780b      	ldrb	r3, [r1, #0]
    1422:	7003      	strb	r3, [r0, #0]
    1424:	784b      	ldrb	r3, [r1, #1]
    1426:	7043      	strb	r3, [r0, #1]
    1428:	788b      	ldrb	r3, [r1, #2]
    142a:	7083      	strb	r3, [r0, #2]
    142c:	4660      	mov	r0, ip
    142e:	4770      	bx	lr

00001430 <__aeabi_dcmpun>:
    1430:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1434:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    1438:	d102      	bne.n	1440 <__aeabi_dcmpun+0x10>
    143a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    143e:	d10a      	bne.n	1456 <__aeabi_dcmpun+0x26>
    1440:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    1444:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    1448:	d102      	bne.n	1450 <__aeabi_dcmpun+0x20>
    144a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    144e:	d102      	bne.n	1456 <__aeabi_dcmpun+0x26>
    1450:	f04f 0000 	mov.w	r0, #0
    1454:	4770      	bx	lr
    1456:	f04f 0001 	mov.w	r0, #1
    145a:	4770      	bx	lr

0000145c <__aeabi_d2iz>:
    145c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    1460:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    1464:	d215      	bcs.n	1492 <__aeabi_d2iz+0x36>
    1466:	d511      	bpl.n	148c <__aeabi_d2iz+0x30>
    1468:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    146c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    1470:	d912      	bls.n	1498 <__aeabi_d2iz+0x3c>
    1472:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    1476:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    147a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    147e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    1482:	fa23 f002 	lsr.w	r0, r3, r2
    1486:	bf18      	it	ne
    1488:	4240      	negne	r0, r0
    148a:	4770      	bx	lr
    148c:	f04f 0000 	mov.w	r0, #0
    1490:	4770      	bx	lr
    1492:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    1496:	d105      	bne.n	14a4 <__aeabi_d2iz+0x48>
    1498:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    149c:	bf08      	it	eq
    149e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    14a2:	4770      	bx	lr
    14a4:	f04f 0000 	mov.w	r0, #0
    14a8:	4770      	bx	lr
    14aa:	bf00      	nop

000014ac <__udivmoddi4>:
    14ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14b0:	4607      	mov	r7, r0
    14b2:	468c      	mov	ip, r1
    14b4:	4608      	mov	r0, r1
    14b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
    14b8:	4615      	mov	r5, r2
    14ba:	463c      	mov	r4, r7
    14bc:	4619      	mov	r1, r3
    14be:	2b00      	cmp	r3, #0
    14c0:	f040 80c6 	bne.w	1650 <__udivmoddi4+0x1a4>
    14c4:	4282      	cmp	r2, r0
    14c6:	fab2 f782 	clz	r7, r2
    14ca:	d946      	bls.n	155a <__udivmoddi4+0xae>
    14cc:	b14f      	cbz	r7, 14e2 <__udivmoddi4+0x36>
    14ce:	f1c7 0e20 	rsb	lr, r7, #32
    14d2:	fa24 fe0e 	lsr.w	lr, r4, lr
    14d6:	fa00 f307 	lsl.w	r3, r0, r7
    14da:	40bd      	lsls	r5, r7
    14dc:	ea4e 0c03 	orr.w	ip, lr, r3
    14e0:	40bc      	lsls	r4, r7
    14e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
    14e6:	fa1f fe85 	uxth.w	lr, r5
    14ea:	fbbc f9f8 	udiv	r9, ip, r8
    14ee:	0c22      	lsrs	r2, r4, #16
    14f0:	fb08 c319 	mls	r3, r8, r9, ip
    14f4:	fb09 fa0e 	mul.w	sl, r9, lr
    14f8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
    14fc:	459a      	cmp	sl, r3
    14fe:	d928      	bls.n	1552 <__udivmoddi4+0xa6>
    1500:	18eb      	adds	r3, r5, r3
    1502:	f109 30ff 	add.w	r0, r9, #4294967295
    1506:	d204      	bcs.n	1512 <__udivmoddi4+0x66>
    1508:	459a      	cmp	sl, r3
    150a:	d902      	bls.n	1512 <__udivmoddi4+0x66>
    150c:	f1a9 0002 	sub.w	r0, r9, #2
    1510:	442b      	add	r3, r5
    1512:	eba3 030a 	sub.w	r3, r3, sl
    1516:	b2a4      	uxth	r4, r4
    1518:	fbb3 f2f8 	udiv	r2, r3, r8
    151c:	fb08 3312 	mls	r3, r8, r2, r3
    1520:	fb02 fe0e 	mul.w	lr, r2, lr
    1524:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    1528:	45a6      	cmp	lr, r4
    152a:	d914      	bls.n	1556 <__udivmoddi4+0xaa>
    152c:	192c      	adds	r4, r5, r4
    152e:	f102 33ff 	add.w	r3, r2, #4294967295
    1532:	d203      	bcs.n	153c <__udivmoddi4+0x90>
    1534:	45a6      	cmp	lr, r4
    1536:	d901      	bls.n	153c <__udivmoddi4+0x90>
    1538:	1e93      	subs	r3, r2, #2
    153a:	442c      	add	r4, r5
    153c:	eba4 040e 	sub.w	r4, r4, lr
    1540:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    1544:	b11e      	cbz	r6, 154e <__udivmoddi4+0xa2>
    1546:	40fc      	lsrs	r4, r7
    1548:	2300      	movs	r3, #0
    154a:	6034      	str	r4, [r6, #0]
    154c:	6073      	str	r3, [r6, #4]
    154e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1552:	4648      	mov	r0, r9
    1554:	e7dd      	b.n	1512 <__udivmoddi4+0x66>
    1556:	4613      	mov	r3, r2
    1558:	e7f0      	b.n	153c <__udivmoddi4+0x90>
    155a:	b902      	cbnz	r2, 155e <__udivmoddi4+0xb2>
    155c:	deff      	udf	#255	; 0xff
    155e:	bb87      	cbnz	r7, 15c2 <__udivmoddi4+0x116>
    1560:	1a83      	subs	r3, r0, r2
    1562:	2101      	movs	r1, #1
    1564:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    1568:	b2aa      	uxth	r2, r5
    156a:	fbb3 fcfe 	udiv	ip, r3, lr
    156e:	0c20      	lsrs	r0, r4, #16
    1570:	fb0e 331c 	mls	r3, lr, ip, r3
    1574:	fb0c f802 	mul.w	r8, ip, r2
    1578:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    157c:	4598      	cmp	r8, r3
    157e:	d963      	bls.n	1648 <__udivmoddi4+0x19c>
    1580:	18eb      	adds	r3, r5, r3
    1582:	f10c 30ff 	add.w	r0, ip, #4294967295
    1586:	d204      	bcs.n	1592 <__udivmoddi4+0xe6>
    1588:	4598      	cmp	r8, r3
    158a:	d902      	bls.n	1592 <__udivmoddi4+0xe6>
    158c:	f1ac 0002 	sub.w	r0, ip, #2
    1590:	442b      	add	r3, r5
    1592:	eba3 0308 	sub.w	r3, r3, r8
    1596:	b2a4      	uxth	r4, r4
    1598:	fbb3 fcfe 	udiv	ip, r3, lr
    159c:	fb0e 331c 	mls	r3, lr, ip, r3
    15a0:	fb0c f202 	mul.w	r2, ip, r2
    15a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    15a8:	42a2      	cmp	r2, r4
    15aa:	d94f      	bls.n	164c <__udivmoddi4+0x1a0>
    15ac:	192c      	adds	r4, r5, r4
    15ae:	f10c 33ff 	add.w	r3, ip, #4294967295
    15b2:	d204      	bcs.n	15be <__udivmoddi4+0x112>
    15b4:	42a2      	cmp	r2, r4
    15b6:	d902      	bls.n	15be <__udivmoddi4+0x112>
    15b8:	f1ac 0302 	sub.w	r3, ip, #2
    15bc:	442c      	add	r4, r5
    15be:	1aa4      	subs	r4, r4, r2
    15c0:	e7be      	b.n	1540 <__udivmoddi4+0x94>
    15c2:	f1c7 0c20 	rsb	ip, r7, #32
    15c6:	fa20 f80c 	lsr.w	r8, r0, ip
    15ca:	fa00 f307 	lsl.w	r3, r0, r7
    15ce:	fa24 fc0c 	lsr.w	ip, r4, ip
    15d2:	40bd      	lsls	r5, r7
    15d4:	ea4c 0203 	orr.w	r2, ip, r3
    15d8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    15dc:	b2ab      	uxth	r3, r5
    15de:	fbb8 fcfe 	udiv	ip, r8, lr
    15e2:	0c11      	lsrs	r1, r2, #16
    15e4:	fb0e 801c 	mls	r0, lr, ip, r8
    15e8:	fb0c f903 	mul.w	r9, ip, r3
    15ec:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
    15f0:	4581      	cmp	r9, r0
    15f2:	fa04 f407 	lsl.w	r4, r4, r7
    15f6:	d923      	bls.n	1640 <__udivmoddi4+0x194>
    15f8:	1828      	adds	r0, r5, r0
    15fa:	f10c 31ff 	add.w	r1, ip, #4294967295
    15fe:	d204      	bcs.n	160a <__udivmoddi4+0x15e>
    1600:	4581      	cmp	r9, r0
    1602:	d902      	bls.n	160a <__udivmoddi4+0x15e>
    1604:	f1ac 0102 	sub.w	r1, ip, #2
    1608:	4428      	add	r0, r5
    160a:	eba0 0009 	sub.w	r0, r0, r9
    160e:	b292      	uxth	r2, r2
    1610:	fbb0 fcfe 	udiv	ip, r0, lr
    1614:	fb0e 001c 	mls	r0, lr, ip, r0
    1618:	fb0c f803 	mul.w	r8, ip, r3
    161c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
    1620:	4598      	cmp	r8, r3
    1622:	d90f      	bls.n	1644 <__udivmoddi4+0x198>
    1624:	18eb      	adds	r3, r5, r3
    1626:	f10c 32ff 	add.w	r2, ip, #4294967295
    162a:	d204      	bcs.n	1636 <__udivmoddi4+0x18a>
    162c:	4598      	cmp	r8, r3
    162e:	d902      	bls.n	1636 <__udivmoddi4+0x18a>
    1630:	f1ac 0202 	sub.w	r2, ip, #2
    1634:	442b      	add	r3, r5
    1636:	eba3 0308 	sub.w	r3, r3, r8
    163a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
    163e:	e791      	b.n	1564 <__udivmoddi4+0xb8>
    1640:	4661      	mov	r1, ip
    1642:	e7e2      	b.n	160a <__udivmoddi4+0x15e>
    1644:	4662      	mov	r2, ip
    1646:	e7f6      	b.n	1636 <__udivmoddi4+0x18a>
    1648:	4660      	mov	r0, ip
    164a:	e7a2      	b.n	1592 <__udivmoddi4+0xe6>
    164c:	4663      	mov	r3, ip
    164e:	e7b6      	b.n	15be <__udivmoddi4+0x112>
    1650:	4283      	cmp	r3, r0
    1652:	d905      	bls.n	1660 <__udivmoddi4+0x1b4>
    1654:	b10e      	cbz	r6, 165a <__udivmoddi4+0x1ae>
    1656:	e9c6 7000 	strd	r7, r0, [r6]
    165a:	2100      	movs	r1, #0
    165c:	4608      	mov	r0, r1
    165e:	e776      	b.n	154e <__udivmoddi4+0xa2>
    1660:	fab3 f183 	clz	r1, r3
    1664:	b981      	cbnz	r1, 1688 <__udivmoddi4+0x1dc>
    1666:	4283      	cmp	r3, r0
    1668:	d301      	bcc.n	166e <__udivmoddi4+0x1c2>
    166a:	42ba      	cmp	r2, r7
    166c:	d80a      	bhi.n	1684 <__udivmoddi4+0x1d8>
    166e:	1abc      	subs	r4, r7, r2
    1670:	eb60 0303 	sbc.w	r3, r0, r3
    1674:	2001      	movs	r0, #1
    1676:	469c      	mov	ip, r3
    1678:	2e00      	cmp	r6, #0
    167a:	d068      	beq.n	174e <__udivmoddi4+0x2a2>
    167c:	e9c6 4c00 	strd	r4, ip, [r6]
    1680:	2100      	movs	r1, #0
    1682:	e764      	b.n	154e <__udivmoddi4+0xa2>
    1684:	4608      	mov	r0, r1
    1686:	e7f7      	b.n	1678 <__udivmoddi4+0x1cc>
    1688:	f1c1 0c20 	rsb	ip, r1, #32
    168c:	408b      	lsls	r3, r1
    168e:	fa22 f40c 	lsr.w	r4, r2, ip
    1692:	431c      	orrs	r4, r3
    1694:	fa02 f501 	lsl.w	r5, r2, r1
    1698:	fa00 f301 	lsl.w	r3, r0, r1
    169c:	fa27 f20c 	lsr.w	r2, r7, ip
    16a0:	fa20 fb0c 	lsr.w	fp, r0, ip
    16a4:	ea4f 4914 	mov.w	r9, r4, lsr #16
    16a8:	4313      	orrs	r3, r2
    16aa:	fbbb f8f9 	udiv	r8, fp, r9
    16ae:	fa1f fe84 	uxth.w	lr, r4
    16b2:	fb09 bb18 	mls	fp, r9, r8, fp
    16b6:	0c1a      	lsrs	r2, r3, #16
    16b8:	fb08 fa0e 	mul.w	sl, r8, lr
    16bc:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
    16c0:	4592      	cmp	sl, r2
    16c2:	fa07 f701 	lsl.w	r7, r7, r1
    16c6:	d93e      	bls.n	1746 <__udivmoddi4+0x29a>
    16c8:	18a2      	adds	r2, r4, r2
    16ca:	f108 30ff 	add.w	r0, r8, #4294967295
    16ce:	d204      	bcs.n	16da <__udivmoddi4+0x22e>
    16d0:	4592      	cmp	sl, r2
    16d2:	d902      	bls.n	16da <__udivmoddi4+0x22e>
    16d4:	f1a8 0002 	sub.w	r0, r8, #2
    16d8:	4422      	add	r2, r4
    16da:	eba2 020a 	sub.w	r2, r2, sl
    16de:	b29b      	uxth	r3, r3
    16e0:	fbb2 f8f9 	udiv	r8, r2, r9
    16e4:	fb09 2218 	mls	r2, r9, r8, r2
    16e8:	fb08 fe0e 	mul.w	lr, r8, lr
    16ec:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
    16f0:	4596      	cmp	lr, r2
    16f2:	d92a      	bls.n	174a <__udivmoddi4+0x29e>
    16f4:	18a2      	adds	r2, r4, r2
    16f6:	f108 33ff 	add.w	r3, r8, #4294967295
    16fa:	d204      	bcs.n	1706 <__udivmoddi4+0x25a>
    16fc:	4596      	cmp	lr, r2
    16fe:	d902      	bls.n	1706 <__udivmoddi4+0x25a>
    1700:	f1a8 0302 	sub.w	r3, r8, #2
    1704:	4422      	add	r2, r4
    1706:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    170a:	fba0 9305 	umull	r9, r3, r0, r5
    170e:	eba2 020e 	sub.w	r2, r2, lr
    1712:	429a      	cmp	r2, r3
    1714:	46ce      	mov	lr, r9
    1716:	4698      	mov	r8, r3
    1718:	d302      	bcc.n	1720 <__udivmoddi4+0x274>
    171a:	d106      	bne.n	172a <__udivmoddi4+0x27e>
    171c:	454f      	cmp	r7, r9
    171e:	d204      	bcs.n	172a <__udivmoddi4+0x27e>
    1720:	ebb9 0e05 	subs.w	lr, r9, r5
    1724:	eb63 0804 	sbc.w	r8, r3, r4
    1728:	3801      	subs	r0, #1
    172a:	b186      	cbz	r6, 174e <__udivmoddi4+0x2a2>
    172c:	ebb7 030e 	subs.w	r3, r7, lr
    1730:	eb62 0708 	sbc.w	r7, r2, r8
    1734:	fa07 fc0c 	lsl.w	ip, r7, ip
    1738:	40cb      	lsrs	r3, r1
    173a:	ea4c 0303 	orr.w	r3, ip, r3
    173e:	40cf      	lsrs	r7, r1
    1740:	e9c6 3700 	strd	r3, r7, [r6]
    1744:	e79c      	b.n	1680 <__udivmoddi4+0x1d4>
    1746:	4640      	mov	r0, r8
    1748:	e7c7      	b.n	16da <__udivmoddi4+0x22e>
    174a:	4643      	mov	r3, r8
    174c:	e7db      	b.n	1706 <__udivmoddi4+0x25a>
    174e:	4631      	mov	r1, r6
    1750:	e6fd      	b.n	154e <__udivmoddi4+0xa2>
    1752:	0000      	movs	r0, r0
    1754:	0000      	movs	r0, r0
	...

00001758 <ll_feat_get>:

#else /* !CONFIG_BT_CTLR_SET_HOST_FEATURE */
uint64_t ll_feat_get(void)
{
	return LL_FEAT;
}
    1758:	a101      	add	r1, pc, #4	; (adr r1, 1760 <ll_feat_get+0x8>)
    175a:	e9d1 0100 	ldrd	r0, r1, [r1]
    175e:	4770      	bx	lr
    1760:	00d071c0 	.word	0x00d071c0
    1764:	00000010 	.word	0x00000010

00001768 <ull_drift_ticks_get>:
 * @param ticks_drift_minus[out] Negative part of drift uncertainty window
 */
void ull_drift_ticks_get(struct node_rx_event_done *done,
			 uint32_t *ticks_drift_plus,
			 uint32_t *ticks_drift_minus)
{
    1768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    176c:	4688      	mov	r8, r1
    176e:	4616      	mov	r6, r2
	uint32_t start_to_address_expected_us;
	uint32_t start_to_address_actual_us;
	uint32_t window_widening_event_us;
	uint32_t preamble_to_addr_us;

	start_to_address_actual_us =
    1770:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
		done->extra.drift.start_to_address_actual_us;
	window_widening_event_us =
    1772:	6b01      	ldr	r1, [r0, #48]	; 0x30
		done->extra.drift.window_widening_event_us;
	preamble_to_addr_us =
    1774:	6b45      	ldr	r5, [r0, #52]	; 0x34
		done->extra.drift.preamble_to_addr_us;

	start_to_address_expected_us = EVENT_JITTER_US +
				       EVENT_TICKER_RES_MARGIN_US +
				       window_widening_event_us +
    1776:	194c      	adds	r4, r1, r5
	start_to_address_expected_us = EVENT_JITTER_US +
    1778:	3430      	adds	r4, #48	; 0x30
				       preamble_to_addr_us;

	if (start_to_address_actual_us <= start_to_address_expected_us) {
    177a:	42a7      	cmp	r7, r4
    177c:	d818      	bhi.n	17b0 <ull_drift_ticks_get+0x48>
		*ticks_drift_plus =
			HAL_TICKER_US_TO_TICKS(window_widening_event_us);
    177e:	4d1c      	ldr	r5, [pc, #112]	; (17f0 <ull_drift_ticks_get+0x88>)
    1780:	a319      	add	r3, pc, #100	; (adr r3, 17e8 <ull_drift_ticks_get+0x80>)
    1782:	e9d3 2300 	ldrd	r2, r3, [r3]
    1786:	fba1 0105 	umull	r0, r1, r1, r5
    178a:	f7ff fd15 	bl	11b8 <__aeabi_uldivmod>
    178e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		*ticks_drift_plus =
    1792:	f8c8 0000 	str.w	r0, [r8]
		*ticks_drift_minus =
			HAL_TICKER_US_TO_TICKS((start_to_address_expected_us -
    1796:	1be0      	subs	r0, r4, r7
    1798:	a313      	add	r3, pc, #76	; (adr r3, 17e8 <ull_drift_ticks_get+0x80>)
    179a:	e9d3 2300 	ldrd	r2, r3, [r3]
    179e:	fba0 0105 	umull	r0, r1, r0, r5
    17a2:	f7ff fd09 	bl	11b8 <__aeabi_uldivmod>
    17a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		*ticks_drift_minus =
    17aa:	6030      	str	r0, [r6, #0]
		*ticks_drift_minus =
			HAL_TICKER_US_TO_TICKS(EVENT_JITTER_US +
					       EVENT_TICKER_RES_MARGIN_US +
					       preamble_to_addr_us);
	}
}
    17ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			HAL_TICKER_US_TO_TICKS(start_to_address_actual_us);
    17b0:	4c0f      	ldr	r4, [pc, #60]	; (17f0 <ull_drift_ticks_get+0x88>)
    17b2:	a30d      	add	r3, pc, #52	; (adr r3, 17e8 <ull_drift_ticks_get+0x80>)
    17b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    17b8:	fba7 0104 	umull	r0, r1, r7, r4
    17bc:	f7ff fcfc 	bl	11b8 <__aeabi_uldivmod>
    17c0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		*ticks_drift_plus =
    17c4:	f8c8 0000 	str.w	r0, [r8]
			HAL_TICKER_US_TO_TICKS(EVENT_JITTER_US +
    17c8:	f105 0030 	add.w	r0, r5, #48	; 0x30
    17cc:	a306      	add	r3, pc, #24	; (adr r3, 17e8 <ull_drift_ticks_get+0x80>)
    17ce:	e9d3 2300 	ldrd	r2, r3, [r3]
    17d2:	fba0 0104 	umull	r0, r1, r0, r4
    17d6:	f7ff fcef 	bl	11b8 <__aeabi_uldivmod>
    17da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		*ticks_drift_minus =
    17de:	6030      	str	r0, [r6, #0]
}
    17e0:	e7e4      	b.n	17ac <ull_drift_ticks_get+0x44>
    17e2:	bf00      	nop
    17e4:	f3af 8000 	nop.w
    17e8:	1afd498d 	.word	0x1afd498d
    17ec:	00000007 	.word	0x00000007
    17f0:	3b9aca00 	.word	0x3b9aca00
    17f4:	00000000 	.word	0x00000000

000017f8 <ull_scan_params_set>:
	return 0;
}

void ull_scan_params_set(struct lll_scan *lll, uint8_t type, uint16_t interval,
			 uint16_t window, uint8_t filter_policy)
{
    17f8:	b510      	push	{r4, lr}
    17fa:	4604      	mov	r4, r0
    17fc:	469c      	mov	ip, r3
	 * 0110b - invalid
	 * 0111b - invalid
	 * 1000b - Ext. Coded passive
	 * 1001b - Ext. Coded active
	 */
	lll->type = type;
    17fe:	7903      	ldrb	r3, [r0, #4]
    1800:	f361 1345 	bfi	r3, r1, #5, #1
    1804:	7103      	strb	r3, [r0, #4]
	lll->filter_policy = filter_policy;
    1806:	b2db      	uxtb	r3, r3
    1808:	f89d 1008 	ldrb.w	r1, [sp, #8]
    180c:	f361 03c4 	bfi	r3, r1, #3, #2
    1810:	7103      	strb	r3, [r0, #4]
	lll->interval = interval;
    1812:	8302      	strh	r2, [r0, #24]
	lll->ticks_window = HAL_TICKER_US_TO_TICKS((uint64_t)window *
    1814:	480a      	ldr	r0, [pc, #40]	; (1840 <ull_scan_params_set+0x48>)
    1816:	fbac 0100 	umull	r0, r1, ip, r0
    181a:	a307      	add	r3, pc, #28	; (adr r3, 1838 <ull_scan_params_set+0x40>)
    181c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1820:	f04f 0e91 	mov.w	lr, #145	; 0x91
    1824:	fb0e 110c 	mla	r1, lr, ip, r1
    1828:	f7ff fcc6 	bl	11b8 <__aeabi_uldivmod>
    182c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    1830:	61e0      	str	r0, [r4, #28]
						   SCAN_INT_UNIT_US);
}
    1832:	bd10      	pop	{r4, pc}
    1834:	f3af 8000 	nop.w
    1838:	1afd498d 	.word	0x1afd498d
    183c:	00000007 	.word	0x00000007
    1840:	84e72a00 	.word	0x84e72a00
    1844:	00000000 	.word	0x00000000

00001848 <ull_scan_enable>:

uint8_t ull_scan_enable(struct ll_scan_set *scan)
{
    1848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    184c:	b08c      	sub	sp, #48	; 0x30
    184e:	4604      	mov	r4, r0
	uint8_t handle;
	uint32_t ret;

#if defined(CONFIG_BT_CTLR_ADV_EXT)
	/* Initialize extend scan stop request */
	scan->is_stop = 0U;
    1850:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
    1854:	f36f 0300 	bfc	r3, #0, #1
    1858:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
#endif /* CONFIG_BT_CTLR_ADV_EXT */

	/* Initialize LLL scan context */
	lll = &scan->lll;
	lll->init_addr_type = scan->own_addr_type;
    185c:	b2d8      	uxtb	r0, r3
    185e:	f3c0 0080 	ubfx	r0, r0, #2, #1
    1862:	f894 3020 	ldrb.w	r3, [r4, #32]
    1866:	f360 1386 	bfi	r3, r0, #6, #1
    186a:	f884 3020 	strb.w	r3, [r4, #32]
	(void)ll_addr_read(lll->init_addr_type, lll->init_addr);
    186e:	f104 012e 	add.w	r1, r4, #46	; 0x2e
    1872:	f019 fbe8 	bl	1b046 <ll_addr_read>
	lll->chan = 0U;
    1876:	f894 3020 	ldrb.w	r3, [r4, #32]
    187a:	f36f 0342 	bfc	r3, #1, #2
    187e:	f884 3020 	strb.w	r3, [r4, #32]
	lll->is_stop = 0U;
    1882:	b2db      	uxtb	r3, r3
    1884:	f36f 13c7 	bfc	r3, #7, #1
    1888:	f884 3020 	strb.w	r3, [r4, #32]
	return hdr->ref--;
}

static inline void ull_hdr_init(struct ull_hdr *hdr)
{
	hdr->ref = 0U;
    188c:	2500      	movs	r5, #0
    188e:	7025      	strb	r5, [r4, #0]
	hdr->disabled_cb = hdr->disabled_param = NULL;
    1890:	61a5      	str	r5, [r4, #24]
    1892:	6165      	str	r5, [r4, #20]

static inline void lll_hdr_init(void *lll, void *parent)
{
	struct lll_hdr *hdr = lll;

	hdr->parent = parent;
    1894:	61e4      	str	r4, [r4, #28]

	ull_hdr_init(&scan->ull);
	lll_hdr_init(lll, scan);

	ticks_interval = HAL_TICKER_US_TO_TICKS((uint64_t)lll->interval *
    1896:	8ea6      	ldrh	r6, [r4, #52]	; 0x34
    1898:	4839      	ldr	r0, [pc, #228]	; (1980 <ull_scan_enable+0x138>)
    189a:	fba6 0100 	umull	r0, r1, r6, r0
    189e:	a336      	add	r3, pc, #216	; (adr r3, 1978 <ull_scan_enable+0x130>)
    18a0:	e9d3 2300 	ldrd	r2, r3, [r3]
    18a4:	2791      	movs	r7, #145	; 0x91
    18a6:	fb07 1106 	mla	r1, r7, r6, r1
    18aa:	f7ff fc85 	bl	11b8 <__aeabi_uldivmod>
    18ae:	f020 487f 	bic.w	r8, r0, #4278190080	; 0xff000000
						SCAN_INT_UNIT_US);

	/* TODO: active_to_start feature port */
	scan->ull.ticks_active_to_start = 0U;
    18b2:	6065      	str	r5, [r4, #4]
	scan->ull.ticks_prepare_to_start =
    18b4:	2331      	movs	r3, #49	; 0x31
    18b6:	60a3      	str	r3, [r4, #8]
		HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_XTAL_US);
	scan->ull.ticks_preempt_to_start =
    18b8:	60e5      	str	r5, [r4, #12]
		HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_PREEMPT_MIN_US);
	if ((lll->ticks_window +
    18ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    18bc:	3309      	adds	r3, #9
	     HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_START_US)) <
	    (ticks_interval -
    18be:	f1a8 0231 	sub.w	r2, r8, #49	; 0x31
	if ((lll->ticks_window +
    18c2:	4293      	cmp	r3, r2
    18c4:	d252      	bcs.n	196c <ull_scan_enable+0x124>
	     HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_XTAL_US))) {
		scan->ull.ticks_slot =
    18c6:	6123      	str	r3, [r4, #16]
					  scan->ull.ticks_prepare_to_start);
	} else {
		ticks_slot_overhead = 0U;
	}

	ticks_anchor = ticker_ticks_now_get();
    18c8:	f019 f83f 	bl	1a94a <ticker_ticks_now_get>
    18cc:	4682      	mov	sl, r0
				       HAL_TICKER_US_TO_TICKS(offset_us);
		}
	}
#endif /* CONFIG_BT_CENTRAL && CONFIG_BT_CTLR_SCHED_ADVANCED */

	handle = ull_scan_handle_get(scan);
    18ce:	4620      	mov	r0, r4
    18d0:	f008 fe50 	bl	a574 <ull_scan_handle_get>
    18d4:	4606      	mov	r6, r0

	} else {
		ticks_offset = 0U;
	}

	ret_cb = TICKER_STATUS_BUSY;
    18d6:	2302      	movs	r3, #2
    18d8:	930b      	str	r3, [sp, #44]	; 0x2c
	ret = ticker_start(TICKER_INSTANCE_ID_CTLR,
			   TICKER_USER_ID_THREAD, TICKER_ID_SCAN_BASE + handle,
			   (ticks_anchor + ticks_offset), 0, ticks_interval,
			   HAL_TICKER_REMAINDER((uint64_t)lll->interval *
    18da:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    18dc:	f04f 0900 	mov.w	r9, #0
    18e0:	4f27      	ldr	r7, [pc, #156]	; (1980 <ull_scan_enable+0x138>)
    18e2:	fba3 7507 	umull	r7, r5, r3, r7
    18e6:	2291      	movs	r2, #145	; 0x91
    18e8:	fb02 5503 	mla	r5, r2, r3, r5
    18ec:	a322      	add	r3, pc, #136	; (adr r3, 1978 <ull_scan_enable+0x130>)
    18ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    18f2:	4638      	mov	r0, r7
    18f4:	4629      	mov	r1, r5
    18f6:	f7ff fc5f 	bl	11b8 <__aeabi_uldivmod>
    18fa:	f020 417f 	bic.w	r1, r0, #4278190080	; 0xff000000
    18fe:	4821      	ldr	r0, [pc, #132]	; (1984 <ull_scan_enable+0x13c>)
    1900:	fba1 0300 	umull	r0, r3, r1, r0
    1904:	2207      	movs	r2, #7
    1906:	fb02 3101 	mla	r1, r2, r1, r3
    190a:	1a38      	subs	r0, r7, r0
    190c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1910:	f04f 0300 	mov.w	r3, #0
    1914:	eb65 0101 	sbc.w	r1, r5, r1
    1918:	f7ff fc4e 	bl	11b8 <__aeabi_uldivmod>
						SCAN_INT_UNIT_US),
			   TICKER_NULL_LAZY,
			   (scan->ull.ticks_slot + ticks_slot_overhead),
    191c:	6923      	ldr	r3, [r4, #16]
	ret = ticker_start(TICKER_INSTANCE_ID_CTLR,
    191e:	1cb2      	adds	r2, r6, #2
    1920:	ad0b      	add	r5, sp, #44	; 0x2c
    1922:	9508      	str	r5, [sp, #32]
    1924:	4918      	ldr	r1, [pc, #96]	; (1988 <ull_scan_enable+0x140>)
    1926:	9107      	str	r1, [sp, #28]
    1928:	9406      	str	r4, [sp, #24]
    192a:	4918      	ldr	r1, [pc, #96]	; (198c <ull_scan_enable+0x144>)
    192c:	9105      	str	r1, [sp, #20]
    192e:	9304      	str	r3, [sp, #16]
    1930:	f8cd 900c 	str.w	r9, [sp, #12]
    1934:	9002      	str	r0, [sp, #8]
    1936:	f8cd 8004 	str.w	r8, [sp, #4]
    193a:	f8cd 9000 	str.w	r9, [sp]
    193e:	4653      	mov	r3, sl
    1940:	b2d2      	uxtb	r2, r2
    1942:	2103      	movs	r1, #3
    1944:	4648      	mov	r0, r9
    1946:	f018 ffcd 	bl	1a8e4 <ticker_start>
			   ticker_cb, scan,
			   ull_ticker_status_give, (void *)&ret_cb);
	ret = ull_ticker_status_take(ret, &ret_cb);
    194a:	4629      	mov	r1, r5
    194c:	f008 f880 	bl	9a50 <ull_ticker_status_take>
	if (ret != TICKER_STATUS_SUCCESS) {
    1950:	b980      	cbnz	r0, 1974 <ull_scan_enable+0x12c>
		return BT_HCI_ERR_CMD_DISALLOWED;
	}

	scan->is_enabled = 1U;
    1952:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    1956:	f043 0302 	orr.w	r3, r3, #2
    195a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
#if defined(CONFIG_BT_CTLR_PRIVACY)
#if defined(CONFIG_BT_BROADCASTER)
	if (!ull_adv_is_enabled_get(0))
#endif
	{
		ull_filter_adv_scan_state_cb(BIT(1));
    195e:	2002      	movs	r0, #2
    1960:	f01a fe68 	bl	1c634 <ull_filter_adv_scan_state_cb>
	}
#endif

	return 0;
    1964:	4648      	mov	r0, r9
}
    1966:	b00c      	add	sp, #48	; 0x30
    1968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			scan->ull.ticks_slot = ticks_interval -
    196c:	6122      	str	r2, [r4, #16]
		lll->ticks_window = 0U;
    196e:	2300      	movs	r3, #0
    1970:	63a3      	str	r3, [r4, #56]	; 0x38
    1972:	e7a9      	b.n	18c8 <ull_scan_enable+0x80>
		return BT_HCI_ERR_CMD_DISALLOWED;
    1974:	200c      	movs	r0, #12
    1976:	e7f6      	b.n	1966 <ull_scan_enable+0x11e>
    1978:	1afd498d 	.word	0x1afd498d
    197c:	00000007 	.word	0x00000007
    1980:	84e72a00 	.word	0x84e72a00
    1984:	1afd498d 	.word	0x1afd498d
    1988:	00009531 	.word	0x00009531
    198c:	0000a5e5 	.word	0x0000a5e5

00001990 <ull_scan_aux_setup>:

	return 0;
}

void ull_scan_aux_setup(memq_link_t *link, struct node_rx_hdr *rx)
{
    1990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1994:	b093      	sub	sp, #76	; 0x4c
    1996:	900a      	str	r0, [sp, #40]	; 0x28
    1998:	460c      	mov	r4, r1
	uint8_t phy;

	is_scan_req = false;
	ftr = &rx->rx_ftr;

	switch (rx->type) {
    199a:	790b      	ldrb	r3, [r1, #4]
    199c:	3b06      	subs	r3, #6
    199e:	2b07      	cmp	r3, #7
    19a0:	f200 81c6 	bhi.w	1d30 <ull_scan_aux_setup+0x3a0>
    19a4:	e8df f013 	tbh	[pc, r3, lsl #1]
    19a8:	01c40008 	.word	0x01c40008
    19ac:	00c00094 	.word	0x00c00094
    19b0:	01c401c4 	.word	0x01c401c4
    19b4:	019a01c4 	.word	0x019a01c4
		aux = NULL;
		sync_lll = NULL;
		sync_iso = NULL;
		rx_incomplete = NULL;

		lll = ftr->param;
    19b8:	f8d1 a008 	ldr.w	sl, [r1, #8]
		LL_ASSERT(!lll->lll_aux);
    19bc:	f8da 3008 	ldr.w	r3, [sl, #8]
    19c0:	b15b      	cbz	r3, 19da <ull_scan_aux_setup+0x4a>
    19c2:	238c      	movs	r3, #140	; 0x8c
    19c4:	4a9d      	ldr	r2, [pc, #628]	; (1c3c <ull_scan_aux_setup+0x2ac>)
    19c6:	499e      	ldr	r1, [pc, #632]	; (1c40 <ull_scan_aux_setup+0x2b0>)
    19c8:	489e      	ldr	r0, [pc, #632]	; (1c44 <ull_scan_aux_setup+0x2b4>)
    19ca:	f018 f87e 	bl	19aca <assert_print>
    19ce:	4040      	eors	r0, r0
    19d0:	f380 8811 	msr	BASEPRI, r0
    19d4:	f04f 0003 	mov.w	r0, #3
    19d8:	df02      	svc	2

		scan = HDR_LLL2ULL(lll);
    19da:	f8da 6000 	ldr.w	r6, [sl]
}

static inline struct ll_sync_set *sync_create_get(struct ll_scan_set *scan)
{
#if defined(CONFIG_BT_CTLR_SYNC_PERIODIC)
	return (!scan->periodic.cancelled) ? scan->periodic.sync : NULL;
    19de:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
    19e2:	f013 0f04 	tst.w	r3, #4
    19e6:	d170      	bne.n	1aca <ull_scan_aux_setup+0x13a>
    19e8:	f8d6 b050 	ldr.w	fp, [r6, #80]	; 0x50
				      ull_scan_handle_get(scan);
    19ec:	4630      	mov	r0, r6
    19ee:	f008 fdc1 	bl	a574 <ull_scan_handle_get>
		ticker_yield_handle = TICKER_ID_SCAN_BASE +
    19f2:	3002      	adds	r0, #2
    19f4:	b2c3      	uxtb	r3, r0
    19f6:	930f      	str	r3, [sp, #60]	; 0x3c
		phy = BT_HCI_LE_EXT_SCAN_PHY_1M;
    19f8:	2301      	movs	r3, #1
    19fa:	930e      	str	r3, [sp, #56]	; 0x38
	is_scan_req = false;
    19fc:	2300      	movs	r3, #0
    19fe:	930c      	str	r3, [sp, #48]	; 0x30
		sync_lll = NULL;
    1a00:	461f      	mov	r7, r3
		aux = NULL;
    1a02:	461d      	mov	r5, r3
		lll_aux = NULL;
    1a04:	930b      	str	r3, [sp, #44]	; 0x2c
		rx_incomplete = NULL;
    1a06:	930d      	str	r3, [sp, #52]	; 0x34
	rx->link = link;
    1a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1a0a:	6023      	str	r3, [r4, #0]
	ftr->extra = NULL;
    1a0c:	2200      	movs	r2, #0
    1a0e:	60e2      	str	r2, [r4, #12]
	ftr->aux_sched = 0U;
    1a10:	7ee3      	ldrb	r3, [r4, #27]
    1a12:	f362 0382 	bfi	r3, r2, #2, #1
    1a16:	76e3      	strb	r3, [r4, #27]
	p = (void *)&pdu->adv_ext_ind;
    1a18:	f104 0822 	add.w	r8, r4, #34	; 0x22
	if (!pdu->len || !p->ext_hdr_len) {
    1a1c:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
    1a20:	2b00      	cmp	r3, #0
    1a22:	f000 8193 	beq.w	1d4c <ull_scan_aux_setup+0x3bc>
    1a26:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
    1a2a:	f012 0f3f 	tst.w	r2, #63	; 0x3f
    1a2e:	f000 818d 	beq.w	1d4c <ull_scan_aux_setup+0x3bc>
	if (h->rfu) {
    1a32:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    1a36:	f994 3023 	ldrsb.w	r3, [r4, #35]	; 0x23
    1a3a:	2b00      	cmp	r3, #0
    1a3c:	f2c0 8192 	blt.w	1d64 <ull_scan_aux_setup+0x3d4>
	ptr = h->data;
    1a40:	f104 0924 	add.w	r9, r4, #36	; 0x24
	if (h->adv_addr) {
    1a44:	f012 0f01 	tst.w	r2, #1
    1a48:	d00b      	beq.n	1a62 <ull_scan_aux_setup+0xd2>
		if (sync && (scan->periodic.state != LL_SYNC_STATE_CREATED)) {
    1a4a:	f1bb 0f00 	cmp.w	fp, #0
    1a4e:	d006      	beq.n	1a5e <ull_scan_aux_setup+0xce>
    1a50:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
    1a54:	f003 0318 	and.w	r3, r3, #24
    1a58:	2b10      	cmp	r3, #16
    1a5a:	f040 81b3 	bne.w	1dc4 <ull_scan_aux_setup+0x434>
		ptr += BDADDR_SIZE;
    1a5e:	f104 092a 	add.w	r9, r4, #42	; 0x2a
	if (h->tgt_addr) {
    1a62:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
    1a66:	f013 0f02 	tst.w	r3, #2
    1a6a:	d001      	beq.n	1a70 <ull_scan_aux_setup+0xe0>
		ptr += BDADDR_SIZE;
    1a6c:	f109 0906 	add.w	r9, r9, #6
	if (h->cte_info) {
    1a70:	f013 0f04 	tst.w	r3, #4
    1a74:	d001      	beq.n	1a7a <ull_scan_aux_setup+0xea>
		ptr += sizeof(struct pdu_cte_info);
    1a76:	f109 0901 	add.w	r9, r9, #1
	if (h->adi) {
    1a7a:	f013 0f08 	tst.w	r3, #8
    1a7e:	f000 81ab 	beq.w	1dd8 <ull_scan_aux_setup+0x448>
		adi = (void *)ptr;
    1a82:	464a      	mov	r2, r9
		ptr += sizeof(*adi);
    1a84:	f109 0902 	add.w	r9, r9, #2
	if (h->aux_ptr) {
    1a88:	f013 0f10 	tst.w	r3, #16
    1a8c:	f000 81a6 	beq.w	1ddc <ull_scan_aux_setup+0x44c>
		aux_ptr = (void *)ptr;
    1a90:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
		ptr += sizeof(*aux_ptr);
    1a94:	f109 0903 	add.w	r9, r9, #3
	if (h->sync_info) {
    1a98:	f013 0f20 	tst.w	r3, #32
    1a9c:	f000 81af 	beq.w	1dfe <ull_scan_aux_setup+0x46e>
		ptr += sizeof(*si);
    1aa0:	f109 0312 	add.w	r3, r9, #18
    1aa4:	9311      	str	r3, [sp, #68]	; 0x44
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync && adi &&
    1aa6:	f1bb 0f00 	cmp.w	fp, #0
    1aaa:	f000 81a3 	beq.w	1df4 <ull_scan_aux_setup+0x464>
    1aae:	2a00      	cmp	r2, #0
    1ab0:	f000 81a3 	beq.w	1dfa <ull_scan_aux_setup+0x46a>
		    ull_sync_setup_sid_match(scan, adi->sid)) {
    1ab4:	7851      	ldrb	r1, [r2, #1]
    1ab6:	0909      	lsrs	r1, r1, #4
    1ab8:	4630      	mov	r0, r6
    1aba:	f01a fc19 	bl	1c2f0 <ull_sync_setup_sid_match>
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync && adi &&
    1abe:	2800      	cmp	r0, #0
    1ac0:	f040 818f 	bne.w	1de2 <ull_scan_aux_setup+0x452>
		ptr += sizeof(*si);
    1ac4:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    1ac8:	e199      	b.n	1dfe <ull_scan_aux_setup+0x46e>
	return (!scan->periodic.cancelled) ? scan->periodic.sync : NULL;
    1aca:	f04f 0b00 	mov.w	fp, #0
    1ace:	e78d      	b.n	19ec <ull_scan_aux_setup+0x5c>
		lll = ftr->param;
    1ad0:	f8d1 a008 	ldr.w	sl, [r1, #8]
		LL_ASSERT(!lll->lll_aux);
    1ad4:	f8da 3008 	ldr.w	r3, [sl, #8]
    1ad8:	b15b      	cbz	r3, 1af2 <ull_scan_aux_setup+0x162>
    1ada:	239e      	movs	r3, #158	; 0x9e
    1adc:	4a57      	ldr	r2, [pc, #348]	; (1c3c <ull_scan_aux_setup+0x2ac>)
    1ade:	4958      	ldr	r1, [pc, #352]	; (1c40 <ull_scan_aux_setup+0x2b0>)
    1ae0:	4858      	ldr	r0, [pc, #352]	; (1c44 <ull_scan_aux_setup+0x2b4>)
    1ae2:	f017 fff2 	bl	19aca <assert_print>
    1ae6:	4040      	eors	r0, r0
    1ae8:	f380 8811 	msr	BASEPRI, r0
    1aec:	f04f 0003 	mov.w	r0, #3
    1af0:	df02      	svc	2
		scan = HDR_LLL2ULL(lll);
    1af2:	f8da 6000 	ldr.w	r6, [sl]
	return (!scan->periodic.cancelled) ? scan->periodic.sync : NULL;
    1af6:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
    1afa:	f013 0f04 	tst.w	r3, #4
    1afe:	d110      	bne.n	1b22 <ull_scan_aux_setup+0x192>
    1b00:	f8d6 b050 	ldr.w	fp, [r6, #80]	; 0x50
				      ull_scan_handle_get(scan);
    1b04:	4630      	mov	r0, r6
    1b06:	f008 fd35 	bl	a574 <ull_scan_handle_get>
		ticker_yield_handle = TICKER_ID_SCAN_BASE +
    1b0a:	3002      	adds	r0, #2
    1b0c:	b2c3      	uxtb	r3, r0
    1b0e:	930f      	str	r3, [sp, #60]	; 0x3c
		phy = BT_HCI_LE_EXT_SCAN_PHY_CODED;
    1b10:	2304      	movs	r3, #4
    1b12:	930e      	str	r3, [sp, #56]	; 0x38
	is_scan_req = false;
    1b14:	2300      	movs	r3, #0
    1b16:	930c      	str	r3, [sp, #48]	; 0x30
		sync_lll = NULL;
    1b18:	461f      	mov	r7, r3
		aux = NULL;
    1b1a:	461d      	mov	r5, r3
		lll_aux = NULL;
    1b1c:	930b      	str	r3, [sp, #44]	; 0x2c
		rx_incomplete = NULL;
    1b1e:	930d      	str	r3, [sp, #52]	; 0x34
		break;
    1b20:	e772      	b.n	1a08 <ull_scan_aux_setup+0x78>
	return (!scan->periodic.cancelled) ? scan->periodic.sync : NULL;
    1b22:	f04f 0b00 	mov.w	fp, #0
    1b26:	e7ed      	b.n	1b04 <ull_scan_aux_setup+0x174>
		if (ull_scan_aux_is_valid_get(HDR_LLL2ULL(ftr->param))) {
    1b28:	688b      	ldr	r3, [r1, #8]
    1b2a:	930b      	str	r3, [sp, #44]	; 0x2c
    1b2c:	681d      	ldr	r5, [r3, #0]
    1b2e:	4628      	mov	r0, r5
    1b30:	f009 f8c4 	bl	acbc <ull_scan_aux_is_valid_get>
    1b34:	4607      	mov	r7, r0
    1b36:	b348      	cbz	r0, 1b8c <ull_scan_aux_setup+0x1fc>
			lll = aux->parent;
    1b38:	f8d5 a028 	ldr.w	sl, [r5, #40]	; 0x28
			LL_ASSERT(lll);
    1b3c:	f1ba 0f00 	cmp.w	sl, #0
    1b40:	d017      	beq.n	1b72 <ull_scan_aux_setup+0x1e2>
	return mem_index_get(aux, ll_scan_aux_pool,
    1b42:	223c      	movs	r2, #60	; 0x3c
    1b44:	4940      	ldr	r1, [pc, #256]	; (1c48 <ull_scan_aux_setup+0x2b8>)
    1b46:	4628      	mov	r0, r5
    1b48:	f018 fc88 	bl	1a45c <mem_index_get>
    1b4c:	b2c0      	uxtb	r0, r0
			ticker_yield_handle = TICKER_ID_SCAN_AUX_BASE +
    1b4e:	3003      	adds	r0, #3
    1b50:	b2c3      	uxtb	r3, r0
    1b52:	930f      	str	r3, [sp, #60]	; 0x3c
			sync_lll = NULL;
    1b54:	2700      	movs	r7, #0
		if (!IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) || lll) {
    1b56:	f1ba 0f00 	cmp.w	sl, #0
    1b5a:	d07f      	beq.n	1c5c <ull_scan_aux_setup+0x2cc>
			scan = HDR_LLL2ULL(lll);
    1b5c:	f8da 8000 	ldr.w	r8, [sl]
			scan = ull_scan_is_valid_get(scan);
    1b60:	4640      	mov	r0, r8
    1b62:	f008 fe55 	bl	a810 <ull_scan_is_valid_get>
			if (scan) {
    1b66:	4606      	mov	r6, r0
    1b68:	2800      	cmp	r0, #0
    1b6a:	d07a      	beq.n	1c62 <ull_scan_aux_setup+0x2d2>
				sync = NULL;
    1b6c:	f04f 0800 	mov.w	r8, #0
    1b70:	e077      	b.n	1c62 <ull_scan_aux_setup+0x2d2>
			LL_ASSERT(lll);
    1b72:	23b6      	movs	r3, #182	; 0xb6
    1b74:	4a31      	ldr	r2, [pc, #196]	; (1c3c <ull_scan_aux_setup+0x2ac>)
    1b76:	4935      	ldr	r1, [pc, #212]	; (1c4c <ull_scan_aux_setup+0x2bc>)
    1b78:	4832      	ldr	r0, [pc, #200]	; (1c44 <ull_scan_aux_setup+0x2b4>)
    1b7a:	f017 ffa6 	bl	19aca <assert_print>
    1b7e:	4040      	eors	r0, r0
    1b80:	f380 8811 	msr	BASEPRI, r0
    1b84:	f04f 0003 	mov.w	r0, #3
    1b88:	df02      	svc	2
    1b8a:	e7da      	b.n	1b42 <ull_scan_aux_setup+0x1b2>
			   ull_scan_is_valid_get(HDR_LLL2ULL(ftr->param))) {
    1b8c:	4628      	mov	r0, r5
    1b8e:	f008 fe3f 	bl	a810 <ull_scan_is_valid_get>
		} else if (!IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) ||
    1b92:	4682      	mov	sl, r0
    1b94:	b330      	cbz	r0, 1be4 <ull_scan_aux_setup+0x254>
			lll = ftr->param;
    1b96:	f8d4 a008 	ldr.w	sl, [r4, #8]
			lll_aux = lll->lll_aux;
    1b9a:	f8da 3008 	ldr.w	r3, [sl, #8]
    1b9e:	930b      	str	r3, [sp, #44]	; 0x2c
			LL_ASSERT(lll_aux);
    1ba0:	b19b      	cbz	r3, 1bca <ull_scan_aux_setup+0x23a>
			aux = HDR_LLL2ULL(lll_aux);
    1ba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1ba4:	681d      	ldr	r5, [r3, #0]
			LL_ASSERT(lll == aux->parent);
    1ba6:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1ba8:	4553      	cmp	r3, sl
    1baa:	d040      	beq.n	1c2e <ull_scan_aux_setup+0x29e>
    1bac:	23ca      	movs	r3, #202	; 0xca
    1bae:	4a23      	ldr	r2, [pc, #140]	; (1c3c <ull_scan_aux_setup+0x2ac>)
    1bb0:	4927      	ldr	r1, [pc, #156]	; (1c50 <ull_scan_aux_setup+0x2c0>)
    1bb2:	4824      	ldr	r0, [pc, #144]	; (1c44 <ull_scan_aux_setup+0x2b4>)
    1bb4:	f017 ff89 	bl	19aca <assert_print>
    1bb8:	4040      	eors	r0, r0
    1bba:	f380 8811 	msr	BASEPRI, r0
    1bbe:	f04f 0003 	mov.w	r0, #3
    1bc2:	df02      	svc	2
			ticker_yield_handle = TICKER_NULL;
    1bc4:	23ff      	movs	r3, #255	; 0xff
    1bc6:	930f      	str	r3, [sp, #60]	; 0x3c
    1bc8:	e7c5      	b.n	1b56 <ull_scan_aux_setup+0x1c6>
			LL_ASSERT(lll_aux);
    1bca:	23c7      	movs	r3, #199	; 0xc7
    1bcc:	4a1b      	ldr	r2, [pc, #108]	; (1c3c <ull_scan_aux_setup+0x2ac>)
    1bce:	4921      	ldr	r1, [pc, #132]	; (1c54 <ull_scan_aux_setup+0x2c4>)
    1bd0:	481c      	ldr	r0, [pc, #112]	; (1c44 <ull_scan_aux_setup+0x2b4>)
    1bd2:	f017 ff7a 	bl	19aca <assert_print>
    1bd6:	4040      	eors	r0, r0
    1bd8:	f380 8811 	msr	BASEPRI, r0
    1bdc:	f04f 0003 	mov.w	r0, #3
    1be0:	df02      	svc	2
    1be2:	e7de      	b.n	1ba2 <ull_scan_aux_setup+0x212>
			sync_lll = ftr->param;
    1be4:	68a7      	ldr	r7, [r4, #8]
			lll_aux = sync_lll->lll_aux;
    1be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1be8:	930b      	str	r3, [sp, #44]	; 0x2c
			LL_ASSERT(lll_aux);
    1bea:	b19b      	cbz	r3, 1c14 <ull_scan_aux_setup+0x284>
			aux = HDR_LLL2ULL(lll_aux);
    1bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1bee:	681d      	ldr	r5, [r3, #0]
			LL_ASSERT(sync_lll == aux->parent);
    1bf0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1bf2:	42bb      	cmp	r3, r7
    1bf4:	d01e      	beq.n	1c34 <ull_scan_aux_setup+0x2a4>
    1bf6:	23d9      	movs	r3, #217	; 0xd9
    1bf8:	4a10      	ldr	r2, [pc, #64]	; (1c3c <ull_scan_aux_setup+0x2ac>)
    1bfa:	4917      	ldr	r1, [pc, #92]	; (1c58 <ull_scan_aux_setup+0x2c8>)
    1bfc:	4811      	ldr	r0, [pc, #68]	; (1c44 <ull_scan_aux_setup+0x2b4>)
    1bfe:	f017 ff64 	bl	19aca <assert_print>
    1c02:	4040      	eors	r0, r0
    1c04:	f380 8811 	msr	BASEPRI, r0
    1c08:	f04f 0003 	mov.w	r0, #3
    1c0c:	df02      	svc	2
			ticker_yield_handle = TICKER_NULL;
    1c0e:	23ff      	movs	r3, #255	; 0xff
    1c10:	930f      	str	r3, [sp, #60]	; 0x3c
    1c12:	e7a0      	b.n	1b56 <ull_scan_aux_setup+0x1c6>
			LL_ASSERT(lll_aux);
    1c14:	23d6      	movs	r3, #214	; 0xd6
    1c16:	4a09      	ldr	r2, [pc, #36]	; (1c3c <ull_scan_aux_setup+0x2ac>)
    1c18:	490e      	ldr	r1, [pc, #56]	; (1c54 <ull_scan_aux_setup+0x2c4>)
    1c1a:	480a      	ldr	r0, [pc, #40]	; (1c44 <ull_scan_aux_setup+0x2b4>)
    1c1c:	f017 ff55 	bl	19aca <assert_print>
    1c20:	4040      	eors	r0, r0
    1c22:	f380 8811 	msr	BASEPRI, r0
    1c26:	f04f 0003 	mov.w	r0, #3
    1c2a:	df02      	svc	2
    1c2c:	e7de      	b.n	1bec <ull_scan_aux_setup+0x25c>
			ticker_yield_handle = TICKER_NULL;
    1c2e:	23ff      	movs	r3, #255	; 0xff
    1c30:	930f      	str	r3, [sp, #60]	; 0x3c
    1c32:	e790      	b.n	1b56 <ull_scan_aux_setup+0x1c6>
			ticker_yield_handle = TICKER_NULL;
    1c34:	23ff      	movs	r3, #255	; 0xff
    1c36:	930f      	str	r3, [sp, #60]	; 0x3c
    1c38:	e78d      	b.n	1b56 <ull_scan_aux_setup+0x1c6>
    1c3a:	bf00      	nop
    1c3c:	0001f528 	.word	0x0001f528
    1c40:	0001f5c4 	.word	0x0001f5c4
    1c44:	0001f01c 	.word	0x0001f01c
    1c48:	2000587c 	.word	0x2000587c
    1c4c:	0001f59c 	.word	0x0001f59c
    1c50:	0001f5dc 	.word	0x0001f5dc
    1c54:	0001f5d4 	.word	0x0001f5d4
    1c58:	0001f5f0 	.word	0x0001f5f0
			sync = HDR_LLL2ULL(sync_lll);
    1c5c:	f8d7 8000 	ldr.w	r8, [r7]
			scan = NULL;
    1c60:	4656      	mov	r6, sl
		phy = lll_aux->phy;
    1c62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1c64:	795b      	ldrb	r3, [r3, #5]
    1c66:	f003 0307 	and.w	r3, r3, #7
    1c6a:	930e      	str	r3, [sp, #56]	; 0x38
		if (!IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) || scan) {
    1c6c:	b35e      	cbz	r6, 1cc6 <ull_scan_aux_setup+0x336>
	return (!scan->periodic.cancelled) ? scan->periodic.sync : NULL;
    1c6e:	f896 2049 	ldrb.w	r2, [r6, #73]	; 0x49
    1c72:	f012 0f04 	tst.w	r2, #4
    1c76:	d114      	bne.n	1ca2 <ull_scan_aux_setup+0x312>
    1c78:	f8d6 b050 	ldr.w	fp, [r6, #80]	; 0x50
			switch (phy) {
    1c7c:	2b02      	cmp	r3, #2
    1c7e:	d01c      	beq.n	1cba <ull_scan_aux_setup+0x32a>
    1c80:	2b04      	cmp	r3, #4
    1c82:	d01d      	beq.n	1cc0 <ull_scan_aux_setup+0x330>
    1c84:	2b01      	cmp	r3, #1
    1c86:	d00f      	beq.n	1ca8 <ull_scan_aux_setup+0x318>
				LL_ASSERT(0);
    1c88:	23fb      	movs	r3, #251	; 0xfb
    1c8a:	4a93      	ldr	r2, [pc, #588]	; (1ed8 <ull_scan_aux_setup+0x548>)
    1c8c:	4993      	ldr	r1, [pc, #588]	; (1edc <ull_scan_aux_setup+0x54c>)
    1c8e:	4894      	ldr	r0, [pc, #592]	; (1ee0 <ull_scan_aux_setup+0x550>)
    1c90:	f017 ff1b 	bl	19aca <assert_print>
    1c94:	4040      	eors	r0, r0
    1c96:	f380 8811 	msr	BASEPRI, r0
    1c9a:	f04f 0003 	mov.w	r0, #3
    1c9e:	df02      	svc	2
				return;
    1ca0:	e084      	b.n	1dac <ull_scan_aux_setup+0x41c>
	return (!scan->periodic.cancelled) ? scan->periodic.sync : NULL;
    1ca2:	f04f 0b00 	mov.w	fp, #0
    1ca6:	e7e9      	b.n	1c7c <ull_scan_aux_setup+0x2ec>
				rx->type = NODE_RX_TYPE_EXT_1M_REPORT;
    1ca8:	2306      	movs	r3, #6
    1caa:	7123      	strb	r3, [r4, #4]
			is_scan_req = !!ftr->scan_req;
    1cac:	7ea3      	ldrb	r3, [r4, #26]
    1cae:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    1cb2:	930c      	str	r3, [sp, #48]	; 0x30
		rx_incomplete = NULL;
    1cb4:	2300      	movs	r3, #0
    1cb6:	930d      	str	r3, [sp, #52]	; 0x34
    1cb8:	e6a6      	b.n	1a08 <ull_scan_aux_setup+0x78>
				rx->type = NODE_RX_TYPE_EXT_2M_REPORT;
    1cba:	2307      	movs	r3, #7
    1cbc:	7123      	strb	r3, [r4, #4]
				break;
    1cbe:	e7f5      	b.n	1cac <ull_scan_aux_setup+0x31c>
				rx->type = NODE_RX_TYPE_EXT_CODED_REPORT;
    1cc0:	2308      	movs	r3, #8
    1cc2:	7123      	strb	r3, [r4, #4]
				break;
    1cc4:	e7f2      	b.n	1cac <ull_scan_aux_setup+0x31c>
			rx->type = NODE_RX_TYPE_SYNC_REPORT;
    1cc6:	230d      	movs	r3, #13
    1cc8:	7123      	strb	r3, [r4, #4]
			rx->handle = ull_sync_handle_get(sync);
    1cca:	4640      	mov	r0, r8
    1ccc:	f009 fb52 	bl	b374 <ull_sync_handle_get>
    1cd0:	80e0      	strh	r0, [r4, #6]
			sync = NULL;
    1cd2:	46b3      	mov	fp, r6
		rx_incomplete = NULL;
    1cd4:	960d      	str	r6, [sp, #52]	; 0x34
	is_scan_req = false;
    1cd6:	2300      	movs	r3, #0
    1cd8:	930c      	str	r3, [sp, #48]	; 0x30
    1cda:	e695      	b.n	1a08 <ull_scan_aux_setup+0x78>
			sync_lll = ftr->param;
    1cdc:	688f      	ldr	r7, [r1, #8]
			LL_ASSERT(!sync_lll->lll_aux);
    1cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1ce0:	b163      	cbz	r3, 1cfc <ull_scan_aux_setup+0x36c>
    1ce2:	f44f 738f 	mov.w	r3, #286	; 0x11e
    1ce6:	4a7c      	ldr	r2, [pc, #496]	; (1ed8 <ull_scan_aux_setup+0x548>)
    1ce8:	497e      	ldr	r1, [pc, #504]	; (1ee4 <ull_scan_aux_setup+0x554>)
    1cea:	487d      	ldr	r0, [pc, #500]	; (1ee0 <ull_scan_aux_setup+0x550>)
    1cec:	f017 feed 	bl	19aca <assert_print>
    1cf0:	4040      	eors	r0, r0
    1cf2:	f380 8811 	msr	BASEPRI, r0
    1cf6:	f04f 0003 	mov.w	r0, #3
    1cfa:	df02      	svc	2
			ull_sync = HDR_LLL2ULL(sync_lll);
    1cfc:	683d      	ldr	r5, [r7, #0]
			rx->handle = ull_sync_handle_get(ull_sync);
    1cfe:	4628      	mov	r0, r5
    1d00:	f009 fb38 	bl	b374 <ull_sync_handle_get>
    1d04:	80e0      	strh	r0, [r4, #6]
			phy =  sync_lll->phy;
    1d06:	7afb      	ldrb	r3, [r7, #11]
    1d08:	f003 0307 	and.w	r3, r3, #7
    1d0c:	930e      	str	r3, [sp, #56]	; 0x38
			rx_incomplete = ftr->extra;
    1d0e:	68e3      	ldr	r3, [r4, #12]
    1d10:	930d      	str	r3, [sp, #52]	; 0x34
					      ull_sync_handle_get(ull_sync);
    1d12:	4628      	mov	r0, r5
    1d14:	f009 fb2e 	bl	b374 <ull_sync_handle_get>
			ticker_yield_handle = TICKER_ID_SCAN_SYNC_BASE +
    1d18:	b2c0      	uxtb	r0, r0
    1d1a:	3004      	adds	r0, #4
    1d1c:	b2c3      	uxtb	r3, r0
    1d1e:	930f      	str	r3, [sp, #60]	; 0x3c
	is_scan_req = false;
    1d20:	2300      	movs	r3, #0
    1d22:	930c      	str	r3, [sp, #48]	; 0x30
			lll = NULL;
    1d24:	469a      	mov	sl, r3
			sync = NULL;
    1d26:	469b      	mov	fp, r3
			scan = NULL;
    1d28:	461e      	mov	r6, r3
			aux = NULL;
    1d2a:	461d      	mov	r5, r3
			lll_aux = NULL;
    1d2c:	930b      	str	r3, [sp, #44]	; 0x2c
		break;
    1d2e:	e66b      	b.n	1a08 <ull_scan_aux_setup+0x78>
		LL_ASSERT(0);
    1d30:	f240 133d 	movw	r3, #317	; 0x13d
    1d34:	4a68      	ldr	r2, [pc, #416]	; (1ed8 <ull_scan_aux_setup+0x548>)
    1d36:	4969      	ldr	r1, [pc, #420]	; (1edc <ull_scan_aux_setup+0x54c>)
    1d38:	4869      	ldr	r0, [pc, #420]	; (1ee0 <ull_scan_aux_setup+0x550>)
    1d3a:	f017 fec6 	bl	19aca <assert_print>
    1d3e:	4040      	eors	r0, r0
    1d40:	f380 8811 	msr	BASEPRI, r0
    1d44:	f04f 0003 	mov.w	r0, #3
    1d48:	df02      	svc	2
		return;
    1d4a:	e02f      	b.n	1dac <ull_scan_aux_setup+0x41c>
		if (pdu->len) {
    1d4c:	b10b      	cbz	r3, 1d52 <ull_scan_aux_setup+0x3c2>
			data_len = pdu->len - PDU_AC_EXT_HEADER_SIZE_MIN;
    1d4e:	3b01      	subs	r3, #1
    1d50:	b2db      	uxtb	r3, r3
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync_lll) {
    1d52:	b377      	cbz	r7, 1db2 <ull_scan_aux_setup+0x422>
			sync = HDR_LLL2ULL(sync_lll);
    1d54:	6839      	ldr	r1, [r7, #0]
			ftr->aux_data_len = sync->data_len + data_len;
    1d56:	f8b1 20b8 	ldrh.w	r2, [r1, #184]	; 0xb8
    1d5a:	4413      	add	r3, r2
    1d5c:	83a3      	strh	r3, [r4, #28]
			sync->data_len = 0U;
    1d5e:	2300      	movs	r3, #0
    1d60:	f8a1 30b8 	strh.w	r3, [r1, #184]	; 0xb8
	if (sync && (scan->periodic.state != LL_SYNC_STATE_CREATED)) {
    1d64:	f1bb 0f00 	cmp.w	fp, #0
    1d68:	d00b      	beq.n	1d82 <ull_scan_aux_setup+0x3f2>
    1d6a:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
    1d6e:	f003 0318 	and.w	r3, r3, #24
    1d72:	2b10      	cmp	r3, #16
    1d74:	d005      	beq.n	1d82 <ull_scan_aux_setup+0x3f2>
		scan->periodic.state = LL_SYNC_STATE_IDLE;
    1d76:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
    1d7a:	f36f 03c4 	bfc	r3, #3, #2
    1d7e:	f886 3049 	strb.w	r3, [r6, #73]	; 0x49
	if (aux) {
    1d82:	2d00      	cmp	r5, #0
    1d84:	f000 8249 	beq.w	221a <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x21a>
		if (!IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) || aux->rx_last) {
    1d88:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    1d8a:	2b00      	cmp	r3, #0
    1d8c:	f000 821a 	beq.w	21c4 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x1c4>
			if (unlikely(scan->is_stop)) {
    1d90:	f896 2044 	ldrb.w	r2, [r6, #68]	; 0x44
    1d94:	f012 0f01 	tst.w	r2, #1
    1d98:	d108      	bne.n	1dac <ull_scan_aux_setup+0x41c>
			aux->rx_last->rx_ftr.extra = rx;
    1d9a:	60dc      	str	r4, [r3, #12]
			aux->rx_last = rx;
    1d9c:	632c      	str	r4, [r5, #48]	; 0x30
		LL_ASSERT(aux->parent);
    1d9e:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1da0:	2b00      	cmp	r3, #0
    1da2:	f000 822c 	beq.w	21fe <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x1fe>
		flush_safe(aux);
    1da6:	4628      	mov	r0, r5
    1da8:	f008 fee8 	bl	ab7c <flush_safe>
}
    1dac:	b013      	add	sp, #76	; 0x4c
    1dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (aux) {
    1db2:	b12d      	cbz	r5, 1dc0 <ull_scan_aux_setup+0x430>
			aux->data_len += data_len;
    1db4:	8eaa      	ldrh	r2, [r5, #52]	; 0x34
    1db6:	4413      	add	r3, r2
    1db8:	b29b      	uxth	r3, r3
    1dba:	86ab      	strh	r3, [r5, #52]	; 0x34
			ftr->aux_data_len = aux->data_len;
    1dbc:	83a3      	strh	r3, [r4, #28]
    1dbe:	e7d1      	b.n	1d64 <ull_scan_aux_setup+0x3d4>
			ftr->aux_data_len = data_len;
    1dc0:	83a3      	strh	r3, [r4, #28]
		goto ull_scan_aux_rx_flush;
    1dc2:	e7cf      	b.n	1d64 <ull_scan_aux_setup+0x3d4>
			ull_sync_setup_addr_check(scan, pdu->tx_addr, ptr,
    1dc4:	f894 1020 	ldrb.w	r1, [r4, #32]
    1dc8:	7e63      	ldrb	r3, [r4, #25]
    1dca:	464a      	mov	r2, r9
    1dcc:	f3c1 1180 	ubfx	r1, r1, #6, #1
    1dd0:	4630      	mov	r0, r6
    1dd2:	f01a fa11 	bl	1c1f8 <ull_sync_setup_addr_check>
    1dd6:	e642      	b.n	1a5e <ull_scan_aux_setup+0xce>
	adi = NULL;
    1dd8:	2200      	movs	r2, #0
    1dda:	e655      	b.n	1a88 <ull_scan_aux_setup+0xf8>
	aux_ptr = NULL;
    1ddc:	2100      	movs	r1, #0
    1dde:	9110      	str	r1, [sp, #64]	; 0x40
    1de0:	e65a      	b.n	1a98 <ull_scan_aux_setup+0x108>
			ull_sync_setup(scan, aux, rx, si);
    1de2:	464b      	mov	r3, r9
    1de4:	4622      	mov	r2, r4
    1de6:	4629      	mov	r1, r5
    1de8:	4630      	mov	r0, r6
    1dea:	f000 fa41 	bl	2270 <ull_sync_setup>
		ptr += sizeof(*si);
    1dee:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    1df2:	e004      	b.n	1dfe <ull_scan_aux_setup+0x46e>
    1df4:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    1df8:	e001      	b.n	1dfe <ull_scan_aux_setup+0x46e>
    1dfa:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
	if (h->tx_pwr) {
    1dfe:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
    1e02:	f013 0f40 	tst.w	r3, #64	; 0x40
    1e06:	d001      	beq.n	1e0c <ull_scan_aux_setup+0x47c>
		ptr++;
    1e08:	f109 0901 	add.w	r9, r9, #1
	hdr_len = ptr - (uint8_t *)p;
    1e0c:	eba9 0808 	sub.w	r8, r9, r8
    1e10:	fa5f f888 	uxtb.w	r8, r8
	hdr_buf_len = PDU_AC_EXT_HEADER_SIZE_MIN + p->ext_hdr_len;
    1e14:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
    1e18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    1e1c:	3301      	adds	r3, #1
	if (hdr_len > hdr_buf_len) {
    1e1e:	4598      	cmp	r8, r3
    1e20:	d833      	bhi.n	1e8a <ull_scan_aux_setup+0x4fa>
		acad_len = hdr_buf_len - hdr_len;
    1e22:	eba3 0808 	sub.w	r8, r3, r8
    1e26:	fa5f f288 	uxtb.w	r2, r8
		hdr_len += acad_len;
    1e2a:	4698      	mov	r8, r3
	if (hdr_len < pdu->len) {
    1e2c:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
    1e30:	4543      	cmp	r3, r8
    1e32:	d92c      	bls.n	1e8e <ull_scan_aux_setup+0x4fe>
		data_len = pdu->len - hdr_len;
    1e34:	eba3 0808 	sub.w	r8, r3, r8
    1e38:	fa5f f888 	uxtb.w	r8, r8
	    (rx->type == NODE_RX_TYPE_SYNC_REPORT) &&
    1e3c:	7923      	ldrb	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) &&
    1e3e:	2b0d      	cmp	r3, #13
    1e40:	d028      	beq.n	1e94 <ull_scan_aux_setup+0x504>
	if (!aux_ptr || !aux_ptr->offs || is_scan_req ||
    1e42:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1e44:	b163      	cbz	r3, 1e60 <ull_scan_aux_setup+0x4d0>
    1e46:	4619      	mov	r1, r3
    1e48:	785a      	ldrb	r2, [r3, #1]
    1e4a:	789b      	ldrb	r3, [r3, #2]
    1e4c:	f003 031f 	and.w	r3, r3, #31
    1e50:	ea52 2303 	orrs.w	r3, r2, r3, lsl #8
    1e54:	d004      	beq.n	1e60 <ull_scan_aux_setup+0x4d0>
    1e56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1e58:	b912      	cbnz	r2, 1e60 <ull_scan_aux_setup+0x4d0>
	    (aux_ptr->phy > EXT_ADV_AUX_PHY_LE_CODED)) {
    1e5a:	788b      	ldrb	r3, [r1, #2]
	if (!aux_ptr || !aux_ptr->offs || is_scan_req ||
    1e5c:	2b5f      	cmp	r3, #95	; 0x5f
    1e5e:	d945      	bls.n	1eec <ull_scan_aux_setup+0x55c>
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync_lll) {
    1e60:	b1ff      	cbz	r7, 1ea2 <ull_scan_aux_setup+0x512>
			sync = HDR_LLL2ULL(sync_lll);
    1e62:	683a      	ldr	r2, [r7, #0]
			ftr->aux_data_len = sync->data_len + data_len;
    1e64:	f8b2 30b8 	ldrh.w	r3, [r2, #184]	; 0xb8
    1e68:	4498      	add	r8, r3
    1e6a:	f8a4 801c 	strh.w	r8, [r4, #28]
			sync->data_len = 0U;
    1e6e:	2300      	movs	r3, #0
    1e70:	f8a2 30b8 	strh.w	r3, [r2, #184]	; 0xb8
		if (is_scan_req) {
    1e74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1e76:	2b00      	cmp	r3, #0
    1e78:	f43f af74 	beq.w	1d64 <ull_scan_aux_setup+0x3d4>
			LL_ASSERT(aux && aux->rx_last);
    1e7c:	b1f5      	cbz	r5, 1ebc <ull_scan_aux_setup+0x52c>
    1e7e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    1e80:	b1e3      	cbz	r3, 1ebc <ull_scan_aux_setup+0x52c>
			aux->rx_last->rx_ftr.extra = rx;
    1e82:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    1e84:	60dc      	str	r4, [r3, #12]
			aux->rx_last = rx;
    1e86:	632c      	str	r4, [r5, #48]	; 0x30
			return;
    1e88:	e790      	b.n	1dac <ull_scan_aux_setup+0x41c>
		acad_len = 0U;
    1e8a:	2200      	movs	r2, #0
    1e8c:	e7ce      	b.n	1e2c <ull_scan_aux_setup+0x49c>
		data_len = 0U;
    1e8e:	f04f 0800 	mov.w	r8, #0
    1e92:	e7d3      	b.n	1e3c <ull_scan_aux_setup+0x4ac>
	    (rx->type == NODE_RX_TYPE_SYNC_REPORT) &&
    1e94:	2a00      	cmp	r2, #0
    1e96:	d0d4      	beq.n	1e42 <ull_scan_aux_setup+0x4b2>
		ull_sync_chm_update(rx->handle, ptr, acad_len);
    1e98:	4649      	mov	r1, r9
    1e9a:	79a0      	ldrb	r0, [r4, #6]
    1e9c:	f009 fc10 	bl	b6c0 <ull_sync_chm_update>
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_ISO) && sync_iso) {
    1ea0:	e7cf      	b.n	1e42 <ull_scan_aux_setup+0x4b2>
		} else if (aux) {
    1ea2:	b145      	cbz	r5, 1eb6 <ull_scan_aux_setup+0x526>
			aux->data_len += data_len;
    1ea4:	8eab      	ldrh	r3, [r5, #52]	; 0x34
    1ea6:	4498      	add	r8, r3
    1ea8:	fa1f f888 	uxth.w	r8, r8
    1eac:	f8a5 8034 	strh.w	r8, [r5, #52]	; 0x34
			ftr->aux_data_len = aux->data_len;
    1eb0:	f8a4 801c 	strh.w	r8, [r4, #28]
    1eb4:	e7de      	b.n	1e74 <ull_scan_aux_setup+0x4e4>
			ftr->aux_data_len = data_len;
    1eb6:	f8a4 801c 	strh.w	r8, [r4, #28]
    1eba:	e7db      	b.n	1e74 <ull_scan_aux_setup+0x4e4>
			LL_ASSERT(aux && aux->rx_last);
    1ebc:	f240 13db 	movw	r3, #475	; 0x1db
    1ec0:	4a05      	ldr	r2, [pc, #20]	; (1ed8 <ull_scan_aux_setup+0x548>)
    1ec2:	4909      	ldr	r1, [pc, #36]	; (1ee8 <ull_scan_aux_setup+0x558>)
    1ec4:	4806      	ldr	r0, [pc, #24]	; (1ee0 <ull_scan_aux_setup+0x550>)
    1ec6:	f017 fe00 	bl	19aca <assert_print>
    1eca:	4040      	eors	r0, r0
    1ecc:	f380 8811 	msr	BASEPRI, r0
    1ed0:	f04f 0003 	mov.w	r0, #3
    1ed4:	df02      	svc	2
    1ed6:	e7d4      	b.n	1e82 <ull_scan_aux_setup+0x4f2>
    1ed8:	0001f528 	.word	0x0001f528
    1edc:	0001f1d4 	.word	0x0001f1d4
    1ee0:	0001f01c 	.word	0x0001f01c
    1ee4:	0001f608 	.word	0x0001f608
    1ee8:	0001f61c 	.word	0x0001f61c
	if (!aux) {
    1eec:	2d00      	cmp	r5, #0
    1eee:	f000 80ca 	beq.w	2086 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x86>
		aux->data_len += data_len;
    1ef2:	8eab      	ldrh	r3, [r5, #52]	; 0x34
    1ef4:	4443      	add	r3, r8
    1ef6:	86ab      	strh	r3, [r5, #52]	; 0x34
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync_lll) {
    1ef8:	2f00      	cmp	r7, #0
    1efa:	f000 80fa 	beq.w	20f2 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0xf2>
		sync = HDR_LLL2ULL(sync_lll);
    1efe:	683a      	ldr	r2, [r7, #0]
		sync->data_len += data_len;
    1f00:	f8b2 30b8 	ldrh.w	r3, [r2, #184]	; 0xb8
    1f04:	4443      	add	r3, r8
    1f06:	b29b      	uxth	r3, r3
    1f08:	f8a2 30b8 	strh.w	r3, [r2, #184]	; 0xb8
		ftr->aux_data_len = sync->data_len;
    1f0c:	83a3      	strh	r3, [r4, #28]
	lll_aux->chan = aux_ptr->chan_idx;
    1f0e:	9810      	ldr	r0, [sp, #64]	; 0x40
    1f10:	7802      	ldrb	r2, [r0, #0]
    1f12:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1f14:	790b      	ldrb	r3, [r1, #4]
    1f16:	f362 0305 	bfi	r3, r2, #0, #6
    1f1a:	710b      	strb	r3, [r1, #4]
	lll_aux->phy = BIT(aux_ptr->phy);
    1f1c:	7883      	ldrb	r3, [r0, #2]
    1f1e:	095a      	lsrs	r2, r3, #5
    1f20:	2301      	movs	r3, #1
    1f22:	4093      	lsls	r3, r2
    1f24:	794a      	ldrb	r2, [r1, #5]
    1f26:	f363 0202 	bfi	r2, r3, #0, #3
    1f2a:	714a      	strb	r2, [r1, #5]
	if (ftr->aux_lll_sched) {
    1f2c:	7ee3      	ldrb	r3, [r4, #27]
    1f2e:	f013 0f08 	tst.w	r3, #8
    1f32:	f040 80e7 	bne.w	2104 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x104>
	if (!IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) || lll) {
    1f36:	f1ba 0f00 	cmp.w	sl, #0
    1f3a:	f000 80f9 	beq.w	2130 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x130>
		if (unlikely(scan->is_stop)) {
    1f3e:	f896 3044 	ldrb.w	r3, [r6, #68]	; 0x44
    1f42:	f013 0f01 	tst.w	r3, #1
    1f46:	f47f af0d 	bne.w	1d64 <ull_scan_aux_setup+0x3d4>
		lll->lll_aux = NULL;
    1f4a:	2300      	movs	r3, #0
    1f4c:	f8ca 3008 	str.w	r3, [sl, #8]
	if (aux_ptr->offs_units) {
    1f50:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1f52:	f993 3000 	ldrsb.w	r3, [r3]
    1f56:	2b00      	cmp	r3, #0
    1f58:	f2c0 8109 	blt.w	216e <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x16e>
		lll_aux->window_size_us = OFFS_UNIT_30_US;
    1f5c:	231e      	movs	r3, #30
    1f5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1f60:	6093      	str	r3, [r2, #8]
	aux_offset_us = (uint32_t)aux_ptr->offs * lll_aux->window_size_us;
    1f62:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1f64:	7857      	ldrb	r7, [r2, #1]
    1f66:	7893      	ldrb	r3, [r2, #2]
    1f68:	f003 031f 	and.w	r3, r3, #31
    1f6c:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
    1f70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f72:	689b      	ldr	r3, [r3, #8]
    1f74:	fb03 f707 	mul.w	r7, r3, r7
	if (aux_ptr->ca) {
    1f78:	7812      	ldrb	r2, [r2, #0]
    1f7a:	f012 0f40 	tst.w	r2, #64	; 0x40
    1f7e:	f000 80fb 	beq.w	2178 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x178>
		window_widening_us = SCA_DRIFT_50_PPM_US(aux_offset_us);
    1f82:	2632      	movs	r6, #50	; 0x32
    1f84:	fb07 f606 	mul.w	r6, r7, r6
    1f88:	4aad      	ldr	r2, [pc, #692]	; (2240 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x240>)
    1f8a:	fba2 2606 	umull	r2, r6, r2, r6
    1f8e:	0cb6      	lsrs	r6, r6, #18
				    ((EVENT_JITTER_US + window_widening_us) << 1));
    1f90:	f106 0210 	add.w	r2, r6, #16
	lll_aux->window_size_us += (EVENT_TICKER_RES_MARGIN_US +
    1f94:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    1f98:	3320      	adds	r3, #32
    1f9a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    1f9e:	f8c8 3008 	str.w	r3, [r8, #8]
	ready_delay_us = lll_radio_rx_ready_delay_get(lll_aux->phy,
    1fa2:	f898 0005 	ldrb.w	r0, [r8, #5]
    1fa6:	2101      	movs	r1, #1
    1fa8:	f000 0007 	and.w	r0, r0, #7
    1fac:	f01a fba6 	bl	1c6fc <lll_radio_rx_ready_delay_get>
	aux_offset_us += ftr->radio_end_us;
    1fb0:	6963      	ldr	r3, [r4, #20]
    1fb2:	441f      	add	r7, r3
	aux_offset_us -= PDU_AC_US(pdu->len, phy, ftr->phy_flags);
    1fb4:	990e      	ldr	r1, [sp, #56]	; 0x38
    1fb6:	f001 0303 	and.w	r3, r1, #3
    1fba:	3306      	adds	r3, #6
    1fbc:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    1fc0:	4413      	add	r3, r2
    1fc2:	3303      	adds	r3, #3
    1fc4:	00da      	lsls	r2, r3, #3
    1fc6:	f3c1 0340 	ubfx	r3, r1, #1, #1
    1fca:	fa22 f303 	lsr.w	r3, r2, r3
    1fce:	1afb      	subs	r3, r7, r3
	aux_offset_us -= EVENT_JITTER_US;
    1fd0:	3b30      	subs	r3, #48	; 0x30
	aux_offset_us -= ready_delay_us;
    1fd2:	1a1b      	subs	r3, r3, r0
	aux_offset_us -= window_widening_us;
    1fd4:	1b9e      	subs	r6, r3, r6
	aux->ull.ticks_active_to_start = 0;
    1fd6:	2300      	movs	r3, #0
    1fd8:	606b      	str	r3, [r5, #4]
	aux->ull.ticks_prepare_to_start =
    1fda:	2231      	movs	r2, #49	; 0x31
    1fdc:	60aa      	str	r2, [r5, #8]
	aux->ull.ticks_preempt_to_start =
    1fde:	60eb      	str	r3, [r5, #12]
		HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_START_US +
    1fe0:	f898 2005 	ldrb.w	r2, [r8, #5]
    1fe4:	f002 0303 	and.w	r3, r2, #3
    1fe8:	f503 7384 	add.w	r3, r3, #264	; 0x108
    1fec:	00db      	lsls	r3, r3, #3
    1fee:	f3c2 0240 	ubfx	r2, r2, #1, #1
    1ff2:	40d3      	lsrs	r3, r2
    1ff4:	4418      	add	r0, r3
    1ff6:	f500 70c8 	add.w	r0, r0, #400	; 0x190
    1ffa:	4f92      	ldr	r7, [pc, #584]	; (2244 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x244>)
    1ffc:	a38e      	add	r3, pc, #568	; (adr r3, 2238 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x238>)
    1ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
    2002:	fba0 0107 	umull	r0, r1, r0, r7
    2006:	f7ff f8d7 	bl	11b8 <__aeabi_uldivmod>
    200a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	aux->ull.ticks_slot =
    200e:	6128      	str	r0, [r5, #16]
	ticks_aux_offset = HAL_TICKER_US_TO_TICKS(aux_offset_us);
    2010:	a389      	add	r3, pc, #548	; (adr r3, 2238 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x238>)
    2012:	e9d3 2300 	ldrd	r2, r3, [r3]
    2016:	fba6 0107 	umull	r0, r1, r6, r7
    201a:	f7ff f8cd 	bl	11b8 <__aeabi_uldivmod>
    201e:	f020 467f 	bic.w	r6, r0, #4278190080	; 0xff000000
	if (ticker_yield_handle != TICKER_NULL) {
    2022:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2024:	2aff      	cmp	r2, #255	; 0xff
    2026:	f040 80b0 	bne.w	218a <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x18a>
	return mem_index_get(aux, ll_scan_aux_pool,
    202a:	223c      	movs	r2, #60	; 0x3c
    202c:	4986      	ldr	r1, [pc, #536]	; (2248 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x248>)
    202e:	4628      	mov	r0, r5
    2030:	f018 fa14 	bl	1a45c <mem_index_get>
    2034:	b2c2      	uxtb	r2, r0
				     ftr->ticks_anchor - ticks_slot_offset,
    2036:	6923      	ldr	r3, [r4, #16]
				     (aux->ull.ticks_slot +
    2038:	6929      	ldr	r1, [r5, #16]
	ticker_status = ticker_start(TICKER_INSTANCE_ID_CTLR,
    203a:	3203      	adds	r2, #3
    203c:	9508      	str	r5, [sp, #32]
    203e:	4883      	ldr	r0, [pc, #524]	; (224c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x24c>)
    2040:	9007      	str	r0, [sp, #28]
    2042:	9506      	str	r5, [sp, #24]
    2044:	4882      	ldr	r0, [pc, #520]	; (2250 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x250>)
    2046:	9005      	str	r0, [sp, #20]
    2048:	9104      	str	r1, [sp, #16]
    204a:	2000      	movs	r0, #0
    204c:	9003      	str	r0, [sp, #12]
    204e:	9002      	str	r0, [sp, #8]
    2050:	9001      	str	r0, [sp, #4]
    2052:	9600      	str	r6, [sp, #0]
    2054:	3b3a      	subs	r3, #58	; 0x3a
    2056:	b2d2      	uxtb	r2, r2
    2058:	2101      	movs	r1, #1
    205a:	f018 fc43 	bl	1a8e4 <ticker_start>
	LL_ASSERT((ticker_status == TICKER_STATUS_SUCCESS) ||
    205e:	2800      	cmp	r0, #0
    2060:	f43f aea4 	beq.w	1dac <ull_scan_aux_setup+0x41c>
    2064:	2802      	cmp	r0, #2
    2066:	f43f aea1 	beq.w	1dac <ull_scan_aux_setup+0x41c>
    206a:	f240 23bb 	movw	r3, #699	; 0x2bb
    206e:	4a79      	ldr	r2, [pc, #484]	; (2254 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x254>)
    2070:	4979      	ldr	r1, [pc, #484]	; (2258 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x258>)
    2072:	487a      	ldr	r0, [pc, #488]	; (225c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x25c>)
    2074:	f017 fd29 	bl	19aca <assert_print>
    2078:	4040      	eors	r0, r0
    207a:	f380 8811 	msr	BASEPRI, r0
    207e:	f04f 0003 	mov.w	r0, #3
    2082:	df02      	svc	2
    2084:	e692      	b.n	1dac <ull_scan_aux_setup+0x41c>
	return mem_acquire(&scan_aux_free);
    2086:	4876      	ldr	r0, [pc, #472]	; (2260 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x260>)
    2088:	f018 f9c2 	bl	1a410 <mem_acquire>
		if (!aux) {
    208c:	4603      	mov	r3, r0
    208e:	b1d8      	cbz	r0, 20c8 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0xc8>
		aux->rx_head = aux->rx_last = NULL;
    2090:	2200      	movs	r2, #0
    2092:	6302      	str	r2, [r0, #48]	; 0x30
    2094:	62c2      	str	r2, [r0, #44]	; 0x2c
		aux->data_len = data_len;
    2096:	f8a0 8034 	strh.w	r8, [r0, #52]	; 0x34
		lll_aux = &aux->lll;
    209a:	f100 011c 	add.w	r1, r0, #28
    209e:	910b      	str	r1, [sp, #44]	; 0x2c
		lll_aux->is_chain_sched = 0U;
    20a0:	f890 1020 	ldrb.w	r1, [r0, #32]
    20a4:	f362 11c7 	bfi	r1, r2, #7, #1
    20a8:	f880 1020 	strb.w	r1, [r0, #32]
	hdr->ref = 0U;
    20ac:	7002      	strb	r2, [r0, #0]
	hdr->disabled_cb = hdr->disabled_param = NULL;
    20ae:	6182      	str	r2, [r0, #24]
    20b0:	6142      	str	r2, [r0, #20]
    20b2:	61d8      	str	r0, [r3, #28]
		aux->parent = lll ? (void *)lll : (void *)sync_lll;
    20b4:	f1ba 0f00 	cmp.w	sl, #0
    20b8:	d019      	beq.n	20ee <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0xee>
    20ba:	4652      	mov	r2, sl
    20bc:	629a      	str	r2, [r3, #40]	; 0x28
		aux->rx_incomplete = rx_incomplete;
    20be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    20c0:	639a      	str	r2, [r3, #56]	; 0x38
		rx_incomplete = NULL;
    20c2:	950d      	str	r5, [sp, #52]	; 0x34
		aux = aux_acquire();
    20c4:	461d      	mov	r5, r3
    20c6:	e717      	b.n	1ef8 <ull_scan_aux_setup+0x568>
			if (ftr->aux_lll_sched) {
    20c8:	7ee2      	ldrb	r2, [r4, #27]
    20ca:	f012 0f08 	tst.w	r2, #8
    20ce:	d002      	beq.n	20d6 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0xd6>
				ftr->aux_sched = 1U;
    20d0:	f042 0204 	orr.w	r2, r2, #4
    20d4:	76e2      	strb	r2, [r4, #27]
			if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) &&
    20d6:	b147      	cbz	r7, 20ea <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0xea>
				sync = HDR_LLL2ULL(sync_lll);
    20d8:	6839      	ldr	r1, [r7, #0]
				ftr->aux_data_len = sync->data_len + data_len;
    20da:	f8b1 20b8 	ldrh.w	r2, [r1, #184]	; 0xb8
    20de:	4490      	add	r8, r2
    20e0:	f8a4 801c 	strh.w	r8, [r4, #28]
				sync->data_len = 0U;
    20e4:	2200      	movs	r2, #0
    20e6:	f8a1 20b8 	strh.w	r2, [r1, #184]	; 0xb8
		aux = aux_acquire();
    20ea:	461d      	mov	r5, r3
			goto ull_scan_aux_rx_flush;
    20ec:	e63a      	b.n	1d64 <ull_scan_aux_setup+0x3d4>
		aux->parent = lll ? (void *)lll : (void *)sync_lll;
    20ee:	463a      	mov	r2, r7
    20f0:	e7e4      	b.n	20bc <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0xbc>
		if (aux->rx_last) {
    20f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    20f4:	b123      	cbz	r3, 2100 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x100>
			aux->rx_last->rx_ftr.extra = rx;
    20f6:	60dc      	str	r4, [r3, #12]
		aux->rx_last = rx;
    20f8:	632c      	str	r4, [r5, #48]	; 0x30
		ftr->aux_data_len = aux->data_len;
    20fa:	8eab      	ldrh	r3, [r5, #52]	; 0x34
    20fc:	83a3      	strh	r3, [r4, #28]
    20fe:	e706      	b.n	1f0e <ull_scan_aux_setup+0x57e>
			aux->rx_head = rx;
    2100:	62ec      	str	r4, [r5, #44]	; 0x2c
    2102:	e7f9      	b.n	20f8 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0xf8>
		ftr->aux_sched = 1U;
    2104:	f043 0304 	orr.w	r3, r3, #4
    2108:	76e3      	strb	r3, [r4, #27]
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync_lll) {
    210a:	b16f      	cbz	r7, 2128 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x128>
			sync_lll->lll_aux = lll_aux;
    210c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    210e:	63fb      	str	r3, [r7, #60]	; 0x3c
			ll_rx_put(link, rx);
    2110:	4621      	mov	r1, r4
    2112:	980a      	ldr	r0, [sp, #40]	; 0x28
    2114:	f007 fbe6 	bl	98e4 <ll_rx_put>
			ll_rx_sched();
    2118:	f007 fbec 	bl	98f4 <ll_rx_sched>
		lll_aux->state = 0U;
    211c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    211e:	7913      	ldrb	r3, [r2, #4]
    2120:	f36f 1386 	bfc	r3, #6, #1
    2124:	7113      	strb	r3, [r2, #4]
		return;
    2126:	e641      	b.n	1dac <ull_scan_aux_setup+0x41c>
			lll->lll_aux = lll_aux;
    2128:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    212a:	f8ca 3008 	str.w	r3, [sl, #8]
    212e:	e7f5      	b.n	211c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x11c>
		LL_ASSERT(sync_lll &&
    2130:	b12f      	cbz	r7, 213e <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x13e>
    2132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2134:	b183      	cbz	r3, 2158 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x158>
    2136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2138:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    213a:	4293      	cmp	r3, r2
    213c:	d00c      	beq.n	2158 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x158>
    213e:	f240 2355 	movw	r3, #597	; 0x255
    2142:	4a44      	ldr	r2, [pc, #272]	; (2254 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x254>)
    2144:	4947      	ldr	r1, [pc, #284]	; (2264 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x264>)
    2146:	4845      	ldr	r0, [pc, #276]	; (225c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x25c>)
    2148:	f017 fcbf 	bl	19aca <assert_print>
    214c:	4040      	eors	r0, r0
    214e:	f380 8811 	msr	BASEPRI, r0
    2152:	f04f 0003 	mov.w	r0, #3
    2156:	df02      	svc	2
		sync = HDR_LLL2ULL(sync_lll);
    2158:	683b      	ldr	r3, [r7, #0]
		if (unlikely(sync->is_stop)) {
    215a:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
    215e:	f013 0f08 	tst.w	r3, #8
    2162:	f47f adff 	bne.w	1d64 <ull_scan_aux_setup+0x3d4>
		sync_lll->lll_aux = lll_aux;
    2166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2168:	63fb      	str	r3, [r7, #60]	; 0x3c
		aux->rx_head = rx;
    216a:	62ec      	str	r4, [r5, #44]	; 0x2c
    216c:	e6f0      	b.n	1f50 <ull_scan_aux_setup+0x5c0>
		lll_aux->window_size_us = OFFS_UNIT_300_US;
    216e:	f44f 7396 	mov.w	r3, #300	; 0x12c
    2172:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2174:	6093      	str	r3, [r2, #8]
    2176:	e6f4      	b.n	1f62 <ull_scan_aux_setup+0x5d2>
		window_widening_us = SCA_DRIFT_500_PPM_US(aux_offset_us);
    2178:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
    217c:	fb07 f606 	mul.w	r6, r7, r6
    2180:	4a2f      	ldr	r2, [pc, #188]	; (2240 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x240>)
    2182:	fba2 2606 	umull	r2, r6, r2, r6
    2186:	0cb6      	lsrs	r6, r6, #18
    2188:	e702      	b.n	1f90 <ull_scan_aux_setup+0x600>
						 (ftr->ticks_anchor +
    218a:	6923      	ldr	r3, [r4, #16]
    218c:	4433      	add	r3, r6
		ticker_status = ticker_yield_abs(TICKER_INSTANCE_ID_CTLR,
    218e:	2000      	movs	r0, #0
    2190:	9001      	str	r0, [sp, #4]
    2192:	9000      	str	r0, [sp, #0]
    2194:	3b3a      	subs	r3, #58	; 0x3a
    2196:	2101      	movs	r1, #1
    2198:	f005 fa90 	bl	76bc <ticker_yield_abs>
		LL_ASSERT((ticker_status == TICKER_STATUS_SUCCESS) ||
    219c:	2800      	cmp	r0, #0
    219e:	f43f af44 	beq.w	202a <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x2a>
    21a2:	2802      	cmp	r0, #2
    21a4:	f43f af41 	beq.w	202a <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x2a>
    21a8:	f240 23ab 	movw	r3, #683	; 0x2ab
    21ac:	4a29      	ldr	r2, [pc, #164]	; (2254 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x254>)
    21ae:	492a      	ldr	r1, [pc, #168]	; (2258 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x258>)
    21b0:	482a      	ldr	r0, [pc, #168]	; (225c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x25c>)
    21b2:	f017 fc8a 	bl	19aca <assert_print>
    21b6:	4040      	eors	r0, r0
    21b8:	f380 8811 	msr	BASEPRI, r0
    21bc:	f04f 0003 	mov.w	r0, #3
    21c0:	df02      	svc	2
    21c2:	e732      	b.n	202a <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x2a>
			LL_ASSERT(sync_lll);
    21c4:	b16f      	cbz	r7, 21e2 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x1e2>
			ll_rx_put(link, rx);
    21c6:	4621      	mov	r1, r4
    21c8:	980a      	ldr	r0, [sp, #40]	; 0x28
    21ca:	f007 fb8b 	bl	98e4 <ll_rx_put>
			ll_rx_sched();
    21ce:	f007 fb91 	bl	98f4 <ll_rx_sched>
			sync = HDR_LLL2ULL(sync_lll);
    21d2:	683b      	ldr	r3, [r7, #0]
			if (unlikely(sync->is_stop)) {
    21d4:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
    21d8:	f013 0f08 	tst.w	r3, #8
    21dc:	f43f addf 	beq.w	1d9e <ull_scan_aux_setup+0x40e>
    21e0:	e5e4      	b.n	1dac <ull_scan_aux_setup+0x41c>
			LL_ASSERT(sync_lll);
    21e2:	f240 23db 	movw	r3, #731	; 0x2db
    21e6:	4a1b      	ldr	r2, [pc, #108]	; (2254 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x254>)
    21e8:	491f      	ldr	r1, [pc, #124]	; (2268 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x268>)
    21ea:	481c      	ldr	r0, [pc, #112]	; (225c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x25c>)
    21ec:	f017 fc6d 	bl	19aca <assert_print>
    21f0:	4040      	eors	r0, r0
    21f2:	f380 8811 	msr	BASEPRI, r0
    21f6:	f04f 0003 	mov.w	r0, #3
    21fa:	df02      	svc	2
    21fc:	e7e3      	b.n	21c6 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x1c6>
		LL_ASSERT(aux->parent);
    21fe:	f240 23e6 	movw	r3, #742	; 0x2e6
    2202:	4a14      	ldr	r2, [pc, #80]	; (2254 <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x254>)
    2204:	4919      	ldr	r1, [pc, #100]	; (226c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x26c>)
    2206:	4815      	ldr	r0, [pc, #84]	; (225c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x25c>)
    2208:	f017 fc5f 	bl	19aca <assert_print>
    220c:	4040      	eors	r0, r0
    220e:	f380 8811 	msr	BASEPRI, r0
    2212:	f04f 0003 	mov.w	r0, #3
    2216:	df02      	svc	2
    2218:	e5c5      	b.n	1da6 <ull_scan_aux_setup+0x416>
	ll_rx_put(link, rx);
    221a:	4621      	mov	r1, r4
    221c:	980a      	ldr	r0, [sp, #40]	; 0x28
    221e:	f007 fb61 	bl	98e4 <ll_rx_put>
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && rx_incomplete) {
    2222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2224:	b113      	cbz	r3, 222c <CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE+0x22c>
		rx_release_put(rx_incomplete);
    2226:	4618      	mov	r0, r3
    2228:	f019 ff97 	bl	1c15a <rx_release_put>
	ll_rx_sched();
    222c:	f007 fb62 	bl	98f4 <ll_rx_sched>
    2230:	e5bc      	b.n	1dac <ull_scan_aux_setup+0x41c>
    2232:	bf00      	nop
    2234:	f3af 8000 	nop.w
    2238:	1afd498d 	.word	0x1afd498d
    223c:	00000007 	.word	0x00000007
    2240:	431bde83 	.word	0x431bde83
    2244:	3b9aca00 	.word	0x3b9aca00
    2248:	2000587c 	.word	0x2000587c
    224c:	0000a88d 	.word	0x0000a88d
    2250:	0000a949 	.word	0x0000a949
    2254:	0001f528 	.word	0x0001f528
    2258:	0001f674 	.word	0x0001f674
    225c:	0001f01c 	.word	0x0001f01c
    2260:	200058c8 	.word	0x200058c8
    2264:	0001f630 	.word	0x0001f630
    2268:	0001f56c 	.word	0x0001f56c
    226c:	0001f5fc 	.word	0x0001f5fc

00002270 <ull_sync_setup>:
		  (sid == scan->periodic.sid)));
}

void ull_sync_setup(struct ll_scan_set *scan, struct ll_scan_aux_set *aux,
		    struct node_rx_hdr *node_rx, struct pdu_adv_sync_info *si)
{
    2270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2274:	b08d      	sub	sp, #52	; 0x34
    2276:	4606      	mov	r6, r0
    2278:	460f      	mov	r7, r1
    227a:	4693      	mov	fp, r2
    227c:	4698      	mov	r8, r3
	uint8_t chm_last;
	uint32_t ret;
	uint8_t sca;

	/* Populate the LLL context */
	sync = scan->periodic.sync;
    227e:	6d04      	ldr	r4, [r0, #80]	; 0x50
	lll = &sync->lll;

	/* Copy channel map from sca_chm field in sync_info structure, and
	 * clear the SCA bits.
	 */
	chm_last = lll->chm_first;
    2280:	f894 903e 	ldrb.w	r9, [r4, #62]	; 0x3e
	lll->chm_last = chm_last;
    2284:	f884 903f 	strb.w	r9, [r4, #63]	; 0x3f
	data_chan_map = lll->chm[chm_last].data_chan_map;
    2288:	f104 021c 	add.w	r2, r4, #28
    228c:	ea4f 0549 	mov.w	r5, r9, lsl #1
    2290:	eb09 0349 	add.w	r3, r9, r9, lsl #1
    2294:	005b      	lsls	r3, r3, #1
    2296:	3310      	adds	r3, #16
    2298:	4413      	add	r3, r2
    229a:	1d98      	adds	r0, r3, #6
__ ## fun ## _ichk(type1 __restrict dst, type2 __restrict src) { \
	return __builtin___ ## fun ## _chk(dst, src, __ssp_bos0(dst)); \
}

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    229c:	f8d8 2004 	ldr.w	r2, [r8, #4]
    22a0:	f8c3 2006 	str.w	r2, [r3, #6]
    22a4:	f898 3008 	ldrb.w	r3, [r8, #8]
    22a8:	7103      	strb	r3, [r0, #4]
	(void)memcpy(data_chan_map, si->sca_chm,
		     sizeof(lll->chm[chm_last].data_chan_map));
	data_chan_map[PDU_SYNC_INFO_SCA_CHM_SCA_BYTE_OFFSET] &=
    22aa:	b2db      	uxtb	r3, r3
    22ac:	f003 031f 	and.w	r3, r3, #31
    22b0:	7103      	strb	r3, [r0, #4]
		~PDU_SYNC_INFO_SCA_CHM_SCA_BIT_MASK;
	lll->chm[chm_last].data_chan_count =
		util_ones_count_get(data_chan_map,
    22b2:	2105      	movs	r1, #5
    22b4:	f018 f90e 	bl	1a4d4 <util_ones_count_get>
    22b8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
	lll->chm[chm_last].data_chan_count =
    22bc:	eb05 0309 	add.w	r3, r5, r9
    22c0:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    22c4:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
    22c8:	f360 0205 	bfi	r2, r0, #0, #6
    22cc:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
				    sizeof(lll->chm[chm_last].data_chan_map));
	if (lll->chm[chm_last].data_chan_count < CHM_USED_COUNT_MIN) {
    22d0:	2801      	cmp	r0, #1
    22d2:	f240 8113 	bls.w	24fc <ull_sync_setup+0x28c>
#if defined(CONFIG_BT_CTLR_CHECK_SAME_PEER_SYNC) || \
	defined(CONFIG_BT_CTLR_SYNC_PERIODIC_ADI_SUPPORT)
	/* Remember the peer address.
	 * NOTE: Peer identity address is copied here when privacy is enable.
	 */
	sync->peer_id_addr_type = scan->periodic.adv_addr_type;
    22d6:	f896 2049 	ldrb.w	r2, [r6, #73]	; 0x49
    22da:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
    22de:	f362 0300 	bfi	r3, r2, #0, #1
    22e2:	f884 308e 	strb.w	r3, [r4, #142]	; 0x8e
    22e6:	f8d6 304a 	ldr.w	r3, [r6, #74]	; 0x4a
    22ea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
    22ee:	f8b6 304e 	ldrh.w	r3, [r6, #78]	; 0x4e
    22f2:	f8a4 308c 	strh.w	r3, [r4, #140]	; 0x8c
    22f6:	f8d8 3009 	ldr.w	r3, [r8, #9]
    22fa:	6223      	str	r3, [r4, #32]
#endif /* CONFIG_BT_CTLR_CHECK_SAME_PEER_SYNC ||
	* CONFIG_BT_CTLR_SYNC_PERIODIC_ADI_SUPPORT
	*/

	memcpy(lll->access_addr, &si->aa, sizeof(lll->access_addr));
	lll->data_chan_id = lll_chan_id(lll->access_addr);
    22fc:	f104 0020 	add.w	r0, r4, #32
    2300:	f01a f8f9 	bl	1c4f6 <lll_chan_id>
    2304:	8620      	strh	r0, [r4, #48]	; 0x30
    2306:	f8b8 200d 	ldrh.w	r2, [r8, #13]
    230a:	f898 300f 	ldrb.w	r3, [r8, #15]
    230e:	84a2      	strh	r2, [r4, #36]	; 0x24
    2310:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
	memcpy(lll->crc_init, si->crc_init, sizeof(lll->crc_init));
	lll->event_counter = si->evt_cntr;
    2314:	f8b8 3010 	ldrh.w	r3, [r8, #16]
    2318:	85e3      	strh	r3, [r4, #46]	; 0x2e
	lll->phy = aux->lll.phy;
    231a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
    231e:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    2322:	f362 0302 	bfi	r3, r2, #0, #3
    2326:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27

	interval = sys_le16_to_cpu(si->interval);
    232a:	f8b8 a002 	ldrh.w	sl, [r8, #2]
    232e:	fa1f f58a 	uxth.w	r5, sl
	interval_us = interval * PERIODIC_INT_UNIT_US;
    2332:	f240 40e2 	movw	r0, #1250	; 0x4e2
    2336:	fb00 f505 	mul.w	r5, r0, r5

	/* Convert fromm 10ms units to interval units */
	sync->timeout_reload = RADIO_SYNC_EVENTS((sync->timeout * 10U *
    233a:	f8b4 307e 	ldrh.w	r3, [r4, #126]	; 0x7e
    233e:	f242 7210 	movw	r2, #10000	; 0x2710
    2342:	fb02 5303 	mla	r3, r2, r3, r5
    2346:	3b01      	subs	r3, #1
    2348:	fbb3 f3f5 	udiv	r3, r3, r5
    234c:	b29b      	uxth	r3, r3
    234e:	f8a4 3080 	strh.w	r3, [r4, #128]	; 0x80
						  USEC_PER_MSEC), interval_us);

	sync->sync_expire = CONN_ESTAB_COUNTDOWN;
    2352:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
    2356:	2206      	movs	r2, #6
    2358:	f362 1306 	bfi	r3, r2, #4, #3
    235c:	f884 308e 	strb.w	r3, [r4, #142]	; 0x8e

	/* Extract the SCA value from the sca_chm field of the sync_info
	 * structure.
	 */
	sca = (si->sca_chm[PDU_SYNC_INFO_SCA_CHM_SCA_BYTE_OFFSET] &
    2360:	f898 9008 	ldrb.w	r9, [r8, #8]
    2364:	ea4f 1959 	mov.w	r9, r9, lsr #5
#if defined(CONFIG_BT_CTLR_SYNC_ISO)
	lll->sca = sca;
#endif /* CONFIG_BT_CTLR_SYNC_ISO */

	lll->window_widening_periodic_us =
		ceiling_fraction(((lll_clock_ppm_local_get() +
    2368:	f01a f9e6 	bl	1c738 <lll_clock_ppm_local_get>
    236c:	4607      	mov	r7, r0
    236e:	4648      	mov	r0, r9
    2370:	f00b f944 	bl	d5fc <lll_clock_ppm_get>
    2374:	4438      	add	r0, r7
    2376:	fb05 f000 	mul.w	r0, r5, r0
    237a:	f500 2074 	add.w	r0, r0, #999424	; 0xf4000
    237e:	f200 203f 	addw	r0, r0, #575	; 0x23f
    2382:	4b6d      	ldr	r3, [pc, #436]	; (2538 <ull_sync_setup+0x2c8>)
    2384:	fba3 3000 	umull	r3, r0, r3, r0
    2388:	0c80      	lsrs	r0, r0, #18
	lll->window_widening_periodic_us =
    238a:	6460      	str	r0, [r4, #68]	; 0x44
				   lll_clock_ppm_get(sca)) *
				  interval_us), USEC_PER_SEC);
	lll->window_widening_max_us = (interval_us >> 1) - EVENT_IFS_US;
    238c:	086b      	lsrs	r3, r5, #1
    238e:	3b96      	subs	r3, #150	; 0x96
    2390:	64a3      	str	r3, [r4, #72]	; 0x48
	if (si->offs_units) {
    2392:	f898 3001 	ldrb.w	r3, [r8, #1]
    2396:	f013 0f20 	tst.w	r3, #32
    239a:	f000 80b2 	beq.w	2502 <ull_sync_setup+0x292>
		lll->window_size_event_us = OFFS_UNIT_300_US;
    239e:	f44f 7396 	mov.w	r3, #300	; 0x12c
    23a2:	6563      	str	r3, [r4, #84]	; 0x54
	} else {
		lll->window_size_event_us = OFFS_UNIT_30_US;
	}

	/* Set the state to sync create */
	scan->periodic.state = LL_SYNC_STATE_CREATED;
    23a4:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
    23a8:	2202      	movs	r2, #2
    23aa:	f362 03c4 	bfi	r3, r2, #3, #2
    23ae:	f886 3049 	strb.w	r3, [r6, #73]	; 0x49
		} else {
			scan_1m->periodic.state = LL_SYNC_STATE_CREATED;
		}
	}

	sync_handle = ull_sync_handle_get(sync);
    23b2:	4620      	mov	r0, r4
    23b4:	f008 ffde 	bl	b374 <ull_sync_handle_get>
    23b8:	4607      	mov	r7, r0

	/* Prepare sync notification, dispatch only on successful AUX_SYNC_IND
	 * reception.
	 */
	rx = (void *)sync->node_rx_sync_estab;
    23ba:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
	rx->hdr.type = NODE_RX_TYPE_SYNC;
    23be:	220c      	movs	r2, #12
    23c0:	711a      	strb	r2, [r3, #4]
	rx->hdr.handle = sync_handle;
    23c2:	80d8      	strh	r0, [r3, #6]
	rx->hdr.rx_ftr.param = scan;
    23c4:	609e      	str	r6, [r3, #8]
	se = (void *)rx->pdu;
	se->interval = interval;
    23c6:	f8a3 a022 	strh.w	sl, [r3, #34]	; 0x22
	se->phy = lll->phy;
    23ca:	f894 2027 	ldrb.w	r2, [r4, #39]	; 0x27
    23ce:	f3c2 0202 	ubfx	r2, r2, #0, #3
    23d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	se->sca = sca;
    23d6:	f883 9024 	strb.w	r9, [r3, #36]	; 0x24

	/* Calculate offset and schedule sync radio events */
	ftr = &node_rx->rx_ftr;
	pdu = (void *)((struct node_rx_pdu *)node_rx)->pdu;

	ready_delay_us = lll_radio_rx_ready_delay_get(lll->phy, 1);
    23da:	f894 0027 	ldrb.w	r0, [r4, #39]	; 0x27
    23de:	2101      	movs	r1, #1
    23e0:	f000 0007 	and.w	r0, r0, #7
    23e4:	f01a f98a 	bl	1c6fc <lll_radio_rx_ready_delay_get>

	sync_offset_us = ftr->radio_end_us;
    23e8:	f8db 3014 	ldr.w	r3, [fp, #20]
	sync_offset_us += (uint32_t)sys_le16_to_cpu(si->offs) *
    23ec:	f898 2000 	ldrb.w	r2, [r8]
    23f0:	f898 1001 	ldrb.w	r1, [r8, #1]
    23f4:	f001 081f 	and.w	r8, r1, #31
    23f8:	ea42 2808 	orr.w	r8, r2, r8, lsl #8
			  lll->window_size_event_us;
    23fc:	6d62      	ldr	r2, [r4, #84]	; 0x54
	sync_offset_us += (uint32_t)sys_le16_to_cpu(si->offs) *
    23fe:	fb02 3308 	mla	r3, r2, r8, r3
	/* offs_adjust may be 1 only if sync setup by LL_PERIODIC_SYNC_IND */
	sync_offset_us += (si->offs_adjust ? OFFS_ADJUST_US : 0U);
    2402:	f011 0f40 	tst.w	r1, #64	; 0x40
    2406:	d07f      	beq.n	2508 <ull_sync_setup+0x298>
    2408:	f44f 1816 	mov.w	r8, #2457600	; 0x258000
    240c:	4498      	add	r8, r3
	sync_offset_us -= PDU_AC_US(pdu->len, lll->phy, ftr->phy_flags);
    240e:	f894 c027 	ldrb.w	ip, [r4, #39]	; 0x27
    2412:	f00c 0303 	and.w	r3, ip, #3
    2416:	1d9a      	adds	r2, r3, #6
    2418:	f89b 1021 	ldrb.w	r1, [fp, #33]	; 0x21
    241c:	440a      	add	r2, r1
    241e:	3203      	adds	r2, #3
    2420:	00d2      	lsls	r2, r2, #3
    2422:	f3cc 0c40 	ubfx	ip, ip, #1, #1
    2426:	fa22 f20c 	lsr.w	r2, r2, ip
    242a:	eba8 0802 	sub.w	r8, r8, r2
	sync_offset_us -= EVENT_TICKER_RES_MARGIN_US;
	sync_offset_us -= EVENT_JITTER_US;
    242e:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
	sync_offset_us -= ready_delay_us;
    2432:	eba8 0800 	sub.w	r8, r8, r0

	interval_us -= lll->window_widening_periodic_us;
    2436:	6c66      	ldr	r6, [r4, #68]	; 0x44
    2438:	1bad      	subs	r5, r5, r6

	/* TODO: active_to_start feature port */
	sync->ull.ticks_active_to_start = 0U;
    243a:	f04f 0900 	mov.w	r9, #0
    243e:	f8c4 9004 	str.w	r9, [r4, #4]
	sync->ull.ticks_prepare_to_start =
    2442:	2231      	movs	r2, #49	; 0x31
    2444:	60a2      	str	r2, [r4, #8]
		HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_XTAL_US);
	sync->ull.ticks_preempt_to_start =
    2446:	f8c4 900c 	str.w	r9, [r4, #12]
		HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_PREEMPT_MIN_US);
	sync->ull.ticks_slot =
		HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_START_US +
    244a:	f503 7384 	add.w	r3, r3, #264	; 0x108
    244e:	00db      	lsls	r3, r3, #3
    2450:	fa23 f30c 	lsr.w	r3, r3, ip
    2454:	4418      	add	r0, r3
    2456:	f500 70c8 	add.w	r0, r0, #400	; 0x190
    245a:	4e38      	ldr	r6, [pc, #224]	; (253c <ull_sync_setup+0x2cc>)
    245c:	a334      	add	r3, pc, #208	; (adr r3, 2530 <ull_sync_setup+0x2c0>)
    245e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2462:	fba0 0106 	umull	r0, r1, r0, r6
    2466:	f7fe fea7 	bl	11b8 <__aeabi_uldivmod>
    246a:	f020 4a7f 	bic.w	sl, r0, #4278190080	; 0xff000000
	sync->ull.ticks_slot =
    246e:	f8c4 a010 	str.w	sl, [r4, #16]
	} else {
		ticks_slot_overhead = 0U;
	}
	ticks_slot_offset += HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_START_US);

	sync->lll_sync_prepare = lll_sync_create_prepare;
    2472:	4b33      	ldr	r3, [pc, #204]	; (2540 <ull_sync_setup+0x2d0>)
    2474:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84

	ret = ticker_start(TICKER_INSTANCE_ID_CTLR, TICKER_USER_ID_ULL_HIGH,
			   (TICKER_ID_SCAN_SYNC_BASE + sync_handle),
			   ftr->ticks_anchor - ticks_slot_offset,
    2478:	f8db b010 	ldr.w	fp, [fp, #16]
			   HAL_TICKER_US_TO_TICKS(sync_offset_us),
    247c:	a32c      	add	r3, pc, #176	; (adr r3, 2530 <ull_sync_setup+0x2c0>)
    247e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2482:	fba8 0106 	umull	r0, r1, r8, r6
    2486:	f7fe fe97 	bl	11b8 <__aeabi_uldivmod>
    248a:	900b      	str	r0, [sp, #44]	; 0x2c
			   HAL_TICKER_US_TO_TICKS(interval_us),
    248c:	fba5 6506 	umull	r6, r5, r5, r6
    2490:	a327      	add	r3, pc, #156	; (adr r3, 2530 <ull_sync_setup+0x2c0>)
    2492:	e9d3 2300 	ldrd	r2, r3, [r3]
    2496:	4630      	mov	r0, r6
    2498:	4629      	mov	r1, r5
    249a:	f7fe fe8d 	bl	11b8 <__aeabi_uldivmod>
			   HAL_TICKER_REMAINDER(interval_us),
    249e:	f020 487f 	bic.w	r8, r0, #4278190080	; 0xff000000
    24a2:	4828      	ldr	r0, [pc, #160]	; (2544 <ull_sync_setup+0x2d4>)
    24a4:	fba8 0100 	umull	r0, r1, r8, r0
    24a8:	2307      	movs	r3, #7
    24aa:	fb03 1108 	mla	r1, r3, r8, r1
    24ae:	1a30      	subs	r0, r6, r0
    24b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    24b4:	f04f 0300 	mov.w	r3, #0
    24b8:	eb65 0101 	sbc.w	r1, r5, r1
    24bc:	f7fe fe7c 	bl	11b8 <__aeabi_uldivmod>
	ret = ticker_start(TICKER_INSTANCE_ID_CTLR, TICKER_USER_ID_ULL_HIGH,
    24c0:	1d3a      	adds	r2, r7, #4
    24c2:	f240 23ef 	movw	r3, #751	; 0x2ef
    24c6:	9308      	str	r3, [sp, #32]
    24c8:	4b1f      	ldr	r3, [pc, #124]	; (2548 <ull_sync_setup+0x2d8>)
    24ca:	9307      	str	r3, [sp, #28]
    24cc:	9406      	str	r4, [sp, #24]
    24ce:	4b1f      	ldr	r3, [pc, #124]	; (254c <ull_sync_setup+0x2dc>)
    24d0:	9305      	str	r3, [sp, #20]
    24d2:	f8cd a010 	str.w	sl, [sp, #16]
    24d6:	f8cd 900c 	str.w	r9, [sp, #12]
    24da:	9002      	str	r0, [sp, #8]
    24dc:	f8cd 8004 	str.w	r8, [sp, #4]
    24e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    24e2:	f023 407f 	bic.w	r0, r3, #4278190080	; 0xff000000
    24e6:	9000      	str	r0, [sp, #0]
    24e8:	f1ab 033a 	sub.w	r3, fp, #58	; 0x3a
    24ec:	b2d2      	uxtb	r2, r2
    24ee:	2101      	movs	r1, #1
    24f0:	4648      	mov	r0, r9
    24f2:	f018 f9f7 	bl	1a8e4 <ticker_start>
			   TICKER_NULL_LAZY,
			   (sync->ull.ticks_slot + ticks_slot_overhead),
			   ticker_cb, sync,
			   ticker_start_op_cb, (void *)__LINE__);
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    24f6:	b108      	cbz	r0, 24fc <ull_sync_setup+0x28c>
    24f8:	2802      	cmp	r0, #2
    24fa:	d108      	bne.n	250e <ull_sync_setup+0x29e>
		  (ret == TICKER_STATUS_BUSY));
}
    24fc:	b00d      	add	sp, #52	; 0x34
    24fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		lll->window_size_event_us = OFFS_UNIT_30_US;
    2502:	231e      	movs	r3, #30
    2504:	6563      	str	r3, [r4, #84]	; 0x54
    2506:	e74d      	b.n	23a4 <ull_sync_setup+0x134>
	sync_offset_us += (si->offs_adjust ? OFFS_ADJUST_US : 0U);
    2508:	f04f 0800 	mov.w	r8, #0
    250c:	e77e      	b.n	240c <ull_sync_setup+0x19c>
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    250e:	f44f 733c 	mov.w	r3, #752	; 0x2f0
    2512:	4a0f      	ldr	r2, [pc, #60]	; (2550 <ull_sync_setup+0x2e0>)
    2514:	490f      	ldr	r1, [pc, #60]	; (2554 <ull_sync_setup+0x2e4>)
    2516:	4810      	ldr	r0, [pc, #64]	; (2558 <ull_sync_setup+0x2e8>)
    2518:	f017 fad7 	bl	19aca <assert_print>
    251c:	4040      	eors	r0, r0
    251e:	f380 8811 	msr	BASEPRI, r0
    2522:	f04f 0003 	mov.w	r0, #3
    2526:	df02      	svc	2
    2528:	e7e8      	b.n	24fc <ull_sync_setup+0x28c>
    252a:	bf00      	nop
    252c:	f3af 8000 	nop.w
    2530:	1afd498d 	.word	0x1afd498d
    2534:	00000007 	.word	0x00000007
    2538:	431bde83 	.word	0x431bde83
    253c:	3b9aca00 	.word	0x3b9aca00
    2540:	0000f8f5 	.word	0x0000f8f5
    2544:	1afd498d 	.word	0x1afd498d
    2548:	0000af99 	.word	0x0000af99
    254c:	0000aff1 	.word	0x0000aff1
    2550:	0001f6dc 	.word	0x0001f6dc
    2554:	0001f50c 	.word	0x0001f50c
    2558:	0001f01c 	.word	0x0001f01c
    255c:	00000000 	.word	0x00000000

00002560 <ull_sync_slot_update>:
 * @retval -ENOMEM      Couldn't enqueue update ticker job.
 * @retval -EFAULT      Somethin else went wrong.
 */
int ull_sync_slot_update(struct ll_sync_set *sync, uint32_t slot_plus_us,
			 uint32_t slot_minus_us)
{
    2560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2564:	b08a      	sub	sp, #40	; 0x28
    2566:	460d      	mov	r5, r1
    2568:	4614      	mov	r4, r2
	uint32_t volatile ret_cb;
	uint32_t ret;

	ret_cb = TICKER_STATUS_BUSY;
    256a:	2302      	movs	r3, #2
    256c:	9309      	str	r3, [sp, #36]	; 0x24
	ret = ticker_update(TICKER_INSTANCE_ID_CTLR,
			    TICKER_USER_ID_THREAD,
			    (TICKER_ID_SCAN_SYNC_BASE +
			    ull_sync_handle_get(sync)),
    256e:	f008 ff01 	bl	b374 <ull_sync_handle_get>
    2572:	4607      	mov	r7, r0
			    0, 0,
			    HAL_TICKER_US_TO_TICKS(slot_plus_us),
    2574:	2600      	movs	r6, #0
    2576:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 2618 <ull_sync_slot_update+0xb8>
    257a:	a325      	add	r3, pc, #148	; (adr r3, 2610 <ull_sync_slot_update+0xb0>)
    257c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2580:	fba5 0108 	umull	r0, r1, r5, r8
    2584:	f7fe fe18 	bl	11b8 <__aeabi_uldivmod>
    2588:	4605      	mov	r5, r0
			    HAL_TICKER_US_TO_TICKS(slot_minus_us),
    258a:	a321      	add	r3, pc, #132	; (adr r3, 2610 <ull_sync_slot_update+0xb0>)
    258c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2590:	fba4 0108 	umull	r0, r1, r4, r8
    2594:	f7fe fe10 	bl	11b8 <__aeabi_uldivmod>
	ret = ticker_update(TICKER_INSTANCE_ID_CTLR,
    2598:	1d3a      	adds	r2, r7, #4
    259a:	ab09      	add	r3, sp, #36	; 0x24
    259c:	9306      	str	r3, [sp, #24]
    259e:	4b1f      	ldr	r3, [pc, #124]	; (261c <ull_sync_slot_update+0xbc>)
    25a0:	9305      	str	r3, [sp, #20]
    25a2:	9604      	str	r6, [sp, #16]
    25a4:	9603      	str	r6, [sp, #12]
    25a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    25aa:	9002      	str	r0, [sp, #8]
    25ac:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    25b0:	9501      	str	r5, [sp, #4]
    25b2:	9600      	str	r6, [sp, #0]
    25b4:	4633      	mov	r3, r6
    25b6:	b2d2      	uxtb	r2, r2
    25b8:	2103      	movs	r1, #3
    25ba:	4630      	mov	r0, r6
    25bc:	f018 f9ad 	bl	1a91a <ticker_update>
			    0, 0,
			    ticker_update_op_status_give,
			    (void *)&ret_cb);
	if (ret == TICKER_STATUS_BUSY || ret == TICKER_STATUS_SUCCESS) {
    25c0:	2802      	cmp	r0, #2
    25c2:	d000      	beq.n	25c6 <ull_sync_slot_update+0x66>
    25c4:	b980      	cbnz	r0, 25e8 <ull_sync_slot_update+0x88>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    25c6:	f04f 32ff 	mov.w	r2, #4294967295
    25ca:	f04f 33ff 	mov.w	r3, #4294967295
    25ce:	4814      	ldr	r0, [pc, #80]	; (2620 <ull_sync_slot_update+0xc0>)
    25d0:	f010 fe42 	bl	13258 <z_impl_k_sem_take>
		/* Wait for callback or clear semaphore is callback was already
		 * executed.
		 */
		k_sem_take(&sem_ticker_cb, K_FOREVER);

		if (ret_cb == TICKER_STATUS_FAILURE) {
    25d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    25d6:	2b01      	cmp	r3, #1
    25d8:	d003      	beq.n	25e2 <ull_sync_slot_update+0x82>
			return -EFAULT; /* Something went wrong */
		} else {
			return 0;
    25da:	2000      	movs	r0, #0
			k_sem_take(&sem_ticker_cb, K_FOREVER);
		}
		/* Ticker was already stopped or job was not enqueued. */
		return (ret_cb == TICKER_STATUS_FAILURE) ? -ENOENT : -ENOMEM;
	}
}
    25dc:	b00a      	add	sp, #40	; 0x28
    25de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -EFAULT; /* Something went wrong */
    25e2:	f06f 000d 	mvn.w	r0, #13
    25e6:	e7f9      	b.n	25dc <ull_sync_slot_update+0x7c>
		if (ret_cb != TICKER_STATUS_BUSY) {
    25e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    25ea:	2b02      	cmp	r3, #2
    25ec:	d105      	bne.n	25fa <ull_sync_slot_update+0x9a>
		return (ret_cb == TICKER_STATUS_FAILURE) ? -ENOENT : -ENOMEM;
    25ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
    25f0:	2b01      	cmp	r3, #1
    25f2:	d00a      	beq.n	260a <ull_sync_slot_update+0xaa>
    25f4:	f06f 000b 	mvn.w	r0, #11
    25f8:	e7f0      	b.n	25dc <ull_sync_slot_update+0x7c>
    25fa:	f04f 32ff 	mov.w	r2, #4294967295
    25fe:	f04f 33ff 	mov.w	r3, #4294967295
    2602:	4807      	ldr	r0, [pc, #28]	; (2620 <ull_sync_slot_update+0xc0>)
    2604:	f010 fe28 	bl	13258 <z_impl_k_sem_take>
    2608:	e7f1      	b.n	25ee <ull_sync_slot_update+0x8e>
    260a:	f06f 0001 	mvn.w	r0, #1
    260e:	e7e5      	b.n	25dc <ull_sync_slot_update+0x7c>
    2610:	1afd498d 	.word	0x1afd498d
    2614:	00000007 	.word	0x00000007
    2618:	3b9aca00 	.word	0x3b9aca00
    261c:	0000b1a5 	.word	0x0000b1a5
    2620:	200059b0 	.word	0x200059b0
    2624:	00000000 	.word	0x00000000

00002628 <_dtoa_r>:
    2628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    262c:	6c01      	ldr	r1, [r0, #64]	; 0x40
    262e:	b09d      	sub	sp, #116	; 0x74
    2630:	4616      	mov	r6, r2
    2632:	461f      	mov	r7, r3
    2634:	e9cd 6702 	strd	r6, r7, [sp, #8]
    2638:	9c29      	ldr	r4, [sp, #164]	; 0xa4
    263a:	4682      	mov	sl, r0
    263c:	b149      	cbz	r1, 2652 <_dtoa_r+0x2a>
    263e:	6c42      	ldr	r2, [r0, #68]	; 0x44
    2640:	604a      	str	r2, [r1, #4]
    2642:	2301      	movs	r3, #1
    2644:	4093      	lsls	r3, r2
    2646:	608b      	str	r3, [r1, #8]
    2648:	f014 fdb4 	bl	171b4 <_Bfree>
    264c:	2300      	movs	r3, #0
    264e:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
    2652:	f1b7 0800 	subs.w	r8, r7, #0
    2656:	bfb4      	ite	lt
    2658:	2301      	movlt	r3, #1
    265a:	2300      	movge	r3, #0
    265c:	6023      	str	r3, [r4, #0]
    265e:	4b76      	ldr	r3, [pc, #472]	; (2838 <_dtoa_r+0x210>)
    2660:	bfbc      	itt	lt
    2662:	f028 4800 	biclt.w	r8, r8, #2147483648	; 0x80000000
    2666:	f8cd 800c 	strlt.w	r8, [sp, #12]
    266a:	ea33 0308 	bics.w	r3, r3, r8
    266e:	f000 80ac 	beq.w	27ca <_dtoa_r+0x1a2>
    2672:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
    2676:	2200      	movs	r2, #0
    2678:	4618      	mov	r0, r3
    267a:	4621      	mov	r1, r4
    267c:	2300      	movs	r3, #0
    267e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    2682:	f7fe fe09 	bl	1298 <__aeabi_dcmpeq>
    2686:	4605      	mov	r5, r0
    2688:	b170      	cbz	r0, 26a8 <_dtoa_r+0x80>
    268a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
    268c:	2301      	movs	r3, #1
    268e:	6013      	str	r3, [r2, #0]
    2690:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    2692:	2b00      	cmp	r3, #0
    2694:	f000 82f0 	beq.w	2c78 <_dtoa_r+0x650>
    2698:	4868      	ldr	r0, [pc, #416]	; (283c <_dtoa_r+0x214>)
    269a:	6018      	str	r0, [r3, #0]
    269c:	1e43      	subs	r3, r0, #1
    269e:	9306      	str	r3, [sp, #24]
    26a0:	9806      	ldr	r0, [sp, #24]
    26a2:	b01d      	add	sp, #116	; 0x74
    26a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    26a8:	ab1a      	add	r3, sp, #104	; 0x68
    26aa:	9301      	str	r3, [sp, #4]
    26ac:	ab1b      	add	r3, sp, #108	; 0x6c
    26ae:	9300      	str	r3, [sp, #0]
    26b0:	4650      	mov	r0, sl
    26b2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    26b6:	f015 f89f 	bl	177f8 <__d2b>
    26ba:	ea5f 5418 	movs.w	r4, r8, lsr #20
    26be:	4683      	mov	fp, r0
    26c0:	f040 8099 	bne.w	27f6 <_dtoa_r+0x1ce>
    26c4:	e9dd 541a 	ldrd	r5, r4, [sp, #104]	; 0x68
    26c8:	442c      	add	r4, r5
    26ca:	f204 4332 	addw	r3, r4, #1074	; 0x432
    26ce:	2b20      	cmp	r3, #32
    26d0:	f340 83b8 	ble.w	2e44 <_dtoa_r+0x81c>
    26d4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
    26d8:	f204 4012 	addw	r0, r4, #1042	; 0x412
    26dc:	fa08 f803 	lsl.w	r8, r8, r3
    26e0:	fa26 f000 	lsr.w	r0, r6, r0
    26e4:	ea48 0000 	orr.w	r0, r8, r0
    26e8:	f7fe f87c 	bl	7e4 <__aeabi_ui2d>
    26ec:	2301      	movs	r3, #1
    26ee:	3c01      	subs	r4, #1
    26f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    26f4:	930f      	str	r3, [sp, #60]	; 0x3c
    26f6:	4b52      	ldr	r3, [pc, #328]	; (2840 <_dtoa_r+0x218>)
    26f8:	2200      	movs	r2, #0
    26fa:	f7fd ff35 	bl	568 <__aeabi_dsub>
    26fe:	a348      	add	r3, pc, #288	; (adr r3, 2820 <_dtoa_r+0x1f8>)
    2700:	e9d3 2300 	ldrd	r2, r3, [r3]
    2704:	f7fe f8e8 	bl	8d8 <__aeabi_dmul>
    2708:	a347      	add	r3, pc, #284	; (adr r3, 2828 <_dtoa_r+0x200>)
    270a:	e9d3 2300 	ldrd	r2, r3, [r3]
    270e:	f7fd ff2d 	bl	56c <__adddf3>
    2712:	4606      	mov	r6, r0
    2714:	4620      	mov	r0, r4
    2716:	460f      	mov	r7, r1
    2718:	f7fe f874 	bl	804 <__aeabi_i2d>
    271c:	a344      	add	r3, pc, #272	; (adr r3, 2830 <_dtoa_r+0x208>)
    271e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2722:	f7fe f8d9 	bl	8d8 <__aeabi_dmul>
    2726:	4602      	mov	r2, r0
    2728:	460b      	mov	r3, r1
    272a:	4630      	mov	r0, r6
    272c:	4639      	mov	r1, r7
    272e:	f7fd ff1d 	bl	56c <__adddf3>
    2732:	4606      	mov	r6, r0
    2734:	460f      	mov	r7, r1
    2736:	f7fe fe91 	bl	145c <__aeabi_d2iz>
    273a:	2200      	movs	r2, #0
    273c:	4681      	mov	r9, r0
    273e:	2300      	movs	r3, #0
    2740:	4630      	mov	r0, r6
    2742:	4639      	mov	r1, r7
    2744:	f7fe fdb2 	bl	12ac <__aeabi_dcmplt>
    2748:	2800      	cmp	r0, #0
    274a:	f040 8288 	bne.w	2c5e <_dtoa_r+0x636>
    274e:	1b2c      	subs	r4, r5, r4
    2750:	1e63      	subs	r3, r4, #1
    2752:	f1b9 0f16 	cmp.w	r9, #22
    2756:	9304      	str	r3, [sp, #16]
    2758:	f200 8275 	bhi.w	2c46 <_dtoa_r+0x61e>
    275c:	4b39      	ldr	r3, [pc, #228]	; (2844 <_dtoa_r+0x21c>)
    275e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
    2762:	e9d3 2300 	ldrd	r2, r3, [r3]
    2766:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    276a:	f7fe fd9f 	bl	12ac <__aeabi_dcmplt>
    276e:	2800      	cmp	r0, #0
    2770:	d06e      	beq.n	2850 <_dtoa_r+0x228>
    2772:	2300      	movs	r3, #0
    2774:	930e      	str	r3, [sp, #56]	; 0x38
    2776:	1e63      	subs	r3, r4, #1
    2778:	2b00      	cmp	r3, #0
    277a:	f109 39ff 	add.w	r9, r9, #4294967295
    277e:	f2c0 8268 	blt.w	2c52 <_dtoa_r+0x62a>
    2782:	2300      	movs	r3, #0
    2784:	930a      	str	r3, [sp, #40]	; 0x28
    2786:	f1b9 0f00 	cmp.w	r9, #0
    278a:	da67      	bge.n	285c <_dtoa_r+0x234>
    278c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    278e:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    2792:	eba3 0309 	sub.w	r3, r3, r9
    2796:	930a      	str	r3, [sp, #40]	; 0x28
    2798:	f1c9 0300 	rsb	r3, r9, #0
    279c:	930d      	str	r3, [sp, #52]	; 0x34
    279e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    27a0:	2b09      	cmp	r3, #9
    27a2:	f04f 0900 	mov.w	r9, #0
    27a6:	d863      	bhi.n	2870 <_dtoa_r+0x248>
    27a8:	2b05      	cmp	r3, #5
    27aa:	f340 8349 	ble.w	2e40 <_dtoa_r+0x818>
    27ae:	3b04      	subs	r3, #4
    27b0:	9326      	str	r3, [sp, #152]	; 0x98
    27b2:	2400      	movs	r4, #0
    27b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
    27b6:	3b02      	subs	r3, #2
    27b8:	2b03      	cmp	r3, #3
    27ba:	f200 864e 	bhi.w	345a <_dtoa_r+0xe32>
    27be:	e8df f013 	tbh	[pc, r3, lsl #1]
    27c2:	0452      	.short	0x0452
    27c4:	0446044f 	.word	0x0446044f
    27c8:	0427      	.short	0x0427
    27ca:	9a28      	ldr	r2, [sp, #160]	; 0xa0
    27cc:	f242 730f 	movw	r3, #9999	; 0x270f
    27d0:	f3c8 0813 	ubfx	r8, r8, #0, #20
    27d4:	6013      	str	r3, [r2, #0]
    27d6:	ea58 0306 	orrs.w	r3, r8, r6
    27da:	d11a      	bne.n	2812 <_dtoa_r+0x1ea>
    27dc:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    27de:	2b00      	cmp	r3, #0
    27e0:	f000 8652 	beq.w	3488 <_dtoa_r+0xe60>
    27e4:	4b18      	ldr	r3, [pc, #96]	; (2848 <_dtoa_r+0x220>)
    27e6:	9306      	str	r3, [sp, #24]
    27e8:	3308      	adds	r3, #8
    27ea:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    27ec:	9806      	ldr	r0, [sp, #24]
    27ee:	6013      	str	r3, [r2, #0]
    27f0:	b01d      	add	sp, #116	; 0x74
    27f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    27f6:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
    27fa:	f3c2 0313 	ubfx	r3, r2, #0, #20
    27fe:	4608      	mov	r0, r1
    2800:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    2804:	950f      	str	r5, [sp, #60]	; 0x3c
    2806:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    280a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    280c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    2810:	e771      	b.n	26f6 <_dtoa_r+0xce>
    2812:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    2814:	2b00      	cmp	r3, #0
    2816:	f040 83ea 	bne.w	2fee <_dtoa_r+0x9c6>
    281a:	4b0c      	ldr	r3, [pc, #48]	; (284c <_dtoa_r+0x224>)
    281c:	9306      	str	r3, [sp, #24]
    281e:	e73f      	b.n	26a0 <_dtoa_r+0x78>
    2820:	636f4361 	.word	0x636f4361
    2824:	3fd287a7 	.word	0x3fd287a7
    2828:	8b60c8b3 	.word	0x8b60c8b3
    282c:	3fc68a28 	.word	0x3fc68a28
    2830:	509f79fb 	.word	0x509f79fb
    2834:	3fd34413 	.word	0x3fd34413
    2838:	7ff00000 	.word	0x7ff00000
    283c:	0001f1d5 	.word	0x0001f1d5
    2840:	3ff80000 	.word	0x3ff80000
    2844:	0001ea20 	.word	0x0001ea20
    2848:	000201f8 	.word	0x000201f8
    284c:	000201f4 	.word	0x000201f4
    2850:	1e63      	subs	r3, r4, #1
    2852:	2b00      	cmp	r3, #0
    2854:	f2c0 8475 	blt.w	3142 <_dtoa_r+0xb1a>
    2858:	900e      	str	r0, [sp, #56]	; 0x38
    285a:	900a      	str	r0, [sp, #40]	; 0x28
    285c:	9b04      	ldr	r3, [sp, #16]
    285e:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    2862:	444b      	add	r3, r9
    2864:	9304      	str	r3, [sp, #16]
    2866:	2300      	movs	r3, #0
    2868:	930d      	str	r3, [sp, #52]	; 0x34
    286a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    286c:	2b09      	cmp	r3, #9
    286e:	d99b      	bls.n	27a8 <_dtoa_r+0x180>
    2870:	2300      	movs	r3, #0
    2872:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
    2876:	2401      	movs	r4, #1
    2878:	f04f 33ff 	mov.w	r3, #4294967295
    287c:	940c      	str	r4, [sp, #48]	; 0x30
    287e:	9307      	str	r3, [sp, #28]
    2880:	9b07      	ldr	r3, [sp, #28]
    2882:	9316      	str	r3, [sp, #88]	; 0x58
    2884:	2100      	movs	r1, #0
    2886:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
    288a:	4650      	mov	r0, sl
    288c:	f014 fc6c 	bl	17168 <_Balloc>
    2890:	9006      	str	r0, [sp, #24]
    2892:	2800      	cmp	r0, #0
    2894:	f000 85ea 	beq.w	346c <_dtoa_r+0xe44>
    2898:	9b06      	ldr	r3, [sp, #24]
    289a:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
    289e:	9b07      	ldr	r3, [sp, #28]
    28a0:	2b0e      	cmp	r3, #14
    28a2:	f200 811d 	bhi.w	2ae0 <_dtoa_r+0x4b8>
    28a6:	2c00      	cmp	r4, #0
    28a8:	f000 811a 	beq.w	2ae0 <_dtoa_r+0x4b8>
    28ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    28ae:	2900      	cmp	r1, #0
    28b0:	f340 8449 	ble.w	3146 <_dtoa_r+0xb1e>
    28b4:	4bb4      	ldr	r3, [pc, #720]	; (2b88 <_dtoa_r+0x560>)
    28b6:	f001 020f 	and.w	r2, r1, #15
    28ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    28be:	460a      	mov	r2, r1
    28c0:	05d2      	lsls	r2, r2, #23
    28c2:	e9d3 4500 	ldrd	r4, r5, [r3]
    28c6:	ea4f 1621 	mov.w	r6, r1, asr #4
    28ca:	f140 8402 	bpl.w	30d2 <_dtoa_r+0xaaa>
    28ce:	4baf      	ldr	r3, [pc, #700]	; (2b8c <_dtoa_r+0x564>)
    28d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    28d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    28d8:	f7fe f928 	bl	b2c <__aeabi_ddiv>
    28dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    28e0:	f006 060f 	and.w	r6, r6, #15
    28e4:	f04f 0803 	mov.w	r8, #3
    28e8:	b186      	cbz	r6, 290c <_dtoa_r+0x2e4>
    28ea:	4fa8      	ldr	r7, [pc, #672]	; (2b8c <_dtoa_r+0x564>)
    28ec:	07f3      	lsls	r3, r6, #31
    28ee:	d509      	bpl.n	2904 <_dtoa_r+0x2dc>
    28f0:	4620      	mov	r0, r4
    28f2:	4629      	mov	r1, r5
    28f4:	e9d7 2300 	ldrd	r2, r3, [r7]
    28f8:	f7fd ffee 	bl	8d8 <__aeabi_dmul>
    28fc:	f108 0801 	add.w	r8, r8, #1
    2900:	4604      	mov	r4, r0
    2902:	460d      	mov	r5, r1
    2904:	1076      	asrs	r6, r6, #1
    2906:	f107 0708 	add.w	r7, r7, #8
    290a:	d1ef      	bne.n	28ec <_dtoa_r+0x2c4>
    290c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    2910:	4622      	mov	r2, r4
    2912:	462b      	mov	r3, r5
    2914:	f7fe f90a 	bl	b2c <__aeabi_ddiv>
    2918:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    291c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    291e:	b153      	cbz	r3, 2936 <_dtoa_r+0x30e>
    2920:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
    2924:	4b9a      	ldr	r3, [pc, #616]	; (2b90 <_dtoa_r+0x568>)
    2926:	2200      	movs	r2, #0
    2928:	4620      	mov	r0, r4
    292a:	4629      	mov	r1, r5
    292c:	f7fe fcbe 	bl	12ac <__aeabi_dcmplt>
    2930:	2800      	cmp	r0, #0
    2932:	f040 8516 	bne.w	3362 <_dtoa_r+0xd3a>
    2936:	4640      	mov	r0, r8
    2938:	f7fd ff64 	bl	804 <__aeabi_i2d>
    293c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    2940:	f7fd ffca 	bl	8d8 <__aeabi_dmul>
    2944:	4b93      	ldr	r3, [pc, #588]	; (2b94 <_dtoa_r+0x56c>)
    2946:	2200      	movs	r2, #0
    2948:	f7fd fe10 	bl	56c <__adddf3>
    294c:	9b07      	ldr	r3, [sp, #28]
    294e:	4606      	mov	r6, r0
    2950:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
    2954:	2b00      	cmp	r3, #0
    2956:	f000 80a9 	beq.w	2aac <_dtoa_r+0x484>
    295a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    295c:	9317      	str	r3, [sp, #92]	; 0x5c
    295e:	9b07      	ldr	r3, [sp, #28]
    2960:	9310      	str	r3, [sp, #64]	; 0x40
    2962:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
    2966:	9b06      	ldr	r3, [sp, #24]
    2968:	4629      	mov	r1, r5
    296a:	4620      	mov	r0, r4
    296c:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
    2970:	1c5f      	adds	r7, r3, #1
    2972:	f7fe fd73 	bl	145c <__aeabi_d2iz>
    2976:	9910      	ldr	r1, [sp, #64]	; 0x40
    2978:	4b83      	ldr	r3, [pc, #524]	; (2b88 <_dtoa_r+0x560>)
    297a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    297e:	e953 1202 	ldrd	r1, r2, [r3, #-8]
    2982:	f100 0630 	add.w	r6, r0, #48	; 0x30
    2986:	e9cd 1212 	strd	r1, r2, [sp, #72]	; 0x48
    298a:	f7fd ff3b 	bl	804 <__aeabi_i2d>
    298e:	4602      	mov	r2, r0
    2990:	460b      	mov	r3, r1
    2992:	4620      	mov	r0, r4
    2994:	4629      	mov	r1, r5
    2996:	f7fd fde7 	bl	568 <__aeabi_dsub>
    299a:	460d      	mov	r5, r1
    299c:	990c      	ldr	r1, [sp, #48]	; 0x30
    299e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    29a2:	b2f6      	uxtb	r6, r6
    29a4:	4604      	mov	r4, r0
    29a6:	2900      	cmp	r1, #0
    29a8:	f000 8488 	beq.w	32bc <_dtoa_r+0xc94>
    29ac:	497a      	ldr	r1, [pc, #488]	; (2b98 <_dtoa_r+0x570>)
    29ae:	2000      	movs	r0, #0
    29b0:	f7fe f8bc 	bl	b2c <__aeabi_ddiv>
    29b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
    29b8:	f7fd fdd6 	bl	568 <__aeabi_dsub>
    29bc:	f8dd c018 	ldr.w	ip, [sp, #24]
    29c0:	4602      	mov	r2, r0
    29c2:	460b      	mov	r3, r1
    29c4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    29c8:	f88c 6000 	strb.w	r6, [ip]
    29cc:	4622      	mov	r2, r4
    29ce:	462b      	mov	r3, r5
    29d0:	f7fe fc8a 	bl	12e8 <__aeabi_dcmpgt>
    29d4:	2800      	cmp	r0, #0
    29d6:	f040 84bc 	bne.w	3352 <_dtoa_r+0xd2a>
    29da:	f8cd 9064 	str.w	r9, [sp, #100]	; 0x64
    29de:	f8cd b050 	str.w	fp, [sp, #80]	; 0x50
    29e2:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
    29e6:	f04f 0800 	mov.w	r8, #0
    29ea:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
    29ee:	46b9      	mov	r9, r7
    29f0:	e02c      	b.n	2a4c <_dtoa_r+0x424>
    29f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    29f4:	f108 0801 	add.w	r8, r8, #1
    29f8:	4598      	cmp	r8, r3
    29fa:	f280 8507 	bge.w	340c <_dtoa_r+0xde4>
    29fe:	4b67      	ldr	r3, [pc, #412]	; (2b9c <_dtoa_r+0x574>)
    2a00:	4650      	mov	r0, sl
    2a02:	4659      	mov	r1, fp
    2a04:	2200      	movs	r2, #0
    2a06:	f7fd ff67 	bl	8d8 <__aeabi_dmul>
    2a0a:	4b64      	ldr	r3, [pc, #400]	; (2b9c <_dtoa_r+0x574>)
    2a0c:	2200      	movs	r2, #0
    2a0e:	4682      	mov	sl, r0
    2a10:	468b      	mov	fp, r1
    2a12:	4620      	mov	r0, r4
    2a14:	4629      	mov	r1, r5
    2a16:	f7fd ff5f 	bl	8d8 <__aeabi_dmul>
    2a1a:	460f      	mov	r7, r1
    2a1c:	4606      	mov	r6, r0
    2a1e:	f7fe fd1d 	bl	145c <__aeabi_d2iz>
    2a22:	4605      	mov	r5, r0
    2a24:	f7fd feee 	bl	804 <__aeabi_i2d>
    2a28:	4602      	mov	r2, r0
    2a2a:	460b      	mov	r3, r1
    2a2c:	4630      	mov	r0, r6
    2a2e:	4639      	mov	r1, r7
    2a30:	f7fd fd9a 	bl	568 <__aeabi_dsub>
    2a34:	3530      	adds	r5, #48	; 0x30
    2a36:	f809 5b01 	strb.w	r5, [r9], #1
    2a3a:	4652      	mov	r2, sl
    2a3c:	465b      	mov	r3, fp
    2a3e:	4604      	mov	r4, r0
    2a40:	460d      	mov	r5, r1
    2a42:	f7fe fc33 	bl	12ac <__aeabi_dcmplt>
    2a46:	2800      	cmp	r0, #0
    2a48:	f040 84d8 	bne.w	33fc <_dtoa_r+0xdd4>
    2a4c:	4622      	mov	r2, r4
    2a4e:	462b      	mov	r3, r5
    2a50:	494f      	ldr	r1, [pc, #316]	; (2b90 <_dtoa_r+0x568>)
    2a52:	2000      	movs	r0, #0
    2a54:	f7fd fd88 	bl	568 <__aeabi_dsub>
    2a58:	4652      	mov	r2, sl
    2a5a:	465b      	mov	r3, fp
    2a5c:	f7fe fc26 	bl	12ac <__aeabi_dcmplt>
    2a60:	2800      	cmp	r0, #0
    2a62:	d0c6      	beq.n	29f2 <_dtoa_r+0x3ca>
    2a64:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    2a66:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
    2a6a:	f8dd a060 	ldr.w	sl, [sp, #96]	; 0x60
    2a6e:	9a06      	ldr	r2, [sp, #24]
    2a70:	464e      	mov	r6, r9
    2a72:	3401      	adds	r4, #1
    2a74:	e002      	b.n	2a7c <_dtoa_r+0x454>
    2a76:	4296      	cmp	r6, r2
    2a78:	f000 84a2 	beq.w	33c0 <_dtoa_r+0xd98>
    2a7c:	4637      	mov	r7, r6
    2a7e:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
    2a82:	2b39      	cmp	r3, #57	; 0x39
    2a84:	d0f7      	beq.n	2a76 <_dtoa_r+0x44e>
    2a86:	3301      	adds	r3, #1
    2a88:	b2db      	uxtb	r3, r3
    2a8a:	7033      	strb	r3, [r6, #0]
    2a8c:	9402      	str	r4, [sp, #8]
    2a8e:	e1bc      	b.n	2e0a <_dtoa_r+0x7e2>
    2a90:	4640      	mov	r0, r8
    2a92:	f7fd feb7 	bl	804 <__aeabi_i2d>
    2a96:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    2a9a:	f7fd ff1d 	bl	8d8 <__aeabi_dmul>
    2a9e:	4b3d      	ldr	r3, [pc, #244]	; (2b94 <_dtoa_r+0x56c>)
    2aa0:	2200      	movs	r2, #0
    2aa2:	f7fd fd63 	bl	56c <__adddf3>
    2aa6:	4606      	mov	r6, r0
    2aa8:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
    2aac:	4b3c      	ldr	r3, [pc, #240]	; (2ba0 <_dtoa_r+0x578>)
    2aae:	2200      	movs	r2, #0
    2ab0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    2ab4:	f7fd fd58 	bl	568 <__aeabi_dsub>
    2ab8:	4632      	mov	r2, r6
    2aba:	463b      	mov	r3, r7
    2abc:	4604      	mov	r4, r0
    2abe:	460d      	mov	r5, r1
    2ac0:	f7fe fc12 	bl	12e8 <__aeabi_dcmpgt>
    2ac4:	4680      	mov	r8, r0
    2ac6:	2800      	cmp	r0, #0
    2ac8:	f040 8489 	bne.w	33de <_dtoa_r+0xdb6>
    2acc:	4632      	mov	r2, r6
    2ace:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
    2ad2:	4620      	mov	r0, r4
    2ad4:	4629      	mov	r1, r5
    2ad6:	f7fe fbe9 	bl	12ac <__aeabi_dcmplt>
    2ada:	2800      	cmp	r0, #0
    2adc:	f040 8328 	bne.w	3130 <_dtoa_r+0xb08>
    2ae0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    2ae2:	2b00      	cmp	r3, #0
    2ae4:	f2c0 8090 	blt.w	2c08 <_dtoa_r+0x5e0>
    2ae8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2aea:	2a0e      	cmp	r2, #14
    2aec:	f300 808c 	bgt.w	2c08 <_dtoa_r+0x5e0>
    2af0:	4b25      	ldr	r3, [pc, #148]	; (2b88 <_dtoa_r+0x560>)
    2af2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    2af6:	e9d3 8900 	ldrd	r8, r9, [r3]
    2afa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    2afc:	2b00      	cmp	r3, #0
    2afe:	da1b      	bge.n	2b38 <_dtoa_r+0x510>
    2b00:	9b07      	ldr	r3, [sp, #28]
    2b02:	2b00      	cmp	r3, #0
    2b04:	dc18      	bgt.n	2b38 <_dtoa_r+0x510>
    2b06:	f040 8311 	bne.w	312c <_dtoa_r+0xb04>
    2b0a:	4b25      	ldr	r3, [pc, #148]	; (2ba0 <_dtoa_r+0x578>)
    2b0c:	4640      	mov	r0, r8
    2b0e:	2200      	movs	r2, #0
    2b10:	4649      	mov	r1, r9
    2b12:	f7fd fee1 	bl	8d8 <__aeabi_dmul>
    2b16:	4602      	mov	r2, r0
    2b18:	460b      	mov	r3, r1
    2b1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    2b1e:	f7fe fbcf 	bl	12c0 <__aeabi_dcmple>
    2b22:	f8dd 801c 	ldr.w	r8, [sp, #28]
    2b26:	4644      	mov	r4, r8
    2b28:	2800      	cmp	r0, #0
    2b2a:	f000 82b3 	beq.w	3094 <_dtoa_r+0xa6c>
    2b2e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    2b30:	9f06      	ldr	r7, [sp, #24]
    2b32:	ea6f 0903 	mvn.w	r9, r3
    2b36:	e2b4      	b.n	30a2 <_dtoa_r+0xa7a>
    2b38:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
    2b3c:	4642      	mov	r2, r8
    2b3e:	464b      	mov	r3, r9
    2b40:	4620      	mov	r0, r4
    2b42:	4629      	mov	r1, r5
    2b44:	f7fd fff2 	bl	b2c <__aeabi_ddiv>
    2b48:	f7fe fc88 	bl	145c <__aeabi_d2iz>
    2b4c:	4607      	mov	r7, r0
    2b4e:	f7fd fe59 	bl	804 <__aeabi_i2d>
    2b52:	4642      	mov	r2, r8
    2b54:	464b      	mov	r3, r9
    2b56:	f7fd febf 	bl	8d8 <__aeabi_dmul>
    2b5a:	9e06      	ldr	r6, [sp, #24]
    2b5c:	460b      	mov	r3, r1
    2b5e:	4602      	mov	r2, r0
    2b60:	4629      	mov	r1, r5
    2b62:	4620      	mov	r0, r4
    2b64:	f7fd fd00 	bl	568 <__aeabi_dsub>
    2b68:	f107 0330 	add.w	r3, r7, #48	; 0x30
    2b6c:	f806 3b01 	strb.w	r3, [r6], #1
    2b70:	9b07      	ldr	r3, [sp, #28]
    2b72:	2b01      	cmp	r3, #1
    2b74:	f000 834e 	beq.w	3214 <_dtoa_r+0xbec>
    2b78:	f8cd a010 	str.w	sl, [sp, #16]
    2b7c:	2701      	movs	r7, #1
    2b7e:	f8cd b008 	str.w	fp, [sp, #8]
    2b82:	469a      	mov	sl, r3
    2b84:	e02b      	b.n	2bde <_dtoa_r+0x5b6>
    2b86:	bf00      	nop
    2b88:	0001ea20 	.word	0x0001ea20
    2b8c:	0001e9f8 	.word	0x0001e9f8
    2b90:	3ff00000 	.word	0x3ff00000
    2b94:	401c0000 	.word	0x401c0000
    2b98:	3fe00000 	.word	0x3fe00000
    2b9c:	40240000 	.word	0x40240000
    2ba0:	40140000 	.word	0x40140000
    2ba4:	4642      	mov	r2, r8
    2ba6:	464b      	mov	r3, r9
    2ba8:	4620      	mov	r0, r4
    2baa:	4629      	mov	r1, r5
    2bac:	f7fd ffbe 	bl	b2c <__aeabi_ddiv>
    2bb0:	f7fe fc54 	bl	145c <__aeabi_d2iz>
    2bb4:	4683      	mov	fp, r0
    2bb6:	f7fd fe25 	bl	804 <__aeabi_i2d>
    2bba:	4642      	mov	r2, r8
    2bbc:	464b      	mov	r3, r9
    2bbe:	f7fd fe8b 	bl	8d8 <__aeabi_dmul>
    2bc2:	3701      	adds	r7, #1
    2bc4:	460b      	mov	r3, r1
    2bc6:	4602      	mov	r2, r0
    2bc8:	4629      	mov	r1, r5
    2bca:	4620      	mov	r0, r4
    2bcc:	f7fd fccc 	bl	568 <__aeabi_dsub>
    2bd0:	f10b 0330 	add.w	r3, fp, #48	; 0x30
    2bd4:	4557      	cmp	r7, sl
    2bd6:	f806 3b01 	strb.w	r3, [r6], #1
    2bda:	f000 8316 	beq.w	320a <_dtoa_r+0xbe2>
    2bde:	4ba6      	ldr	r3, [pc, #664]	; (2e78 <_dtoa_r+0x850>)
    2be0:	2200      	movs	r2, #0
    2be2:	f7fd fe79 	bl	8d8 <__aeabi_dmul>
    2be6:	2200      	movs	r2, #0
    2be8:	2300      	movs	r3, #0
    2bea:	4604      	mov	r4, r0
    2bec:	460d      	mov	r5, r1
    2bee:	f7fe fb53 	bl	1298 <__aeabi_dcmpeq>
    2bf2:	2800      	cmp	r0, #0
    2bf4:	d0d6      	beq.n	2ba4 <_dtoa_r+0x57c>
    2bf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2bf8:	f8dd b008 	ldr.w	fp, [sp, #8]
    2bfc:	f8dd a010 	ldr.w	sl, [sp, #16]
    2c00:	3301      	adds	r3, #1
    2c02:	9302      	str	r3, [sp, #8]
    2c04:	4637      	mov	r7, r6
    2c06:	e100      	b.n	2e0a <_dtoa_r+0x7e2>
    2c08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2c0a:	2a00      	cmp	r2, #0
    2c0c:	d03a      	beq.n	2c84 <_dtoa_r+0x65c>
    2c0e:	9a26      	ldr	r2, [sp, #152]	; 0x98
    2c10:	2a01      	cmp	r2, #1
    2c12:	f340 827c 	ble.w	310e <_dtoa_r+0xae6>
    2c16:	9b07      	ldr	r3, [sp, #28]
    2c18:	1e5e      	subs	r6, r3, #1
    2c1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2c1c:	42b3      	cmp	r3, r6
    2c1e:	f2c0 8252 	blt.w	30c6 <_dtoa_r+0xa9e>
    2c22:	1b9e      	subs	r6, r3, r6
    2c24:	9b07      	ldr	r3, [sp, #28]
    2c26:	2b00      	cmp	r3, #0
    2c28:	f2c0 832f 	blt.w	328a <_dtoa_r+0xc62>
    2c2c:	9a04      	ldr	r2, [sp, #16]
    2c2e:	441a      	add	r2, r3
    2c30:	9204      	str	r2, [sp, #16]
    2c32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2c34:	4615      	mov	r5, r2
    2c36:	441a      	add	r2, r3
    2c38:	920a      	str	r2, [sp, #40]	; 0x28
    2c3a:	2101      	movs	r1, #1
    2c3c:	4650      	mov	r0, sl
    2c3e:	f014 fb61 	bl	17304 <__i2b>
    2c42:	4604      	mov	r4, r0
    2c44:	e021      	b.n	2c8a <_dtoa_r+0x662>
    2c46:	2301      	movs	r3, #1
    2c48:	930e      	str	r3, [sp, #56]	; 0x38
    2c4a:	1e63      	subs	r3, r4, #1
    2c4c:	2b00      	cmp	r3, #0
    2c4e:	f6bf ad98 	bge.w	2782 <_dtoa_r+0x15a>
    2c52:	f1c4 0301 	rsb	r3, r4, #1
    2c56:	930a      	str	r3, [sp, #40]	; 0x28
    2c58:	2300      	movs	r3, #0
    2c5a:	9304      	str	r3, [sp, #16]
    2c5c:	e593      	b.n	2786 <_dtoa_r+0x15e>
    2c5e:	4648      	mov	r0, r9
    2c60:	f7fd fdd0 	bl	804 <__aeabi_i2d>
    2c64:	4632      	mov	r2, r6
    2c66:	463b      	mov	r3, r7
    2c68:	f7fe fb16 	bl	1298 <__aeabi_dcmpeq>
    2c6c:	2800      	cmp	r0, #0
    2c6e:	f47f ad6e 	bne.w	274e <_dtoa_r+0x126>
    2c72:	f109 39ff 	add.w	r9, r9, #4294967295
    2c76:	e56a      	b.n	274e <_dtoa_r+0x126>
    2c78:	4b80      	ldr	r3, [pc, #512]	; (2e7c <_dtoa_r+0x854>)
    2c7a:	9306      	str	r3, [sp, #24]
    2c7c:	9806      	ldr	r0, [sp, #24]
    2c7e:	b01d      	add	sp, #116	; 0x74
    2c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2c84:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    2c86:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    2c88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    2c8a:	2d00      	cmp	r5, #0
    2c8c:	dd0c      	ble.n	2ca8 <_dtoa_r+0x680>
    2c8e:	9904      	ldr	r1, [sp, #16]
    2c90:	2900      	cmp	r1, #0
    2c92:	460b      	mov	r3, r1
    2c94:	dd08      	ble.n	2ca8 <_dtoa_r+0x680>
    2c96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2c98:	42a9      	cmp	r1, r5
    2c9a:	bfa8      	it	ge
    2c9c:	462b      	movge	r3, r5
    2c9e:	1ad2      	subs	r2, r2, r3
    2ca0:	1aed      	subs	r5, r5, r3
    2ca2:	1acb      	subs	r3, r1, r3
    2ca4:	920a      	str	r2, [sp, #40]	; 0x28
    2ca6:	9304      	str	r3, [sp, #16]
    2ca8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2caa:	b1cb      	cbz	r3, 2ce0 <_dtoa_r+0x6b8>
    2cac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2cae:	2b00      	cmp	r3, #0
    2cb0:	f000 8240 	beq.w	3134 <_dtoa_r+0xb0c>
    2cb4:	2e00      	cmp	r6, #0
    2cb6:	dd0f      	ble.n	2cd8 <_dtoa_r+0x6b0>
    2cb8:	4621      	mov	r1, r4
    2cba:	4632      	mov	r2, r6
    2cbc:	4650      	mov	r0, sl
    2cbe:	f014 fbfd 	bl	174bc <__pow5mult>
    2cc2:	465a      	mov	r2, fp
    2cc4:	4601      	mov	r1, r0
    2cc6:	4604      	mov	r4, r0
    2cc8:	4650      	mov	r0, sl
    2cca:	f014 fb49 	bl	17360 <__multiply>
    2cce:	4659      	mov	r1, fp
    2cd0:	4683      	mov	fp, r0
    2cd2:	4650      	mov	r0, sl
    2cd4:	f014 fa6e 	bl	171b4 <_Bfree>
    2cd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2cda:	1b9a      	subs	r2, r3, r6
    2cdc:	f040 82cf 	bne.w	327e <_dtoa_r+0xc56>
    2ce0:	2101      	movs	r1, #1
    2ce2:	4650      	mov	r0, sl
    2ce4:	f014 fb0e 	bl	17304 <__i2b>
    2ce8:	f1b9 0f00 	cmp.w	r9, #0
    2cec:	4680      	mov	r8, r0
    2cee:	f300 80ae 	bgt.w	2e4e <_dtoa_r+0x826>
    2cf2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2cf4:	2b01      	cmp	r3, #1
    2cf6:	f340 817f 	ble.w	2ff8 <_dtoa_r+0x9d0>
    2cfa:	2600      	movs	r6, #0
    2cfc:	2001      	movs	r0, #1
    2cfe:	f1b9 0f00 	cmp.w	r9, #0
    2d02:	f040 80af 	bne.w	2e64 <_dtoa_r+0x83c>
    2d06:	9a04      	ldr	r2, [sp, #16]
    2d08:	4410      	add	r0, r2
    2d0a:	f010 001f 	ands.w	r0, r0, #31
    2d0e:	f000 808e 	beq.w	2e2e <_dtoa_r+0x806>
    2d12:	f1c0 0320 	rsb	r3, r0, #32
    2d16:	2b04      	cmp	r3, #4
    2d18:	f340 83ba 	ble.w	3490 <_dtoa_r+0xe68>
    2d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2d1e:	f1c0 001c 	rsb	r0, r0, #28
    2d22:	4403      	add	r3, r0
    2d24:	4402      	add	r2, r0
    2d26:	930a      	str	r3, [sp, #40]	; 0x28
    2d28:	4405      	add	r5, r0
    2d2a:	9204      	str	r2, [sp, #16]
    2d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2d2e:	2b00      	cmp	r3, #0
    2d30:	dd05      	ble.n	2d3e <_dtoa_r+0x716>
    2d32:	4659      	mov	r1, fp
    2d34:	461a      	mov	r2, r3
    2d36:	4650      	mov	r0, sl
    2d38:	f014 fc20 	bl	1757c <__lshift>
    2d3c:	4683      	mov	fp, r0
    2d3e:	9b04      	ldr	r3, [sp, #16]
    2d40:	2b00      	cmp	r3, #0
    2d42:	dd05      	ble.n	2d50 <_dtoa_r+0x728>
    2d44:	4641      	mov	r1, r8
    2d46:	461a      	mov	r2, r3
    2d48:	4650      	mov	r0, sl
    2d4a:	f014 fc17 	bl	1757c <__lshift>
    2d4e:	4680      	mov	r8, r0
    2d50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2d52:	2b00      	cmp	r3, #0
    2d54:	f040 812f 	bne.w	2fb6 <_dtoa_r+0x98e>
    2d58:	9b07      	ldr	r3, [sp, #28]
    2d5a:	2b00      	cmp	r3, #0
    2d5c:	f340 8116 	ble.w	2f8c <_dtoa_r+0x964>
    2d60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2d62:	2b00      	cmp	r3, #0
    2d64:	f040 8099 	bne.w	2e9a <_dtoa_r+0x872>
    2d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2d6a:	3301      	adds	r3, #1
    2d6c:	9302      	str	r3, [sp, #8]
    2d6e:	9e06      	ldr	r6, [sp, #24]
    2d70:	9f07      	ldr	r7, [sp, #28]
    2d72:	2501      	movs	r5, #1
    2d74:	e007      	b.n	2d86 <_dtoa_r+0x75e>
    2d76:	4659      	mov	r1, fp
    2d78:	2300      	movs	r3, #0
    2d7a:	220a      	movs	r2, #10
    2d7c:	4650      	mov	r0, sl
    2d7e:	f014 fa23 	bl	171c8 <__multadd>
    2d82:	3501      	adds	r5, #1
    2d84:	4683      	mov	fp, r0
    2d86:	4641      	mov	r1, r8
    2d88:	4658      	mov	r0, fp
    2d8a:	f013 fe3f 	bl	16a0c <quorem>
    2d8e:	42bd      	cmp	r5, r7
    2d90:	f100 0330 	add.w	r3, r0, #48	; 0x30
    2d94:	f806 3b01 	strb.w	r3, [r6], #1
    2d98:	dbed      	blt.n	2d76 <_dtoa_r+0x74e>
    2d9a:	9a07      	ldr	r2, [sp, #28]
    2d9c:	2a00      	cmp	r2, #0
    2d9e:	bfc8      	it	gt
    2da0:	4615      	movgt	r5, r2
    2da2:	9a06      	ldr	r2, [sp, #24]
    2da4:	bfd8      	it	le
    2da6:	2501      	movle	r5, #1
    2da8:	4415      	add	r5, r2
    2daa:	2200      	movs	r2, #0
    2dac:	9204      	str	r2, [sp, #16]
    2dae:	4659      	mov	r1, fp
    2db0:	2201      	movs	r2, #1
    2db2:	4650      	mov	r0, sl
    2db4:	9307      	str	r3, [sp, #28]
    2db6:	f014 fbe1 	bl	1757c <__lshift>
    2dba:	4641      	mov	r1, r8
    2dbc:	4683      	mov	fp, r0
    2dbe:	f014 fc55 	bl	1766c <__mcmp>
    2dc2:	2800      	cmp	r0, #0
    2dc4:	f340 8191 	ble.w	30ea <_dtoa_r+0xac2>
    2dc8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    2dcc:	9a06      	ldr	r2, [sp, #24]
    2dce:	3d01      	subs	r5, #1
    2dd0:	e004      	b.n	2ddc <_dtoa_r+0x7b4>
    2dd2:	42aa      	cmp	r2, r5
    2dd4:	f000 8194 	beq.w	3100 <_dtoa_r+0xad8>
    2dd8:	f815 3d01 	ldrb.w	r3, [r5, #-1]!
    2ddc:	2b39      	cmp	r3, #57	; 0x39
    2dde:	f105 0701 	add.w	r7, r5, #1
    2de2:	d0f6      	beq.n	2dd2 <_dtoa_r+0x7aa>
    2de4:	3301      	adds	r3, #1
    2de6:	702b      	strb	r3, [r5, #0]
    2de8:	4641      	mov	r1, r8
    2dea:	4650      	mov	r0, sl
    2dec:	f014 f9e2 	bl	171b4 <_Bfree>
    2df0:	b15c      	cbz	r4, 2e0a <_dtoa_r+0x7e2>
    2df2:	9b04      	ldr	r3, [sp, #16]
    2df4:	b12b      	cbz	r3, 2e02 <_dtoa_r+0x7da>
    2df6:	42a3      	cmp	r3, r4
    2df8:	d003      	beq.n	2e02 <_dtoa_r+0x7da>
    2dfa:	4619      	mov	r1, r3
    2dfc:	4650      	mov	r0, sl
    2dfe:	f014 f9d9 	bl	171b4 <_Bfree>
    2e02:	4621      	mov	r1, r4
    2e04:	4650      	mov	r0, sl
    2e06:	f014 f9d5 	bl	171b4 <_Bfree>
    2e0a:	4659      	mov	r1, fp
    2e0c:	4650      	mov	r0, sl
    2e0e:	f014 f9d1 	bl	171b4 <_Bfree>
    2e12:	2300      	movs	r3, #0
    2e14:	703b      	strb	r3, [r7, #0]
    2e16:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    2e18:	9a02      	ldr	r2, [sp, #8]
    2e1a:	601a      	str	r2, [r3, #0]
    2e1c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    2e1e:	2b00      	cmp	r3, #0
    2e20:	f43f ac3e 	beq.w	26a0 <_dtoa_r+0x78>
    2e24:	9806      	ldr	r0, [sp, #24]
    2e26:	601f      	str	r7, [r3, #0]
    2e28:	b01d      	add	sp, #116	; 0x74
    2e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2e2e:	201c      	movs	r0, #28
    2e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2e32:	4403      	add	r3, r0
    2e34:	930a      	str	r3, [sp, #40]	; 0x28
    2e36:	9b04      	ldr	r3, [sp, #16]
    2e38:	4403      	add	r3, r0
    2e3a:	4405      	add	r5, r0
    2e3c:	9304      	str	r3, [sp, #16]
    2e3e:	e775      	b.n	2d2c <_dtoa_r+0x704>
    2e40:	2401      	movs	r4, #1
    2e42:	e4b7      	b.n	27b4 <_dtoa_r+0x18c>
    2e44:	f1c3 0320 	rsb	r3, r3, #32
    2e48:	fa06 f003 	lsl.w	r0, r6, r3
    2e4c:	e44c      	b.n	26e8 <_dtoa_r+0xc0>
    2e4e:	4601      	mov	r1, r0
    2e50:	464a      	mov	r2, r9
    2e52:	4650      	mov	r0, sl
    2e54:	f014 fb32 	bl	174bc <__pow5mult>
    2e58:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2e5a:	2b01      	cmp	r3, #1
    2e5c:	4680      	mov	r8, r0
    2e5e:	f340 819e 	ble.w	319e <_dtoa_r+0xb76>
    2e62:	2600      	movs	r6, #0
    2e64:	f8d8 3010 	ldr.w	r3, [r8, #16]
    2e68:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    2e6c:	6918      	ldr	r0, [r3, #16]
    2e6e:	f014 f9fb 	bl	17268 <__hi0bits>
    2e72:	f1c0 0020 	rsb	r0, r0, #32
    2e76:	e746      	b.n	2d06 <_dtoa_r+0x6de>
    2e78:	40240000 	.word	0x40240000
    2e7c:	0001f1d4 	.word	0x0001f1d4
    2e80:	4621      	mov	r1, r4
    2e82:	2300      	movs	r3, #0
    2e84:	220a      	movs	r2, #10
    2e86:	4650      	mov	r0, sl
    2e88:	f014 f99e 	bl	171c8 <__multadd>
    2e8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    2e8e:	2b00      	cmp	r3, #0
    2e90:	4604      	mov	r4, r0
    2e92:	f340 82d6 	ble.w	3442 <_dtoa_r+0xe1a>
    2e96:	970b      	str	r7, [sp, #44]	; 0x2c
    2e98:	9307      	str	r3, [sp, #28]
    2e9a:	2d00      	cmp	r5, #0
    2e9c:	f300 810c 	bgt.w	30b8 <_dtoa_r+0xa90>
    2ea0:	2e00      	cmp	r6, #0
    2ea2:	f040 81d5 	bne.w	3250 <_dtoa_r+0xc28>
    2ea6:	4626      	mov	r6, r4
    2ea8:	9b02      	ldr	r3, [sp, #8]
    2eaa:	f8dd 9018 	ldr.w	r9, [sp, #24]
    2eae:	9907      	ldr	r1, [sp, #28]
    2eb0:	f003 0201 	and.w	r2, r3, #1
    2eb4:	f109 33ff 	add.w	r3, r9, #4294967295
    2eb8:	4419      	add	r1, r3
    2eba:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2ebc:	920c      	str	r2, [sp, #48]	; 0x30
    2ebe:	4313      	orrs	r3, r2
    2ec0:	910a      	str	r1, [sp, #40]	; 0x28
    2ec2:	9308      	str	r3, [sp, #32]
    2ec4:	4641      	mov	r1, r8
    2ec6:	4658      	mov	r0, fp
    2ec8:	f013 fda0 	bl	16a0c <quorem>
    2ecc:	4621      	mov	r1, r4
    2ece:	9002      	str	r0, [sp, #8]
    2ed0:	4658      	mov	r0, fp
    2ed2:	f014 fbcb 	bl	1766c <__mcmp>
    2ed6:	4632      	mov	r2, r6
    2ed8:	4607      	mov	r7, r0
    2eda:	4641      	mov	r1, r8
    2edc:	4650      	mov	r0, sl
    2ede:	f014 fbe5 	bl	176ac <__mdiff>
    2ee2:	9b02      	ldr	r3, [sp, #8]
    2ee4:	68c2      	ldr	r2, [r0, #12]
    2ee6:	4605      	mov	r5, r0
    2ee8:	3330      	adds	r3, #48	; 0x30
    2eea:	2a00      	cmp	r2, #0
    2eec:	d140      	bne.n	2f70 <_dtoa_r+0x948>
    2eee:	4601      	mov	r1, r0
    2ef0:	4658      	mov	r0, fp
    2ef2:	9307      	str	r3, [sp, #28]
    2ef4:	f014 fbba 	bl	1766c <__mcmp>
    2ef8:	4629      	mov	r1, r5
    2efa:	9004      	str	r0, [sp, #16]
    2efc:	4650      	mov	r0, sl
    2efe:	f014 f959 	bl	171b4 <_Bfree>
    2f02:	9a04      	ldr	r2, [sp, #16]
    2f04:	9b07      	ldr	r3, [sp, #28]
    2f06:	b91a      	cbnz	r2, 2f10 <_dtoa_r+0x8e8>
    2f08:	9908      	ldr	r1, [sp, #32]
    2f0a:	2900      	cmp	r1, #0
    2f0c:	f000 8286 	beq.w	341c <_dtoa_r+0xdf4>
    2f10:	f109 0101 	add.w	r1, r9, #1
    2f14:	2f00      	cmp	r7, #0
    2f16:	460d      	mov	r5, r1
    2f18:	f2c0 8159 	blt.w	31ce <_dtoa_r+0xba6>
    2f1c:	9826      	ldr	r0, [sp, #152]	; 0x98
    2f1e:	4307      	orrs	r7, r0
    2f20:	980c      	ldr	r0, [sp, #48]	; 0x30
    2f22:	4338      	orrs	r0, r7
    2f24:	f000 8153 	beq.w	31ce <_dtoa_r+0xba6>
    2f28:	2a00      	cmp	r2, #0
    2f2a:	f300 81b2 	bgt.w	3292 <_dtoa_r+0xc6a>
    2f2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2f30:	f889 3000 	strb.w	r3, [r9]
    2f34:	4591      	cmp	r9, r2
    2f36:	f000 81b2 	beq.w	329e <_dtoa_r+0xc76>
    2f3a:	4659      	mov	r1, fp
    2f3c:	2300      	movs	r3, #0
    2f3e:	220a      	movs	r2, #10
    2f40:	4650      	mov	r0, sl
    2f42:	f014 f941 	bl	171c8 <__multadd>
    2f46:	42b4      	cmp	r4, r6
    2f48:	4683      	mov	fp, r0
    2f4a:	4621      	mov	r1, r4
    2f4c:	f04f 0300 	mov.w	r3, #0
    2f50:	f04f 020a 	mov.w	r2, #10
    2f54:	4650      	mov	r0, sl
    2f56:	d013      	beq.n	2f80 <_dtoa_r+0x958>
    2f58:	f014 f936 	bl	171c8 <__multadd>
    2f5c:	4631      	mov	r1, r6
    2f5e:	4604      	mov	r4, r0
    2f60:	2300      	movs	r3, #0
    2f62:	220a      	movs	r2, #10
    2f64:	4650      	mov	r0, sl
    2f66:	f014 f92f 	bl	171c8 <__multadd>
    2f6a:	46a9      	mov	r9, r5
    2f6c:	4606      	mov	r6, r0
    2f6e:	e7a9      	b.n	2ec4 <_dtoa_r+0x89c>
    2f70:	4601      	mov	r1, r0
    2f72:	4650      	mov	r0, sl
    2f74:	9304      	str	r3, [sp, #16]
    2f76:	f014 f91d 	bl	171b4 <_Bfree>
    2f7a:	9b04      	ldr	r3, [sp, #16]
    2f7c:	2201      	movs	r2, #1
    2f7e:	e7c7      	b.n	2f10 <_dtoa_r+0x8e8>
    2f80:	f014 f922 	bl	171c8 <__multadd>
    2f84:	46a9      	mov	r9, r5
    2f86:	4604      	mov	r4, r0
    2f88:	4606      	mov	r6, r0
    2f8a:	e79b      	b.n	2ec4 <_dtoa_r+0x89c>
    2f8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2f8e:	2b02      	cmp	r3, #2
    2f90:	dc6f      	bgt.n	3072 <_dtoa_r+0xa4a>
    2f92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2f94:	2b00      	cmp	r3, #0
    2f96:	d180      	bne.n	2e9a <_dtoa_r+0x872>
    2f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2f9a:	4641      	mov	r1, r8
    2f9c:	3301      	adds	r3, #1
    2f9e:	4658      	mov	r0, fp
    2fa0:	9302      	str	r3, [sp, #8]
    2fa2:	f013 fd33 	bl	16a0c <quorem>
    2fa6:	9d06      	ldr	r5, [sp, #24]
    2fa8:	f100 0330 	add.w	r3, r0, #48	; 0x30
    2fac:	2200      	movs	r2, #0
    2fae:	f805 3b01 	strb.w	r3, [r5], #1
    2fb2:	9204      	str	r2, [sp, #16]
    2fb4:	e6fb      	b.n	2dae <_dtoa_r+0x786>
    2fb6:	4641      	mov	r1, r8
    2fb8:	4658      	mov	r0, fp
    2fba:	f014 fb57 	bl	1766c <__mcmp>
    2fbe:	2800      	cmp	r0, #0
    2fc0:	f6bf aeca 	bge.w	2d58 <_dtoa_r+0x730>
    2fc4:	4659      	mov	r1, fp
    2fc6:	2300      	movs	r3, #0
    2fc8:	220a      	movs	r2, #10
    2fca:	4650      	mov	r0, sl
    2fcc:	f014 f8fc 	bl	171c8 <__multadd>
    2fd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2fd2:	1e5f      	subs	r7, r3, #1
    2fd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2fd6:	4683      	mov	fp, r0
    2fd8:	2b00      	cmp	r3, #0
    2fda:	f47f af51 	bne.w	2e80 <_dtoa_r+0x858>
    2fde:	9b16      	ldr	r3, [sp, #88]	; 0x58
    2fe0:	2b00      	cmp	r3, #0
    2fe2:	f340 8226 	ble.w	3432 <_dtoa_r+0xe0a>
    2fe6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2fe8:	9202      	str	r2, [sp, #8]
    2fea:	9307      	str	r3, [sp, #28]
    2fec:	e6bf      	b.n	2d6e <_dtoa_r+0x746>
    2fee:	4baf      	ldr	r3, [pc, #700]	; (32ac <_dtoa_r+0xc84>)
    2ff0:	9306      	str	r3, [sp, #24]
    2ff2:	3303      	adds	r3, #3
    2ff4:	f7ff bbf9 	b.w	27ea <_dtoa_r+0x1c2>
    2ff8:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
    2ffc:	2900      	cmp	r1, #0
    2ffe:	f47f ae7c 	bne.w	2cfa <_dtoa_r+0x6d2>
    3002:	f3c2 0313 	ubfx	r3, r2, #0, #20
    3006:	2b00      	cmp	r3, #0
    3008:	f000 80d4 	beq.w	31b4 <_dtoa_r+0xb8c>
    300c:	9e02      	ldr	r6, [sp, #8]
    300e:	e675      	b.n	2cfc <_dtoa_r+0x6d4>
    3010:	2301      	movs	r3, #1
    3012:	930c      	str	r3, [sp, #48]	; 0x30
    3014:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    3016:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3018:	4413      	add	r3, r2
    301a:	9316      	str	r3, [sp, #88]	; 0x58
    301c:	3301      	adds	r3, #1
    301e:	2b01      	cmp	r3, #1
    3020:	461d      	mov	r5, r3
    3022:	9307      	str	r3, [sp, #28]
    3024:	bfb8      	it	lt
    3026:	2501      	movlt	r5, #1
    3028:	2100      	movs	r1, #0
    302a:	2d17      	cmp	r5, #23
    302c:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
    3030:	f77f ac2b 	ble.w	288a <_dtoa_r+0x262>
    3034:	2201      	movs	r2, #1
    3036:	2304      	movs	r3, #4
    3038:	005b      	lsls	r3, r3, #1
    303a:	f103 0014 	add.w	r0, r3, #20
    303e:	42a8      	cmp	r0, r5
    3040:	4611      	mov	r1, r2
    3042:	f102 0201 	add.w	r2, r2, #1
    3046:	d9f7      	bls.n	3038 <_dtoa_r+0xa10>
    3048:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
    304c:	e41d      	b.n	288a <_dtoa_r+0x262>
    304e:	2301      	movs	r3, #1
    3050:	930c      	str	r3, [sp, #48]	; 0x30
    3052:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    3054:	2b00      	cmp	r3, #0
    3056:	dd43      	ble.n	30e0 <_dtoa_r+0xab8>
    3058:	9316      	str	r3, [sp, #88]	; 0x58
    305a:	9307      	str	r3, [sp, #28]
    305c:	461d      	mov	r5, r3
    305e:	e7e3      	b.n	3028 <_dtoa_r+0xa00>
    3060:	2300      	movs	r3, #0
    3062:	930c      	str	r3, [sp, #48]	; 0x30
    3064:	e7d6      	b.n	3014 <_dtoa_r+0x9ec>
    3066:	2300      	movs	r3, #0
    3068:	930c      	str	r3, [sp, #48]	; 0x30
    306a:	e7f2      	b.n	3052 <_dtoa_r+0xa2a>
    306c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    306e:	970b      	str	r7, [sp, #44]	; 0x2c
    3070:	9307      	str	r3, [sp, #28]
    3072:	9b07      	ldr	r3, [sp, #28]
    3074:	2b00      	cmp	r3, #0
    3076:	f47f ad5a 	bne.w	2b2e <_dtoa_r+0x506>
    307a:	4641      	mov	r1, r8
    307c:	2205      	movs	r2, #5
    307e:	4650      	mov	r0, sl
    3080:	f014 f8a2 	bl	171c8 <__multadd>
    3084:	4601      	mov	r1, r0
    3086:	4680      	mov	r8, r0
    3088:	4658      	mov	r0, fp
    308a:	f014 faef 	bl	1766c <__mcmp>
    308e:	2800      	cmp	r0, #0
    3090:	f77f ad4d 	ble.w	2b2e <_dtoa_r+0x506>
    3094:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3096:	9f06      	ldr	r7, [sp, #24]
    3098:	f103 0901 	add.w	r9, r3, #1
    309c:	2331      	movs	r3, #49	; 0x31
    309e:	f807 3b01 	strb.w	r3, [r7], #1
    30a2:	f109 0301 	add.w	r3, r9, #1
    30a6:	4641      	mov	r1, r8
    30a8:	4650      	mov	r0, sl
    30aa:	9302      	str	r3, [sp, #8]
    30ac:	f014 f882 	bl	171b4 <_Bfree>
    30b0:	2c00      	cmp	r4, #0
    30b2:	f47f aea6 	bne.w	2e02 <_dtoa_r+0x7da>
    30b6:	e6a8      	b.n	2e0a <_dtoa_r+0x7e2>
    30b8:	4621      	mov	r1, r4
    30ba:	462a      	mov	r2, r5
    30bc:	4650      	mov	r0, sl
    30be:	f014 fa5d 	bl	1757c <__lshift>
    30c2:	4604      	mov	r4, r0
    30c4:	e6ec      	b.n	2ea0 <_dtoa_r+0x878>
    30c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    30c8:	960d      	str	r6, [sp, #52]	; 0x34
    30ca:	1af3      	subs	r3, r6, r3
    30cc:	4499      	add	r9, r3
    30ce:	2600      	movs	r6, #0
    30d0:	e5a8      	b.n	2c24 <_dtoa_r+0x5fc>
    30d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    30d6:	f04f 0802 	mov.w	r8, #2
    30da:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    30de:	e403      	b.n	28e8 <_dtoa_r+0x2c0>
    30e0:	2301      	movs	r3, #1
    30e2:	9327      	str	r3, [sp, #156]	; 0x9c
    30e4:	9307      	str	r3, [sp, #28]
    30e6:	f7ff bbcb 	b.w	2880 <_dtoa_r+0x258>
    30ea:	d103      	bne.n	30f4 <_dtoa_r+0xacc>
    30ec:	9b07      	ldr	r3, [sp, #28]
    30ee:	07db      	lsls	r3, r3, #31
    30f0:	f53f ae6a 	bmi.w	2dc8 <_dtoa_r+0x7a0>
    30f4:	462f      	mov	r7, r5
    30f6:	f815 3d01 	ldrb.w	r3, [r5, #-1]!
    30fa:	2b30      	cmp	r3, #48	; 0x30
    30fc:	d0fa      	beq.n	30f4 <_dtoa_r+0xacc>
    30fe:	e673      	b.n	2de8 <_dtoa_r+0x7c0>
    3100:	9b02      	ldr	r3, [sp, #8]
    3102:	9a06      	ldr	r2, [sp, #24]
    3104:	3301      	adds	r3, #1
    3106:	9302      	str	r3, [sp, #8]
    3108:	2331      	movs	r3, #49	; 0x31
    310a:	7013      	strb	r3, [r2, #0]
    310c:	e66c      	b.n	2de8 <_dtoa_r+0x7c0>
    310e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3110:	2a00      	cmp	r2, #0
    3112:	f000 8122 	beq.w	335a <_dtoa_r+0xd32>
    3116:	f203 4333 	addw	r3, r3, #1075	; 0x433
    311a:	9a04      	ldr	r2, [sp, #16]
    311c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    311e:	441a      	add	r2, r3
    3120:	9204      	str	r2, [sp, #16]
    3122:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3124:	4615      	mov	r5, r2
    3126:	441a      	add	r2, r3
    3128:	920a      	str	r2, [sp, #40]	; 0x28
    312a:	e586      	b.n	2c3a <_dtoa_r+0x612>
    312c:	f04f 0800 	mov.w	r8, #0
    3130:	4644      	mov	r4, r8
    3132:	e4fc      	b.n	2b2e <_dtoa_r+0x506>
    3134:	4659      	mov	r1, fp
    3136:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3138:	4650      	mov	r0, sl
    313a:	f014 f9bf 	bl	174bc <__pow5mult>
    313e:	4683      	mov	fp, r0
    3140:	e5ce      	b.n	2ce0 <_dtoa_r+0x6b8>
    3142:	900e      	str	r0, [sp, #56]	; 0x38
    3144:	e585      	b.n	2c52 <_dtoa_r+0x62a>
    3146:	f000 8133 	beq.w	33b0 <_dtoa_r+0xd88>
    314a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    314c:	4b58      	ldr	r3, [pc, #352]	; (32b0 <_dtoa_r+0xc88>)
    314e:	4254      	negs	r4, r2
    3150:	f004 020f 	and.w	r2, r4, #15
    3154:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    3158:	e9d3 2300 	ldrd	r2, r3, [r3]
    315c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    3160:	f7fd fbba 	bl	8d8 <__aeabi_dmul>
    3164:	1124      	asrs	r4, r4, #4
    3166:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    316a:	f000 8172 	beq.w	3452 <_dtoa_r+0xe2a>
    316e:	4d51      	ldr	r5, [pc, #324]	; (32b4 <_dtoa_r+0xc8c>)
    3170:	2300      	movs	r3, #0
    3172:	f04f 0802 	mov.w	r8, #2
    3176:	07e6      	lsls	r6, r4, #31
    3178:	d506      	bpl.n	3188 <_dtoa_r+0xb60>
    317a:	e9d5 2300 	ldrd	r2, r3, [r5]
    317e:	f7fd fbab 	bl	8d8 <__aeabi_dmul>
    3182:	f108 0801 	add.w	r8, r8, #1
    3186:	2301      	movs	r3, #1
    3188:	1064      	asrs	r4, r4, #1
    318a:	f105 0508 	add.w	r5, r5, #8
    318e:	d1f2      	bne.n	3176 <_dtoa_r+0xb4e>
    3190:	2b00      	cmp	r3, #0
    3192:	f43f abc3 	beq.w	291c <_dtoa_r+0x2f4>
    3196:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    319a:	f7ff bbbf 	b.w	291c <_dtoa_r+0x2f4>
    319e:	9b02      	ldr	r3, [sp, #8]
    31a0:	2b00      	cmp	r3, #0
    31a2:	f47f ae5e 	bne.w	2e62 <_dtoa_r+0x83a>
    31a6:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
    31aa:	f3c2 0313 	ubfx	r3, r2, #0, #20
    31ae:	2b00      	cmp	r3, #0
    31b0:	f47f ae57 	bne.w	2e62 <_dtoa_r+0x83a>
    31b4:	4e40      	ldr	r6, [pc, #256]	; (32b8 <_dtoa_r+0xc90>)
    31b6:	4016      	ands	r6, r2
    31b8:	2e00      	cmp	r6, #0
    31ba:	f43f ad9f 	beq.w	2cfc <_dtoa_r+0x6d4>
    31be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    31c0:	3301      	adds	r3, #1
    31c2:	930a      	str	r3, [sp, #40]	; 0x28
    31c4:	9b04      	ldr	r3, [sp, #16]
    31c6:	3301      	adds	r3, #1
    31c8:	9304      	str	r3, [sp, #16]
    31ca:	2601      	movs	r6, #1
    31cc:	e596      	b.n	2cfc <_dtoa_r+0x6d4>
    31ce:	2a00      	cmp	r2, #0
    31d0:	460f      	mov	r7, r1
    31d2:	dd12      	ble.n	31fa <_dtoa_r+0xbd2>
    31d4:	4659      	mov	r1, fp
    31d6:	2201      	movs	r2, #1
    31d8:	4650      	mov	r0, sl
    31da:	9304      	str	r3, [sp, #16]
    31dc:	f014 f9ce 	bl	1757c <__lshift>
    31e0:	4641      	mov	r1, r8
    31e2:	4683      	mov	fp, r0
    31e4:	f014 fa42 	bl	1766c <__mcmp>
    31e8:	2800      	cmp	r0, #0
    31ea:	9b04      	ldr	r3, [sp, #16]
    31ec:	f340 8100 	ble.w	33f0 <_dtoa_r+0xdc8>
    31f0:	2b39      	cmp	r3, #57	; 0x39
    31f2:	f000 80eb 	beq.w	33cc <_dtoa_r+0xda4>
    31f6:	9b02      	ldr	r3, [sp, #8]
    31f8:	3331      	adds	r3, #49	; 0x31
    31fa:	f889 3000 	strb.w	r3, [r9]
    31fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3200:	9404      	str	r4, [sp, #16]
    3202:	3301      	adds	r3, #1
    3204:	9302      	str	r3, [sp, #8]
    3206:	4634      	mov	r4, r6
    3208:	e5ee      	b.n	2de8 <_dtoa_r+0x7c0>
    320a:	465f      	mov	r7, fp
    320c:	f8dd a010 	ldr.w	sl, [sp, #16]
    3210:	f8dd b008 	ldr.w	fp, [sp, #8]
    3214:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3216:	3301      	adds	r3, #1
    3218:	9302      	str	r3, [sp, #8]
    321a:	4602      	mov	r2, r0
    321c:	461c      	mov	r4, r3
    321e:	460b      	mov	r3, r1
    3220:	f7fd f9a4 	bl	56c <__adddf3>
    3224:	4602      	mov	r2, r0
    3226:	460b      	mov	r3, r1
    3228:	e9cd 2304 	strd	r2, r3, [sp, #16]
    322c:	4642      	mov	r2, r8
    322e:	464b      	mov	r3, r9
    3230:	f7fe f85a 	bl	12e8 <__aeabi_dcmpgt>
    3234:	b940      	cbnz	r0, 3248 <_dtoa_r+0xc20>
    3236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    323a:	4642      	mov	r2, r8
    323c:	464b      	mov	r3, r9
    323e:	f7fe f82b 	bl	1298 <__aeabi_dcmpeq>
    3242:	b118      	cbz	r0, 324c <_dtoa_r+0xc24>
    3244:	07f9      	lsls	r1, r7, #31
    3246:	d501      	bpl.n	324c <_dtoa_r+0xc24>
    3248:	9a06      	ldr	r2, [sp, #24]
    324a:	e417      	b.n	2a7c <_dtoa_r+0x454>
    324c:	4637      	mov	r7, r6
    324e:	e5dc      	b.n	2e0a <_dtoa_r+0x7e2>
    3250:	6861      	ldr	r1, [r4, #4]
    3252:	4650      	mov	r0, sl
    3254:	f013 ff88 	bl	17168 <_Balloc>
    3258:	4605      	mov	r5, r0
    325a:	2800      	cmp	r0, #0
    325c:	f000 810d 	beq.w	347a <_dtoa_r+0xe52>
    3260:	6923      	ldr	r3, [r4, #16]
    3262:	3302      	adds	r3, #2
    3264:	009a      	lsls	r2, r3, #2
    3266:	f104 010c 	add.w	r1, r4, #12
    326a:	300c      	adds	r0, #12
    326c:	f7fe f846 	bl	12fc <memcpy>
    3270:	4629      	mov	r1, r5
    3272:	2201      	movs	r2, #1
    3274:	4650      	mov	r0, sl
    3276:	f014 f981 	bl	1757c <__lshift>
    327a:	4606      	mov	r6, r0
    327c:	e614      	b.n	2ea8 <_dtoa_r+0x880>
    327e:	4659      	mov	r1, fp
    3280:	4650      	mov	r0, sl
    3282:	f014 f91b 	bl	174bc <__pow5mult>
    3286:	4683      	mov	fp, r0
    3288:	e52a      	b.n	2ce0 <_dtoa_r+0x6b8>
    328a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    328c:	9a07      	ldr	r2, [sp, #28]
    328e:	1a9d      	subs	r5, r3, r2
    3290:	e4d3      	b.n	2c3a <_dtoa_r+0x612>
    3292:	2b39      	cmp	r3, #57	; 0x39
    3294:	460f      	mov	r7, r1
    3296:	f000 8099 	beq.w	33cc <_dtoa_r+0xda4>
    329a:	3301      	adds	r3, #1
    329c:	e7ad      	b.n	31fa <_dtoa_r+0xbd2>
    329e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    32a0:	9404      	str	r4, [sp, #16]
    32a2:	3201      	adds	r2, #1
    32a4:	9202      	str	r2, [sp, #8]
    32a6:	4634      	mov	r4, r6
    32a8:	e581      	b.n	2dae <_dtoa_r+0x786>
    32aa:	bf00      	nop
    32ac:	000201f4 	.word	0x000201f4
    32b0:	0001ea20 	.word	0x0001ea20
    32b4:	0001e9f8 	.word	0x0001e9f8
    32b8:	7ff00000 	.word	0x7ff00000
    32bc:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
    32c0:	f7fd fb0a 	bl	8d8 <__aeabi_dmul>
    32c4:	9b06      	ldr	r3, [sp, #24]
    32c6:	701e      	strb	r6, [r3, #0]
    32c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    32ca:	2b01      	cmp	r3, #1
    32cc:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    32d0:	f000 80b5 	beq.w	343e <_dtoa_r+0xe16>
    32d4:	9e10      	ldr	r6, [sp, #64]	; 0x40
    32d6:	9b06      	ldr	r3, [sp, #24]
    32d8:	441e      	add	r6, r3
    32da:	4b76      	ldr	r3, [pc, #472]	; (34b4 <_dtoa_r+0xe8c>)
    32dc:	2200      	movs	r2, #0
    32de:	4620      	mov	r0, r4
    32e0:	4629      	mov	r1, r5
    32e2:	f7fd faf9 	bl	8d8 <__aeabi_dmul>
    32e6:	460d      	mov	r5, r1
    32e8:	4604      	mov	r4, r0
    32ea:	f7fe f8b7 	bl	145c <__aeabi_d2iz>
    32ee:	4680      	mov	r8, r0
    32f0:	f7fd fa88 	bl	804 <__aeabi_i2d>
    32f4:	f108 0830 	add.w	r8, r8, #48	; 0x30
    32f8:	4602      	mov	r2, r0
    32fa:	460b      	mov	r3, r1
    32fc:	4620      	mov	r0, r4
    32fe:	4629      	mov	r1, r5
    3300:	f7fd f932 	bl	568 <__aeabi_dsub>
    3304:	f807 8b01 	strb.w	r8, [r7], #1
    3308:	42b7      	cmp	r7, r6
    330a:	4604      	mov	r4, r0
    330c:	460d      	mov	r5, r1
    330e:	d1e4      	bne.n	32da <_dtoa_r+0xcb2>
    3310:	e9dd 7812 	ldrd	r7, r8, [sp, #72]	; 0x48
    3314:	4b68      	ldr	r3, [pc, #416]	; (34b8 <_dtoa_r+0xe90>)
    3316:	2200      	movs	r2, #0
    3318:	4638      	mov	r0, r7
    331a:	4641      	mov	r1, r8
    331c:	f7fd f926 	bl	56c <__adddf3>
    3320:	4622      	mov	r2, r4
    3322:	462b      	mov	r3, r5
    3324:	f7fd ffc2 	bl	12ac <__aeabi_dcmplt>
    3328:	2800      	cmp	r0, #0
    332a:	d15c      	bne.n	33e6 <_dtoa_r+0xdbe>
    332c:	463a      	mov	r2, r7
    332e:	4643      	mov	r3, r8
    3330:	4961      	ldr	r1, [pc, #388]	; (34b8 <_dtoa_r+0xe90>)
    3332:	2000      	movs	r0, #0
    3334:	f7fd f918 	bl	568 <__aeabi_dsub>
    3338:	4622      	mov	r2, r4
    333a:	462b      	mov	r3, r5
    333c:	f7fd ffd4 	bl	12e8 <__aeabi_dcmpgt>
    3340:	2800      	cmp	r0, #0
    3342:	f43f abcd 	beq.w	2ae0 <_dtoa_r+0x4b8>
    3346:	4637      	mov	r7, r6
    3348:	3e01      	subs	r6, #1
    334a:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    334e:	2b30      	cmp	r3, #48	; 0x30
    3350:	d0f9      	beq.n	3346 <_dtoa_r+0xd1e>
    3352:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    3354:	3301      	adds	r3, #1
    3356:	9302      	str	r3, [sp, #8]
    3358:	e557      	b.n	2e0a <_dtoa_r+0x7e2>
    335a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    335c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    3360:	e6db      	b.n	311a <_dtoa_r+0xaf2>
    3362:	9b07      	ldr	r3, [sp, #28]
    3364:	2b00      	cmp	r3, #0
    3366:	f43f ab93 	beq.w	2a90 <_dtoa_r+0x468>
    336a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    336c:	2b00      	cmp	r3, #0
    336e:	f77f abb7 	ble.w	2ae0 <_dtoa_r+0x4b8>
    3372:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3374:	9310      	str	r3, [sp, #64]	; 0x40
    3376:	3a01      	subs	r2, #1
    3378:	4b4e      	ldr	r3, [pc, #312]	; (34b4 <_dtoa_r+0xe8c>)
    337a:	9217      	str	r2, [sp, #92]	; 0x5c
    337c:	4620      	mov	r0, r4
    337e:	2200      	movs	r2, #0
    3380:	4629      	mov	r1, r5
    3382:	f7fd faa9 	bl	8d8 <__aeabi_dmul>
    3386:	4604      	mov	r4, r0
    3388:	460d      	mov	r5, r1
    338a:	f108 0001 	add.w	r0, r8, #1
    338e:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
    3392:	f7fd fa37 	bl	804 <__aeabi_i2d>
    3396:	4622      	mov	r2, r4
    3398:	462b      	mov	r3, r5
    339a:	f7fd fa9d 	bl	8d8 <__aeabi_dmul>
    339e:	4b47      	ldr	r3, [pc, #284]	; (34bc <_dtoa_r+0xe94>)
    33a0:	2200      	movs	r2, #0
    33a2:	f7fd f8e3 	bl	56c <__adddf3>
    33a6:	4606      	mov	r6, r0
    33a8:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
    33ac:	f7ff bad9 	b.w	2962 <_dtoa_r+0x33a>
    33b0:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
    33b4:	f04f 0802 	mov.w	r8, #2
    33b8:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
    33bc:	f7ff baae 	b.w	291c <_dtoa_r+0x2f4>
    33c0:	3401      	adds	r4, #1
    33c2:	2331      	movs	r3, #49	; 0x31
    33c4:	f7ff bb61 	b.w	2a8a <_dtoa_r+0x462>
    33c8:	f109 0501 	add.w	r5, r9, #1
    33cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    33ce:	9404      	str	r4, [sp, #16]
    33d0:	3301      	adds	r3, #1
    33d2:	9302      	str	r3, [sp, #8]
    33d4:	2339      	movs	r3, #57	; 0x39
    33d6:	4634      	mov	r4, r6
    33d8:	f889 3000 	strb.w	r3, [r9]
    33dc:	e4f6      	b.n	2dcc <_dtoa_r+0x7a4>
    33de:	f04f 0800 	mov.w	r8, #0
    33e2:	4644      	mov	r4, r8
    33e4:	e656      	b.n	3094 <_dtoa_r+0xa6c>
    33e6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    33e8:	9a06      	ldr	r2, [sp, #24]
    33ea:	3401      	adds	r4, #1
    33ec:	f7ff bb46 	b.w	2a7c <_dtoa_r+0x454>
    33f0:	f47f af03 	bne.w	31fa <_dtoa_r+0xbd2>
    33f4:	07da      	lsls	r2, r3, #31
    33f6:	f57f af00 	bpl.w	31fa <_dtoa_r+0xbd2>
    33fa:	e6f9      	b.n	31f0 <_dtoa_r+0xbc8>
    33fc:	e9dd 3a17 	ldrd	r3, sl, [sp, #92]	; 0x5c
    3400:	3301      	adds	r3, #1
    3402:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
    3406:	9302      	str	r3, [sp, #8]
    3408:	464f      	mov	r7, r9
    340a:	e4fe      	b.n	2e0a <_dtoa_r+0x7e2>
    340c:	f8dd 9064 	ldr.w	r9, [sp, #100]	; 0x64
    3410:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
    3414:	f8dd a060 	ldr.w	sl, [sp, #96]	; 0x60
    3418:	f7ff bb62 	b.w	2ae0 <_dtoa_r+0x4b8>
    341c:	2b39      	cmp	r3, #57	; 0x39
    341e:	d0d3      	beq.n	33c8 <_dtoa_r+0xda0>
    3420:	2f00      	cmp	r7, #0
    3422:	bfc8      	it	gt
    3424:	9b02      	ldrgt	r3, [sp, #8]
    3426:	464f      	mov	r7, r9
    3428:	bfc8      	it	gt
    342a:	3331      	addgt	r3, #49	; 0x31
    342c:	f807 3b01 	strb.w	r3, [r7], #1
    3430:	e6e5      	b.n	31fe <_dtoa_r+0xbd6>
    3432:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3434:	2b02      	cmp	r3, #2
    3436:	f73f ae19 	bgt.w	306c <_dtoa_r+0xa44>
    343a:	970b      	str	r7, [sp, #44]	; 0x2c
    343c:	e5ac      	b.n	2f98 <_dtoa_r+0x970>
    343e:	463e      	mov	r6, r7
    3440:	e766      	b.n	3310 <_dtoa_r+0xce8>
    3442:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3444:	2b02      	cmp	r3, #2
    3446:	f73f ae11 	bgt.w	306c <_dtoa_r+0xa44>
    344a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    344c:	970b      	str	r7, [sp, #44]	; 0x2c
    344e:	9307      	str	r3, [sp, #28]
    3450:	e523      	b.n	2e9a <_dtoa_r+0x872>
    3452:	f04f 0802 	mov.w	r8, #2
    3456:	f7ff ba61 	b.w	291c <_dtoa_r+0x2f4>
    345a:	2400      	movs	r4, #0
    345c:	f8ca 4044 	str.w	r4, [sl, #68]	; 0x44
    3460:	4621      	mov	r1, r4
    3462:	4650      	mov	r0, sl
    3464:	f013 fe80 	bl	17168 <_Balloc>
    3468:	9006      	str	r0, [sp, #24]
    346a:	b9b0      	cbnz	r0, 349a <_dtoa_r+0xe72>
    346c:	4b14      	ldr	r3, [pc, #80]	; (34c0 <_dtoa_r+0xe98>)
    346e:	4815      	ldr	r0, [pc, #84]	; (34c4 <_dtoa_r+0xe9c>)
    3470:	2200      	movs	r2, #0
    3472:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    3476:	f015 f9cf 	bl	18818 <__assert_func>
    347a:	4b11      	ldr	r3, [pc, #68]	; (34c0 <_dtoa_r+0xe98>)
    347c:	4811      	ldr	r0, [pc, #68]	; (34c4 <_dtoa_r+0xe9c>)
    347e:	462a      	mov	r2, r5
    3480:	f240 21ea 	movw	r1, #746	; 0x2ea
    3484:	f015 f9c8 	bl	18818 <__assert_func>
    3488:	4b0f      	ldr	r3, [pc, #60]	; (34c8 <_dtoa_r+0xea0>)
    348a:	9306      	str	r3, [sp, #24]
    348c:	f7ff b908 	b.w	26a0 <_dtoa_r+0x78>
    3490:	f43f ac4c 	beq.w	2d2c <_dtoa_r+0x704>
    3494:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
    3498:	e4ca      	b.n	2e30 <_dtoa_r+0x808>
    349a:	9b06      	ldr	r3, [sp, #24]
    349c:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
    34a0:	2201      	movs	r2, #1
    34a2:	f04f 33ff 	mov.w	r3, #4294967295
    34a6:	9427      	str	r4, [sp, #156]	; 0x9c
    34a8:	9316      	str	r3, [sp, #88]	; 0x58
    34aa:	920c      	str	r2, [sp, #48]	; 0x30
    34ac:	9307      	str	r3, [sp, #28]
    34ae:	f7ff bb17 	b.w	2ae0 <_dtoa_r+0x4b8>
    34b2:	bf00      	nop
    34b4:	40240000 	.word	0x40240000
    34b8:	3fe00000 	.word	0x3fe00000
    34bc:	401c0000 	.word	0x401c0000
    34c0:	00020204 	.word	0x00020204
    34c4:	00020218 	.word	0x00020218
    34c8:	000201f8 	.word	0x000201f8

000034cc <phy2str>:
	return interval * 5 / 4;
}

static const char *phy2str(uint8_t phy)
{
	switch (phy) {
    34cc:	2804      	cmp	r0, #4
    34ce:	d80a      	bhi.n	34e6 <phy2str+0x1a>
    34d0:	e8df f000 	tbb	[pc, r0]
    34d4:	09050b03 	.word	0x09050b03
    34d8:	07          	.byte	0x07
    34d9:	00          	.byte	0x00
    34da:	4805      	ldr	r0, [pc, #20]	; (34f0 <phy2str+0x24>)
    34dc:	4770      	bx	lr
	case 0: return "No packets";
	case BT_GAP_LE_PHY_1M: return "LE 1M";
	case BT_GAP_LE_PHY_2M: return "LE 2M";
    34de:	4805      	ldr	r0, [pc, #20]	; (34f4 <phy2str+0x28>)
    34e0:	4770      	bx	lr
	case BT_GAP_LE_PHY_CODED: return "LE Coded";
    34e2:	4805      	ldr	r0, [pc, #20]	; (34f8 <phy2str+0x2c>)
    34e4:	4770      	bx	lr
	default: return "Unknown";
    34e6:	4805      	ldr	r0, [pc, #20]	; (34fc <phy2str+0x30>)
    34e8:	4770      	bx	lr
	case BT_GAP_LE_PHY_1M: return "LE 1M";
    34ea:	4805      	ldr	r0, [pc, #20]	; (3500 <phy2str+0x34>)
	}
}
    34ec:	4770      	bx	lr
    34ee:	bf00      	nop
    34f0:	0001eb0c 	.word	0x0001eb0c
    34f4:	0001eaf8 	.word	0x0001eaf8
    34f8:	0001eb00 	.word	0x0001eb00
    34fc:	0001eae8 	.word	0x0001eae8
    3500:	0001eaf0 	.word	0x0001eaf0

00003504 <cte_type2str>:

static const char *cte_type2str(uint8_t type)
{
	switch (type) {
    3504:	2804      	cmp	r0, #4
    3506:	d80a      	bhi.n	351e <cte_type2str+0x1a>
    3508:	e8df f000 	tbb	[pc, r0]
    350c:	090b0307 	.word	0x090b0307
    3510:	05          	.byte	0x05
    3511:	00          	.byte	0x00
    3512:	4805      	ldr	r0, [pc, #20]	; (3528 <cte_type2str+0x24>)
    3514:	4770      	bx	lr
	case BT_DF_CTE_TYPE_AOA: return "AOA";
	case BT_DF_CTE_TYPE_AOD_1US: return "AOD 1 [us]";
	case BT_DF_CTE_TYPE_AOD_2US: return "AOD 2 [us]";
    3516:	4805      	ldr	r0, [pc, #20]	; (352c <cte_type2str+0x28>)
    3518:	4770      	bx	lr
	case BT_DF_CTE_TYPE_NONE: return "";
    351a:	4805      	ldr	r0, [pc, #20]	; (3530 <cte_type2str+0x2c>)
    351c:	4770      	bx	lr
	default: return "Unknown";
    351e:	4805      	ldr	r0, [pc, #20]	; (3534 <cte_type2str+0x30>)
    3520:	4770      	bx	lr
	case BT_DF_CTE_TYPE_AOD_1US: return "AOD 1 [us]";
    3522:	4805      	ldr	r0, [pc, #20]	; (3538 <cte_type2str+0x34>)
	}
}
    3524:	4770      	bx	lr
    3526:	bf00      	nop
    3528:	0001eb30 	.word	0x0001eb30
    352c:	0001eb24 	.word	0x0001eb24
    3530:	0001ecbc 	.word	0x0001ecbc
    3534:	0001eae8 	.word	0x0001eae8
    3538:	0001eb18 	.word	0x0001eb18

0000353c <scan_init>:
	}
	printk("success. CTE receive enabled.\n");
}

static int scan_init(void)
{
    353c:	b510      	push	{r4, lr}
	printk("Scan callbacks register...");
    353e:	480a      	ldr	r0, [pc, #40]	; (3568 <scan_init+0x2c>)
    3540:	f015 ff2c 	bl	1939c <printk>
	bt_le_scan_cb_register(&scan_callbacks);
    3544:	4809      	ldr	r0, [pc, #36]	; (356c <scan_init+0x30>)
    3546:	f003 fc15 	bl	6d74 <bt_le_scan_cb_register>
	printk("success.\n");
    354a:	4c09      	ldr	r4, [pc, #36]	; (3570 <scan_init+0x34>)
    354c:	4620      	mov	r0, r4
    354e:	f015 ff25 	bl	1939c <printk>

	printk("Periodic Advertising callbacks register...");
    3552:	4808      	ldr	r0, [pc, #32]	; (3574 <scan_init+0x38>)
    3554:	f015 ff22 	bl	1939c <printk>
	bt_le_per_adv_sync_cb_register(&sync_callbacks);
    3558:	4807      	ldr	r0, [pc, #28]	; (3578 <scan_init+0x3c>)
    355a:	f003 fd49 	bl	6ff0 <bt_le_per_adv_sync_cb_register>
	printk("success.\n");
    355e:	4620      	mov	r0, r4
    3560:	f015 ff1c 	bl	1939c <printk>

	return 0;
}
    3564:	2000      	movs	r0, #0
    3566:	bd10      	pop	{r4, pc}
    3568:	0001eb34 	.word	0x0001eb34
    356c:	20000378 	.word	0x20000378
    3570:	0001eb50 	.word	0x0001eb50
    3574:	0001eb5c 	.word	0x0001eb5c
    3578:	20000384 	.word	0x20000384

0000357c <cte_recv_cb>:
{
    357c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3580:	4689      	mov	r9, r1
	printf("IQsamples= [");
    3582:	4824      	ldr	r0, [pc, #144]	; (3614 <cte_recv_cb+0x98>)
    3584:	f011 fc12 	bl	14dac <printf>
    for(int i=0; i<report->sample_count; i++)
    3588:	2400      	movs	r4, #0
    358a:	e00f      	b.n	35ac <cte_recv_cb+0x30>
				printf("%d%di;", report->sample[i].i, report->sample[i].q );
    358c:	f917 100a 	ldrsb.w	r1, [r7, sl]
    3590:	4821      	ldr	r0, [pc, #132]	; (3618 <cte_recv_cb+0x9c>)
    3592:	f011 fc0b 	bl	14dac <printf>
    3596:	e008      	b.n	35aa <cte_recv_cb+0x2e>
			if(((float)report->sample[i].q) >= 0.0 )
    3598:	f998 2001 	ldrsb.w	r2, [r8, #1]
    359c:	2a00      	cmp	r2, #0
    359e:	db2b      	blt.n	35f8 <cte_recv_cb+0x7c>
				printf("%d+%di", report->sample[i].i, report->sample[i].q );
    35a0:	f917 100a 	ldrsb.w	r1, [r7, sl]
    35a4:	481d      	ldr	r0, [pc, #116]	; (361c <cte_recv_cb+0xa0>)
    35a6:	f011 fc01 	bl	14dac <printf>
    for(int i=0; i<report->sample_count; i++)
    35aa:	3401      	adds	r4, #1
    35ac:	f899 500a 	ldrb.w	r5, [r9, #10]
    35b0:	42a5      	cmp	r5, r4
    35b2:	dd27      	ble.n	3604 <cte_recv_cb+0x88>
     	result = ((float)report->sample[i].q) / ((float)report->sample[i].i) ;
    35b4:	f8d9 700c 	ldr.w	r7, [r9, #12]
    35b8:	ea4f 0a44 	mov.w	sl, r4, lsl #1
    35bc:	eb07 0844 	add.w	r8, r7, r4, lsl #1
    35c0:	f998 0001 	ldrsb.w	r0, [r8, #1]
    35c4:	f7fd fc54 	bl	e70 <__aeabi_i2f>
    35c8:	4606      	mov	r6, r0
    35ca:	f917 0014 	ldrsb.w	r0, [r7, r4, lsl #1]
    35ce:	f7fd fc4f 	bl	e70 <__aeabi_i2f>
    35d2:	4601      	mov	r1, r0
    35d4:	4630      	mov	r0, r6
    35d6:	f7fd fd53 	bl	1080 <__aeabi_fdiv>
    35da:	4b11      	ldr	r3, [pc, #68]	; (3620 <cte_recv_cb+0xa4>)
    35dc:	6018      	str	r0, [r3, #0]
		if(i<report->sample_count-1)
    35de:	3d01      	subs	r5, #1
    35e0:	42a5      	cmp	r5, r4
    35e2:	ddd9      	ble.n	3598 <cte_recv_cb+0x1c>
			if(((float)report->sample[i].q) >= 0.0 )
    35e4:	f998 2001 	ldrsb.w	r2, [r8, #1]
    35e8:	2a00      	cmp	r2, #0
    35ea:	dbcf      	blt.n	358c <cte_recv_cb+0x10>
				printf("%d+%di;", report->sample[i].i, report->sample[i].q );
    35ec:	f917 100a 	ldrsb.w	r1, [r7, sl]
    35f0:	480c      	ldr	r0, [pc, #48]	; (3624 <cte_recv_cb+0xa8>)
    35f2:	f011 fbdb 	bl	14dac <printf>
    35f6:	e7d8      	b.n	35aa <cte_recv_cb+0x2e>
				printf("%d%di", report->sample[i].i, report->sample[i].q );
    35f8:	f917 100a 	ldrsb.w	r1, [r7, sl]
    35fc:	480a      	ldr	r0, [pc, #40]	; (3628 <cte_recv_cb+0xac>)
    35fe:	f011 fbd5 	bl	14dac <printf>
    3602:	e7d2      	b.n	35aa <cte_recv_cb+0x2e>
	printf("];");
    3604:	4809      	ldr	r0, [pc, #36]	; (362c <cte_recv_cb+0xb0>)
    3606:	f011 fbd1 	bl	14dac <printf>
	printf("\n");
    360a:	4809      	ldr	r0, [pc, #36]	; (3630 <cte_recv_cb+0xb4>)
    360c:	f011 fbce 	bl	14dac <printf>
}
    3610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3614:	0001eb88 	.word	0x0001eb88
    3618:	0001eba0 	.word	0x0001eba0
    361c:	0001eba8 	.word	0x0001eba8
    3620:	200021d8 	.word	0x200021d8
    3624:	0001eb98 	.word	0x0001eb98
    3628:	0001ebb0 	.word	0x0001ebb0
    362c:	0001ebb8 	.word	0x0001ebb8
    3630:	0001eef4 	.word	0x0001eef4

00003634 <scan_recv>:
{
    3634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3638:	b0a1      	sub	sp, #132	; 0x84
    363a:	4604      	mov	r4, r0
    363c:	460d      	mov	r5, r1
	(void)memset(name, 0, sizeof(name));
    363e:	221e      	movs	r2, #30
    3640:	2100      	movs	r1, #0
    3642:	a810      	add	r0, sp, #64	; 0x40
    3644:	f011 fb54 	bl	14cf0 <memset>
	bt_data_parse(buf, data_cb, name);
    3648:	aa10      	add	r2, sp, #64	; 0x40
    364a:	494a      	ldr	r1, [pc, #296]	; (3774 <scan_recv+0x140>)
    364c:	4628      	mov	r0, r5
    364e:	f016 fc25 	bl	19e9c <bt_data_parse>
	bt_addr_le_to_str(info->addr, le_addr, sizeof(le_addr));
    3652:	6825      	ldr	r5, [r4, #0]
static inline int bt_addr_le_to_str(const bt_addr_le_t *addr, char *str,
				    size_t len)
{
	char type[10];

	switch (addr->type) {
    3654:	782b      	ldrb	r3, [r5, #0]
    3656:	2b03      	cmp	r3, #3
    3658:	d86d      	bhi.n	3736 <scan_recv+0x102>
    365a:	e8df f003 	tbb	[pc, r3]
    365e:	5602      	.short	0x5602
    3660:	6660      	.short	0x6660
	case BT_ADDR_LE_PUBLIC:
		strcpy(type, "public");
    3662:	4b45      	ldr	r3, [pc, #276]	; (3778 <scan_recv+0x144>)
    3664:	e893 0003 	ldmia.w	r3, {r0, r1}
    3668:	900d      	str	r0, [sp, #52]	; 0x34
    366a:	f8ad 1038 	strh.w	r1, [sp, #56]	; 0x38
    366e:	0c09      	lsrs	r1, r1, #16
    3670:	f88d 103a 	strb.w	r1, [sp, #58]	; 0x3a
		snprintk(type, sizeof(type), "0x%02x", addr->type);
		break;
	}

	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
			addr->a.val[5], addr->a.val[4], addr->a.val[3],
    3674:	79ab      	ldrb	r3, [r5, #6]
    3676:	796a      	ldrb	r2, [r5, #5]
    3678:	7929      	ldrb	r1, [r5, #4]
			addr->a.val[2], addr->a.val[1], addr->a.val[0], type);
    367a:	78e8      	ldrb	r0, [r5, #3]
    367c:	78ae      	ldrb	r6, [r5, #2]
    367e:	786d      	ldrb	r5, [r5, #1]
	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
    3680:	af0d      	add	r7, sp, #52	; 0x34
    3682:	9705      	str	r7, [sp, #20]
    3684:	9504      	str	r5, [sp, #16]
    3686:	9603      	str	r6, [sp, #12]
    3688:	9002      	str	r0, [sp, #8]
    368a:	9101      	str	r1, [sp, #4]
    368c:	9200      	str	r2, [sp, #0]
    368e:	4a3b      	ldr	r2, [pc, #236]	; (377c <scan_recv+0x148>)
    3690:	211e      	movs	r1, #30
    3692:	a818      	add	r0, sp, #96	; 0x60
    3694:	f015 fe90 	bl	193b8 <snprintk>
	       le_addr, info->adv_type, info->tx_power, info->rssi, name,
    3698:	79e6      	ldrb	r6, [r4, #7]
    369a:	f994 7006 	ldrsb.w	r7, [r4, #6]
    369e:	f994 8005 	ldrsb.w	r8, [r4, #5]
	       (info->adv_props & BT_GAP_ADV_PROP_CONNECTABLE) != 0,
    36a2:	8925      	ldrh	r5, [r4, #8]
	printk("[DEVICE]: %s, AD evt type %u, Tx Pwr: %i, RSSI %i %s C:%u S:%u "
    36a4:	7b20      	ldrb	r0, [r4, #12]
    36a6:	f7ff ff11 	bl	34cc <phy2str>
    36aa:	4681      	mov	r9, r0
    36ac:	7b60      	ldrb	r0, [r4, #13]
    36ae:	f7ff ff0d 	bl	34cc <phy2str>
	       phy2str(info->secondary_phy), info->interval, adv_interval_to_ms(info->interval),
    36b2:	8962      	ldrh	r2, [r4, #10]
	return interval * 5 / 4;
    36b4:	eb02 0382 	add.w	r3, r2, r2, lsl #2
    36b8:	109b      	asrs	r3, r3, #2
	       info->sid);
    36ba:	7921      	ldrb	r1, [r4, #4]
	printk("[DEVICE]: %s, AD evt type %u, Tx Pwr: %i, RSSI %i %s C:%u S:%u "
    36bc:	910b      	str	r1, [sp, #44]	; 0x2c
    36be:	930a      	str	r3, [sp, #40]	; 0x28
    36c0:	9209      	str	r2, [sp, #36]	; 0x24
    36c2:	9008      	str	r0, [sp, #32]
    36c4:	f8cd 901c 	str.w	r9, [sp, #28]
    36c8:	f3c5 1300 	ubfx	r3, r5, #4, #1
    36cc:	9306      	str	r3, [sp, #24]
    36ce:	f3c5 03c0 	ubfx	r3, r5, #3, #1
    36d2:	9305      	str	r3, [sp, #20]
    36d4:	f3c5 0380 	ubfx	r3, r5, #2, #1
    36d8:	9304      	str	r3, [sp, #16]
    36da:	f3c5 0340 	ubfx	r3, r5, #1, #1
    36de:	9303      	str	r3, [sp, #12]
    36e0:	f005 0501 	and.w	r5, r5, #1
    36e4:	9502      	str	r5, [sp, #8]
    36e6:	ab10      	add	r3, sp, #64	; 0x40
    36e8:	9301      	str	r3, [sp, #4]
    36ea:	f8cd 8000 	str.w	r8, [sp]
    36ee:	463b      	mov	r3, r7
    36f0:	4632      	mov	r2, r6
    36f2:	a918      	add	r1, sp, #96	; 0x60
    36f4:	4822      	ldr	r0, [pc, #136]	; (3780 <scan_recv+0x14c>)
    36f6:	f015 fe51 	bl	1939c <printk>
	if (!per_adv_found && info->interval) {
    36fa:	4b22      	ldr	r3, [pc, #136]	; (3784 <scan_recv+0x150>)
    36fc:	781b      	ldrb	r3, [r3, #0]
    36fe:	b90b      	cbnz	r3, 3704 <scan_recv+0xd0>
    3700:	8963      	ldrh	r3, [r4, #10]
    3702:	b9f3      	cbnz	r3, 3742 <scan_recv+0x10e>
}
    3704:	b021      	add	sp, #132	; 0x84
    3706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		strcpy(type, "random");
    370a:	4b1f      	ldr	r3, [pc, #124]	; (3788 <scan_recv+0x154>)
    370c:	e893 0003 	ldmia.w	r3, {r0, r1}
    3710:	900d      	str	r0, [sp, #52]	; 0x34
    3712:	f8ad 1038 	strh.w	r1, [sp, #56]	; 0x38
    3716:	0c09      	lsrs	r1, r1, #16
    3718:	f88d 103a 	strb.w	r1, [sp, #58]	; 0x3a
		break;
    371c:	e7aa      	b.n	3674 <scan_recv+0x40>
		strcpy(type, "public-id");
    371e:	4a1b      	ldr	r2, [pc, #108]	; (378c <scan_recv+0x158>)
    3720:	ab0d      	add	r3, sp, #52	; 0x34
    3722:	ca07      	ldmia	r2, {r0, r1, r2}
    3724:	c303      	stmia	r3!, {r0, r1}
    3726:	801a      	strh	r2, [r3, #0]
		break;
    3728:	e7a4      	b.n	3674 <scan_recv+0x40>
		strcpy(type, "random-id");
    372a:	4a19      	ldr	r2, [pc, #100]	; (3790 <scan_recv+0x15c>)
    372c:	ab0d      	add	r3, sp, #52	; 0x34
    372e:	ca07      	ldmia	r2, {r0, r1, r2}
    3730:	c303      	stmia	r3!, {r0, r1}
    3732:	801a      	strh	r2, [r3, #0]
		break;
    3734:	e79e      	b.n	3674 <scan_recv+0x40>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
    3736:	4a17      	ldr	r2, [pc, #92]	; (3794 <scan_recv+0x160>)
    3738:	210a      	movs	r1, #10
    373a:	a80d      	add	r0, sp, #52	; 0x34
    373c:	f015 fe3c 	bl	193b8 <snprintk>
		break;
    3740:	e798      	b.n	3674 <scan_recv+0x40>
	return interval * 5 / 4;
    3742:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    3746:	109b      	asrs	r3, r3, #2
			adv_interval_to_ms(info->interval) * SYNC_CREATE_TIMEOUT_INTERVAL_NUM;
    3748:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
		sync_create_timeout_ms =
    374c:	4a12      	ldr	r2, [pc, #72]	; (3798 <scan_recv+0x164>)
    374e:	6013      	str	r3, [r2, #0]
		per_adv_found = true;
    3750:	4b0c      	ldr	r3, [pc, #48]	; (3784 <scan_recv+0x150>)
    3752:	2201      	movs	r2, #1
    3754:	701a      	strb	r2, [r3, #0]
		per_sid = info->sid;
    3756:	7922      	ldrb	r2, [r4, #4]
    3758:	4b10      	ldr	r3, [pc, #64]	; (379c <scan_recv+0x168>)
    375a:	701a      	strb	r2, [r3, #0]
		bt_addr_le_copy(&per_addr, info->addr);
    375c:	6822      	ldr	r2, [r4, #0]
	memcpy(dst, src, sizeof(*dst));
    375e:	4b10      	ldr	r3, [pc, #64]	; (37a0 <scan_recv+0x16c>)
    3760:	6810      	ldr	r0, [r2, #0]
    3762:	6018      	str	r0, [r3, #0]
    3764:	8891      	ldrh	r1, [r2, #4]
    3766:	7992      	ldrb	r2, [r2, #6]
    3768:	8099      	strh	r1, [r3, #4]
    376a:	719a      	strb	r2, [r3, #6]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    376c:	480d      	ldr	r0, [pc, #52]	; (37a4 <scan_recv+0x170>)
    376e:	f00f fd4b 	bl	13208 <z_impl_k_sem_give>
}
    3772:	e7c7      	b.n	3704 <scan_recv+0xd0>
    3774:	00019251 	.word	0x00019251
    3778:	0001ebbc 	.word	0x0001ebbc
    377c:	0001ebd4 	.word	0x0001ebd4
    3780:	0001ebf8 	.word	0x0001ebf8
    3784:	20009290 	.word	0x20009290
    3788:	0001ebc4 	.word	0x0001ebc4
    378c:	0001ec80 	.word	0x0001ec80
    3790:	0001ec8c 	.word	0x0001ec8c
    3794:	0001ebcc 	.word	0x0001ebcc
    3798:	200021e0 	.word	0x200021e0
    379c:	20009291 	.word	0x20009291
    37a0:	200021d0 	.word	0x200021d0
    37a4:	20000f10 	.word	0x20000f10

000037a8 <scan_enable>:

static int scan_enable(void)
{
    37a8:	b510      	push	{r4, lr}
    37aa:	b086      	sub	sp, #24
	struct bt_le_scan_param param = {
    37ac:	2300      	movs	r3, #0
    37ae:	9301      	str	r3, [sp, #4]
    37b0:	9302      	str	r3, [sp, #8]
    37b2:	9303      	str	r3, [sp, #12]
    37b4:	9304      	str	r3, [sp, #16]
    37b6:	9305      	str	r3, [sp, #20]
    37b8:	2301      	movs	r3, #1
    37ba:	f88d 3004 	strb.w	r3, [sp, #4]
    37be:	9302      	str	r3, [sp, #8]
    37c0:	2360      	movs	r3, #96	; 0x60
    37c2:	f8ad 300c 	strh.w	r3, [sp, #12]
    37c6:	2330      	movs	r3, #48	; 0x30
    37c8:	f8ad 300e 	strh.w	r3, [sp, #14]
		.timeout = 0U,
	};

	int err;

	if (!scan_enabled) {
    37cc:	4b0d      	ldr	r3, [pc, #52]	; (3804 <scan_enable+0x5c>)
    37ce:	781b      	ldrb	r3, [r3, #0]
    37d0:	b11b      	cbz	r3, 37da <scan_enable+0x32>
		}
		printk("success\n");
		scan_enabled = true;
	}

	return 0;
    37d2:	2400      	movs	r4, #0
}
    37d4:	4620      	mov	r0, r4
    37d6:	b006      	add	sp, #24
    37d8:	bd10      	pop	{r4, pc}
		printk("Start scanning...");
    37da:	480b      	ldr	r0, [pc, #44]	; (3808 <scan_enable+0x60>)
    37dc:	f015 fdde 	bl	1939c <printk>
		err = bt_le_scan_start(&param, NULL);
    37e0:	2100      	movs	r1, #0
    37e2:	a801      	add	r0, sp, #4
    37e4:	f003 f9de 	bl	6ba4 <bt_le_scan_start>
		if (err) {
    37e8:	4604      	mov	r4, r0
    37ea:	b930      	cbnz	r0, 37fa <scan_enable+0x52>
		printk("success\n");
    37ec:	4807      	ldr	r0, [pc, #28]	; (380c <scan_enable+0x64>)
    37ee:	f015 fdd5 	bl	1939c <printk>
		scan_enabled = true;
    37f2:	4b04      	ldr	r3, [pc, #16]	; (3804 <scan_enable+0x5c>)
    37f4:	2201      	movs	r2, #1
    37f6:	701a      	strb	r2, [r3, #0]
    37f8:	e7ec      	b.n	37d4 <scan_enable+0x2c>
			printk("failed (err %d)\n", err);
    37fa:	4601      	mov	r1, r0
    37fc:	4804      	ldr	r0, [pc, #16]	; (3810 <scan_enable+0x68>)
    37fe:	f015 fdcd 	bl	1939c <printk>
			return err;
    3802:	e7e7      	b.n	37d4 <scan_enable+0x2c>
    3804:	20009292 	.word	0x20009292
    3808:	0001ec98 	.word	0x0001ec98
    380c:	0001ecc0 	.word	0x0001ecc0
    3810:	0001ecac 	.word	0x0001ecac

00003814 <delete_sync>:
{
    3814:	b510      	push	{r4, lr}
	printk("Deleting Periodic Advertising Sync...");
    3816:	4809      	ldr	r0, [pc, #36]	; (383c <delete_sync+0x28>)
    3818:	f015 fdc0 	bl	1939c <printk>
	err = bt_le_per_adv_sync_delete(sync);
    381c:	4b08      	ldr	r3, [pc, #32]	; (3840 <delete_sync+0x2c>)
    381e:	6818      	ldr	r0, [r3, #0]
    3820:	f003 fac6 	bl	6db0 <bt_le_per_adv_sync_delete>
	if (err) {
    3824:	4604      	mov	r4, r0
    3826:	b920      	cbnz	r0, 3832 <delete_sync+0x1e>
	printk("success\n");
    3828:	4806      	ldr	r0, [pc, #24]	; (3844 <delete_sync+0x30>)
    382a:	f015 fdb7 	bl	1939c <printk>
}
    382e:	4620      	mov	r0, r4
    3830:	bd10      	pop	{r4, pc}
		printk("failed (err %d)\n", err);
    3832:	4601      	mov	r1, r0
    3834:	4804      	ldr	r0, [pc, #16]	; (3848 <delete_sync+0x34>)
    3836:	f015 fdb1 	bl	1939c <printk>
		return err;
    383a:	e7f8      	b.n	382e <delete_sync+0x1a>
    383c:	0001eccc 	.word	0x0001eccc
    3840:	200021dc 	.word	0x200021dc
    3844:	0001ecc0 	.word	0x0001ecc0
    3848:	0001ecac 	.word	0x0001ecac

0000384c <enable_cte_rx>:
{
    384c:	b510      	push	{r4, lr}
    384e:	b082      	sub	sp, #8
	const struct bt_df_per_adv_sync_cte_rx_param cte_rx_params = {
    3850:	4b0c      	ldr	r3, [pc, #48]	; (3884 <enable_cte_rx+0x38>)
    3852:	466c      	mov	r4, sp
    3854:	e893 0003 	ldmia.w	r3, {r0, r1}
    3858:	e884 0003 	stmia.w	r4, {r0, r1}
	printk("Enable receiving of CTE...\n");
    385c:	480a      	ldr	r0, [pc, #40]	; (3888 <enable_cte_rx+0x3c>)
    385e:	f015 fd9d 	bl	1939c <printk>
	err = bt_df_per_adv_sync_cte_rx_enable(sync, &cte_rx_params);
    3862:	4621      	mov	r1, r4
    3864:	4b09      	ldr	r3, [pc, #36]	; (388c <enable_cte_rx+0x40>)
    3866:	6818      	ldr	r0, [r3, #0]
    3868:	f016 fda3 	bl	1a3b2 <bt_df_per_adv_sync_cte_rx_enable>
	if (err) {
    386c:	b920      	cbnz	r0, 3878 <enable_cte_rx+0x2c>
	printk("success. CTE receive enabled.\n");
    386e:	4808      	ldr	r0, [pc, #32]	; (3890 <enable_cte_rx+0x44>)
    3870:	f015 fd94 	bl	1939c <printk>
}
    3874:	b002      	add	sp, #8
    3876:	bd10      	pop	{r4, pc}
    3878:	4601      	mov	r1, r0
		printk("failed (err %d)\n", err);
    387a:	4806      	ldr	r0, [pc, #24]	; (3894 <enable_cte_rx+0x48>)
    387c:	f015 fd8e 	bl	1939c <printk>
		return;
    3880:	e7f8      	b.n	3874 <enable_cte_rx+0x28>
    3882:	bf00      	nop
    3884:	0001e9d0 	.word	0x0001e9d0
    3888:	0001ecf4 	.word	0x0001ecf4
    388c:	200021dc 	.word	0x200021dc
    3890:	0001ed10 	.word	0x0001ed10
    3894:	0001ecac 	.word	0x0001ecac

00003898 <scan_disable>:

static void scan_disable(void)
{
    3898:	b508      	push	{r3, lr}
	int err;

	printk("Scan disable...");
    389a:	4809      	ldr	r0, [pc, #36]	; (38c0 <scan_disable+0x28>)
    389c:	f015 fd7e 	bl	1939c <printk>
	err = bt_le_scan_stop();
    38a0:	f003 fa2e 	bl	6d00 <bt_le_scan_stop>
	if (err) {
    38a4:	b930      	cbnz	r0, 38b4 <scan_disable+0x1c>
		printk("failed (err %d)\n", err);
		return;
	}
	printk("Success.\n");
    38a6:	4807      	ldr	r0, [pc, #28]	; (38c4 <scan_disable+0x2c>)
    38a8:	f015 fd78 	bl	1939c <printk>

	scan_enabled = false;
    38ac:	4b06      	ldr	r3, [pc, #24]	; (38c8 <scan_disable+0x30>)
    38ae:	2200      	movs	r2, #0
    38b0:	701a      	strb	r2, [r3, #0]
}
    38b2:	bd08      	pop	{r3, pc}
    38b4:	4601      	mov	r1, r0
		printk("failed (err %d)\n", err);
    38b6:	4805      	ldr	r0, [pc, #20]	; (38cc <scan_disable+0x34>)
    38b8:	f015 fd70 	bl	1939c <printk>
		return;
    38bc:	e7f9      	b.n	38b2 <scan_disable+0x1a>
    38be:	bf00      	nop
    38c0:	0001ed30 	.word	0x0001ed30
    38c4:	0001ed40 	.word	0x0001ed40
    38c8:	20009292 	.word	0x20009292
    38cc:	0001ecac 	.word	0x0001ecac

000038d0 <create_sync>:
{
    38d0:	b500      	push	{lr}
    38d2:	b085      	sub	sp, #20
	printk("Creating Periodic Advertising Sync...");
    38d4:	4813      	ldr	r0, [pc, #76]	; (3924 <create_sync+0x54>)
    38d6:	f015 fd61 	bl	1939c <printk>
    38da:	4b13      	ldr	r3, [pc, #76]	; (3928 <create_sync+0x58>)
    38dc:	e893 0003 	ldmia.w	r3, {r0, r1}
    38e0:	9000      	str	r0, [sp, #0]
    38e2:	f8ad 1004 	strh.w	r1, [sp, #4]
    38e6:	0c09      	lsrs	r1, r1, #16
    38e8:	f88d 1006 	strb.w	r1, [sp, #6]
	sync_create_param.options = 0;
    38ec:	2300      	movs	r3, #0
    38ee:	9302      	str	r3, [sp, #8]
	sync_create_param.sid = per_sid;
    38f0:	4a0e      	ldr	r2, [pc, #56]	; (392c <create_sync+0x5c>)
    38f2:	7812      	ldrb	r2, [r2, #0]
    38f4:	f88d 2007 	strb.w	r2, [sp, #7]
	sync_create_param.skip = 0;
    38f8:	f8ad 300c 	strh.w	r3, [sp, #12]
	sync_create_param.timeout = 0xa;
    38fc:	230a      	movs	r3, #10
    38fe:	f8ad 300e 	strh.w	r3, [sp, #14]
	err = bt_le_per_adv_sync_create(&sync_create_param, &sync);
    3902:	490b      	ldr	r1, [pc, #44]	; (3930 <create_sync+0x60>)
    3904:	4668      	mov	r0, sp
    3906:	f003 fa7d 	bl	6e04 <bt_le_per_adv_sync_create>
	if (err) {
    390a:	b928      	cbnz	r0, 3918 <create_sync+0x48>
	printk("success.\n");
    390c:	4809      	ldr	r0, [pc, #36]	; (3934 <create_sync+0x64>)
    390e:	f015 fd45 	bl	1939c <printk>
}
    3912:	b005      	add	sp, #20
    3914:	f85d fb04 	ldr.w	pc, [sp], #4
    3918:	4601      	mov	r1, r0
		printk("failed (err %d)\n", err);
    391a:	4807      	ldr	r0, [pc, #28]	; (3938 <create_sync+0x68>)
    391c:	f015 fd3e 	bl	1939c <printk>
		return;
    3920:	e7f7      	b.n	3912 <create_sync+0x42>
    3922:	bf00      	nop
    3924:	0001ed4c 	.word	0x0001ed4c
    3928:	200021d0 	.word	0x200021d0
    392c:	20009291 	.word	0x20009291
    3930:	200021dc 	.word	0x200021dc
    3934:	0001eb50 	.word	0x0001eb50
    3938:	0001ecac 	.word	0x0001ecac

0000393c <term_cb>:
{
    393c:	b5f0      	push	{r4, r5, r6, r7, lr}
    393e:	b093      	sub	sp, #76	; 0x4c
    3940:	4605      	mov	r5, r0
	bt_addr_le_to_str(info->addr, le_addr, sizeof(le_addr));
    3942:	680c      	ldr	r4, [r1, #0]
	switch (addr->type) {
    3944:	7823      	ldrb	r3, [r4, #0]
    3946:	2b03      	cmp	r3, #3
    3948:	d841      	bhi.n	39ce <term_cb+0x92>
    394a:	e8df f003 	tbb	[pc, r3]
    394e:	2a02      	.short	0x2a02
    3950:	3a34      	.short	0x3a34
		strcpy(type, "public");
    3952:	4b22      	ldr	r3, [pc, #136]	; (39dc <term_cb+0xa0>)
    3954:	e893 0003 	ldmia.w	r3, {r0, r1}
    3958:	9007      	str	r0, [sp, #28]
    395a:	f8ad 1020 	strh.w	r1, [sp, #32]
    395e:	0c09      	lsrs	r1, r1, #16
    3960:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
			addr->a.val[5], addr->a.val[4], addr->a.val[3],
    3964:	79a3      	ldrb	r3, [r4, #6]
    3966:	7962      	ldrb	r2, [r4, #5]
    3968:	7921      	ldrb	r1, [r4, #4]
			addr->a.val[2], addr->a.val[1], addr->a.val[0], type);
    396a:	78e0      	ldrb	r0, [r4, #3]
    396c:	78a6      	ldrb	r6, [r4, #2]
    396e:	7864      	ldrb	r4, [r4, #1]
	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
    3970:	af07      	add	r7, sp, #28
    3972:	9705      	str	r7, [sp, #20]
    3974:	9404      	str	r4, [sp, #16]
    3976:	9603      	str	r6, [sp, #12]
    3978:	9002      	str	r0, [sp, #8]
    397a:	9101      	str	r1, [sp, #4]
    397c:	9200      	str	r2, [sp, #0]
    397e:	4a18      	ldr	r2, [pc, #96]	; (39e0 <term_cb+0xa4>)
    3980:	211e      	movs	r1, #30
    3982:	a80a      	add	r0, sp, #40	; 0x28
    3984:	f015 fd18 	bl	193b8 <snprintk>
	       bt_le_per_adv_sync_get_index(sync), le_addr);
    3988:	4628      	mov	r0, r5
    398a:	f003 fa05 	bl	6d98 <bt_le_per_adv_sync_get_index>
    398e:	4601      	mov	r1, r0
	printk("PER_ADV_SYNC[%u]: [DEVICE]: %s sync terminated\n",
    3990:	aa0a      	add	r2, sp, #40	; 0x28
    3992:	4814      	ldr	r0, [pc, #80]	; (39e4 <term_cb+0xa8>)
    3994:	f015 fd02 	bl	1939c <printk>
    3998:	4813      	ldr	r0, [pc, #76]	; (39e8 <term_cb+0xac>)
    399a:	f00f fc35 	bl	13208 <z_impl_k_sem_give>
}
    399e:	b013      	add	sp, #76	; 0x4c
    39a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		strcpy(type, "random");
    39a2:	4b12      	ldr	r3, [pc, #72]	; (39ec <term_cb+0xb0>)
    39a4:	e893 0003 	ldmia.w	r3, {r0, r1}
    39a8:	9007      	str	r0, [sp, #28]
    39aa:	f8ad 1020 	strh.w	r1, [sp, #32]
    39ae:	0c09      	lsrs	r1, r1, #16
    39b0:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
		break;
    39b4:	e7d6      	b.n	3964 <term_cb+0x28>
		strcpy(type, "public-id");
    39b6:	4a0e      	ldr	r2, [pc, #56]	; (39f0 <term_cb+0xb4>)
    39b8:	ab07      	add	r3, sp, #28
    39ba:	ca07      	ldmia	r2, {r0, r1, r2}
    39bc:	c303      	stmia	r3!, {r0, r1}
    39be:	801a      	strh	r2, [r3, #0]
		break;
    39c0:	e7d0      	b.n	3964 <term_cb+0x28>
		strcpy(type, "random-id");
    39c2:	4a0c      	ldr	r2, [pc, #48]	; (39f4 <term_cb+0xb8>)
    39c4:	ab07      	add	r3, sp, #28
    39c6:	ca07      	ldmia	r2, {r0, r1, r2}
    39c8:	c303      	stmia	r3!, {r0, r1}
    39ca:	801a      	strh	r2, [r3, #0]
		break;
    39cc:	e7ca      	b.n	3964 <term_cb+0x28>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
    39ce:	4a0a      	ldr	r2, [pc, #40]	; (39f8 <term_cb+0xbc>)
    39d0:	210a      	movs	r1, #10
    39d2:	a807      	add	r0, sp, #28
    39d4:	f015 fcf0 	bl	193b8 <snprintk>
		break;
    39d8:	e7c4      	b.n	3964 <term_cb+0x28>
    39da:	bf00      	nop
    39dc:	0001ebbc 	.word	0x0001ebbc
    39e0:	0001ebd4 	.word	0x0001ebd4
    39e4:	0001ed74 	.word	0x0001ed74
    39e8:	20000f40 	.word	0x20000f40
    39ec:	0001ebc4 	.word	0x0001ebc4
    39f0:	0001ec80 	.word	0x0001ec80
    39f4:	0001ec8c 	.word	0x0001ec8c
    39f8:	0001ebcc 	.word	0x0001ebcc

000039fc <sync_cb>:
{
    39fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    39fe:	b093      	sub	sp, #76	; 0x4c
    3a00:	4606      	mov	r6, r0
    3a02:	460d      	mov	r5, r1
	bt_addr_le_to_str(info->addr, le_addr, sizeof(le_addr));
    3a04:	680c      	ldr	r4, [r1, #0]
	switch (addr->type) {
    3a06:	7823      	ldrb	r3, [r4, #0]
    3a08:	2b03      	cmp	r3, #3
    3a0a:	d84e      	bhi.n	3aaa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x12>
    3a0c:	e8df f003 	tbb	[pc, r3]
    3a10:	47413702 	.word	0x47413702
		strcpy(type, "public");
    3a14:	4b28      	ldr	r3, [pc, #160]	; (3ab8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20>)
    3a16:	e893 0003 	ldmia.w	r3, {r0, r1}
    3a1a:	9007      	str	r0, [sp, #28]
    3a1c:	f8ad 1020 	strh.w	r1, [sp, #32]
    3a20:	0c09      	lsrs	r1, r1, #16
    3a22:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
			addr->a.val[5], addr->a.val[4], addr->a.val[3],
    3a26:	79a3      	ldrb	r3, [r4, #6]
    3a28:	7962      	ldrb	r2, [r4, #5]
    3a2a:	7921      	ldrb	r1, [r4, #4]
			addr->a.val[2], addr->a.val[1], addr->a.val[0], type);
    3a2c:	78e0      	ldrb	r0, [r4, #3]
    3a2e:	78a7      	ldrb	r7, [r4, #2]
    3a30:	7864      	ldrb	r4, [r4, #1]
	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
    3a32:	f10d 0c1c 	add.w	ip, sp, #28
    3a36:	f8cd c014 	str.w	ip, [sp, #20]
    3a3a:	9404      	str	r4, [sp, #16]
    3a3c:	9703      	str	r7, [sp, #12]
    3a3e:	9002      	str	r0, [sp, #8]
    3a40:	9101      	str	r1, [sp, #4]
    3a42:	9200      	str	r2, [sp, #0]
    3a44:	4a1d      	ldr	r2, [pc, #116]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a46:	211e      	movs	r1, #30
    3a48:	a80a      	add	r0, sp, #40	; 0x28
    3a4a:	f015 fcb5 	bl	193b8 <snprintk>
	       bt_le_per_adv_sync_get_index(sync), le_addr, info->interval,
    3a4e:	4630      	mov	r0, r6
    3a50:	f003 f9a2 	bl	6d98 <bt_le_per_adv_sync_get_index>
    3a54:	4606      	mov	r6, r0
    3a56:	88ef      	ldrh	r7, [r5, #6]
	return interval * 5 / 4;
    3a58:	eb07 0487 	add.w	r4, r7, r7, lsl #2
    3a5c:	10a4      	asrs	r4, r4, #2
	printk("PER_ADV_SYNC[%u]: [DEVICE]: %s synced, "
    3a5e:	7a28      	ldrb	r0, [r5, #8]
    3a60:	f7ff fd34 	bl	34cc <phy2str>
    3a64:	9001      	str	r0, [sp, #4]
    3a66:	9400      	str	r4, [sp, #0]
    3a68:	463b      	mov	r3, r7
    3a6a:	aa0a      	add	r2, sp, #40	; 0x28
    3a6c:	4631      	mov	r1, r6
    3a6e:	4814      	ldr	r0, [pc, #80]	; (3ac0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x28>)
    3a70:	f015 fc94 	bl	1939c <printk>
    3a74:	4813      	ldr	r0, [pc, #76]	; (3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>)
    3a76:	f00f fbc7 	bl	13208 <z_impl_k_sem_give>
}
    3a7a:	b013      	add	sp, #76	; 0x4c
    3a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		strcpy(type, "random");
    3a7e:	4b12      	ldr	r3, [pc, #72]	; (3ac8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x30>)
    3a80:	e893 0003 	ldmia.w	r3, {r0, r1}
    3a84:	9007      	str	r0, [sp, #28]
    3a86:	f8ad 1020 	strh.w	r1, [sp, #32]
    3a8a:	0c09      	lsrs	r1, r1, #16
    3a8c:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
		break;
    3a90:	e7c9      	b.n	3a26 <sync_cb+0x2a>
		strcpy(type, "public-id");
    3a92:	4a0e      	ldr	r2, [pc, #56]	; (3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>)
    3a94:	ab07      	add	r3, sp, #28
    3a96:	ca07      	ldmia	r2, {r0, r1, r2}
    3a98:	c303      	stmia	r3!, {r0, r1}
    3a9a:	801a      	strh	r2, [r3, #0]
		break;
    3a9c:	e7c3      	b.n	3a26 <sync_cb+0x2a>
		strcpy(type, "random-id");
    3a9e:	4a0c      	ldr	r2, [pc, #48]	; (3ad0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x38>)
    3aa0:	ab07      	add	r3, sp, #28
    3aa2:	ca07      	ldmia	r2, {r0, r1, r2}
    3aa4:	c303      	stmia	r3!, {r0, r1}
    3aa6:	801a      	strh	r2, [r3, #0]
		break;
    3aa8:	e7bd      	b.n	3a26 <sync_cb+0x2a>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
    3aaa:	4a0a      	ldr	r2, [pc, #40]	; (3ad4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3c>)
    3aac:	210a      	movs	r1, #10
    3aae:	a807      	add	r0, sp, #28
    3ab0:	f015 fc82 	bl	193b8 <snprintk>
		break;
    3ab4:	e7b7      	b.n	3a26 <sync_cb+0x2a>
    3ab6:	bf00      	nop
    3ab8:	0001ebbc 	.word	0x0001ebbc
    3abc:	0001ebd4 	.word	0x0001ebd4
    3ac0:	0001eda4 	.word	0x0001eda4
    3ac4:	20000f28 	.word	0x20000f28
    3ac8:	0001ebc4 	.word	0x0001ebc4
    3acc:	0001ec80 	.word	0x0001ec80
    3ad0:	0001ec8c 	.word	0x0001ec8c
    3ad4:	0001ebcc 	.word	0x0001ebcc

00003ad8 <recv_cb>:
{
    3ad8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3adc:	b093      	sub	sp, #76	; 0x4c
    3ade:	4607      	mov	r7, r0
    3ae0:	460d      	mov	r5, r1
    3ae2:	4616      	mov	r6, r2
	bt_addr_le_to_str(info->addr, le_addr, sizeof(le_addr));
    3ae4:	680c      	ldr	r4, [r1, #0]
	switch (addr->type) {
    3ae6:	7823      	ldrb	r3, [r4, #0]
    3ae8:	2b03      	cmp	r3, #3
    3aea:	d85c      	bhi.n	3ba6 <recv_cb+0xce>
    3aec:	e8df f003 	tbb	[pc, r3]
    3af0:	554f4502 	.word	0x554f4502
		strcpy(type, "public");
    3af4:	4b2f      	ldr	r3, [pc, #188]	; (3bb4 <recv_cb+0xdc>)
    3af6:	e893 0003 	ldmia.w	r3, {r0, r1}
    3afa:	9007      	str	r0, [sp, #28]
    3afc:	f8ad 1020 	strh.w	r1, [sp, #32]
    3b00:	0c09      	lsrs	r1, r1, #16
    3b02:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
			addr->a.val[5], addr->a.val[4], addr->a.val[3],
    3b06:	79a3      	ldrb	r3, [r4, #6]
    3b08:	7962      	ldrb	r2, [r4, #5]
    3b0a:	7921      	ldrb	r1, [r4, #4]
			addr->a.val[2], addr->a.val[1], addr->a.val[0], type);
    3b0c:	78e0      	ldrb	r0, [r4, #3]
    3b0e:	f894 c002 	ldrb.w	ip, [r4, #2]
    3b12:	7864      	ldrb	r4, [r4, #1]
	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
    3b14:	f10d 0e1c 	add.w	lr, sp, #28
    3b18:	f8cd e014 	str.w	lr, [sp, #20]
    3b1c:	9404      	str	r4, [sp, #16]
    3b1e:	f8cd c00c 	str.w	ip, [sp, #12]
    3b22:	9002      	str	r0, [sp, #8]
    3b24:	9101      	str	r1, [sp, #4]
    3b26:	9200      	str	r2, [sp, #0]
    3b28:	4a23      	ldr	r2, [pc, #140]	; (3bb8 <recv_cb+0xe0>)
    3b2a:	211e      	movs	r1, #30
    3b2c:	a80a      	add	r0, sp, #40	; 0x28
    3b2e:	f015 fc43 	bl	193b8 <snprintk>
	bin2hex(buf->data, buf->len, data_str, sizeof(data_str));
    3b32:	f8df 8088 	ldr.w	r8, [pc, #136]	; 3bbc <recv_cb+0xe4>
    3b36:	f640 43e5 	movw	r3, #3301	; 0xce5
    3b3a:	4642      	mov	r2, r8
    3b3c:	88b1      	ldrh	r1, [r6, #4]
    3b3e:	6830      	ldr	r0, [r6, #0]
    3b40:	f015 fba9 	bl	19296 <bin2hex>
	       bt_le_per_adv_sync_get_index(sync), le_addr, info->tx_power,
    3b44:	4638      	mov	r0, r7
    3b46:	f003 f927 	bl	6d98 <bt_le_per_adv_sync_get_index>
    3b4a:	4604      	mov	r4, r0
    3b4c:	f995 7005 	ldrsb.w	r7, [r5, #5]
	       info->rssi, cte_type2str(info->cte_type), buf->len, data_str);
    3b50:	f995 9006 	ldrsb.w	r9, [r5, #6]
	printk("PER_ADV_SYNC[%u]: [DEVICE]: %s, tx_power %i, "
    3b54:	79e8      	ldrb	r0, [r5, #7]
    3b56:	f7ff fcd5 	bl	3504 <cte_type2str>
	       info->rssi, cte_type2str(info->cte_type), buf->len, data_str);
    3b5a:	88b3      	ldrh	r3, [r6, #4]
	printk("PER_ADV_SYNC[%u]: [DEVICE]: %s, tx_power %i, "
    3b5c:	f8cd 800c 	str.w	r8, [sp, #12]
    3b60:	9302      	str	r3, [sp, #8]
    3b62:	9001      	str	r0, [sp, #4]
    3b64:	f8cd 9000 	str.w	r9, [sp]
    3b68:	463b      	mov	r3, r7
    3b6a:	aa0a      	add	r2, sp, #40	; 0x28
    3b6c:	4621      	mov	r1, r4
    3b6e:	4814      	ldr	r0, [pc, #80]	; (3bc0 <recv_cb+0xe8>)
    3b70:	f015 fc14 	bl	1939c <printk>
}
    3b74:	b013      	add	sp, #76	; 0x4c
    3b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		strcpy(type, "random");
    3b7a:	4b12      	ldr	r3, [pc, #72]	; (3bc4 <recv_cb+0xec>)
    3b7c:	e893 0003 	ldmia.w	r3, {r0, r1}
    3b80:	9007      	str	r0, [sp, #28]
    3b82:	f8ad 1020 	strh.w	r1, [sp, #32]
    3b86:	0c09      	lsrs	r1, r1, #16
    3b88:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
		break;
    3b8c:	e7bb      	b.n	3b06 <recv_cb+0x2e>
		strcpy(type, "public-id");
    3b8e:	4a0e      	ldr	r2, [pc, #56]	; (3bc8 <recv_cb+0xf0>)
    3b90:	ab07      	add	r3, sp, #28
    3b92:	ca07      	ldmia	r2, {r0, r1, r2}
    3b94:	c303      	stmia	r3!, {r0, r1}
    3b96:	801a      	strh	r2, [r3, #0]
		break;
    3b98:	e7b5      	b.n	3b06 <recv_cb+0x2e>
		strcpy(type, "random-id");
    3b9a:	4a0c      	ldr	r2, [pc, #48]	; (3bcc <recv_cb+0xf4>)
    3b9c:	ab07      	add	r3, sp, #28
    3b9e:	ca07      	ldmia	r2, {r0, r1, r2}
    3ba0:	c303      	stmia	r3!, {r0, r1}
    3ba2:	801a      	strh	r2, [r3, #0]
		break;
    3ba4:	e7af      	b.n	3b06 <recv_cb+0x2e>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
    3ba6:	4a0a      	ldr	r2, [pc, #40]	; (3bd0 <recv_cb+0xf8>)
    3ba8:	210a      	movs	r1, #10
    3baa:	a807      	add	r0, sp, #28
    3bac:	f015 fc04 	bl	193b8 <snprintk>
		break;
    3bb0:	e7a9      	b.n	3b06 <recv_cb+0x2e>
    3bb2:	bf00      	nop
    3bb4:	0001ebbc 	.word	0x0001ebbc
    3bb8:	0001ebd4 	.word	0x0001ebd4
    3bbc:	200014e8 	.word	0x200014e8
    3bc0:	0001edec 	.word	0x0001edec
    3bc4:	0001ebc4 	.word	0x0001ebc4
    3bc8:	0001ec80 	.word	0x0001ec80
    3bcc:	0001ec8c 	.word	0x0001ec8c
    3bd0:	0001ebcc 	.word	0x0001ebcc

00003bd4 <main>:

void main(void)
{
    3bd4:	b508      	push	{r3, lr}
	int err;

	printk("Starting Connectionless Locator Demo\n");
    3bd6:	4838      	ldr	r0, [pc, #224]	; (3cb8 <main+0xe4>)
    3bd8:	f015 fbe0 	bl	1939c <printk>

	printk("Bluetooth initialization...");
    3bdc:	4837      	ldr	r0, [pc, #220]	; (3cbc <main+0xe8>)
    3bde:	f015 fbdd 	bl	1939c <printk>
	err = bt_enable(NULL);
    3be2:	2000      	movs	r0, #0
    3be4:	f002 f950 	bl	5e88 <bt_enable>
	if (err) {
    3be8:	b940      	cbnz	r0, 3bfc <main+0x28>
		printk("failed (err %d)\n", err);
	}
	printk("success\n");
    3bea:	4835      	ldr	r0, [pc, #212]	; (3cc0 <main+0xec>)
    3bec:	f015 fbd6 	bl	1939c <printk>

	scan_init();
    3bf0:	f7ff fca4 	bl	353c <scan_init>

	scan_enabled = false;
    3bf4:	4b33      	ldr	r3, [pc, #204]	; (3cc4 <main+0xf0>)
    3bf6:	2200      	movs	r2, #0
    3bf8:	701a      	strb	r2, [r3, #0]
    3bfa:	e01f      	b.n	3c3c <main+0x68>
    3bfc:	4601      	mov	r1, r0
		printk("failed (err %d)\n", err);
    3bfe:	4832      	ldr	r0, [pc, #200]	; (3cc8 <main+0xf4>)
    3c00:	f015 fbcc 	bl	1939c <printk>
    3c04:	e7f1      	b.n	3bea <main+0x16>
		scan_enable();

		printk("Waiting for periodic advertising...\n");
		err = k_sem_take(&sem_per_adv, K_FOREVER);
		if (err) {
			printk("failed (err %d)\n", err);
    3c06:	4830      	ldr	r0, [pc, #192]	; (3cc8 <main+0xf4>)
    3c08:	f015 fbc8 	bl	1939c <printk>
			return;
    3c0c:	e04e      	b.n	3cac <main+0xd8>
			if (err) {
				return;
			}
			continue;
		}
		printk("success. Periodic sync established.\n");
    3c0e:	482f      	ldr	r0, [pc, #188]	; (3ccc <main+0xf8>)
    3c10:	f015 fbc4 	bl	1939c <printk>

		enable_cte_rx();
    3c14:	f7ff fe1a 	bl	384c <enable_cte_rx>

		/* Disable scan to cleanup output */
		scan_disable();
    3c18:	f7ff fe3e 	bl	3898 <scan_disable>

		printk("Waiting for periodic sync lost...\n");
    3c1c:	482c      	ldr	r0, [pc, #176]	; (3cd0 <main+0xfc>)
    3c1e:	f015 fbbd 	bl	1939c <printk>
	return z_impl_k_sem_take(sem, timeout);
    3c22:	f04f 32ff 	mov.w	r2, #4294967295
    3c26:	f04f 33ff 	mov.w	r3, #4294967295
    3c2a:	482a      	ldr	r0, [pc, #168]	; (3cd4 <main+0x100>)
    3c2c:	f00f fb14 	bl	13258 <z_impl_k_sem_take>
		err = k_sem_take(&sem_per_sync_lost, K_FOREVER);
		if (err) {
    3c30:	4601      	mov	r1, r0
    3c32:	2800      	cmp	r0, #0
    3c34:	d13b      	bne.n	3cae <main+0xda>
			printk("failed (err %d)\n", err);
			return;
		}
		printk("Periodic sync lost.\n");
    3c36:	4828      	ldr	r0, [pc, #160]	; (3cd8 <main+0x104>)
    3c38:	f015 fbb0 	bl	1939c <printk>
		per_adv_found = false;
    3c3c:	4b27      	ldr	r3, [pc, #156]	; (3cdc <main+0x108>)
    3c3e:	2200      	movs	r2, #0
    3c40:	701a      	strb	r2, [r3, #0]
		scan_enable();
    3c42:	f7ff fdb1 	bl	37a8 <scan_enable>
		printk("Waiting for periodic advertising...\n");
    3c46:	4826      	ldr	r0, [pc, #152]	; (3ce0 <main+0x10c>)
    3c48:	f015 fba8 	bl	1939c <printk>
    3c4c:	f04f 32ff 	mov.w	r2, #4294967295
    3c50:	f04f 33ff 	mov.w	r3, #4294967295
    3c54:	4823      	ldr	r0, [pc, #140]	; (3ce4 <main+0x110>)
    3c56:	f00f faff 	bl	13258 <z_impl_k_sem_take>
		if (err) {
    3c5a:	4601      	mov	r1, r0
    3c5c:	2800      	cmp	r0, #0
    3c5e:	d1d2      	bne.n	3c06 <main+0x32>
		printk("success. Found periodic advertising.\n");
    3c60:	4821      	ldr	r0, [pc, #132]	; (3ce8 <main+0x114>)
    3c62:	f015 fb9b 	bl	1939c <printk>
		create_sync();
    3c66:	f7ff fe33 	bl	38d0 <create_sync>
		printk("Waiting for periodic sync...\n");
    3c6a:	4820      	ldr	r0, [pc, #128]	; (3cec <main+0x118>)
    3c6c:	f015 fb96 	bl	1939c <printk>
		err = k_sem_take(&sem_per_sync, K_MSEC(sync_create_timeout_ms));
    3c70:	4b1f      	ldr	r3, [pc, #124]	; (3cf0 <main+0x11c>)
    3c72:	6818      	ldr	r0, [r3, #0]
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3c74:	0c41      	lsrs	r1, r0, #17
    3c76:	03c0      	lsls	r0, r0, #15
    3c78:	f240 33e7 	movw	r3, #999	; 0x3e7
    3c7c:	18c0      	adds	r0, r0, r3
    3c7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3c82:	f04f 0300 	mov.w	r3, #0
    3c86:	f141 0100 	adc.w	r1, r1, #0
    3c8a:	f7fd fa95 	bl	11b8 <__aeabi_uldivmod>
    3c8e:	4602      	mov	r2, r0
    3c90:	460b      	mov	r3, r1
    3c92:	4818      	ldr	r0, [pc, #96]	; (3cf4 <main+0x120>)
    3c94:	f00f fae0 	bl	13258 <z_impl_k_sem_take>
		if (err) {
    3c98:	4601      	mov	r1, r0
    3c9a:	2800      	cmp	r0, #0
    3c9c:	d0b7      	beq.n	3c0e <main+0x3a>
			printk("failed (err %d)\n", err);
    3c9e:	480a      	ldr	r0, [pc, #40]	; (3cc8 <main+0xf4>)
    3ca0:	f015 fb7c 	bl	1939c <printk>
			err = delete_sync();
    3ca4:	f7ff fdb6 	bl	3814 <delete_sync>
			if (err) {
    3ca8:	2800      	cmp	r0, #0
    3caa:	d0c7      	beq.n	3c3c <main+0x68>
	}
}
    3cac:	bd08      	pop	{r3, pc}
			printk("failed (err %d)\n", err);
    3cae:	4806      	ldr	r0, [pc, #24]	; (3cc8 <main+0xf4>)
    3cb0:	f015 fb74 	bl	1939c <printk>
			return;
    3cb4:	e7fa      	b.n	3cac <main+0xd8>
    3cb6:	bf00      	nop
    3cb8:	0001ee44 	.word	0x0001ee44
    3cbc:	0001ee6c 	.word	0x0001ee6c
    3cc0:	0001ecc0 	.word	0x0001ecc0
    3cc4:	20009292 	.word	0x20009292
    3cc8:	0001ecac 	.word	0x0001ecac
    3ccc:	0001eef8 	.word	0x0001eef8
    3cd0:	0001ef20 	.word	0x0001ef20
    3cd4:	20000f40 	.word	0x20000f40
    3cd8:	0001ef44 	.word	0x0001ef44
    3cdc:	20009290 	.word	0x20009290
    3ce0:	0001ee88 	.word	0x0001ee88
    3ce4:	20000f10 	.word	0x20000f10
    3ce8:	0001eeb0 	.word	0x0001eeb0
    3cec:	0001eed8 	.word	0x0001eed8
    3cf0:	200021e0 	.word	0x200021e0
    3cf4:	20000f28 	.word	0x20000f28

00003cf8 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    3cf8:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    3cfa:	680b      	ldr	r3, [r1, #0]
    3cfc:	3301      	adds	r3, #1
    3cfe:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    3d00:	4b01      	ldr	r3, [pc, #4]	; (3d08 <char_out+0x10>)
    3d02:	681b      	ldr	r3, [r3, #0]
    3d04:	4798      	blx	r3
}
    3d06:	bd08      	pop	{r3, pc}
    3d08:	200003a0 	.word	0x200003a0

00003d0c <__printk_hook_install>:
	_char_out = fn;
    3d0c:	4b01      	ldr	r3, [pc, #4]	; (3d14 <__printk_hook_install+0x8>)
    3d0e:	6018      	str	r0, [r3, #0]
}
    3d10:	4770      	bx	lr
    3d12:	bf00      	nop
    3d14:	200003a0 	.word	0x200003a0

00003d18 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
    3d18:	b500      	push	{lr}
    3d1a:	b083      	sub	sp, #12
    3d1c:	4602      	mov	r2, r0
    3d1e:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
    3d20:	2100      	movs	r1, #0
    3d22:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
    3d24:	a901      	add	r1, sp, #4
    3d26:	4803      	ldr	r0, [pc, #12]	; (3d34 <vprintk+0x1c>)
    3d28:	f000 fad8 	bl	42dc <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    3d2c:	b003      	add	sp, #12
    3d2e:	f85d fb04 	ldr.w	pc, [sp], #4
    3d32:	bf00      	nop
    3d34:	00003cf9 	.word	0x00003cf9

00003d38 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    3d38:	b510      	push	{r4, lr}
    3d3a:	b084      	sub	sp, #16
    3d3c:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
    3d3e:	9001      	str	r0, [sp, #4]
    3d40:	9102      	str	r1, [sp, #8]
    3d42:	2100      	movs	r1, #0
    3d44:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
    3d46:	a901      	add	r1, sp, #4
    3d48:	4805      	ldr	r0, [pc, #20]	; (3d60 <vsnprintk+0x28>)
    3d4a:	f000 fac7 	bl	42dc <cbvprintf>

	if (ctx.count < ctx.max) {
    3d4e:	9b03      	ldr	r3, [sp, #12]
    3d50:	9a02      	ldr	r2, [sp, #8]
    3d52:	4293      	cmp	r3, r2
    3d54:	da01      	bge.n	3d5a <vsnprintk+0x22>
		str[ctx.count] = '\0';
    3d56:	2200      	movs	r2, #0
    3d58:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
    3d5a:	9803      	ldr	r0, [sp, #12]
    3d5c:	b004      	add	sp, #16
    3d5e:	bd10      	pop	{r4, pc}
    3d60:	0001936d 	.word	0x0001936d

00003d64 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    3d64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3d68:	b083      	sub	sp, #12
    3d6a:	4604      	mov	r4, r0
    3d6c:	4608      	mov	r0, r1
    3d6e:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3d70:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    3d72:	f013 0f08 	tst.w	r3, #8
    3d76:	d105      	bne.n	3d84 <process_event+0x20>
    3d78:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    3d7c:	2300      	movs	r3, #0
    3d7e:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    3d80:	9301      	str	r3, [sp, #4]
}
    3d82:	e069      	b.n	3e58 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    3d84:	2901      	cmp	r1, #1
    3d86:	d009      	beq.n	3d9c <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    3d88:	f043 0320 	orr.w	r3, r3, #32
    3d8c:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    3d8e:	f385 8811 	msr	BASEPRI, r5
    3d92:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    3d96:	b003      	add	sp, #12
    3d98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    3d9c:	f043 0310 	orr.w	r3, r3, #16
    3da0:	8323      	strh	r3, [r4, #24]
    3da2:	e7f4      	b.n	3d8e <process_event+0x2a>
			evt = process_recheck(mgr);
    3da4:	4620      	mov	r0, r4
    3da6:	f015 fb3c 	bl	19422 <process_recheck>
    3daa:	e057      	b.n	3e5c <process_event+0xf8>
			res = mgr->last_res;
    3dac:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
    3db0:	464a      	mov	r2, r9
    3db2:	4669      	mov	r1, sp
    3db4:	4620      	mov	r0, r4
    3db6:	f015 fb4d 	bl	19454 <process_complete>
		onoff_transition_fn transit = NULL;
    3dba:	2700      	movs	r7, #0
    3dbc:	e05a      	b.n	3e74 <process_event+0x110>
			transit = mgr->transitions->start;
    3dbe:	6923      	ldr	r3, [r4, #16]
    3dc0:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    3dc2:	2106      	movs	r1, #6
    3dc4:	4620      	mov	r0, r4
    3dc6:	f015 fb05 	bl	193d4 <set_state>
		res = 0;
    3dca:	f04f 0900 	mov.w	r9, #0
    3dce:	e051      	b.n	3e74 <process_event+0x110>
			transit = mgr->transitions->stop;
    3dd0:	6923      	ldr	r3, [r4, #16]
    3dd2:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    3dd4:	2104      	movs	r1, #4
    3dd6:	4620      	mov	r0, r4
    3dd8:	f015 fafc 	bl	193d4 <set_state>
		res = 0;
    3ddc:	f04f 0900 	mov.w	r9, #0
    3de0:	e048      	b.n	3e74 <process_event+0x110>
			transit = mgr->transitions->reset;
    3de2:	6923      	ldr	r3, [r4, #16]
    3de4:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    3de6:	2105      	movs	r1, #5
    3de8:	4620      	mov	r0, r4
    3dea:	f015 faf3 	bl	193d4 <set_state>
		res = 0;
    3dee:	f04f 0900 	mov.w	r9, #0
    3df2:	e03f      	b.n	3e74 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    3df4:	2200      	movs	r2, #0
    3df6:	e046      	b.n	3e86 <process_event+0x122>
    3df8:	2200      	movs	r2, #0
    3dfa:	e044      	b.n	3e86 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    3dfc:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    3e00:	8323      	strh	r3, [r4, #24]
    3e02:	f385 8811 	msr	BASEPRI, r5
    3e06:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    3e0a:	2900      	cmp	r1, #0
    3e0c:	d144      	bne.n	3e98 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    3e0e:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    3e10:	b12b      	cbz	r3, 3e1e <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    3e12:	464b      	mov	r3, r9
    3e14:	4642      	mov	r2, r8
    3e16:	4669      	mov	r1, sp
    3e18:	4620      	mov	r0, r4
    3e1a:	f015 fb92 	bl	19542 <notify_all>
			if (transit != NULL) {
    3e1e:	b117      	cbz	r7, 3e26 <process_event+0xc2>
				transit(mgr, transition_complete);
    3e20:	4925      	ldr	r1, [pc, #148]	; (3eb8 <process_event+0x154>)
    3e22:	4620      	mov	r0, r4
    3e24:	47b8      	blx	r7
	__asm__ volatile(
    3e26:	f04f 0320 	mov.w	r3, #32
    3e2a:	f3ef 8511 	mrs	r5, BASEPRI
    3e2e:	f383 8812 	msr	BASEPRI_MAX, r3
    3e32:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    3e36:	8b23      	ldrh	r3, [r4, #24]
    3e38:	f023 0308 	bic.w	r3, r3, #8
    3e3c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    3e3e:	8b23      	ldrh	r3, [r4, #24]
    3e40:	f013 0f10 	tst.w	r3, #16
    3e44:	d02e      	beq.n	3ea4 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    3e46:	f023 0310 	bic.w	r3, r3, #16
    3e4a:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
    3e4c:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    3e4e:	8b26      	ldrh	r6, [r4, #24]
    3e50:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    3e54:	2800      	cmp	r0, #0
    3e56:	d09a      	beq.n	3d8e <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    3e58:	2802      	cmp	r0, #2
    3e5a:	d0a3      	beq.n	3da4 <process_event+0x40>
		if (evt == EVT_NOP) {
    3e5c:	2800      	cmp	r0, #0
    3e5e:	d096      	beq.n	3d8e <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    3e60:	2801      	cmp	r0, #1
    3e62:	d0a3      	beq.n	3dac <process_event+0x48>
		} else if (evt == EVT_START) {
    3e64:	2803      	cmp	r0, #3
    3e66:	d0aa      	beq.n	3dbe <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    3e68:	2804      	cmp	r0, #4
    3e6a:	d0b1      	beq.n	3dd0 <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    3e6c:	2805      	cmp	r0, #5
    3e6e:	d0b8      	beq.n	3de2 <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    3e70:	2700      	movs	r7, #0
		res = 0;
    3e72:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    3e74:	8b23      	ldrh	r3, [r4, #24]
    3e76:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    3e7a:	45b0      	cmp	r8, r6
    3e7c:	d0ba      	beq.n	3df4 <process_event+0x90>
    3e7e:	68a2      	ldr	r2, [r4, #8]
    3e80:	2a00      	cmp	r2, #0
    3e82:	d0b9      	beq.n	3df8 <process_event+0x94>
    3e84:	2201      	movs	r2, #1
		if (do_monitors
    3e86:	4611      	mov	r1, r2
    3e88:	2a00      	cmp	r2, #0
    3e8a:	d1b7      	bne.n	3dfc <process_event+0x98>
    3e8c:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    3e8e:	2a00      	cmp	r2, #0
    3e90:	d1b4      	bne.n	3dfc <process_event+0x98>
		    || (transit != NULL)) {
    3e92:	2f00      	cmp	r7, #0
    3e94:	d1b2      	bne.n	3dfc <process_event+0x98>
    3e96:	e7d2      	b.n	3e3e <process_event+0xda>
				notify_monitors(mgr, state, res);
    3e98:	464a      	mov	r2, r9
    3e9a:	4641      	mov	r1, r8
    3e9c:	4620      	mov	r0, r4
    3e9e:	f015 faa1 	bl	193e4 <notify_monitors>
    3ea2:	e7b4      	b.n	3e0e <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    3ea4:	f013 0f20 	tst.w	r3, #32
    3ea8:	d004      	beq.n	3eb4 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    3eaa:	f023 0320 	bic.w	r3, r3, #32
    3eae:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
    3eb0:	2002      	movs	r0, #2
    3eb2:	e7cc      	b.n	3e4e <process_event+0xea>
		evt = EVT_NOP;
    3eb4:	2000      	movs	r0, #0
    3eb6:	e7ca      	b.n	3e4e <process_event+0xea>
    3eb8:	00019571 	.word	0x00019571

00003ebc <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    3ebc:	4684      	mov	ip, r0
	const char *sp = *str;
    3ebe:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    3ec0:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    3ec2:	e005      	b.n	3ed0 <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
    3ec4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    3ec8:	3201      	adds	r2, #1
    3eca:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    3ece:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    3ed0:	7813      	ldrb	r3, [r2, #0]
    3ed2:	4904      	ldr	r1, [pc, #16]	; (3ee4 <extract_decimal+0x28>)
    3ed4:	5c59      	ldrb	r1, [r3, r1]
    3ed6:	f011 0f04 	tst.w	r1, #4
    3eda:	d1f3      	bne.n	3ec4 <extract_decimal+0x8>
	}
	*str = sp;
    3edc:	f8cc 2000 	str.w	r2, [ip]
	return val;
}
    3ee0:	4770      	bx	lr
    3ee2:	bf00      	nop
    3ee4:	00020091 	.word	0x00020091

00003ee8 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
    3ee8:	b570      	push	{r4, r5, r6, lr}
    3eea:	b082      	sub	sp, #8
    3eec:	4604      	mov	r4, r0
	*conv = (struct conversion) {
    3eee:	2300      	movs	r3, #0
    3ef0:	6003      	str	r3, [r0, #0]
    3ef2:	6043      	str	r3, [r0, #4]
    3ef4:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
    3ef6:	784b      	ldrb	r3, [r1, #1]
    3ef8:	2b25      	cmp	r3, #37	; 0x25
    3efa:	d002      	beq.n	3f02 <extract_conversion+0x1a>
    3efc:	1c4e      	adds	r6, r1, #1
	bool loop = true;
    3efe:	2501      	movs	r5, #1
    3f00:	e01f      	b.n	3f42 <extract_conversion+0x5a>
		conv->specifier = *sp++;
    3f02:	1c88      	adds	r0, r1, #2
    3f04:	70e3      	strb	r3, [r4, #3]
		return sp;
    3f06:	e145      	b.n	4194 <extract_conversion+0x2ac>
			conv->flag_dash = true;
    3f08:	7823      	ldrb	r3, [r4, #0]
    3f0a:	f043 0304 	orr.w	r3, r3, #4
    3f0e:	7023      	strb	r3, [r4, #0]
		if (loop) {
    3f10:	b1b5      	cbz	r5, 3f40 <extract_conversion+0x58>
			++sp;
    3f12:	3601      	adds	r6, #1
    3f14:	e014      	b.n	3f40 <extract_conversion+0x58>
			conv->flag_plus = true;
    3f16:	7823      	ldrb	r3, [r4, #0]
    3f18:	f043 0308 	orr.w	r3, r3, #8
    3f1c:	7023      	strb	r3, [r4, #0]
			break;
    3f1e:	e7f7      	b.n	3f10 <extract_conversion+0x28>
			conv->flag_space = true;
    3f20:	7823      	ldrb	r3, [r4, #0]
    3f22:	f043 0310 	orr.w	r3, r3, #16
    3f26:	7023      	strb	r3, [r4, #0]
			break;
    3f28:	e7f2      	b.n	3f10 <extract_conversion+0x28>
			conv->flag_hash = true;
    3f2a:	7823      	ldrb	r3, [r4, #0]
    3f2c:	f043 0320 	orr.w	r3, r3, #32
    3f30:	7023      	strb	r3, [r4, #0]
			break;
    3f32:	e7ed      	b.n	3f10 <extract_conversion+0x28>
			conv->flag_zero = true;
    3f34:	7823      	ldrb	r3, [r4, #0]
    3f36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3f3a:	7023      	strb	r3, [r4, #0]
			break;
    3f3c:	e7e8      	b.n	3f10 <extract_conversion+0x28>
		switch (*sp) {
    3f3e:	2500      	movs	r5, #0
	} while (loop);
    3f40:	b345      	cbz	r5, 3f94 <extract_conversion+0xac>
		switch (*sp) {
    3f42:	7833      	ldrb	r3, [r6, #0]
    3f44:	3b20      	subs	r3, #32
    3f46:	2b10      	cmp	r3, #16
    3f48:	d8f9      	bhi.n	3f3e <extract_conversion+0x56>
    3f4a:	a201      	add	r2, pc, #4	; (adr r2, 3f50 <extract_conversion+0x68>)
    3f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3f50:	00003f21 	.word	0x00003f21
    3f54:	00003f3f 	.word	0x00003f3f
    3f58:	00003f3f 	.word	0x00003f3f
    3f5c:	00003f2b 	.word	0x00003f2b
    3f60:	00003f3f 	.word	0x00003f3f
    3f64:	00003f3f 	.word	0x00003f3f
    3f68:	00003f3f 	.word	0x00003f3f
    3f6c:	00003f3f 	.word	0x00003f3f
    3f70:	00003f3f 	.word	0x00003f3f
    3f74:	00003f3f 	.word	0x00003f3f
    3f78:	00003f3f 	.word	0x00003f3f
    3f7c:	00003f17 	.word	0x00003f17
    3f80:	00003f3f 	.word	0x00003f3f
    3f84:	00003f09 	.word	0x00003f09
    3f88:	00003f3f 	.word	0x00003f3f
    3f8c:	00003f3f 	.word	0x00003f3f
    3f90:	00003f35 	.word	0x00003f35
	if (conv->flag_zero && conv->flag_dash) {
    3f94:	7823      	ldrb	r3, [r4, #0]
    3f96:	f003 0344 	and.w	r3, r3, #68	; 0x44
    3f9a:	2b44      	cmp	r3, #68	; 0x44
    3f9c:	d05f      	beq.n	405e <extract_conversion+0x176>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
    3f9e:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
    3fa0:	7823      	ldrb	r3, [r4, #0]
    3fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    3fa6:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
    3fa8:	7833      	ldrb	r3, [r6, #0]
    3faa:	2b2a      	cmp	r3, #42	; 0x2a
    3fac:	d05c      	beq.n	4068 <extract_conversion+0x180>
	size_t width = extract_decimal(&sp);
    3fae:	a801      	add	r0, sp, #4
    3fb0:	f7ff ff84 	bl	3ebc <extract_decimal>
	if (sp != wp) {
    3fb4:	9b01      	ldr	r3, [sp, #4]
    3fb6:	429e      	cmp	r6, r3
    3fb8:	d00f      	beq.n	3fda <extract_conversion+0xf2>
		conv->width_present = true;
    3fba:	7823      	ldrb	r3, [r4, #0]
    3fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    3fc0:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
    3fc2:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
    3fc4:	b2db      	uxtb	r3, r3
    3fc6:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    3fca:	2800      	cmp	r0, #0
    3fcc:	db54      	blt.n	4078 <extract_conversion+0x190>
    3fce:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    3fd0:	4313      	orrs	r3, r2
    3fd2:	7822      	ldrb	r2, [r4, #0]
    3fd4:	f363 0241 	bfi	r2, r3, #1, #1
    3fd8:	7022      	strb	r2, [r4, #0]
	return sp;
    3fda:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
    3fdc:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
    3fde:	781b      	ldrb	r3, [r3, #0]
    3fe0:	2b2e      	cmp	r3, #46	; 0x2e
    3fe2:	bf14      	ite	ne
    3fe4:	2300      	movne	r3, #0
    3fe6:	2301      	moveq	r3, #1
    3fe8:	7862      	ldrb	r2, [r4, #1]
    3fea:	f363 0241 	bfi	r2, r3, #1, #1
    3fee:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
    3ff0:	2b00      	cmp	r3, #0
    3ff2:	d043      	beq.n	407c <extract_conversion+0x194>
	++sp;
    3ff4:	9b01      	ldr	r3, [sp, #4]
    3ff6:	1c5a      	adds	r2, r3, #1
    3ff8:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
    3ffa:	785b      	ldrb	r3, [r3, #1]
    3ffc:	2b2a      	cmp	r3, #42	; 0x2a
    3ffe:	d03f      	beq.n	4080 <extract_conversion+0x198>
	size_t prec = extract_decimal(&sp);
    4000:	a801      	add	r0, sp, #4
    4002:	f7ff ff5b 	bl	3ebc <extract_decimal>
	conv->prec_value = prec;
    4006:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
    4008:	7823      	ldrb	r3, [r4, #0]
    400a:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    400e:	2800      	cmp	r0, #0
    4010:	db3e      	blt.n	4090 <extract_conversion+0x1a8>
    4012:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    4014:	4313      	orrs	r3, r2
    4016:	7822      	ldrb	r2, [r4, #0]
    4018:	f363 0241 	bfi	r2, r3, #1, #1
    401c:	7022      	strb	r2, [r4, #0]
	return sp;
    401e:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
    4020:	7803      	ldrb	r3, [r0, #0]
    4022:	3b4c      	subs	r3, #76	; 0x4c
    4024:	2b2e      	cmp	r3, #46	; 0x2e
    4026:	f200 809d 	bhi.w	4164 <extract_conversion+0x27c>
    402a:	e8df f003 	tbb	[pc, r3]
    402e:	9b90      	.short	0x9b90
    4030:	9b9b9b9b 	.word	0x9b9b9b9b
    4034:	9b9b9b9b 	.word	0x9b9b9b9b
    4038:	9b9b9b9b 	.word	0x9b9b9b9b
    403c:	9b9b9b9b 	.word	0x9b9b9b9b
    4040:	9b9b9b9b 	.word	0x9b9b9b9b
    4044:	9b9b9b9b 	.word	0x9b9b9b9b
    4048:	9b339b9b 	.word	0x9b339b9b
    404c:	9b459b57 	.word	0x9b459b57
    4050:	9b9b9b9b 	.word	0x9b9b9b9b
    4054:	9b899b9b 	.word	0x9b899b9b
    4058:	9b9b9b9b 	.word	0x9b9b9b9b
    405c:	82          	.byte	0x82
    405d:	00          	.byte	0x00
		conv->flag_zero = false;
    405e:	7823      	ldrb	r3, [r4, #0]
    4060:	f36f 1386 	bfc	r3, #6, #1
    4064:	7023      	strb	r3, [r4, #0]
    4066:	e79a      	b.n	3f9e <extract_conversion+0xb6>
		conv->width_star = true;
    4068:	7863      	ldrb	r3, [r4, #1]
    406a:	f043 0301 	orr.w	r3, r3, #1
    406e:	7063      	strb	r3, [r4, #1]
		return ++sp;
    4070:	4633      	mov	r3, r6
    4072:	3301      	adds	r3, #1
    4074:	9301      	str	r3, [sp, #4]
    4076:	e7b1      	b.n	3fdc <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
    4078:	2201      	movs	r2, #1
    407a:	e7a9      	b.n	3fd0 <extract_conversion+0xe8>
		return sp;
    407c:	9801      	ldr	r0, [sp, #4]
    407e:	e7cf      	b.n	4020 <extract_conversion+0x138>
		conv->prec_star = true;
    4080:	7863      	ldrb	r3, [r4, #1]
    4082:	f043 0304 	orr.w	r3, r3, #4
    4086:	7063      	strb	r3, [r4, #1]
		return ++sp;
    4088:	4610      	mov	r0, r2
    408a:	3001      	adds	r0, #1
    408c:	9001      	str	r0, [sp, #4]
    408e:	e7c7      	b.n	4020 <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
    4090:	2201      	movs	r2, #1
    4092:	e7bf      	b.n	4014 <extract_conversion+0x12c>
		if (*++sp == 'h') {
    4094:	1c42      	adds	r2, r0, #1
    4096:	7843      	ldrb	r3, [r0, #1]
    4098:	2b68      	cmp	r3, #104	; 0x68
    409a:	d006      	beq.n	40aa <extract_conversion+0x1c2>
			conv->length_mod = LENGTH_H;
    409c:	7863      	ldrb	r3, [r4, #1]
    409e:	2102      	movs	r1, #2
    40a0:	f361 03c6 	bfi	r3, r1, #3, #4
    40a4:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
    40a6:	4610      	mov	r0, r2
    40a8:	e01e      	b.n	40e8 <extract_conversion+0x200>
			conv->length_mod = LENGTH_HH;
    40aa:	7863      	ldrb	r3, [r4, #1]
    40ac:	2201      	movs	r2, #1
    40ae:	f362 03c6 	bfi	r3, r2, #3, #4
    40b2:	7063      	strb	r3, [r4, #1]
			++sp;
    40b4:	3002      	adds	r0, #2
    40b6:	e017      	b.n	40e8 <extract_conversion+0x200>
		if (*++sp == 'l') {
    40b8:	1c42      	adds	r2, r0, #1
    40ba:	7843      	ldrb	r3, [r0, #1]
    40bc:	2b6c      	cmp	r3, #108	; 0x6c
    40be:	d006      	beq.n	40ce <extract_conversion+0x1e6>
			conv->length_mod = LENGTH_L;
    40c0:	7863      	ldrb	r3, [r4, #1]
    40c2:	2103      	movs	r1, #3
    40c4:	f361 03c6 	bfi	r3, r1, #3, #4
    40c8:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
    40ca:	4610      	mov	r0, r2
    40cc:	e00c      	b.n	40e8 <extract_conversion+0x200>
			conv->length_mod = LENGTH_LL;
    40ce:	7863      	ldrb	r3, [r4, #1]
    40d0:	2204      	movs	r2, #4
    40d2:	f362 03c6 	bfi	r3, r2, #3, #4
    40d6:	7063      	strb	r3, [r4, #1]
			++sp;
    40d8:	3002      	adds	r0, #2
    40da:	e005      	b.n	40e8 <extract_conversion+0x200>
		conv->length_mod = LENGTH_J;
    40dc:	7863      	ldrb	r3, [r4, #1]
    40de:	2205      	movs	r2, #5
    40e0:	f362 03c6 	bfi	r3, r2, #3, #4
    40e4:	7063      	strb	r3, [r4, #1]
		++sp;
    40e6:	3001      	adds	r0, #1
	conv->specifier = *sp++;
    40e8:	f810 3b01 	ldrb.w	r3, [r0], #1
    40ec:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
    40ee:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    40f2:	2a37      	cmp	r2, #55	; 0x37
    40f4:	d87d      	bhi.n	41f2 <extract_conversion+0x30a>
    40f6:	e8df f002 	tbb	[pc, r2]
    40fa:	7c5e      	.short	0x7c5e
    40fc:	5e5e7c7c 	.word	0x5e5e7c7c
    4100:	7c7c7c5e 	.word	0x7c7c7c5e
    4104:	7c7c7c7c 	.word	0x7c7c7c7c
    4108:	7c7c7c7c 	.word	0x7c7c7c7c
    410c:	7c7c7c7c 	.word	0x7c7c7c7c
    4110:	7c7c4f7c 	.word	0x7c7c4f7c
    4114:	7c7c7c7c 	.word	0x7c7c7c7c
    4118:	7c5e7c7c 	.word	0x7c5e7c7c
    411c:	5e5e3a4f 	.word	0x5e5e3a4f
    4120:	7c3a7c5e 	.word	0x7c3a7c5e
    4124:	657c7c7c 	.word	0x657c7c7c
    4128:	7c7c714f 	.word	0x7c7c714f
    412c:	7c4f7c71 	.word	0x7c4f7c71
    4130:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
    4132:	7863      	ldrb	r3, [r4, #1]
    4134:	2206      	movs	r2, #6
    4136:	f362 03c6 	bfi	r3, r2, #3, #4
    413a:	7063      	strb	r3, [r4, #1]
		++sp;
    413c:	3001      	adds	r0, #1
		break;
    413e:	e7d3      	b.n	40e8 <extract_conversion+0x200>
		conv->length_mod = LENGTH_T;
    4140:	7863      	ldrb	r3, [r4, #1]
    4142:	2207      	movs	r2, #7
    4144:	f362 03c6 	bfi	r3, r2, #3, #4
    4148:	7063      	strb	r3, [r4, #1]
		++sp;
    414a:	3001      	adds	r0, #1
		break;
    414c:	e7cc      	b.n	40e8 <extract_conversion+0x200>
		conv->length_mod = LENGTH_UPPER_L;
    414e:	7863      	ldrb	r3, [r4, #1]
    4150:	2208      	movs	r2, #8
    4152:	f362 03c6 	bfi	r3, r2, #3, #4
    4156:	7063      	strb	r3, [r4, #1]
		++sp;
    4158:	3001      	adds	r0, #1
		conv->unsupported = true;
    415a:	7823      	ldrb	r3, [r4, #0]
    415c:	f043 0302 	orr.w	r3, r3, #2
    4160:	7023      	strb	r3, [r4, #0]
		break;
    4162:	e7c1      	b.n	40e8 <extract_conversion+0x200>
		conv->length_mod = LENGTH_NONE;
    4164:	7863      	ldrb	r3, [r4, #1]
    4166:	f36f 03c6 	bfc	r3, #3, #4
    416a:	7063      	strb	r3, [r4, #1]
		break;
    416c:	e7bc      	b.n	40e8 <extract_conversion+0x200>
		conv->specifier_cat = SPECIFIER_SINT;
    416e:	78a2      	ldrb	r2, [r4, #2]
    4170:	2101      	movs	r1, #1
    4172:	f361 0202 	bfi	r2, r1, #0, #3
    4176:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    4178:	7862      	ldrb	r2, [r4, #1]
    417a:	f002 0278 	and.w	r2, r2, #120	; 0x78
    417e:	2a40      	cmp	r2, #64	; 0x40
    4180:	d010      	beq.n	41a4 <extract_conversion+0x2bc>
		if (conv->specifier == 'c') {
    4182:	2b63      	cmp	r3, #99	; 0x63
    4184:	d013      	beq.n	41ae <extract_conversion+0x2c6>
	conv->unsupported |= unsupported;
    4186:	7823      	ldrb	r3, [r4, #0]
    4188:	f3c3 0240 	ubfx	r2, r3, #1, #1
    418c:	4315      	orrs	r5, r2
    418e:	f365 0341 	bfi	r3, r5, #1, #1
    4192:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
    4194:	b002      	add	sp, #8
    4196:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
    4198:	78a2      	ldrb	r2, [r4, #2]
    419a:	2102      	movs	r1, #2
    419c:	f361 0202 	bfi	r2, r1, #0, #3
    41a0:	70a2      	strb	r2, [r4, #2]
    41a2:	e7e9      	b.n	4178 <extract_conversion+0x290>
			conv->invalid = true;
    41a4:	7821      	ldrb	r1, [r4, #0]
    41a6:	f041 0101 	orr.w	r1, r1, #1
    41aa:	7021      	strb	r1, [r4, #0]
    41ac:	e7e9      	b.n	4182 <extract_conversion+0x29a>
			unsupported = (conv->length_mod != LENGTH_NONE);
    41ae:	1e15      	subs	r5, r2, #0
    41b0:	bf18      	it	ne
    41b2:	2501      	movne	r5, #1
    41b4:	e7e7      	b.n	4186 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_FP;
    41b6:	78a3      	ldrb	r3, [r4, #2]
    41b8:	2204      	movs	r2, #4
    41ba:	f362 0302 	bfi	r3, r2, #0, #3
    41be:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
    41c0:	2501      	movs	r5, #1
			break;
    41c2:	e7e0      	b.n	4186 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
    41c4:	78a3      	ldrb	r3, [r4, #2]
    41c6:	2203      	movs	r2, #3
    41c8:	f362 0302 	bfi	r3, r2, #0, #3
    41cc:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    41ce:	7863      	ldrb	r3, [r4, #1]
    41d0:	f003 0378 	and.w	r3, r3, #120	; 0x78
    41d4:	2b40      	cmp	r3, #64	; 0x40
    41d6:	d1d6      	bne.n	4186 <extract_conversion+0x29e>
			unsupported = true;
    41d8:	2501      	movs	r5, #1
    41da:	e7d4      	b.n	4186 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
    41dc:	78a3      	ldrb	r3, [r4, #2]
    41de:	2203      	movs	r2, #3
    41e0:	f362 0302 	bfi	r3, r2, #0, #3
    41e4:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
    41e6:	7863      	ldrb	r3, [r4, #1]
    41e8:	f013 0f78 	tst.w	r3, #120	; 0x78
    41ec:	d0cb      	beq.n	4186 <extract_conversion+0x29e>
			unsupported = true;
    41ee:	2501      	movs	r5, #1
    41f0:	e7c9      	b.n	4186 <extract_conversion+0x29e>
		conv->invalid = true;
    41f2:	7823      	ldrb	r3, [r4, #0]
    41f4:	f043 0301 	orr.w	r3, r3, #1
    41f8:	7023      	strb	r3, [r4, #0]
		break;
    41fa:	e7c4      	b.n	4186 <extract_conversion+0x29e>

000041fc <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    41fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4200:	b083      	sub	sp, #12
    4202:	4604      	mov	r4, r0
    4204:	460d      	mov	r5, r1
    4206:	9201      	str	r2, [sp, #4]
    4208:	469a      	mov	sl, r3
    420a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    420c:	78d3      	ldrb	r3, [r2, #3]
    420e:	4a32      	ldr	r2, [pc, #200]	; (42d8 <encode_uint+0xdc>)
    4210:	f813 b002 	ldrb.w	fp, [r3, r2]
    4214:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    4218:	2b6f      	cmp	r3, #111	; 0x6f
    421a:	d00f      	beq.n	423c <encode_uint+0x40>
    421c:	d906      	bls.n	422c <encode_uint+0x30>
    421e:	2b70      	cmp	r3, #112	; 0x70
    4220:	d00f      	beq.n	4242 <encode_uint+0x46>
    4222:	2b78      	cmp	r3, #120	; 0x78
    4224:	d110      	bne.n	4248 <encode_uint+0x4c>
		return 16;
    4226:	f04f 0910 	mov.w	r9, #16
    422a:	e023      	b.n	4274 <encode_uint+0x78>
	switch (specifier) {
    422c:	2b58      	cmp	r3, #88	; 0x58
    422e:	d002      	beq.n	4236 <encode_uint+0x3a>
    4230:	f04f 090a 	mov.w	r9, #10
    4234:	e01e      	b.n	4274 <encode_uint+0x78>
		return 16;
    4236:	f04f 0910 	mov.w	r9, #16
    423a:	e01b      	b.n	4274 <encode_uint+0x78>
		return 8;
    423c:	f04f 0908 	mov.w	r9, #8
    4240:	e018      	b.n	4274 <encode_uint+0x78>
		return 16;
    4242:	f04f 0910 	mov.w	r9, #16
    4246:	e015      	b.n	4274 <encode_uint+0x78>
	switch (specifier) {
    4248:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    424c:	e012      	b.n	4274 <encode_uint+0x78>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    424e:	b2d2      	uxtb	r2, r2
    4250:	3230      	adds	r2, #48	; 0x30
    4252:	b2d2      	uxtb	r2, r2
    4254:	f806 2d01 	strb.w	r2, [r6, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    4258:	463a      	mov	r2, r7
    425a:	4643      	mov	r3, r8
    425c:	4620      	mov	r0, r4
    425e:	4629      	mov	r1, r5
    4260:	f7fc ffaa 	bl	11b8 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    4264:	42bc      	cmp	r4, r7
    4266:	f175 0300 	sbcs.w	r3, r5, #0
    426a:	d319      	bcc.n	42a0 <encode_uint+0xa4>
    426c:	4556      	cmp	r6, sl
    426e:	d917      	bls.n	42a0 <encode_uint+0xa4>
		value /= radix;
    4270:	4604      	mov	r4, r0
    4272:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    4274:	f04f 0800 	mov.w	r8, #0
    4278:	464f      	mov	r7, r9
    427a:	464a      	mov	r2, r9
    427c:	4643      	mov	r3, r8
    427e:	4620      	mov	r0, r4
    4280:	4629      	mov	r1, r5
    4282:	f7fc ff99 	bl	11b8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4286:	2a09      	cmp	r2, #9
    4288:	d9e1      	bls.n	424e <encode_uint+0x52>
    428a:	f1bb 0f01 	cmp.w	fp, #1
    428e:	d003      	beq.n	4298 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4290:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4292:	3257      	adds	r2, #87	; 0x57
    4294:	b2d2      	uxtb	r2, r2
    4296:	e7dd      	b.n	4254 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4298:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    429a:	3237      	adds	r2, #55	; 0x37
    429c:	b2d2      	uxtb	r2, r2
    429e:	e7d9      	b.n	4254 <encode_uint+0x58>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    42a0:	9b01      	ldr	r3, [sp, #4]
    42a2:	781b      	ldrb	r3, [r3, #0]
    42a4:	f013 0f20 	tst.w	r3, #32
    42a8:	d005      	beq.n	42b6 <encode_uint+0xba>
		if (radix == 8) {
    42aa:	f1b9 0f08 	cmp.w	r9, #8
    42ae:	d006      	beq.n	42be <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    42b0:	f1b9 0f10 	cmp.w	r9, #16
    42b4:	d009      	beq.n	42ca <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    42b6:	4630      	mov	r0, r6
    42b8:	b003      	add	sp, #12
    42ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    42be:	9a01      	ldr	r2, [sp, #4]
    42c0:	7893      	ldrb	r3, [r2, #2]
    42c2:	f043 0308 	orr.w	r3, r3, #8
    42c6:	7093      	strb	r3, [r2, #2]
    42c8:	e7f5      	b.n	42b6 <encode_uint+0xba>
			conv->altform_0c = true;
    42ca:	9a01      	ldr	r2, [sp, #4]
    42cc:	7893      	ldrb	r3, [r2, #2]
    42ce:	f043 0310 	orr.w	r3, r3, #16
    42d2:	7093      	strb	r3, [r2, #2]
    42d4:	e7ef      	b.n	42b6 <encode_uint+0xba>
    42d6:	bf00      	nop
    42d8:	00020091 	.word	0x00020091

000042dc <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    42dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42e0:	b091      	sub	sp, #68	; 0x44
    42e2:	4606      	mov	r6, r0
    42e4:	460d      	mov	r5, r1
    42e6:	4691      	mov	r9, r2
    42e8:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    42ea:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    42ec:	f899 0000 	ldrb.w	r0, [r9]
    42f0:	2800      	cmp	r0, #0
    42f2:	f000 82d5 	beq.w	48a0 <cbvprintf+0x5c4>
		if (*fp != '%') {
    42f6:	2825      	cmp	r0, #37	; 0x25
    42f8:	d008      	beq.n	430c <cbvprintf+0x30>
			OUTC(*fp++);
    42fa:	f109 0901 	add.w	r9, r9, #1
    42fe:	4629      	mov	r1, r5
    4300:	47b0      	blx	r6
    4302:	2800      	cmp	r0, #0
    4304:	f2c0 82cd 	blt.w	48a2 <cbvprintf+0x5c6>
    4308:	3401      	adds	r4, #1
			continue;
    430a:	e7ef      	b.n	42ec <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    430c:	2300      	movs	r3, #0
    430e:	9304      	str	r3, [sp, #16]
    4310:	9305      	str	r3, [sp, #20]
    4312:	9306      	str	r3, [sp, #24]
    4314:	9307      	str	r3, [sp, #28]
    4316:	9308      	str	r3, [sp, #32]
    4318:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
    431a:	4649      	mov	r1, r9
    431c:	a806      	add	r0, sp, #24
    431e:	f7ff fde3 	bl	3ee8 <extract_conversion>
    4322:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    4324:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4328:	f013 0f01 	tst.w	r3, #1
    432c:	f000 8097 	beq.w	445e <cbvprintf+0x182>
			width = va_arg(ap, int);
    4330:	9b03      	ldr	r3, [sp, #12]
    4332:	1d1a      	adds	r2, r3, #4
    4334:	9203      	str	r2, [sp, #12]
    4336:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    4338:	2f00      	cmp	r7, #0
    433a:	f2c0 8088 	blt.w	444e <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    433e:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4342:	f013 0f04 	tst.w	r3, #4
    4346:	f000 809c 	beq.w	4482 <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
    434a:	9b03      	ldr	r3, [sp, #12]
    434c:	1d1a      	adds	r2, r3, #4
    434e:	9203      	str	r2, [sp, #12]
    4350:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
    4354:	f1ba 0f00 	cmp.w	sl, #0
    4358:	f2c0 808a 	blt.w	4470 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    435c:	2300      	movs	r3, #0
    435e:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
    4360:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    4362:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4366:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    436a:	f89d 1019 	ldrb.w	r1, [sp, #25]
    436e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    4372:	2b01      	cmp	r3, #1
    4374:	f000 808e 	beq.w	4494 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    4378:	2b02      	cmp	r3, #2
    437a:	f000 80d3 	beq.w	4524 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    437e:	2b04      	cmp	r3, #4
    4380:	f000 8124 	beq.w	45cc <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    4384:	2b03      	cmp	r3, #3
    4386:	f000 813b 	beq.w	4600 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    438a:	f89d 8018 	ldrb.w	r8, [sp, #24]
    438e:	f018 0b03 	ands.w	fp, r8, #3
    4392:	f040 813b 	bne.w	460c <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    4396:	f89d 301b 	ldrb.w	r3, [sp, #27]
    439a:	3b25      	subs	r3, #37	; 0x25
    439c:	2b53      	cmp	r3, #83	; 0x53
    439e:	f200 81e6 	bhi.w	476e <cbvprintf+0x492>
    43a2:	e8df f013 	tbh	[pc, r3, lsl #1]
    43a6:	0140      	.short	0x0140
    43a8:	01e401e4 	.word	0x01e401e4
    43ac:	01e401e4 	.word	0x01e401e4
    43b0:	01e401e4 	.word	0x01e401e4
    43b4:	01e401e4 	.word	0x01e401e4
    43b8:	01e401e4 	.word	0x01e401e4
    43bc:	01e401e4 	.word	0x01e401e4
    43c0:	01e401e4 	.word	0x01e401e4
    43c4:	01e401e4 	.word	0x01e401e4
    43c8:	01e401e4 	.word	0x01e401e4
    43cc:	01e401e4 	.word	0x01e401e4
    43d0:	01e401e4 	.word	0x01e401e4
    43d4:	01e401e4 	.word	0x01e401e4
    43d8:	01e401e4 	.word	0x01e401e4
    43dc:	01e401e4 	.word	0x01e401e4
    43e0:	01e401e4 	.word	0x01e401e4
    43e4:	01e401e4 	.word	0x01e401e4
    43e8:	01e401e4 	.word	0x01e401e4
    43ec:	01e401e4 	.word	0x01e401e4
    43f0:	01e401e4 	.word	0x01e401e4
    43f4:	01e401e4 	.word	0x01e401e4
    43f8:	01e401e4 	.word	0x01e401e4
    43fc:	01e401e4 	.word	0x01e401e4
    4400:	01e401e4 	.word	0x01e401e4
    4404:	01e401e4 	.word	0x01e401e4
    4408:	01e401e4 	.word	0x01e401e4
    440c:	01e40181 	.word	0x01e40181
    4410:	01e401e4 	.word	0x01e401e4
    4414:	01e401e4 	.word	0x01e401e4
    4418:	01e401e4 	.word	0x01e401e4
    441c:	01e401e4 	.word	0x01e401e4
    4420:	015e01e4 	.word	0x015e01e4
    4424:	01e40167 	.word	0x01e40167
    4428:	01e401e4 	.word	0x01e401e4
    442c:	016701e4 	.word	0x016701e4
    4430:	01e401e4 	.word	0x01e401e4
    4434:	01e401e4 	.word	0x01e401e4
    4438:	018101be 	.word	0x018101be
    443c:	01e401a2 	.word	0x01e401a2
    4440:	014d01e4 	.word	0x014d01e4
    4444:	018101e4 	.word	0x018101e4
    4448:	01e401e4 	.word	0x01e401e4
    444c:	0181      	.short	0x0181
				conv->flag_dash = true;
    444e:	f89d 3018 	ldrb.w	r3, [sp, #24]
    4452:	f043 0304 	orr.w	r3, r3, #4
    4456:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
    445a:	427f      	negs	r7, r7
    445c:	e76f      	b.n	433e <cbvprintf+0x62>
		} else if (conv->width_present) {
    445e:	f99d 3018 	ldrsb.w	r3, [sp, #24]
    4462:	2b00      	cmp	r3, #0
    4464:	db02      	blt.n	446c <cbvprintf+0x190>
		int width = -1;
    4466:	f04f 37ff 	mov.w	r7, #4294967295
    446a:	e768      	b.n	433e <cbvprintf+0x62>
			width = conv->width_value;
    446c:	9f07      	ldr	r7, [sp, #28]
    446e:	e766      	b.n	433e <cbvprintf+0x62>
				conv->prec_present = false;
    4470:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4474:	f36f 0341 	bfc	r3, #1, #1
    4478:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
    447c:	f04f 3aff 	mov.w	sl, #4294967295
    4480:	e76c      	b.n	435c <cbvprintf+0x80>
		} else if (conv->prec_present) {
    4482:	f013 0f02 	tst.w	r3, #2
    4486:	d002      	beq.n	448e <cbvprintf+0x1b2>
			precision = conv->prec_value;
    4488:	f8dd a020 	ldr.w	sl, [sp, #32]
    448c:	e766      	b.n	435c <cbvprintf+0x80>
		int precision = -1;
    448e:	f04f 3aff 	mov.w	sl, #4294967295
    4492:	e763      	b.n	435c <cbvprintf+0x80>
			switch (length_mod) {
    4494:	1ecb      	subs	r3, r1, #3
    4496:	2b04      	cmp	r3, #4
    4498:	d804      	bhi.n	44a4 <cbvprintf+0x1c8>
    449a:	e8df f003 	tbb	[pc, r3]
    449e:	1d0b      	.short	0x1d0b
    44a0:	3529      	.short	0x3529
    44a2:	35          	.byte	0x35
    44a3:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    44a4:	9b03      	ldr	r3, [sp, #12]
    44a6:	1d1a      	adds	r2, r3, #4
    44a8:	9203      	str	r2, [sp, #12]
    44aa:	681b      	ldr	r3, [r3, #0]
    44ac:	17da      	asrs	r2, r3, #31
    44ae:	9304      	str	r3, [sp, #16]
    44b0:	9205      	str	r2, [sp, #20]
				break;
    44b2:	e006      	b.n	44c2 <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
    44b4:	9b03      	ldr	r3, [sp, #12]
    44b6:	1d1a      	adds	r2, r3, #4
    44b8:	9203      	str	r2, [sp, #12]
    44ba:	681b      	ldr	r3, [r3, #0]
    44bc:	17da      	asrs	r2, r3, #31
    44be:	9304      	str	r3, [sp, #16]
    44c0:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
    44c2:	2901      	cmp	r1, #1
    44c4:	d028      	beq.n	4518 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
    44c6:	2902      	cmp	r1, #2
    44c8:	f47f af5f 	bne.w	438a <cbvprintf+0xae>
				value->sint = (short)value->sint;
    44cc:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
    44d0:	17da      	asrs	r2, r3, #31
    44d2:	9304      	str	r3, [sp, #16]
    44d4:	9205      	str	r2, [sp, #20]
    44d6:	e758      	b.n	438a <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
    44d8:	9b03      	ldr	r3, [sp, #12]
    44da:	3307      	adds	r3, #7
    44dc:	f023 0307 	bic.w	r3, r3, #7
    44e0:	f103 0208 	add.w	r2, r3, #8
    44e4:	9203      	str	r2, [sp, #12]
    44e6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    44ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    44ee:	e7e8      	b.n	44c2 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
    44f0:	9b03      	ldr	r3, [sp, #12]
    44f2:	3307      	adds	r3, #7
    44f4:	f023 0307 	bic.w	r3, r3, #7
    44f8:	f103 0208 	add.w	r2, r3, #8
    44fc:	9203      	str	r2, [sp, #12]
    44fe:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    4502:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    4506:	e7dc      	b.n	44c2 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    4508:	9b03      	ldr	r3, [sp, #12]
    450a:	1d1a      	adds	r2, r3, #4
    450c:	9203      	str	r2, [sp, #12]
    450e:	681b      	ldr	r3, [r3, #0]
    4510:	17da      	asrs	r2, r3, #31
				value->sint =
    4512:	9304      	str	r3, [sp, #16]
    4514:	9205      	str	r2, [sp, #20]
				break;
    4516:	e7d4      	b.n	44c2 <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
    4518:	f89d 3010 	ldrb.w	r3, [sp, #16]
    451c:	9304      	str	r3, [sp, #16]
    451e:	2300      	movs	r3, #0
    4520:	9305      	str	r3, [sp, #20]
    4522:	e732      	b.n	438a <cbvprintf+0xae>
			switch (length_mod) {
    4524:	1ecb      	subs	r3, r1, #3
    4526:	2b04      	cmp	r3, #4
    4528:	d804      	bhi.n	4534 <cbvprintf+0x258>
    452a:	e8df f003 	tbb	[pc, r3]
    452e:	1f0b      	.short	0x1f0b
    4530:	4135      	.short	0x4135
    4532:	41          	.byte	0x41
    4533:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    4534:	9b03      	ldr	r3, [sp, #12]
    4536:	1d1a      	adds	r2, r3, #4
    4538:	9203      	str	r2, [sp, #12]
    453a:	681b      	ldr	r3, [r3, #0]
    453c:	9304      	str	r3, [sp, #16]
    453e:	2300      	movs	r3, #0
    4540:	9305      	str	r3, [sp, #20]
				break;
    4542:	e01e      	b.n	4582 <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
    4544:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
    4548:	2b63      	cmp	r3, #99	; 0x63
    454a:	d007      	beq.n	455c <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
    454c:	9b03      	ldr	r3, [sp, #12]
    454e:	1d1a      	adds	r2, r3, #4
    4550:	9203      	str	r2, [sp, #12]
    4552:	681b      	ldr	r3, [r3, #0]
    4554:	9304      	str	r3, [sp, #16]
    4556:	2300      	movs	r3, #0
    4558:	9305      	str	r3, [sp, #20]
    455a:	e012      	b.n	4582 <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
    455c:	9b03      	ldr	r3, [sp, #12]
    455e:	1d1a      	adds	r2, r3, #4
    4560:	9203      	str	r2, [sp, #12]
    4562:	681b      	ldr	r3, [r3, #0]
    4564:	9304      	str	r3, [sp, #16]
    4566:	2300      	movs	r3, #0
    4568:	9305      	str	r3, [sp, #20]
    456a:	e00a      	b.n	4582 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
    456c:	9b03      	ldr	r3, [sp, #12]
    456e:	3307      	adds	r3, #7
    4570:	f023 0307 	bic.w	r3, r3, #7
    4574:	f103 0208 	add.w	r2, r3, #8
    4578:	9203      	str	r2, [sp, #12]
    457a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    457e:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
    4582:	2901      	cmp	r1, #1
    4584:	d01c      	beq.n	45c0 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
    4586:	2902      	cmp	r1, #2
    4588:	f47f aeff 	bne.w	438a <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
    458c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    4590:	9304      	str	r3, [sp, #16]
    4592:	2300      	movs	r3, #0
    4594:	9305      	str	r3, [sp, #20]
    4596:	e6f8      	b.n	438a <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
    4598:	9b03      	ldr	r3, [sp, #12]
    459a:	3307      	adds	r3, #7
    459c:	f023 0307 	bic.w	r3, r3, #7
    45a0:	f103 0208 	add.w	r2, r3, #8
    45a4:	9203      	str	r2, [sp, #12]
    45a6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    45aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    45ae:	e7e8      	b.n	4582 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
    45b0:	9b03      	ldr	r3, [sp, #12]
    45b2:	1d1a      	adds	r2, r3, #4
    45b4:	9203      	str	r2, [sp, #12]
    45b6:	681b      	ldr	r3, [r3, #0]
				value->uint =
    45b8:	9304      	str	r3, [sp, #16]
    45ba:	2300      	movs	r3, #0
    45bc:	9305      	str	r3, [sp, #20]
				break;
    45be:	e7e0      	b.n	4582 <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
    45c0:	f89d 3010 	ldrb.w	r3, [sp, #16]
    45c4:	9304      	str	r3, [sp, #16]
    45c6:	2300      	movs	r3, #0
    45c8:	9305      	str	r3, [sp, #20]
    45ca:	e6de      	b.n	438a <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
    45cc:	2908      	cmp	r1, #8
    45ce:	d00b      	beq.n	45e8 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
    45d0:	9b03      	ldr	r3, [sp, #12]
    45d2:	3307      	adds	r3, #7
    45d4:	f023 0307 	bic.w	r3, r3, #7
    45d8:	f103 0208 	add.w	r2, r3, #8
    45dc:	9203      	str	r2, [sp, #12]
    45de:	e9d3 2300 	ldrd	r2, r3, [r3]
    45e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    45e6:	e6d0      	b.n	438a <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
    45e8:	9b03      	ldr	r3, [sp, #12]
    45ea:	3307      	adds	r3, #7
    45ec:	f023 0307 	bic.w	r3, r3, #7
    45f0:	f103 0208 	add.w	r2, r3, #8
    45f4:	9203      	str	r2, [sp, #12]
    45f6:	e9d3 2300 	ldrd	r2, r3, [r3]
    45fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
    45fe:	e6c4      	b.n	438a <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
    4600:	9b03      	ldr	r3, [sp, #12]
    4602:	1d1a      	adds	r2, r3, #4
    4604:	9203      	str	r2, [sp, #12]
    4606:	681b      	ldr	r3, [r3, #0]
    4608:	9304      	str	r3, [sp, #16]
    460a:	e6be      	b.n	438a <cbvprintf+0xae>
			OUTS(sp, fp);
    460c:	9f02      	ldr	r7, [sp, #8]
    460e:	463b      	mov	r3, r7
    4610:	464a      	mov	r2, r9
    4612:	4629      	mov	r1, r5
    4614:	4630      	mov	r0, r6
    4616:	f015 fa3e 	bl	19a96 <outs>
    461a:	2800      	cmp	r0, #0
    461c:	f2c0 8141 	blt.w	48a2 <cbvprintf+0x5c6>
    4620:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    4622:	46b9      	mov	r9, r7
			continue;
    4624:	e662      	b.n	42ec <cbvprintf+0x10>
		case '%':
			OUTC('%');
    4626:	4629      	mov	r1, r5
    4628:	2025      	movs	r0, #37	; 0x25
    462a:	47b0      	blx	r6
    462c:	2800      	cmp	r0, #0
    462e:	f2c0 8138 	blt.w	48a2 <cbvprintf+0x5c6>
    4632:	3401      	adds	r4, #1
		char sign = 0;
    4634:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
    4636:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
    463a:	f04f 0900 	mov.w	r9, #0
			break;
    463e:	e09b      	b.n	4778 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
    4640:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
    4644:	f1ba 0f00 	cmp.w	sl, #0
    4648:	db07      	blt.n	465a <cbvprintf+0x37e>
				len = strnlen(bps, precision);
    464a:	4651      	mov	r1, sl
    464c:	4648      	mov	r0, r9
    464e:	f010 fc05 	bl	14e5c <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    4652:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
    4656:	46d8      	mov	r8, fp
			precision = -1;

			break;
    4658:	e08e      	b.n	4778 <cbvprintf+0x49c>
				len = strlen(bps);
    465a:	4648      	mov	r0, r9
    465c:	f7fb fd50 	bl	100 <strlen>
    4660:	e7f7      	b.n	4652 <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    4662:	9b04      	ldr	r3, [sp, #16]
    4664:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
    4668:	46d8      	mov	r8, fp
			bpe = buf + 1;
    466a:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
    466e:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
    4672:	e081      	b.n	4778 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    4674:	f018 0f08 	tst.w	r8, #8
    4678:	d105      	bne.n	4686 <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
    467a:	f018 0810 	ands.w	r8, r8, #16
    467e:	d004      	beq.n	468a <cbvprintf+0x3ae>
				sign = ' ';
    4680:	f04f 0820 	mov.w	r8, #32
    4684:	e001      	b.n	468a <cbvprintf+0x3ae>
				sign = '+';
    4686:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    468a:	9a04      	ldr	r2, [sp, #16]
    468c:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
    468e:	2b00      	cmp	r3, #0
    4690:	db02      	blt.n	4698 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    4692:	9204      	str	r2, [sp, #16]
    4694:	9305      	str	r3, [sp, #20]
    4696:	e008      	b.n	46aa <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
    4698:	4252      	negs	r2, r2
    469a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    469e:	9204      	str	r2, [sp, #16]
    46a0:	9305      	str	r3, [sp, #20]
				sign = '-';
    46a2:	f04f 082d 	mov.w	r8, #45	; 0x2d
    46a6:	e000      	b.n	46aa <cbvprintf+0x3ce>
		switch (conv->specifier) {
    46a8:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    46aa:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    46ae:	9300      	str	r3, [sp, #0]
    46b0:	ab0a      	add	r3, sp, #40	; 0x28
    46b2:	aa06      	add	r2, sp, #24
    46b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    46b8:	f7ff fda0 	bl	41fc <encode_uint>
    46bc:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    46be:	f1ba 0f00 	cmp.w	sl, #0
    46c2:	f2c0 8088 	blt.w	47d6 <cbvprintf+0x4fa>
				size_t len = bpe - bps;
    46c6:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    46ca:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    46ce:	f89d 2018 	ldrb.w	r2, [sp, #24]
    46d2:	f36f 1286 	bfc	r2, #6, #1
    46d6:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    46da:	459a      	cmp	sl, r3
    46dc:	d97e      	bls.n	47dc <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
    46de:	ebaa 0303 	sub.w	r3, sl, r3
    46e2:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
    46e4:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    46e8:	e046      	b.n	4778 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    46ea:	9804      	ldr	r0, [sp, #16]
    46ec:	b928      	cbnz	r0, 46fa <cbvprintf+0x41e>
		char sign = 0;
    46ee:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    46f0:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 48a8 <cbvprintf+0x5cc>
			bps = "(nil)";
    46f4:	f1aa 0905 	sub.w	r9, sl, #5
    46f8:	e03e      	b.n	4778 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    46fa:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    46fe:	9300      	str	r3, [sp, #0]
    4700:	ab0a      	add	r3, sp, #40	; 0x28
    4702:	aa06      	add	r2, sp, #24
    4704:	2100      	movs	r1, #0
    4706:	f7ff fd79 	bl	41fc <encode_uint>
    470a:	4681      	mov	r9, r0
				conv->altform_0c = true;
    470c:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4710:	f043 0310 	orr.w	r3, r3, #16
    4714:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
    4718:	2378      	movs	r3, #120	; 0x78
    471a:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
    471e:	46d8      	mov	r8, fp
				goto prec_int_pad0;
    4720:	e7cd      	b.n	46be <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    4722:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
    4724:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4728:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    472c:	2b07      	cmp	r3, #7
    472e:	d806      	bhi.n	473e <cbvprintf+0x462>
    4730:	e8df f003 	tbb	[pc, r3]
    4734:	0f0d0b04 	.word	0x0f0d0b04
    4738:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
    473c:	6014      	str	r4, [r2, #0]
		char sign = 0;
    473e:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
    4740:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
    4744:	f04f 0900 	mov.w	r9, #0
}
    4748:	e016      	b.n	4778 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
    474a:	7014      	strb	r4, [r2, #0]
		break;
    474c:	e7f7      	b.n	473e <cbvprintf+0x462>
		*(short *)dp = (short)count;
    474e:	8014      	strh	r4, [r2, #0]
		break;
    4750:	e7f5      	b.n	473e <cbvprintf+0x462>
		*(long *)dp = (long)count;
    4752:	6014      	str	r4, [r2, #0]
		break;
    4754:	e7f3      	b.n	473e <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
    4756:	17e3      	asrs	r3, r4, #31
    4758:	6014      	str	r4, [r2, #0]
    475a:	6053      	str	r3, [r2, #4]
		break;
    475c:	e7ef      	b.n	473e <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
    475e:	17e3      	asrs	r3, r4, #31
    4760:	6014      	str	r4, [r2, #0]
    4762:	6053      	str	r3, [r2, #4]
		break;
    4764:	e7eb      	b.n	473e <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
    4766:	6014      	str	r4, [r2, #0]
		break;
    4768:	e7e9      	b.n	473e <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    476a:	6014      	str	r4, [r2, #0]
		break;
    476c:	e7e7      	b.n	473e <cbvprintf+0x462>
		switch (conv->specifier) {
    476e:	46d8      	mov	r8, fp
    4770:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    4774:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    4778:	f1b9 0f00 	cmp.w	r9, #0
    477c:	f000 808d 	beq.w	489a <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    4780:	ebaa 0209 	sub.w	r2, sl, r9
		int pad_len = 0;

		if (sign != 0) {
    4784:	f1b8 0f00 	cmp.w	r8, #0
    4788:	d000      	beq.n	478c <cbvprintf+0x4b0>
			nj_len += 1U;
    478a:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    478c:	f89d 101a 	ldrb.w	r1, [sp, #26]
    4790:	f011 0f10 	tst.w	r1, #16
    4794:	d025      	beq.n	47e2 <cbvprintf+0x506>
			nj_len += 2U;
    4796:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    4798:	9b07      	ldr	r3, [sp, #28]
    479a:	4413      	add	r3, r2
		if (conv->pad_fp) {
    479c:	f011 0f40 	tst.w	r1, #64	; 0x40
    47a0:	d001      	beq.n	47a6 <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
    47a2:	9a08      	ldr	r2, [sp, #32]
    47a4:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    47a6:	2f00      	cmp	r7, #0
    47a8:	dd31      	ble.n	480e <cbvprintf+0x532>
			width -= (int)nj_len;
    47aa:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    47ac:	f89d 3018 	ldrb.w	r3, [sp, #24]
    47b0:	f013 0f04 	tst.w	r3, #4
    47b4:	d12b      	bne.n	480e <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    47b6:	f013 0f40 	tst.w	r3, #64	; 0x40
    47ba:	d017      	beq.n	47ec <cbvprintf+0x510>
					if (sign != 0) {
    47bc:	f1b8 0f00 	cmp.w	r8, #0
    47c0:	d017      	beq.n	47f2 <cbvprintf+0x516>
						OUTC(sign);
    47c2:	4629      	mov	r1, r5
    47c4:	4640      	mov	r0, r8
    47c6:	47b0      	blx	r6
    47c8:	2800      	cmp	r0, #0
    47ca:	db6a      	blt.n	48a2 <cbvprintf+0x5c6>
    47cc:	3401      	adds	r4, #1
						sign = 0;
    47ce:	46d8      	mov	r8, fp
					}
					pad = '0';
    47d0:	f04f 0b30 	mov.w	fp, #48	; 0x30
    47d4:	e00f      	b.n	47f6 <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
    47d6:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    47da:	e7cd      	b.n	4778 <cbvprintf+0x49c>
    47dc:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    47e0:	e7ca      	b.n	4778 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
    47e2:	f011 0f08 	tst.w	r1, #8
    47e6:	d0d7      	beq.n	4798 <cbvprintf+0x4bc>
			nj_len += 1U;
    47e8:	3201      	adds	r2, #1
    47ea:	e7d5      	b.n	4798 <cbvprintf+0x4bc>
				char pad = ' ';
    47ec:	f04f 0b20 	mov.w	fp, #32
    47f0:	e001      	b.n	47f6 <cbvprintf+0x51a>
					pad = '0';
    47f2:	f04f 0b30 	mov.w	fp, #48	; 0x30
    47f6:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    47f8:	1e5f      	subs	r7, r3, #1
    47fa:	2b00      	cmp	r3, #0
    47fc:	dd07      	ble.n	480e <cbvprintf+0x532>
					OUTC(pad);
    47fe:	4629      	mov	r1, r5
    4800:	4658      	mov	r0, fp
    4802:	47b0      	blx	r6
    4804:	2800      	cmp	r0, #0
    4806:	db4c      	blt.n	48a2 <cbvprintf+0x5c6>
    4808:	3401      	adds	r4, #1
				while (width-- > 0) {
    480a:	463b      	mov	r3, r7
    480c:	e7f4      	b.n	47f8 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    480e:	f1b8 0f00 	cmp.w	r8, #0
    4812:	d005      	beq.n	4820 <cbvprintf+0x544>
			OUTC(sign);
    4814:	4629      	mov	r1, r5
    4816:	4640      	mov	r0, r8
    4818:	47b0      	blx	r6
    481a:	2800      	cmp	r0, #0
    481c:	db41      	blt.n	48a2 <cbvprintf+0x5c6>
    481e:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    4820:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4824:	f3c3 1200 	ubfx	r2, r3, #4, #1
    4828:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    482c:	4313      	orrs	r3, r2
    482e:	d005      	beq.n	483c <cbvprintf+0x560>
				OUTC('0');
    4830:	4629      	mov	r1, r5
    4832:	2030      	movs	r0, #48	; 0x30
    4834:	47b0      	blx	r6
    4836:	2800      	cmp	r0, #0
    4838:	db33      	blt.n	48a2 <cbvprintf+0x5c6>
    483a:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    483c:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4840:	f013 0f10 	tst.w	r3, #16
    4844:	d006      	beq.n	4854 <cbvprintf+0x578>
				OUTC(conv->specifier);
    4846:	4629      	mov	r1, r5
    4848:	f89d 001b 	ldrb.w	r0, [sp, #27]
    484c:	47b0      	blx	r6
    484e:	2800      	cmp	r0, #0
    4850:	db27      	blt.n	48a2 <cbvprintf+0x5c6>
    4852:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    4854:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
    4856:	f103 38ff 	add.w	r8, r3, #4294967295
    485a:	2b00      	cmp	r3, #0
    485c:	dd07      	ble.n	486e <cbvprintf+0x592>
				OUTC('0');
    485e:	4629      	mov	r1, r5
    4860:	2030      	movs	r0, #48	; 0x30
    4862:	47b0      	blx	r6
    4864:	2800      	cmp	r0, #0
    4866:	db1c      	blt.n	48a2 <cbvprintf+0x5c6>
    4868:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    486a:	4643      	mov	r3, r8
    486c:	e7f3      	b.n	4856 <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
    486e:	4653      	mov	r3, sl
    4870:	464a      	mov	r2, r9
    4872:	4629      	mov	r1, r5
    4874:	4630      	mov	r0, r6
    4876:	f015 f90e 	bl	19a96 <outs>
    487a:	2800      	cmp	r0, #0
    487c:	db11      	blt.n	48a2 <cbvprintf+0x5c6>
    487e:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    4880:	2f00      	cmp	r7, #0
    4882:	dd07      	ble.n	4894 <cbvprintf+0x5b8>
			OUTC(' ');
    4884:	4629      	mov	r1, r5
    4886:	2020      	movs	r0, #32
    4888:	47b0      	blx	r6
    488a:	2800      	cmp	r0, #0
    488c:	db09      	blt.n	48a2 <cbvprintf+0x5c6>
    488e:	3401      	adds	r4, #1
			--width;
    4890:	3f01      	subs	r7, #1
    4892:	e7f5      	b.n	4880 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
    4894:	f8dd 9008 	ldr.w	r9, [sp, #8]
    4898:	e528      	b.n	42ec <cbvprintf+0x10>
    489a:	f8dd 9008 	ldr.w	r9, [sp, #8]
    489e:	e525      	b.n	42ec <cbvprintf+0x10>
		}
	}

	return count;
    48a0:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    48a2:	b011      	add	sp, #68	; 0x44
    48a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    48a8:	0001ef65 	.word	0x0001ef65

000048ac <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
    48ac:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
    48ae:	4b2a      	ldr	r3, [pc, #168]	; (4958 <pm_system_resume+0xac>)
    48b0:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    48b2:	f005 031f 	and.w	r3, r5, #31
    48b6:	2201      	movs	r2, #1
    48b8:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    48ba:	0969      	lsrs	r1, r5, #5
    48bc:	4b27      	ldr	r3, [pc, #156]	; (495c <pm_system_resume+0xb0>)
    48be:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    48c2:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    48c4:	f3bf 8f5b 	dmb	ish
    48c8:	e853 1f00 	ldrex	r1, [r3]
    48cc:	ea01 0400 	and.w	r4, r1, r0
    48d0:	e843 4600 	strex	r6, r4, [r3]
    48d4:	2e00      	cmp	r6, #0
    48d6:	d1f7      	bne.n	48c8 <pm_system_resume+0x1c>
    48d8:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    48dc:	420a      	tst	r2, r1
    48de:	d100      	bne.n	48e2 <pm_system_resume+0x36>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
    48e0:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
    48e2:	481f      	ldr	r0, [pc, #124]	; (4960 <pm_system_resume+0xb4>)
    48e4:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    48e8:	0093      	lsls	r3, r2, #2
    48ea:	18c1      	adds	r1, r0, r3
	if (pm_state_exit_post_ops != NULL) {
    48ec:	4a1d      	ldr	r2, [pc, #116]	; (4964 <pm_system_resume+0xb8>)
    48ee:	b172      	cbz	r2, 490e <pm_system_resume+0x62>
		pm_state_exit_post_ops(info->state, info->substate_id);
    48f0:	7849      	ldrb	r1, [r1, #1]
    48f2:	5cc0      	ldrb	r0, [r0, r3]
    48f4:	f015 f9ec 	bl	19cd0 <pm_state_exit_post_ops>
    48f8:	f04f 0320 	mov.w	r3, #32
    48fc:	f3ef 8611 	mrs	r6, BASEPRI
    4900:	f383 8812 	msr	BASEPRI_MAX, r3
    4904:	f3bf 8f6f 	isb	sy
    4908:	4b17      	ldr	r3, [pc, #92]	; (4968 <pm_system_resume+0xbc>)
    490a:	681c      	ldr	r4, [r3, #0]
    490c:	e010      	b.n	4930 <pm_system_resume+0x84>
	__asm__ volatile(
    490e:	2300      	movs	r3, #0
    4910:	f383 8811 	msr	BASEPRI, r3
    4914:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    4918:	e7ee      	b.n	48f8 <pm_system_resume+0x4c>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    491a:	4b0f      	ldr	r3, [pc, #60]	; (4958 <pm_system_resume+0xac>)
    491c:	7d1b      	ldrb	r3, [r3, #20]
    491e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4922:	0099      	lsls	r1, r3, #2
    4924:	4b0e      	ldr	r3, [pc, #56]	; (4960 <pm_system_resume+0xb4>)
    4926:	5c58      	ldrb	r0, [r3, r1]
    4928:	4790      	blx	r2
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    492a:	b10c      	cbz	r4, 4930 <pm_system_resume+0x84>
	return node->next;
    492c:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    492e:	b124      	cbz	r4, 493a <pm_system_resume+0x8e>
    4930:	b11c      	cbz	r4, 493a <pm_system_resume+0x8e>
			callback = notifier->state_exit;
    4932:	68a2      	ldr	r2, [r4, #8]
		if (callback) {
    4934:	2a00      	cmp	r2, #0
    4936:	d1f0      	bne.n	491a <pm_system_resume+0x6e>
    4938:	e7f7      	b.n	492a <pm_system_resume+0x7e>
	__asm__ volatile(
    493a:	f386 8811 	msr	BASEPRI, r6
    493e:	f3bf 8f6f 	isb	sy
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    4942:	4807      	ldr	r0, [pc, #28]	; (4960 <pm_system_resume+0xb4>)
    4944:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    4948:	00aa      	lsls	r2, r5, #2
    494a:	1881      	adds	r1, r0, r2
    494c:	2300      	movs	r3, #0
    494e:	5083      	str	r3, [r0, r2]
    4950:	604b      	str	r3, [r1, #4]
    4952:	608b      	str	r3, [r1, #8]
}
    4954:	e7c4      	b.n	48e0 <pm_system_resume+0x34>
    4956:	bf00      	nop
    4958:	20009210 	.word	0x20009210
    495c:	200021fc 	.word	0x200021fc
    4960:	200021ec 	.word	0x200021ec
    4964:	00019cd1 	.word	0x00019cd1
    4968:	200021e4 	.word	0x200021e4

0000496c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    496c:	b570      	push	{r4, r5, r6, lr}
    496e:	4604      	mov	r4, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    4970:	4b57      	ldr	r3, [pc, #348]	; (4ad0 <pm_system_suspend+0x164>)
    4972:	7d1d      	ldrb	r5, [r3, #20]
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    4974:	096a      	lsrs	r2, r5, #5
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    4976:	f3bf 8f5b 	dmb	ish
    497a:	4b56      	ldr	r3, [pc, #344]	; (4ad4 <pm_system_suspend+0x168>)
    497c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4980:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    4984:	f005 021f 	and.w	r2, r5, #31
    4988:	4113      	asrs	r3, r2

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    498a:	f013 0f01 	tst.w	r3, #1
    498e:	d015      	beq.n	49bc <pm_system_suspend+0x50>
		if (info != NULL) {
			z_cpus_pm_state[id] = *info;
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    4990:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    4994:	4a50      	ldr	r2, [pc, #320]	; (4ad8 <pm_system_suspend+0x16c>)
    4996:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    499a:	b1f3      	cbz	r3, 49da <pm_system_suspend+0x6e>
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    499c:	f1b4 3fff 	cmp.w	r4, #4294967295
    49a0:	d131      	bne.n	4a06 <pm_system_suspend+0x9a>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    49a2:	f00e fe85 	bl	136b0 <k_sched_lock>
	__asm__ volatile(
    49a6:	f04f 0320 	mov.w	r3, #32
    49aa:	f3ef 8611 	mrs	r6, BASEPRI
    49ae:	f383 8812 	msr	BASEPRI_MAX, r3
    49b2:	f3bf 8f6f 	isb	sy
	return list->head;
    49b6:	4b49      	ldr	r3, [pc, #292]	; (4adc <pm_system_suspend+0x170>)
    49b8:	681c      	ldr	r4, [r3, #0]
    49ba:	e045      	b.n	4a48 <pm_system_suspend+0xdc>
		info = pm_policy_next_state(id, ticks);
    49bc:	4601      	mov	r1, r0
    49be:	4628      	mov	r0, r5
    49c0:	f000 f8a4 	bl	4b0c <pm_policy_next_state>
		if (info != NULL) {
    49c4:	2800      	cmp	r0, #0
    49c6:	d0e3      	beq.n	4990 <pm_system_suspend+0x24>
			z_cpus_pm_state[id] = *info;
    49c8:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    49cc:	4a42      	ldr	r2, [pc, #264]	; (4ad8 <pm_system_suspend+0x16c>)
    49ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    49d2:	c807      	ldmia	r0, {r0, r1, r2}
    49d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    49d8:	e7da      	b.n	4990 <pm_system_suspend+0x24>
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    49da:	f005 021f 	and.w	r2, r5, #31
    49de:	2301      	movs	r3, #1
    49e0:	4093      	lsls	r3, r2

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    49e2:	096d      	lsrs	r5, r5, #5
    49e4:	4a3b      	ldr	r2, [pc, #236]	; (4ad4 <pm_system_suspend+0x168>)
    49e6:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    49ea:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    49ec:	f3bf 8f5b 	dmb	ish
    49f0:	e855 2f00 	ldrex	r2, [r5]
    49f4:	401a      	ands	r2, r3
    49f6:	e845 2100 	strex	r1, r2, [r5]
    49fa:	2900      	cmp	r1, #0
    49fc:	d1f8      	bne.n	49f0 <pm_system_suspend+0x84>
    49fe:	f3bf 8f5b 	dmb	ish
		ret = false;
    4a02:	2000      	movs	r0, #0
		goto end;
    4a04:	e062      	b.n	4acc <pm_system_suspend+0x160>
		     k_us_to_ticks_ceil32(
    4a06:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    4a0a:	4a33      	ldr	r2, [pc, #204]	; (4ad8 <pm_system_suspend+0x16c>)
    4a0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    4a10:	6898      	ldr	r0, [r3, #8]
			return (uint32_t)((t * to_hz + off) / from_hz);
    4a12:	0c41      	lsrs	r1, r0, #17
    4a14:	03c0      	lsls	r0, r0, #15
    4a16:	4b32      	ldr	r3, [pc, #200]	; (4ae0 <pm_system_suspend+0x174>)
    4a18:	18c0      	adds	r0, r0, r3
    4a1a:	4a32      	ldr	r2, [pc, #200]	; (4ae4 <pm_system_suspend+0x178>)
    4a1c:	f04f 0300 	mov.w	r3, #0
    4a20:	f141 0100 	adc.w	r1, r1, #0
    4a24:	f7fc fbc8 	bl	11b8 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    4a28:	2101      	movs	r1, #1
    4a2a:	1a20      	subs	r0, r4, r0
    4a2c:	f019 fd4d 	bl	1e4ca <z_set_timeout_expiry>
    4a30:	e7b7      	b.n	49a2 <pm_system_suspend+0x36>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    4a32:	4b27      	ldr	r3, [pc, #156]	; (4ad0 <pm_system_suspend+0x164>)
    4a34:	7d1b      	ldrb	r3, [r3, #20]
    4a36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4a3a:	4927      	ldr	r1, [pc, #156]	; (4ad8 <pm_system_suspend+0x16c>)
    4a3c:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    4a40:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    4a42:	b10c      	cbz	r4, 4a48 <pm_system_suspend+0xdc>
	return node->next;
    4a44:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    4a46:	b124      	cbz	r4, 4a52 <pm_system_suspend+0xe6>
    4a48:	b11c      	cbz	r4, 4a52 <pm_system_suspend+0xe6>
			callback = notifier->state_entry;
    4a4a:	6862      	ldr	r2, [r4, #4]
		if (callback) {
    4a4c:	2a00      	cmp	r2, #0
    4a4e:	d1f0      	bne.n	4a32 <pm_system_suspend+0xc6>
    4a50:	e7f7      	b.n	4a42 <pm_system_suspend+0xd6>
	__asm__ volatile(
    4a52:	f386 8811 	msr	BASEPRI, r6
    4a56:	f3bf 8f6f 	isb	sy
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    4a5a:	f005 031f 	and.w	r3, r5, #31
    4a5e:	2101      	movs	r1, #1
    4a60:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    4a62:	096b      	lsrs	r3, r5, #5
    4a64:	4a20      	ldr	r2, [pc, #128]	; (4ae8 <pm_system_suspend+0x17c>)
    4a66:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    4a6a:	f3bf 8f5b 	dmb	ish
    4a6e:	e853 2f00 	ldrex	r2, [r3]
    4a72:	430a      	orrs	r2, r1
    4a74:	e843 2000 	strex	r0, r2, [r3]
    4a78:	2800      	cmp	r0, #0
    4a7a:	d1f8      	bne.n	4a6e <pm_system_suspend+0x102>
    4a7c:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    4a80:	4b1a      	ldr	r3, [pc, #104]	; (4aec <pm_system_suspend+0x180>)
    4a82:	b14b      	cbz	r3, 4a98 <pm_system_suspend+0x12c>
		pm_state_set(info->state, info->substate_id);
    4a84:	4b14      	ldr	r3, [pc, #80]	; (4ad8 <pm_system_suspend+0x16c>)
    4a86:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    4a8a:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    4a8e:	7849      	ldrb	r1, [r1, #1]
    4a90:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    4a94:	f015 f910 	bl	19cb8 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    4a98:	f7ff ff08 	bl	48ac <pm_system_resume>
	atomic_val_t mask = ATOMIC_MASK(bit);
    4a9c:	f005 031f 	and.w	r3, r5, #31
    4aa0:	2401      	movs	r4, #1
    4aa2:	fa04 f303 	lsl.w	r3, r4, r3
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    4aa6:	096d      	lsrs	r5, r5, #5
    4aa8:	4a0a      	ldr	r2, [pc, #40]	; (4ad4 <pm_system_suspend+0x168>)
    4aaa:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    4aae:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4ab0:	f3bf 8f5b 	dmb	ish
    4ab4:	e855 2f00 	ldrex	r2, [r5]
    4ab8:	401a      	ands	r2, r3
    4aba:	e845 2100 	strex	r1, r2, [r5]
    4abe:	2900      	cmp	r1, #0
    4ac0:	d1f8      	bne.n	4ab4 <pm_system_suspend+0x148>
    4ac2:	f3bf 8f5b 	dmb	ish
	atomic_clear_bit(z_cpus_pm_state_forced, id);
	k_sched_unlock();
    4ac6:	f00f f815 	bl	13af4 <k_sched_unlock>
	bool ret = true;
    4aca:	4620      	mov	r0, r4
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    4acc:	bd70      	pop	{r4, r5, r6, pc}
    4ace:	bf00      	nop
    4ad0:	20009210 	.word	0x20009210
    4ad4:	200021f8 	.word	0x200021f8
    4ad8:	200021ec 	.word	0x200021ec
    4adc:	200021e4 	.word	0x200021e4
    4ae0:	000f423f 	.word	0x000f423f
    4ae4:	000f4240 	.word	0x000f4240
    4ae8:	200021fc 	.word	0x200021fc
    4aec:	00019cb9 	.word	0x00019cb9

00004af0 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    4af0:	f3bf 8f5b 	dmb	ish
    4af4:	4b04      	ldr	r3, [pc, #16]	; (4b08 <pm_policy_state_lock_is_active+0x18>)
    4af6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4afa:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    4afe:	3800      	subs	r0, #0
    4b00:	bf18      	it	ne
    4b02:	2001      	movne	r0, #1
    4b04:	4770      	bx	lr
    4b06:	bf00      	nop
    4b08:	20002200 	.word	0x20002200

00004b0c <pm_policy_next_state>:
{
    4b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4b10:	b082      	sub	sp, #8
    4b12:	460e      	mov	r6, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    4b14:	a901      	add	r1, sp, #4
    4b16:	f000 f843 	bl	4ba0 <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    4b1a:	1e44      	subs	r4, r0, #1
    4b1c:	b224      	sxth	r4, r4
    4b1e:	e007      	b.n	4b30 <pm_policy_next_state+0x24>
		if ((ticks == K_TICKS_FOREVER) ||
    4b20:	f1b6 3fff 	cmp.w	r6, #4294967295
    4b24:	d032      	beq.n	4b8c <pm_policy_next_state+0x80>
		    (ticks >= (min_residency + exit_latency))) {
    4b26:	4440      	add	r0, r8
		if ((ticks == K_TICKS_FOREVER) ||
    4b28:	42b0      	cmp	r0, r6
    4b2a:	d92f      	bls.n	4b8c <pm_policy_next_state+0x80>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    4b2c:	3c01      	subs	r4, #1
    4b2e:	b224      	sxth	r4, r4
    4b30:	2c00      	cmp	r4, #0
    4b32:	db2a      	blt.n	4b8a <pm_policy_next_state+0x7e>
		const struct pm_state_info *state = &cpu_states[i];
    4b34:	9b01      	ldr	r3, [sp, #4]
    4b36:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    4b3a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    4b3e:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    4b42:	f7ff ffd5 	bl	4af0 <pm_policy_state_lock_is_active>
    4b46:	2800      	cmp	r0, #0
    4b48:	d1f0      	bne.n	4b2c <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
    4b4a:	6868      	ldr	r0, [r5, #4]
    4b4c:	0c41      	lsrs	r1, r0, #17
    4b4e:	03c0      	lsls	r0, r0, #15
    4b50:	4f10      	ldr	r7, [pc, #64]	; (4b94 <pm_policy_next_state+0x88>)
    4b52:	19c0      	adds	r0, r0, r7
    4b54:	4a10      	ldr	r2, [pc, #64]	; (4b98 <pm_policy_next_state+0x8c>)
    4b56:	f04f 0300 	mov.w	r3, #0
    4b5a:	f141 0100 	adc.w	r1, r1, #0
    4b5e:	f7fc fb2b 	bl	11b8 <__aeabi_uldivmod>
    4b62:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    4b64:	68ab      	ldr	r3, [r5, #8]
    4b66:	0c59      	lsrs	r1, r3, #17
    4b68:	03db      	lsls	r3, r3, #15
    4b6a:	19d8      	adds	r0, r3, r7
    4b6c:	4a0a      	ldr	r2, [pc, #40]	; (4b98 <pm_policy_next_state+0x8c>)
    4b6e:	f04f 0300 	mov.w	r3, #0
    4b72:	f141 0100 	adc.w	r1, r1, #0
    4b76:	f7fc fb1f 	bl	11b8 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    4b7a:	4b08      	ldr	r3, [pc, #32]	; (4b9c <pm_policy_next_state+0x90>)
    4b7c:	681b      	ldr	r3, [r3, #0]
    4b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4b82:	d0cd      	beq.n	4b20 <pm_policy_next_state+0x14>
    4b84:	4283      	cmp	r3, r0
    4b86:	d8cb      	bhi.n	4b20 <pm_policy_next_state+0x14>
    4b88:	e7d0      	b.n	4b2c <pm_policy_next_state+0x20>
	return NULL;
    4b8a:	2500      	movs	r5, #0
}
    4b8c:	4628      	mov	r0, r5
    4b8e:	b002      	add	sp, #8
    4b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4b94:	000f423f 	.word	0x000f423f
    4b98:	000f4240 	.word	0x000f4240
    4b9c:	200003a4 	.word	0x200003a4

00004ba0 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    4ba0:	b908      	cbnz	r0, 4ba6 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    4ba2:	4b02      	ldr	r3, [pc, #8]	; (4bac <pm_state_cpu_get_all+0xc>)
    4ba4:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    4ba6:	2000      	movs	r0, #0
    4ba8:	4770      	bx	lr
    4baa:	bf00      	nop
    4bac:	0001ef68 	.word	0x0001ef68

00004bb0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    4bb0:	4901      	ldr	r1, [pc, #4]	; (4bb8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    4bb2:	2210      	movs	r2, #16
	str	r2, [r1]
    4bb4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    4bb6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    4bb8:	e000ed10 	.word	0xe000ed10

00004bbc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    4bbc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    4bbe:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    4bc0:	f380 8811 	msr	BASEPRI, r0
	isb
    4bc4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    4bc8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    4bcc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    4bce:	b662      	cpsie	i
	isb
    4bd0:	f3bf 8f6f 	isb	sy

	bx	lr
    4bd4:	4770      	bx	lr
    4bd6:	bf00      	nop

00004bd8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    4bd8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    4bda:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    4bdc:	f381 8811 	msr	BASEPRI, r1

	wfe
    4be0:	bf20      	wfe

	msr	BASEPRI, r0
    4be2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    4be6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    4be8:	4770      	bx	lr
    4bea:	bf00      	nop

00004bec <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    4bec:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    4bee:	2800      	cmp	r0, #0
    4bf0:	db07      	blt.n	4c02 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4bf2:	f000 021f 	and.w	r2, r0, #31
    4bf6:	0940      	lsrs	r0, r0, #5
    4bf8:	2301      	movs	r3, #1
    4bfa:	4093      	lsls	r3, r2
    4bfc:	4a01      	ldr	r2, [pc, #4]	; (4c04 <arch_irq_enable+0x18>)
    4bfe:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
    4c02:	4770      	bx	lr
    4c04:	e000e100 	.word	0xe000e100

00004c08 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    4c08:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    4c0a:	2800      	cmp	r0, #0
    4c0c:	db0c      	blt.n	4c28 <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4c0e:	f000 021f 	and.w	r2, r0, #31
    4c12:	0940      	lsrs	r0, r0, #5
    4c14:	2301      	movs	r3, #1
    4c16:	4093      	lsls	r3, r2
    4c18:	3020      	adds	r0, #32
    4c1a:	4a04      	ldr	r2, [pc, #16]	; (4c2c <arch_irq_disable+0x24>)
    4c1c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    4c20:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4c24:	f3bf 8f6f 	isb	sy
}
    4c28:	4770      	bx	lr
    4c2a:	bf00      	nop
    4c2c:	e000e100 	.word	0xe000e100

00004c30 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    4c30:	0942      	lsrs	r2, r0, #5
    4c32:	4b05      	ldr	r3, [pc, #20]	; (4c48 <arch_irq_is_enabled+0x18>)
    4c34:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4c38:	f000 001f 	and.w	r0, r0, #31
    4c3c:	2301      	movs	r3, #1
    4c3e:	fa03 f000 	lsl.w	r0, r3, r0
}
    4c42:	4010      	ands	r0, r2
    4c44:	4770      	bx	lr
    4c46:	bf00      	nop
    4c48:	e000e100 	.word	0xe000e100

00004c4c <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    4c4c:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    4c4e:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    4c50:	2800      	cmp	r0, #0
    4c52:	db08      	blt.n	4c66 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4c54:	0149      	lsls	r1, r1, #5
    4c56:	b2c9      	uxtb	r1, r1
    4c58:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    4c5c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    4c60:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    4c64:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4c66:	f000 000f 	and.w	r0, r0, #15
    4c6a:	0149      	lsls	r1, r1, #5
    4c6c:	b2c9      	uxtb	r1, r1
    4c6e:	4b01      	ldr	r3, [pc, #4]	; (4c74 <z_arm_irq_priority_set+0x28>)
    4c70:	5419      	strb	r1, [r3, r0]
}
    4c72:	4770      	bx	lr
    4c74:	e000ed14 	.word	0xe000ed14

00004c78 <_arch_isr_direct_pm>:
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
}

#ifdef CONFIG_PM
void _arch_isr_direct_pm(void)
{
    4c78:	b508      	push	{r3, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Lock all interrupts. irq_lock() will on this CPU only disable those
	 * lower than BASEPRI, which is not what we want. See comments in
	 * arch/arm/core/aarch32/isr_wrapper.S
	 */
	__asm__ volatile("cpsid i" : : : "memory");
    4c7a:	b672      	cpsid	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	if (_kernel.idle) {
    4c7c:	4b05      	ldr	r3, [pc, #20]	; (4c94 <_arch_isr_direct_pm+0x1c>)
    4c7e:	699b      	ldr	r3, [r3, #24]
    4c80:	b90b      	cbnz	r3, 4c86 <_arch_isr_direct_pm+0xe>
	|| defined(CONFIG_ARMV7_R) \
	|| defined(CONFIG_AARCH32_ARMV8_R) \
	|| defined(CONFIG_ARMV7_A)
	irq_unlock(key);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile("cpsie i" : : : "memory");
    4c82:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

}
    4c84:	bd08      	pop	{r3, pc}
		_kernel.idle = 0;
    4c86:	4b03      	ldr	r3, [pc, #12]	; (4c94 <_arch_isr_direct_pm+0x1c>)
    4c88:	2200      	movs	r2, #0
    4c8a:	619a      	str	r2, [r3, #24]
		z_pm_save_idle_exit();
    4c8c:	f019 f88d 	bl	1ddaa <z_pm_save_idle_exit>
    4c90:	e7f7      	b.n	4c82 <_arch_isr_direct_pm+0xa>
    4c92:	bf00      	nop
    4c94:	20009210 	.word	0x20009210

00004c98 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    4c98:	bf30      	wfi
    b z_SysNmiOnReset
    4c9a:	f7ff bffd 	b.w	4c98 <z_SysNmiOnReset>
    4c9e:	bf00      	nop

00004ca0 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    4ca0:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    4ca2:	4b0b      	ldr	r3, [pc, #44]	; (4cd0 <z_arm_prep_c+0x30>)
    4ca4:	4a0b      	ldr	r2, [pc, #44]	; (4cd4 <z_arm_prep_c+0x34>)
    4ca6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    4caa:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    4cac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4cb0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    4cb4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    4cb8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    4cbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    4cc0:	f00d ffda 	bl	12c78 <z_bss_zero>
	z_data_copy();
    4cc4:	f00f f896 	bl	13df4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    4cc8:	f000 fa1a 	bl	5100 <z_arm_interrupt_init>
	z_cstart();
    4ccc:	f00e f832 	bl	12d34 <z_cstart>
    4cd0:	e000ed00 	.word	0xe000ed00
    4cd4:	00000000 	.word	0x00000000

00004cd8 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    4cd8:	4a0a      	ldr	r2, [pc, #40]	; (4d04 <arch_swap+0x2c>)
    4cda:	6893      	ldr	r3, [r2, #8]
    4cdc:	f8c3 00ac 	str.w	r0, [r3, #172]	; 0xac
	_current->arch.swap_return_value = _k_neg_eagain;
    4ce0:	4909      	ldr	r1, [pc, #36]	; (4d08 <arch_swap+0x30>)
    4ce2:	6809      	ldr	r1, [r1, #0]
    4ce4:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4ce8:	4908      	ldr	r1, [pc, #32]	; (4d0c <arch_swap+0x34>)
    4cea:	684b      	ldr	r3, [r1, #4]
    4cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    4cf0:	604b      	str	r3, [r1, #4]
    4cf2:	2300      	movs	r3, #0
    4cf4:	f383 8811 	msr	BASEPRI, r3
    4cf8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    4cfc:	6893      	ldr	r3, [r2, #8]
}
    4cfe:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
    4d02:	4770      	bx	lr
    4d04:	20009210 	.word	0x20009210
    4d08:	00020038 	.word	0x00020038
    4d0c:	e000ed00 	.word	0xe000ed00

00004d10 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    4d10:	4913      	ldr	r1, [pc, #76]	; (4d60 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    4d12:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    4d14:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    4d18:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    4d1a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    4d1e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    4d22:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    4d24:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    4d28:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    4d2c:	4f0d      	ldr	r7, [pc, #52]	; (4d64 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    4d2e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    4d32:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    4d34:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    4d36:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    4d38:	f8d2 00ac 	ldr.w	r0, [r2, #172]	; 0xac
    movs r3, #0
    4d3c:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    4d3e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    4d42:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    4d46:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    4d48:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    4d4a:	f000 fa83 	bl	5254 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    4d4e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    4d52:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    4d56:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    4d5a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    4d5e:	4770      	bx	lr
    ldr r1, =_kernel
    4d60:	20009210 	.word	0x20009210
    ldr v4, =_SCS_ICSR
    4d64:	e000ed04 	.word	0xe000ed04

00004d68 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    4d68:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    4d6c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    4d6e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    4d72:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    4d76:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    4d78:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    4d7c:	2902      	cmp	r1, #2
    beq _oops
    4d7e:	d0ff      	beq.n	4d80 <_oops>

00004d80 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    4d80:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    4d82:	f014 feb5 	bl	19af0 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    4d86:	bd01      	pop	{r0, pc}

00004d88 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    4d88:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    4d8a:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    4d8e:	490e      	ldr	r1, [pc, #56]	; (4dc8 <arch_new_thread+0x40>)
    4d90:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    4d94:	f021 0101 	bic.w	r1, r1, #1
    4d98:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    4d9c:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    4da0:	9b01      	ldr	r3, [sp, #4]
    4da2:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    4da6:	9b02      	ldr	r3, [sp, #8]
    4da8:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    4dac:	9b03      	ldr	r3, [sp, #12]
    4dae:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    4db2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    4db6:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    4dba:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    4dbc:	2300      	movs	r3, #0
    4dbe:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    4dc2:	bc10      	pop	{r4}
    4dc4:	4770      	bx	lr
    4dc6:	bf00      	nop
    4dc8:	0001967f 	.word	0x0001967f

00004dcc <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    4dcc:	4b12      	ldr	r3, [pc, #72]	; (4e18 <z_check_thread_stack_fail+0x4c>)
    4dce:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    4dd0:	b302      	cbz	r2, 4e14 <z_check_thread_stack_fail+0x48>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    4dd2:	f110 0f16 	cmn.w	r0, #22
    4dd6:	d011      	beq.n	4dfc <z_check_thread_stack_fail+0x30>
    4dd8:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
    4ddc:	f1a3 0c20 	sub.w	ip, r3, #32
    4de0:	4584      	cmp	ip, r0
    4de2:	d805      	bhi.n	4df0 <z_check_thread_stack_fail+0x24>
    4de4:	4283      	cmp	r3, r0
    4de6:	d905      	bls.n	4df4 <z_check_thread_stack_fail+0x28>
    4de8:	428b      	cmp	r3, r1
    4dea:	d805      	bhi.n	4df8 <z_check_thread_stack_fail+0x2c>
    4dec:	2100      	movs	r1, #0
    4dee:	e00b      	b.n	4e08 <z_check_thread_stack_fail+0x3c>
    4df0:	2100      	movs	r1, #0
    4df2:	e009      	b.n	4e08 <z_check_thread_stack_fail+0x3c>
    4df4:	2100      	movs	r1, #0
    4df6:	e007      	b.n	4e08 <z_check_thread_stack_fail+0x3c>
    4df8:	2101      	movs	r1, #1
    4dfa:	e005      	b.n	4e08 <z_check_thread_stack_fail+0x3c>
    4dfc:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
    4e00:	428b      	cmp	r3, r1
    4e02:	bf94      	ite	ls
    4e04:	2100      	movls	r1, #0
    4e06:	2101      	movhi	r1, #1
    4e08:	b909      	cbnz	r1, 4e0e <z_check_thread_stack_fail+0x42>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    4e0a:	2000      	movs	r0, #0
}
    4e0c:	4770      	bx	lr
		return thread->stack_info.start;
    4e0e:	f8d2 009c 	ldr.w	r0, [r2, #156]	; 0x9c
    4e12:	4770      	bx	lr
		return 0;
    4e14:	2000      	movs	r0, #0
    4e16:	4770      	bx	lr
    4e18:	20009210 	.word	0x20009210

00004e1c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    4e1c:	b508      	push	{r3, lr}
    4e1e:	460d      	mov	r5, r1
    4e20:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    4e22:	4b08      	ldr	r3, [pc, #32]	; (4e44 <arch_switch_to_main_thread+0x28>)
    4e24:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    4e26:	f000 fa15 	bl	5254 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    4e2a:	4620      	mov	r0, r4
    4e2c:	f385 8809 	msr	PSP, r5
    4e30:	2100      	movs	r1, #0
    4e32:	b663      	cpsie	if
    4e34:	f381 8811 	msr	BASEPRI, r1
    4e38:	f3bf 8f6f 	isb	sy
    4e3c:	2200      	movs	r2, #0
    4e3e:	2300      	movs	r3, #0
    4e40:	f014 fc1d 	bl	1967e <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    4e44:	20009210 	.word	0x20009210

00004e48 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    4e48:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    4e4a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    4e4c:	4a0b      	ldr	r2, [pc, #44]	; (4e7c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    4e4e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    4e50:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    4e52:	bf1e      	ittt	ne
	movne	r1, #0
    4e54:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    4e56:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    4e58:	f018 ffa7 	blne	1ddaa <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    4e5c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    4e5e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    4e62:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    4e66:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    4e6a:	4905      	ldr	r1, [pc, #20]	; (4e80 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    4e6c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    4e6e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    4e70:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    4e72:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    4e76:	4903      	ldr	r1, [pc, #12]	; (4e84 <_isr_wrapper+0x3c>)
	bx r1
    4e78:	4708      	bx	r1
    4e7a:	0000      	.short	0x0000
	ldr r2, =_kernel
    4e7c:	20009210 	.word	0x20009210
	ldr r1, =_sw_isr_table
    4e80:	0001e7e4 	.word	0x0001e7e4
	ldr r1, =z_arm_int_exit
    4e84:	00004e89 	.word	0x00004e89

00004e88 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    4e88:	4b04      	ldr	r3, [pc, #16]	; (4e9c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    4e8a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    4e8c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    4e8e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    4e90:	d003      	beq.n	4e9a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    4e92:	4903      	ldr	r1, [pc, #12]	; (4ea0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    4e94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    4e98:	600a      	str	r2, [r1, #0]

00004e9a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    4e9a:	4770      	bx	lr
	ldr r3, =_kernel
    4e9c:	20009210 	.word	0x20009210
	ldr r1, =_SCS_ICSR
    4ea0:	e000ed04 	.word	0xe000ed04

00004ea4 <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    4ea4:	b510      	push	{r4, lr}
    4ea6:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    4ea8:	4b12      	ldr	r3, [pc, #72]	; (4ef4 <bus_fault+0x50>)
    4eaa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    4eac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    4eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4eb0:	f413 7f00 	tst.w	r3, #512	; 0x200
    4eb4:	d00b      	beq.n	4ece <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    4eb6:	4b0f      	ldr	r3, [pc, #60]	; (4ef4 <bus_fault+0x50>)
    4eb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    4eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ebc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    4ec0:	d005      	beq.n	4ece <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    4ec2:	b121      	cbz	r1, 4ece <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    4ec4:	4a0b      	ldr	r2, [pc, #44]	; (4ef4 <bus_fault+0x50>)
    4ec6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4ec8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    4ecc:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    4ece:	4b09      	ldr	r3, [pc, #36]	; (4ef4 <bus_fault+0x50>)
    4ed0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    4ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ed4:	f413 7f80 	tst.w	r3, #256	; 0x100
    4ed8:	d101      	bne.n	4ede <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    4eda:	4b06      	ldr	r3, [pc, #24]	; (4ef4 <bus_fault+0x50>)
    4edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    4ede:	4a05      	ldr	r2, [pc, #20]	; (4ef4 <bus_fault+0x50>)
    4ee0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4ee2:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    4ee6:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    4ee8:	2101      	movs	r1, #1
    4eea:	f014 fe13 	bl	19b14 <memory_fault_recoverable>
    4eee:	7020      	strb	r0, [r4, #0]

	return reason;
}
    4ef0:	2000      	movs	r0, #0
    4ef2:	bd10      	pop	{r4, pc}
    4ef4:	e000ed00 	.word	0xe000ed00

00004ef8 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    4ef8:	4b07      	ldr	r3, [pc, #28]	; (4f18 <usage_fault+0x20>)
    4efa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    4efc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    4efe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    4f00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    4f02:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    4f04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    4f06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4f08:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    4f0c:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    4f10:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    4f12:	2000      	movs	r0, #0
    4f14:	4770      	bx	lr
    4f16:	bf00      	nop
    4f18:	e000ed00 	.word	0xe000ed00

00004f1c <mem_manage_fault>:
{
    4f1c:	b570      	push	{r4, r5, r6, lr}
    4f1e:	4605      	mov	r5, r0
    4f20:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    4f22:	4b25      	ldr	r3, [pc, #148]	; (4fb8 <mem_manage_fault+0x9c>)
    4f24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    4f26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    4f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f2a:	f013 0f02 	tst.w	r3, #2
    4f2e:	d00c      	beq.n	4f4a <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    4f30:	4b21      	ldr	r3, [pc, #132]	; (4fb8 <mem_manage_fault+0x9c>)
    4f32:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    4f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f36:	f013 0f80 	tst.w	r3, #128	; 0x80
    4f3a:	d02f      	beq.n	4f9c <mem_manage_fault+0x80>
			if (from_hard_fault != 0) {
    4f3c:	b139      	cbz	r1, 4f4e <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    4f3e:	4a1e      	ldr	r2, [pc, #120]	; (4fb8 <mem_manage_fault+0x9c>)
    4f40:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4f42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4f46:	6293      	str	r3, [r2, #40]	; 0x28
    4f48:	e001      	b.n	4f4e <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    4f4a:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    4f4e:	4b1a      	ldr	r3, [pc, #104]	; (4fb8 <mem_manage_fault+0x9c>)
    4f50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    4f52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    4f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f56:	f013 0f10 	tst.w	r3, #16
    4f5a:	d104      	bne.n	4f66 <mem_manage_fault+0x4a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    4f5c:	4b16      	ldr	r3, [pc, #88]	; (4fb8 <mem_manage_fault+0x9c>)
    4f5e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    4f60:	f014 0402 	ands.w	r4, r4, #2
    4f64:	d004      	beq.n	4f70 <mem_manage_fault+0x54>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    4f66:	4b14      	ldr	r3, [pc, #80]	; (4fb8 <mem_manage_fault+0x9c>)
    4f68:	685c      	ldr	r4, [r3, #4]
    4f6a:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    4f6e:	d118      	bne.n	4fa2 <mem_manage_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    4f70:	4b11      	ldr	r3, [pc, #68]	; (4fb8 <mem_manage_fault+0x9c>)
    4f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f74:	f013 0f20 	tst.w	r3, #32
    4f78:	d004      	beq.n	4f84 <mem_manage_fault+0x68>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    4f7a:	4a0f      	ldr	r2, [pc, #60]	; (4fb8 <mem_manage_fault+0x9c>)
    4f7c:	6a53      	ldr	r3, [r2, #36]	; 0x24
    4f7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    4f82:	6253      	str	r3, [r2, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    4f84:	4a0c      	ldr	r2, [pc, #48]	; (4fb8 <mem_manage_fault+0x9c>)
    4f86:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4f88:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    4f8c:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    4f8e:	2101      	movs	r1, #1
    4f90:	4628      	mov	r0, r5
    4f92:	f014 fdbf 	bl	19b14 <memory_fault_recoverable>
    4f96:	7030      	strb	r0, [r6, #0]
}
    4f98:	4620      	mov	r0, r4
    4f9a:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    4f9c:	f06f 0015 	mvn.w	r0, #21
    4fa0:	e7d5      	b.n	4f4e <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    4fa2:	4629      	mov	r1, r5
    4fa4:	f7ff ff12 	bl	4dcc <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    4fa8:	4604      	mov	r4, r0
    4faa:	2800      	cmp	r0, #0
    4fac:	d0e0      	beq.n	4f70 <mem_manage_fault+0x54>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    4fae:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    4fb2:	2402      	movs	r4, #2
    4fb4:	e7dc      	b.n	4f70 <mem_manage_fault+0x54>
    4fb6:	bf00      	nop
    4fb8:	e000ed00 	.word	0xe000ed00

00004fbc <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    4fbc:	b508      	push	{r3, lr}
    4fbe:	4684      	mov	ip, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    4fc0:	2300      	movs	r3, #0
    4fc2:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    4fc4:	4b1b      	ldr	r3, [pc, #108]	; (5034 <hard_fault+0x78>)
    4fc6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    4fc8:	f010 0002 	ands.w	r0, r0, #2
    4fcc:	d12e      	bne.n	502c <hard_fault+0x70>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    4fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4fd0:	2b00      	cmp	r3, #0
    4fd2:	db2c      	blt.n	502e <hard_fault+0x72>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    4fd4:	4b17      	ldr	r3, [pc, #92]	; (5034 <hard_fault+0x78>)
    4fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4fd8:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    4fdc:	d028      	beq.n	5030 <hard_fault+0x74>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    4fde:	f8dc 3018 	ldr.w	r3, [ip, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    4fe2:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    4fe6:	f64d 7302 	movw	r3, #57090	; 0xdf02
    4fea:	429a      	cmp	r2, r3
    4fec:	d00f      	beq.n	500e <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    4fee:	4b11      	ldr	r3, [pc, #68]	; (5034 <hard_fault+0x78>)
    4ff0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    4ff4:	b973      	cbnz	r3, 5014 <hard_fault+0x58>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    4ff6:	4b0f      	ldr	r3, [pc, #60]	; (5034 <hard_fault+0x78>)
    4ff8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    4ffc:	b983      	cbnz	r3, 5020 <hard_fault+0x64>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    4ffe:	4b0d      	ldr	r3, [pc, #52]	; (5034 <hard_fault+0x78>)
    5000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    5002:	b29b      	uxth	r3, r3
    5004:	b19b      	cbz	r3, 502e <hard_fault+0x72>
			reason = usage_fault(esf);
    5006:	4660      	mov	r0, ip
    5008:	f7ff ff76 	bl	4ef8 <usage_fault>
    500c:	e00f      	b.n	502e <hard_fault+0x72>
			reason = esf->basic.r0;
    500e:	f8dc 0000 	ldr.w	r0, [ip]
    5012:	e00c      	b.n	502e <hard_fault+0x72>
			reason = mem_manage_fault(esf, 1, recoverable);
    5014:	460a      	mov	r2, r1
    5016:	2101      	movs	r1, #1
    5018:	4660      	mov	r0, ip
    501a:	f7ff ff7f 	bl	4f1c <mem_manage_fault>
    501e:	e006      	b.n	502e <hard_fault+0x72>
			reason = bus_fault(esf, 1, recoverable);
    5020:	460a      	mov	r2, r1
    5022:	2101      	movs	r1, #1
    5024:	4660      	mov	r0, ip
    5026:	f7ff ff3d 	bl	4ea4 <bus_fault>
    502a:	e000      	b.n	502e <hard_fault+0x72>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    502c:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    502e:	bd08      	pop	{r3, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    5030:	4618      	mov	r0, r3
	return reason;
    5032:	e7fc      	b.n	502e <hard_fault+0x72>
    5034:	e000ed00 	.word	0xe000ed00

00005038 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    5038:	b530      	push	{r4, r5, lr}
    503a:	b08b      	sub	sp, #44	; 0x2c
    503c:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    503e:	4b26      	ldr	r3, [pc, #152]	; (50d8 <z_arm_fault+0xa0>)
    5040:	6859      	ldr	r1, [r3, #4]
    5042:	f3c1 0108 	ubfx	r1, r1, #0, #9
    5046:	2300      	movs	r3, #0
    5048:	f383 8811 	msr	BASEPRI, r3
    504c:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    5050:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    5054:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    5058:	d115      	bne.n	5086 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    505a:	f002 030c 	and.w	r3, r2, #12
    505e:	2b08      	cmp	r3, #8
    5060:	d014      	beq.n	508c <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    5062:	f012 0f08 	tst.w	r2, #8
    5066:	d00b      	beq.n	5080 <z_arm_fault+0x48>
	*nested_exc = false;
    5068:	2500      	movs	r5, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    506a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    506e:	4620      	mov	r0, r4
    5070:	f014 fd55 	bl	19b1e <fault_handle>
    5074:	4686      	mov	lr, r0
	if (recoverable) {
    5076:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    507a:	b153      	cbz	r3, 5092 <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    507c:	b00b      	add	sp, #44	; 0x2c
    507e:	bd30      	pop	{r4, r5, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    5080:	4604      	mov	r4, r0
			*nested_exc = true;
    5082:	2501      	movs	r5, #1
    5084:	e7f1      	b.n	506a <z_arm_fault+0x32>
	*nested_exc = false;
    5086:	2500      	movs	r5, #0
		return NULL;
    5088:	462c      	mov	r4, r5
    508a:	e7ee      	b.n	506a <z_arm_fault+0x32>
	*nested_exc = false;
    508c:	2500      	movs	r5, #0
		return NULL;
    508e:	462c      	mov	r4, r5
    5090:	e7eb      	b.n	506a <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    5092:	f10d 0c04 	add.w	ip, sp, #4
    5096:	6820      	ldr	r0, [r4, #0]
    5098:	6861      	ldr	r1, [r4, #4]
    509a:	68a2      	ldr	r2, [r4, #8]
    509c:	68e3      	ldr	r3, [r4, #12]
    509e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50a2:	6920      	ldr	r0, [r4, #16]
    50a4:	6961      	ldr	r1, [r4, #20]
    50a6:	69a2      	ldr	r2, [r4, #24]
    50a8:	69e3      	ldr	r3, [r4, #28]
    50aa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	if (nested_exc) {
    50ae:	b145      	cbz	r5, 50c2 <z_arm_fault+0x8a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    50b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
    50b4:	b95a      	cbnz	r2, 50ce <z_arm_fault+0x96>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    50b6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    50ba:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    50be:	9308      	str	r3, [sp, #32]
    50c0:	e005      	b.n	50ce <z_arm_fault+0x96>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    50c2:	9b08      	ldr	r3, [sp, #32]
    50c4:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    50c8:	f023 0301 	bic.w	r3, r3, #1
    50cc:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    50ce:	a901      	add	r1, sp, #4
    50d0:	4670      	mov	r0, lr
    50d2:	f014 fd09 	bl	19ae8 <z_arm_fatal_error>
    50d6:	e7d1      	b.n	507c <z_arm_fault+0x44>
    50d8:	e000ed00 	.word	0xe000ed00

000050dc <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    50dc:	4a02      	ldr	r2, [pc, #8]	; (50e8 <z_arm_fault_init+0xc>)
    50de:	6953      	ldr	r3, [r2, #20]
    50e0:	f043 0310 	orr.w	r3, r3, #16
    50e4:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    50e6:	4770      	bx	lr
    50e8:	e000ed00 	.word	0xe000ed00

000050ec <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    50ec:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    50f0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    50f4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    50f6:	4672      	mov	r2, lr
	bl z_arm_fault
    50f8:	f7ff ff9e 	bl	5038 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    50fc:	bd01      	pop	{r0, pc}
    50fe:	bf00      	nop

00005100 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    5100:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    5102:	e006      	b.n	5112 <z_arm_interrupt_init+0x12>
    5104:	f002 010f 	and.w	r1, r2, #15
    5108:	4b09      	ldr	r3, [pc, #36]	; (5130 <z_arm_interrupt_init+0x30>)
    510a:	440b      	add	r3, r1
    510c:	2120      	movs	r1, #32
    510e:	7619      	strb	r1, [r3, #24]
    5110:	3201      	adds	r2, #1
    5112:	2a2f      	cmp	r2, #47	; 0x2f
    5114:	dc0a      	bgt.n	512c <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    5116:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    5118:	2b00      	cmp	r3, #0
    511a:	dbf3      	blt.n	5104 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    511c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    5120:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    5124:	2120      	movs	r1, #32
    5126:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    512a:	e7f1      	b.n	5110 <z_arm_interrupt_init+0x10>
	}
}
    512c:	4770      	bx	lr
    512e:	bf00      	nop
    5130:	e000ecfc 	.word	0xe000ecfc

00005134 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    5134:	2000      	movs	r0, #0
    msr CONTROL, r0
    5136:	f380 8814 	msr	CONTROL, r0
    isb
    513a:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    513e:	f019 facb 	bl	1e6d8 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    5142:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    5144:	490d      	ldr	r1, [pc, #52]	; (517c <__start+0x48>)
    str r0, [r1]
    5146:	6008      	str	r0, [r1, #0]
    dsb
    5148:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    514c:	480c      	ldr	r0, [pc, #48]	; (5180 <__start+0x4c>)
    msr msp, r0
    514e:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    5152:	f000 f82d 	bl	51b0 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    5156:	2020      	movs	r0, #32
    msr BASEPRI, r0
    5158:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    515c:	4809      	ldr	r0, [pc, #36]	; (5184 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    515e:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    5162:	1840      	adds	r0, r0, r1
    msr PSP, r0
    5164:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    5168:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    516c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    516e:	4308      	orrs	r0, r1
    msr CONTROL, r0
    5170:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    5174:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    5178:	f7ff fd92 	bl	4ca0 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    517c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    5180:	20009f60 	.word	0x20009f60
    ldr r0, =z_interrupt_stacks
    5184:	2000a0e0 	.word	0x2000a0e0

00005188 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    5188:	4b08      	ldr	r3, [pc, #32]	; (51ac <z_arm_clear_arm_mpu_config+0x24>)
    518a:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    518e:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    5192:	2300      	movs	r3, #0
    5194:	e006      	b.n	51a4 <z_arm_clear_arm_mpu_config+0x1c>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    5196:	4a05      	ldr	r2, [pc, #20]	; (51ac <z_arm_clear_arm_mpu_config+0x24>)
    5198:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    519c:	2100      	movs	r1, #0
    519e:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    51a2:	3301      	adds	r3, #1
    51a4:	4283      	cmp	r3, r0
    51a6:	dbf6      	blt.n	5196 <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    51a8:	4770      	bx	lr
    51aa:	bf00      	nop
    51ac:	e000ed00 	.word	0xe000ed00

000051b0 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    51b0:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    51b2:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    51b4:	2400      	movs	r4, #0
    51b6:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    51ba:	f7ff ffe5 	bl	5188 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    51be:	4623      	mov	r3, r4
    51c0:	e008      	b.n	51d4 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    51c2:	f103 0120 	add.w	r1, r3, #32
    51c6:	4a0e      	ldr	r2, [pc, #56]	; (5200 <z_arm_init_arch_hw_at_boot+0x50>)
    51c8:	f04f 30ff 	mov.w	r0, #4294967295
    51cc:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    51d0:	3301      	adds	r3, #1
    51d2:	b2db      	uxtb	r3, r3
    51d4:	2b07      	cmp	r3, #7
    51d6:	d9f4      	bls.n	51c2 <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    51d8:	2300      	movs	r3, #0
    51da:	e008      	b.n	51ee <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    51dc:	f103 0160 	add.w	r1, r3, #96	; 0x60
    51e0:	4a07      	ldr	r2, [pc, #28]	; (5200 <z_arm_init_arch_hw_at_boot+0x50>)
    51e2:	f04f 30ff 	mov.w	r0, #4294967295
    51e6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    51ea:	3301      	adds	r3, #1
    51ec:	b2db      	uxtb	r3, r3
    51ee:	2b07      	cmp	r3, #7
    51f0:	d9f4      	bls.n	51dc <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    51f2:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    51f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    51f8:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    51fc:	bd10      	pop	{r4, pc}
    51fe:	bf00      	nop
    5200:	e000e100 	.word	0xe000e100

00005204 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    5204:	b508      	push	{r3, lr}
	if (_current == thread) {
    5206:	4b0a      	ldr	r3, [pc, #40]	; (5230 <z_impl_k_thread_abort+0x2c>)
    5208:	689b      	ldr	r3, [r3, #8]
    520a:	4283      	cmp	r3, r0
    520c:	d002      	beq.n	5214 <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    520e:	f00e fdb5 	bl	13d7c <z_thread_abort>
}
    5212:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5214:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    5218:	2b00      	cmp	r3, #0
    521a:	d0f8      	beq.n	520e <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    521c:	4b05      	ldr	r3, [pc, #20]	; (5234 <z_impl_k_thread_abort+0x30>)
    521e:	685a      	ldr	r2, [r3, #4]
    5220:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    5224:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    5226:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    5228:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    522c:	625a      	str	r2, [r3, #36]	; 0x24
    522e:	e7ee      	b.n	520e <z_impl_k_thread_abort+0xa>
    5230:	20009210 	.word	0x20009210
    5234:	e000ed00 	.word	0xe000ed00

00005238 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    5238:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    523a:	4b03      	ldr	r3, [pc, #12]	; (5248 <z_arm_configure_static_mpu_regions+0x10>)
    523c:	4a03      	ldr	r2, [pc, #12]	; (524c <z_arm_configure_static_mpu_regions+0x14>)
    523e:	2101      	movs	r1, #1
    5240:	4803      	ldr	r0, [pc, #12]	; (5250 <z_arm_configure_static_mpu_regions+0x18>)
    5242:	f014 fcf2 	bl	19c2a <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    5246:	bd08      	pop	{r3, pc}
    5248:	20020000 	.word	0x20020000
    524c:	20000000 	.word	0x20000000
    5250:	0001ef68 	.word	0x0001ef68

00005254 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    5254:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    5256:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
    525a:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    525c:	4804      	ldr	r0, [pc, #16]	; (5270 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    525e:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    5260:	2320      	movs	r3, #32
    5262:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    5264:	4b03      	ldr	r3, [pc, #12]	; (5274 <z_arm_configure_dynamic_mpu_regions+0x20>)
    5266:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    5268:	2101      	movs	r1, #1
    526a:	f014 fce2 	bl	19c32 <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    526e:	bd08      	pop	{r3, pc}
    5270:	2000221c 	.word	0x2000221c
    5274:	150b0000 	.word	0x150b0000

00005278 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    5278:	4a08      	ldr	r2, [pc, #32]	; (529c <region_init+0x24>)
    527a:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    527e:	680b      	ldr	r3, [r1, #0]
    5280:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    5284:	4303      	orrs	r3, r0
    5286:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    528a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    528e:	688b      	ldr	r3, [r1, #8]
    5290:	f043 0301 	orr.w	r3, r3, #1
    5294:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    5298:	4770      	bx	lr
    529a:	bf00      	nop
    529c:	e000ed00 	.word	0xe000ed00

000052a0 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    52a0:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    52a2:	4c03      	ldr	r4, [pc, #12]	; (52b0 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    52a4:	2301      	movs	r3, #1
    52a6:	7822      	ldrb	r2, [r4, #0]
    52a8:	f014 fc97 	bl	19bda <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    52ac:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    52ae:	bd10      	pop	{r4, pc}
    52b0:	20009293 	.word	0x20009293

000052b4 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    52b4:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    52b6:	2300      	movs	r3, #0
    52b8:	4a09      	ldr	r2, [pc, #36]	; (52e0 <mpu_configure_dynamic_mpu_regions+0x2c>)
    52ba:	7812      	ldrb	r2, [r2, #0]
    52bc:	f014 fc8d 	bl	19bda <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    52c0:	f110 0f16 	cmn.w	r0, #22
    52c4:	d00a      	beq.n	52dc <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    52c6:	4603      	mov	r3, r0
    52c8:	e006      	b.n	52d8 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    52ca:	4a06      	ldr	r2, [pc, #24]	; (52e4 <mpu_configure_dynamic_mpu_regions+0x30>)
    52cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    52d0:	2100      	movs	r1, #0
    52d2:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    52d6:	3301      	adds	r3, #1
    52d8:	2b07      	cmp	r3, #7
    52da:	ddf6      	ble.n	52ca <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    52dc:	bd08      	pop	{r3, pc}
    52de:	bf00      	nop
    52e0:	20009293 	.word	0x20009293
    52e4:	e000ed00 	.word	0xe000ed00

000052e8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    52e8:	4b04      	ldr	r3, [pc, #16]	; (52fc <arm_core_mpu_enable+0x14>)
    52ea:	2205      	movs	r2, #5
    52ec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    52f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    52f4:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    52f8:	4770      	bx	lr
    52fa:	bf00      	nop
    52fc:	e000ed00 	.word	0xe000ed00

00005300 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    5300:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    5304:	4b02      	ldr	r3, [pc, #8]	; (5310 <arm_core_mpu_disable+0x10>)
    5306:	2200      	movs	r2, #0
    5308:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    530c:	4770      	bx	lr
    530e:	bf00      	nop
    5310:	e000ed00 	.word	0xe000ed00

00005314 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    5314:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    5316:	4b0e      	ldr	r3, [pc, #56]	; (5350 <z_arm_mpu_init+0x3c>)
    5318:	681d      	ldr	r5, [r3, #0]
    531a:	2d08      	cmp	r5, #8
    531c:	d815      	bhi.n	534a <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    531e:	f7ff ffef 	bl	5300 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    5322:	2400      	movs	r4, #0
    5324:	e009      	b.n	533a <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    5326:	4b0a      	ldr	r3, [pc, #40]	; (5350 <z_arm_mpu_init+0x3c>)
    5328:	6859      	ldr	r1, [r3, #4]
    532a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    532e:	0093      	lsls	r3, r2, #2
    5330:	4419      	add	r1, r3
    5332:	4620      	mov	r0, r4
    5334:	f7ff ffa0 	bl	5278 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    5338:	3401      	adds	r4, #1
    533a:	42a5      	cmp	r5, r4
    533c:	d8f3      	bhi.n	5326 <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    533e:	4b05      	ldr	r3, [pc, #20]	; (5354 <z_arm_mpu_init+0x40>)
    5340:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    5342:	f7ff ffd1 	bl	52e8 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    5346:	2000      	movs	r0, #0
}
    5348:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    534a:	f04f 30ff 	mov.w	r0, #4294967295
    534e:	e7fb      	b.n	5348 <z_arm_mpu_init+0x34>
    5350:	0001ef8c 	.word	0x0001ef8c
    5354:	20009293 	.word	0x20009293

00005358 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    5358:	4b01      	ldr	r3, [pc, #4]	; (5360 <__stdout_hook_install+0x8>)
    535a:	6018      	str	r0, [r3, #0]
}
    535c:	4770      	bx	lr
    535e:	bf00      	nop
    5360:	200003ac 	.word	0x200003ac

00005364 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    5364:	b570      	push	{r4, r5, r6, lr}
    5366:	4606      	mov	r6, r0
    5368:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    536a:	2400      	movs	r4, #0
    536c:	e000      	b.n	5370 <z_impl_zephyr_read_stdin+0xc>
    536e:	3401      	adds	r4, #1
    5370:	42ac      	cmp	r4, r5
    5372:	da08      	bge.n	5386 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    5374:	4b05      	ldr	r3, [pc, #20]	; (538c <z_impl_zephyr_read_stdin+0x28>)
    5376:	681b      	ldr	r3, [r3, #0]
    5378:	4798      	blx	r3
    537a:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    537c:	280a      	cmp	r0, #10
    537e:	d001      	beq.n	5384 <z_impl_zephyr_read_stdin+0x20>
    5380:	280d      	cmp	r0, #13
    5382:	d1f4      	bne.n	536e <z_impl_zephyr_read_stdin+0xa>
			i++;
    5384:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    5386:	4620      	mov	r0, r4
    5388:	bd70      	pop	{r4, r5, r6, pc}
    538a:	bf00      	nop
    538c:	200003a8 	.word	0x200003a8

00005390 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    5390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5392:	4605      	mov	r5, r0
    5394:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    5396:	2400      	movs	r4, #0
    5398:	e004      	b.n	53a4 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    539a:	4b09      	ldr	r3, [pc, #36]	; (53c0 <z_impl_zephyr_write_stdout+0x30>)
    539c:	681b      	ldr	r3, [r3, #0]
    539e:	7830      	ldrb	r0, [r6, #0]
    53a0:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    53a2:	3401      	adds	r4, #1
    53a4:	42bc      	cmp	r4, r7
    53a6:	da08      	bge.n	53ba <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    53a8:	192e      	adds	r6, r5, r4
    53aa:	5d2b      	ldrb	r3, [r5, r4]
    53ac:	2b0a      	cmp	r3, #10
    53ae:	d1f4      	bne.n	539a <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    53b0:	4b03      	ldr	r3, [pc, #12]	; (53c0 <z_impl_zephyr_write_stdout+0x30>)
    53b2:	681b      	ldr	r3, [r3, #0]
    53b4:	200d      	movs	r0, #13
    53b6:	4798      	blx	r3
    53b8:	e7ef      	b.n	539a <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    53ba:	4638      	mov	r0, r7
    53bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    53be:	bf00      	nop
    53c0:	200003ac 	.word	0x200003ac

000053c4 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    53c4:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    53c6:	2205      	movs	r2, #5
    53c8:	4902      	ldr	r1, [pc, #8]	; (53d4 <_exit+0x10>)
    53ca:	2001      	movs	r0, #1
    53cc:	f014 fc42 	bl	19c54 <_write>
	while (1) {
    53d0:	e7fe      	b.n	53d0 <_exit+0xc>
    53d2:	bf00      	nop
    53d4:	0001ef74 	.word	0x0001ef74

000053d8 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    53d8:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    53da:	4b08      	ldr	r3, [pc, #32]	; (53fc <_sbrk+0x24>)
    53dc:	6819      	ldr	r1, [r3, #0]
    53de:	4b08      	ldr	r3, [pc, #32]	; (5400 <_sbrk+0x28>)
    53e0:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    53e2:	440a      	add	r2, r1
    53e4:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    53e8:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
    53ec:	429a      	cmp	r2, r3
    53ee:	d202      	bcs.n	53f6 <_sbrk+0x1e>
		heap_sz += count;
    53f0:	4b02      	ldr	r3, [pc, #8]	; (53fc <_sbrk+0x24>)
    53f2:	601a      	str	r2, [r3, #0]
		ret = ptr;
    53f4:	4770      	bx	lr

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
    53f6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	return ret;
}
    53fa:	4770      	bx	lr
    53fc:	20002228 	.word	0x20002228
    5400:	2000b390 	.word	0x2000b390

00005404 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    5404:	f04f 0320 	mov.w	r3, #32
    5408:	f3ef 8211 	mrs	r2, BASEPRI
    540c:	f383 8812 	msr	BASEPRI_MAX, r3
    5410:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    5414:	2301      	movs	r3, #1
    5416:	4906      	ldr	r1, [pc, #24]	; (5430 <nordicsemi_nrf52_init+0x2c>)
    5418:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    541c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    5420:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    5424:	f382 8811 	msr	BASEPRI, r2
    5428:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    542c:	2000      	movs	r0, #0
    542e:	4770      	bx	lr
    5430:	4001e000 	.word	0x4001e000

00005434 <sys_arch_reboot>:
    *p_gpregret = val;
    5434:	b2c0      	uxtb	r0, r0
    5436:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    543a:	f8c2 051c 	str.w	r0, [r2, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    543e:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5442:	4905      	ldr	r1, [pc, #20]	; (5458 <sys_arch_reboot+0x24>)
    5444:	68ca      	ldr	r2, [r1, #12]
    5446:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    544a:	4b04      	ldr	r3, [pc, #16]	; (545c <sys_arch_reboot+0x28>)
    544c:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    544e:	60cb      	str	r3, [r1, #12]
    5450:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    5454:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5456:	e7fd      	b.n	5454 <sys_arch_reboot+0x20>
    5458:	e000ed00 	.word	0xe000ed00
    545c:	05fa0004 	.word	0x05fa0004

00005460 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    5460:	b130      	cbz	r0, 5470 <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    5462:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    5464:	0180      	lsls	r0, r0, #6
    5466:	4b03      	ldr	r3, [pc, #12]	; (5474 <arch_busy_wait+0x14>)
    5468:	f043 0301 	orr.w	r3, r3, #1
    546c:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    546e:	bd08      	pop	{r3, pc}
    5470:	4770      	bx	lr
    5472:	bf00      	nop
    5474:	0001e9f0 	.word	0x0001e9f0

00005478 <bt_buf_get_rx>:
			  BT_BUF_RX_SIZE, 8,
			  NULL);
#endif /* CONFIG_BT_HCI_ACL_FLOW_CONTROL */

struct net_buf *bt_buf_get_rx(enum bt_buf_type type, k_timeout_t timeout)
{
    5478:	b538      	push	{r3, r4, r5, lr}
    547a:	4604      	mov	r4, r0
 * @copydetails net_buf_alloc_fixed
 */
static inline struct net_buf * __must_check net_buf_alloc(struct net_buf_pool *pool,
							  k_timeout_t timeout)
{
	return net_buf_alloc_fixed(pool, timeout);
    547c:	4805      	ldr	r0, [pc, #20]	; (5494 <bt_buf_get_rx+0x1c>)
    547e:	f017 fda7 	bl	1cfd0 <net_buf_alloc_fixed>
	}
#else
	buf = net_buf_alloc(&hci_rx_pool, timeout);
#endif

	if (buf) {
    5482:	4605      	mov	r5, r0
    5484:	b120      	cbz	r0, 5490 <bt_buf_get_rx+0x18>
 * @param buf Buffer to initialize.
 * @param reserve How much headroom to reserve.
 */
static inline void net_buf_reserve(struct net_buf *buf, size_t reserve)
{
	net_buf_simple_reserve(&buf->b, reserve);
    5486:	2100      	movs	r1, #0
    5488:	3008      	adds	r0, #8
    548a:	f017 fdc3 	bl	1d014 <net_buf_simple_reserve>
 *  @param buf   Bluetooth buffer
 *  @param type  The BT_* type to set the buffer to
 */
static inline void bt_buf_set_type(struct net_buf *buf, enum bt_buf_type type)
{
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
    548e:	752c      	strb	r4, [r5, #20]
		net_buf_reserve(buf, BT_BUF_RESERVE);
		bt_buf_set_type(buf, type);
	}

	return buf;
}
    5490:	4628      	mov	r0, r5
    5492:	bd38      	pop	{r3, r4, r5, pc}
    5494:	20000fe0 	.word	0x20000fe0

00005498 <bt_buf_get_cmd_complete>:

struct net_buf *bt_buf_get_cmd_complete(k_timeout_t timeout)
{
    5498:	b510      	push	{r4, lr}
    549a:	4602      	mov	r2, r0
	struct net_buf *buf;

	if (bt_dev.sent_cmd) {
    549c:	4b0a      	ldr	r3, [pc, #40]	; (54c8 <bt_buf_get_cmd_complete+0x30>)
    549e:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
    54a2:	b158      	cbz	r0, 54bc <bt_buf_get_cmd_complete+0x24>
		buf = net_buf_ref(bt_dev.sent_cmd);
    54a4:	f017 fdee 	bl	1d084 <net_buf_ref>
    54a8:	4604      	mov	r4, r0
    54aa:	2301      	movs	r3, #1
    54ac:	7503      	strb	r3, [r0, #20]

		bt_buf_set_type(buf, BT_BUF_EVT);
		buf->len = 0U;
    54ae:	2100      	movs	r1, #0
    54b0:	8181      	strh	r1, [r0, #12]
    54b2:	3008      	adds	r0, #8
    54b4:	f017 fdae 	bl	1d014 <net_buf_simple_reserve>

		return buf;
	}

	return bt_buf_get_rx(BT_BUF_EVT, timeout);
}
    54b8:	4620      	mov	r0, r4
    54ba:	bd10      	pop	{r4, pc}
	return bt_buf_get_rx(BT_BUF_EVT, timeout);
    54bc:	460b      	mov	r3, r1
    54be:	2001      	movs	r0, #1
    54c0:	f7ff ffda 	bl	5478 <bt_buf_get_rx>
    54c4:	4604      	mov	r4, r0
    54c6:	e7f7      	b.n	54b8 <bt_buf_get_cmd_complete+0x20>
    54c8:	20000000 	.word	0x20000000

000054cc <bt_buf_get_evt>:

struct net_buf *bt_buf_get_evt(uint8_t evt, bool discardable,
			       k_timeout_t timeout)
{
    54cc:	b510      	push	{r4, lr}
	switch (evt) {
    54ce:	f1a0 0c0e 	sub.w	ip, r0, #14
    54d2:	f1bc 0f01 	cmp.w	ip, #1
    54d6:	d906      	bls.n	54e6 <bt_buf_get_evt+0x1a>
	case BT_HCI_EVT_CMD_COMPLETE:
	case BT_HCI_EVT_CMD_STATUS:
		return bt_buf_get_cmd_complete(timeout);
	default:
#if defined(CONFIG_BT_BUF_EVT_DISCARDABLE_COUNT)
		if (discardable) {
    54d8:	b959      	cbnz	r1, 54f2 <bt_buf_get_evt+0x26>

			return buf;
		}
#endif /* CONFIG_BT_BUF_EVT_DISCARDABLE_COUNT */

		return bt_buf_get_rx(BT_BUF_EVT, timeout);
    54da:	2001      	movs	r0, #1
    54dc:	f7ff ffcc 	bl	5478 <bt_buf_get_rx>
    54e0:	4604      	mov	r4, r0
	}
}
    54e2:	4620      	mov	r0, r4
    54e4:	bd10      	pop	{r4, pc}
		return bt_buf_get_cmd_complete(timeout);
    54e6:	4610      	mov	r0, r2
    54e8:	4619      	mov	r1, r3
    54ea:	f7ff ffd5 	bl	5498 <bt_buf_get_cmd_complete>
    54ee:	4604      	mov	r4, r0
    54f0:	e7f7      	b.n	54e2 <bt_buf_get_evt+0x16>
	return net_buf_alloc_fixed(pool, timeout);
    54f2:	4806      	ldr	r0, [pc, #24]	; (550c <bt_buf_get_evt+0x40>)
    54f4:	f017 fd6c 	bl	1cfd0 <net_buf_alloc_fixed>
			if (buf) {
    54f8:	4604      	mov	r4, r0
    54fa:	2800      	cmp	r0, #0
    54fc:	d0f1      	beq.n	54e2 <bt_buf_get_evt+0x16>
	net_buf_simple_reserve(&buf->b, reserve);
    54fe:	2100      	movs	r1, #0
    5500:	3008      	adds	r0, #8
    5502:	f017 fd87 	bl	1d014 <net_buf_simple_reserve>
    5506:	2301      	movs	r3, #1
    5508:	7523      	strb	r3, [r4, #20]
			return buf;
    550a:	e7ea      	b.n	54e2 <bt_buf_get_evt+0x16>
    550c:	20000f88 	.word	0x20000f88

00005510 <read_local_ver_complete>:
}


static void read_local_ver_complete(struct net_buf *buf)
{
	struct bt_hci_rp_read_local_version_info *rp = (void *)buf->data;
    5510:	6882      	ldr	r2, [r0, #8]

	BT_DBG("status 0x%02x", rp->status);

	bt_dev.hci_version = rp->hci_version;
    5512:	7851      	ldrb	r1, [r2, #1]
    5514:	4b07      	ldr	r3, [pc, #28]	; (5534 <read_local_ver_complete+0x24>)
    5516:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
	bt_dev.hci_revision = sys_le16_to_cpu(rp->hci_revision);
    551a:	8851      	ldrh	r1, [r2, #2]
    551c:	84d9      	strh	r1, [r3, #38]	; 0x26
	bt_dev.lmp_version = rp->lmp_version;
    551e:	7911      	ldrb	r1, [r2, #4]
    5520:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
	bt_dev.lmp_subversion = sys_le16_to_cpu(rp->lmp_subversion);
    5524:	f8b2 1007 	ldrh.w	r1, [r2, #7]
    5528:	8519      	strh	r1, [r3, #40]	; 0x28
	bt_dev.manufacturer = sys_le16_to_cpu(rp->manufacturer);
    552a:	f8b2 2005 	ldrh.w	r2, [r2, #5]
    552e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
    5530:	4770      	bx	lr
    5532:	bf00      	nop
    5534:	20000000 	.word	0x20000000

00005538 <read_le_features_complete>:

static void read_le_features_complete(struct net_buf *buf)
{
	struct bt_hci_rp_le_read_local_features *rp = (void *)buf->data;
    5538:	6882      	ldr	r2, [r0, #8]

	BT_DBG("status 0x%02x", rp->status);

	memcpy(bt_dev.le.features, rp->features, sizeof(bt_dev.le.features));
    553a:	4b03      	ldr	r3, [pc, #12]	; (5548 <read_le_features_complete+0x10>)
    553c:	f8d2 0001 	ldr.w	r0, [r2, #1]
    5540:	f8d2 1005 	ldr.w	r1, [r2, #5]
    5544:	c303      	stmia	r3!, {r0, r1}
}
    5546:	4770      	bx	lr
    5548:	20000090 	.word	0x20000090

0000554c <read_supported_commands_complete>:

	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_HOST_FEATURE, buf, NULL);
}

static void read_supported_commands_complete(struct net_buf *buf)
{
    554c:	b530      	push	{r4, r5, lr}
	struct bt_hci_rp_read_supported_commands *rp = (void *)buf->data;
    554e:	6884      	ldr	r4, [r0, #8]

	BT_DBG("status 0x%02x", rp->status);

	memcpy(bt_dev.supported_commands, rp->commands,
    5550:	f104 0c01 	add.w	ip, r4, #1
    5554:	4d09      	ldr	r5, [pc, #36]	; (557c <read_supported_commands_complete+0x30>)
    5556:	3441      	adds	r4, #65	; 0x41
    5558:	46ae      	mov	lr, r5
    555a:	f8dc 0000 	ldr.w	r0, [ip]
    555e:	f8dc 1004 	ldr.w	r1, [ip, #4]
    5562:	f8dc 2008 	ldr.w	r2, [ip, #8]
    5566:	f8dc 300c 	ldr.w	r3, [ip, #12]
    556a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    556e:	f10c 0c10 	add.w	ip, ip, #16
    5572:	4675      	mov	r5, lr
    5574:	45a4      	cmp	ip, r4
    5576:	d1ef      	bne.n	5558 <read_supported_commands_complete+0xc>
	 * supported if TinyCrypt ECC is used for emulation.
	 */
	if (IS_ENABLED(CONFIG_BT_TINYCRYPT_ECC)) {
		bt_hci_ecc_supported_commands(bt_dev.supported_commands);
	}
}
    5578:	bd30      	pop	{r4, r5, pc}
    557a:	bf00      	nop
    557c:	20000034 	.word	0x20000034

00005580 <read_local_features_complete>:

static void read_local_features_complete(struct net_buf *buf)
{
	struct bt_hci_rp_read_local_features *rp = (void *)buf->data;
    5580:	6882      	ldr	r2, [r0, #8]

	BT_DBG("status 0x%02x", rp->status);

	memcpy(bt_dev.features[0], rp->features, sizeof(bt_dev.features[0]));
    5582:	4b03      	ldr	r3, [pc, #12]	; (5590 <read_local_features_complete+0x10>)
    5584:	f8d2 0001 	ldr.w	r0, [r2, #1]
    5588:	f8d2 1005 	ldr.w	r1, [r2, #5]
    558c:	c303      	stmia	r3!, {r0, r1}
}
    558e:	4770      	bx	lr
    5590:	2000002c 	.word	0x2000002c

00005594 <le_read_supp_states_complete>:

static void le_read_supp_states_complete(struct net_buf *buf)
{
	struct bt_hci_rp_le_read_supp_states *rp = (void *)buf->data;
    5594:	6883      	ldr	r3, [r0, #8]
 *
 *  @return 16-bit integer in host endianness.
 */
static inline uint16_t sys_get_le16(const uint8_t src[2])
{
	return ((uint16_t)src[1] << 8) | src[0];
    5596:	7a19      	ldrb	r1, [r3, #8]
    5598:	79da      	ldrb	r2, [r3, #7]
    559a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    559e:	7998      	ldrb	r0, [r3, #6]
    55a0:	795a      	ldrb	r2, [r3, #5]
    55a2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 *
 *  @return 32-bit integer in host endianness.
 */
static inline uint32_t sys_get_le32(const uint8_t src[4])
{
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    55a6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
	return ((uint16_t)src[1] << 8) | src[0];
    55aa:	7918      	ldrb	r0, [r3, #4]
    55ac:	78d9      	ldrb	r1, [r3, #3]
    55ae:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    55b2:	7898      	ldrb	r0, [r3, #2]
    55b4:	785b      	ldrb	r3, [r3, #1]
    55b6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    55ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16

	BT_DBG("status 0x%02x", rp->status);

	bt_dev.le.states = sys_get_le64(rp->le_states);
    55be:	4903      	ldr	r1, [pc, #12]	; (55cc <le_read_supp_states_complete+0x38>)
    55c0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
    55c4:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
}
    55c8:	4770      	bx	lr
    55ca:	bf00      	nop
    55cc:	20000000 	.word	0x20000000

000055d0 <hci_reset_complete>:
{
    55d0:	b508      	push	{r3, lr}
	uint8_t status = buf->data[0];
    55d2:	6883      	ldr	r3, [r0, #8]
    55d4:	781b      	ldrb	r3, [r3, #0]
	if (status) {
    55d6:	b9a3      	cbnz	r3, 5602 <hci_reset_complete+0x32>
		bt_scan_reset();
    55d8:	f001 f860 	bl	669c <bt_scan_reset>
    55dc:	f3bf 8f5b 	dmb	ish
    55e0:	4b08      	ldr	r3, [pc, #32]	; (5604 <hci_reset_complete+0x34>)
    55e2:	f853 2f88 	ldr.w	r2, [r3, #136]!
    55e6:	f3bf 8f5b 	dmb	ish
	flags = (atomic_get(bt_dev.flags) & BT_DEV_PERSISTENT_FLAGS);
    55ea:	f002 0209 	and.w	r2, r2, #9
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    55ee:	f3bf 8f5b 	dmb	ish
    55f2:	e853 1f00 	ldrex	r1, [r3]
    55f6:	e843 2000 	strex	r0, r2, [r3]
    55fa:	2800      	cmp	r0, #0
    55fc:	d1f9      	bne.n	55f2 <hci_reset_complete+0x22>
    55fe:	f3bf 8f5b 	dmb	ish
}
    5602:	bd08      	pop	{r3, pc}
    5604:	20000000 	.word	0x20000000

00005608 <hci_cmd_done>:
{
    5608:	b570      	push	{r4, r5, r6, lr}
    560a:	4606      	mov	r6, r0
    560c:	460d      	mov	r5, r1
    560e:	4614      	mov	r4, r2
	if (net_buf_pool_get(buf->pool_id) != &hci_cmd_pool) {
    5610:	7990      	ldrb	r0, [r2, #6]
    5612:	f00b fa7d 	bl	10b10 <net_buf_pool_get>
    5616:	4b39      	ldr	r3, [pc, #228]	; (56fc <hci_cmd_done+0xf4>)
    5618:	4283      	cmp	r3, r0
    561a:	d000      	beq.n	561e <hci_cmd_done+0x16>
}
    561c:	bd70      	pop	{r4, r5, r6, pc}
	if (cmd(buf)->opcode != opcode) {
    561e:	4620      	mov	r0, r4
    5620:	f017 fc2a 	bl	1ce78 <net_buf_id>
    5624:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    5628:	4b35      	ldr	r3, [pc, #212]	; (5700 <hci_cmd_done+0xf8>)
    562a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    562e:	8843      	ldrh	r3, [r0, #2]
    5630:	42b3      	cmp	r3, r6
    5632:	d1f3      	bne.n	561c <hci_cmd_done+0x14>
	if (bt_dev.sent_cmd) {
    5634:	4b33      	ldr	r3, [pc, #204]	; (5704 <hci_cmd_done+0xfc>)
    5636:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
    563a:	b128      	cbz	r0, 5648 <hci_cmd_done+0x40>
		net_buf_unref(bt_dev.sent_cmd);
    563c:	f017 fcfc 	bl	1d038 <net_buf_unref>
		bt_dev.sent_cmd = NULL;
    5640:	4b30      	ldr	r3, [pc, #192]	; (5704 <hci_cmd_done+0xfc>)
    5642:	2200      	movs	r2, #0
    5644:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	if (cmd(buf)->state && !status) {
    5648:	4620      	mov	r0, r4
    564a:	f017 fc15 	bl	1ce78 <net_buf_id>
    564e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    5652:	4b2b      	ldr	r3, [pc, #172]	; (5700 <hci_cmd_done+0xf8>)
    5654:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5658:	6843      	ldr	r3, [r0, #4]
    565a:	b103      	cbz	r3, 565e <hci_cmd_done+0x56>
    565c:	b1ed      	cbz	r5, 569a <hci_cmd_done+0x92>
	if (cmd(buf)->sync) {
    565e:	4620      	mov	r0, r4
    5660:	f017 fc0a 	bl	1ce78 <net_buf_id>
    5664:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    5668:	4b25      	ldr	r3, [pc, #148]	; (5700 <hci_cmd_done+0xf8>)
    566a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    566e:	6883      	ldr	r3, [r0, #8]
    5670:	2b00      	cmp	r3, #0
    5672:	d0d3      	beq.n	561c <hci_cmd_done+0x14>
		cmd(buf)->status = status;
    5674:	4620      	mov	r0, r4
    5676:	f017 fbff 	bl	1ce78 <net_buf_id>
    567a:	4e21      	ldr	r6, [pc, #132]	; (5700 <hci_cmd_done+0xf8>)
    567c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    5680:	f806 5020 	strb.w	r5, [r6, r0, lsl #2]
		k_sem_give(cmd(buf)->sync);
    5684:	4620      	mov	r0, r4
    5686:	f017 fbf7 	bl	1ce78 <net_buf_id>
    568a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    568e:	eb06 0680 	add.w	r6, r6, r0, lsl #2
    5692:	68b0      	ldr	r0, [r6, #8]
	z_impl_k_sem_give(sem);
    5694:	f00d fdb8 	bl	13208 <z_impl_k_sem_give>
}
    5698:	e7c0      	b.n	561c <hci_cmd_done+0x14>
		struct bt_hci_cmd_state_set *update = cmd(buf)->state;
    569a:	4620      	mov	r0, r4
    569c:	f017 fbec 	bl	1ce78 <net_buf_id>
    56a0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    56a4:	4b16      	ldr	r3, [pc, #88]	; (5700 <hci_cmd_done+0xf8>)
    56a6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    56aa:	6843      	ldr	r3, [r0, #4]
		atomic_set_bit_to(update->target, update->bit, update->val);
    56ac:	6819      	ldr	r1, [r3, #0]
    56ae:	685a      	ldr	r2, [r3, #4]
    56b0:	7a18      	ldrb	r0, [r3, #8]
 * @param bit Bit number (starting from 0).
 * @param val true for 1, false for 0.
 */
static inline void atomic_set_bit_to(atomic_t *target, int bit, bool val)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    56b2:	f002 061f 	and.w	r6, r2, #31
    56b6:	2301      	movs	r3, #1
    56b8:	40b3      	lsls	r3, r6

	if (val) {
    56ba:	b170      	cbz	r0, 56da <hci_cmd_done+0xd2>
		(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    56bc:	0952      	lsrs	r2, r2, #5
    56be:	eb01 0282 	add.w	r2, r1, r2, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    56c2:	f3bf 8f5b 	dmb	ish
    56c6:	e852 1f00 	ldrex	r1, [r2]
    56ca:	4319      	orrs	r1, r3
    56cc:	e842 1000 	strex	r0, r1, [r2]
    56d0:	2800      	cmp	r0, #0
    56d2:	d1f8      	bne.n	56c6 <hci_cmd_done+0xbe>
    56d4:	f3bf 8f5b 	dmb	ish
    56d8:	e7c1      	b.n	565e <hci_cmd_done+0x56>
	} else {
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    56da:	0952      	lsrs	r2, r2, #5
    56dc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    56e0:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    56e2:	f3bf 8f5b 	dmb	ish
    56e6:	e852 1f00 	ldrex	r1, [r2]
    56ea:	4019      	ands	r1, r3
    56ec:	e842 1000 	strex	r0, r1, [r2]
    56f0:	2800      	cmp	r0, #0
    56f2:	d1f8      	bne.n	56e6 <hci_cmd_done+0xde>
    56f4:	f3bf 8f5b 	dmb	ish
	}
}
    56f8:	e7b1      	b.n	565e <hci_cmd_done+0x56>
    56fa:	bf00      	nop
    56fc:	20000fb4 	.word	0x20000fb4
    5700:	2000222c 	.word	0x2000222c
    5704:	20000000 	.word	0x20000000

00005708 <hci_cmd_status>:
{
    5708:	b538      	push	{r3, r4, r5, lr}
    570a:	4604      	mov	r4, r0
 *
 * @return Pointer to the old beginning of the buffer data.
 */
static inline void *net_buf_pull_mem(struct net_buf *buf, size_t len)
{
	return net_buf_simple_pull_mem(&buf->b, len);
    570c:	2104      	movs	r1, #4
    570e:	3008      	adds	r0, #8
    5710:	f017 fd01 	bl	1d116 <net_buf_simple_pull_mem>
	ncmd = evt->ncmd;
    5714:	7845      	ldrb	r5, [r0, #1]
	hci_cmd_done(opcode, evt->status, buf);
    5716:	4622      	mov	r2, r4
    5718:	7801      	ldrb	r1, [r0, #0]
    571a:	8840      	ldrh	r0, [r0, #2]
    571c:	f7ff ff74 	bl	5608 <hci_cmd_done>
	if (ncmd) {
    5720:	b905      	cbnz	r5, 5724 <hci_cmd_status+0x1c>
}
    5722:	bd38      	pop	{r3, r4, r5, pc}
	z_impl_k_sem_give(sem);
    5724:	4801      	ldr	r0, [pc, #4]	; (572c <hci_cmd_status+0x24>)
    5726:	f00d fd6f 	bl	13208 <z_impl_k_sem_give>
    572a:	e7fa      	b.n	5722 <hci_cmd_status+0x1a>
    572c:	200000a0 	.word	0x200000a0

00005730 <hci_cmd_complete>:
{
    5730:	b538      	push	{r3, r4, r5, lr}
    5732:	4604      	mov	r4, r0
    5734:	2103      	movs	r1, #3
    5736:	3008      	adds	r0, #8
    5738:	f017 fced 	bl	1d116 <net_buf_simple_pull_mem>
	ncmd = evt->ncmd;
    573c:	7805      	ldrb	r5, [r0, #0]
	status = buf->data[0];
    573e:	68a3      	ldr	r3, [r4, #8]
	hci_cmd_done(opcode, status, buf);
    5740:	4622      	mov	r2, r4
    5742:	7819      	ldrb	r1, [r3, #0]
    5744:	f8b0 0001 	ldrh.w	r0, [r0, #1]
    5748:	f7ff ff5e 	bl	5608 <hci_cmd_done>
	if (ncmd) {
    574c:	b905      	cbnz	r5, 5750 <hci_cmd_complete+0x20>
}
    574e:	bd38      	pop	{r3, r4, r5, pc}
    5750:	4801      	ldr	r0, [pc, #4]	; (5758 <hci_cmd_complete+0x28>)
    5752:	f00d fd59 	bl	13208 <z_impl_k_sem_give>
    5756:	e7fa      	b.n	574e <hci_cmd_complete+0x1e>
    5758:	200000a0 	.word	0x200000a0

0000575c <hci_le_meta_event>:
{
    575c:	b510      	push	{r4, lr}
    575e:	4604      	mov	r4, r0
    5760:	2101      	movs	r1, #1
    5762:	3008      	adds	r0, #8
    5764:	f017 fcd7 	bl	1d116 <net_buf_simple_pull_mem>
	handle_event(evt->subevent, buf, meta_events, ARRAY_SIZE(meta_events));
    5768:	7800      	ldrb	r0, [r0, #0]
	for (i = 0; i < num_handlers; i++) {
    576a:	2300      	movs	r3, #0
    576c:	2b06      	cmp	r3, #6
    576e:	d80d      	bhi.n	578c <hci_le_meta_event+0x30>
		const struct event_handler *handler = &handlers[i];
    5770:	4a08      	ldr	r2, [pc, #32]	; (5794 <hci_le_meta_event+0x38>)
    5772:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
		if (handler->event != event) {
    5776:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    577a:	4290      	cmp	r0, r2
    577c:	d107      	bne.n	578e <hci_le_meta_event+0x32>
		if (buf->len < handler->min_len) {
    577e:	89a2      	ldrh	r2, [r4, #12]
    5780:	784b      	ldrb	r3, [r1, #1]
    5782:	429a      	cmp	r2, r3
    5784:	d302      	bcc.n	578c <hci_le_meta_event+0x30>
		handler->handler(buf);
    5786:	684b      	ldr	r3, [r1, #4]
    5788:	4620      	mov	r0, r4
    578a:	4798      	blx	r3
}
    578c:	bd10      	pop	{r4, pc}
	for (i = 0; i < num_handlers; i++) {
    578e:	3301      	adds	r3, #1
    5790:	e7ec      	b.n	576c <hci_le_meta_event+0x10>
    5792:	bf00      	nop
    5794:	0001f0e0 	.word	0x0001f0e0

00005798 <hci_event>:
{
    5798:	b538      	push	{r3, r4, r5, lr}
    579a:	4604      	mov	r4, r0
	BT_ASSERT(buf->len >= sizeof(*hdr));
    579c:	8983      	ldrh	r3, [r0, #12]
    579e:	2b01      	cmp	r3, #1
    57a0:	d927      	bls.n	57f2 <hci_event+0x5a>
    57a2:	2102      	movs	r1, #2
    57a4:	f104 0008 	add.w	r0, r4, #8
    57a8:	f017 fcb5 	bl	1d116 <net_buf_simple_pull_mem>
    57ac:	4605      	mov	r5, r0
	BT_ASSERT(bt_hci_evt_get_flags(hdr->evt) & BT_HCI_EVT_FLAG_RECV);
    57ae:	7803      	ldrb	r3, [r0, #0]
 *
 * @return HCI event flags for the specified event.
 */
static inline uint8_t bt_hci_evt_get_flags(uint8_t evt)
{
	switch (evt) {
    57b0:	2b05      	cmp	r3, #5
    57b2:	d02e      	beq.n	5812 <hci_event+0x7a>
    57b4:	d32f      	bcc.n	5816 <hci_event+0x7e>
    57b6:	3b0e      	subs	r3, #14
    57b8:	b2db      	uxtb	r3, r3
    57ba:	2b01      	cmp	r3, #1
    57bc:	d827      	bhi.n	580e <hci_event+0x76>
		__fallthrough;
#endif /* defined(CONFIG_BT_CONN) */
#endif /* CONFIG_BT_CONN ||  CONFIG_BT_ISO */
	case BT_HCI_EVT_CMD_COMPLETE:
	case BT_HCI_EVT_CMD_STATUS:
		return BT_HCI_EVT_FLAG_RECV_PRIO;
    57be:	2301      	movs	r3, #1
    57c0:	f013 0f02 	tst.w	r3, #2
    57c4:	d029      	beq.n	581a <hci_event+0x82>
	handle_event(hdr->evt, buf, normal_events, ARRAY_SIZE(normal_events));
    57c6:	7828      	ldrb	r0, [r5, #0]
	for (i = 0; i < num_handlers; i++) {
    57c8:	2300      	movs	r3, #0
    57ca:	2b02      	cmp	r3, #2
    57cc:	d80d      	bhi.n	57ea <hci_event+0x52>
		const struct event_handler *handler = &handlers[i];
    57ce:	4a1b      	ldr	r2, [pc, #108]	; (583c <hci_event+0xa4>)
    57d0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
		if (handler->event != event) {
    57d4:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    57d8:	4290      	cmp	r0, r2
    57da:	d12c      	bne.n	5836 <hci_event+0x9e>
		if (buf->len < handler->min_len) {
    57dc:	89a2      	ldrh	r2, [r4, #12]
    57de:	784b      	ldrb	r3, [r1, #1]
    57e0:	429a      	cmp	r2, r3
    57e2:	d302      	bcc.n	57ea <hci_event+0x52>
		handler->handler(buf);
    57e4:	684b      	ldr	r3, [r1, #4]
    57e6:	4620      	mov	r0, r4
    57e8:	4798      	blx	r3
	net_buf_unref(buf);
    57ea:	4620      	mov	r0, r4
    57ec:	f017 fc24 	bl	1d038 <net_buf_unref>
}
    57f0:	bd38      	pop	{r3, r4, r5, pc}
	BT_ASSERT(buf->len >= sizeof(*hdr));
    57f2:	f640 1337 	movw	r3, #2359	; 0x937
    57f6:	4a12      	ldr	r2, [pc, #72]	; (5840 <hci_event+0xa8>)
    57f8:	4912      	ldr	r1, [pc, #72]	; (5844 <hci_event+0xac>)
    57fa:	4813      	ldr	r0, [pc, #76]	; (5848 <hci_event+0xb0>)
    57fc:	f014 f965 	bl	19aca <assert_print>
    5800:	4040      	eors	r0, r0
    5802:	f380 8811 	msr	BASEPRI, r0
    5806:	f04f 0003 	mov.w	r0, #3
    580a:	df02      	svc	2
    580c:	e7c9      	b.n	57a2 <hci_event+0xa>
	default:
		return BT_HCI_EVT_FLAG_RECV;
    580e:	2302      	movs	r3, #2
    5810:	e7d6      	b.n	57c0 <hci_event+0x28>
	switch (evt) {
    5812:	2303      	movs	r3, #3
    5814:	e7d4      	b.n	57c0 <hci_event+0x28>
		return BT_HCI_EVT_FLAG_RECV;
    5816:	2302      	movs	r3, #2
    5818:	e7d2      	b.n	57c0 <hci_event+0x28>
	BT_ASSERT(bt_hci_evt_get_flags(hdr->evt) & BT_HCI_EVT_FLAG_RECV);
    581a:	f640 133b 	movw	r3, #2363	; 0x93b
    581e:	4a08      	ldr	r2, [pc, #32]	; (5840 <hci_event+0xa8>)
    5820:	490a      	ldr	r1, [pc, #40]	; (584c <hci_event+0xb4>)
    5822:	4809      	ldr	r0, [pc, #36]	; (5848 <hci_event+0xb0>)
    5824:	f014 f951 	bl	19aca <assert_print>
    5828:	4040      	eors	r0, r0
    582a:	f380 8811 	msr	BASEPRI, r0
    582e:	f04f 0003 	mov.w	r0, #3
    5832:	df02      	svc	2
    5834:	e7c7      	b.n	57c6 <hci_event+0x2e>
	for (i = 0; i < num_handlers; i++) {
    5836:	3301      	adds	r3, #1
    5838:	e7c7      	b.n	57ca <hci_event+0x32>
    583a:	bf00      	nop
    583c:	0001f128 	.word	0x0001f128
    5840:	0001efcc 	.word	0x0001efcc
    5844:	0001f000 	.word	0x0001f000
    5848:	0001f01c 	.word	0x0001f01c
    584c:	0001f03c 	.word	0x0001f03c

00005850 <bt_hci_cmd_state_set_init>:
{
    5850:	b510      	push	{r4, lr}
    5852:	460c      	mov	r4, r1
	state->target = target;
    5854:	600a      	str	r2, [r1, #0]
	state->bit = bit;
    5856:	604b      	str	r3, [r1, #4]
	state->val = val;
    5858:	f89d 3008 	ldrb.w	r3, [sp, #8]
    585c:	720b      	strb	r3, [r1, #8]
	cmd(buf)->state = state;
    585e:	f017 fb0b 	bl	1ce78 <net_buf_id>
    5862:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    5866:	4b02      	ldr	r3, [pc, #8]	; (5870 <bt_hci_cmd_state_set_init+0x20>)
    5868:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    586c:	6044      	str	r4, [r0, #4]
}
    586e:	bd10      	pop	{r4, pc}
    5870:	2000222c 	.word	0x2000222c

00005874 <bt_hci_cmd_create>:
{
    5874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5878:	4606      	mov	r6, r0
    587a:	460f      	mov	r7, r1
	return net_buf_alloc_fixed(pool, timeout);
    587c:	f04f 32ff 	mov.w	r2, #4294967295
    5880:	f04f 33ff 	mov.w	r3, #4294967295
    5884:	4818      	ldr	r0, [pc, #96]	; (58e8 <bt_hci_cmd_create+0x74>)
    5886:	f017 fba3 	bl	1cfd0 <net_buf_alloc_fixed>
    588a:	4604      	mov	r4, r0
	net_buf_simple_reserve(&buf->b, reserve);
    588c:	f100 0908 	add.w	r9, r0, #8
    5890:	2100      	movs	r1, #0
    5892:	4648      	mov	r0, r9
    5894:	f017 fbbe 	bl	1d014 <net_buf_simple_reserve>
    5898:	f04f 0800 	mov.w	r8, #0
    589c:	f884 8014 	strb.w	r8, [r4, #20]
	cmd(buf)->opcode = opcode;
    58a0:	4620      	mov	r0, r4
    58a2:	f017 fae9 	bl	1ce78 <net_buf_id>
    58a6:	4d11      	ldr	r5, [pc, #68]	; (58ec <bt_hci_cmd_create+0x78>)
    58a8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    58ac:	eb05 0080 	add.w	r0, r5, r0, lsl #2
    58b0:	8046      	strh	r6, [r0, #2]
	cmd(buf)->sync = NULL;
    58b2:	4620      	mov	r0, r4
    58b4:	f017 fae0 	bl	1ce78 <net_buf_id>
    58b8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    58bc:	eb05 0380 	add.w	r3, r5, r0, lsl #2
    58c0:	f8c3 8008 	str.w	r8, [r3, #8]
	cmd(buf)->state = NULL;
    58c4:	4620      	mov	r0, r4
    58c6:	f017 fad7 	bl	1ce78 <net_buf_id>
    58ca:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    58ce:	eb05 0580 	add.w	r5, r5, r0, lsl #2
    58d2:	f8c5 8004 	str.w	r8, [r5, #4]
	return net_buf_simple_add(&buf->b, len);
    58d6:	2103      	movs	r1, #3
    58d8:	4648      	mov	r0, r9
    58da:	f017 fc03 	bl	1d0e4 <net_buf_simple_add>
	hdr->opcode = sys_cpu_to_le16(opcode);
    58de:	8006      	strh	r6, [r0, #0]
	hdr->param_len = param_len;
    58e0:	7087      	strb	r7, [r0, #2]
}
    58e2:	4620      	mov	r0, r4
    58e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    58e8:	20000fb4 	.word	0x20000fb4
    58ec:	2000222c 	.word	0x2000222c

000058f0 <bt_hci_cmd_send_sync>:
{
    58f0:	b570      	push	{r4, r5, r6, lr}
    58f2:	b086      	sub	sp, #24
    58f4:	4615      	mov	r5, r2
	if (!buf) {
    58f6:	460c      	mov	r4, r1
    58f8:	b359      	cbz	r1, 5952 <bt_hci_cmd_send_sync+0x62>
	return z_impl_k_sem_init(sem, initial_count, limit);
    58fa:	2201      	movs	r2, #1
    58fc:	2100      	movs	r1, #0
    58fe:	4668      	mov	r0, sp
    5900:	f018 fb51 	bl	1dfa6 <z_impl_k_sem_init>
	cmd(buf)->sync = &sync_sem;
    5904:	4620      	mov	r0, r4
    5906:	f017 fab7 	bl	1ce78 <net_buf_id>
    590a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    590e:	4b26      	ldr	r3, [pc, #152]	; (59a8 <bt_hci_cmd_send_sync+0xb8>)
    5910:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5914:	f8c0 d008 	str.w	sp, [r0, #8]
	net_buf_put(&bt_dev.cmd_tx_queue, net_buf_ref(buf));
    5918:	4620      	mov	r0, r4
    591a:	f017 fbb3 	bl	1d084 <net_buf_ref>
    591e:	4601      	mov	r1, r0
    5920:	4822      	ldr	r0, [pc, #136]	; (59ac <bt_hci_cmd_send_sync+0xbc>)
    5922:	f017 fb7b 	bl	1d01c <net_buf_put>
	return z_impl_k_sem_take(sem, timeout);
    5926:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    592a:	2300      	movs	r3, #0
    592c:	4668      	mov	r0, sp
    592e:	f00d fc93 	bl	13258 <z_impl_k_sem_take>
	BT_ASSERT_MSG(err == 0, "k_sem_take failed with err %d", err);
    5932:	4606      	mov	r6, r0
    5934:	b9a8      	cbnz	r0, 5962 <bt_hci_cmd_send_sync+0x72>
	status = cmd(buf)->status;
    5936:	4620      	mov	r0, r4
    5938:	f017 fa9e 	bl	1ce78 <net_buf_id>
    593c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    5940:	4b19      	ldr	r3, [pc, #100]	; (59a8 <bt_hci_cmd_send_sync+0xb8>)
    5942:	f813 6020 	ldrb.w	r6, [r3, r0, lsl #2]
	if (status) {
    5946:	b9f6      	cbnz	r6, 5986 <bt_hci_cmd_send_sync+0x96>
	if (rsp) {
    5948:	b345      	cbz	r5, 599c <bt_hci_cmd_send_sync+0xac>
		*rsp = buf;
    594a:	602c      	str	r4, [r5, #0]
	return 0;
    594c:	2000      	movs	r0, #0
}
    594e:	b006      	add	sp, #24
    5950:	bd70      	pop	{r4, r5, r6, pc}
		buf = bt_hci_cmd_create(opcode, 0);
    5952:	f7ff ff8f 	bl	5874 <bt_hci_cmd_create>
		if (!buf) {
    5956:	4604      	mov	r4, r0
    5958:	2800      	cmp	r0, #0
    595a:	d1ce      	bne.n	58fa <bt_hci_cmd_send_sync+0xa>
			return -ENOBUFS;
    595c:	f06f 0068 	mvn.w	r0, #104	; 0x68
    5960:	e7f5      	b.n	594e <bt_hci_cmd_send_sync+0x5e>
	BT_ASSERT_MSG(err == 0, "k_sem_take failed with err %d", err);
    5962:	f240 1335 	movw	r3, #309	; 0x135
    5966:	4a12      	ldr	r2, [pc, #72]	; (59b0 <bt_hci_cmd_send_sync+0xc0>)
    5968:	4912      	ldr	r1, [pc, #72]	; (59b4 <bt_hci_cmd_send_sync+0xc4>)
    596a:	4813      	ldr	r0, [pc, #76]	; (59b8 <bt_hci_cmd_send_sync+0xc8>)
    596c:	f014 f8ad 	bl	19aca <assert_print>
    5970:	4631      	mov	r1, r6
    5972:	4812      	ldr	r0, [pc, #72]	; (59bc <bt_hci_cmd_send_sync+0xcc>)
    5974:	f014 f8a9 	bl	19aca <assert_print>
    5978:	4040      	eors	r0, r0
    597a:	f380 8811 	msr	BASEPRI, r0
    597e:	f04f 0003 	mov.w	r0, #3
    5982:	df02      	svc	2
    5984:	e7d7      	b.n	5936 <bt_hci_cmd_send_sync+0x46>
		net_buf_unref(buf);
    5986:	4620      	mov	r0, r4
    5988:	f017 fb56 	bl	1d038 <net_buf_unref>
		switch (status) {
    598c:	2e09      	cmp	r6, #9
    598e:	d002      	beq.n	5996 <bt_hci_cmd_send_sync+0xa6>
			return -EIO;
    5990:	f06f 0004 	mvn.w	r0, #4
    5994:	e7db      	b.n	594e <bt_hci_cmd_send_sync+0x5e>
			return -ECONNREFUSED;
    5996:	f06f 006e 	mvn.w	r0, #110	; 0x6e
    599a:	e7d8      	b.n	594e <bt_hci_cmd_send_sync+0x5e>
		net_buf_unref(buf);
    599c:	4620      	mov	r0, r4
    599e:	f017 fb4b 	bl	1d038 <net_buf_unref>
	return 0;
    59a2:	2000      	movs	r0, #0
    59a4:	e7d3      	b.n	594e <bt_hci_cmd_send_sync+0x5e>
    59a6:	bf00      	nop
    59a8:	2000222c 	.word	0x2000222c
    59ac:	200000bc 	.word	0x200000bc
    59b0:	0001efcc 	.word	0x0001efcc
    59b4:	0001f06c 	.word	0x0001f06c
    59b8:	0001f01c 	.word	0x0001f01c
    59bc:	0001f078 	.word	0x0001f078

000059c0 <common_init>:
	bt_dev.le.rl_size = rp->rl_size;
}
#endif /* defined(CONFIG_BT_SMP) */

static int common_init(void)
{
    59c0:	b510      	push	{r4, lr}
    59c2:	b082      	sub	sp, #8
	struct net_buf *rsp;
	int err;

	if (!(bt_dev.drv->quirks & BT_QUIRK_NO_RESET)) {
    59c4:	4b22      	ldr	r3, [pc, #136]	; (5a50 <common_init+0x90>)
    59c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    59ca:	689b      	ldr	r3, [r3, #8]
    59cc:	f013 0f01 	tst.w	r3, #1
    59d0:	d10d      	bne.n	59ee <common_init+0x2e>
		/* Send HCI_RESET */
		err = bt_hci_cmd_send_sync(BT_HCI_OP_RESET, NULL, &rsp);
    59d2:	aa01      	add	r2, sp, #4
    59d4:	2100      	movs	r1, #0
    59d6:	f640 4003 	movw	r0, #3075	; 0xc03
    59da:	f7ff ff89 	bl	58f0 <bt_hci_cmd_send_sync>
		if (err) {
    59de:	4604      	mov	r4, r0
    59e0:	b968      	cbnz	r0, 59fe <common_init+0x3e>
			return err;
		}
		hci_reset_complete(rsp);
    59e2:	9801      	ldr	r0, [sp, #4]
    59e4:	f7ff fdf4 	bl	55d0 <hci_reset_complete>
		net_buf_unref(rsp);
    59e8:	9801      	ldr	r0, [sp, #4]
    59ea:	f017 fb25 	bl	1d038 <net_buf_unref>
	}

	/* Read Local Supported Features */
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_FEATURES, NULL, &rsp);
    59ee:	aa01      	add	r2, sp, #4
    59f0:	2100      	movs	r1, #0
    59f2:	f241 0003 	movw	r0, #4099	; 0x1003
    59f6:	f7ff ff7b 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    59fa:	4604      	mov	r4, r0
    59fc:	b110      	cbz	r0, 5a04 <common_init+0x44>
		return err;
	}
#endif /* CONFIG_BT_HCI_ACL_FLOW_CONTROL */

	return 0;
}
    59fe:	4620      	mov	r0, r4
    5a00:	b002      	add	sp, #8
    5a02:	bd10      	pop	{r4, pc}
	read_local_features_complete(rsp);
    5a04:	9801      	ldr	r0, [sp, #4]
    5a06:	f7ff fdbb 	bl	5580 <read_local_features_complete>
	net_buf_unref(rsp);
    5a0a:	9801      	ldr	r0, [sp, #4]
    5a0c:	f017 fb14 	bl	1d038 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_VERSION_INFO, NULL,
    5a10:	aa01      	add	r2, sp, #4
    5a12:	2100      	movs	r1, #0
    5a14:	f241 0001 	movw	r0, #4097	; 0x1001
    5a18:	f7ff ff6a 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    5a1c:	4604      	mov	r4, r0
    5a1e:	2800      	cmp	r0, #0
    5a20:	d1ed      	bne.n	59fe <common_init+0x3e>
	read_local_ver_complete(rsp);
    5a22:	9801      	ldr	r0, [sp, #4]
    5a24:	f7ff fd74 	bl	5510 <read_local_ver_complete>
	net_buf_unref(rsp);
    5a28:	9801      	ldr	r0, [sp, #4]
    5a2a:	f017 fb05 	bl	1d038 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_SUPPORTED_COMMANDS, NULL,
    5a2e:	aa01      	add	r2, sp, #4
    5a30:	2100      	movs	r1, #0
    5a32:	f241 0002 	movw	r0, #4098	; 0x1002
    5a36:	f7ff ff5b 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    5a3a:	4604      	mov	r4, r0
    5a3c:	2800      	cmp	r0, #0
    5a3e:	d1de      	bne.n	59fe <common_init+0x3e>
	read_supported_commands_complete(rsp);
    5a40:	9801      	ldr	r0, [sp, #4]
    5a42:	f7ff fd83 	bl	554c <read_supported_commands_complete>
	net_buf_unref(rsp);
    5a46:	9801      	ldr	r0, [sp, #4]
    5a48:	f017 faf6 	bl	1d038 <net_buf_unref>
	return 0;
    5a4c:	e7d7      	b.n	59fe <common_init+0x3e>
    5a4e:	bf00      	nop
    5a50:	20000000 	.word	0x20000000

00005a54 <le_init>:
	struct bt_hci_cp_write_le_host_supp *cp_le;
	struct net_buf *buf, *rsp;
	int err;

	/* For now we only support LE capable controllers */
	if (!BT_FEAT_LE(bt_dev.features)) {
    5a54:	4b32      	ldr	r3, [pc, #200]	; (5b20 <le_init+0xcc>)
    5a56:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    5a5a:	f013 0f40 	tst.w	r3, #64	; 0x40
    5a5e:	d058      	beq.n	5b12 <le_init+0xbe>
{
    5a60:	b510      	push	{r4, lr}
    5a62:	b082      	sub	sp, #8
		BT_ERR("Non-LE capable controller detected!");
		return -ENODEV;
	}

	/* Read Low Energy Supported Features */
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_LOCAL_FEATURES, NULL,
    5a64:	aa01      	add	r2, sp, #4
    5a66:	2100      	movs	r1, #0
    5a68:	f242 0003 	movw	r0, #8195	; 0x2003
    5a6c:	f7ff ff40 	bl	58f0 <bt_hci_cmd_send_sync>
				   &rsp);
	if (err) {
    5a70:	4603      	mov	r3, r0
    5a72:	b110      	cbz	r0, 5a7a <le_init+0x26>
		}
	}
#endif /* CONFIG_BT_DF */

	return  le_set_event_mask();
}
    5a74:	4618      	mov	r0, r3
    5a76:	b002      	add	sp, #8
    5a78:	bd10      	pop	{r4, pc}
	read_le_features_complete(rsp);
    5a7a:	9801      	ldr	r0, [sp, #4]
    5a7c:	f7ff fd5c 	bl	5538 <read_le_features_complete>
	net_buf_unref(rsp);
    5a80:	9801      	ldr	r0, [sp, #4]
    5a82:	f017 fad9 	bl	1d038 <net_buf_unref>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    5a86:	4b26      	ldr	r3, [pc, #152]	; (5b20 <le_init+0xcc>)
    5a88:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    5a8c:	f013 0f20 	tst.w	r3, #32
    5a90:	d017      	beq.n	5ac2 <le_init+0x6e>
	if (BT_CMD_LE_STATES(bt_dev.supported_commands)) {
    5a92:	4b23      	ldr	r3, [pc, #140]	; (5b20 <le_init+0xcc>)
    5a94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    5a98:	f013 0f08 	tst.w	r3, #8
    5a9c:	d129      	bne.n	5af2 <le_init+0x9e>
	if (BT_FEAT_LE_CONNECTIONLESS_CTE_TX(bt_dev.le.features) ||
    5a9e:	4b20      	ldr	r3, [pc, #128]	; (5b20 <le_init+0xcc>)
    5aa0:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
    5aa4:	f013 0f18 	tst.w	r3, #24
    5aa8:	d102      	bne.n	5ab0 <le_init+0x5c>
	    BT_FEAT_LE_CONNECTIONLESS_CTE_RX(bt_dev.le.features) ||
    5aaa:	f013 0f80 	tst.w	r3, #128	; 0x80
    5aae:	d004      	beq.n	5aba <le_init+0x66>
		err = le_df_init();
    5ab0:	f001 fb58 	bl	7164 <le_df_init>
		if (err) {
    5ab4:	4603      	mov	r3, r0
    5ab6:	2800      	cmp	r0, #0
    5ab8:	d1dc      	bne.n	5a74 <le_init+0x20>
	return  le_set_event_mask();
    5aba:	f014 f978 	bl	19dae <le_set_event_mask>
    5abe:	4603      	mov	r3, r0
    5ac0:	e7d8      	b.n	5a74 <le_init+0x20>
		buf = bt_hci_cmd_create(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP,
    5ac2:	2102      	movs	r1, #2
    5ac4:	f640 406d 	movw	r0, #3181	; 0xc6d
    5ac8:	f7ff fed4 	bl	5874 <bt_hci_cmd_create>
		if (!buf) {
    5acc:	4604      	mov	r4, r0
    5ace:	b320      	cbz	r0, 5b1a <le_init+0xc6>
    5ad0:	2102      	movs	r1, #2
    5ad2:	3008      	adds	r0, #8
    5ad4:	f017 fb06 	bl	1d0e4 <net_buf_simple_add>
		cp_le->le = 0x01;
    5ad8:	2301      	movs	r3, #1
    5ada:	7003      	strb	r3, [r0, #0]
		cp_le->simul = 0x00;
    5adc:	2200      	movs	r2, #0
    5ade:	7042      	strb	r2, [r0, #1]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP, buf,
    5ae0:	4621      	mov	r1, r4
    5ae2:	f640 406d 	movw	r0, #3181	; 0xc6d
    5ae6:	f7ff ff03 	bl	58f0 <bt_hci_cmd_send_sync>
		if (err) {
    5aea:	4603      	mov	r3, r0
    5aec:	2800      	cmp	r0, #0
    5aee:	d0d0      	beq.n	5a92 <le_init+0x3e>
    5af0:	e7c0      	b.n	5a74 <le_init+0x20>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_SUPP_STATES, NULL,
    5af2:	aa01      	add	r2, sp, #4
    5af4:	2100      	movs	r1, #0
    5af6:	f242 001c 	movw	r0, #8220	; 0x201c
    5afa:	f7ff fef9 	bl	58f0 <bt_hci_cmd_send_sync>
		if (err) {
    5afe:	4603      	mov	r3, r0
    5b00:	2800      	cmp	r0, #0
    5b02:	d1b7      	bne.n	5a74 <le_init+0x20>
		le_read_supp_states_complete(rsp);
    5b04:	9801      	ldr	r0, [sp, #4]
    5b06:	f7ff fd45 	bl	5594 <le_read_supp_states_complete>
		net_buf_unref(rsp);
    5b0a:	9801      	ldr	r0, [sp, #4]
    5b0c:	f017 fa94 	bl	1d038 <net_buf_unref>
    5b10:	e7c5      	b.n	5a9e <le_init+0x4a>
		return -ENODEV;
    5b12:	f06f 0312 	mvn.w	r3, #18
}
    5b16:	4618      	mov	r0, r3
    5b18:	4770      	bx	lr
			return -ENOBUFS;
    5b1a:	f06f 0368 	mvn.w	r3, #104	; 0x68
    5b1e:	e7a9      	b.n	5a74 <le_init+0x20>
    5b20:	20000000 	.word	0x20000000

00005b24 <hci_vs_init>:
	return "unknown";
}
#endif /* CONFIG_BT_DEBUG */

static void hci_vs_init(void)
{
    5b24:	b510      	push	{r4, lr}
    5b26:	b082      	sub	sp, #8
				"Zephyr vendor HCI");
			return;
		}
	}

	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_VERSION_INFO, NULL, &rsp);
    5b28:	aa01      	add	r2, sp, #4
    5b2a:	2100      	movs	r1, #0
    5b2c:	f64f 4001 	movw	r0, #64513	; 0xfc01
    5b30:	f7ff fede 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    5b34:	b108      	cbz	r0, 5b3a <hci_vs_init+0x16>
		rp.feat = (void *)rsp->data;
		memcpy(bt_dev.vs_features, rp.feat->features,
		       BT_DEV_VS_FEAT_MAX);
		net_buf_unref(rsp);
	}
}
    5b36:	b002      	add	sp, #8
    5b38:	bd10      	pop	{r4, pc}
	net_buf_unref(rsp);
    5b3a:	9801      	ldr	r0, [sp, #4]
    5b3c:	f017 fa7c 	bl	1d038 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_COMMANDS,
    5b40:	aa01      	add	r2, sp, #4
    5b42:	2100      	movs	r1, #0
    5b44:	f64f 4002 	movw	r0, #64514	; 0xfc02
    5b48:	f7ff fed2 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    5b4c:	2800      	cmp	r0, #0
    5b4e:	d1f2      	bne.n	5b36 <hci_vs_init+0x12>
	rp.cmds = (void *)rsp->data;
    5b50:	9801      	ldr	r0, [sp, #4]
    5b52:	6883      	ldr	r3, [r0, #8]
	memcpy(bt_dev.vs_commands, rp.cmds->commands, BT_DEV_VS_CMDS_MAX);
    5b54:	f8b3 3001 	ldrh.w	r3, [r3, #1]
    5b58:	4c0c      	ldr	r4, [pc, #48]	; (5b8c <hci_vs_init+0x68>)
    5b5a:	f8a4 3075 	strh.w	r3, [r4, #117]	; 0x75
	net_buf_unref(rsp);
    5b5e:	f017 fa6b 	bl	1d038 <net_buf_unref>
	if (BT_VS_CMD_SUP_FEAT(bt_dev.vs_commands)) {
    5b62:	f894 3075 	ldrb.w	r3, [r4, #117]	; 0x75
    5b66:	f013 0f04 	tst.w	r3, #4
    5b6a:	d0e4      	beq.n	5b36 <hci_vs_init+0x12>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_FEATURES,
    5b6c:	aa01      	add	r2, sp, #4
    5b6e:	2100      	movs	r1, #0
    5b70:	f64f 4003 	movw	r0, #64515	; 0xfc03
    5b74:	f7ff febc 	bl	58f0 <bt_hci_cmd_send_sync>
		if (err) {
    5b78:	2800      	cmp	r0, #0
    5b7a:	d1dc      	bne.n	5b36 <hci_vs_init+0x12>
		rp.feat = (void *)rsp->data;
    5b7c:	9801      	ldr	r0, [sp, #4]
    5b7e:	6883      	ldr	r3, [r0, #8]
		memcpy(bt_dev.vs_features, rp.feat->features,
    5b80:	785a      	ldrb	r2, [r3, #1]
    5b82:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
		net_buf_unref(rsp);
    5b86:	f017 fa57 	bl	1d038 <net_buf_unref>
    5b8a:	e7d4      	b.n	5b36 <hci_vs_init+0x12>
    5b8c:	20000000 	.word	0x20000000

00005b90 <hci_init>:
#endif /* CONFIG_BT_HCI_VS_EXT */

static int hci_init(void)
{
    5b90:	b508      	push	{r3, lr}
			return err;
		}
	}
#endif /* defined(CONFIG_BT_HCI_SETUP) */

	err = common_init();
    5b92:	f7ff ff15 	bl	59c0 <common_init>
	if (err) {
    5b96:	4603      	mov	r3, r0
    5b98:	b108      	cbz	r0, 5b9e <hci_init+0xe>
	if (err) {
		return err;
	}

	return 0;
}
    5b9a:	4618      	mov	r0, r3
    5b9c:	bd08      	pop	{r3, pc}
	err = le_init();
    5b9e:	f7ff ff59 	bl	5a54 <le_init>
	if (err) {
    5ba2:	4603      	mov	r3, r0
    5ba4:	2800      	cmp	r0, #0
    5ba6:	d1f8      	bne.n	5b9a <hci_init+0xa>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    5ba8:	4b0a      	ldr	r3, [pc, #40]	; (5bd4 <hci_init+0x44>)
    5baa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    5bae:	f013 0f20 	tst.w	r3, #32
    5bb2:	d104      	bne.n	5bbe <hci_init+0x2e>
		err = bt_br_init();
    5bb4:	f014 f8f3 	bl	19d9e <bt_br_init>
		if (err) {
    5bb8:	4603      	mov	r3, r0
    5bba:	2800      	cmp	r0, #0
    5bbc:	d1ed      	bne.n	5b9a <hci_init+0xa>
	err = set_event_mask();
    5bbe:	f014 f917 	bl	19df0 <set_event_mask>
	if (err) {
    5bc2:	4603      	mov	r3, r0
    5bc4:	2800      	cmp	r0, #0
    5bc6:	d1e8      	bne.n	5b9a <hci_init+0xa>
	hci_vs_init();
    5bc8:	f7ff ffac 	bl	5b24 <hci_vs_init>
	err = bt_id_init();
    5bcc:	f000 fb80 	bl	62d0 <bt_id_init>
    5bd0:	4603      	mov	r3, r0
	if (err) {
    5bd2:	e7e2      	b.n	5b9a <hci_init+0xa>
    5bd4:	20000000 	.word	0x20000000

00005bd8 <bt_send>:

int bt_send(struct net_buf *buf)
{
    5bd8:	b508      	push	{r3, lr}

	if (IS_ENABLED(CONFIG_BT_TINYCRYPT_ECC)) {
		return bt_hci_ecc_send(buf);
	}

	return bt_dev.drv->send(buf);
    5bda:	4b03      	ldr	r3, [pc, #12]	; (5be8 <bt_send+0x10>)
    5bdc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5be0:	695b      	ldr	r3, [r3, #20]
    5be2:	4798      	blx	r3
}
    5be4:	bd08      	pop	{r3, pc}
    5be6:	bf00      	nop
    5be8:	20000000 	.word	0x20000000

00005bec <send_cmd>:
{
    5bec:	b538      	push	{r3, r4, r5, lr}
	buf = net_buf_get(&bt_dev.cmd_tx_queue, K_NO_WAIT);
    5bee:	2200      	movs	r2, #0
    5bf0:	2300      	movs	r3, #0
    5bf2:	4826      	ldr	r0, [pc, #152]	; (5c8c <send_cmd+0xa0>)
    5bf4:	f017 f9f3 	bl	1cfde <net_buf_get>
	BT_ASSERT(buf);
    5bf8:	4604      	mov	r4, r0
    5bfa:	b1d8      	cbz	r0, 5c34 <send_cmd+0x48>
    5bfc:	4d24      	ldr	r5, [pc, #144]	; (5c90 <send_cmd+0xa4>)
    5bfe:	f04f 32ff 	mov.w	r2, #4294967295
    5c02:	f04f 33ff 	mov.w	r3, #4294967295
    5c06:	f105 00a0 	add.w	r0, r5, #160	; 0xa0
    5c0a:	f00d fb25 	bl	13258 <z_impl_k_sem_take>
	if (bt_dev.sent_cmd) {
    5c0e:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
    5c12:	b120      	cbz	r0, 5c1e <send_cmd+0x32>
		net_buf_unref(bt_dev.sent_cmd);
    5c14:	f017 fa10 	bl	1d038 <net_buf_unref>
		bt_dev.sent_cmd = NULL;
    5c18:	2200      	movs	r2, #0
    5c1a:	f8c5 20b8 	str.w	r2, [r5, #184]	; 0xb8
	bt_dev.sent_cmd = net_buf_ref(buf);
    5c1e:	4620      	mov	r0, r4
    5c20:	f017 fa30 	bl	1d084 <net_buf_ref>
    5c24:	4b1a      	ldr	r3, [pc, #104]	; (5c90 <send_cmd+0xa4>)
    5c26:	f8c3 00b8 	str.w	r0, [r3, #184]	; 0xb8
	err = bt_send(buf);
    5c2a:	4620      	mov	r0, r4
    5c2c:	f7ff ffd4 	bl	5bd8 <bt_send>
	if (err) {
    5c30:	b970      	cbnz	r0, 5c50 <send_cmd+0x64>
}
    5c32:	bd38      	pop	{r3, r4, r5, pc}
	BT_ASSERT(buf);
    5c34:	f640 134a 	movw	r3, #2378	; 0x94a
    5c38:	4a16      	ldr	r2, [pc, #88]	; (5c94 <send_cmd+0xa8>)
    5c3a:	4917      	ldr	r1, [pc, #92]	; (5c98 <send_cmd+0xac>)
    5c3c:	4817      	ldr	r0, [pc, #92]	; (5c9c <send_cmd+0xb0>)
    5c3e:	f013 ff44 	bl	19aca <assert_print>
    5c42:	4040      	eors	r0, r0
    5c44:	f380 8811 	msr	BASEPRI, r0
    5c48:	f04f 0003 	mov.w	r0, #3
    5c4c:	df02      	svc	2
    5c4e:	e7d5      	b.n	5bfc <send_cmd+0x10>
	z_impl_k_sem_give(sem);
    5c50:	4d0f      	ldr	r5, [pc, #60]	; (5c90 <send_cmd+0xa4>)
    5c52:	f105 00a0 	add.w	r0, r5, #160	; 0xa0
    5c56:	f00d fad7 	bl	13208 <z_impl_k_sem_give>
		hci_cmd_done(cmd(buf)->opcode, BT_HCI_ERR_UNSPECIFIED, buf);
    5c5a:	4620      	mov	r0, r4
    5c5c:	f017 f90c 	bl	1ce78 <net_buf_id>
    5c60:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    5c64:	4b0e      	ldr	r3, [pc, #56]	; (5ca0 <send_cmd+0xb4>)
    5c66:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5c6a:	4622      	mov	r2, r4
    5c6c:	211f      	movs	r1, #31
    5c6e:	8840      	ldrh	r0, [r0, #2]
    5c70:	f7ff fcca 	bl	5608 <hci_cmd_done>
		net_buf_unref(bt_dev.sent_cmd);
    5c74:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
    5c78:	f017 f9de 	bl	1d038 <net_buf_unref>
		bt_dev.sent_cmd = NULL;
    5c7c:	2300      	movs	r3, #0
    5c7e:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
		net_buf_unref(buf);
    5c82:	4620      	mov	r0, r4
    5c84:	f017 f9d8 	bl	1d038 <net_buf_unref>
    5c88:	e7d3      	b.n	5c32 <send_cmd+0x46>
    5c8a:	bf00      	nop
    5c8c:	200000bc 	.word	0x200000bc
    5c90:	20000000 	.word	0x20000000
    5c94:	0001efcc 	.word	0x0001efcc
    5c98:	0001f2c8 	.word	0x0001f2c8
    5c9c:	0001f01c 	.word	0x0001f01c
    5ca0:	2000222c 	.word	0x2000222c

00005ca4 <hci_tx_thread>:
{
    5ca4:	b508      	push	{r3, lr}
    5ca6:	e012      	b.n	5cce <hci_tx_thread+0x2a>
		BT_ASSERT(err == 0);
    5ca8:	f640 13b3 	movw	r3, #2483	; 0x9b3
    5cac:	4a0f      	ldr	r2, [pc, #60]	; (5cec <hci_tx_thread+0x48>)
    5cae:	4910      	ldr	r1, [pc, #64]	; (5cf0 <hci_tx_thread+0x4c>)
    5cb0:	4810      	ldr	r0, [pc, #64]	; (5cf4 <hci_tx_thread+0x50>)
    5cb2:	f013 ff0a 	bl	19aca <assert_print>
    5cb6:	4040      	eors	r0, r0
    5cb8:	f380 8811 	msr	BASEPRI, r0
    5cbc:	f04f 0003 	mov.w	r0, #3
    5cc0:	df02      	svc	2
		process_events(events, ev_count);
    5cc2:	2101      	movs	r1, #1
    5cc4:	480c      	ldr	r0, [pc, #48]	; (5cf8 <hci_tx_thread+0x54>)
    5cc6:	f014 f8bf 	bl	19e48 <process_events>
	z_impl_k_yield();
    5cca:	f00d ff95 	bl	13bf8 <z_impl_k_yield>
		events[0].state = K_POLL_STATE_NOT_READY;
    5cce:	480a      	ldr	r0, [pc, #40]	; (5cf8 <hci_tx_thread+0x54>)
    5cd0:	68c3      	ldr	r3, [r0, #12]
    5cd2:	f36f 3352 	bfc	r3, #13, #6
    5cd6:	60c3      	str	r3, [r0, #12]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm2 = { .val = timeout };
		return (int) arch_syscall_invoke4(parm0.x, parm1.x, parm2.split.lo, parm2.split.hi, K_SYSCALL_K_POLL);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll(events, num_events, timeout);
    5cd8:	f04f 32ff 	mov.w	r2, #4294967295
    5cdc:	f04f 33ff 	mov.w	r3, #4294967295
    5ce0:	2101      	movs	r1, #1
    5ce2:	f00e fbf1 	bl	144c8 <z_impl_k_poll>
		BT_ASSERT(err == 0);
    5ce6:	2800      	cmp	r0, #0
    5ce8:	d1de      	bne.n	5ca8 <hci_tx_thread+0x4>
    5cea:	e7ea      	b.n	5cc2 <hci_tx_thread+0x1e>
    5cec:	0001efcc 	.word	0x0001efcc
    5cf0:	0001f06c 	.word	0x0001f06c
    5cf4:	0001f01c 	.word	0x0001f01c
    5cf8:	200003b0 	.word	0x200003b0

00005cfc <hci_event_prio>:
		      sizeof(struct bt_hci_evt_num_completed_packets)),
#endif /* CONFIG_BT_CONN_TX */
};

void hci_event_prio(struct net_buf *buf)
{
    5cfc:	b570      	push	{r4, r5, r6, lr}
    5cfe:	b082      	sub	sp, #8
    5d00:	4604      	mov	r4, r0
	struct net_buf_simple_state state;
	struct bt_hci_evt_hdr *hdr;
	uint8_t evt_flags;

	net_buf_simple_save(&buf->b, &state);
    5d02:	f100 0508 	add.w	r5, r0, #8
	state->offset = net_buf_simple_headroom(buf);
    5d06:	4628      	mov	r0, r5
    5d08:	f017 fa15 	bl	1d136 <net_buf_simple_headroom>
    5d0c:	f8ad 0004 	strh.w	r0, [sp, #4]
	state->len = buf->len;
    5d10:	89a3      	ldrh	r3, [r4, #12]
    5d12:	f8ad 3006 	strh.w	r3, [sp, #6]

	BT_ASSERT(buf->len >= sizeof(*hdr));
    5d16:	2b01      	cmp	r3, #1
    5d18:	d92f      	bls.n	5d7a <hci_event_prio+0x7e>
	return net_buf_simple_pull_mem(&buf->b, len);
    5d1a:	2102      	movs	r1, #2
    5d1c:	4628      	mov	r0, r5
    5d1e:	f017 f9fa 	bl	1d116 <net_buf_simple_pull_mem>
    5d22:	4605      	mov	r5, r0

	hdr = net_buf_pull_mem(buf, sizeof(*hdr));
	evt_flags = bt_hci_evt_get_flags(hdr->evt);
    5d24:	7803      	ldrb	r3, [r0, #0]
	switch (evt) {
    5d26:	2b05      	cmp	r3, #5
    5d28:	d037      	beq.n	5d9a <hci_event_prio+0x9e>
    5d2a:	d338      	bcc.n	5d9e <hci_event_prio+0xa2>
    5d2c:	3b0e      	subs	r3, #14
    5d2e:	b2db      	uxtb	r3, r3
    5d30:	2b01      	cmp	r3, #1
    5d32:	d830      	bhi.n	5d96 <hci_event_prio+0x9a>
		return BT_HCI_EVT_FLAG_RECV_PRIO;
    5d34:	2601      	movs	r6, #1
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
    5d36:	f016 0f01 	tst.w	r6, #1
    5d3a:	d032      	beq.n	5da2 <hci_event_prio+0xa6>

	handle_event(hdr->evt, buf, prio_events, ARRAY_SIZE(prio_events));
    5d3c:	7828      	ldrb	r0, [r5, #0]
	for (i = 0; i < num_handlers; i++) {
    5d3e:	2300      	movs	r3, #0
    5d40:	2b01      	cmp	r3, #1
    5d42:	d80d      	bhi.n	5d60 <hci_event_prio+0x64>
		const struct event_handler *handler = &handlers[i];
    5d44:	4a21      	ldr	r2, [pc, #132]	; (5dcc <hci_event_prio+0xd0>)
    5d46:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
		if (handler->event != event) {
    5d4a:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    5d4e:	4290      	cmp	r0, r2
    5d50:	d135      	bne.n	5dbe <hci_event_prio+0xc2>
		if (buf->len < handler->min_len) {
    5d52:	89a2      	ldrh	r2, [r4, #12]
    5d54:	784b      	ldrb	r3, [r1, #1]
    5d56:	429a      	cmp	r2, r3
    5d58:	d302      	bcc.n	5d60 <hci_event_prio+0x64>
		handler->handler(buf);
    5d5a:	684b      	ldr	r3, [r1, #4]
    5d5c:	4620      	mov	r0, r4
    5d5e:	4798      	blx	r3

	if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
    5d60:	f016 0f02 	tst.w	r6, #2
    5d64:	d02d      	beq.n	5dc2 <hci_event_prio+0xc6>
	buf->data = buf->__buf + state->offset;
    5d66:	6923      	ldr	r3, [r4, #16]
    5d68:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    5d6c:	4413      	add	r3, r2
    5d6e:	60a3      	str	r3, [r4, #8]
	buf->len = state->len;
    5d70:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    5d74:	81a3      	strh	r3, [r4, #12]
		net_buf_simple_restore(&buf->b, &state);
	} else {
		net_buf_unref(buf);
	}
}
    5d76:	b002      	add	sp, #8
    5d78:	bd70      	pop	{r4, r5, r6, pc}
	BT_ASSERT(buf->len >= sizeof(*hdr));
    5d7a:	f640 534f 	movw	r3, #3407	; 0xd4f
    5d7e:	4a14      	ldr	r2, [pc, #80]	; (5dd0 <hci_event_prio+0xd4>)
    5d80:	4914      	ldr	r1, [pc, #80]	; (5dd4 <hci_event_prio+0xd8>)
    5d82:	4815      	ldr	r0, [pc, #84]	; (5dd8 <hci_event_prio+0xdc>)
    5d84:	f013 fea1 	bl	19aca <assert_print>
    5d88:	4040      	eors	r0, r0
    5d8a:	f380 8811 	msr	BASEPRI, r0
    5d8e:	f04f 0003 	mov.w	r0, #3
    5d92:	df02      	svc	2
    5d94:	e7c1      	b.n	5d1a <hci_event_prio+0x1e>
		return BT_HCI_EVT_FLAG_RECV;
    5d96:	2602      	movs	r6, #2
    5d98:	e7cd      	b.n	5d36 <hci_event_prio+0x3a>
	switch (evt) {
    5d9a:	2603      	movs	r6, #3
    5d9c:	e7cb      	b.n	5d36 <hci_event_prio+0x3a>
		return BT_HCI_EVT_FLAG_RECV;
    5d9e:	2602      	movs	r6, #2
    5da0:	e7c9      	b.n	5d36 <hci_event_prio+0x3a>
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
    5da2:	f640 5353 	movw	r3, #3411	; 0xd53
    5da6:	4a0a      	ldr	r2, [pc, #40]	; (5dd0 <hci_event_prio+0xd4>)
    5da8:	490c      	ldr	r1, [pc, #48]	; (5ddc <hci_event_prio+0xe0>)
    5daa:	480b      	ldr	r0, [pc, #44]	; (5dd8 <hci_event_prio+0xdc>)
    5dac:	f013 fe8d 	bl	19aca <assert_print>
    5db0:	4040      	eors	r0, r0
    5db2:	f380 8811 	msr	BASEPRI, r0
    5db6:	f04f 0003 	mov.w	r0, #3
    5dba:	df02      	svc	2
    5dbc:	e7be      	b.n	5d3c <hci_event_prio+0x40>
	for (i = 0; i < num_handlers; i++) {
    5dbe:	3301      	adds	r3, #1
    5dc0:	e7be      	b.n	5d40 <hci_event_prio+0x44>
		net_buf_unref(buf);
    5dc2:	4620      	mov	r0, r4
    5dc4:	f017 f938 	bl	1d038 <net_buf_unref>
}
    5dc8:	e7d5      	b.n	5d76 <hci_event_prio+0x7a>
    5dca:	bf00      	nop
    5dcc:	0001f140 	.word	0x0001f140
    5dd0:	0001efcc 	.word	0x0001efcc
    5dd4:	0001f000 	.word	0x0001f000
    5dd8:	0001f01c 	.word	0x0001f01c
    5ddc:	0001f098 	.word	0x0001f098

00005de0 <bt_recv_prio>:
		return -EINVAL;
	}
}

int bt_recv_prio(struct net_buf *buf)
{
    5de0:	b510      	push	{r4, lr}
    5de2:	4604      	mov	r4, r0
 *
 *  @return The BT_* type to of the buffer
 */
static inline enum bt_buf_type bt_buf_get_type(struct net_buf *buf)
{
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
    5de4:	7d03      	ldrb	r3, [r0, #20]
	bt_monitor_send(bt_monitor_opcode(buf), buf->data, buf->len);

	BT_ASSERT(bt_buf_get_type(buf) == BT_BUF_EVT);
    5de6:	2b01      	cmp	r3, #1
    5de8:	d104      	bne.n	5df4 <bt_recv_prio+0x14>

	hci_event_prio(buf);
    5dea:	4620      	mov	r0, r4
    5dec:	f7ff ff86 	bl	5cfc <hci_event_prio>

	return 0;
}
    5df0:	2000      	movs	r0, #0
    5df2:	bd10      	pop	{r4, pc}
	BT_ASSERT(bt_buf_get_type(buf) == BT_BUF_EVT);
    5df4:	f640 53a5 	movw	r3, #3493	; 0xda5
    5df8:	4a05      	ldr	r2, [pc, #20]	; (5e10 <bt_recv_prio+0x30>)
    5dfa:	4906      	ldr	r1, [pc, #24]	; (5e14 <bt_recv_prio+0x34>)
    5dfc:	4806      	ldr	r0, [pc, #24]	; (5e18 <bt_recv_prio+0x38>)
    5dfe:	f013 fe64 	bl	19aca <assert_print>
    5e02:	4040      	eors	r0, r0
    5e04:	f380 8811 	msr	BASEPRI, r0
    5e08:	f04f 0003 	mov.w	r0, #3
    5e0c:	df02      	svc	2
    5e0e:	e7ec      	b.n	5dea <bt_recv_prio+0xa>
    5e10:	0001efcc 	.word	0x0001efcc
    5e14:	0001f0b4 	.word	0x0001f0b4
    5e18:	0001f01c 	.word	0x0001f01c

00005e1c <bt_hci_driver_register>:

int bt_hci_driver_register(const struct bt_hci_driver *drv)
{
	if (bt_dev.drv) {
    5e1c:	4b0a      	ldr	r3, [pc, #40]	; (5e48 <bt_hci_driver_register+0x2c>)
    5e1e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5e22:	b943      	cbnz	r3, 5e36 <bt_hci_driver_register+0x1a>
		return -EALREADY;
	}

	if (!drv->open || !drv->send) {
    5e24:	68c3      	ldr	r3, [r0, #12]
    5e26:	b14b      	cbz	r3, 5e3c <bt_hci_driver_register+0x20>
    5e28:	6943      	ldr	r3, [r0, #20]
    5e2a:	b153      	cbz	r3, 5e42 <bt_hci_driver_register+0x26>
		return -EINVAL;
	}

	bt_dev.drv = drv;
    5e2c:	4b06      	ldr	r3, [pc, #24]	; (5e48 <bt_hci_driver_register+0x2c>)
    5e2e:	f8c3 00d4 	str.w	r0, [r3, #212]	; 0xd4
	BT_DBG("Registered %s", drv->name ? drv->name : "");

	bt_monitor_new_index(BT_MONITOR_TYPE_PRIMARY, drv->bus,
			     BT_ADDR_ANY, drv->name ? drv->name : "bt0");

	return 0;
    5e32:	2000      	movs	r0, #0
    5e34:	4770      	bx	lr
		return -EALREADY;
    5e36:	f06f 0077 	mvn.w	r0, #119	; 0x77
    5e3a:	4770      	bx	lr
		return -EINVAL;
    5e3c:	f06f 0015 	mvn.w	r0, #21
    5e40:	4770      	bx	lr
    5e42:	f06f 0015 	mvn.w	r0, #21
}
    5e46:	4770      	bx	lr
    5e48:	20000000 	.word	0x20000000

00005e4c <bt_finalize_init>:

void bt_finalize_init(void)
{
    5e4c:	b508      	push	{r3, lr}
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5e4e:	4b08      	ldr	r3, [pc, #32]	; (5e70 <bt_finalize_init+0x24>)
    5e50:	f3bf 8f5b 	dmb	ish
    5e54:	e853 2f00 	ldrex	r2, [r3]
    5e58:	f042 0204 	orr.w	r2, r2, #4
    5e5c:	e843 2100 	strex	r1, r2, [r3]
    5e60:	2900      	cmp	r1, #0
    5e62:	d1f7      	bne.n	5e54 <bt_finalize_init+0x8>
    5e64:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(bt_dev.flags, BT_DEV_READY);

	if (IS_ENABLED(CONFIG_BT_OBSERVER)) {
		bt_le_scan_update(false);
    5e68:	2000      	movs	r0, #0
    5e6a:	f000 fc21 	bl	66b0 <bt_le_scan_update>
	}

	bt_dev_show_info();
}
    5e6e:	bd08      	pop	{r3, pc}
    5e70:	20000088 	.word	0x20000088

00005e74 <init_work>:
	bt_finalize_init();
	return 0;
}

static void init_work(struct k_work *work)
{
    5e74:	b508      	push	{r3, lr}
	int err;

	err = bt_init();
    5e76:	f014 f807 	bl	19e88 <bt_init>
	if (ready_cb) {
    5e7a:	4b02      	ldr	r3, [pc, #8]	; (5e84 <init_work+0x10>)
    5e7c:	681b      	ldr	r3, [r3, #0]
    5e7e:	b103      	cbz	r3, 5e82 <init_work+0xe>
		ready_cb(err);
    5e80:	4798      	blx	r3
	}
}
    5e82:	bd08      	pop	{r3, pc}
    5e84:	20002244 	.word	0x20002244

00005e88 <bt_enable>:
	}
}
#endif /* !CONFIG_BT_RECV_BLOCKING */

int bt_enable(bt_ready_cb_t cb)
{
    5e88:	b530      	push	{r4, r5, lr}
    5e8a:	b089      	sub	sp, #36	; 0x24
	int err;

	if (!bt_dev.drv) {
    5e8c:	4b29      	ldr	r3, [pc, #164]	; (5f34 <bt_enable+0xac>)
    5e8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5e92:	2b00      	cmp	r3, #0
    5e94:	d048      	beq.n	5f28 <bt_enable+0xa0>
    5e96:	4604      	mov	r4, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5e98:	4b27      	ldr	r3, [pc, #156]	; (5f38 <bt_enable+0xb0>)
    5e9a:	f3bf 8f5b 	dmb	ish
    5e9e:	e853 2f00 	ldrex	r2, [r3]
    5ea2:	f022 0202 	bic.w	r2, r2, #2
    5ea6:	e843 2100 	strex	r1, r2, [r3]
    5eaa:	2900      	cmp	r1, #0
    5eac:	d1f7      	bne.n	5e9e <bt_enable+0x16>
    5eae:	f3bf 8f5b 	dmb	ish
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5eb2:	f3bf 8f5b 	dmb	ish
    5eb6:	e853 2f00 	ldrex	r2, [r3]
    5eba:	f042 0101 	orr.w	r1, r2, #1
    5ebe:	e843 1000 	strex	r0, r1, [r3]
    5ec2:	2800      	cmp	r0, #0
    5ec4:	d1f7      	bne.n	5eb6 <bt_enable+0x2e>
    5ec6:	f3bf 8f5b 	dmb	ish
		return -ENODEV;
	}

	atomic_clear_bit(bt_dev.flags, BT_DEV_DISABLE);

	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_ENABLE)) {
    5eca:	f012 0f01 	tst.w	r2, #1
    5ece:	d12e      	bne.n	5f2e <bt_enable+0xa6>
		if (err) {
			BT_WARN("Failed to set device name (%d)", err);
		}
	}

	ready_cb = cb;
    5ed0:	4b1a      	ldr	r3, [pc, #104]	; (5f3c <bt_enable+0xb4>)
    5ed2:	601c      	str	r4, [r3, #0]
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    5ed4:	4d1a      	ldr	r5, [pc, #104]	; (5f40 <bt_enable+0xb8>)
    5ed6:	2200      	movs	r2, #0
    5ed8:	2300      	movs	r3, #0
    5eda:	e9cd 2306 	strd	r2, r3, [sp, #24]
    5ede:	2300      	movs	r3, #0
    5ee0:	9304      	str	r3, [sp, #16]
    5ee2:	f06f 0208 	mvn.w	r2, #8
    5ee6:	9203      	str	r2, [sp, #12]
    5ee8:	9302      	str	r3, [sp, #8]
    5eea:	9301      	str	r3, [sp, #4]
    5eec:	9300      	str	r3, [sp, #0]
    5eee:	4b15      	ldr	r3, [pc, #84]	; (5f44 <bt_enable+0xbc>)
    5ef0:	f44f 7220 	mov.w	r2, #640	; 0x280
    5ef4:	4914      	ldr	r1, [pc, #80]	; (5f48 <bt_enable+0xc0>)
    5ef6:	4628      	mov	r0, r5
    5ef8:	f017 ff35 	bl	1dd66 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    5efc:	4913      	ldr	r1, [pc, #76]	; (5f4c <bt_enable+0xc4>)
    5efe:	4628      	mov	r0, r5
    5f00:	f00c ff8e 	bl	12e20 <z_impl_k_thread_name_set>

	if (IS_ENABLED(CONFIG_BT_TINYCRYPT_ECC)) {
		bt_hci_ecc_init();
	}

	err = bt_dev.drv->open();
    5f04:	4b0b      	ldr	r3, [pc, #44]	; (5f34 <bt_enable+0xac>)
    5f06:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5f0a:	68db      	ldr	r3, [r3, #12]
    5f0c:	4798      	blx	r3
	if (err) {
    5f0e:	4605      	mov	r5, r0
    5f10:	b918      	cbnz	r0, 5f1a <bt_enable+0x92>
		return err;
	}

	bt_monitor_send(BT_MONITOR_OPEN_INDEX, NULL, 0);

	if (!cb) {
    5f12:	b12c      	cbz	r4, 5f20 <bt_enable+0x98>
		return bt_init();
	}

	k_work_submit(&bt_dev.init);
    5f14:	480e      	ldr	r0, [pc, #56]	; (5f50 <bt_enable+0xc8>)
    5f16:	f00d fb03 	bl	13520 <k_work_submit>
	return 0;
}
    5f1a:	4628      	mov	r0, r5
    5f1c:	b009      	add	sp, #36	; 0x24
    5f1e:	bd30      	pop	{r4, r5, pc}
		return bt_init();
    5f20:	f013 ffb2 	bl	19e88 <bt_init>
    5f24:	4605      	mov	r5, r0
    5f26:	e7f8      	b.n	5f1a <bt_enable+0x92>
		return -ENODEV;
    5f28:	f06f 0512 	mvn.w	r5, #18
    5f2c:	e7f5      	b.n	5f1a <bt_enable+0x92>
		return -EALREADY;
    5f2e:	f06f 0577 	mvn.w	r5, #119	; 0x77
    5f32:	e7f2      	b.n	5f1a <bt_enable+0x92>
    5f34:	20000000 	.word	0x20000000
    5f38:	20000088 	.word	0x20000088
    5f3c:	20002244 	.word	0x20002244
    5f40:	20001010 	.word	0x20001010
    5f44:	00005ca5 	.word	0x00005ca5
    5f48:	200092c0 	.word	0x200092c0
    5f4c:	0001f0d8 	.word	0x0001f0d8
    5f50:	20000078 	.word	0x20000078

00005f54 <id_find>:
		*count = bt_dev.id_count;
	}
}

static int id_find(const bt_addr_le_t *addr)
{
    5f54:	b570      	push	{r4, r5, r6, lr}
    5f56:	4605      	mov	r5, r0
	uint8_t id;

	for (id = 0U; id < bt_dev.id_count; id++) {
    5f58:	2400      	movs	r4, #0
    5f5a:	e001      	b.n	5f60 <id_find+0xc>
    5f5c:	3401      	adds	r4, #1
    5f5e:	b2e4      	uxtb	r4, r4
    5f60:	4b09      	ldr	r3, [pc, #36]	; (5f88 <id_find+0x34>)
    5f62:	79db      	ldrb	r3, [r3, #7]
    5f64:	42a3      	cmp	r3, r4
    5f66:	d90b      	bls.n	5f80 <id_find+0x2c>
		if (!bt_addr_le_cmp(addr, &bt_dev.id_addr[id])) {
    5f68:	4626      	mov	r6, r4
    5f6a:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
	return memcmp(a, b, sizeof(*a));
    5f6e:	2207      	movs	r2, #7
    5f70:	4905      	ldr	r1, [pc, #20]	; (5f88 <id_find+0x34>)
    5f72:	4419      	add	r1, r3
    5f74:	4628      	mov	r0, r5
    5f76:	f00e fe87 	bl	14c88 <memcmp>
    5f7a:	2800      	cmp	r0, #0
    5f7c:	d1ee      	bne.n	5f5c <id_find+0x8>
    5f7e:	e001      	b.n	5f84 <id_find+0x30>
			return id;
		}
	}

	return -ENOENT;
    5f80:	f06f 0601 	mvn.w	r6, #1
}
    5f84:	4630      	mov	r0, r6
    5f86:	bd70      	pop	{r4, r5, r6, pc}
    5f88:	20000000 	.word	0x20000000

00005f8c <set_random_address>:
{
    5f8c:	b538      	push	{r3, r4, r5, lr}
    5f8e:	4604      	mov	r4, r0
	return memcmp(a, b, sizeof(*a));
    5f90:	2206      	movs	r2, #6
    5f92:	4913      	ldr	r1, [pc, #76]	; (5fe0 <set_random_address+0x54>)
    5f94:	f00e fe78 	bl	14c88 <memcmp>
	if (!bt_addr_cmp(addr, &bt_dev.random_addr.a)) {
    5f98:	b900      	cbnz	r0, 5f9c <set_random_address+0x10>
}
    5f9a:	bd38      	pop	{r3, r4, r5, pc}
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, sizeof(*addr));
    5f9c:	2106      	movs	r1, #6
    5f9e:	f242 0005 	movw	r0, #8197	; 0x2005
    5fa2:	f7ff fc67 	bl	5874 <bt_hci_cmd_create>
	if (!buf) {
    5fa6:	4605      	mov	r5, r0
    5fa8:	b1b0      	cbz	r0, 5fd8 <set_random_address+0x4c>
	return net_buf_simple_add_mem(&buf->b, mem, len);
    5faa:	2206      	movs	r2, #6
    5fac:	4621      	mov	r1, r4
    5fae:	3008      	adds	r0, #8
    5fb0:	f017 f89e 	bl	1d0f0 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, buf, NULL);
    5fb4:	2200      	movs	r2, #0
    5fb6:	4629      	mov	r1, r5
    5fb8:	f242 0005 	movw	r0, #8197	; 0x2005
    5fbc:	f7ff fc98 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    5fc0:	2800      	cmp	r0, #0
    5fc2:	d1ea      	bne.n	5f9a <set_random_address+0xe>
	memcpy(dst, src, sizeof(*dst));
    5fc4:	4b07      	ldr	r3, [pc, #28]	; (5fe4 <set_random_address+0x58>)
    5fc6:	6822      	ldr	r2, [r4, #0]
    5fc8:	f8c3 201d 	str.w	r2, [r3, #29]
    5fcc:	88a2      	ldrh	r2, [r4, #4]
    5fce:	f8a3 2021 	strh.w	r2, [r3, #33]	; 0x21
	bt_dev.random_addr.type = BT_ADDR_LE_RANDOM;
    5fd2:	2201      	movs	r2, #1
    5fd4:	771a      	strb	r2, [r3, #28]
	return 0;
    5fd6:	e7e0      	b.n	5f9a <set_random_address+0xe>
		return -ENOBUFS;
    5fd8:	f06f 0068 	mvn.w	r0, #104	; 0x68
    5fdc:	e7dd      	b.n	5f9a <set_random_address+0xe>
    5fde:	bf00      	nop
    5fe0:	2000001d 	.word	0x2000001d
    5fe4:	20000000 	.word	0x20000000

00005fe8 <id_create>:

static int id_create(uint8_t id, bt_addr_le_t *addr, uint8_t *irk)
{
    5fe8:	b530      	push	{r4, r5, lr}
    5fea:	b085      	sub	sp, #20
    5fec:	4604      	mov	r4, r0
	if (addr && bt_addr_le_cmp(addr, BT_ADDR_LE_ANY)) {
    5fee:	460d      	mov	r5, r1
    5ff0:	b149      	cbz	r1, 6006 <id_create+0x1e>
    5ff2:	2300      	movs	r3, #0
    5ff4:	9302      	str	r3, [sp, #8]
    5ff6:	f8cd 300b 	str.w	r3, [sp, #11]
	return memcmp(a, b, sizeof(*a));
    5ffa:	2207      	movs	r2, #7
    5ffc:	a902      	add	r1, sp, #8
    5ffe:	4628      	mov	r0, r5
    6000:	f00e fe42 	bl	14c88 <memcmp>
    6004:	bb00      	cbnz	r0, 6048 <id_create+0x60>
		bt_addr_le_t new_addr;

		do {
			int err;

			err = bt_addr_le_create_static(&new_addr);
    6006:	4668      	mov	r0, sp
    6008:	f013 feba 	bl	19d80 <bt_addr_le_create_static>
			if (err) {
    600c:	4603      	mov	r3, r0
    600e:	b9c0      	cbnz	r0, 6042 <id_create+0x5a>
				return err;
			}
			/* Make sure we didn't generate a duplicate */
		} while (id_find(&new_addr) >= 0);
    6010:	4668      	mov	r0, sp
    6012:	f7ff ff9f 	bl	5f54 <id_find>
    6016:	2800      	cmp	r0, #0
    6018:	daf5      	bge.n	6006 <id_create+0x1e>

		bt_addr_le_copy(&bt_dev.id_addr[id], &new_addr);
    601a:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
    601e:	4a10      	ldr	r2, [pc, #64]	; (6060 <id_create+0x78>)
    6020:	18a3      	adds	r3, r4, r2
    6022:	9800      	ldr	r0, [sp, #0]
    6024:	50a0      	str	r0, [r4, r2]
    6026:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    602a:	f89d 1006 	ldrb.w	r1, [sp, #6]
    602e:	8098      	strh	r0, [r3, #4]
    6030:	7199      	strb	r1, [r3, #6]

		if (addr) {
    6032:	b12d      	cbz	r5, 6040 <id_create+0x58>
    6034:	58a2      	ldr	r2, [r4, r2]
    6036:	602a      	str	r2, [r5, #0]
    6038:	889a      	ldrh	r2, [r3, #4]
    603a:	799b      	ldrb	r3, [r3, #6]
    603c:	80aa      	strh	r2, [r5, #4]
    603e:	71ab      	strb	r3, [r5, #6]
	if (IS_ENABLED(CONFIG_BT_SETTINGS) &&
	    atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
		bt_settings_save_id();
	}

	return 0;
    6040:	2300      	movs	r3, #0
}
    6042:	4618      	mov	r0, r3
    6044:	b005      	add	sp, #20
    6046:	bd30      	pop	{r4, r5, pc}
		bt_addr_le_copy(&bt_dev.id_addr[id], addr);
    6048:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
    604c:	4a04      	ldr	r2, [pc, #16]	; (6060 <id_create+0x78>)
    604e:	18a3      	adds	r3, r4, r2
    6050:	6829      	ldr	r1, [r5, #0]
    6052:	50a1      	str	r1, [r4, r2]
    6054:	88a9      	ldrh	r1, [r5, #4]
    6056:	79aa      	ldrb	r2, [r5, #6]
    6058:	8099      	strh	r1, [r3, #4]
    605a:	719a      	strb	r2, [r3, #6]
}
    605c:	e7f0      	b.n	6040 <id_create+0x58>
    605e:	bf00      	nop
    6060:	20000000 	.word	0x20000000

00006064 <bt_id_create>:

int bt_id_create(bt_addr_le_t *addr, uint8_t *irk)
{
    6064:	b570      	push	{r4, r5, r6, lr}
    6066:	b088      	sub	sp, #32
    6068:	460c      	mov	r4, r1
	int new_id, err;

	if (addr && bt_addr_le_cmp(addr, BT_ADDR_LE_ANY)) {
    606a:	4605      	mov	r5, r0
    606c:	b1c0      	cbz	r0, 60a0 <bt_id_create+0x3c>
    606e:	2300      	movs	r3, #0
    6070:	9304      	str	r3, [sp, #16]
    6072:	f8cd 3013 	str.w	r3, [sp, #19]
	return memcmp(a, b, sizeof(*a));
    6076:	2207      	movs	r2, #7
    6078:	a904      	add	r1, sp, #16
    607a:	f00e fe05 	bl	14c88 <memcmp>
    607e:	b178      	cbz	r0, 60a0 <bt_id_create+0x3c>
		if (addr->type != BT_ADDR_LE_RANDOM ||
    6080:	782b      	ldrb	r3, [r5, #0]
    6082:	2b01      	cmp	r3, #1
    6084:	d136      	bne.n	60f4 <bt_id_create+0x90>
		    !BT_ADDR_IS_STATIC(&addr->a)) {
    6086:	79ab      	ldrb	r3, [r5, #6]
		if (addr->type != BT_ADDR_LE_RANDOM ||
    6088:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    608c:	2bc0      	cmp	r3, #192	; 0xc0
    608e:	d002      	beq.n	6096 <bt_id_create+0x32>
			BT_ERR("Only static random identity address supported");
			return -EINVAL;
    6090:	f06f 0015 	mvn.w	r0, #21
    6094:	e02c      	b.n	60f0 <bt_id_create+0x8c>
		}

		if (id_find(addr) >= 0) {
    6096:	4628      	mov	r0, r5
    6098:	f7ff ff5c 	bl	5f54 <id_find>
    609c:	2800      	cmp	r0, #0
    609e:	da2c      	bge.n	60fa <bt_id_create+0x96>
			return -EALREADY;
		}
	}

	if (!IS_ENABLED(CONFIG_BT_PRIVACY) && irk) {
    60a0:	bb8c      	cbnz	r4, 6106 <bt_id_create+0xa2>
		return -EINVAL;
	}

	if (bt_dev.id_count == ARRAY_SIZE(bt_dev.id_addr)) {
    60a2:	4b1c      	ldr	r3, [pc, #112]	; (6114 <bt_id_create+0xb0>)
    60a4:	79db      	ldrb	r3, [r3, #7]
    60a6:	2b01      	cmp	r3, #1
    60a8:	d030      	beq.n	610c <bt_id_create+0xa8>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    60aa:	f3bf 8f5b 	dmb	ish
    60ae:	4b1a      	ldr	r3, [pc, #104]	; (6118 <bt_id_create+0xb4>)
    60b0:	681b      	ldr	r3, [r3, #0]
    60b2:	f3bf 8f5b 	dmb	ish
		return -ENOMEM;
	}

	/* bt_rand is not available before Bluetooth enable has been called */
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_ENABLE)) {
    60b6:	f013 0f01 	tst.w	r3, #1
    60ba:	d10e      	bne.n	60da <bt_id_create+0x76>
		uint8_t zero_irk[16] = { 0 };
    60bc:	2300      	movs	r3, #0
    60be:	9300      	str	r3, [sp, #0]
    60c0:	9301      	str	r3, [sp, #4]
    60c2:	9302      	str	r3, [sp, #8]
    60c4:	9303      	str	r3, [sp, #12]

		if (!(addr && bt_addr_le_cmp(addr, BT_ADDR_LE_ANY))) {
    60c6:	b1dd      	cbz	r5, 6100 <bt_id_create+0x9c>
    60c8:	9306      	str	r3, [sp, #24]
    60ca:	f8cd 301b 	str.w	r3, [sp, #27]
    60ce:	2207      	movs	r2, #7
    60d0:	a906      	add	r1, sp, #24
    60d2:	4628      	mov	r0, r5
    60d4:	f00e fdd8 	bl	14c88 <memcmp>
    60d8:	b190      	cbz	r0, 6100 <bt_id_create+0x9c>
		    !(irk && memcmp(irk, zero_irk, 16))) {
			return -EINVAL;
		}
	}

	new_id = bt_dev.id_count++;
    60da:	4b0e      	ldr	r3, [pc, #56]	; (6114 <bt_id_create+0xb0>)
    60dc:	79de      	ldrb	r6, [r3, #7]
    60de:	1c72      	adds	r2, r6, #1
    60e0:	71da      	strb	r2, [r3, #7]
	err = id_create(new_id, addr, irk);
    60e2:	4622      	mov	r2, r4
    60e4:	4629      	mov	r1, r5
    60e6:	4630      	mov	r0, r6
    60e8:	f7ff ff7e 	bl	5fe8 <id_create>
	if (err) {
    60ec:	b900      	cbnz	r0, 60f0 <bt_id_create+0x8c>
		return err;
	}

	return new_id;
    60ee:	4630      	mov	r0, r6
}
    60f0:	b008      	add	sp, #32
    60f2:	bd70      	pop	{r4, r5, r6, pc}
			return -EINVAL;
    60f4:	f06f 0015 	mvn.w	r0, #21
    60f8:	e7fa      	b.n	60f0 <bt_id_create+0x8c>
			return -EALREADY;
    60fa:	f06f 0077 	mvn.w	r0, #119	; 0x77
    60fe:	e7f7      	b.n	60f0 <bt_id_create+0x8c>
			return -EINVAL;
    6100:	f06f 0015 	mvn.w	r0, #21
    6104:	e7f4      	b.n	60f0 <bt_id_create+0x8c>
		return -EINVAL;
    6106:	f06f 0015 	mvn.w	r0, #21
    610a:	e7f1      	b.n	60f0 <bt_id_create+0x8c>
		return -ENOMEM;
    610c:	f06f 000b 	mvn.w	r0, #11
    6110:	e7ee      	b.n	60f0 <bt_id_create+0x8c>
    6112:	bf00      	nop
    6114:	20000000 	.word	0x20000000
    6118:	20000088 	.word	0x20000088

0000611c <bt_id_read_public_addr>:
#endif /* defined(CONFIG_BT_HCI_VS_EXT) */
}
#endif /* defined(CONFIG_BT_PRIVACY) */

uint8_t bt_id_read_public_addr(bt_addr_le_t *addr)
{
    611c:	b570      	push	{r4, r5, r6, lr}
    611e:	b086      	sub	sp, #24
    6120:	4604      	mov	r4, r0
	struct bt_hci_rp_read_bd_addr *rp;
	struct net_buf *rsp;
	int err;

	/* Read Bluetooth Address */
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BD_ADDR, NULL, &rsp);
    6122:	aa01      	add	r2, sp, #4
    6124:	2100      	movs	r1, #0
    6126:	f241 0009 	movw	r0, #4105	; 0x1009
    612a:	f7ff fbe1 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    612e:	b110      	cbz	r0, 6136 <bt_id_read_public_addr+0x1a>
		BT_WARN("Failed to read public address");
		return 0U;
    6130:	2000      	movs	r0, #0
	bt_addr_copy(&addr->a, &rp->bdaddr);
	addr->type = BT_ADDR_LE_PUBLIC;

	net_buf_unref(rsp);
	return 1U;
}
    6132:	b006      	add	sp, #24
    6134:	bd70      	pop	{r4, r5, r6, pc}
	rp = (void *)rsp->data;
    6136:	9b01      	ldr	r3, [sp, #4]
    6138:	689e      	ldr	r6, [r3, #8]
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
    613a:	1c75      	adds	r5, r6, #1
    613c:	2300      	movs	r3, #0
    613e:	9302      	str	r3, [sp, #8]
    6140:	f8ad 300c 	strh.w	r3, [sp, #12]
	return memcmp(a, b, sizeof(*a));
    6144:	2206      	movs	r2, #6
    6146:	a902      	add	r1, sp, #8
    6148:	4628      	mov	r0, r5
    614a:	f00e fd9d 	bl	14c88 <memcmp>
    614e:	b158      	cbz	r0, 6168 <bt_id_read_public_addr+0x4c>
	    !bt_addr_cmp(&rp->bdaddr, BT_ADDR_NONE)) {
    6150:	4b0f      	ldr	r3, [pc, #60]	; (6190 <bt_id_read_public_addr+0x74>)
    6152:	e893 0003 	ldmia.w	r3, {r0, r1}
    6156:	9004      	str	r0, [sp, #16]
    6158:	f8ad 1014 	strh.w	r1, [sp, #20]
    615c:	2206      	movs	r2, #6
    615e:	a904      	add	r1, sp, #16
    6160:	4628      	mov	r0, r5
    6162:	f00e fd91 	bl	14c88 <memcmp>
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
    6166:	b920      	cbnz	r0, 6172 <bt_id_read_public_addr+0x56>
		net_buf_unref(rsp);
    6168:	9801      	ldr	r0, [sp, #4]
    616a:	f016 ff65 	bl	1d038 <net_buf_unref>
		return 0U;
    616e:	2000      	movs	r0, #0
    6170:	e7df      	b.n	6132 <bt_id_read_public_addr+0x16>
    6172:	f8d6 3001 	ldr.w	r3, [r6, #1]
    6176:	f8c4 3001 	str.w	r3, [r4, #1]
    617a:	88ab      	ldrh	r3, [r5, #4]
    617c:	f8a4 3005 	strh.w	r3, [r4, #5]
	addr->type = BT_ADDR_LE_PUBLIC;
    6180:	2300      	movs	r3, #0
    6182:	7023      	strb	r3, [r4, #0]
	net_buf_unref(rsp);
    6184:	9801      	ldr	r0, [sp, #4]
    6186:	f016 ff57 	bl	1d038 <net_buf_unref>
	return 1U;
    618a:	2001      	movs	r0, #1
    618c:	e7d1      	b.n	6132 <bt_id_read_public_addr+0x16>
    618e:	bf00      	nop
    6190:	0001e9d8 	.word	0x0001e9d8

00006194 <bt_setup_public_id_addr>:

int bt_setup_public_id_addr(void)
{
    6194:	b500      	push	{lr}
    6196:	b083      	sub	sp, #12
	bt_addr_le_t addr;
	uint8_t *irk = NULL;

	bt_dev.id_count = bt_id_read_public_addr(&addr);
    6198:	4668      	mov	r0, sp
    619a:	f7ff ffbf 	bl	611c <bt_id_read_public_addr>
    619e:	4b06      	ldr	r3, [pc, #24]	; (61b8 <bt_setup_public_id_addr+0x24>)
    61a0:	71d8      	strb	r0, [r3, #7]

	if (!bt_dev.id_count) {
    61a2:	b918      	cbnz	r0, 61ac <bt_setup_public_id_addr+0x18>
		return 0;
    61a4:	2000      	movs	r0, #0
		atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
	}
#endif /* defined(CONFIG_BT_PRIVACY) */

	return id_create(BT_ID_DEFAULT, &addr, irk);
}
    61a6:	b003      	add	sp, #12
    61a8:	f85d fb04 	ldr.w	pc, [sp], #4
	return id_create(BT_ID_DEFAULT, &addr, irk);
    61ac:	2200      	movs	r2, #0
    61ae:	4669      	mov	r1, sp
    61b0:	4610      	mov	r0, r2
    61b2:	f7ff ff19 	bl	5fe8 <id_create>
    61b6:	e7f6      	b.n	61a6 <bt_setup_public_id_addr+0x12>
    61b8:	20000000 	.word	0x20000000

000061bc <bt_read_static_addr>:

#if defined(CONFIG_BT_HCI_VS_EXT)
uint8_t bt_read_static_addr(struct bt_hci_vs_static_addr addrs[], uint8_t size)
{
    61bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    61be:	b083      	sub	sp, #12
	struct bt_hci_rp_vs_read_static_addrs *rp;
	struct net_buf *rsp;
	int err, i;
	uint8_t cnt;

	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
    61c0:	4b1d      	ldr	r3, [pc, #116]	; (6238 <bt_read_static_addr+0x7c>)
    61c2:	f893 4076 	ldrb.w	r4, [r3, #118]	; 0x76
    61c6:	f014 0401 	ands.w	r4, r4, #1
    61ca:	d102      	bne.n	61d2 <bt_read_static_addr+0x16>
	if (!cnt) {
		BT_WARN("No static addresses stored in controller");
	}

	return cnt;
}
    61cc:	4620      	mov	r0, r4
    61ce:	b003      	add	sp, #12
    61d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    61d2:	4605      	mov	r5, r0
    61d4:	460e      	mov	r6, r1
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_STATIC_ADDRS, NULL, &rsp);
    61d6:	aa01      	add	r2, sp, #4
    61d8:	2100      	movs	r1, #0
    61da:	f64f 4009 	movw	r0, #64521	; 0xfc09
    61de:	f7ff fb87 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    61e2:	4684      	mov	ip, r0
    61e4:	bb28      	cbnz	r0, 6232 <bt_read_static_addr+0x76>
	rp = (void *)rsp->data;
    61e6:	9b01      	ldr	r3, [sp, #4]
    61e8:	689b      	ldr	r3, [r3, #8]
	cnt = MIN(rp->num_addrs, size);
    61ea:	785c      	ldrb	r4, [r3, #1]
    61ec:	42b4      	cmp	r4, r6
    61ee:	bf28      	it	cs
    61f0:	4634      	movcs	r4, r6
	for (i = 0; i < cnt; i++) {
    61f2:	e018      	b.n	6226 <bt_read_static_addr+0x6a>
		memcpy(&addrs[i], rp->a, sizeof(struct bt_hci_vs_static_addr));
    61f4:	2116      	movs	r1, #22
    61f6:	fb01 f10c 	mul.w	r1, r1, ip
    61fa:	186a      	adds	r2, r5, r1
    61fc:	f8d3 e002 	ldr.w	lr, [r3, #2]
    6200:	f8d3 7006 	ldr.w	r7, [r3, #6]
    6204:	f8d3 600a 	ldr.w	r6, [r3, #10]
    6208:	f8d3 000e 	ldr.w	r0, [r3, #14]
    620c:	f845 e001 	str.w	lr, [r5, r1]
    6210:	6057      	str	r7, [r2, #4]
    6212:	6096      	str	r6, [r2, #8]
    6214:	60d0      	str	r0, [r2, #12]
    6216:	f8d3 e012 	ldr.w	lr, [r3, #18]
    621a:	f8c2 e010 	str.w	lr, [r2, #16]
    621e:	8ad9      	ldrh	r1, [r3, #22]
    6220:	8291      	strh	r1, [r2, #20]
	for (i = 0; i < cnt; i++) {
    6222:	f10c 0c01 	add.w	ip, ip, #1
    6226:	4564      	cmp	r4, ip
    6228:	dce4      	bgt.n	61f4 <bt_read_static_addr+0x38>
	net_buf_unref(rsp);
    622a:	9801      	ldr	r0, [sp, #4]
    622c:	f016 ff04 	bl	1d038 <net_buf_unref>
	if (!cnt) {
    6230:	e7cc      	b.n	61cc <bt_read_static_addr+0x10>
		return 0;
    6232:	2400      	movs	r4, #0
    6234:	e7ca      	b.n	61cc <bt_read_static_addr+0x10>
    6236:	bf00      	nop
    6238:	20000000 	.word	0x20000000

0000623c <bt_setup_random_id_addr>:
#endif /* CONFIG_BT_HCI_VS_EXT */

int bt_setup_random_id_addr(void)
{
    623c:	b510      	push	{r4, lr}
    623e:	b088      	sub	sp, #32
#if defined(CONFIG_BT_HCI_VS_EXT) || defined(CONFIG_BT_CTLR)
	/* Only read the addresses if the user has not already configured one or
	 * more identities (!bt_dev.id_count).
	 */
	if (!bt_dev.id_count) {
    6240:	4b18      	ldr	r3, [pc, #96]	; (62a4 <bt_setup_random_id_addr+0x68>)
    6242:	79dc      	ldrb	r4, [r3, #7]
    6244:	b934      	cbnz	r4, 6254 <bt_setup_random_id_addr+0x18>
		struct bt_hci_vs_static_addr addrs[CONFIG_BT_ID_MAX];

		bt_dev.id_count = bt_read_static_addr(addrs, CONFIG_BT_ID_MAX);
    6246:	2101      	movs	r1, #1
    6248:	a802      	add	r0, sp, #8
    624a:	f7ff ffb7 	bl	61bc <bt_read_static_addr>
    624e:	4b15      	ldr	r3, [pc, #84]	; (62a4 <bt_setup_random_id_addr+0x68>)
    6250:	71d8      	strb	r0, [r3, #7]

		if (bt_dev.id_count) {
    6252:	b948      	cbnz	r0, 6268 <bt_setup_random_id_addr+0x2c>

	if (IS_ENABLED(CONFIG_BT_PRIVACY) && IS_ENABLED(CONFIG_BT_SETTINGS)) {
		atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
	}

	return bt_id_create(NULL, NULL);
    6254:	2100      	movs	r1, #0
    6256:	4608      	mov	r0, r1
    6258:	f7ff ff04 	bl	6064 <bt_id_create>
    625c:	4603      	mov	r3, r0
}
    625e:	4618      	mov	r0, r3
    6260:	b008      	add	sp, #32
    6262:	bd10      	pop	{r4, pc}
			for (uint8_t i = 0; i < bt_dev.id_count; i++) {
    6264:	3401      	adds	r4, #1
    6266:	b2e4      	uxtb	r4, r4
    6268:	4b0e      	ldr	r3, [pc, #56]	; (62a4 <bt_setup_random_id_addr+0x68>)
    626a:	79db      	ldrb	r3, [r3, #7]
    626c:	42a3      	cmp	r3, r4
    626e:	d916      	bls.n	629e <bt_setup_random_id_addr+0x62>
				bt_addr_copy(&addr.a, &addrs[i].bdaddr);
    6270:	aa02      	add	r2, sp, #8
    6272:	2316      	movs	r3, #22
    6274:	fb04 f303 	mul.w	r3, r4, r3
    6278:	18d1      	adds	r1, r2, r3
	memcpy(dst, src, sizeof(*dst));
    627a:	58d3      	ldr	r3, [r2, r3]
    627c:	f8cd 3001 	str.w	r3, [sp, #1]
    6280:	888b      	ldrh	r3, [r1, #4]
    6282:	f8ad 3005 	strh.w	r3, [sp, #5]
				addr.type = BT_ADDR_LE_RANDOM;
    6286:	2301      	movs	r3, #1
    6288:	f88d 3000 	strb.w	r3, [sp]
				err = id_create(i, &addr, irk);
    628c:	2200      	movs	r2, #0
    628e:	4669      	mov	r1, sp
    6290:	4620      	mov	r0, r4
    6292:	f7ff fea9 	bl	5fe8 <id_create>
				if (err) {
    6296:	4603      	mov	r3, r0
    6298:	2800      	cmp	r0, #0
    629a:	d0e3      	beq.n	6264 <bt_setup_random_id_addr+0x28>
    629c:	e7df      	b.n	625e <bt_setup_random_id_addr+0x22>
			return 0;
    629e:	2300      	movs	r3, #0
    62a0:	e7dd      	b.n	625e <bt_setup_random_id_addr+0x22>
    62a2:	bf00      	nop
    62a4:	20000000 	.word	0x20000000

000062a8 <bt_id_set_scan_own_addr>:

	return adv && atomic_test_bit(adv->flags, BT_ADV_ENABLED);
}

int bt_id_set_scan_own_addr(bool active_scan, uint8_t *own_addr_type)
{
    62a8:	b510      	push	{r4, lr}
    62aa:	460c      	mov	r4, r1
			*own_addr_type = BT_HCI_OWN_ADDR_RPA_OR_RANDOM;
		} else {
			*own_addr_type = BT_ADDR_LE_RANDOM;
		}
	} else {
		*own_addr_type = bt_dev.id_addr[0].type;
    62ac:	4b07      	ldr	r3, [pc, #28]	; (62cc <bt_id_set_scan_own_addr+0x24>)
    62ae:	781b      	ldrb	r3, [r3, #0]
    62b0:	700b      	strb	r3, [r1, #0]
		/* Use NRPA unless identity has been explicitly requested
		 * (through Kconfig).
		 * Use same RPA as legacy advertiser if advertising.
		 */
		if (!IS_ENABLED(CONFIG_BT_SCAN_WITH_IDENTITY) &&
		    !is_adv_using_rand_addr()) {
    62b2:	f013 fe50 	bl	19f56 <is_adv_using_rand_addr>
		if (!IS_ENABLED(CONFIG_BT_SCAN_WITH_IDENTITY) &&
    62b6:	b108      	cbz	r0, 62bc <bt_id_set_scan_own_addr+0x14>
				return err;
			}
		}
	}

	return 0;
    62b8:	2000      	movs	r0, #0
}
    62ba:	bd10      	pop	{r4, pc}
			err = bt_id_set_private_addr(BT_ID_DEFAULT);
    62bc:	f013 fe4f 	bl	19f5e <bt_id_set_private_addr>
			if (err) {
    62c0:	2800      	cmp	r0, #0
    62c2:	d1fa      	bne.n	62ba <bt_id_set_scan_own_addr+0x12>
			*own_addr_type = BT_ADDR_LE_RANDOM;
    62c4:	2301      	movs	r3, #1
    62c6:	7023      	strb	r3, [r4, #0]
    62c8:	e7f7      	b.n	62ba <bt_id_set_scan_own_addr+0x12>
    62ca:	bf00      	nop
    62cc:	20000000 	.word	0x20000000

000062d0 <bt_id_init>:
}
#endif /* !defined(CONFIG_BT_SMP_OOB_LEGACY_PAIR_ONLY) */
#endif /* defined(CONFIG_BT_SMP) */

int bt_id_init(void)
{
    62d0:	b508      	push	{r3, lr}
	int err;

	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
    62d2:	4b0a      	ldr	r3, [pc, #40]	; (62fc <bt_id_init+0x2c>)
    62d4:	79db      	ldrb	r3, [r3, #7]
    62d6:	b123      	cbz	r3, 62e2 <bt_id_init+0x12>
			BT_ERR("Unable to set identity address");
			return err;
		}
	}

	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
    62d8:	4b08      	ldr	r3, [pc, #32]	; (62fc <bt_id_init+0x2c>)
    62da:	79db      	ldrb	r3, [r3, #7]
    62dc:	b133      	cbz	r3, 62ec <bt_id_init+0x1c>

#if defined(CONFIG_BT_PRIVACY)
	k_work_init_delayable(&bt_dev.rpa_update, rpa_timeout);
#endif

	return 0;
    62de:	2000      	movs	r0, #0
}
    62e0:	bd08      	pop	{r3, pc}
		err = bt_setup_public_id_addr();
    62e2:	f7ff ff57 	bl	6194 <bt_setup_public_id_addr>
		if (err) {
    62e6:	2800      	cmp	r0, #0
    62e8:	d0f6      	beq.n	62d8 <bt_id_init+0x8>
    62ea:	e7f9      	b.n	62e0 <bt_id_init+0x10>
		err = bt_setup_random_id_addr();
    62ec:	f7ff ffa6 	bl	623c <bt_setup_random_id_addr>
		if (err) {
    62f0:	2800      	cmp	r0, #0
    62f2:	d1f5      	bne.n	62e0 <bt_id_init+0x10>
		err = set_random_address(&bt_dev.id_addr[0].a);
    62f4:	4802      	ldr	r0, [pc, #8]	; (6300 <bt_id_init+0x30>)
    62f6:	f7ff fe49 	bl	5f8c <set_random_address>
		if (err) {
    62fa:	e7f1      	b.n	62e0 <bt_id_init+0x10>
    62fc:	20000000 	.word	0x20000000
    6300:	20000001 	.word	0x20000001

00006304 <reset_reassembling_advertiser>:
	buf->len  = 0U;
    6304:	4b03      	ldr	r3, [pc, #12]	; (6314 <reset_reassembling_advertiser+0x10>)
    6306:	2200      	movs	r2, #0
    6308:	809a      	strh	r2, [r3, #4]
	buf->data = buf->__buf;
    630a:	6899      	ldr	r1, [r3, #8]
    630c:	6019      	str	r1, [r3, #0]
}

static void reset_reassembling_advertiser(void)
{
	net_buf_simple_reset(&ext_scan_buf);
	reassembling_advertiser.state = FRAG_ADV_INACTIVE;
    630e:	4b02      	ldr	r3, [pc, #8]	; (6318 <reset_reassembling_advertiser+0x14>)
    6310:	721a      	strb	r2, [r3, #8]
}
    6312:	4770      	bx	lr
    6314:	200003c4 	.word	0x200003c4
    6318:	20002350 	.word	0x20002350

0000631c <set_le_ext_scan_enable>:
	reset_reassembling_advertiser();
#endif
}

static int set_le_ext_scan_enable(uint8_t enable, uint16_t duration)
{
    631c:	b570      	push	{r4, r5, r6, lr}
    631e:	b086      	sub	sp, #24
    6320:	4604      	mov	r4, r0
    6322:	460d      	mov	r5, r1
	struct bt_hci_cp_le_set_ext_scan_enable *cp;
	struct bt_hci_cmd_state_set state;
	struct net_buf *buf;
	int err;

	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_EXT_SCAN_ENABLE, sizeof(*cp));
    6324:	2106      	movs	r1, #6
    6326:	f242 0042 	movw	r0, #8258	; 0x2042
    632a:	f7ff faa3 	bl	5874 <bt_hci_cmd_create>
	if (!buf) {
    632e:	b350      	cbz	r0, 6386 <set_le_ext_scan_enable+0x6a>
    6330:	4606      	mov	r6, r0
	return net_buf_simple_add(&buf->b, len);
    6332:	2106      	movs	r1, #6
    6334:	3008      	adds	r0, #8
    6336:	f016 fed5 	bl	1d0e4 <net_buf_simple_add>
		return -ENOBUFS;
	}

	cp = net_buf_add(buf, sizeof(*cp));

	if (enable == BT_HCI_LE_SCAN_ENABLE) {
    633a:	2c01      	cmp	r4, #1
    633c:	d019      	beq.n	6372 <set_le_ext_scan_enable+0x56>
		cp->filter_dup = atomic_test_bit(bt_dev.flags,
						 BT_DEV_SCAN_FILTER_DUP);
	} else {
		cp->filter_dup = BT_HCI_LE_SCAN_FILTER_DUP_DISABLE;
    633e:	2300      	movs	r3, #0
    6340:	7043      	strb	r3, [r0, #1]
	}

	cp->enable = enable;
    6342:	7004      	strb	r4, [r0, #0]
	cp->duration = sys_cpu_to_le16(duration);
    6344:	8045      	strh	r5, [r0, #2]
	cp->period = 0;
    6346:	2500      	movs	r5, #0
    6348:	7105      	strb	r5, [r0, #4]
    634a:	7145      	strb	r5, [r0, #5]

	bt_hci_cmd_state_set_init(buf, &state, bt_dev.flags, BT_DEV_SCANNING,
    634c:	2c01      	cmp	r4, #1
    634e:	bf14      	ite	ne
    6350:	2400      	movne	r4, #0
    6352:	2401      	moveq	r4, #1
    6354:	9400      	str	r4, [sp, #0]
    6356:	2306      	movs	r3, #6
    6358:	4a0c      	ldr	r2, [pc, #48]	; (638c <set_le_ext_scan_enable+0x70>)
    635a:	a903      	add	r1, sp, #12
    635c:	4630      	mov	r0, r6
    635e:	f7ff fa77 	bl	5850 <bt_hci_cmd_state_set_init>
				  enable == BT_HCI_LE_SCAN_ENABLE);

	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_EXT_SCAN_ENABLE, buf, NULL);
    6362:	462a      	mov	r2, r5
    6364:	4631      	mov	r1, r6
    6366:	f242 0042 	movw	r0, #8258	; 0x2042
    636a:	f7ff fac1 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
		return err;
	}

	return 0;
}
    636e:	b006      	add	sp, #24
    6370:	bd70      	pop	{r4, r5, r6, pc}
    6372:	f3bf 8f5b 	dmb	ish
    6376:	4b05      	ldr	r3, [pc, #20]	; (638c <set_le_ext_scan_enable+0x70>)
    6378:	681b      	ldr	r3, [r3, #0]
    637a:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    637e:	f3c3 2340 	ubfx	r3, r3, #9, #1
		cp->filter_dup = atomic_test_bit(bt_dev.flags,
    6382:	7043      	strb	r3, [r0, #1]
    6384:	e7dd      	b.n	6342 <set_le_ext_scan_enable+0x26>
		return -ENOBUFS;
    6386:	f06f 0068 	mvn.w	r0, #104	; 0x68
    638a:	e7f0      	b.n	636e <set_le_ext_scan_enable+0x52>
    638c:	20000088 	.word	0x20000088

00006390 <start_le_scan_ext>:
}

static int start_le_scan_ext(struct bt_hci_ext_scan_phy *phy_1m,
			     struct bt_hci_ext_scan_phy *phy_coded,
			     uint16_t duration)
{
    6390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6394:	b082      	sub	sp, #8
    6396:	460c      	mov	r4, r1
    6398:	4616      	mov	r6, r2
	struct net_buf *buf;
	uint8_t own_addr_type;
	bool active_scan;
	int err;

	active_scan = (phy_1m && phy_1m->type == BT_HCI_LE_SCAN_ACTIVE) ||
    639a:	4680      	mov	r8, r0
    639c:	b110      	cbz	r0, 63a4 <start_le_scan_ext+0x14>
    639e:	7803      	ldrb	r3, [r0, #0]
    63a0:	2b01      	cmp	r3, #1
    63a2:	d053      	beq.n	644c <start_le_scan_ext+0xbc>
    63a4:	2c00      	cmp	r4, #0
    63a6:	d053      	beq.n	6450 <start_le_scan_ext+0xc0>
		      (phy_coded && phy_coded->type == BT_HCI_LE_SCAN_ACTIVE);
    63a8:	7823      	ldrb	r3, [r4, #0]
    63aa:	2b01      	cmp	r3, #1
    63ac:	d052      	beq.n	6454 <start_le_scan_ext+0xc4>
	active_scan = (phy_1m && phy_1m->type == BT_HCI_LE_SCAN_ACTIVE) ||
    63ae:	2700      	movs	r7, #0

	if (duration > 0) {
    63b0:	b166      	cbz	r6, 63cc <start_le_scan_ext+0x3c>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    63b2:	4b3e      	ldr	r3, [pc, #248]	; (64ac <start_le_scan_ext+0x11c>)
    63b4:	f3bf 8f5b 	dmb	ish
    63b8:	e853 2f00 	ldrex	r2, [r3]
    63bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    63c0:	e843 2100 	strex	r1, r2, [r3]
    63c4:	2900      	cmp	r1, #0
    63c6:	d1f7      	bne.n	63b8 <start_le_scan_ext+0x28>
    63c8:	f3bf 8f5b 	dmb	ish
		if (IS_ENABLED(CONFIG_BT_PRIVACY) && !bt_id_rpa_is_new()) {
			atomic_clear_bit(bt_dev.flags, BT_DEV_RPA_VALID);
		}
	}

	err = bt_id_set_scan_own_addr(active_scan, &own_addr_type);
    63cc:	f10d 0107 	add.w	r1, sp, #7
    63d0:	4638      	mov	r0, r7
    63d2:	f7ff ff69 	bl	62a8 <bt_id_set_scan_own_addr>
	if (err) {
    63d6:	bbb0      	cbnz	r0, 6446 <start_le_scan_ext+0xb6>
		return err;
	}

	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_EXT_SCAN_PARAM,
    63d8:	f1b8 0f00 	cmp.w	r8, #0
    63dc:	d03c      	beq.n	6458 <start_le_scan_ext+0xc8>
    63de:	2108      	movs	r1, #8
    63e0:	2c00      	cmp	r4, #0
    63e2:	d03b      	beq.n	645c <start_le_scan_ext+0xcc>
    63e4:	2305      	movs	r3, #5
    63e6:	4419      	add	r1, r3
    63e8:	f242 0041 	movw	r0, #8257	; 0x2041
    63ec:	f7ff fa42 	bl	5874 <bt_hci_cmd_create>
				sizeof(*set_param) +
				(phy_1m ? sizeof(*phy_1m) : 0) +
				(phy_coded ? sizeof(*phy_coded) : 0));
	if (!buf) {
    63f0:	4682      	mov	sl, r0
    63f2:	2800      	cmp	r0, #0
    63f4:	d057      	beq.n	64a6 <start_le_scan_ext+0x116>
    63f6:	f100 0908 	add.w	r9, r0, #8
    63fa:	2103      	movs	r1, #3
    63fc:	4648      	mov	r0, r9
    63fe:	f016 fe71 	bl	1d0e4 <net_buf_simple_add>
    6402:	4605      	mov	r5, r0
		return -ENOBUFS;
	}

	set_param = net_buf_add(buf, sizeof(*set_param));
	set_param->own_addr_type = own_addr_type;
    6404:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6408:	7003      	strb	r3, [r0, #0]
	set_param->phys = 0;
    640a:	2300      	movs	r3, #0
    640c:	7083      	strb	r3, [r0, #2]

	if (IS_ENABLED(CONFIG_BT_FILTER_ACCEPT_LIST) &&
	    atomic_test_bit(bt_dev.flags, BT_DEV_SCAN_FILTERED)) {
		set_param->filter_policy = BT_HCI_LE_SCAN_FP_BASIC_FILTER;
	} else {
		set_param->filter_policy = BT_HCI_LE_SCAN_FP_BASIC_NO_FILTER;
    640e:	7043      	strb	r3, [r0, #1]
	}

	if (phy_1m) {
    6410:	f1b8 0f00 	cmp.w	r8, #0
    6414:	d006      	beq.n	6424 <start_le_scan_ext+0x94>
		set_param->phys |= BT_HCI_LE_EXT_SCAN_PHY_1M;
    6416:	2301      	movs	r3, #1
    6418:	7083      	strb	r3, [r0, #2]
	return net_buf_simple_add_mem(&buf->b, mem, len);
    641a:	2205      	movs	r2, #5
    641c:	4641      	mov	r1, r8
    641e:	4648      	mov	r0, r9
    6420:	f016 fe66 	bl	1d0f0 <net_buf_simple_add_mem>
		net_buf_add_mem(buf, phy_1m, sizeof(*phy_1m));
	}

	if (phy_coded) {
    6424:	b144      	cbz	r4, 6438 <start_le_scan_ext+0xa8>
		set_param->phys |= BT_HCI_LE_EXT_SCAN_PHY_CODED;
    6426:	78ab      	ldrb	r3, [r5, #2]
    6428:	f043 0304 	orr.w	r3, r3, #4
    642c:	70ab      	strb	r3, [r5, #2]
    642e:	2205      	movs	r2, #5
    6430:	4621      	mov	r1, r4
    6432:	4648      	mov	r0, r9
    6434:	f016 fe5c 	bl	1d0f0 <net_buf_simple_add_mem>
		net_buf_add_mem(buf, phy_coded, sizeof(*phy_coded));
	}

	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_EXT_SCAN_PARAM, buf, NULL);
    6438:	2200      	movs	r2, #0
    643a:	4651      	mov	r1, sl
    643c:	f242 0041 	movw	r0, #8257	; 0x2041
    6440:	f7ff fa56 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    6444:	b160      	cbz	r0, 6460 <start_le_scan_ext+0xd0>
	}

	atomic_set_bit_to(bt_dev.flags, BT_DEV_ACTIVE_SCAN, active_scan);

	return 0;
}
    6446:	b002      	add	sp, #8
    6448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	active_scan = (phy_1m && phy_1m->type == BT_HCI_LE_SCAN_ACTIVE) ||
    644c:	2701      	movs	r7, #1
    644e:	e7af      	b.n	63b0 <start_le_scan_ext+0x20>
    6450:	2700      	movs	r7, #0
    6452:	e7ad      	b.n	63b0 <start_le_scan_ext+0x20>
    6454:	2701      	movs	r7, #1
    6456:	e7ab      	b.n	63b0 <start_le_scan_ext+0x20>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_EXT_SCAN_PARAM,
    6458:	2103      	movs	r1, #3
    645a:	e7c1      	b.n	63e0 <start_le_scan_ext+0x50>
    645c:	2300      	movs	r3, #0
    645e:	e7c2      	b.n	63e6 <start_le_scan_ext+0x56>
	err = set_le_ext_scan_enable(BT_HCI_LE_SCAN_ENABLE, duration);
    6460:	4631      	mov	r1, r6
    6462:	2001      	movs	r0, #1
    6464:	f7ff ff5a 	bl	631c <set_le_ext_scan_enable>
	if (err) {
    6468:	2800      	cmp	r0, #0
    646a:	d1ec      	bne.n	6446 <start_le_scan_ext+0xb6>
	if (val) {
    646c:	b16f      	cbz	r7, 648a <start_le_scan_ext+0xfa>
    646e:	4b0f      	ldr	r3, [pc, #60]	; (64ac <start_le_scan_ext+0x11c>)
    6470:	f3bf 8f5b 	dmb	ish
    6474:	e853 2f00 	ldrex	r2, [r3]
    6478:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    647c:	e843 2100 	strex	r1, r2, [r3]
    6480:	2900      	cmp	r1, #0
    6482:	d1f7      	bne.n	6474 <start_le_scan_ext+0xe4>
    6484:	f3bf 8f5b 	dmb	ish
    6488:	e7dd      	b.n	6446 <start_le_scan_ext+0xb6>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    648a:	4b08      	ldr	r3, [pc, #32]	; (64ac <start_le_scan_ext+0x11c>)
    648c:	f3bf 8f5b 	dmb	ish
    6490:	e853 2f00 	ldrex	r2, [r3]
    6494:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    6498:	e843 2100 	strex	r1, r2, [r3]
    649c:	2900      	cmp	r1, #0
    649e:	d1f7      	bne.n	6490 <start_le_scan_ext+0x100>
    64a0:	f3bf 8f5b 	dmb	ish
}
    64a4:	e7cf      	b.n	6446 <start_le_scan_ext+0xb6>
		return -ENOBUFS;
    64a6:	f06f 0068 	mvn.w	r0, #104	; 0x68
    64aa:	e7cc      	b.n	6446 <start_le_scan_ext+0xb6>
    64ac:	20000088 	.word	0x20000088

000064b0 <get_pending_per_adv_sync>:
	return per_adv_sync;
}

static struct bt_le_per_adv_sync *get_pending_per_adv_sync(void)
{
	for (int i = 0; i < ARRAY_SIZE(per_adv_sync_pool); i++) {
    64b0:	2300      	movs	r3, #0
    64b2:	b10b      	cbz	r3, 64b8 <get_pending_per_adv_sync+0x8>
				    BT_PER_ADV_SYNC_SYNCING)) {
			return &per_adv_sync_pool[i];
		}
	}

	return NULL;
    64b4:	2000      	movs	r0, #0
}
    64b6:	4770      	bx	lr
		if (atomic_test_bit(per_adv_sync_pool[i].flags,
    64b8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    64bc:	00ca      	lsls	r2, r1, #3
    64be:	3210      	adds	r2, #16
    64c0:	4908      	ldr	r1, [pc, #32]	; (64e4 <get_pending_per_adv_sync+0x34>)
    64c2:	440a      	add	r2, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    64c4:	f3bf 8f5b 	dmb	ish
    64c8:	6852      	ldr	r2, [r2, #4]
    64ca:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    64ce:	f3c2 0280 	ubfx	r2, r2, #2, #1
    64d2:	b90a      	cbnz	r2, 64d8 <get_pending_per_adv_sync+0x28>
	for (int i = 0; i < ARRAY_SIZE(per_adv_sync_pool); i++) {
    64d4:	3301      	adds	r3, #1
    64d6:	e7ec      	b.n	64b2 <get_pending_per_adv_sync+0x2>
			return &per_adv_sync_pool[i];
    64d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    64dc:	00da      	lsls	r2, r3, #3
    64de:	4608      	mov	r0, r1
    64e0:	4410      	add	r0, r2
    64e2:	4770      	bx	lr
    64e4:	20002338 	.word	0x20002338

000064e8 <per_adv_sync_new>:
	for (int i = 0; i < ARRAY_SIZE(per_adv_sync_pool); i++) {
    64e8:	2300      	movs	r3, #0
    64ea:	b1bb      	cbz	r3, 651c <per_adv_sync_new+0x34>
	struct bt_le_per_adv_sync *per_adv_sync = NULL;
    64ec:	2000      	movs	r0, #0
	if (!per_adv_sync) {
    64ee:	b1a0      	cbz	r0, 651a <per_adv_sync_new+0x32>
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    64f0:	2300      	movs	r3, #0
    64f2:	6003      	str	r3, [r0, #0]
    64f4:	6043      	str	r3, [r0, #4]
    64f6:	6083      	str	r3, [r0, #8]
    64f8:	60c3      	str	r3, [r0, #12]
    64fa:	6103      	str	r3, [r0, #16]
    64fc:	4602      	mov	r2, r0
    64fe:	f842 3f14 	str.w	r3, [r2, #20]!
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6502:	f3bf 8f5b 	dmb	ish
    6506:	e852 3f00 	ldrex	r3, [r2]
    650a:	f043 0301 	orr.w	r3, r3, #1
    650e:	e842 3100 	strex	r1, r3, [r2]
    6512:	2900      	cmp	r1, #0
    6514:	d1f7      	bne.n	6506 <per_adv_sync_new+0x1e>
    6516:	f3bf 8f5b 	dmb	ish
}
    651a:	4770      	bx	lr
		if (!atomic_test_bit(per_adv_sync_pool[i].flags,
    651c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    6520:	00ca      	lsls	r2, r1, #3
    6522:	3210      	adds	r2, #16
    6524:	4908      	ldr	r1, [pc, #32]	; (6548 <per_adv_sync_new+0x60>)
    6526:	440a      	add	r2, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    6528:	f3bf 8f5b 	dmb	ish
    652c:	6852      	ldr	r2, [r2, #4]
    652e:	f3bf 8f5b 	dmb	ish
    6532:	f002 0201 	and.w	r2, r2, #1
    6536:	b10a      	cbz	r2, 653c <per_adv_sync_new+0x54>
	for (int i = 0; i < ARRAY_SIZE(per_adv_sync_pool); i++) {
    6538:	3301      	adds	r3, #1
    653a:	e7d6      	b.n	64ea <per_adv_sync_new+0x2>
			per_adv_sync = &per_adv_sync_pool[i];
    653c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    6540:	00da      	lsls	r2, r3, #3
    6542:	4608      	mov	r0, r1
    6544:	4410      	add	r0, r2
			break;
    6546:	e7d2      	b.n	64ee <per_adv_sync_new+0x6>
    6548:	20002338 	.word	0x20002338

0000654c <init_reassembling_advertiser>:
{
    654c:	4602      	mov	r2, r0
	memcpy(dst, src, sizeof(*dst));
    654e:	4b05      	ldr	r3, [pc, #20]	; (6564 <init_reassembling_advertiser+0x18>)
    6550:	6800      	ldr	r0, [r0, #0]
    6552:	6018      	str	r0, [r3, #0]
    6554:	8890      	ldrh	r0, [r2, #4]
    6556:	7992      	ldrb	r2, [r2, #6]
    6558:	8098      	strh	r0, [r3, #4]
    655a:	719a      	strb	r2, [r3, #6]
	reassembling_advertiser.sid = sid;
    655c:	71d9      	strb	r1, [r3, #7]
	reassembling_advertiser.state = FRAG_ADV_REASSEMBLING;
    655e:	2201      	movs	r2, #1
    6560:	721a      	strb	r2, [r3, #8]
}
    6562:	4770      	bx	lr
    6564:	20002350 	.word	0x20002350

00006568 <le_adv_recv>:
{
    6568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    656c:	b086      	sub	sp, #24
    656e:	4604      	mov	r4, r0
    6570:	4688      	mov	r8, r1
    6572:	4615      	mov	r5, r2
    6574:	4699      	mov	r9, r3
    6576:	f3bf 8f5b 	dmb	ish
    657a:	4b45      	ldr	r3, [pc, #276]	; (6690 <le_adv_recv+0x128>)
    657c:	681b      	ldr	r3, [r3, #0]
    657e:	f3bf 8f5b 	dmb	ish
	if (!IS_ENABLED(CONFIG_BT_PRIVACY) &&
    6582:	f013 0f80 	tst.w	r3, #128	; 0x80
    6586:	d003      	beq.n	6590 <le_adv_recv+0x28>
	    (info->adv_props & BT_HCI_LE_ADV_PROP_DIRECT)) {
    6588:	890b      	ldrh	r3, [r1, #8]
	    atomic_test_bit(bt_dev.flags, BT_DEV_EXPLICIT_SCAN) &&
    658a:	f013 0f04 	tst.w	r3, #4
    658e:	d17c      	bne.n	668a <le_adv_recv+0x122>
	if (addr->type == BT_ADDR_LE_PUBLIC_ID ||
    6590:	7822      	ldrb	r2, [r4, #0]
    6592:	1e93      	subs	r3, r2, #2
    6594:	b2db      	uxtb	r3, r3
    6596:	2b01      	cmp	r3, #1
    6598:	d938      	bls.n	660c <le_adv_recv+0xa4>
	} else if (addr->type == BT_HCI_PEER_ADDR_ANONYMOUS) {
    659a:	2aff      	cmp	r2, #255	; 0xff
    659c:	d044      	beq.n	6628 <le_adv_recv+0xc0>
		bt_addr_le_copy(&id_addr,
    659e:	4621      	mov	r1, r4
    65a0:	2000      	movs	r0, #0
    65a2:	f013 fcda 	bl	19f5a <bt_lookup_id_addr>
    65a6:	4603      	mov	r3, r0
    65a8:	6800      	ldr	r0, [r0, #0]
    65aa:	9001      	str	r0, [sp, #4]
    65ac:	889a      	ldrh	r2, [r3, #4]
    65ae:	799b      	ldrb	r3, [r3, #6]
    65b0:	f8ad 2008 	strh.w	r2, [sp, #8]
    65b4:	f88d 300a 	strb.w	r3, [sp, #10]
	info->addr = &id_addr;
    65b8:	ab01      	add	r3, sp, #4
    65ba:	f8c8 3000 	str.w	r3, [r8]
	if (scan_dev_found_cb) {
    65be:	4b35      	ldr	r3, [pc, #212]	; (6694 <le_adv_recv+0x12c>)
    65c0:	681b      	ldr	r3, [r3, #0]
    65c2:	b1bb      	cbz	r3, 65f4 <le_adv_recv+0x8c>
	state->offset = net_buf_simple_headroom(buf);
    65c4:	4628      	mov	r0, r5
    65c6:	f016 fdb6 	bl	1d136 <net_buf_simple_headroom>
    65ca:	b284      	uxth	r4, r0
    65cc:	f8ad 400c 	strh.w	r4, [sp, #12]
	state->len = buf->len;
    65d0:	88ae      	ldrh	r6, [r5, #4]
    65d2:	f8ad 600e 	strh.w	r6, [sp, #14]
		buf->len = len;
    65d6:	f8a5 9004 	strh.w	r9, [r5, #4]
		scan_dev_found_cb(&id_addr, info->rssi, info->adv_type, buf);
    65da:	4b2e      	ldr	r3, [pc, #184]	; (6694 <le_adv_recv+0x12c>)
    65dc:	681f      	ldr	r7, [r3, #0]
    65de:	462b      	mov	r3, r5
    65e0:	f898 2007 	ldrb.w	r2, [r8, #7]
    65e4:	f998 1005 	ldrsb.w	r1, [r8, #5]
    65e8:	a801      	add	r0, sp, #4
    65ea:	47b8      	blx	r7
	buf->data = buf->__buf + state->offset;
    65ec:	68ab      	ldr	r3, [r5, #8]
    65ee:	4423      	add	r3, r4
    65f0:	602b      	str	r3, [r5, #0]
	buf->len = state->len;
    65f2:	80ae      	strh	r6, [r5, #4]
	return list->head;
    65f4:	4b28      	ldr	r3, [pc, #160]	; (6698 <le_adv_recv+0x130>)
    65f6:	681e      	ldr	r6, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&scan_cbs, listener, next, node) {
    65f8:	b1f6      	cbz	r6, 6638 <le_adv_recv+0xd0>
    65fa:	3e08      	subs	r6, #8
    65fc:	d01e      	beq.n	663c <le_adv_recv+0xd4>
Z_GENLIST_PEEK_NEXT(slist, snode)
    65fe:	f116 0408 	adds.w	r4, r6, #8
    6602:	d020      	beq.n	6646 <le_adv_recv+0xde>
	return node->next;
    6604:	68b4      	ldr	r4, [r6, #8]
    6606:	b1f4      	cbz	r4, 6646 <le_adv_recv+0xde>
    6608:	3c08      	subs	r4, #8
    660a:	e01c      	b.n	6646 <le_adv_recv+0xde>
    660c:	6820      	ldr	r0, [r4, #0]
    660e:	9001      	str	r0, [sp, #4]
    6610:	88a2      	ldrh	r2, [r4, #4]
    6612:	79a3      	ldrb	r3, [r4, #6]
    6614:	f8ad 2008 	strh.w	r2, [sp, #8]
    6618:	f88d 300a 	strb.w	r3, [sp, #10]
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
    661c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6620:	3b02      	subs	r3, #2
    6622:	f88d 3004 	strb.w	r3, [sp, #4]
    6626:	e7c7      	b.n	65b8 <le_adv_recv+0x50>
		bt_addr_le_copy(&id_addr, BT_ADDR_LE_ANY);
    6628:	2300      	movs	r3, #0
    662a:	9304      	str	r3, [sp, #16]
    662c:	f8cd 3013 	str.w	r3, [sp, #19]
    6630:	9301      	str	r3, [sp, #4]
    6632:	f8cd 3007 	str.w	r3, [sp, #7]
    6636:	e7bf      	b.n	65b8 <le_adv_recv+0x50>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&scan_cbs, listener, next, node) {
    6638:	4634      	mov	r4, r6
    663a:	e004      	b.n	6646 <le_adv_recv+0xde>
    663c:	4634      	mov	r4, r6
    663e:	e002      	b.n	6646 <le_adv_recv+0xde>
    6640:	4622      	mov	r2, r4
    6642:	4626      	mov	r6, r4
    6644:	4614      	mov	r4, r2
    6646:	b306      	cbz	r6, 668a <le_adv_recv+0x122>
		if (listener->recv) {
    6648:	6833      	ldr	r3, [r6, #0]
    664a:	b1a3      	cbz	r3, 6676 <le_adv_recv+0x10e>
	state->offset = net_buf_simple_headroom(buf);
    664c:	4628      	mov	r0, r5
    664e:	f016 fd72 	bl	1d136 <net_buf_simple_headroom>
    6652:	b287      	uxth	r7, r0
    6654:	f8ad 700c 	strh.w	r7, [sp, #12]
	state->len = buf->len;
    6658:	f8b5 a004 	ldrh.w	sl, [r5, #4]
    665c:	f8ad a00e 	strh.w	sl, [sp, #14]
			buf->len = len;
    6660:	f8a5 9004 	strh.w	r9, [r5, #4]
			listener->recv(info, buf);
    6664:	6833      	ldr	r3, [r6, #0]
    6666:	4629      	mov	r1, r5
    6668:	4640      	mov	r0, r8
    666a:	4798      	blx	r3
	buf->data = buf->__buf + state->offset;
    666c:	68aa      	ldr	r2, [r5, #8]
    666e:	443a      	add	r2, r7
    6670:	602a      	str	r2, [r5, #0]
	buf->len = state->len;
    6672:	f8a5 a004 	strh.w	sl, [r5, #4]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&scan_cbs, listener, next, node) {
    6676:	2c00      	cmp	r4, #0
    6678:	d0e2      	beq.n	6640 <le_adv_recv+0xd8>
Z_GENLIST_PEEK_NEXT(slist, snode)
    667a:	f114 0208 	adds.w	r2, r4, #8
    667e:	d0e0      	beq.n	6642 <le_adv_recv+0xda>
	return node->next;
    6680:	68a2      	ldr	r2, [r4, #8]
    6682:	2a00      	cmp	r2, #0
    6684:	d0dd      	beq.n	6642 <le_adv_recv+0xda>
    6686:	3a08      	subs	r2, #8
    6688:	e7db      	b.n	6642 <le_adv_recv+0xda>
}
    668a:	b006      	add	sp, #24
    668c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6690:	20000088 	.word	0x20000088
    6694:	20002364 	.word	0x20002364
    6698:	2000235c 	.word	0x2000235c

0000669c <bt_scan_reset>:
{
    669c:	b508      	push	{r3, lr}
	scan_dev_found_cb = NULL;
    669e:	4b03      	ldr	r3, [pc, #12]	; (66ac <bt_scan_reset+0x10>)
    66a0:	2200      	movs	r2, #0
    66a2:	601a      	str	r2, [r3, #0]
	reset_reassembling_advertiser();
    66a4:	f7ff fe2e 	bl	6304 <reset_reassembling_advertiser>
}
    66a8:	bd08      	pop	{r3, pc}
    66aa:	bf00      	nop
    66ac:	20002364 	.word	0x20002364

000066b0 <bt_le_scan_update>:
{
    66b0:	b538      	push	{r3, r4, r5, lr}
    66b2:	f3bf 8f5b 	dmb	ish
    66b6:	4b12      	ldr	r3, [pc, #72]	; (6700 <bt_le_scan_update+0x50>)
    66b8:	681b      	ldr	r3, [r3, #0]
    66ba:	f3bf 8f5b 	dmb	ish
    66be:	f3c3 14c0 	ubfx	r4, r3, #7, #1
	if (atomic_test_bit(bt_dev.flags, BT_DEV_EXPLICIT_SCAN)) {
    66c2:	f013 0f80 	tst.w	r3, #128	; 0x80
    66c6:	d002      	beq.n	66ce <bt_le_scan_update+0x1e>
		return 0;
    66c8:	2400      	movs	r4, #0
}
    66ca:	4620      	mov	r0, r4
    66cc:	bd38      	pop	{r3, r4, r5, pc}
    66ce:	4605      	mov	r5, r0
    66d0:	f3bf 8f5b 	dmb	ish
    66d4:	4b0a      	ldr	r3, [pc, #40]	; (6700 <bt_le_scan_update+0x50>)
    66d6:	681b      	ldr	r3, [r3, #0]
    66d8:	f3bf 8f5b 	dmb	ish
	if (atomic_test_bit(bt_dev.flags, BT_DEV_SCANNING)) {
    66dc:	f013 0f40 	tst.w	r3, #64	; 0x40
    66e0:	d003      	beq.n	66ea <bt_le_scan_update+0x3a>
		err = bt_le_scan_set_enable(BT_HCI_LE_SCAN_DISABLE);
    66e2:	2000      	movs	r0, #0
    66e4:	f013 fd34 	bl	1a150 <bt_le_scan_set_enable>
		if (err) {
    66e8:	b940      	cbnz	r0, 66fc <bt_le_scan_update+0x4c>
	if (get_pending_per_adv_sync()) {
    66ea:	f7ff fee1 	bl	64b0 <get_pending_per_adv_sync>
    66ee:	2800      	cmp	r0, #0
    66f0:	d0eb      	beq.n	66ca <bt_le_scan_update+0x1a>
		return start_passive_scan(fast_scan);
    66f2:	4628      	mov	r0, r5
    66f4:	f013 fc99 	bl	1a02a <start_passive_scan>
    66f8:	4604      	mov	r4, r0
    66fa:	e7e6      	b.n	66ca <bt_le_scan_update+0x1a>
			return err;
    66fc:	4604      	mov	r4, r0
    66fe:	e7e4      	b.n	66ca <bt_le_scan_update+0x1a>
    6700:	20000088 	.word	0x20000088

00006704 <bt_hci_le_scan_timeout>:
{
    6704:	b510      	push	{r4, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    6706:	4b29      	ldr	r3, [pc, #164]	; (67ac <bt_hci_le_scan_timeout+0xa8>)
    6708:	f3bf 8f5b 	dmb	ish
    670c:	e853 2f00 	ldrex	r2, [r3]
    6710:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    6714:	e843 2100 	strex	r1, r2, [r3]
    6718:	2900      	cmp	r1, #0
    671a:	d1f7      	bne.n	670c <bt_hci_le_scan_timeout+0x8>
    671c:	f3bf 8f5b 	dmb	ish
    6720:	f3bf 8f5b 	dmb	ish
    6724:	e853 2f00 	ldrex	r2, [r3]
    6728:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    672c:	e843 2100 	strex	r1, r2, [r3]
    6730:	2900      	cmp	r1, #0
    6732:	d1f7      	bne.n	6724 <bt_hci_le_scan_timeout+0x20>
    6734:	f3bf 8f5b 	dmb	ish
    6738:	f3bf 8f5b 	dmb	ish
    673c:	e853 2f00 	ldrex	r2, [r3]
    6740:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    6744:	e843 2100 	strex	r1, r2, [r3]
    6748:	2900      	cmp	r1, #0
    674a:	d1f7      	bne.n	673c <bt_hci_le_scan_timeout+0x38>
    674c:	f3bf 8f5b 	dmb	ish
    6750:	f3bf 8f5b 	dmb	ish
    6754:	e853 2f00 	ldrex	r2, [r3]
    6758:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    675c:	e843 2100 	strex	r1, r2, [r3]
    6760:	2900      	cmp	r1, #0
    6762:	d1f7      	bne.n	6754 <bt_hci_le_scan_timeout+0x50>
    6764:	f3bf 8f5b 	dmb	ish
	return list->head;
    6768:	4b11      	ldr	r3, [pc, #68]	; (67b0 <bt_hci_le_scan_timeout+0xac>)
    676a:	681a      	ldr	r2, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&scan_cbs, listener, next, node) {
    676c:	b142      	cbz	r2, 6780 <bt_hci_le_scan_timeout+0x7c>
    676e:	3a08      	subs	r2, #8
    6770:	d008      	beq.n	6784 <bt_hci_le_scan_timeout+0x80>
Z_GENLIST_PEEK_NEXT(slist, snode)
    6772:	f112 0408 	adds.w	r4, r2, #8
    6776:	d00a      	beq.n	678e <bt_hci_le_scan_timeout+0x8a>
	return node->next;
    6778:	6894      	ldr	r4, [r2, #8]
    677a:	b144      	cbz	r4, 678e <bt_hci_le_scan_timeout+0x8a>
    677c:	3c08      	subs	r4, #8
    677e:	e006      	b.n	678e <bt_hci_le_scan_timeout+0x8a>
    6780:	4614      	mov	r4, r2
    6782:	e004      	b.n	678e <bt_hci_le_scan_timeout+0x8a>
    6784:	4614      	mov	r4, r2
    6786:	e002      	b.n	678e <bt_hci_le_scan_timeout+0x8a>
    6788:	4623      	mov	r3, r4
    678a:	4622      	mov	r2, r4
    678c:	461c      	mov	r4, r3
    678e:	b162      	cbz	r2, 67aa <bt_hci_le_scan_timeout+0xa6>
		if (listener->timeout) {
    6790:	6853      	ldr	r3, [r2, #4]
    6792:	b103      	cbz	r3, 6796 <bt_hci_le_scan_timeout+0x92>
			listener->timeout();
    6794:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&scan_cbs, listener, next, node) {
    6796:	2c00      	cmp	r4, #0
    6798:	d0f6      	beq.n	6788 <bt_hci_le_scan_timeout+0x84>
Z_GENLIST_PEEK_NEXT(slist, snode)
    679a:	f114 0308 	adds.w	r3, r4, #8
    679e:	d0f4      	beq.n	678a <bt_hci_le_scan_timeout+0x86>
	return node->next;
    67a0:	68a3      	ldr	r3, [r4, #8]
    67a2:	2b00      	cmp	r3, #0
    67a4:	d0f1      	beq.n	678a <bt_hci_le_scan_timeout+0x86>
    67a6:	3b08      	subs	r3, #8
    67a8:	e7ef      	b.n	678a <bt_hci_le_scan_timeout+0x86>
}
    67aa:	bd10      	pop	{r4, pc}
    67ac:	20000088 	.word	0x20000088
    67b0:	2000235c 	.word	0x2000235c

000067b4 <bt_hci_le_adv_ext_report>:
{
    67b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    67b8:	b084      	sub	sp, #16
    67ba:	4680      	mov	r8, r0
 *
 * @return The 8-bit removed value
 */
static inline uint8_t net_buf_pull_u8(struct net_buf *buf)
{
	return net_buf_simple_pull_u8(&buf->b);
    67bc:	f100 0708 	add.w	r7, r0, #8
    67c0:	4638      	mov	r0, r7
    67c2:	f016 fcb0 	bl	1d126 <net_buf_simple_pull_u8>
	BT_DBG("Adv number of reports %u", num_reports);
    67c6:	e04b      	b.n	6860 <bt_hci_le_adv_ext_report+0xac>
			create_ext_adv_info(evt, &scan_info);
    67c8:	4669      	mov	r1, sp
    67ca:	f013 fc53 	bl	1a074 <create_ext_adv_info>
			le_adv_recv(&evt->addr, &scan_info, &buf->b, evt->length);
    67ce:	7de3      	ldrb	r3, [r4, #23]
    67d0:	463a      	mov	r2, r7
    67d2:	4669      	mov	r1, sp
    67d4:	1ca0      	adds	r0, r4, #2
    67d6:	f7ff fec7 	bl	6568 <le_adv_recv>
			continue;
    67da:	e040      	b.n	685e <bt_hci_le_adv_ext_report+0xaa>
				    !fragmented_advertisers_equal(&reassembling_advertiser,
    67dc:	7ac2      	ldrb	r2, [r0, #11]
    67de:	1c81      	adds	r1, r0, #2
    67e0:	483d      	ldr	r0, [pc, #244]	; (68d8 <bt_hci_le_adv_ext_report+0x124>)
    67e2:	f013 fc39 	bl	1a058 <fragmented_advertisers_equal>
		is_new_advertiser = reassembling_advertiser.state == FRAG_ADV_INACTIVE ||
    67e6:	b108      	cbz	r0, 67ec <bt_hci_le_adv_ext_report+0x38>
    67e8:	2300      	movs	r3, #0
    67ea:	e051      	b.n	6890 <bt_hci_le_adv_ext_report+0xdc>
    67ec:	2301      	movs	r3, #1
    67ee:	e04f      	b.n	6890 <bt_hci_le_adv_ext_report+0xdc>
			create_ext_adv_info(evt, &scan_info);
    67f0:	4669      	mov	r1, sp
    67f2:	4620      	mov	r0, r4
    67f4:	f013 fc3e 	bl	1a074 <create_ext_adv_info>
			le_adv_recv(&evt->addr, &scan_info, &buf->b, evt->length);
    67f8:	7de3      	ldrb	r3, [r4, #23]
    67fa:	463a      	mov	r2, r7
    67fc:	4669      	mov	r1, sp
    67fe:	1ca0      	adds	r0, r4, #2
    6800:	f7ff feb2 	bl	6568 <le_adv_recv>
			continue;
    6804:	e02b      	b.n	685e <bt_hci_le_adv_ext_report+0xaa>
	return net_buf_simple_pull_mem(&buf->b, len);
    6806:	7de1      	ldrb	r1, [r4, #23]
    6808:	4638      	mov	r0, r7
    680a:	f016 fc84 	bl	1d116 <net_buf_simple_pull_mem>
			continue;
    680e:	e026      	b.n	685e <bt_hci_le_adv_ext_report+0xaa>
    6810:	7de1      	ldrb	r1, [r4, #23]
    6812:	4638      	mov	r0, r7
    6814:	f016 fc7f 	bl	1d116 <net_buf_simple_pull_mem>
			reset_reassembling_advertiser();
    6818:	f7ff fd74 	bl	6304 <reset_reassembling_advertiser>
			continue;
    681c:	e01f      	b.n	685e <bt_hci_le_adv_ext_report+0xaa>
			init_reassembling_advertiser(&evt->addr, evt->sid);
    681e:	7ae1      	ldrb	r1, [r4, #11]
    6820:	1ca0      	adds	r0, r4, #2
    6822:	f7ff fe93 	bl	654c <init_reassembling_advertiser>
    6826:	e040      	b.n	68aa <bt_hci_le_adv_ext_report+0xf6>
		if (reassembling_advertiser.state == FRAG_ADV_DISCARDING) {
    6828:	4b2b      	ldr	r3, [pc, #172]	; (68d8 <bt_hci_le_adv_ext_report+0x124>)
    682a:	7a1b      	ldrb	r3, [r3, #8]
    682c:	2b02      	cmp	r3, #2
    682e:	d047      	beq.n	68c0 <bt_hci_le_adv_ext_report+0x10c>
		net_buf_simple_add_mem(&ext_scan_buf, buf->data, evt->length);
    6830:	f8d8 1008 	ldr.w	r1, [r8, #8]
    6834:	4829      	ldr	r0, [pc, #164]	; (68dc <bt_hci_le_adv_ext_report+0x128>)
    6836:	f016 fc5b 	bl	1d0f0 <net_buf_simple_add_mem>
		if (more_to_come) {
    683a:	2e01      	cmp	r6, #1
    683c:	d00f      	beq.n	685e <bt_hci_le_adv_ext_report+0xaa>
		create_ext_adv_info(evt, &scan_info);
    683e:	4669      	mov	r1, sp
    6840:	4620      	mov	r0, r4
    6842:	f013 fc17 	bl	1a074 <create_ext_adv_info>
		le_adv_recv(&evt->addr, &scan_info, &ext_scan_buf, ext_scan_buf.len);
    6846:	4a25      	ldr	r2, [pc, #148]	; (68dc <bt_hci_le_adv_ext_report+0x128>)
    6848:	8893      	ldrh	r3, [r2, #4]
    684a:	4669      	mov	r1, sp
    684c:	1ca0      	adds	r0, r4, #2
    684e:	f7ff fe8b 	bl	6568 <le_adv_recv>
		reset_reassembling_advertiser();
    6852:	f7ff fd57 	bl	6304 <reset_reassembling_advertiser>
	return net_buf_simple_pull(&buf->b, len);
    6856:	7de1      	ldrb	r1, [r4, #23]
    6858:	4638      	mov	r0, r7
    685a:	f016 fc54 	bl	1d106 <net_buf_simple_pull>
		is_new_advertiser = reassembling_advertiser.state == FRAG_ADV_INACTIVE ||
    685e:	4628      	mov	r0, r5
	while (num_reports--) {
    6860:	1e45      	subs	r5, r0, #1
    6862:	b2ed      	uxtb	r5, r5
    6864:	2800      	cmp	r0, #0
    6866:	d034      	beq.n	68d2 <bt_hci_le_adv_ext_report+0x11e>
		if (buf->len < sizeof(*evt)) {
    6868:	f8b8 300c 	ldrh.w	r3, [r8, #12]
    686c:	2b17      	cmp	r3, #23
    686e:	d930      	bls.n	68d2 <bt_hci_le_adv_ext_report+0x11e>
	return net_buf_simple_pull_mem(&buf->b, len);
    6870:	2118      	movs	r1, #24
    6872:	4638      	mov	r0, r7
    6874:	f016 fc4f 	bl	1d116 <net_buf_simple_pull_mem>
    6878:	4604      	mov	r4, r0
		data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS(evt->evt_type);
    687a:	8803      	ldrh	r3, [r0, #0]
    687c:	f3c3 1641 	ubfx	r6, r3, #5, #2
		if (evt->evt_type & BT_HCI_LE_ADV_EVT_TYPE_LEGACY) {
    6880:	f013 0f10 	tst.w	r3, #16
    6884:	d1a0      	bne.n	67c8 <bt_hci_le_adv_ext_report+0x14>
		is_new_advertiser = reassembling_advertiser.state == FRAG_ADV_INACTIVE ||
    6886:	4b14      	ldr	r3, [pc, #80]	; (68d8 <bt_hci_le_adv_ext_report+0x124>)
    6888:	7a1b      	ldrb	r3, [r3, #8]
    688a:	2b00      	cmp	r3, #0
    688c:	d1a6      	bne.n	67dc <bt_hci_le_adv_ext_report+0x28>
    688e:	2301      	movs	r3, #1
		if (is_new_advertiser && is_report_complete) {
    6890:	461a      	mov	r2, r3
    6892:	b10b      	cbz	r3, 6898 <bt_hci_le_adv_ext_report+0xe4>
    6894:	2e00      	cmp	r6, #0
    6896:	d0ab      	beq.n	67f0 <bt_hci_le_adv_ext_report+0x3c>
		if (is_new_advertiser && reassembling_advertiser.state == FRAG_ADV_REASSEMBLING) {
    6898:	b11a      	cbz	r2, 68a2 <bt_hci_le_adv_ext_report+0xee>
    689a:	4b0f      	ldr	r3, [pc, #60]	; (68d8 <bt_hci_le_adv_ext_report+0x124>)
    689c:	7a1b      	ldrb	r3, [r3, #8]
    689e:	2b01      	cmp	r3, #1
    68a0:	d0b1      	beq.n	6806 <bt_hci_le_adv_ext_report+0x52>
		if (data_status == BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE) {
    68a2:	2e02      	cmp	r6, #2
    68a4:	d0b4      	beq.n	6810 <bt_hci_le_adv_ext_report+0x5c>
		if (is_new_advertiser) {
    68a6:	2a00      	cmp	r2, #0
    68a8:	d1b9      	bne.n	681e <bt_hci_le_adv_ext_report+0x6a>
		if (evt->length + ext_scan_buf.len > ext_scan_buf.size) {
    68aa:	7de2      	ldrb	r2, [r4, #23]
    68ac:	490b      	ldr	r1, [pc, #44]	; (68dc <bt_hci_le_adv_ext_report+0x128>)
    68ae:	888b      	ldrh	r3, [r1, #4]
    68b0:	4413      	add	r3, r2
    68b2:	88c9      	ldrh	r1, [r1, #6]
    68b4:	428b      	cmp	r3, r1
    68b6:	ddb7      	ble.n	6828 <bt_hci_le_adv_ext_report+0x74>
			reassembling_advertiser.state = FRAG_ADV_DISCARDING;
    68b8:	4b07      	ldr	r3, [pc, #28]	; (68d8 <bt_hci_le_adv_ext_report+0x124>)
    68ba:	2102      	movs	r1, #2
    68bc:	7219      	strb	r1, [r3, #8]
    68be:	e7b3      	b.n	6828 <bt_hci_le_adv_ext_report+0x74>
    68c0:	4611      	mov	r1, r2
    68c2:	4638      	mov	r0, r7
    68c4:	f016 fc27 	bl	1d116 <net_buf_simple_pull_mem>
			if (!more_to_come) {
    68c8:	2e01      	cmp	r6, #1
    68ca:	d0c8      	beq.n	685e <bt_hci_le_adv_ext_report+0xaa>
				reset_reassembling_advertiser();
    68cc:	f7ff fd1a 	bl	6304 <reset_reassembling_advertiser>
			continue;
    68d0:	e7c5      	b.n	685e <bt_hci_le_adv_ext_report+0xaa>
}
    68d2:	b004      	add	sp, #16
    68d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    68d8:	20002350 	.word	0x20002350
    68dc:	200003c4 	.word	0x200003c4

000068e0 <bt_hci_get_per_adv_sync>:

struct bt_le_per_adv_sync *bt_hci_get_per_adv_sync(uint16_t handle)
{
	for (int i = 0; i < ARRAY_SIZE(per_adv_sync_pool); i++) {
    68e0:	2300      	movs	r3, #0
    68e2:	b10b      	cbz	r3, 68e8 <bt_hci_get_per_adv_sync+0x8>
				    BT_PER_ADV_SYNC_SYNCED)) {
			return &per_adv_sync_pool[i];
		}
	}

	return NULL;
    68e4:	2000      	movs	r0, #0
}
    68e6:	4770      	bx	lr
		if (per_adv_sync_pool[i].handle == handle &&
    68e8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    68ec:	490c      	ldr	r1, [pc, #48]	; (6920 <bt_hci_get_per_adv_sync+0x40>)
    68ee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
    68f2:	8912      	ldrh	r2, [r2, #8]
    68f4:	4282      	cmp	r2, r0
    68f6:	d001      	beq.n	68fc <bt_hci_get_per_adv_sync+0x1c>
	for (int i = 0; i < ARRAY_SIZE(per_adv_sync_pool); i++) {
    68f8:	3301      	adds	r3, #1
    68fa:	e7f2      	b.n	68e2 <bt_hci_get_per_adv_sync+0x2>
		    atomic_test_bit(per_adv_sync_pool[i].flags,
    68fc:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    6900:	00d2      	lsls	r2, r2, #3
    6902:	3210      	adds	r2, #16
    6904:	440a      	add	r2, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    6906:	f3bf 8f5b 	dmb	ish
    690a:	6852      	ldr	r2, [r2, #4]
    690c:	f3bf 8f5b 	dmb	ish
		if (per_adv_sync_pool[i].handle == handle &&
    6910:	f012 0f02 	tst.w	r2, #2
    6914:	d0f0      	beq.n	68f8 <bt_hci_get_per_adv_sync+0x18>
			return &per_adv_sync_pool[i];
    6916:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    691a:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
    691e:	4770      	bx	lr
    6920:	20002338 	.word	0x20002338

00006924 <bt_hci_le_per_adv_report_recv>:

void bt_hci_le_per_adv_report_recv(struct bt_le_per_adv_sync *per_adv_sync,
				   struct net_buf_simple *buf,
				   const struct bt_le_per_adv_sync_recv_info *info)
{
    6924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6928:	b083      	sub	sp, #12
    692a:	4607      	mov	r7, r0
    692c:	460e      	mov	r6, r1
    692e:	4690      	mov	r8, r2
	return list->head;
    6930:	4b14      	ldr	r3, [pc, #80]	; (6984 <bt_hci_le_per_adv_report_recv+0x60>)
    6932:	681c      	ldr	r4, [r3, #0]
	struct net_buf_simple_state state;
	struct bt_le_per_adv_sync_cb *listener;

	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6934:	b1dc      	cbz	r4, 696e <bt_hci_le_per_adv_report_recv+0x4a>
    6936:	3c18      	subs	r4, #24
    6938:	e019      	b.n	696e <bt_hci_le_per_adv_report_recv+0x4a>
	state->offset = net_buf_simple_headroom(buf);
    693a:	4630      	mov	r0, r6
    693c:	f016 fbfb 	bl	1d136 <net_buf_simple_headroom>
    6940:	b285      	uxth	r5, r0
    6942:	f8ad 5004 	strh.w	r5, [sp, #4]
	state->len = buf->len;
    6946:	f8b6 9004 	ldrh.w	r9, [r6, #4]
    694a:	f8ad 9006 	strh.w	r9, [sp, #6]
		if (listener->recv) {
			net_buf_simple_save(buf, &state);
			listener->recv(per_adv_sync, info, buf);
    694e:	68a3      	ldr	r3, [r4, #8]
    6950:	4632      	mov	r2, r6
    6952:	4641      	mov	r1, r8
    6954:	4638      	mov	r0, r7
    6956:	4798      	blx	r3
	buf->data = buf->__buf + state->offset;
    6958:	68b3      	ldr	r3, [r6, #8]
    695a:	442b      	add	r3, r5
    695c:	6033      	str	r3, [r6, #0]
	buf->len = state->len;
    695e:	f8a6 9004 	strh.w	r9, [r6, #4]
Z_GENLIST_PEEK_NEXT(slist, snode)
    6962:	f114 0318 	adds.w	r3, r4, #24
    6966:	d007      	beq.n	6978 <bt_hci_le_per_adv_report_recv+0x54>
	return node->next;
    6968:	69a4      	ldr	r4, [r4, #24]
	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    696a:	b13c      	cbz	r4, 697c <bt_hci_le_per_adv_report_recv+0x58>
    696c:	3c18      	subs	r4, #24
    696e:	b12c      	cbz	r4, 697c <bt_hci_le_per_adv_report_recv+0x58>
		if (listener->recv) {
    6970:	68a3      	ldr	r3, [r4, #8]
    6972:	2b00      	cmp	r3, #0
    6974:	d1e1      	bne.n	693a <bt_hci_le_per_adv_report_recv+0x16>
    6976:	e7f4      	b.n	6962 <bt_hci_le_per_adv_report_recv+0x3e>
	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6978:	461c      	mov	r4, r3
    697a:	e7f8      	b.n	696e <bt_hci_le_per_adv_report_recv+0x4a>
			net_buf_simple_restore(buf, &state);
		}
	}
}
    697c:	b003      	add	sp, #12
    697e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    6982:	bf00      	nop
    6984:	20002330 	.word	0x20002330

00006988 <bt_hci_le_per_adv_sync_established>:
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_PER_ADV_TERMINATE_SYNC, buf,
				    NULL);
}

void bt_hci_le_per_adv_sync_established(struct net_buf *buf)
{
    6988:	b570      	push	{r4, r5, r6, lr}
    698a:	b086      	sub	sp, #24
	struct bt_hci_evt_le_per_adv_sync_established *evt =
    698c:	6884      	ldr	r4, [r0, #8]
	struct bt_le_per_adv_sync *pending_per_adv_sync;
	struct bt_le_per_adv_sync_cb *listener;
	bool unexpected_evt;
	int err;

	pending_per_adv_sync = get_pending_per_adv_sync();
    698e:	f7ff fd8f 	bl	64b0 <get_pending_per_adv_sync>

	if (pending_per_adv_sync) {
    6992:	4605      	mov	r5, r0
    6994:	b180      	cbz	r0, 69b8 <bt_hci_le_per_adv_sync_established+0x30>
		atomic_clear_bit(pending_per_adv_sync->flags,
    6996:	f100 0314 	add.w	r3, r0, #20
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    699a:	f3bf 8f5b 	dmb	ish
    699e:	e853 2f00 	ldrex	r2, [r3]
    69a2:	f022 0204 	bic.w	r2, r2, #4
    69a6:	e843 2100 	strex	r1, r2, [r3]
    69aa:	2900      	cmp	r1, #0
    69ac:	d1f7      	bne.n	699e <bt_hci_le_per_adv_sync_established+0x16>
    69ae:	f3bf 8f5b 	dmb	ish
				 BT_PER_ADV_SYNC_SYNCING);
		err = bt_le_scan_update(false);
    69b2:	2000      	movs	r0, #0
    69b4:	f7ff fe7c 	bl	66b0 <bt_le_scan_update>
		if (err) {
			BT_ERR("Could not update scan (%d)", err);
		}
	}

	if (evt->status == BT_HCI_ERR_OP_CANCELLED_BY_HOST) {
    69b8:	7823      	ldrb	r3, [r4, #0]
    69ba:	2b44      	cmp	r3, #68	; 0x44
    69bc:	d024      	beq.n	6a08 <bt_hci_le_per_adv_sync_established+0x80>
		}

		return;
	}

	if (!pending_per_adv_sync ||
    69be:	b16d      	cbz	r5, 69dc <bt_hci_le_per_adv_sync_established+0x54>
	    (!atomic_test_bit(pending_per_adv_sync->flags,
    69c0:	f105 0614 	add.w	r6, r5, #20
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    69c4:	f3bf 8f5b 	dmb	ish
    69c8:	696b      	ldr	r3, [r5, #20]
    69ca:	f3bf 8f5b 	dmb	ish
	if (!pending_per_adv_sync ||
    69ce:	f013 0f08 	tst.w	r3, #8
    69d2:	d126      	bne.n	6a22 <bt_hci_le_per_adv_sync_established+0x9a>
			      BT_PER_ADV_SYNC_SYNCING_USE_LIST) &&
	     ((pending_per_adv_sync->sid != evt->sid) ||
    69d4:	79ea      	ldrb	r2, [r5, #7]
    69d6:	78e3      	ldrb	r3, [r4, #3]
			      BT_PER_ADV_SYNC_SYNCING_USE_LIST) &&
    69d8:	429a      	cmp	r2, r3
    69da:	d01b      	beq.n	6a14 <bt_hci_le_per_adv_sync_established+0x8c>
	      bt_addr_le_cmp(&pending_per_adv_sync->addr, &evt->adv_addr)))) {
		BT_ERR("Unexpected per adv sync established event");
		/* Request terminate of pending periodic advertising in controller */
		per_adv_sync_terminate(sys_le16_to_cpu(evt->handle));
    69dc:	f8b4 0001 	ldrh.w	r0, [r4, #1]
    69e0:	f013 fb67 	bl	1a0b2 <per_adv_sync_terminate>

		unexpected_evt = true;
    69e4:	2301      	movs	r3, #1
	} else {
		unexpected_evt = false;
	}

	if (unexpected_evt || evt->status != BT_HCI_ERR_SUCCESS) {
		if (pending_per_adv_sync) {
    69e6:	b19d      	cbz	r5, 6a10 <bt_hci_le_per_adv_sync_established+0x88>
			struct bt_le_per_adv_sync_term_info term_info;

			/* Terminate the pending PA sync and notify app */
			term_info.addr = &pending_per_adv_sync->addr;
    69e8:	9500      	str	r5, [sp, #0]
			term_info.sid = pending_per_adv_sync->sid;
    69ea:	79ea      	ldrb	r2, [r5, #7]
    69ec:	f88d 2004 	strb.w	r2, [sp, #4]
			term_info.reason = unexpected_evt ? BT_HCI_ERR_UNSPECIFIED : evt->status;
    69f0:	b9db      	cbnz	r3, 6a2a <bt_hci_le_per_adv_sync_established+0xa2>
    69f2:	7823      	ldrb	r3, [r4, #0]
    69f4:	f88d 3005 	strb.w	r3, [sp, #5]

			/* Deleting before callback, so the caller will be able
			 * to restart sync in the callback.
			 */
			per_adv_sync_delete(pending_per_adv_sync);
    69f8:	4628      	mov	r0, r5
    69fa:	f013 fb73 	bl	1a0e4 <per_adv_sync_delete>
	return list->head;
    69fe:	4b43      	ldr	r3, [pc, #268]	; (6b0c <bt_hci_le_per_adv_sync_established+0x184>)
    6a00:	681c      	ldr	r4, [r3, #0]

			SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs,
    6a02:	b1dc      	cbz	r4, 6a3c <bt_hci_le_per_adv_sync_established+0xb4>
    6a04:	3c18      	subs	r4, #24
    6a06:	e019      	b.n	6a3c <bt_hci_le_per_adv_sync_established+0xb4>
		if (pending_per_adv_sync) {
    6a08:	b115      	cbz	r5, 6a10 <bt_hci_le_per_adv_sync_established+0x88>
			per_adv_sync_delete(pending_per_adv_sync);
    6a0a:	4628      	mov	r0, r5
    6a0c:	f013 fb6a 	bl	1a0e4 <per_adv_sync_delete>
	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
		if (listener->synced) {
			listener->synced(pending_per_adv_sync, &sync_info);
		}
	}
}
    6a10:	b006      	add	sp, #24
    6a12:	bd70      	pop	{r4, r5, r6, pc}
	return memcmp(a, b, sizeof(*a));
    6a14:	2207      	movs	r2, #7
    6a16:	1d21      	adds	r1, r4, #4
    6a18:	4628      	mov	r0, r5
    6a1a:	f00e f935 	bl	14c88 <memcmp>
	     ((pending_per_adv_sync->sid != evt->sid) ||
    6a1e:	2800      	cmp	r0, #0
    6a20:	d1dc      	bne.n	69dc <bt_hci_le_per_adv_sync_established+0x54>
	if (unexpected_evt || evt->status != BT_HCI_ERR_SUCCESS) {
    6a22:	7823      	ldrb	r3, [r4, #0]
    6a24:	b19b      	cbz	r3, 6a4e <bt_hci_le_per_adv_sync_established+0xc6>
		unexpected_evt = false;
    6a26:	2300      	movs	r3, #0
    6a28:	e7dd      	b.n	69e6 <bt_hci_le_per_adv_sync_established+0x5e>
			term_info.reason = unexpected_evt ? BT_HCI_ERR_UNSPECIFIED : evt->status;
    6a2a:	231f      	movs	r3, #31
    6a2c:	e7e2      	b.n	69f4 <bt_hci_le_per_adv_sync_established+0x6c>
Z_GENLIST_PEEK_NEXT(slist, snode)
    6a2e:	f114 0f18 	cmn.w	r4, #24
    6a32:	d0ed      	beq.n	6a10 <bt_hci_le_per_adv_sync_established+0x88>
	return node->next;
    6a34:	69a4      	ldr	r4, [r4, #24]
			SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs,
    6a36:	2c00      	cmp	r4, #0
    6a38:	d0ea      	beq.n	6a10 <bt_hci_le_per_adv_sync_established+0x88>
    6a3a:	3c18      	subs	r4, #24
    6a3c:	2c00      	cmp	r4, #0
    6a3e:	d0e7      	beq.n	6a10 <bt_hci_le_per_adv_sync_established+0x88>
				if (listener->term) {
    6a40:	6863      	ldr	r3, [r4, #4]
    6a42:	2b00      	cmp	r3, #0
    6a44:	d0f3      	beq.n	6a2e <bt_hci_le_per_adv_sync_established+0xa6>
					listener->term(pending_per_adv_sync,
    6a46:	4669      	mov	r1, sp
    6a48:	4628      	mov	r0, r5
    6a4a:	4798      	blx	r3
    6a4c:	e7ef      	b.n	6a2e <bt_hci_le_per_adv_sync_established+0xa6>
	pending_per_adv_sync->report_truncated = false;
    6a4e:	2300      	movs	r3, #0
    6a50:	742b      	strb	r3, [r5, #16]
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6a52:	f3bf 8f5b 	dmb	ish
    6a56:	e856 2f00 	ldrex	r2, [r6]
    6a5a:	f042 0202 	orr.w	r2, r2, #2
    6a5e:	e846 2100 	strex	r1, r2, [r6]
    6a62:	2900      	cmp	r1, #0
    6a64:	d1f7      	bne.n	6a56 <bt_hci_le_per_adv_sync_established+0xce>
    6a66:	f3bf 8f5b 	dmb	ish
	pending_per_adv_sync->handle = sys_le16_to_cpu(evt->handle);
    6a6a:	f8b4 2001 	ldrh.w	r2, [r4, #1]
    6a6e:	812a      	strh	r2, [r5, #8]
	pending_per_adv_sync->interval = sys_le16_to_cpu(evt->interval);
    6a70:	89a2      	ldrh	r2, [r4, #12]
    6a72:	816a      	strh	r2, [r5, #10]
		sys_le16_to_cpu(evt->clock_accuracy);
    6a74:	7ba2      	ldrb	r2, [r4, #14]
	pending_per_adv_sync->clock_accuracy =
    6a76:	81aa      	strh	r2, [r5, #12]
	pending_per_adv_sync->phy = evt->phy;
    6a78:	7ae2      	ldrb	r2, [r4, #11]
    6a7a:	73aa      	strb	r2, [r5, #14]
	memset(&sync_info, 0, sizeof(sync_info));
    6a7c:	9302      	str	r3, [sp, #8]
    6a7e:	9303      	str	r3, [sp, #12]
    6a80:	9304      	str	r3, [sp, #16]
    6a82:	9305      	str	r3, [sp, #20]
	sync_info.interval = pending_per_adv_sync->interval;
    6a84:	896b      	ldrh	r3, [r5, #10]
    6a86:	f8ad 300e 	strh.w	r3, [sp, #14]
	sync_info.phy = bt_get_phy(pending_per_adv_sync->phy);
    6a8a:	7ba8      	ldrb	r0, [r5, #14]
    6a8c:	f013 f9d1 	bl	19e32 <bt_get_phy>
    6a90:	f88d 0010 	strb.w	r0, [sp, #16]
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    6a94:	f3bf 8f5b 	dmb	ish
    6a98:	696b      	ldr	r3, [r5, #20]
    6a9a:	f3bf 8f5b 	dmb	ish
	if (atomic_test_bit(pending_per_adv_sync->flags,
    6a9e:	f013 0f08 	tst.w	r3, #8
    6aa2:	d113      	bne.n	6acc <bt_hci_le_per_adv_sync_established+0x144>
	sync_info.addr = &pending_per_adv_sync->addr;
    6aa4:	9502      	str	r5, [sp, #8]
	sync_info.sid = pending_per_adv_sync->sid;
    6aa6:	79eb      	ldrb	r3, [r5, #7]
    6aa8:	f88d 300c 	strb.w	r3, [sp, #12]
    6aac:	f3bf 8f5b 	dmb	ish
    6ab0:	696b      	ldr	r3, [r5, #20]
    6ab2:	f3bf 8f5b 	dmb	ish
    6ab6:	f3c3 1300 	ubfx	r3, r3, #4, #1
				 BT_PER_ADV_SYNC_RECV_DISABLED);
    6aba:	f083 0301 	eor.w	r3, r3, #1
	sync_info.recv_enabled =
    6abe:	f88d 3011 	strb.w	r3, [sp, #17]
	return list->head;
    6ac2:	4b12      	ldr	r3, [pc, #72]	; (6b0c <bt_hci_le_per_adv_sync_established+0x184>)
    6ac4:	681c      	ldr	r4, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6ac6:	b1bc      	cbz	r4, 6af8 <bt_hci_le_per_adv_sync_established+0x170>
    6ac8:	3c18      	subs	r4, #24
    6aca:	e015      	b.n	6af8 <bt_hci_le_per_adv_sync_established+0x170>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    6acc:	6863      	ldr	r3, [r4, #4]
    6ace:	602b      	str	r3, [r5, #0]
    6ad0:	8922      	ldrh	r2, [r4, #8]
    6ad2:	7aa3      	ldrb	r3, [r4, #10]
    6ad4:	80aa      	strh	r2, [r5, #4]
    6ad6:	71ab      	strb	r3, [r5, #6]
		pending_per_adv_sync->sid = evt->sid;
    6ad8:	78e3      	ldrb	r3, [r4, #3]
    6ada:	71eb      	strb	r3, [r5, #7]
		if (pending_per_adv_sync->addr.type == BT_ADDR_LE_PUBLIC_ID ||
    6adc:	782b      	ldrb	r3, [r5, #0]
    6ade:	3b02      	subs	r3, #2
    6ae0:	b2db      	uxtb	r3, r3
    6ae2:	2b01      	cmp	r3, #1
    6ae4:	d8de      	bhi.n	6aa4 <bt_hci_le_per_adv_sync_established+0x11c>
			pending_per_adv_sync->addr.type -= BT_ADDR_LE_PUBLIC_ID;
    6ae6:	702b      	strb	r3, [r5, #0]
    6ae8:	e7dc      	b.n	6aa4 <bt_hci_le_per_adv_sync_established+0x11c>
Z_GENLIST_PEEK_NEXT(slist, snode)
    6aea:	f114 0f18 	cmn.w	r4, #24
    6aee:	d08f      	beq.n	6a10 <bt_hci_le_per_adv_sync_established+0x88>
	return node->next;
    6af0:	69a4      	ldr	r4, [r4, #24]
	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6af2:	2c00      	cmp	r4, #0
    6af4:	d08c      	beq.n	6a10 <bt_hci_le_per_adv_sync_established+0x88>
    6af6:	3c18      	subs	r4, #24
    6af8:	2c00      	cmp	r4, #0
    6afa:	d089      	beq.n	6a10 <bt_hci_le_per_adv_sync_established+0x88>
		if (listener->synced) {
    6afc:	6823      	ldr	r3, [r4, #0]
    6afe:	2b00      	cmp	r3, #0
    6b00:	d0f3      	beq.n	6aea <bt_hci_le_per_adv_sync_established+0x162>
			listener->synced(pending_per_adv_sync, &sync_info);
    6b02:	a902      	add	r1, sp, #8
    6b04:	4628      	mov	r0, r5
    6b06:	4798      	blx	r3
    6b08:	e7ef      	b.n	6aea <bt_hci_le_per_adv_sync_established+0x162>
    6b0a:	bf00      	nop
    6b0c:	20002330 	.word	0x20002330

00006b10 <bt_hci_le_per_adv_sync_lost>:

void bt_hci_le_per_adv_sync_lost(struct net_buf *buf)
{
    6b10:	b530      	push	{r4, r5, lr}
    6b12:	b083      	sub	sp, #12
	struct bt_hci_evt_le_per_adv_sync_lost *evt =
    6b14:	6883      	ldr	r3, [r0, #8]
		(struct bt_hci_evt_le_per_adv_sync_lost *)buf->data;
	struct bt_le_per_adv_sync_term_info term_info;
	struct bt_le_per_adv_sync *per_adv_sync;
	struct bt_le_per_adv_sync_cb *listener;

	per_adv_sync = bt_hci_get_per_adv_sync(sys_le16_to_cpu(evt->handle));
    6b16:	8818      	ldrh	r0, [r3, #0]
    6b18:	f7ff fee2 	bl	68e0 <bt_hci_get_per_adv_sync>

	if (!per_adv_sync) {
    6b1c:	b1f0      	cbz	r0, 6b5c <bt_hci_le_per_adv_sync_lost+0x4c>
    6b1e:	4605      	mov	r5, r0
		BT_ERR("Unknown handle 0x%04Xfor periodic adv sync lost",
		       sys_le16_to_cpu(evt->handle));
		return;
	}

	term_info.addr = &per_adv_sync->addr;
    6b20:	9000      	str	r0, [sp, #0]
	term_info.sid = per_adv_sync->sid;
    6b22:	79c3      	ldrb	r3, [r0, #7]
    6b24:	f88d 3004 	strb.w	r3, [sp, #4]
	/* There is no status in the per. adv. sync lost event */
	term_info.reason = BT_HCI_ERR_UNSPECIFIED;
    6b28:	231f      	movs	r3, #31
    6b2a:	f88d 3005 	strb.w	r3, [sp, #5]

	/* Deleting before callback, so the caller will be able to restart
	 * sync in the callback
	 */
	per_adv_sync_delete(per_adv_sync);
    6b2e:	f013 fad9 	bl	1a0e4 <per_adv_sync_delete>
	return list->head;
    6b32:	4b0b      	ldr	r3, [pc, #44]	; (6b60 <bt_hci_le_per_adv_sync_lost+0x50>)
    6b34:	681c      	ldr	r4, [r3, #0]


	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6b36:	b13c      	cbz	r4, 6b48 <bt_hci_le_per_adv_sync_lost+0x38>
    6b38:	3c18      	subs	r4, #24
    6b3a:	e005      	b.n	6b48 <bt_hci_le_per_adv_sync_lost+0x38>
Z_GENLIST_PEEK_NEXT(slist, snode)
    6b3c:	f114 0318 	adds.w	r3, r4, #24
    6b40:	d00a      	beq.n	6b58 <bt_hci_le_per_adv_sync_lost+0x48>
	return node->next;
    6b42:	69a4      	ldr	r4, [r4, #24]
    6b44:	b154      	cbz	r4, 6b5c <bt_hci_le_per_adv_sync_lost+0x4c>
    6b46:	3c18      	subs	r4, #24
    6b48:	b144      	cbz	r4, 6b5c <bt_hci_le_per_adv_sync_lost+0x4c>
		if (listener->term) {
    6b4a:	6863      	ldr	r3, [r4, #4]
    6b4c:	2b00      	cmp	r3, #0
    6b4e:	d0f5      	beq.n	6b3c <bt_hci_le_per_adv_sync_lost+0x2c>
			listener->term(per_adv_sync, &term_info);
    6b50:	4669      	mov	r1, sp
    6b52:	4628      	mov	r0, r5
    6b54:	4798      	blx	r3
    6b56:	e7f1      	b.n	6b3c <bt_hci_le_per_adv_sync_lost+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6b58:	461c      	mov	r4, r3
    6b5a:	e7f5      	b.n	6b48 <bt_hci_le_per_adv_sync_lost+0x38>
		}
	}
}
    6b5c:	b003      	add	sp, #12
    6b5e:	bd30      	pop	{r4, r5, pc}
    6b60:	20002330 	.word	0x20002330

00006b64 <bt_hci_le_df_connectionless_iq_report>:
	}
}
#endif /* CONFIG_BT_ISO_BROADCAST */
#if defined(CONFIG_BT_DF_CONNECTIONLESS_CTE_RX)
void bt_hci_le_df_connectionless_iq_report(struct net_buf *buf)
{
    6b64:	b510      	push	{r4, lr}
    6b66:	b086      	sub	sp, #24

	struct bt_df_per_adv_sync_iq_samples_report cte_report;
	struct bt_le_per_adv_sync *per_adv_sync;
	struct bt_le_per_adv_sync_cb *listener;

	err = hci_df_prepare_connectionless_iq_report(buf, &cte_report, &per_adv_sync);
    6b68:	aa01      	add	r2, sp, #4
    6b6a:	a902      	add	r1, sp, #8
    6b6c:	f013 fbdf 	bl	1a32e <hci_df_prepare_connectionless_iq_report>
	if (err) {
    6b70:	b9a0      	cbnz	r0, 6b9c <bt_hci_le_df_connectionless_iq_report+0x38>
	return list->head;
    6b72:	4b0b      	ldr	r3, [pc, #44]	; (6ba0 <bt_hci_le_df_connectionless_iq_report+0x3c>)
    6b74:	681c      	ldr	r4, [r3, #0]
		BT_ERR("Prepare CTE conn IQ report failed %d", err);
		return;
	}

	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6b76:	b13c      	cbz	r4, 6b88 <bt_hci_le_df_connectionless_iq_report+0x24>
    6b78:	3c18      	subs	r4, #24
    6b7a:	e005      	b.n	6b88 <bt_hci_le_df_connectionless_iq_report+0x24>
Z_GENLIST_PEEK_NEXT(slist, snode)
    6b7c:	f114 0318 	adds.w	r3, r4, #24
    6b80:	d00a      	beq.n	6b98 <bt_hci_le_df_connectionless_iq_report+0x34>
	return node->next;
    6b82:	69a4      	ldr	r4, [r4, #24]
    6b84:	b154      	cbz	r4, 6b9c <bt_hci_le_df_connectionless_iq_report+0x38>
    6b86:	3c18      	subs	r4, #24
    6b88:	b144      	cbz	r4, 6b9c <bt_hci_le_df_connectionless_iq_report+0x38>
		if (listener->cte_report_cb) {
    6b8a:	6963      	ldr	r3, [r4, #20]
    6b8c:	2b00      	cmp	r3, #0
    6b8e:	d0f5      	beq.n	6b7c <bt_hci_le_df_connectionless_iq_report+0x18>
			listener->cte_report_cb(per_adv_sync, &cte_report);
    6b90:	a902      	add	r1, sp, #8
    6b92:	9801      	ldr	r0, [sp, #4]
    6b94:	4798      	blx	r3
    6b96:	e7f1      	b.n	6b7c <bt_hci_le_df_connectionless_iq_report+0x18>
	SYS_SLIST_FOR_EACH_CONTAINER(&pa_sync_cbs, listener, node) {
    6b98:	461c      	mov	r4, r3
    6b9a:	e7f5      	b.n	6b88 <bt_hci_le_df_connectionless_iq_report+0x24>
		}
	}
}
    6b9c:	b006      	add	sp, #24
    6b9e:	bd10      	pop	{r4, pc}
    6ba0:	20002330 	.word	0x20002330

00006ba4 <bt_le_scan_start>:
    6ba4:	f3bf 8f5b 	dmb	ish
    6ba8:	4b53      	ldr	r3, [pc, #332]	; (6cf8 <bt_le_scan_start+0x154>)
    6baa:	681b      	ldr	r3, [r3, #0]
    6bac:	f3bf 8f5b 	dmb	ish

int bt_le_scan_start(const struct bt_le_scan_param *param, bt_le_scan_cb_t cb)
{
	int err;

	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
    6bb0:	f013 0f04 	tst.w	r3, #4
    6bb4:	f000 8093 	beq.w	6cde <bt_le_scan_start+0x13a>
{
    6bb8:	b530      	push	{r4, r5, lr}
    6bba:	b085      	sub	sp, #20
    6bbc:	4604      	mov	r4, r0
    6bbe:	460d      	mov	r5, r1
		return -EAGAIN;
	}

	/* Check that the parameters have valid values */
	if (!valid_le_scan_param(param)) {
    6bc0:	f013 fa10 	bl	19fe4 <valid_le_scan_param>
    6bc4:	2800      	cmp	r0, #0
    6bc6:	f000 808d 	beq.w	6ce4 <bt_le_scan_start+0x140>
		return -EINVAL;
	}

	if (param->type && !bt_id_scan_random_addr_check()) {
    6bca:	7823      	ldrb	r3, [r4, #0]
    6bcc:	b123      	cbz	r3, 6bd8 <bt_le_scan_start+0x34>
    6bce:	f013 f9da 	bl	19f86 <bt_id_scan_random_addr_check>
    6bd2:	2800      	cmp	r0, #0
    6bd4:	f000 8089 	beq.w	6cea <bt_le_scan_start+0x146>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6bd8:	4b47      	ldr	r3, [pc, #284]	; (6cf8 <bt_le_scan_start+0x154>)
    6bda:	f3bf 8f5b 	dmb	ish
    6bde:	e853 2f00 	ldrex	r2, [r3]
    6be2:	f042 0180 	orr.w	r1, r2, #128	; 0x80
    6be6:	e843 1000 	strex	r0, r1, [r3]
    6bea:	2800      	cmp	r0, #0
    6bec:	d1f7      	bne.n	6bde <bt_le_scan_start+0x3a>
    6bee:	f3bf 8f5b 	dmb	ish
		return -EINVAL;
	}

	/* Return if active scan is already enabled */
	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_EXPLICIT_SCAN)) {
    6bf2:	f012 0f80 	tst.w	r2, #128	; 0x80
    6bf6:	d17b      	bne.n	6cf0 <bt_le_scan_start+0x14c>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    6bf8:	f3bf 8f5b 	dmb	ish
    6bfc:	681b      	ldr	r3, [r3, #0]
    6bfe:	f3bf 8f5b 	dmb	ish
		return -EALREADY;
	}

	if (atomic_test_bit(bt_dev.flags, BT_DEV_SCANNING)) {
    6c02:	f013 0f40 	tst.w	r3, #64	; 0x40
    6c06:	d003      	beq.n	6c10 <bt_le_scan_start+0x6c>
		err = bt_le_scan_set_enable(BT_HCI_LE_SCAN_DISABLE);
    6c08:	2000      	movs	r0, #0
    6c0a:	f013 faa1 	bl	1a150 <bt_le_scan_set_enable>
		if (err) {
    6c0e:	b9f8      	cbnz	r0, 6c50 <bt_le_scan_start+0xac>
			return err;
		}
	}

	atomic_set_bit_to(bt_dev.flags, BT_DEV_SCAN_FILTER_DUP,
			  param->options & BT_LE_SCAN_OPT_FILTER_DUPLICATE);
    6c10:	6863      	ldr	r3, [r4, #4]
	if (val) {
    6c12:	f013 0f01 	tst.w	r3, #1
    6c16:	d029      	beq.n	6c6c <bt_le_scan_start+0xc8>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6c18:	4b37      	ldr	r3, [pc, #220]	; (6cf8 <bt_le_scan_start+0x154>)
    6c1a:	f3bf 8f5b 	dmb	ish
    6c1e:	e853 2f00 	ldrex	r2, [r3]
    6c22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    6c26:	e843 2100 	strex	r1, r2, [r3]
    6c2a:	2900      	cmp	r1, #0
    6c2c:	d1f7      	bne.n	6c1e <bt_le_scan_start+0x7a>
    6c2e:	f3bf 8f5b 	dmb	ish
		struct bt_hci_ext_scan_phy param_coded;

		struct bt_hci_ext_scan_phy *phy_1m = NULL;
		struct bt_hci_ext_scan_phy *phy_coded = NULL;

		if (!(param->options & BT_LE_SCAN_OPT_NO_1M)) {
    6c32:	6863      	ldr	r3, [r4, #4]
    6c34:	f013 0f08 	tst.w	r3, #8
    6c38:	d126      	bne.n	6c88 <bt_le_scan_start+0xe4>
			param_1m.type = param->type;
    6c3a:	7823      	ldrb	r3, [r4, #0]
    6c3c:	f88d 3000 	strb.w	r3, [sp]
			param_1m.interval = sys_cpu_to_le16(param->interval);
    6c40:	8923      	ldrh	r3, [r4, #8]
    6c42:	f8ad 3001 	strh.w	r3, [sp, #1]
			param_1m.window = sys_cpu_to_le16(param->window);
    6c46:	8963      	ldrh	r3, [r4, #10]
    6c48:	f8ad 3003 	strh.w	r3, [sp, #3]

			phy_1m = &param_1m;
    6c4c:	4668      	mov	r0, sp
    6c4e:	e01c      	b.n	6c8a <bt_le_scan_start+0xe6>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    6c50:	4b29      	ldr	r3, [pc, #164]	; (6cf8 <bt_le_scan_start+0x154>)
    6c52:	f3bf 8f5b 	dmb	ish
    6c56:	e853 2f00 	ldrex	r2, [r3]
    6c5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    6c5e:	e843 2100 	strex	r1, r2, [r3]
    6c62:	2900      	cmp	r1, #0
    6c64:	d1f7      	bne.n	6c56 <bt_le_scan_start+0xb2>
    6c66:	f3bf 8f5b 	dmb	ish
			return err;
    6c6a:	e028      	b.n	6cbe <bt_le_scan_start+0x11a>
    6c6c:	4b22      	ldr	r3, [pc, #136]	; (6cf8 <bt_le_scan_start+0x154>)
    6c6e:	f3bf 8f5b 	dmb	ish
    6c72:	e853 2f00 	ldrex	r2, [r3]
    6c76:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    6c7a:	e843 2100 	strex	r1, r2, [r3]
    6c7e:	2900      	cmp	r1, #0
    6c80:	d1f7      	bne.n	6c72 <bt_le_scan_start+0xce>
    6c82:	f3bf 8f5b 	dmb	ish
    6c86:	e7d4      	b.n	6c32 <bt_le_scan_start+0x8e>
		struct bt_hci_ext_scan_phy *phy_1m = NULL;
    6c88:	2000      	movs	r0, #0
		}

		if (param->options & BT_LE_SCAN_OPT_CODED) {
    6c8a:	6863      	ldr	r3, [r4, #4]
    6c8c:	f013 0f04 	tst.w	r3, #4
    6c90:	d00e      	beq.n	6cb0 <bt_le_scan_start+0x10c>
			uint16_t interval = param->interval_coded ?
    6c92:	89e2      	ldrh	r2, [r4, #14]
    6c94:	b902      	cbnz	r2, 6c98 <bt_le_scan_start+0xf4>
    6c96:	8922      	ldrh	r2, [r4, #8]
				param->interval_coded :
				param->interval;
			uint16_t window = param->window_coded ?
    6c98:	8a23      	ldrh	r3, [r4, #16]
    6c9a:	b903      	cbnz	r3, 6c9e <bt_le_scan_start+0xfa>
    6c9c:	8963      	ldrh	r3, [r4, #10]
				param->window_coded :
				param->window;

			param_coded.type = param->type;
    6c9e:	7821      	ldrb	r1, [r4, #0]
    6ca0:	f88d 1008 	strb.w	r1, [sp, #8]
			param_coded.interval = sys_cpu_to_le16(interval);
    6ca4:	f8ad 2009 	strh.w	r2, [sp, #9]
			param_coded.window = sys_cpu_to_le16(window);
    6ca8:	f8ad 300b 	strh.w	r3, [sp, #11]
			phy_coded = &param_coded;
    6cac:	a902      	add	r1, sp, #8
    6cae:	e000      	b.n	6cb2 <bt_le_scan_start+0x10e>
		struct bt_hci_ext_scan_phy *phy_coded = NULL;
    6cb0:	2100      	movs	r1, #0
		}

		err = start_le_scan_ext(phy_1m, phy_coded, param->timeout);
    6cb2:	89a2      	ldrh	r2, [r4, #12]
    6cb4:	f7ff fb6c 	bl	6390 <start_le_scan_ext>

		err = start_le_scan_legacy(param->type, param->interval,
					   param->window);
	}

	if (err) {
    6cb8:	b918      	cbnz	r0, 6cc2 <bt_le_scan_start+0x11e>
		atomic_clear_bit(bt_dev.flags, BT_DEV_EXPLICIT_SCAN);
		return err;
	}

	scan_dev_found_cb = cb;
    6cba:	4b10      	ldr	r3, [pc, #64]	; (6cfc <bt_le_scan_start+0x158>)
    6cbc:	601d      	str	r5, [r3, #0]

	return 0;
}
    6cbe:	b005      	add	sp, #20
    6cc0:	bd30      	pop	{r4, r5, pc}
    6cc2:	4b0d      	ldr	r3, [pc, #52]	; (6cf8 <bt_le_scan_start+0x154>)
    6cc4:	f3bf 8f5b 	dmb	ish
    6cc8:	e853 2f00 	ldrex	r2, [r3]
    6ccc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    6cd0:	e843 2100 	strex	r1, r2, [r3]
    6cd4:	2900      	cmp	r1, #0
    6cd6:	d1f7      	bne.n	6cc8 <bt_le_scan_start+0x124>
    6cd8:	f3bf 8f5b 	dmb	ish
		return err;
    6cdc:	e7ef      	b.n	6cbe <bt_le_scan_start+0x11a>
		return -EAGAIN;
    6cde:	f06f 000a 	mvn.w	r0, #10
}
    6ce2:	4770      	bx	lr
		return -EINVAL;
    6ce4:	f06f 0015 	mvn.w	r0, #21
    6ce8:	e7e9      	b.n	6cbe <bt_le_scan_start+0x11a>
		return -EINVAL;
    6cea:	f06f 0015 	mvn.w	r0, #21
    6cee:	e7e6      	b.n	6cbe <bt_le_scan_start+0x11a>
		return -EALREADY;
    6cf0:	f06f 0077 	mvn.w	r0, #119	; 0x77
    6cf4:	e7e3      	b.n	6cbe <bt_le_scan_start+0x11a>
    6cf6:	bf00      	nop
    6cf8:	20000088 	.word	0x20000088
    6cfc:	20002364 	.word	0x20002364

00006d00 <bt_le_scan_stop>:

int bt_le_scan_stop(void)
{
    6d00:	b508      	push	{r3, lr}
    6d02:	4b1b      	ldr	r3, [pc, #108]	; (6d70 <bt_le_scan_stop+0x70>)
    6d04:	f3bf 8f5b 	dmb	ish
    6d08:	e853 2f00 	ldrex	r2, [r3]
    6d0c:	f022 0180 	bic.w	r1, r2, #128	; 0x80
    6d10:	e843 1000 	strex	r0, r1, [r3]
    6d14:	2800      	cmp	r0, #0
    6d16:	d1f7      	bne.n	6d08 <bt_le_scan_stop+0x8>
    6d18:	f3bf 8f5b 	dmb	ish
	/* Return if active scanning is already disabled */
	if (!atomic_test_and_clear_bit(bt_dev.flags, BT_DEV_EXPLICIT_SCAN)) {
    6d1c:	f012 0f80 	tst.w	r2, #128	; 0x80
    6d20:	d022      	beq.n	6d68 <bt_le_scan_stop+0x68>
		return -EALREADY;
	}

	bt_scan_reset();
    6d22:	f7ff fcbb 	bl	669c <bt_scan_reset>
    6d26:	4b12      	ldr	r3, [pc, #72]	; (6d70 <bt_le_scan_stop+0x70>)
    6d28:	f3bf 8f5b 	dmb	ish
    6d2c:	e853 2f00 	ldrex	r2, [r3]
    6d30:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
    6d34:	e843 1000 	strex	r0, r1, [r3]
    6d38:	2800      	cmp	r0, #0
    6d3a:	d1f7      	bne.n	6d2c <bt_le_scan_stop+0x2c>
    6d3c:	f3bf 8f5b 	dmb	ish

	if (IS_ENABLED(CONFIG_BT_EXT_ADV) &&
    6d40:	f412 6f00 	tst.w	r2, #2048	; 0x800
    6d44:	d103      	bne.n	6d4e <bt_le_scan_stop+0x4e>
#if defined(CONFIG_BT_SMP)
		bt_id_pending_keys_update();
#endif
	}

	return bt_le_scan_update(false);
    6d46:	2000      	movs	r0, #0
    6d48:	f7ff fcb2 	bl	66b0 <bt_le_scan_update>
}
    6d4c:	bd08      	pop	{r3, pc}
    6d4e:	f3bf 8f5b 	dmb	ish
    6d52:	e853 2f00 	ldrex	r2, [r3]
    6d56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    6d5a:	e843 2100 	strex	r1, r2, [r3]
    6d5e:	2900      	cmp	r1, #0
    6d60:	d1f7      	bne.n	6d52 <bt_le_scan_stop+0x52>
    6d62:	f3bf 8f5b 	dmb	ish
}
    6d66:	e7ee      	b.n	6d46 <bt_le_scan_stop+0x46>
		return -EALREADY;
    6d68:	f06f 0077 	mvn.w	r0, #119	; 0x77
    6d6c:	e7ee      	b.n	6d4c <bt_le_scan_stop+0x4c>
    6d6e:	bf00      	nop
    6d70:	20000088 	.word	0x20000088

00006d74 <bt_le_scan_cb_register>:

void bt_le_scan_cb_register(struct bt_le_scan_cb *cb)
{
	sys_slist_append(&scan_cbs, &cb->node);
    6d74:	f100 0308 	add.w	r3, r0, #8
	parent->next = child;
    6d78:	2200      	movs	r2, #0
    6d7a:	6082      	str	r2, [r0, #8]
	return list->tail;
    6d7c:	4a05      	ldr	r2, [pc, #20]	; (6d94 <bt_le_scan_cb_register+0x20>)
    6d7e:	6852      	ldr	r2, [r2, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    6d80:	b11a      	cbz	r2, 6d8a <bt_le_scan_cb_register+0x16>
	parent->next = child;
    6d82:	6013      	str	r3, [r2, #0]
	list->tail = node;
    6d84:	4a03      	ldr	r2, [pc, #12]	; (6d94 <bt_le_scan_cb_register+0x20>)
    6d86:	6053      	str	r3, [r2, #4]
}
    6d88:	4770      	bx	lr
    6d8a:	4a02      	ldr	r2, [pc, #8]	; (6d94 <bt_le_scan_cb_register+0x20>)
    6d8c:	6053      	str	r3, [r2, #4]
	list->head = node;
    6d8e:	6013      	str	r3, [r2, #0]
}
    6d90:	4770      	bx	lr
    6d92:	bf00      	nop
    6d94:	2000235c 	.word	0x2000235c

00006d98 <bt_le_per_adv_sync_get_index>:
}

#if defined(CONFIG_BT_PER_ADV_SYNC)
uint8_t bt_le_per_adv_sync_get_index(struct bt_le_per_adv_sync *per_adv_sync)
{
	ptrdiff_t index = per_adv_sync - per_adv_sync_pool;
    6d98:	4b03      	ldr	r3, [pc, #12]	; (6da8 <bt_le_per_adv_sync_get_index+0x10>)
    6d9a:	1ac0      	subs	r0, r0, r3
    6d9c:	10c0      	asrs	r0, r0, #3
    6d9e:	4b03      	ldr	r3, [pc, #12]	; (6dac <bt_le_per_adv_sync_get_index+0x14>)
    6da0:	fb03 f000 	mul.w	r0, r3, r0

	__ASSERT(index >= 0 && ARRAY_SIZE(per_adv_sync_pool) > index,
		 "Invalid per_adv_sync pointer");
	return (uint8_t)index;
}
    6da4:	b2c0      	uxtb	r0, r0
    6da6:	4770      	bx	lr
    6da8:	20002338 	.word	0x20002338
    6dac:	aaaaaaab 	.word	0xaaaaaaab

00006db0 <bt_le_per_adv_sync_delete>:

	return 0;
}

int bt_le_per_adv_sync_delete(struct bt_le_per_adv_sync *per_adv_sync)
{
    6db0:	b538      	push	{r3, r4, r5, lr}
	int err = 0;

	if (!BT_FEAT_LE_EXT_PER_ADV(bt_dev.le.features)) {
    6db2:	4b13      	ldr	r3, [pc, #76]	; (6e00 <bt_le_per_adv_sync_delete+0x50>)
    6db4:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
    6db8:	f013 0f20 	tst.w	r3, #32
    6dbc:	d01c      	beq.n	6df8 <bt_le_per_adv_sync_delete+0x48>
    6dbe:	4604      	mov	r4, r0
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    6dc0:	f3bf 8f5b 	dmb	ish
    6dc4:	6943      	ldr	r3, [r0, #20]
    6dc6:	f3bf 8f5b 	dmb	ish
		return -ENOTSUP;
	}

	if (atomic_test_bit(per_adv_sync->flags, BT_PER_ADV_SYNC_SYNCED)) {
    6dca:	f013 0f02 	tst.w	r3, #2
    6dce:	d007      	beq.n	6de0 <bt_le_per_adv_sync_delete+0x30>
		err = bt_le_per_adv_sync_terminate(per_adv_sync);
    6dd0:	f013 f9ae 	bl	1a130 <bt_le_per_adv_sync_terminate>

		if (!err) {
    6dd4:	4605      	mov	r5, r0
    6dd6:	b940      	cbnz	r0, 6dea <bt_le_per_adv_sync_delete+0x3a>
			per_adv_sync_delete(per_adv_sync);
    6dd8:	4620      	mov	r0, r4
    6dda:	f013 f983 	bl	1a0e4 <per_adv_sync_delete>
    6dde:	e004      	b.n	6dea <bt_le_per_adv_sync_delete+0x3a>
		}
	} else if (get_pending_per_adv_sync() == per_adv_sync) {
    6de0:	f7ff fb66 	bl	64b0 <get_pending_per_adv_sync>
    6de4:	4284      	cmp	r4, r0
    6de6:	d002      	beq.n	6dee <bt_le_per_adv_sync_delete+0x3e>
	int err = 0;
    6de8:	2500      	movs	r5, #0
		 * handler when cancelling.
		 */
	}

	return err;
}
    6dea:	4628      	mov	r0, r5
    6dec:	bd38      	pop	{r3, r4, r5, pc}
		err = bt_le_per_adv_sync_create_cancel(per_adv_sync);
    6dee:	4620      	mov	r0, r4
    6df0:	f013 f985 	bl	1a0fe <bt_le_per_adv_sync_create_cancel>
    6df4:	4605      	mov	r5, r0
    6df6:	e7f8      	b.n	6dea <bt_le_per_adv_sync_delete+0x3a>
		return -ENOTSUP;
    6df8:	f06f 0585 	mvn.w	r5, #133	; 0x85
    6dfc:	e7f5      	b.n	6dea <bt_le_per_adv_sync_delete+0x3a>
    6dfe:	bf00      	nop
    6e00:	20000000 	.word	0x20000000

00006e04 <bt_le_per_adv_sync_create>:
{
    6e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (!BT_FEAT_LE_EXT_PER_ADV(bt_dev.le.features)) {
    6e08:	4b77      	ldr	r3, [pc, #476]	; (6fe8 <bt_le_per_adv_sync_create+0x1e4>)
    6e0a:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
    6e0e:	f013 0f20 	tst.w	r3, #32
    6e12:	f000 80d4 	beq.w	6fbe <bt_le_per_adv_sync_create+0x1ba>
    6e16:	4604      	mov	r4, r0
    6e18:	460e      	mov	r6, r1
	if (get_pending_per_adv_sync()) {
    6e1a:	f7ff fb49 	bl	64b0 <get_pending_per_adv_sync>
    6e1e:	2800      	cmp	r0, #0
    6e20:	f040 80d0 	bne.w	6fc4 <bt_le_per_adv_sync_create+0x1c0>
	if (param->sid > BT_GAP_SID_MAX ||
    6e24:	79e3      	ldrb	r3, [r4, #7]
    6e26:	2b0f      	cmp	r3, #15
    6e28:	f200 80cf 	bhi.w	6fca <bt_le_per_adv_sync_create+0x1c6>
		   param->skip > BT_GAP_PER_ADV_MAX_SKIP ||
    6e2c:	89a3      	ldrh	r3, [r4, #12]
	if (param->sid > BT_GAP_SID_MAX ||
    6e2e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
    6e32:	f080 80cd 	bcs.w	6fd0 <bt_le_per_adv_sync_create+0x1cc>
		   param->timeout > BT_GAP_PER_ADV_MAX_TIMEOUT ||
    6e36:	89e3      	ldrh	r3, [r4, #14]
		   param->skip > BT_GAP_PER_ADV_MAX_SKIP ||
    6e38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    6e3c:	f200 80cb 	bhi.w	6fd6 <bt_le_per_adv_sync_create+0x1d2>
		   param->timeout > BT_GAP_PER_ADV_MAX_TIMEOUT ||
    6e40:	2b09      	cmp	r3, #9
    6e42:	f240 80cb 	bls.w	6fdc <bt_le_per_adv_sync_create+0x1d8>
	per_adv_sync = per_adv_sync_new();
    6e46:	f7ff fb4f 	bl	64e8 <per_adv_sync_new>
	if (!per_adv_sync) {
    6e4a:	4605      	mov	r5, r0
    6e4c:	2800      	cmp	r0, #0
    6e4e:	f000 80c8 	beq.w	6fe2 <bt_le_per_adv_sync_create+0x1de>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_PER_ADV_CREATE_SYNC, sizeof(*cp));
    6e52:	210e      	movs	r1, #14
    6e54:	f242 0044 	movw	r0, #8260	; 0x2044
    6e58:	f7fe fd0c 	bl	5874 <bt_hci_cmd_create>
	if (!buf) {
    6e5c:	4607      	mov	r7, r0
    6e5e:	2800      	cmp	r0, #0
    6e60:	f000 8094 	beq.w	6f8c <bt_le_per_adv_sync_create+0x188>
	return net_buf_simple_add(&buf->b, len);
    6e64:	210e      	movs	r1, #14
    6e66:	3008      	adds	r0, #8
    6e68:	f016 f93c 	bl	1d0e4 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
    6e6c:	2300      	movs	r3, #0
    6e6e:	6003      	str	r3, [r0, #0]
    6e70:	6043      	str	r3, [r0, #4]
    6e72:	6083      	str	r3, [r0, #8]
    6e74:	8183      	strh	r3, [r0, #12]
	if (param->options & BT_LE_PER_ADV_SYNC_OPT_USE_PER_ADV_LIST) {
    6e76:	68a3      	ldr	r3, [r4, #8]
    6e78:	f013 0f01 	tst.w	r3, #1
    6e7c:	f000 808c 	beq.w	6f98 <bt_le_per_adv_sync_create+0x194>
		atomic_set_bit(per_adv_sync->flags,
    6e80:	f105 0314 	add.w	r3, r5, #20
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6e84:	f3bf 8f5b 	dmb	ish
    6e88:	e853 2f00 	ldrex	r2, [r3]
    6e8c:	f042 0208 	orr.w	r2, r2, #8
    6e90:	e843 2100 	strex	r1, r2, [r3]
    6e94:	2900      	cmp	r1, #0
    6e96:	d1f7      	bne.n	6e88 <bt_le_per_adv_sync_create+0x84>
    6e98:	f3bf 8f5b 	dmb	ish
		cp->options |= BT_HCI_LE_PER_ADV_CREATE_SYNC_FP_USE_LIST;
    6e9c:	7803      	ldrb	r3, [r0, #0]
    6e9e:	f043 0301 	orr.w	r3, r3, #1
    6ea2:	7003      	strb	r3, [r0, #0]
	if (param->options &
    6ea4:	68a3      	ldr	r3, [r4, #8]
    6ea6:	f013 0f02 	tst.w	r3, #2
    6eaa:	d011      	beq.n	6ed0 <bt_le_per_adv_sync_create+0xcc>
		cp->options |=
    6eac:	7803      	ldrb	r3, [r0, #0]
    6eae:	f043 0302 	orr.w	r3, r3, #2
    6eb2:	7003      	strb	r3, [r0, #0]
		atomic_set_bit(per_adv_sync->flags,
    6eb4:	f105 0314 	add.w	r3, r5, #20
    6eb8:	f3bf 8f5b 	dmb	ish
    6ebc:	e853 2f00 	ldrex	r2, [r3]
    6ec0:	f042 0210 	orr.w	r2, r2, #16
    6ec4:	e843 2100 	strex	r1, r2, [r3]
    6ec8:	2900      	cmp	r1, #0
    6eca:	d1f7      	bne.n	6ebc <bt_le_per_adv_sync_create+0xb8>
    6ecc:	f3bf 8f5b 	dmb	ish
	if (param->options & BT_LE_PER_ADV_SYNC_OPT_FILTER_DUPLICATE) {
    6ed0:	68a3      	ldr	r3, [r4, #8]
    6ed2:	f013 0f04 	tst.w	r3, #4
    6ed6:	d003      	beq.n	6ee0 <bt_le_per_adv_sync_create+0xdc>
		cp->options |=
    6ed8:	7803      	ldrb	r3, [r0, #0]
    6eda:	f043 0304 	orr.w	r3, r3, #4
    6ede:	7003      	strb	r3, [r0, #0]
	if (param->options & BT_LE_PER_ADV_SYNC_OPT_DONT_SYNC_AOA) {
    6ee0:	68a3      	ldr	r3, [r4, #8]
    6ee2:	f013 0f08 	tst.w	r3, #8
    6ee6:	d003      	beq.n	6ef0 <bt_le_per_adv_sync_create+0xec>
		cp->cte_type |= BT_HCI_LE_PER_ADV_CREATE_SYNC_CTE_TYPE_NO_AOA;
    6ee8:	7b43      	ldrb	r3, [r0, #13]
    6eea:	f043 0301 	orr.w	r3, r3, #1
    6eee:	7343      	strb	r3, [r0, #13]
	if (param->options & BT_LE_PER_ADV_SYNC_OPT_DONT_SYNC_AOD_1US) {
    6ef0:	68a3      	ldr	r3, [r4, #8]
    6ef2:	f013 0f10 	tst.w	r3, #16
    6ef6:	d003      	beq.n	6f00 <bt_le_per_adv_sync_create+0xfc>
		cp->cte_type |=
    6ef8:	7b43      	ldrb	r3, [r0, #13]
    6efa:	f043 0302 	orr.w	r3, r3, #2
    6efe:	7343      	strb	r3, [r0, #13]
	if (param->options & BT_LE_PER_ADV_SYNC_OPT_DONT_SYNC_AOD_2US) {
    6f00:	68a3      	ldr	r3, [r4, #8]
    6f02:	f013 0f20 	tst.w	r3, #32
    6f06:	d003      	beq.n	6f10 <bt_le_per_adv_sync_create+0x10c>
		cp->cte_type |=
    6f08:	7b43      	ldrb	r3, [r0, #13]
    6f0a:	f043 0304 	orr.w	r3, r3, #4
    6f0e:	7343      	strb	r3, [r0, #13]
	if (param->options & BT_LE_PER_ADV_SYNC_OPT_SYNC_ONLY_CONST_TONE_EXT) {
    6f10:	68a3      	ldr	r3, [r4, #8]
    6f12:	f013 0f40 	tst.w	r3, #64	; 0x40
    6f16:	d003      	beq.n	6f20 <bt_le_per_adv_sync_create+0x11c>
		cp->cte_type |= BT_HCI_LE_PER_ADV_CREATE_SYNC_CTE_TYPE_ONLY_CTE;
    6f18:	7b43      	ldrb	r3, [r0, #13]
    6f1a:	f043 0310 	orr.w	r3, r3, #16
    6f1e:	7343      	strb	r3, [r0, #13]
	cp->skip = sys_cpu_to_le16(param->skip);
    6f20:	89a3      	ldrh	r3, [r4, #12]
    6f22:	f8a0 3009 	strh.w	r3, [r0, #9]
	cp->sync_timeout = sys_cpu_to_le16(param->timeout);
    6f26:	89e3      	ldrh	r3, [r4, #14]
    6f28:	f8a0 300b 	strh.w	r3, [r0, #11]
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_PER_ADV_CREATE_SYNC, buf, NULL);
    6f2c:	2200      	movs	r2, #0
    6f2e:	4639      	mov	r1, r7
    6f30:	f242 0044 	movw	r0, #8260	; 0x2044
    6f34:	f7fe fcdc 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
    6f38:	4607      	mov	r7, r0
    6f3a:	bbb8      	cbnz	r0, 6fac <bt_le_per_adv_sync_create+0x1a8>
	atomic_set_bit(per_adv_sync->flags, BT_PER_ADV_SYNC_SYNCING);
    6f3c:	f105 0314 	add.w	r3, r5, #20
    6f40:	f3bf 8f5b 	dmb	ish
    6f44:	e853 2f00 	ldrex	r2, [r3]
    6f48:	f042 0204 	orr.w	r2, r2, #4
    6f4c:	e843 2100 	strex	r1, r2, [r3]
    6f50:	2900      	cmp	r1, #0
    6f52:	d1f7      	bne.n	6f44 <bt_le_per_adv_sync_create+0x140>
    6f54:	f3bf 8f5b 	dmb	ish
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    6f58:	f3bf 8f5b 	dmb	ish
    6f5c:	4b23      	ldr	r3, [pc, #140]	; (6fec <bt_le_per_adv_sync_create+0x1e8>)
    6f5e:	681b      	ldr	r3, [r3, #0]
    6f60:	f3bf 8f5b 	dmb	ish
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_SCANNING)) {
    6f64:	f013 0f40 	tst.w	r3, #64	; 0x40
    6f68:	d104      	bne.n	6f74 <bt_le_per_adv_sync_create+0x170>
		err = bt_le_scan_update(true);
    6f6a:	2001      	movs	r0, #1
    6f6c:	f7ff fba0 	bl	66b0 <bt_le_scan_update>
		if (err) {
    6f70:	4680      	mov	r8, r0
    6f72:	b9f8      	cbnz	r0, 6fb4 <bt_le_per_adv_sync_create+0x1b0>
	*out_sync = per_adv_sync;
    6f74:	6035      	str	r5, [r6, #0]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    6f76:	6823      	ldr	r3, [r4, #0]
    6f78:	602b      	str	r3, [r5, #0]
    6f7a:	88a2      	ldrh	r2, [r4, #4]
    6f7c:	79a3      	ldrb	r3, [r4, #6]
    6f7e:	80aa      	strh	r2, [r5, #4]
    6f80:	71ab      	strb	r3, [r5, #6]
	per_adv_sync->sid = param->sid;
    6f82:	79e3      	ldrb	r3, [r4, #7]
    6f84:	71eb      	strb	r3, [r5, #7]
}
    6f86:	4638      	mov	r0, r7
    6f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		per_adv_sync_delete(per_adv_sync);
    6f8c:	4628      	mov	r0, r5
    6f8e:	f013 f8a9 	bl	1a0e4 <per_adv_sync_delete>
		return -ENOBUFS;
    6f92:	f06f 0768 	mvn.w	r7, #104	; 0x68
    6f96:	e7f6      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
    6f98:	6823      	ldr	r3, [r4, #0]
    6f9a:	f8c0 3002 	str.w	r3, [r0, #2]
    6f9e:	88a2      	ldrh	r2, [r4, #4]
    6fa0:	79a3      	ldrb	r3, [r4, #6]
    6fa2:	80c2      	strh	r2, [r0, #6]
    6fa4:	7203      	strb	r3, [r0, #8]
		cp->sid = param->sid;
    6fa6:	79e3      	ldrb	r3, [r4, #7]
    6fa8:	7043      	strb	r3, [r0, #1]
    6faa:	e77b      	b.n	6ea4 <bt_le_per_adv_sync_create+0xa0>
		per_adv_sync_delete(per_adv_sync);
    6fac:	4628      	mov	r0, r5
    6fae:	f013 f899 	bl	1a0e4 <per_adv_sync_delete>
		return err;
    6fb2:	e7e8      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
			bt_le_per_adv_sync_delete(per_adv_sync);
    6fb4:	4628      	mov	r0, r5
    6fb6:	f7ff fefb 	bl	6db0 <bt_le_per_adv_sync_delete>
			return err;
    6fba:	4647      	mov	r7, r8
    6fbc:	e7e3      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
		return -ENOTSUP;
    6fbe:	f06f 0785 	mvn.w	r7, #133	; 0x85
    6fc2:	e7e0      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
		return -EBUSY;
    6fc4:	f06f 070f 	mvn.w	r7, #15
    6fc8:	e7dd      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
		return -EINVAL;
    6fca:	f06f 0715 	mvn.w	r7, #21
    6fce:	e7da      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
    6fd0:	f06f 0715 	mvn.w	r7, #21
    6fd4:	e7d7      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
    6fd6:	f06f 0715 	mvn.w	r7, #21
    6fda:	e7d4      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
    6fdc:	f06f 0715 	mvn.w	r7, #21
    6fe0:	e7d1      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
		return -ENOMEM;
    6fe2:	f06f 070b 	mvn.w	r7, #11
    6fe6:	e7ce      	b.n	6f86 <bt_le_per_adv_sync_create+0x182>
    6fe8:	20000000 	.word	0x20000000
    6fec:	20000088 	.word	0x20000088

00006ff0 <bt_le_per_adv_sync_cb_register>:

void bt_le_per_adv_sync_cb_register(struct bt_le_per_adv_sync_cb *cb)
{
	sys_slist_append(&pa_sync_cbs, &cb->node);
    6ff0:	f100 0318 	add.w	r3, r0, #24
	parent->next = child;
    6ff4:	2200      	movs	r2, #0
    6ff6:	6182      	str	r2, [r0, #24]
	return list->tail;
    6ff8:	4a05      	ldr	r2, [pc, #20]	; (7010 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x10>)
    6ffa:	6852      	ldr	r2, [r2, #4]
Z_GENLIST_APPEND(slist, snode)
    6ffc:	b11a      	cbz	r2, 7006 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x6>
	parent->next = child;
    6ffe:	6013      	str	r3, [r2, #0]
	list->tail = node;
    7000:	4a03      	ldr	r2, [pc, #12]	; (7010 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x10>)
    7002:	6053      	str	r3, [r2, #4]
}
    7004:	4770      	bx	lr
    7006:	4a02      	ldr	r2, [pc, #8]	; (7010 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x10>)
    7008:	6053      	str	r3, [r2, #4]
	list->head = node;
    700a:	6013      	str	r3, [r2, #0]
}
    700c:	4770      	bx	lr
    700e:	bf00      	nop
    7010:	20002330 	.word	0x20002330

00007014 <valid_cte_rx_common_params>:

#if defined(CONFIG_BT_DF_CONNECTIONLESS_CTE_RX) || defined(CONFIG_BT_DF_CONNECTION_CTE_RX)
static bool valid_cte_rx_common_params(uint8_t cte_types, uint8_t slot_durations,
				       uint8_t num_ant_ids, const uint8_t *ant_ids)
{
	if (!(cte_types & BT_DF_CTE_TYPE_ALL)) {
    7014:	f010 0f07 	tst.w	r0, #7
    7018:	d01e      	beq.n	7058 <valid_cte_rx_common_params+0x44>
		return false;
	}

	if (cte_types & BT_DF_CTE_TYPE_AOA) {
    701a:	f010 0f01 	tst.w	r0, #1
    701e:	d01d      	beq.n	705c <valid_cte_rx_common_params+0x48>
		if (df_ant_info.num_ant < DF_SAMPLING_ANTENNA_NUMBER_MIN ||
    7020:	4816      	ldr	r0, [pc, #88]	; (707c <valid_cte_rx_common_params+0x68>)
    7022:	7840      	ldrb	r0, [r0, #1]
    7024:	2801      	cmp	r0, #1
    7026:	d91b      	bls.n	7060 <valid_cte_rx_common_params+0x4c>
		    !BT_FEAT_LE_ANT_SWITCH_RX_AOA(bt_dev.le.features)) {
    7028:	4815      	ldr	r0, [pc, #84]	; (7080 <valid_cte_rx_common_params+0x6c>)
    702a:	f890 0092 	ldrb.w	r0, [r0, #146]	; 0x92
		if (df_ant_info.num_ant < DF_SAMPLING_ANTENNA_NUMBER_MIN ||
    702e:	f010 0f40 	tst.w	r0, #64	; 0x40
    7032:	d017      	beq.n	7064 <valid_cte_rx_common_params+0x50>
			return false;
		}

		if (!(slot_durations == BT_HCI_LE_ANTENNA_SWITCHING_SLOT_2US ||
    7034:	2902      	cmp	r1, #2
    7036:	d006      	beq.n	7046 <valid_cte_rx_common_params+0x32>
    7038:	2901      	cmp	r1, #1
    703a:	d115      	bne.n	7068 <valid_cte_rx_common_params+0x54>
		      (slot_durations == BT_HCI_LE_ANTENNA_SWITCHING_SLOT_1US &&
		       DF_AOA_RX_1US_SUPPORT(df_ant_info.switch_sample_rates)))) {
    703c:	490f      	ldr	r1, [pc, #60]	; (707c <valid_cte_rx_common_params+0x68>)
    703e:	7809      	ldrb	r1, [r1, #0]
		      (slot_durations == BT_HCI_LE_ANTENNA_SWITCHING_SLOT_1US &&
    7040:	f011 0f04 	tst.w	r1, #4
    7044:	d012      	beq.n	706c <valid_cte_rx_common_params+0x58>
			return false;
		}

		if (num_ant_ids < BT_HCI_LE_SWITCH_PATTERN_LEN_MIN ||
    7046:	2a01      	cmp	r2, #1
    7048:	d912      	bls.n	7070 <valid_cte_rx_common_params+0x5c>
		    num_ant_ids > df_ant_info.max_switch_pattern_len || !ant_ids) {
    704a:	490c      	ldr	r1, [pc, #48]	; (707c <valid_cte_rx_common_params+0x68>)
    704c:	7889      	ldrb	r1, [r1, #2]
		if (num_ant_ids < BT_HCI_LE_SWITCH_PATTERN_LEN_MIN ||
    704e:	4291      	cmp	r1, r2
    7050:	d310      	bcc.n	7074 <valid_cte_rx_common_params+0x60>
		    num_ant_ids > df_ant_info.max_switch_pattern_len || !ant_ids) {
    7052:	b18b      	cbz	r3, 7078 <valid_cte_rx_common_params+0x64>
			return false;
		}
	}

	return true;
    7054:	2001      	movs	r0, #1
    7056:	4770      	bx	lr
		return false;
    7058:	2000      	movs	r0, #0
    705a:	4770      	bx	lr
	return true;
    705c:	2001      	movs	r0, #1
    705e:	4770      	bx	lr
			return false;
    7060:	2000      	movs	r0, #0
    7062:	4770      	bx	lr
    7064:	2000      	movs	r0, #0
    7066:	4770      	bx	lr
			return false;
    7068:	2000      	movs	r0, #0
    706a:	4770      	bx	lr
    706c:	2000      	movs	r0, #0
    706e:	4770      	bx	lr
			return false;
    7070:	2000      	movs	r0, #0
    7072:	4770      	bx	lr
    7074:	2000      	movs	r0, #0
    7076:	4770      	bx	lr
    7078:	2000      	movs	r0, #0
}
    707a:	4770      	bx	lr
    707c:	20002368 	.word	0x20002368
    7080:	20000000 	.word	0x20000000

00007084 <prepare_cl_cte_rx_enable_cmd_params>:

static int
prepare_cl_cte_rx_enable_cmd_params(struct net_buf **buf, struct bt_le_per_adv_sync *sync,
				    const struct bt_df_per_adv_sync_cte_rx_param *params,
				    bool enable)
{
    7084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7088:	4607      	mov	r7, r0
    708a:	4688      	mov	r8, r1
    708c:	4615      	mov	r5, r2
    708e:	461e      	mov	r6, r3
	struct bt_hci_cp_le_set_cl_cte_sampling_enable *cp;
	uint8_t switch_pattern_len;

	if (params->cte_types & BT_DF_CTE_TYPE_AOA) {
    7090:	7813      	ldrb	r3, [r2, #0]
    7092:	f013 0f01 	tst.w	r3, #1
    7096:	d02e      	beq.n	70f6 <prepare_cl_cte_rx_enable_cmd_params+0x72>
		switch_pattern_len = params->num_ant_ids;
    7098:	f892 9003 	ldrb.w	r9, [r2, #3]
	}

	/* If CTE Rx is enabled, command parameters total length must include
	 * antenna ids, so command size if extended by num_and_ids.
	 */
	*buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_CL_CTE_SAMPLING_ENABLE,
    709c:	b376      	cbz	r6, 70fc <prepare_cl_cte_rx_enable_cmd_params+0x78>
    709e:	f109 0106 	add.w	r1, r9, #6
    70a2:	b2c9      	uxtb	r1, r1
    70a4:	f242 0053 	movw	r0, #8275	; 0x2053
    70a8:	f7fe fbe4 	bl	5874 <bt_hci_cmd_create>
    70ac:	6038      	str	r0, [r7, #0]
				 (sizeof(struct bt_hci_cp_le_set_cl_cte_sampling_enable) +
				 (enable ? switch_pattern_len : 0)));
	if (!(*buf)) {
    70ae:	b358      	cbz	r0, 7108 <prepare_cl_cte_rx_enable_cmd_params+0x84>
    70b0:	2106      	movs	r1, #6
    70b2:	3008      	adds	r0, #8
    70b4:	f016 f816 	bl	1d0e4 <net_buf_simple_add>
    70b8:	4604      	mov	r4, r0
__ssp_bos_icheck3(memset, void *, int)
    70ba:	2300      	movs	r3, #0
    70bc:	6003      	str	r3, [r0, #0]
    70be:	8083      	strh	r3, [r0, #4]
	}

	cp = net_buf_add(*buf, sizeof(*cp));
	(void)memset(cp, 0, sizeof(*cp));

	cp->sync_handle = sys_cpu_to_le16(sync->handle);
    70c0:	f8b8 3008 	ldrh.w	r3, [r8, #8]
    70c4:	8003      	strh	r3, [r0, #0]
	cp->sampling_enable = enable ? 1 : 0;
    70c6:	7086      	strb	r6, [r0, #2]

	if (enable) {
    70c8:	b30e      	cbz	r6, 710e <prepare_cl_cte_rx_enable_cmd_params+0x8a>
		const uint8_t *ant_ids;
		uint8_t *dest_ant_ids;

		cp->max_sampled_cte = params->max_cte_count;
    70ca:	78ab      	ldrb	r3, [r5, #2]
    70cc:	7103      	strb	r3, [r0, #4]

		if (params->cte_types & BT_DF_CTE_TYPE_AOA) {
    70ce:	782b      	ldrb	r3, [r5, #0]
    70d0:	f013 0f01 	tst.w	r3, #1
    70d4:	d014      	beq.n	7100 <prepare_cl_cte_rx_enable_cmd_params+0x7c>
			cp->slot_durations = params->slot_durations;
    70d6:	786b      	ldrb	r3, [r5, #1]
    70d8:	70c3      	strb	r3, [r0, #3]
			ant_ids = params->ant_ids;
    70da:	686e      	ldr	r6, [r5, #4]
			 */
			cp->slot_durations = BT_HCI_LE_ANTENNA_SWITCHING_SLOT_2US;
			ant_ids = &df_dummy_switch_pattern[0];
		}

		cp->switch_pattern_len = switch_pattern_len;
    70dc:	f884 9005 	strb.w	r9, [r4, #5]
		dest_ant_ids = net_buf_add(*buf, params->num_ant_ids);
    70e0:	6838      	ldr	r0, [r7, #0]
    70e2:	78e9      	ldrb	r1, [r5, #3]
    70e4:	3008      	adds	r0, #8
    70e6:	f015 fffd 	bl	1d0e4 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    70ea:	7962      	ldrb	r2, [r4, #5]
    70ec:	4631      	mov	r1, r6
    70ee:	f7fa f905 	bl	12fc <memcpy>
		memcpy(dest_ant_ids, ant_ids, cp->switch_pattern_len);
	}

	return 0;
    70f2:	2000      	movs	r0, #0
    70f4:	e00c      	b.n	7110 <prepare_cl_cte_rx_enable_cmd_params+0x8c>
		switch_pattern_len = ARRAY_SIZE(df_dummy_switch_pattern);
    70f6:	f04f 0902 	mov.w	r9, #2
    70fa:	e7cf      	b.n	709c <prepare_cl_cte_rx_enable_cmd_params+0x18>
	*buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_CL_CTE_SAMPLING_ENABLE,
    70fc:	2106      	movs	r1, #6
    70fe:	e7d1      	b.n	70a4 <prepare_cl_cte_rx_enable_cmd_params+0x20>
			cp->slot_durations = BT_HCI_LE_ANTENNA_SWITCHING_SLOT_2US;
    7100:	2302      	movs	r3, #2
    7102:	70c3      	strb	r3, [r0, #3]
			ant_ids = &df_dummy_switch_pattern[0];
    7104:	4e03      	ldr	r6, [pc, #12]	; (7114 <prepare_cl_cte_rx_enable_cmd_params+0x90>)
    7106:	e7e9      	b.n	70dc <prepare_cl_cte_rx_enable_cmd_params+0x58>
		return -ENOBUFS;
    7108:	f06f 0068 	mvn.w	r0, #104	; 0x68
    710c:	e000      	b.n	7110 <prepare_cl_cte_rx_enable_cmd_params+0x8c>
	return 0;
    710e:	2000      	movs	r0, #0
}
    7110:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7114:	0001f150 	.word	0x0001f150

00007118 <bt_df_set_per_adv_sync_cte_rx_enable>:

#if defined(CONFIG_BT_DF_CONNECTIONLESS_CTE_RX)
static int
bt_df_set_per_adv_sync_cte_rx_enable(struct bt_le_per_adv_sync *sync, bool enable,
				     const struct bt_df_per_adv_sync_cte_rx_param *params)
{
    7118:	b508      	push	{r3, lr}
	if (!BT_FEAT_LE_CONNECTIONLESS_CTE_RX(bt_dev.le.features)) {
    711a:	4b11      	ldr	r3, [pc, #68]	; (7160 <bt_df_set_per_adv_sync_cte_rx_enable+0x48>)
    711c:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
    7120:	f013 0f10 	tst.w	r3, #16
    7124:	d013      	beq.n	714e <bt_df_set_per_adv_sync_cte_rx_enable+0x36>
    7126:	f3bf 8f5b 	dmb	ish
    712a:	6943      	ldr	r3, [r0, #20]
    712c:	f3bf 8f5b 	dmb	ish
		return -ENOTSUP;
	}

	if (!atomic_test_bit(sync->flags, BT_PER_ADV_SYNC_SYNCED)) {
    7130:	f013 0f02 	tst.w	r3, #2
    7134:	d00e      	beq.n	7154 <bt_df_set_per_adv_sync_cte_rx_enable+0x3c>
		return -EINVAL;
	}

	if (!enable &&
    7136:	b939      	cbnz	r1, 7148 <bt_df_set_per_adv_sync_cte_rx_enable+0x30>
    7138:	f3bf 8f5b 	dmb	ish
    713c:	6943      	ldr	r3, [r0, #20]
    713e:	f3bf 8f5b 	dmb	ish
    7142:	f013 0f20 	tst.w	r3, #32
    7146:	d008      	beq.n	715a <bt_df_set_per_adv_sync_cte_rx_enable+0x42>
	    !atomic_test_bit(sync->flags, BT_PER_ADV_SYNC_CTE_ENABLED)) {
		return -EALREADY;
	}

	return hci_df_set_cl_cte_rx_enable(sync, enable, params);
    7148:	f013 f8b6 	bl	1a2b8 <hci_df_set_cl_cte_rx_enable>
}
    714c:	bd08      	pop	{r3, pc}
		return -ENOTSUP;
    714e:	f06f 0085 	mvn.w	r0, #133	; 0x85
    7152:	e7fb      	b.n	714c <bt_df_set_per_adv_sync_cte_rx_enable+0x34>
		return -EINVAL;
    7154:	f06f 0015 	mvn.w	r0, #21
    7158:	e7f8      	b.n	714c <bt_df_set_per_adv_sync_cte_rx_enable+0x34>
		return -EALREADY;
    715a:	f06f 0077 	mvn.w	r0, #119	; 0x77
    715e:	e7f5      	b.n	714c <bt_df_set_per_adv_sync_cte_rx_enable+0x34>
    7160:	20000000 	.word	0x20000000

00007164 <le_df_init>:
{
    7164:	b500      	push	{lr}
    7166:	b083      	sub	sp, #12
	err = hci_df_read_ant_info(&switch_sample_rates, &num_ant,
    7168:	f10d 0305 	add.w	r3, sp, #5
    716c:	f10d 0207 	add.w	r2, sp, #7
    7170:	a901      	add	r1, sp, #4
    7172:	f10d 0006 	add.w	r0, sp, #6
    7176:	f013 f87d 	bl	1a274 <hci_df_read_ant_info>
	if (err) {
    717a:	b960      	cbnz	r0, 7196 <le_df_init+0x32>
	df_ant_info.max_switch_pattern_len = max_switch_pattern_len;
    717c:	4b07      	ldr	r3, [pc, #28]	; (719c <le_df_init+0x38>)
    717e:	f89d 2007 	ldrb.w	r2, [sp, #7]
    7182:	709a      	strb	r2, [r3, #2]
	df_ant_info.switch_sample_rates = switch_sample_rates;
    7184:	f89d 2006 	ldrb.w	r2, [sp, #6]
    7188:	701a      	strb	r2, [r3, #0]
	df_ant_info.max_cte_len = max_cte_len;
    718a:	f89d 2005 	ldrb.w	r2, [sp, #5]
    718e:	70da      	strb	r2, [r3, #3]
	df_ant_info.num_ant = num_ant;
    7190:	f89d 2004 	ldrb.w	r2, [sp, #4]
    7194:	705a      	strb	r2, [r3, #1]
}
    7196:	b003      	add	sp, #12
    7198:	f85d fb04 	ldr.w	pc, [sp], #4
    719c:	20002368 	.word	0x20002368

000071a0 <dequeue>:
	return 0;
}

static void dequeue(uint8_t callee_id, uint8_t caller_id, memq_link_t *link,
		    struct mayfly *m)
{
    71a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71a2:	4616      	mov	r6, r2
    71a4:	461c      	mov	r4, r3
	uint8_t req;

	req = m->_req;
    71a6:	781b      	ldrb	r3, [r3, #0]
    71a8:	b2df      	uxtb	r7, r3
	if (((req - m->_ack) & 0x03) != 1U) {
    71aa:	7862      	ldrb	r2, [r4, #1]
    71ac:	1a9b      	subs	r3, r3, r2
    71ae:	f003 0303 	and.w	r3, r3, #3
    71b2:	2b01      	cmp	r3, #1
    71b4:	d100      	bne.n	71b8 <dequeue+0x18>

			m->_ack = ack;
			memq_enqueue(link, m, &mft[callee_id][callee_id].tail);
		}
	}
}
    71b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    71b8:	4605      	mov	r5, r0
		memq_dequeue(mft[callee_id][caller_id].tail,
    71ba:	f8df c048 	ldr.w	ip, [pc, #72]	; 7204 <dequeue+0x64>
    71be:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    71c2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    71c6:	0100      	lsls	r0, r0, #4
    71c8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    71cc:	4603      	mov	r3, r0
    71ce:	4463      	add	r3, ip
    71d0:	2200      	movs	r2, #0
    71d2:	4619      	mov	r1, r3
    71d4:	6858      	ldr	r0, [r3, #4]
    71d6:	f013 f973 	bl	1a4c0 <memq_dequeue>
		m->_link = link;
    71da:	6066      	str	r6, [r4, #4]
		ack = m->_ack;
    71dc:	7862      	ldrb	r2, [r4, #1]
		m->_ack = req;
    71de:	7067      	strb	r7, [r4, #1]
		if (((m->_req - ack) & 0x03) == 1U) {
    71e0:	7823      	ldrb	r3, [r4, #0]
    71e2:	1a9b      	subs	r3, r3, r2
    71e4:	f003 0303 	and.w	r3, r3, #3
    71e8:	2b01      	cmp	r3, #1
    71ea:	d1e4      	bne.n	71b6 <dequeue+0x16>
			m->_ack = ack;
    71ec:	7062      	strb	r2, [r4, #1]
			memq_enqueue(link, m, &mft[callee_id][callee_id].tail);
    71ee:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
    71f2:	4a04      	ldr	r2, [pc, #16]	; (7204 <dequeue+0x64>)
    71f4:	eb02 0285 	add.w	r2, r2, r5, lsl #2
    71f8:	3204      	adds	r2, #4
    71fa:	4621      	mov	r1, r4
    71fc:	4630      	mov	r0, r6
    71fe:	f013 f94d 	bl	1a49c <memq_enqueue>
}
    7202:	e7d8      	b.n	71b6 <dequeue+0x16>
    7204:	200023f0 	.word	0x200023f0

00007208 <mayfly_init>:
{
    7208:	b538      	push	{r3, r4, r5, lr}
	callee_id = MAYFLY_CALLEE_COUNT;
    720a:	2504      	movs	r5, #4
	while (callee_id--) {
    720c:	e015      	b.n	723a <mayfly_init+0x32>
			memq_init(&mfl[callee_id][caller_id],
    720e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    7212:	0099      	lsls	r1, r3, #2
    7214:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    7218:	0113      	lsls	r3, r2, #4
    721a:	440b      	add	r3, r1
    721c:	490a      	ldr	r1, [pc, #40]	; (7248 <mayfly_init+0x40>)
    721e:	4419      	add	r1, r3
    7220:	eb04 0085 	add.w	r0, r4, r5, lsl #2
    7224:	1d0a      	adds	r2, r1, #4
    7226:	4b09      	ldr	r3, [pc, #36]	; (724c <mayfly_init+0x44>)
    7228:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    722c:	f013 f933 	bl	1a496 <memq_init>
		while (caller_id--) {
    7230:	4623      	mov	r3, r4
    7232:	1e5c      	subs	r4, r3, #1
    7234:	b2e4      	uxtb	r4, r4
    7236:	2b00      	cmp	r3, #0
    7238:	d1e9      	bne.n	720e <mayfly_init+0x6>
	while (callee_id--) {
    723a:	462b      	mov	r3, r5
    723c:	3d01      	subs	r5, #1
    723e:	b2ed      	uxtb	r5, r5
    7240:	b10b      	cbz	r3, 7246 <mayfly_init+0x3e>
		caller_id = MAYFLY_CALLER_COUNT;
    7242:	2304      	movs	r3, #4
    7244:	e7f5      	b.n	7232 <mayfly_init+0x2a>
}
    7246:	bd38      	pop	{r3, r4, r5, pc}
    7248:	200023f0 	.word	0x200023f0
    724c:	2000236c 	.word	0x2000236c

00007250 <mayfly_enqueue>:
{
    7250:	b570      	push	{r4, r5, r6, lr}
    7252:	4606      	mov	r6, r0
    7254:	460d      	mov	r5, r1
    7256:	461c      	mov	r4, r3
		!mayfly_is_enabled(caller_id, callee_id) ||
    7258:	b172      	cbz	r2, 7278 <mayfly_enqueue+0x28>
    725a:	2101      	movs	r1, #1
	chain = chain || !mayfly_prio_is_equal(caller_id, callee_id) ||
    725c:	b2c9      	uxtb	r1, r1
	ack = m->_ack;
    725e:	7862      	ldrb	r2, [r4, #1]
	state = (m->_req - ack) & 0x03;
    7260:	7823      	ldrb	r3, [r4, #0]
    7262:	1a9b      	subs	r3, r3, r2
	if (state != 0U) {
    7264:	f013 0303 	ands.w	r3, r3, #3
    7268:	d02e      	beq.n	72c8 <mayfly_enqueue+0x78>
		if (chain) {
    726a:	b351      	cbz	r1, 72c2 <mayfly_enqueue+0x72>
			if (state != 1U) {
    726c:	2b01      	cmp	r3, #1
    726e:	d04b      	beq.n	7308 <mayfly_enqueue+0xb8>
				m->_req = ack + 1;
    7270:	3201      	adds	r2, #1
    7272:	b2d2      	uxtb	r2, r2
    7274:	7022      	strb	r2, [r4, #0]
				goto mayfly_enqueue_pend;
    7276:	e03e      	b.n	72f6 <mayfly_enqueue+0xa6>
	chain = chain || !mayfly_prio_is_equal(caller_id, callee_id) ||
    7278:	f015 fcf4 	bl	1cc64 <mayfly_prio_is_equal>
    727c:	b908      	cbnz	r0, 7282 <mayfly_enqueue+0x32>
		!mayfly_is_enabled(caller_id, callee_id) ||
    727e:	2101      	movs	r1, #1
    7280:	e7ec      	b.n	725c <mayfly_enqueue+0xc>
    7282:	4629      	mov	r1, r5
    7284:	4630      	mov	r0, r6
    7286:	f009 fb0f 	bl	108a8 <mayfly_is_enabled>
	chain = chain || !mayfly_prio_is_equal(caller_id, callee_id) ||
    728a:	b1c0      	cbz	r0, 72be <mayfly_enqueue+0x6e>
		(mft[callee_id][caller_id].disable_req !=
    728c:	491f      	ldr	r1, [pc, #124]	; (730c <mayfly_enqueue+0xbc>)
    728e:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    7292:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    7296:	0112      	lsls	r2, r2, #4
    7298:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    729c:	440b      	add	r3, r1
    729e:	7a98      	ldrb	r0, [r3, #10]
		 mft[callee_id][caller_id].disable_ack);
    72a0:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    72a4:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    72a8:	0112      	lsls	r2, r2, #4
    72aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    72ae:	440b      	add	r3, r1
    72b0:	7adb      	ldrb	r3, [r3, #11]
		!mayfly_is_enabled(caller_id, callee_id) ||
    72b2:	4298      	cmp	r0, r3
    72b4:	d001      	beq.n	72ba <mayfly_enqueue+0x6a>
    72b6:	2101      	movs	r1, #1
    72b8:	e7d0      	b.n	725c <mayfly_enqueue+0xc>
    72ba:	2100      	movs	r1, #0
    72bc:	e7ce      	b.n	725c <mayfly_enqueue+0xc>
    72be:	2101      	movs	r1, #1
    72c0:	e7cc      	b.n	725c <mayfly_enqueue+0xc>
		m->_req = ack + 2;
    72c2:	1c93      	adds	r3, r2, #2
    72c4:	b2db      	uxtb	r3, r3
    72c6:	7023      	strb	r3, [r4, #0]
	if (!chain) {
    72c8:	b921      	cbnz	r1, 72d4 <mayfly_enqueue+0x84>
		m->fp(m->param);
    72ca:	68e3      	ldr	r3, [r4, #12]
    72cc:	68a0      	ldr	r0, [r4, #8]
    72ce:	4798      	blx	r3
		return 0;
    72d0:	2000      	movs	r0, #0
    72d2:	e018      	b.n	7306 <mayfly_enqueue+0xb6>
	m->_req = ack + 1;
    72d4:	3201      	adds	r2, #1
    72d6:	b2d2      	uxtb	r2, r2
    72d8:	7022      	strb	r2, [r4, #0]
	memq_enqueue(m->_link, m, &mft[callee_id][caller_id].tail);
    72da:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    72de:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    72e2:	011b      	lsls	r3, r3, #4
    72e4:	eb03 0282 	add.w	r2, r3, r2, lsl #2
    72e8:	4b08      	ldr	r3, [pc, #32]	; (730c <mayfly_enqueue+0xbc>)
    72ea:	441a      	add	r2, r3
    72ec:	3204      	adds	r2, #4
    72ee:	4621      	mov	r1, r4
    72f0:	6860      	ldr	r0, [r4, #4]
    72f2:	f013 f8d3 	bl	1a49c <memq_enqueue>
	mfp[callee_id] = 1U;
    72f6:	4b06      	ldr	r3, [pc, #24]	; (7310 <mayfly_enqueue+0xc0>)
    72f8:	2201      	movs	r2, #1
    72fa:	555a      	strb	r2, [r3, r5]
	mayfly_pend(caller_id, callee_id);
    72fc:	4629      	mov	r1, r5
    72fe:	4630      	mov	r0, r6
    7300:	f009 faf8 	bl	108f4 <mayfly_pend>
	return 0;
    7304:	2000      	movs	r0, #0
}
    7306:	bd70      	pop	{r4, r5, r6, pc}
			return 1;
    7308:	2001      	movs	r0, #1
    730a:	e7fc      	b.n	7306 <mayfly_enqueue+0xb6>
    730c:	200023f0 	.word	0x200023f0
    7310:	200023ec 	.word	0x200023ec

00007314 <mayfly_run>:
{
	uint8_t disable = 0U;
	uint8_t enable = 0U;
	uint8_t caller_id;

	if (!mfp[callee_id]) {
    7314:	4b4c      	ldr	r3, [pc, #304]	; (7448 <mayfly_run+0x134>)
    7316:	5c1b      	ldrb	r3, [r3, r0]
    7318:	2b00      	cmp	r3, #0
    731a:	f000 8094 	beq.w	7446 <mayfly_run+0x132>
{
    731e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7322:	b083      	sub	sp, #12
    7324:	4606      	mov	r6, r0
		return;
	}
	mfp[callee_id] = 0U;
    7326:	2700      	movs	r7, #0
    7328:	4b47      	ldr	r3, [pc, #284]	; (7448 <mayfly_run+0x134>)
    732a:	541f      	strb	r7, [r3, r0]

	/* iterate through each caller queue to this callee_id */
	caller_id = MAYFLY_CALLER_COUNT;
    732c:	2304      	movs	r3, #4
	uint8_t enable = 0U;
    732e:	46b8      	mov	r8, r7
	uint8_t disable = 0U;
    7330:	46b9      	mov	r9, r7
	while (caller_id--) {
    7332:	1e5d      	subs	r5, r3, #1
    7334:	b2ed      	uxtb	r5, r5
    7336:	2b00      	cmp	r3, #0
    7338:	d079      	beq.n	742e <mayfly_run+0x11a>
		memq_link_t *link;
		struct mayfly *m = 0;
    733a:	2300      	movs	r3, #0
    733c:	9301      	str	r3, [sp, #4]

		/* fetch mayfly in callee queue, if any */
		link = memq_peek(mft[callee_id][caller_id].head,
    733e:	4843      	ldr	r0, [pc, #268]	; (744c <mayfly_run+0x138>)
    7340:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    7344:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    7348:	0112      	lsls	r2, r2, #4
    734a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    734e:	18c1      	adds	r1, r0, r3
    7350:	aa01      	add	r2, sp, #4
    7352:	6849      	ldr	r1, [r1, #4]
    7354:	58c0      	ldr	r0, [r0, r3]
    7356:	f013 f8ab 	bl	1a4b0 <memq_peek>
    735a:	4607      	mov	r7, r0
				 mft[callee_id][caller_id].tail,
				 (void **)&m);
		while (link) {
    735c:	2f00      	cmp	r7, #0
    735e:	d032      	beq.n	73c6 <mayfly_run+0xb2>
#if defined(MAYFLY_UT)
			_state = 0U;
#endif /* MAYFLY_UT */

			/* execute work if ready */
			state = (m->_req - m->_ack) & 0x03;
    7360:	9b01      	ldr	r3, [sp, #4]
    7362:	781c      	ldrb	r4, [r3, #0]
    7364:	785a      	ldrb	r2, [r3, #1]
    7366:	1aa4      	subs	r4, r4, r2
    7368:	f004 0403 	and.w	r4, r4, #3
			if (state == 1U) {
    736c:	2c01      	cmp	r4, #1
    736e:	d023      	beq.n	73b8 <mayfly_run+0xa4>
				/* call the mayfly function */
				m->fp(m->param);
			}

			/* dequeue if not re-pended */
			dequeue(callee_id, caller_id, link, m);
    7370:	9b01      	ldr	r3, [sp, #4]
    7372:	463a      	mov	r2, r7
    7374:	4629      	mov	r1, r5
    7376:	4630      	mov	r0, r6
    7378:	f7ff ff12 	bl	71a0 <dequeue>

			/* fetch next mayfly in callee queue, if any */
			link = memq_peek(mft[callee_id][caller_id].head,
    737c:	4833      	ldr	r0, [pc, #204]	; (744c <mayfly_run+0x138>)
    737e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    7382:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    7386:	0112      	lsls	r2, r2, #4
    7388:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    738c:	18c1      	adds	r1, r0, r3
    738e:	aa01      	add	r2, sp, #4
    7390:	6849      	ldr	r1, [r1, #4]
    7392:	58c0      	ldr	r0, [r0, r3]
    7394:	f013 f88c 	bl	1a4b0 <memq_peek>
    7398:	4607      	mov	r7, r0
 */
#if defined(CONFIG_BT_MAYFLY_YIELD_AFTER_CALL)
			/* yield out of mayfly_run if a mayfly function was
			 * called.
			 */
			if (state == 1U) {
    739a:	2c01      	cmp	r4, #1
    739c:	d1de      	bne.n	735c <mayfly_run+0x48>
				/* pend callee (tailchain) if mayfly queue is
				 * not empty or all caller queues are not
				 * processed.
				 */
				if (caller_id || link) {
    739e:	b90d      	cbnz	r5, 73a4 <mayfly_run+0x90>
    73a0:	2800      	cmp	r0, #0
    73a2:	d0db      	beq.n	735c <mayfly_run+0x48>
					/* set mayfly callee pending */
					mfp[callee_id] = 1U;
    73a4:	4b28      	ldr	r3, [pc, #160]	; (7448 <mayfly_run+0x134>)
    73a6:	2201      	movs	r2, #1
    73a8:	559a      	strb	r2, [r3, r6]

					/* pend the callee for execution */
					mayfly_pend(callee_id, callee_id);
    73aa:	4631      	mov	r1, r6
    73ac:	4630      	mov	r0, r6
    73ae:	f009 faa1 	bl	108f4 <mayfly_pend>
	}

	if (disable && !enable) {
		mayfly_enable_cb(callee_id, callee_id, 0);
	}
}
    73b2:	b003      	add	sp, #12
    73b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				m->_ack--;
    73b8:	3a01      	subs	r2, #1
    73ba:	705a      	strb	r2, [r3, #1]
				m->fp(m->param);
    73bc:	9b01      	ldr	r3, [sp, #4]
    73be:	68da      	ldr	r2, [r3, #12]
    73c0:	6898      	ldr	r0, [r3, #8]
    73c2:	4790      	blx	r2
    73c4:	e7d4      	b.n	7370 <mayfly_run+0x5c>
		if (mft[callee_id][caller_id].disable_req !=
    73c6:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    73ca:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    73ce:	0112      	lsls	r2, r2, #4
    73d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    73d4:	4a1d      	ldr	r2, [pc, #116]	; (744c <mayfly_run+0x138>)
    73d6:	4413      	add	r3, r2
    73d8:	7a99      	ldrb	r1, [r3, #10]
		    mft[callee_id][caller_id].disable_ack) {
    73da:	7adb      	ldrb	r3, [r3, #11]
		if (mft[callee_id][caller_id].disable_req !=
    73dc:	4299      	cmp	r1, r3
    73de:	d00b      	beq.n	73f8 <mayfly_run+0xe4>
			mft[callee_id][caller_id].disable_ack =
    73e0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    73e4:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    73e8:	0112      	lsls	r2, r2, #4
    73ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    73ee:	4a17      	ldr	r2, [pc, #92]	; (744c <mayfly_run+0x138>)
    73f0:	4413      	add	r3, r2
    73f2:	72d9      	strb	r1, [r3, #11]
			disable = 1U;
    73f4:	f04f 0901 	mov.w	r9, #1
		if (mft[callee_id][caller_id].enable_req !=
    73f8:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    73fc:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    7400:	0112      	lsls	r2, r2, #4
    7402:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7406:	4a11      	ldr	r2, [pc, #68]	; (744c <mayfly_run+0x138>)
    7408:	4413      	add	r3, r2
    740a:	7a19      	ldrb	r1, [r3, #8]
		    mft[callee_id][caller_id].enable_ack) {
    740c:	7a5b      	ldrb	r3, [r3, #9]
		if (mft[callee_id][caller_id].enable_req !=
    740e:	4299      	cmp	r1, r3
    7410:	d00b      	beq.n	742a <mayfly_run+0x116>
			mft[callee_id][caller_id].enable_ack =
    7412:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    7416:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    741a:	0112      	lsls	r2, r2, #4
    741c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7420:	4a0a      	ldr	r2, [pc, #40]	; (744c <mayfly_run+0x138>)
    7422:	4413      	add	r3, r2
    7424:	7259      	strb	r1, [r3, #9]
			enable = 1U;
    7426:	f04f 0801 	mov.w	r8, #1
	while (caller_id--) {
    742a:	462b      	mov	r3, r5
    742c:	e781      	b.n	7332 <mayfly_run+0x1e>
	if (disable && !enable) {
    742e:	f1b9 0f00 	cmp.w	r9, #0
    7432:	d0be      	beq.n	73b2 <mayfly_run+0x9e>
    7434:	f1b8 0f00 	cmp.w	r8, #0
    7438:	d1bb      	bne.n	73b2 <mayfly_run+0x9e>
		mayfly_enable_cb(callee_id, callee_id, 0);
    743a:	2200      	movs	r2, #0
    743c:	4631      	mov	r1, r6
    743e:	4630      	mov	r0, r6
    7440:	f009 fa12 	bl	10868 <mayfly_enable_cb>
    7444:	e7b5      	b.n	73b2 <mayfly_run+0x9e>
    7446:	4770      	bx	lr
    7448:	200023ec 	.word	0x200023ec
    744c:	200023f0 	.word	0x200023f0

00007450 <ticker_remainder_inc>:
 * @internal
 */
static uint8_t ticker_remainder_inc(struct ticker_node *ticker)
{
#ifdef HAL_TICKER_REMAINDER_RANGE
	ticker->remainder_current += ticker->remainder_periodic;
    7450:	6a03      	ldr	r3, [r0, #32]
    7452:	6a42      	ldr	r2, [r0, #36]	; 0x24
    7454:	4413      	add	r3, r2
    7456:	6243      	str	r3, [r0, #36]	; 0x24
	if ((ticker->remainder_current < BIT(31)) &&
    7458:	4a05      	ldr	r2, [pc, #20]	; (7470 <ticker_remainder_inc+0x20>)
    745a:	441a      	add	r2, r3
    745c:	4905      	ldr	r1, [pc, #20]	; (7474 <ticker_remainder_inc+0x24>)
    745e:	428a      	cmp	r2, r1
    7460:	d901      	bls.n	7466 <ticker_remainder_inc+0x16>
	    (ticker->remainder_current > (HAL_TICKER_REMAINDER_RANGE >> 1))) {
		ticker->remainder_current -= HAL_TICKER_REMAINDER_RANGE;
		return 1;
	}
	return 0;
    7462:	2000      	movs	r0, #0
#else
	return 0;
#endif
}
    7464:	4770      	bx	lr
		ticker->remainder_current -= HAL_TICKER_REMAINDER_RANGE;
    7466:	4a04      	ldr	r2, [pc, #16]	; (7478 <ticker_remainder_inc+0x28>)
    7468:	441a      	add	r2, r3
    746a:	6242      	str	r2, [r0, #36]	; 0x24
		return 1;
    746c:	2001      	movs	r0, #1
    746e:	4770      	bx	lr
    7470:	ff172b5a 	.word	0xff172b5a
    7474:	7f172b59 	.word	0x7f172b59
    7478:	fe2e56b6 	.word	0xfe2e56b6

0000747c <ticker_remainder_dec>:
 *
 * @return Returns 1 to indicate decrement is due, otherwise 0
 * @internal
 */
static uint8_t ticker_remainder_dec(struct ticker_node *ticker)
{
    747c:	4603      	mov	r3, r0
#ifdef HAL_TICKER_REMAINDER_RANGE
	uint8_t decrement = 0U;

	if ((ticker->remainder_current >= BIT(31)) ||
    747e:	6a41      	ldr	r1, [r0, #36]	; 0x24
    7480:	4a07      	ldr	r2, [pc, #28]	; (74a0 <ticker_remainder_dec+0x24>)
    7482:	440a      	add	r2, r1
    7484:	4807      	ldr	r0, [pc, #28]	; (74a4 <ticker_remainder_dec+0x28>)
    7486:	4282      	cmp	r2, r0
    7488:	d908      	bls.n	749c <ticker_remainder_dec+0x20>
	    (ticker->remainder_current <= (HAL_TICKER_REMAINDER_RANGE >> 1))) {
		decrement++;
		ticker->remainder_current += HAL_TICKER_REMAINDER_RANGE;
    748a:	4a07      	ldr	r2, [pc, #28]	; (74a8 <ticker_remainder_dec+0x2c>)
    748c:	440a      	add	r2, r1
    748e:	625a      	str	r2, [r3, #36]	; 0x24
		decrement++;
    7490:	2001      	movs	r0, #1
	}
	ticker->remainder_current -= ticker->remainder_periodic;
    7492:	6a19      	ldr	r1, [r3, #32]
    7494:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    7496:	1a52      	subs	r2, r2, r1
    7498:	625a      	str	r2, [r3, #36]	; 0x24
	return decrement;
#else
	return 0;
#endif
}
    749a:	4770      	bx	lr
	uint8_t decrement = 0U;
    749c:	2000      	movs	r0, #0
    749e:	e7f8      	b.n	7492 <ticker_remainder_dec+0x16>
    74a0:	ff172b5a 	.word	0xff172b5a
    74a4:	7f172b59 	.word	0x7f172b59
    74a8:	01d1a94a 	.word	0x01d1a94a

000074ac <ticker_init>:
uint32_t ticker_init(uint8_t instance_index, uint8_t count_node, void *node,
		  uint8_t count_user, void *user, uint8_t count_op, void *user_op,
		  ticker_caller_id_get_cb_t caller_id_get_cb,
		  ticker_sched_cb_t sched_cb,
		  ticker_trigger_set_cb_t trigger_set_cb)
{
    74ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    74ae:	9f05      	ldr	r7, [sp, #20]
    74b0:	f89d 6018 	ldrb.w	r6, [sp, #24]
    74b4:	9d07      	ldr	r5, [sp, #28]
	struct ticker_instance *instance = &_instance[instance_index];
	struct ticker_user_op *user_op_ = (void *)user_op;
	struct ticker_user *users;

	if (instance_index >= TICKER_INSTANCE_MAX) {
    74b6:	2800      	cmp	r0, #0
    74b8:	d14a      	bne.n	7550 <ticker_init+0xa4>
    74ba:	461c      	mov	r4, r3
    74bc:	4684      	mov	ip, r0
		return TICKER_STATUS_FAILURE;
	}

	instance->count_node = count_node;
    74be:	4826      	ldr	r0, [pc, #152]	; (7558 <ticker_init+0xac>)
    74c0:	232c      	movs	r3, #44	; 0x2c
    74c2:	fb03 f30c 	mul.w	r3, r3, ip
    74c6:	eb00 0e03 	add.w	lr, r0, r3
    74ca:	f88e 1008 	strb.w	r1, [lr, #8]
	instance->nodes = node;
    74ce:	50c2      	str	r2, [r0, r3]

#if !defined(CONFIG_BT_TICKER_LOW_LAT) && \
	!defined(CONFIG_BT_TICKER_SLOT_AGNOSTIC)
	while (count_node--) {
    74d0:	e007      	b.n	74e2 <ticker_init+0x36>
		instance->nodes[count_node].priority = 0;
    74d2:	eb00 0140 	add.w	r1, r0, r0, lsl #1
    74d6:	eb02 1101 	add.w	r1, r2, r1, lsl #4
    74da:	2300      	movs	r3, #0
    74dc:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
	while (count_node--) {
    74e0:	4601      	mov	r1, r0
    74e2:	1e48      	subs	r0, r1, #1
    74e4:	b2c0      	uxtb	r0, r0
    74e6:	2900      	cmp	r1, #0
    74e8:	d1f3      	bne.n	74d2 <ticker_init+0x26>
	}
#endif /* !CONFIG_BT_TICKER_LOW_LAT &&
	* !CONFIG_BT_TICKER_SLOT_AGNOSTIC
	*/

	instance->count_user = count_user;
    74ea:	4b1b      	ldr	r3, [pc, #108]	; (7558 <ticker_init+0xac>)
    74ec:	222c      	movs	r2, #44	; 0x2c
    74ee:	fb02 330c 	mla	r3, r2, ip, r3
    74f2:	725c      	strb	r4, [r3, #9]
	instance->users = user;
    74f4:	605f      	str	r7, [r3, #4]

	/** @todo check if enough ticker_user_op supplied */

	users = &instance->users[0];
	while (count_user--) {
    74f6:	e00a      	b.n	750e <ticker_init+0x62>
		users[count_user].user_op = user_op_;
    74f8:	eb07 03c2 	add.w	r3, r7, r2, lsl #3
    74fc:	605d      	str	r5, [r3, #4]
		user_op_ += users[count_user].count_user_op;
    74fe:	f817 3032 	ldrb.w	r3, [r7, r2, lsl #3]
    7502:	2134      	movs	r1, #52	; 0x34
    7504:	fb01 5503 	mla	r5, r1, r3, r5
		count_op -= users[count_user].count_user_op;
    7508:	1af3      	subs	r3, r6, r3
    750a:	b2de      	uxtb	r6, r3
	while (count_user--) {
    750c:	4614      	mov	r4, r2
    750e:	1e62      	subs	r2, r4, #1
    7510:	b2d2      	uxtb	r2, r2
    7512:	2c00      	cmp	r4, #0
    7514:	d1f0      	bne.n	74f8 <ticker_init+0x4c>
	}

	if (count_op) {
    7516:	b9ee      	cbnz	r6, 7554 <ticker_init+0xa8>
		return TICKER_STATUS_FAILURE;
	}

	instance->caller_id_get_cb = caller_id_get_cb;
    7518:	4b0f      	ldr	r3, [pc, #60]	; (7558 <ticker_init+0xac>)
    751a:	222c      	movs	r2, #44	; 0x2c
    751c:	fb02 3c0c 	mla	ip, r2, ip, r3
    7520:	9b08      	ldr	r3, [sp, #32]
    7522:	f8cc 3020 	str.w	r3, [ip, #32]
	instance->sched_cb = sched_cb;
    7526:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7528:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
	instance->trigger_set_cb = trigger_set_cb;
    752c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    752e:	f8cc 3028 	str.w	r3, [ip, #40]	; 0x28

	instance->ticker_id_head = TICKER_NULL;
    7532:	23ff      	movs	r3, #255	; 0xff
    7534:	f88c 301d 	strb.w	r3, [ip, #29]
	instance->ticker_id_slot_previous = TICKER_NULL;
    7538:	f88c 301c 	strb.w	r3, [ip, #28]
	instance->ticks_slot_previous = 0U;
    753c:	2000      	movs	r0, #0
    753e:	f8cc 0018 	str.w	r0, [ip, #24]
	instance->ticks_current = 0U;
    7542:	f8cc 0014 	str.w	r0, [ip, #20]
	instance->ticks_elapsed_first = 0U;
    7546:	f88c 000a 	strb.w	r0, [ip, #10]
	instance->ticks_elapsed_last = 0U;
    754a:	f88c 000b 	strb.w	r0, [ip, #11]

	return TICKER_STATUS_SUCCESS;
}
    754e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TICKER_STATUS_FAILURE;
    7550:	2001      	movs	r0, #1
    7552:	e7fc      	b.n	754e <ticker_init+0xa2>
		return TICKER_STATUS_FAILURE;
    7554:	2001      	movs	r0, #1
    7556:	e7fa      	b.n	754e <ticker_init+0xa2>
    7558:	200024b0 	.word	0x200024b0

0000755c <ticker_trigger>:
 * corresponding mayfly.
 *
 * @param instance_index Index of ticker instance
 */
void ticker_trigger(uint8_t instance_index)
{
    755c:	b510      	push	{r4, lr}
	struct ticker_instance *instance;

	DEBUG_TICKER_ISR(1);

	instance = &_instance[instance_index];
    755e:	4b05      	ldr	r3, [pc, #20]	; (7574 <ticker_trigger+0x18>)
    7560:	222c      	movs	r2, #44	; 0x2c
    7562:	fb02 3300 	mla	r3, r2, r0, r3
	if (instance->sched_cb) {
    7566:	6a5c      	ldr	r4, [r3, #36]	; 0x24
    7568:	b11c      	cbz	r4, 7572 <ticker_trigger+0x16>
		instance->sched_cb(TICKER_CALL_ID_TRIGGER,
    756a:	2201      	movs	r2, #1
    756c:	2103      	movs	r1, #3
    756e:	2002      	movs	r0, #2
    7570:	47a0      	blx	r4
				   TICKER_CALL_ID_WORKER, 1, instance);
	}

	DEBUG_TICKER_ISR(0);
}
    7572:	bd10      	pop	{r4, pc}
    7574:	200024b0 	.word	0x200024b0

00007578 <ticker_start_ext>:
		   uint32_t ticks_anchor, uint32_t ticks_first, uint32_t ticks_periodic,
		   uint32_t remainder_periodic, uint16_t lazy, uint32_t ticks_slot,
		   ticker_timeout_func fp_timeout_func, void *context,
		   ticker_op_func fp_op_func, void *op_context)
#endif
{
    7578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    757c:	4686      	mov	lr, r0
    757e:	4608      	mov	r0, r1
	struct ticker_instance *instance = &_instance[instance_index];
    7580:	4d25      	ldr	r5, [pc, #148]	; (7618 <ticker_start_ext+0xa0>)
    7582:	212c      	movs	r1, #44	; 0x2c
    7584:	fb01 550e 	mla	r5, r1, lr, r5
	struct ticker_user_op *user_op;
	struct ticker_user *user;
	uint8_t last;

	user = &instance->users[user_id];
    7588:	686c      	ldr	r4, [r5, #4]
    758a:	eb04 06c0 	add.w	r6, r4, r0, lsl #3

	last = user->last + 1;
    758e:	78f1      	ldrb	r1, [r6, #3]
    7590:	f101 0c01 	add.w	ip, r1, #1
    7594:	fa5f fc8c 	uxtb.w	ip, ip
	if (last >= user->count_user_op) {
    7598:	f814 4030 	ldrb.w	r4, [r4, r0, lsl #3]
    759c:	4564      	cmp	r4, ip
    759e:	d801      	bhi.n	75a4 <ticker_start_ext+0x2c>
		last = 0U;
    75a0:	f04f 0c00 	mov.w	ip, #0
	}

	if (last == user->first) {
    75a4:	7874      	ldrb	r4, [r6, #1]
    75a6:	4564      	cmp	r4, ip
    75a8:	d034      	beq.n	7614 <ticker_start_ext+0x9c>
		return TICKER_STATUS_FAILURE;
	}

	user_op = &user->user_op[user->last];
    75aa:	f8d6 8004 	ldr.w	r8, [r6, #4]
    75ae:	2434      	movs	r4, #52	; 0x34
    75b0:	fb04 f101 	mul.w	r1, r4, r1
    75b4:	eb08 0401 	add.w	r4, r8, r1
	user_op->op = TICKER_USER_OP_TYPE_START;
    75b8:	2704      	movs	r7, #4
    75ba:	f808 7001 	strb.w	r7, [r8, r1]
	user_op->id = ticker_id;
    75be:	7062      	strb	r2, [r4, #1]
	user_op->params.start.ticks_at_start = ticks_anchor;
    75c0:	6063      	str	r3, [r4, #4]
	user_op->params.start.ticks_first = ticks_first;
    75c2:	9b06      	ldr	r3, [sp, #24]
    75c4:	60a3      	str	r3, [r4, #8]
	user_op->params.start.ticks_periodic = ticks_periodic;
    75c6:	9b07      	ldr	r3, [sp, #28]
    75c8:	60e3      	str	r3, [r4, #12]
	user_op->params.start.remainder_periodic = remainder_periodic;
    75ca:	9b08      	ldr	r3, [sp, #32]
    75cc:	6123      	str	r3, [r4, #16]
#if !defined(CONFIG_BT_TICKER_SLOT_AGNOSTIC)
	user_op->params.start.ticks_slot = ticks_slot;
    75ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    75d0:	61a3      	str	r3, [r4, #24]
#endif
	user_op->params.start.lazy = lazy;
    75d2:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    75d6:	82a3      	strh	r3, [r4, #20]
#if defined(CONFIG_BT_TICKER_EXT)
	user_op->params.start.ext_data = ext_data;
    75d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    75da:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	user_op->params.start.fp_timeout_func = fp_timeout_func;
    75dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    75de:	61e3      	str	r3, [r4, #28]
	user_op->params.start.context = context;
    75e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    75e2:	6223      	str	r3, [r4, #32]
	user_op->status = TICKER_STATUS_BUSY;
    75e4:	2302      	movs	r3, #2
    75e6:	62a3      	str	r3, [r4, #40]	; 0x28
	user_op->fp_op_func = fp_op_func;
    75e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    75ea:	62e3      	str	r3, [r4, #44]	; 0x2c
	user_op->op_context = op_context;
    75ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    75ee:	6323      	str	r3, [r4, #48]	; 0x30

	user->last = last;
    75f0:	f886 c003 	strb.w	ip, [r6, #3]

	instance->sched_cb(instance->caller_id_get_cb(user_id),
    75f4:	4b08      	ldr	r3, [pc, #32]	; (7618 <ticker_start_ext+0xa0>)
    75f6:	222c      	movs	r2, #44	; 0x2c
    75f8:	fb02 3e0e 	mla	lr, r2, lr, r3
    75fc:	f8de 6024 	ldr.w	r6, [lr, #36]	; 0x24
    7600:	f8de 3020 	ldr.w	r3, [lr, #32]
    7604:	4798      	blx	r3
    7606:	462b      	mov	r3, r5
    7608:	2200      	movs	r2, #0
    760a:	4639      	mov	r1, r7
    760c:	47b0      	blx	r6
			   TICKER_CALL_ID_JOB, 0, instance);

	return user_op->status;
    760e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
}
    7610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return TICKER_STATUS_FAILURE;
    7614:	2001      	movs	r0, #1
    7616:	e7fb      	b.n	7610 <ticker_start_ext+0x98>
    7618:	200024b0 	.word	0x200024b0

0000761c <ticker_update_ext>:
			   uint32_t ticks_slot_plus, uint32_t ticks_slot_minus,
			   uint16_t lazy, uint8_t force,
			   ticker_op_func fp_op_func, void *op_context,
			   uint8_t must_expire)
#endif /* CONFIG_BT_TICKER_EXT */
{
    761c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7620:	4686      	mov	lr, r0
    7622:	4608      	mov	r0, r1
	struct ticker_instance *instance = &_instance[instance_index];
    7624:	4d24      	ldr	r5, [pc, #144]	; (76b8 <ticker_update_ext+0x9c>)
    7626:	212c      	movs	r1, #44	; 0x2c
    7628:	fb01 550e 	mla	r5, r1, lr, r5
	struct ticker_user_op *user_op;
	struct ticker_user *user;
	uint8_t last;

	user = &instance->users[user_id];
    762c:	686c      	ldr	r4, [r5, #4]
    762e:	eb04 06c0 	add.w	r6, r4, r0, lsl #3

	last = user->last + 1;
    7632:	78f1      	ldrb	r1, [r6, #3]
    7634:	f101 0c01 	add.w	ip, r1, #1
    7638:	fa5f fc8c 	uxtb.w	ip, ip
	if (last >= user->count_user_op) {
    763c:	f814 4030 	ldrb.w	r4, [r4, r0, lsl #3]
    7640:	4564      	cmp	r4, ip
    7642:	d801      	bhi.n	7648 <ticker_update_ext+0x2c>
		last = 0U;
    7644:	f04f 0c00 	mov.w	ip, #0
	}

	if (last == user->first) {
    7648:	7874      	ldrb	r4, [r6, #1]
    764a:	4564      	cmp	r4, ip
    764c:	d031      	beq.n	76b2 <ticker_update_ext+0x96>
		return TICKER_STATUS_FAILURE;
	}

	user_op = &user->user_op[user->last];
    764e:	6877      	ldr	r7, [r6, #4]
    7650:	2434      	movs	r4, #52	; 0x34
    7652:	fb04 f101 	mul.w	r1, r4, r1
    7656:	187c      	adds	r4, r7, r1
	user_op->op = TICKER_USER_OP_TYPE_UPDATE;
    7658:	f04f 0805 	mov.w	r8, #5
    765c:	f807 8001 	strb.w	r8, [r7, r1]
	user_op->id = ticker_id;
    7660:	7062      	strb	r2, [r4, #1]
	user_op->params.update.ticks_drift_plus = ticks_drift_plus;
    7662:	6063      	str	r3, [r4, #4]
	user_op->params.update.ticks_drift_minus = ticks_drift_minus;
    7664:	9b06      	ldr	r3, [sp, #24]
    7666:	60a3      	str	r3, [r4, #8]
#if !defined(CONFIG_BT_TICKER_SLOT_AGNOSTIC)
	user_op->params.update.ticks_slot_plus = ticks_slot_plus;
    7668:	9b07      	ldr	r3, [sp, #28]
    766a:	60e3      	str	r3, [r4, #12]
	user_op->params.update.ticks_slot_minus = ticks_slot_minus;
    766c:	9b08      	ldr	r3, [sp, #32]
    766e:	6123      	str	r3, [r4, #16]
#endif /* CONFIG_BT_TICKER_SLOT_AGNOSTIC */
	user_op->params.update.lazy = lazy;
    7670:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    7674:	82a3      	strh	r3, [r4, #20]
	user_op->params.update.force = force;
    7676:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    767a:	75a3      	strb	r3, [r4, #22]
#if defined(CONFIG_BT_TICKER_EXT)
	user_op->params.update.must_expire = must_expire;
    767c:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    7680:	75e3      	strb	r3, [r4, #23]
#endif /* CONFIG_BT_TICKER_EXT */
	user_op->status = TICKER_STATUS_BUSY;
    7682:	2302      	movs	r3, #2
    7684:	62a3      	str	r3, [r4, #40]	; 0x28
	user_op->fp_op_func = fp_op_func;
    7686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7688:	62e3      	str	r3, [r4, #44]	; 0x2c
	user_op->op_context = op_context;
    768a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    768c:	6323      	str	r3, [r4, #48]	; 0x30

	user->last = last;
    768e:	f886 c003 	strb.w	ip, [r6, #3]

	instance->sched_cb(instance->caller_id_get_cb(user_id),
    7692:	4b09      	ldr	r3, [pc, #36]	; (76b8 <ticker_update_ext+0x9c>)
    7694:	222c      	movs	r2, #44	; 0x2c
    7696:	fb02 3e0e 	mla	lr, r2, lr, r3
    769a:	f8de 6024 	ldr.w	r6, [lr, #36]	; 0x24
    769e:	f8de 3020 	ldr.w	r3, [lr, #32]
    76a2:	4798      	blx	r3
    76a4:	462b      	mov	r3, r5
    76a6:	2200      	movs	r2, #0
    76a8:	2104      	movs	r1, #4
    76aa:	47b0      	blx	r6
			   TICKER_CALL_ID_JOB, 0, instance);

	return user_op->status;
    76ac:	6aa0      	ldr	r0, [r4, #40]	; 0x28
}
    76ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return TICKER_STATUS_FAILURE;
    76b2:	2001      	movs	r0, #1
    76b4:	e7fb      	b.n	76ae <ticker_update_ext+0x92>
    76b6:	bf00      	nop
    76b8:	200024b0 	.word	0x200024b0

000076bc <ticker_yield_abs>:
 * before exiting ticker_stop
 */
uint32_t ticker_yield_abs(uint8_t instance_index, uint8_t user_id,
			  uint8_t ticker_id, uint32_t ticks_at_yield,
			  ticker_op_func fp_op_func, void *op_context)
{
    76bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    76c0:	4686      	mov	lr, r0
    76c2:	4608      	mov	r0, r1
	struct ticker_instance *instance = &_instance[instance_index];
    76c4:	4d1c      	ldr	r5, [pc, #112]	; (7738 <ticker_yield_abs+0x7c>)
    76c6:	212c      	movs	r1, #44	; 0x2c
    76c8:	fb01 550e 	mla	r5, r1, lr, r5
	struct ticker_user_op *user_op;
	struct ticker_user *user;
	uint8_t last;

	user = &instance->users[user_id];
    76cc:	686c      	ldr	r4, [r5, #4]
    76ce:	eb04 06c0 	add.w	r6, r4, r0, lsl #3

	last = user->last + 1;
    76d2:	78f1      	ldrb	r1, [r6, #3]
    76d4:	f101 0c01 	add.w	ip, r1, #1
    76d8:	fa5f fc8c 	uxtb.w	ip, ip
	if (last >= user->count_user_op) {
    76dc:	f814 4030 	ldrb.w	r4, [r4, r0, lsl #3]
    76e0:	4564      	cmp	r4, ip
    76e2:	d801      	bhi.n	76e8 <ticker_yield_abs+0x2c>
		last = 0U;
    76e4:	f04f 0c00 	mov.w	ip, #0
	}

	if (last == user->first) {
    76e8:	7874      	ldrb	r4, [r6, #1]
    76ea:	4564      	cmp	r4, ip
    76ec:	d022      	beq.n	7734 <ticker_yield_abs+0x78>
		return TICKER_STATUS_FAILURE;
	}

	user_op = &user->user_op[user->last];
    76ee:	6877      	ldr	r7, [r6, #4]
    76f0:	2434      	movs	r4, #52	; 0x34
    76f2:	fb04 f101 	mul.w	r1, r4, r1
    76f6:	187c      	adds	r4, r7, r1
	user_op->op = TICKER_USER_OP_TYPE_YIELD_ABS;
    76f8:	f04f 0806 	mov.w	r8, #6
    76fc:	f807 8001 	strb.w	r8, [r7, r1]
	user_op->id = ticker_id;
    7700:	7062      	strb	r2, [r4, #1]
	user_op->params.yield.ticks_at_yield = ticks_at_yield;
    7702:	6063      	str	r3, [r4, #4]
	user_op->status = TICKER_STATUS_BUSY;
    7704:	2302      	movs	r3, #2
    7706:	62a3      	str	r3, [r4, #40]	; 0x28
	user_op->fp_op_func = fp_op_func;
    7708:	9b06      	ldr	r3, [sp, #24]
    770a:	62e3      	str	r3, [r4, #44]	; 0x2c
	user_op->op_context = op_context;
    770c:	9b07      	ldr	r3, [sp, #28]
    770e:	6323      	str	r3, [r4, #48]	; 0x30

	user->last = last;
    7710:	f886 c003 	strb.w	ip, [r6, #3]

	instance->sched_cb(instance->caller_id_get_cb(user_id),
    7714:	4b08      	ldr	r3, [pc, #32]	; (7738 <ticker_yield_abs+0x7c>)
    7716:	222c      	movs	r2, #44	; 0x2c
    7718:	fb02 3e0e 	mla	lr, r2, lr, r3
    771c:	f8de 6024 	ldr.w	r6, [lr, #36]	; 0x24
    7720:	f8de 3020 	ldr.w	r3, [lr, #32]
    7724:	4798      	blx	r3
    7726:	462b      	mov	r3, r5
    7728:	2200      	movs	r2, #0
    772a:	2104      	movs	r1, #4
    772c:	47b0      	blx	r6
			   TICKER_CALL_ID_JOB, 0, instance);

	return user_op->status;
    772e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
}
    7730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return TICKER_STATUS_FAILURE;
    7734:	2001      	movs	r0, #1
    7736:	e7fb      	b.n	7730 <ticker_yield_abs+0x74>
    7738:	200024b0 	.word	0x200024b0

0000773c <ticker_stop>:
 * available, and TICKER_STATUS_SUCCESS is returned if ticker_job gets to run
 * before exiting ticker_stop
 */
uint32_t ticker_stop(uint8_t instance_index, uint8_t user_id, uint8_t ticker_id,
		  ticker_op_func fp_op_func, void *op_context)
{
    773c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7740:	4686      	mov	lr, r0
    7742:	4608      	mov	r0, r1
	struct ticker_instance *instance = &_instance[instance_index];
    7744:	4c1b      	ldr	r4, [pc, #108]	; (77b4 <ticker_stop+0x78>)
    7746:	212c      	movs	r1, #44	; 0x2c
    7748:	fb01 440e 	mla	r4, r1, lr, r4
	struct ticker_user_op *user_op;
	struct ticker_user *user;
	uint8_t last;

	user = &instance->users[user_id];
    774c:	6865      	ldr	r5, [r4, #4]
    774e:	eb05 06c0 	add.w	r6, r5, r0, lsl #3

	last = user->last + 1;
    7752:	78f1      	ldrb	r1, [r6, #3]
    7754:	f101 0c01 	add.w	ip, r1, #1
    7758:	fa5f fc8c 	uxtb.w	ip, ip
	if (last >= user->count_user_op) {
    775c:	f815 5030 	ldrb.w	r5, [r5, r0, lsl #3]
    7760:	4565      	cmp	r5, ip
    7762:	d801      	bhi.n	7768 <ticker_stop+0x2c>
		last = 0U;
    7764:	f04f 0c00 	mov.w	ip, #0
	}

	if (last == user->first) {
    7768:	7875      	ldrb	r5, [r6, #1]
    776a:	4565      	cmp	r5, ip
    776c:	d020      	beq.n	77b0 <ticker_stop+0x74>
		return TICKER_STATUS_FAILURE;
	}

	user_op = &user->user_op[user->last];
    776e:	6877      	ldr	r7, [r6, #4]
    7770:	2534      	movs	r5, #52	; 0x34
    7772:	fb05 f101 	mul.w	r1, r5, r1
    7776:	187d      	adds	r5, r7, r1
	user_op->op = TICKER_USER_OP_TYPE_STOP;
    7778:	f04f 0807 	mov.w	r8, #7
    777c:	f807 8001 	strb.w	r8, [r7, r1]
	user_op->id = ticker_id;
    7780:	706a      	strb	r2, [r5, #1]
	user_op->status = TICKER_STATUS_BUSY;
    7782:	2202      	movs	r2, #2
    7784:	62aa      	str	r2, [r5, #40]	; 0x28
	user_op->fp_op_func = fp_op_func;
    7786:	62eb      	str	r3, [r5, #44]	; 0x2c
	user_op->op_context = op_context;
    7788:	9b06      	ldr	r3, [sp, #24]
    778a:	632b      	str	r3, [r5, #48]	; 0x30

	user->last = last;
    778c:	f886 c003 	strb.w	ip, [r6, #3]

	instance->sched_cb(instance->caller_id_get_cb(user_id),
    7790:	4b08      	ldr	r3, [pc, #32]	; (77b4 <ticker_stop+0x78>)
    7792:	222c      	movs	r2, #44	; 0x2c
    7794:	fb02 3e0e 	mla	lr, r2, lr, r3
    7798:	f8de 6024 	ldr.w	r6, [lr, #36]	; 0x24
    779c:	f8de 3020 	ldr.w	r3, [lr, #32]
    77a0:	4798      	blx	r3
    77a2:	4623      	mov	r3, r4
    77a4:	2200      	movs	r2, #0
    77a6:	2104      	movs	r1, #4
    77a8:	47b0      	blx	r6
			   TICKER_CALL_ID_JOB, 0, instance);

	return user_op->status;
    77aa:	6aa8      	ldr	r0, [r5, #40]	; 0x28
}
    77ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return TICKER_STATUS_FAILURE;
    77b0:	2001      	movs	r0, #1
    77b2:	e7fb      	b.n	77ac <ticker_stop+0x70>
    77b4:	200024b0 	.word	0x200024b0

000077b8 <ticker_job>:
	if (instance->worker_trigger) {
    77b8:	7fc3      	ldrb	r3, [r0, #31]
    77ba:	2b00      	cmp	r3, #0
    77bc:	f040 8118 	bne.w	79f0 <ticker_job+0x238>
{
    77c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    77c4:	b089      	sub	sp, #36	; 0x24
    77c6:	4606      	mov	r6, r0
	if (instance->job_guard) {
    77c8:	7f84      	ldrb	r4, [r0, #30]
    77ca:	2c00      	cmp	r4, #0
    77cc:	d140      	bne.n	7850 <ticker_job+0x98>
	instance->job_guard = 1U;
    77ce:	2301      	movs	r3, #1
    77d0:	7783      	strb	r3, [r0, #30]
	ticks_previous = instance->ticks_current;
    77d2:	6945      	ldr	r5, [r0, #20]
	if (instance->ticks_elapsed_first != instance->ticks_elapsed_last) {
    77d4:	7a83      	ldrb	r3, [r0, #10]
    77d6:	7ac2      	ldrb	r2, [r0, #11]
    77d8:	4293      	cmp	r3, r2
    77da:	d044      	beq.n	7866 <ticker_job+0xae>
	uint8_t idx = *ticks_elapsed_index + 1;
    77dc:	3301      	adds	r3, #1
    77de:	b2db      	uxtb	r3, r3
	if (idx == DOUBLE_BUFFER_SIZE) {
    77e0:	2b02      	cmp	r3, #2
    77e2:	d03e      	beq.n	7862 <ticker_job+0xaa>
	*ticks_elapsed_index = idx;
    77e4:	72b3      	strb	r3, [r6, #10]
		ticks_elapsed =
    77e6:	3302      	adds	r3, #2
    77e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
    77ec:	685f      	ldr	r7, [r3, #4]
		instance->ticks_current += ticks_elapsed;
    77ee:	19eb      	adds	r3, r5, r7
    77f0:	6173      	str	r3, [r6, #20]
		instance->ticks_current &= HAL_TICKER_CNTR_MASK;
    77f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    77f6:	6173      	str	r3, [r6, #20]
		flag_elapsed = 1U;
    77f8:	f04f 0901 	mov.w	r9, #1
	insert_head = TICKER_NULL;
    77fc:	23ff      	movs	r3, #255	; 0xff
    77fe:	f88d 301f 	strb.w	r3, [sp, #31]
	ticker_id_old_head = instance->ticker_id_head;
    7802:	f896 a01d 	ldrb.w	sl, [r6, #29]
	pending = ticker_job_list_manage(instance, ticks_elapsed, &insert_head);
    7806:	f10d 021f 	add.w	r2, sp, #31
    780a:	4639      	mov	r1, r7
    780c:	4630      	mov	r0, r6
    780e:	f013 fa9e 	bl	1ad4e <ticker_job_list_manage>
    7812:	9005      	str	r0, [sp, #20]
	if (instance->ticker_id_head != ticker_id_old_head) {
    7814:	7f73      	ldrb	r3, [r6, #29]
    7816:	4553      	cmp	r3, sl
    7818:	d000      	beq.n	781c <ticker_job+0x64>
		flag_compare_update = 1U;
    781a:	2401      	movs	r4, #1
	if (flag_elapsed) {
    781c:	f1b9 0f00 	cmp.w	r9, #0
    7820:	d024      	beq.n	786c <ticker_job+0xb4>
		ticker_job_worker_bh(instance, ticks_previous, ticks_elapsed,
    7822:	f10d 031f 	add.w	r3, sp, #31
    7826:	463a      	mov	r2, r7
    7828:	4629      	mov	r1, r5
    782a:	4630      	mov	r0, r6
    782c:	f013 fb56 	bl	1aedc <ticker_job_worker_bh>
		if (instance->ticker_id_head != ticker_id_old_head) {
    7830:	7f73      	ldrb	r3, [r6, #29]
    7832:	4553      	cmp	r3, sl
    7834:	d000      	beq.n	7838 <ticker_job+0x80>
			flag_compare_update = 1U;
    7836:	464c      	mov	r4, r9
		ticker_job_list_insert(instance, insert_head);
    7838:	f89d 101f 	ldrb.w	r1, [sp, #31]
    783c:	4630      	mov	r0, r6
    783e:	f013 f97b 	bl	1ab38 <ticker_job_list_insert>
		if (ticker_job_reschedule_in_window(instance, ticks_elapsed)) {
    7842:	4639      	mov	r1, r7
    7844:	4630      	mov	r0, r6
    7846:	f012 ffa3 	bl	1a790 <ticker_job_reschedule_in_window>
    784a:	b9a8      	cbnz	r0, 7878 <ticker_job+0xc0>
    784c:	46a1      	mov	r9, r4
    784e:	e013      	b.n	7878 <ticker_job+0xc0>
		instance->sched_cb(TICKER_CALL_ID_JOB, TICKER_CALL_ID_JOB, 1,
    7850:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7852:	4603      	mov	r3, r0
    7854:	2201      	movs	r2, #1
    7856:	2104      	movs	r1, #4
    7858:	4608      	mov	r0, r1
    785a:	47a0      	blx	r4
}
    785c:	b009      	add	sp, #36	; 0x24
    785e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		idx = 0U;
    7862:	4623      	mov	r3, r4
    7864:	e7be      	b.n	77e4 <ticker_job+0x2c>
		flag_elapsed = 0U;
    7866:	46a1      	mov	r9, r4
		ticks_elapsed = 0U;
    7868:	2700      	movs	r7, #0
    786a:	e7c7      	b.n	77fc <ticker_job+0x44>
		ticker_job_list_insert(instance, insert_head);
    786c:	f89d 101f 	ldrb.w	r1, [sp, #31]
    7870:	4630      	mov	r0, r6
    7872:	f013 f961 	bl	1ab38 <ticker_job_list_insert>
    7876:	46a1      	mov	r9, r4
	if (instance->ticker_id_head != ticker_id_old_head) {
    7878:	7f73      	ldrb	r3, [r6, #29]
    787a:	4553      	cmp	r3, sl
    787c:	d001      	beq.n	7882 <ticker_job+0xca>
		flag_compare_update = 1U;
    787e:	f04f 0901 	mov.w	r9, #1
	if (!pending) {
    7882:	9b05      	ldr	r3, [sp, #20]
    7884:	b173      	cbz	r3, 78a4 <ticker_job+0xec>
	if (flag_compare_update) {
    7886:	f1b9 0f00 	cmp.w	r9, #0
    788a:	d158      	bne.n	793e <ticker_job+0x186>
	instance->job_guard = 0U;
    788c:	2300      	movs	r3, #0
    788e:	77b3      	strb	r3, [r6, #30]
	if (instance->worker_trigger) {
    7890:	7ff3      	ldrb	r3, [r6, #31]
    7892:	2b00      	cmp	r3, #0
    7894:	d0e2      	beq.n	785c <ticker_job+0xa4>
		instance->sched_cb(TICKER_CALL_ID_JOB, TICKER_CALL_ID_WORKER, 1,
    7896:	6a74      	ldr	r4, [r6, #36]	; 0x24
    7898:	4633      	mov	r3, r6
    789a:	2201      	movs	r2, #1
    789c:	2103      	movs	r1, #3
    789e:	2004      	movs	r0, #4
    78a0:	47a0      	blx	r4
	DEBUG_TICKER_JOB(0);
    78a2:	e7db      	b.n	785c <ticker_job+0xa4>
	users = &instance->users[0];
    78a4:	f8d6 b004 	ldr.w	fp, [r6, #4]
	count_user = instance->count_user;
    78a8:	f896 8009 	ldrb.w	r8, [r6, #9]
	while (count_user--) {
    78ac:	4643      	mov	r3, r8
    78ae:	f108 38ff 	add.w	r8, r8, #4294967295
    78b2:	fa5f f888 	uxtb.w	r8, r8
    78b6:	2b00      	cmp	r3, #0
    78b8:	d0e5      	beq.n	7886 <ticker_job+0xce>
		user = &users[count_user];
    78ba:	eb0b 04c8 	add.w	r4, fp, r8, lsl #3
		user_op = &user->user_op[0];
    78be:	6867      	ldr	r7, [r4, #4]
		while (user->first != user->last) {
    78c0:	e026      	b.n	7910 <ticker_job+0x158>
		ticker_by_next_slot_get(instance,
    78c2:	68eb      	ldr	r3, [r5, #12]
    78c4:	68aa      	ldr	r2, [r5, #8]
    78c6:	6869      	ldr	r1, [r5, #4]
    78c8:	2000      	movs	r0, #0
    78ca:	9002      	str	r0, [sp, #8]
    78cc:	9001      	str	r0, [sp, #4]
    78ce:	9000      	str	r0, [sp, #0]
    78d0:	4630      	mov	r0, r6
    78d2:	f012 fe16 	bl	1a502 <ticker_by_next_slot_get>
		uop->status = TICKER_STATUS_SUCCESS;
    78d6:	2300      	movs	r3, #0
    78d8:	62ab      	str	r3, [r5, #40]	; 0x28
		fp_op_func = uop->fp_op_func;
    78da:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	if (fp_op_func) {
    78dc:	b33b      	cbz	r3, 792e <ticker_job+0x176>
		fp_op_func(uop->status, uop->op_context);
    78de:	6b29      	ldr	r1, [r5, #48]	; 0x30
    78e0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    78e2:	4798      	blx	r3
    78e4:	e023      	b.n	792e <ticker_job+0x176>
		if (uop->id < instance->count_node) {
    78e6:	786b      	ldrb	r3, [r5, #1]
    78e8:	7a32      	ldrb	r2, [r6, #8]
    78ea:	4293      	cmp	r3, r2
    78ec:	d20c      	bcs.n	7908 <ticker_job+0x150>
			struct ticker_node *node = instance->nodes;
    78ee:	6832      	ldr	r2, [r6, #0]
			node[uop->id].priority =
    78f0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    78f4:	eb02 1303 	add.w	r3, r2, r3, lsl #4
				uop->params.priority_set.priority;
    78f8:	f995 2004 	ldrsb.w	r2, [r5, #4]
			node[uop->id].priority =
    78fc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			uop->status = TICKER_STATUS_SUCCESS;
    7900:	2300      	movs	r3, #0
    7902:	62ab      	str	r3, [r5, #40]	; 0x28
		fp_op_func = uop->fp_op_func;
    7904:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
		break;
    7906:	e7e9      	b.n	78dc <ticker_job+0x124>
			uop->status = TICKER_STATUS_FAILURE;
    7908:	2301      	movs	r3, #1
    790a:	62ab      	str	r3, [r5, #40]	; 0x28
    790c:	e7fa      	b.n	7904 <ticker_job+0x14c>
			user->first = first;
    790e:	7063      	strb	r3, [r4, #1]
		while (user->first != user->last) {
    7910:	7863      	ldrb	r3, [r4, #1]
    7912:	78e2      	ldrb	r2, [r4, #3]
    7914:	4293      	cmp	r3, r2
    7916:	d0c9      	beq.n	78ac <ticker_job+0xf4>
			ticker_job_op_inquire(instance, &user_op[user->first]);
    7918:	2234      	movs	r2, #52	; 0x34
    791a:	fb02 f303 	mul.w	r3, r2, r3
    791e:	18fd      	adds	r5, r7, r3
	switch (uop->op) {
    7920:	5cfb      	ldrb	r3, [r7, r3]
    7922:	2b02      	cmp	r3, #2
    7924:	d0cd      	beq.n	78c2 <ticker_job+0x10a>
    7926:	2b03      	cmp	r3, #3
    7928:	d0dd      	beq.n	78e6 <ticker_job+0x12e>
    792a:	2b01      	cmp	r3, #1
    792c:	d0d3      	beq.n	78d6 <ticker_job+0x11e>
			first = user->first + 1;
    792e:	7863      	ldrb	r3, [r4, #1]
    7930:	3301      	adds	r3, #1
    7932:	b2db      	uxtb	r3, r3
			if (first == user->count_user_op) {
    7934:	7822      	ldrb	r2, [r4, #0]
    7936:	4293      	cmp	r3, r2
    7938:	d1e9      	bne.n	790e <ticker_job+0x156>
				first = 0U;
    793a:	9b05      	ldr	r3, [sp, #20]
    793c:	e7e7      	b.n	790e <ticker_job+0x156>
	if (instance->ticker_id_head == TICKER_NULL) {
    793e:	7f73      	ldrb	r3, [r6, #29]
    7940:	2bff      	cmp	r3, #255	; 0xff
    7942:	d010      	beq.n	7966 <ticker_job+0x1ae>
	if (ticker_id_old_head == TICKER_NULL) {
    7944:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
    7948:	d017      	beq.n	797a <ticker_job+0x1c2>
	ticker = &instance->nodes[instance->ticker_id_head];
    794a:	6832      	ldr	r2, [r6, #0]
    794c:	7f73      	ldrb	r3, [r6, #29]
    794e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    7952:	eb02 1303 	add.w	r3, r2, r3, lsl #4
	ticks_to_expire = ticker->ticks_to_expire;
    7956:	f8d3 9008 	ldr.w	r9, [r3, #8]
	i = 10U;
    795a:	f04f 080a 	mov.w	r8, #10
    795e:	4633      	mov	r3, r6
    7960:	4646      	mov	r6, r8
    7962:	4698      	mov	r8, r3
    7964:	e032      	b.n	79cc <ticker_job+0x214>
		if (cntr_stop() == 0) {
    7966:	f008 fa21 	bl	fdac <cntr_stop>
    796a:	2800      	cmp	r0, #0
    796c:	d18e      	bne.n	788c <ticker_job+0xd4>
			instance->ticks_slot_previous = 0U;
    796e:	2300      	movs	r3, #0
    7970:	61b3      	str	r3, [r6, #24]
			instance->ticks_current = cntr_cnt_get();
    7972:	f008 fa43 	bl	fdfc <cntr_cnt_get>
    7976:	6170      	str	r0, [r6, #20]
		return;
    7978:	e788      	b.n	788c <ticker_job+0xd4>
		ticks_current = cntr_cnt_get();
    797a:	f008 fa3f 	bl	fdfc <cntr_cnt_get>
    797e:	4604      	mov	r4, r0
		if (cntr_start() == 0) {
    7980:	f008 fa04 	bl	fd8c <cntr_start>
    7984:	2800      	cmp	r0, #0
    7986:	d1e0      	bne.n	794a <ticker_job+0x192>
			instance->ticks_current = ticks_current;
    7988:	6174      	str	r4, [r6, #20]
    798a:	e7de      	b.n	794a <ticker_job+0x192>
		i--;
    798c:	3e01      	subs	r6, #1
		ctr = cntr_cnt_get();
    798e:	f008 fa35 	bl	fdfc <cntr_cnt_get>
    7992:	4605      	mov	r5, r0
		cc = instance->ticks_current;
    7994:	f8d8 4014 	ldr.w	r4, [r8, #20]
		ticks_elapsed = ticker_ticks_diff_get(ctr, cc) +
    7998:	4621      	mov	r1, r4
    799a:	f012 ffda 	bl	1a952 <ticker_ticks_diff_get>
    799e:	3003      	adds	r0, #3
		cc += MAX(ticks_elapsed, ticks_to_expire);
    79a0:	4581      	cmp	r9, r0
    79a2:	bf2c      	ite	cs
    79a4:	444c      	addcs	r4, r9
    79a6:	1824      	addcc	r4, r4, r0
		cc &= HAL_TICKER_CNTR_MASK;
    79a8:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
		instance->trigger_set_cb(cc);
    79ac:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
    79b0:	4620      	mov	r0, r4
    79b2:	4798      	blx	r3
		ctr_post = cntr_cnt_get();
    79b4:	f008 fa22 	bl	fdfc <cntr_cnt_get>
	} while ((ticker_ticks_diff_get(ctr_post, ctr) +
    79b8:	4629      	mov	r1, r5
    79ba:	f012 ffca 	bl	1a952 <ticker_ticks_diff_get>
    79be:	1cc7      	adds	r7, r0, #3
		  ticker_ticks_diff_get(cc, ctr));
    79c0:	4629      	mov	r1, r5
    79c2:	4620      	mov	r0, r4
    79c4:	f012 ffc5 	bl	1a952 <ticker_ticks_diff_get>
    79c8:	4287      	cmp	r7, r0
    79ca:	d90f      	bls.n	79ec <ticker_job+0x234>
		LL_ASSERT(i);
    79cc:	2e00      	cmp	r6, #0
    79ce:	d1dd      	bne.n	798c <ticker_job+0x1d4>
    79d0:	f44f 6314 	mov.w	r3, #2368	; 0x940
    79d4:	4a07      	ldr	r2, [pc, #28]	; (79f4 <ticker_job+0x23c>)
    79d6:	4908      	ldr	r1, [pc, #32]	; (79f8 <ticker_job+0x240>)
    79d8:	4808      	ldr	r0, [pc, #32]	; (79fc <ticker_job+0x244>)
    79da:	f012 f876 	bl	19aca <assert_print>
    79de:	4040      	eors	r0, r0
    79e0:	f380 8811 	msr	BASEPRI, r0
    79e4:	f04f 0003 	mov.w	r0, #3
    79e8:	df02      	svc	2
    79ea:	e7cf      	b.n	798c <ticker_job+0x1d4>
    79ec:	4646      	mov	r6, r8
    79ee:	e74d      	b.n	788c <ticker_job+0xd4>
    79f0:	4770      	bx	lr
    79f2:	bf00      	nop
    79f4:	0001f154 	.word	0x0001f154
    79f8:	0001ebb4 	.word	0x0001ebb4
    79fc:	0001f01c 	.word	0x0001f01c

00007a00 <ll_addr_set>:

static uint8_t pub_addr[BDADDR_SIZE];
static uint8_t rnd_addr[BDADDR_SIZE];

uint8_t ll_addr_set(uint8_t addr_type, uint8_t const *const bdaddr)
{
    7a00:	b538      	push	{r3, r4, r5, lr}
    7a02:	4604      	mov	r4, r0
    7a04:	460d      	mov	r5, r1
			return BT_HCI_ERR_CMD_DISALLOWED;
		}
	}

	if (IS_ENABLED(CONFIG_BT_OBSERVER) &&
	    (ull_scan_is_enabled(0) & (BIT(1) | BIT(2)))) {
    7a06:	2000      	movs	r0, #0
    7a08:	f014 fb7d 	bl	1c106 <ull_scan_is_enabled>
	if (IS_ENABLED(CONFIG_BT_OBSERVER) &&
    7a0c:	f010 0f06 	tst.w	r0, #6
    7a10:	d10e      	bne.n	7a30 <ll_addr_set+0x30>
		return BT_HCI_ERR_CMD_DISALLOWED;
	}

	if (addr_type) {
    7a12:	b134      	cbz	r4, 7a22 <ll_addr_set+0x22>
		memcpy(rnd_addr, bdaddr, BDADDR_SIZE);
    7a14:	4b07      	ldr	r3, [pc, #28]	; (7a34 <ll_addr_set+0x34>)
    7a16:	6828      	ldr	r0, [r5, #0]
    7a18:	6018      	str	r0, [r3, #0]
    7a1a:	88aa      	ldrh	r2, [r5, #4]
    7a1c:	809a      	strh	r2, [r3, #4]
	} else {
		memcpy(pub_addr, bdaddr, BDADDR_SIZE);
	}

	return 0;
    7a1e:	2000      	movs	r0, #0
}
    7a20:	bd38      	pop	{r3, r4, r5, pc}
		memcpy(pub_addr, bdaddr, BDADDR_SIZE);
    7a22:	4b05      	ldr	r3, [pc, #20]	; (7a38 <ll_addr_set+0x38>)
    7a24:	6828      	ldr	r0, [r5, #0]
    7a26:	6018      	str	r0, [r3, #0]
    7a28:	88aa      	ldrh	r2, [r5, #4]
    7a2a:	809a      	strh	r2, [r3, #4]
	return 0;
    7a2c:	4620      	mov	r0, r4
    7a2e:	e7f7      	b.n	7a20 <ll_addr_set+0x20>
		return BT_HCI_ERR_CMD_DISALLOWED;
    7a30:	200c      	movs	r0, #12
    7a32:	e7f5      	b.n	7a20 <ll_addr_set+0x20>
    7a34:	200024e4 	.word	0x200024e4
    7a38:	200024dc 	.word	0x200024dc

00007a3c <ll_addr_get>:

uint8_t *ll_addr_get(uint8_t addr_type)
{
	if (addr_type > BT_ADDR_LE_RANDOM) {
    7a3c:	2801      	cmp	r0, #1
    7a3e:	d802      	bhi.n	7a46 <ll_addr_get+0xa>
		return NULL;
	}

	if (addr_type) {
    7a40:	b918      	cbnz	r0, 7a4a <ll_addr_get+0xe>
		return rnd_addr;
	}

	return pub_addr;
    7a42:	4803      	ldr	r0, [pc, #12]	; (7a50 <ll_addr_get+0x14>)
    7a44:	4770      	bx	lr
		return NULL;
    7a46:	2000      	movs	r0, #0
    7a48:	4770      	bx	lr
		return rnd_addr;
    7a4a:	4802      	ldr	r0, [pc, #8]	; (7a54 <ll_addr_get+0x18>)
}
    7a4c:	4770      	bx	lr
    7a4e:	bf00      	nop
    7a50:	200024dc 	.word	0x200024dc
    7a54:	200024e4 	.word	0x200024e4

00007a58 <hci_driver_init>:
	.open	= hci_driver_open,
	.send	= hci_driver_send,
};

static int hci_driver_init(const struct device *unused)
{
    7a58:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	bt_hci_driver_register(&drv);
    7a5a:	4802      	ldr	r0, [pc, #8]	; (7a64 <hci_driver_init+0xc>)
    7a5c:	f7fe f9de 	bl	5e1c <bt_hci_driver_register>

	return 0;
}
    7a60:	2000      	movs	r0, #0
    7a62:	bd08      	pop	{r3, pc}
    7a64:	0001f1f8 	.word	0x0001f1f8

00007a68 <cmd_handle>:
{
    7a68:	b510      	push	{r4, lr}
    7a6a:	b082      	sub	sp, #8
	struct node_rx_pdu *node_rx = NULL;
    7a6c:	2300      	movs	r3, #0
    7a6e:	9301      	str	r3, [sp, #4]
	evt = hci_cmd_handle(buf, (void **) &node_rx);
    7a70:	a901      	add	r1, sp, #4
    7a72:	f001 fca5 	bl	93c0 <hci_cmd_handle>
	if (evt) {
    7a76:	b158      	cbz	r0, 7a90 <cmd_handle+0x28>
		bt_recv_prio(evt);
    7a78:	f7fe f9b2 	bl	5de0 <bt_recv_prio>
		if (node_rx) {
    7a7c:	9c01      	ldr	r4, [sp, #4]
    7a7e:	b13c      	cbz	r4, 7a90 <cmd_handle+0x28>
			node_rx->hdr.user_meta = hci_get_class(node_rx);
    7a80:	4620      	mov	r0, r4
    7a82:	f014 f95e 	bl	1bd42 <hci_get_class>
    7a86:	7160      	strb	r0, [r4, #5]
			k_fifo_put(&recv_fifo, node_rx);
    7a88:	9901      	ldr	r1, [sp, #4]
    7a8a:	4803      	ldr	r0, [pc, #12]	; (7a98 <cmd_handle+0x30>)
    7a8c:	f016 fa35 	bl	1defa <k_queue_append>
}
    7a90:	2000      	movs	r0, #0
    7a92:	b002      	add	sp, #8
    7a94:	bd10      	pop	{r4, pc}
    7a96:	bf00      	nop
    7a98:	20000f70 	.word	0x20000f70

00007a9c <recv_thread>:
{
    7a9c:	b530      	push	{r4, r5, lr}
    7a9e:	b083      	sub	sp, #12
	return z_impl_k_queue_get(queue, timeout);
    7aa0:	f04f 32ff 	mov.w	r2, #4294967295
    7aa4:	f04f 33ff 	mov.w	r3, #4294967295
    7aa8:	4827      	ldr	r0, [pc, #156]	; (7b48 <recv_thread+0xac>)
    7aaa:	f00b fb73 	bl	13194 <z_impl_k_queue_get>
		if (node_rx && !buf) {
    7aae:	4604      	mov	r4, r0
    7ab0:	2800      	cmp	r0, #0
    7ab2:	d037      	beq.n	7b24 <recv_thread+0x88>
	buf = encode_node(node_rx, class);
    7ab4:	f990 3005 	ldrsb.w	r3, [r0, #5]
    7ab8:	9001      	str	r0, [sp, #4]
	switch (class) {
    7aba:	1e5a      	subs	r2, r3, #1
    7abc:	2a03      	cmp	r2, #3
    7abe:	d81d      	bhi.n	7afc <recv_thread+0x60>
		if (class == HCI_CLASS_EVT_DISCARDABLE) {
    7ac0:	2b02      	cmp	r3, #2
    7ac2:	d013      	beq.n	7aec <recv_thread+0x50>
			buf = bt_buf_get_rx(BT_BUF_EVT, K_FOREVER);
    7ac4:	f04f 32ff 	mov.w	r2, #4294967295
    7ac8:	f04f 33ff 	mov.w	r3, #4294967295
    7acc:	2001      	movs	r0, #1
    7ace:	f7fd fcd3 	bl	5478 <bt_buf_get_rx>
    7ad2:	4604      	mov	r4, r0
		if (buf) {
    7ad4:	b11c      	cbz	r4, 7ade <recv_thread+0x42>
			hci_evt_encode(node_rx, buf);
    7ad6:	4621      	mov	r1, r4
    7ad8:	9801      	ldr	r0, [sp, #4]
    7ada:	f014 f927 	bl	1bd2c <hci_evt_encode>
	node_rx->hdr.next = NULL;
    7ade:	9b01      	ldr	r3, [sp, #4]
    7ae0:	2200      	movs	r2, #0
    7ae2:	601a      	str	r2, [r3, #0]
	ll_rx_mem_release((void **)&node_rx);
    7ae4:	a801      	add	r0, sp, #4
    7ae6:	f001 fe29 	bl	973c <ll_rx_mem_release>
	return buf;
    7aea:	e01b      	b.n	7b24 <recv_thread+0x88>
			buf = bt_buf_get_evt(BT_HCI_EVT_UNKNOWN, true,
    7aec:	2200      	movs	r2, #0
    7aee:	2300      	movs	r3, #0
    7af0:	2101      	movs	r1, #1
    7af2:	2000      	movs	r0, #0
    7af4:	f7fd fcea 	bl	54cc <bt_buf_get_evt>
    7af8:	4604      	mov	r4, r0
    7afa:	e7eb      	b.n	7ad4 <recv_thread+0x38>
		LL_ASSERT(0);
    7afc:	f240 13a3 	movw	r3, #419	; 0x1a3
    7b00:	4a12      	ldr	r2, [pc, #72]	; (7b4c <recv_thread+0xb0>)
    7b02:	4913      	ldr	r1, [pc, #76]	; (7b50 <recv_thread+0xb4>)
    7b04:	4813      	ldr	r0, [pc, #76]	; (7b54 <recv_thread+0xb8>)
    7b06:	f011 ffe0 	bl	19aca <assert_print>
    7b0a:	4040      	eors	r0, r0
    7b0c:	f380 8811 	msr	BASEPRI, r0
    7b10:	f04f 0003 	mov.w	r0, #3
    7b14:	df02      	svc	2
	struct net_buf *buf = NULL;
    7b16:	2400      	movs	r4, #0
		break;
    7b18:	e7e1      	b.n	7ade <recv_thread+0x42>
				net_buf_unref(frag);
    7b1a:	4628      	mov	r0, r5
    7b1c:	f015 fa8c 	bl	1d038 <net_buf_unref>
	z_impl_k_yield();
    7b20:	f00c f86a 	bl	13bf8 <z_impl_k_yield>
		while (buf) {
    7b24:	2c00      	cmp	r4, #0
    7b26:	d0bb      	beq.n	7aa0 <recv_thread+0x4>
			frag = net_buf_ref(buf);
    7b28:	4620      	mov	r0, r4
    7b2a:	f015 faab 	bl	1d084 <net_buf_ref>
    7b2e:	4605      	mov	r5, r0
			buf = net_buf_frag_del(NULL, buf);
    7b30:	4621      	mov	r1, r4
    7b32:	2000      	movs	r0, #0
    7b34:	f015 faca 	bl	1d0cc <net_buf_frag_del>
    7b38:	4604      	mov	r4, r0
			if (frag->len) {
    7b3a:	89ab      	ldrh	r3, [r5, #12]
    7b3c:	2b00      	cmp	r3, #0
    7b3e:	d0ec      	beq.n	7b1a <recv_thread+0x7e>
				bt_recv(frag);
    7b40:	4628      	mov	r0, r5
    7b42:	f012 f994 	bl	19e6e <bt_recv>
    7b46:	e7eb      	b.n	7b20 <recv_thread+0x84>
    7b48:	20000f70 	.word	0x20000f70
    7b4c:	0001f194 	.word	0x0001f194
    7b50:	0001f1d4 	.word	0x0001f1d4
    7b54:	0001f01c 	.word	0x0001f01c

00007b58 <prio_recv_thread>:
{
    7b58:	b510      	push	{r4, lr}
    7b5a:	b082      	sub	sp, #8
    7b5c:	e00d      	b.n	7b7a <prio_recv_thread+0x22>
					node_rx->hdr.next = NULL;
    7b5e:	9b01      	ldr	r3, [sp, #4]
    7b60:	2200      	movs	r2, #0
    7b62:	601a      	str	r2, [r3, #0]
					ll_rx_mem_release((void **)&node_rx);
    7b64:	a801      	add	r0, sp, #4
    7b66:	f001 fde9 	bl	973c <ll_rx_mem_release>
    7b6a:	e024      	b.n	7bb6 <prio_recv_thread+0x5e>
			if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
    7b6c:	f89d 3001 	ldrb.w	r3, [sp, #1]
    7b70:	f013 0f02 	tst.w	r3, #2
    7b74:	d12b      	bne.n	7bce <prio_recv_thread+0x76>
		if (iso_received || node_rx) {
    7b76:	9b01      	ldr	r3, [sp, #4]
    7b78:	b373      	cbz	r3, 7bd8 <prio_recv_thread+0x80>
		while ((num_cmplt = ll_rx_get((void *)&node_rx, &handle))) {
    7b7a:	f10d 0102 	add.w	r1, sp, #2
    7b7e:	a801      	add	r0, sp, #4
    7b80:	f001 fdc0 	bl	9704 <ll_rx_get>
    7b84:	2800      	cmp	r0, #0
    7b86:	d1f8      	bne.n	7b7a <prio_recv_thread+0x22>
		if (node_rx) {
    7b88:	9b01      	ldr	r3, [sp, #4]
    7b8a:	2b00      	cmp	r3, #0
    7b8c:	d0f3      	beq.n	7b76 <prio_recv_thread+0x1e>
			ll_rx_dequeue();
    7b8e:	f001 fd35 	bl	95fc <ll_rx_dequeue>
			node_rx->hdr.user_meta = hci_get_class(node_rx);
    7b92:	9c01      	ldr	r4, [sp, #4]
    7b94:	4620      	mov	r0, r4
    7b96:	f014 f8d4 	bl	1bd42 <hci_get_class>
    7b9a:	7160      	strb	r0, [r4, #5]
			buf = process_prio_evt(node_rx, &evt_flags);
    7b9c:	f10d 0101 	add.w	r1, sp, #1
    7ba0:	9801      	ldr	r0, [sp, #4]
    7ba2:	f013 fa60 	bl	1b066 <process_prio_evt>
			if (buf) {
    7ba6:	4604      	mov	r4, r0
    7ba8:	2800      	cmp	r0, #0
    7baa:	d0df      	beq.n	7b6c <prio_recv_thread+0x14>
				if (!(evt_flags & BT_HCI_EVT_FLAG_RECV)) {
    7bac:	f89d 3001 	ldrb.w	r3, [sp, #1]
    7bb0:	f013 0f02 	tst.w	r3, #2
    7bb4:	d0d3      	beq.n	7b5e <prio_recv_thread+0x6>
				bt_recv_prio(buf);
    7bb6:	4620      	mov	r0, r4
    7bb8:	f7fe f912 	bl	5de0 <bt_recv_prio>
				if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
    7bbc:	f89d 3001 	ldrb.w	r3, [sp, #1]
    7bc0:	f013 0f02 	tst.w	r3, #2
    7bc4:	d0d2      	beq.n	7b6c <prio_recv_thread+0x14>
					net_buf_unref(buf);
    7bc6:	4620      	mov	r0, r4
    7bc8:	f015 fa36 	bl	1d038 <net_buf_unref>
    7bcc:	e7ce      	b.n	7b6c <prio_recv_thread+0x14>
				k_fifo_put(&recv_fifo, node_rx);
    7bce:	9901      	ldr	r1, [sp, #4]
    7bd0:	4805      	ldr	r0, [pc, #20]	; (7be8 <prio_recv_thread+0x90>)
    7bd2:	f016 f992 	bl	1defa <k_queue_append>
    7bd6:	e7ce      	b.n	7b76 <prio_recv_thread+0x1e>
	return z_impl_k_sem_take(sem, timeout);
    7bd8:	f04f 32ff 	mov.w	r2, #4294967295
    7bdc:	f04f 33ff 	mov.w	r3, #4294967295
    7be0:	4802      	ldr	r0, [pc, #8]	; (7bec <prio_recv_thread+0x94>)
    7be2:	f00b fb39 	bl	13258 <z_impl_k_sem_take>
		while ((num_cmplt = ll_rx_get((void *)&node_rx, &handle))) {
    7be6:	e7c8      	b.n	7b7a <prio_recv_thread+0x22>
    7be8:	20000f70 	.word	0x20000f70
    7bec:	20000f58 	.word	0x20000f58

00007bf0 <hci_driver_open>:
{
    7bf0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    7bf4:	b088      	sub	sp, #32
	err = ll_init(&sem_prio_recv);
    7bf6:	481d      	ldr	r0, [pc, #116]	; (7c6c <hci_driver_open+0x7c>)
    7bf8:	f002 f9de 	bl	9fb8 <ll_init>
	if (err) {
    7bfc:	4605      	mov	r5, r0
    7bfe:	b118      	cbz	r0, 7c08 <hci_driver_open+0x18>
}
    7c00:	4628      	mov	r0, r5
    7c02:	b008      	add	sp, #32
    7c04:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
	hci_init(NULL);
    7c08:	f014 f8bc 	bl	1bd84 <hci_init>
			K_PRIO_COOP(CONFIG_BT_DRIVER_RX_HIGH_PRIO), 0, K_NO_WAIT);
    7c0c:	f04f 0800 	mov.w	r8, #0
    7c10:	f04f 0900 	mov.w	r9, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    7c14:	4e16      	ldr	r6, [pc, #88]	; (7c70 <hci_driver_open+0x80>)
    7c16:	e9cd 8906 	strd	r8, r9, [sp, #24]
    7c1a:	2400      	movs	r4, #0
    7c1c:	9404      	str	r4, [sp, #16]
    7c1e:	f06f 0309 	mvn.w	r3, #9
    7c22:	9303      	str	r3, [sp, #12]
    7c24:	9402      	str	r4, [sp, #8]
    7c26:	9401      	str	r4, [sp, #4]
    7c28:	9400      	str	r4, [sp, #0]
    7c2a:	4b12      	ldr	r3, [pc, #72]	; (7c74 <hci_driver_open+0x84>)
    7c2c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
    7c30:	4911      	ldr	r1, [pc, #68]	; (7c78 <hci_driver_open+0x88>)
    7c32:	4630      	mov	r0, r6
    7c34:	f016 f897 	bl	1dd66 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    7c38:	4910      	ldr	r1, [pc, #64]	; (7c7c <hci_driver_open+0x8c>)
    7c3a:	4630      	mov	r0, r6
    7c3c:	f00b f8f0 	bl	12e20 <z_impl_k_thread_name_set>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    7c40:	4e0f      	ldr	r6, [pc, #60]	; (7c80 <hci_driver_open+0x90>)
    7c42:	e9cd 8906 	strd	r8, r9, [sp, #24]
    7c46:	9404      	str	r4, [sp, #16]
    7c48:	f06f 0307 	mvn.w	r3, #7
    7c4c:	9303      	str	r3, [sp, #12]
    7c4e:	9402      	str	r4, [sp, #8]
    7c50:	9401      	str	r4, [sp, #4]
    7c52:	9400      	str	r4, [sp, #0]
    7c54:	4b0b      	ldr	r3, [pc, #44]	; (7c84 <hci_driver_open+0x94>)
    7c56:	f44f 6280 	mov.w	r2, #1024	; 0x400
    7c5a:	490b      	ldr	r1, [pc, #44]	; (7c88 <hci_driver_open+0x98>)
    7c5c:	4630      	mov	r0, r6
    7c5e:	f016 f882 	bl	1dd66 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    7c62:	490a      	ldr	r1, [pc, #40]	; (7c8c <hci_driver_open+0x9c>)
    7c64:	4630      	mov	r0, r6
    7c66:	f00b f8db 	bl	12e20 <z_impl_k_thread_name_set>
	return 0;
    7c6a:	e7c9      	b.n	7c00 <hci_driver_open+0x10>
    7c6c:	20000f58 	.word	0x20000f58
    7c70:	200010c8 	.word	0x200010c8
    7c74:	00007b59 	.word	0x00007b59
    7c78:	20009560 	.word	0x20009560
    7c7c:	0001f1d8 	.word	0x0001f1d8
    7c80:	20001180 	.word	0x20001180
    7c84:	00007a9d 	.word	0x00007a9d
    7c88:	20009740 	.word	0x20009740
    7c8c:	0001f1e4 	.word	0x0001f1e4

00007c90 <dup_ext_adv_reset>:
	}
}

#if defined(CONFIG_BT_CTLR_SYNC_PERIODIC_ADI_SUPPORT)
static void dup_ext_adv_reset(void)
{
    7c90:	b510      	push	{r4, lr}
	for (int32_t i = 0; i < dup_count; i++) {
    7c92:	2400      	movs	r4, #0
    7c94:	e00b      	b.n	7cae <dup_ext_adv_reset+0x1e>
		struct dup_entry *dup;

		dup = &dup_filter[i];
		dup->mask = 0U;
    7c96:	4808      	ldr	r0, [pc, #32]	; (7cb8 <dup_ext_adv_reset+0x28>)
    7c98:	2326      	movs	r3, #38	; 0x26
    7c9a:	fb04 f303 	mul.w	r3, r4, r3
    7c9e:	18c2      	adds	r2, r0, r3
    7ca0:	2100      	movs	r1, #0
    7ca2:	71d1      	strb	r1, [r2, #7]
		dup_ext_adv_mode_reset(dup->adv_mode);
    7ca4:	3308      	adds	r3, #8
    7ca6:	4418      	add	r0, r3
    7ca8:	f013 f9ff 	bl	1b0aa <dup_ext_adv_mode_reset>
	for (int32_t i = 0; i < dup_count; i++) {
    7cac:	3401      	adds	r4, #1
    7cae:	4b03      	ldr	r3, [pc, #12]	; (7cbc <dup_ext_adv_reset+0x2c>)
    7cb0:	681b      	ldr	r3, [r3, #0]
    7cb2:	42a3      	cmp	r3, r4
    7cb4:	dcef      	bgt.n	7c96 <dup_ext_adv_reset+0x6>
	}
}
    7cb6:	bd10      	pop	{r4, pc}
    7cb8:	200024f4 	.word	0x200024f4
    7cbc:	200024ec 	.word	0x200024ec

00007cc0 <cmd_complete_status>:
{
    7cc0:	b538      	push	{r3, r4, r5, lr}
    7cc2:	4605      	mov	r5, r0
	buf = bt_hci_cmd_complete_create(_opcode, sizeof(*ccst));
    7cc4:	2101      	movs	r1, #1
    7cc6:	4b06      	ldr	r3, [pc, #24]	; (7ce0 <cmd_complete_status+0x20>)
    7cc8:	8818      	ldrh	r0, [r3, #0]
    7cca:	f012 f920 	bl	19f0e <bt_hci_cmd_complete_create>
    7cce:	4604      	mov	r4, r0
    7cd0:	2101      	movs	r1, #1
    7cd2:	3008      	adds	r0, #8
    7cd4:	f015 fa06 	bl	1d0e4 <net_buf_simple_add>
	ccst->status = status;
    7cd8:	7005      	strb	r5, [r0, #0]
}
    7cda:	4620      	mov	r0, r4
    7cdc:	bd38      	pop	{r3, r4, r5, pc}
    7cde:	bf00      	nop
    7ce0:	2000928c 	.word	0x2000928c

00007ce4 <set_event_mask_page_2>:
{
    7ce4:	b510      	push	{r4, lr}
    7ce6:	460c      	mov	r4, r1
	struct bt_hci_cp_set_event_mask_page_2 *cmd = (void *)buf->data;
    7ce8:	6883      	ldr	r3, [r0, #8]
	return ((uint16_t)src[1] << 8) | src[0];
    7cea:	79d9      	ldrb	r1, [r3, #7]
    7cec:	799a      	ldrb	r2, [r3, #6]
    7cee:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    7cf2:	7958      	ldrb	r0, [r3, #5]
    7cf4:	791a      	ldrb	r2, [r3, #4]
    7cf6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    7cfa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
	return ((uint16_t)src[1] << 8) | src[0];
    7cfe:	78d8      	ldrb	r0, [r3, #3]
    7d00:	7899      	ldrb	r1, [r3, #2]
    7d02:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    7d06:	7858      	ldrb	r0, [r3, #1]
    7d08:	781b      	ldrb	r3, [r3, #0]
    7d0a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    7d0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
	event_mask_page_2 = sys_get_le64(cmd->events_page_2);
    7d12:	4904      	ldr	r1, [pc, #16]	; (7d24 <set_event_mask_page_2+0x40>)
    7d14:	600b      	str	r3, [r1, #0]
    7d16:	604a      	str	r2, [r1, #4]
	*evt = cmd_complete_status(0x00);
    7d18:	2000      	movs	r0, #0
    7d1a:	f7ff ffd1 	bl	7cc0 <cmd_complete_status>
    7d1e:	6020      	str	r0, [r4, #0]
}
    7d20:	bd10      	pop	{r4, pc}
    7d22:	bf00      	nop
    7d24:	20001238 	.word	0x20001238

00007d28 <le_scan_timeout>:
	le_adv_ext_report(pdu_data, node_rx, buf, BT_HCI_LE_EXT_SCAN_PHY_CODED);
}

static void le_scan_timeout(struct pdu_data *pdu_data,
			    struct node_rx_pdu *node_rx, struct net_buf *buf)
{
    7d28:	b508      	push	{r3, lr}
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    7d2a:	4b08      	ldr	r3, [pc, #32]	; (7d4c <le_scan_timeout+0x24>)
    7d2c:	685b      	ldr	r3, [r3, #4]
    7d2e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
    7d32:	d005      	beq.n	7d40 <le_scan_timeout+0x18>
    7d34:	4610      	mov	r0, r2
	    !(le_event_mask & BT_EVT_MASK_LE_SCAN_TIMEOUT)) {
    7d36:	4b06      	ldr	r3, [pc, #24]	; (7d50 <le_scan_timeout+0x28>)
    7d38:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    7d3a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7d3e:	d100      	bne.n	7d42 <le_scan_timeout+0x1a>
		return;
	}

	meta_evt(buf, BT_HCI_EVT_LE_SCAN_TIMEOUT, 0U);
}
    7d40:	bd08      	pop	{r3, pc}
	meta_evt(buf, BT_HCI_EVT_LE_SCAN_TIMEOUT, 0U);
    7d42:	2200      	movs	r2, #0
    7d44:	2111      	movs	r1, #17
    7d46:	f013 fa2b 	bl	1b1a0 <meta_evt>
    7d4a:	e7f9      	b.n	7d40 <le_scan_timeout+0x18>
    7d4c:	200000d8 	.word	0x200000d8
    7d50:	200000e0 	.word	0x200000e0

00007d54 <le_per_adv_sync_lost>:
				 struct node_rx_pdu *node_rx,
				 struct net_buf *buf)
{
	struct bt_hci_evt_le_per_adv_sync_lost *sep;

	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    7d54:	4b0a      	ldr	r3, [pc, #40]	; (7d80 <le_per_adv_sync_lost+0x2c>)
    7d56:	685b      	ldr	r3, [r3, #4]
    7d58:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
    7d5c:	d00f      	beq.n	7d7e <le_per_adv_sync_lost+0x2a>
{
    7d5e:	b510      	push	{r4, lr}
    7d60:	460c      	mov	r4, r1
    7d62:	4610      	mov	r0, r2
	    !(le_event_mask & BT_EVT_MASK_LE_PER_ADV_SYNC_LOST)) {
    7d64:	4b07      	ldr	r3, [pc, #28]	; (7d84 <le_per_adv_sync_lost+0x30>)
    7d66:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    7d68:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    7d6c:	d100      	bne.n	7d70 <le_per_adv_sync_lost+0x1c>
		return;
	}

	sep = meta_evt(buf, BT_HCI_EVT_LE_PER_ADV_SYNC_LOST, sizeof(*sep));
	sep->handle = sys_cpu_to_le16(node_rx->hdr.handle);
}
    7d6e:	bd10      	pop	{r4, pc}
	sep = meta_evt(buf, BT_HCI_EVT_LE_PER_ADV_SYNC_LOST, sizeof(*sep));
    7d70:	2202      	movs	r2, #2
    7d72:	2110      	movs	r1, #16
    7d74:	f013 fa14 	bl	1b1a0 <meta_evt>
	sep->handle = sys_cpu_to_le16(node_rx->hdr.handle);
    7d78:	88e3      	ldrh	r3, [r4, #6]
    7d7a:	8003      	strh	r3, [r0, #0]
    7d7c:	e7f7      	b.n	7d6e <le_per_adv_sync_lost+0x1a>
    7d7e:	4770      	bx	lr
    7d80:	200000d8 	.word	0x200000d8
    7d84:	200000e0 	.word	0x200000e0

00007d88 <reset>:
{
    7d88:	b5d0      	push	{r4, r6, r7, lr}
	dup_count = DUP_FILTER_DISABLED;
    7d8a:	4b10      	ldr	r3, [pc, #64]	; (7dcc <reset+0x44>)
    7d8c:	f04f 32ff 	mov.w	r2, #4294967295
    7d90:	601a      	str	r2, [r3, #0]
	dup_scan = false;
    7d92:	4b0f      	ldr	r3, [pc, #60]	; (7dd0 <reset+0x48>)
    7d94:	2200      	movs	r2, #0
    7d96:	701a      	strb	r2, [r3, #0]
	event_mask = DEFAULT_EVENT_MASK;
    7d98:	4b0e      	ldr	r3, [pc, #56]	; (7dd4 <reset+0x4c>)
    7d9a:	f04f 36ff 	mov.w	r6, #4294967295
    7d9e:	f641 77ff 	movw	r7, #8191	; 0x1fff
    7da2:	e9c3 6700 	strd	r6, r7, [r3]
	event_mask_page_2 = DEFAULT_EVENT_MASK_PAGE_2;
    7da6:	4b0c      	ldr	r3, [pc, #48]	; (7dd8 <reset+0x50>)
    7da8:	2600      	movs	r6, #0
    7daa:	2700      	movs	r7, #0
    7dac:	e9c3 6700 	strd	r6, r7, [r3]
	le_event_mask = DEFAULT_LE_EVENT_MASK;
    7db0:	4b0a      	ldr	r3, [pc, #40]	; (7ddc <reset+0x54>)
    7db2:	261f      	movs	r6, #31
    7db4:	2700      	movs	r7, #0
    7db6:	e9c3 6700 	strd	r6, r7, [r3]
	if (buf) {
    7dba:	b130      	cbz	r0, 7dca <reset+0x42>
    7dbc:	460c      	mov	r4, r1
		ll_reset();
    7dbe:	f002 f973 	bl	a0a8 <ll_reset>
		*evt = cmd_complete_status(0x00);
    7dc2:	2000      	movs	r0, #0
    7dc4:	f7ff ff7c 	bl	7cc0 <cmd_complete_status>
    7dc8:	6020      	str	r0, [r4, #0]
}
    7dca:	bdd0      	pop	{r4, r6, r7, pc}
    7dcc:	200024ec 	.word	0x200024ec
    7dd0:	20009294 	.word	0x20009294
    7dd4:	200000d8 	.word	0x200000d8
    7dd8:	20001238 	.word	0x20001238
    7ddc:	200000e0 	.word	0x200000e0

00007de0 <le_set_scan_enable>:
{
    7de0:	b538      	push	{r3, r4, r5, lr}
    7de2:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_scan_enable *cmd = (void *)buf->data;
    7de4:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_legacy_check(evt)) {
    7de6:	4608      	mov	r0, r1
    7de8:	f013 f9c3 	bl	1b172 <adv_cmds_legacy_check>
    7dec:	2800      	cmp	r0, #0
    7dee:	d12d      	bne.n	7e4c <le_set_scan_enable+0x6c>
	if (cmd->enable && cmd->filter_dup) {
    7df0:	782b      	ldrb	r3, [r5, #0]
    7df2:	b1f3      	cbz	r3, 7e32 <le_set_scan_enable+0x52>
    7df4:	786b      	ldrb	r3, [r5, #1]
    7df6:	b1e3      	cbz	r3, 7e32 <le_set_scan_enable+0x52>
		} else if (dup_count == DUP_FILTER_DISABLED) {
    7df8:	4b16      	ldr	r3, [pc, #88]	; (7e54 <le_set_scan_enable+0x74>)
    7dfa:	681b      	ldr	r3, [r3, #0]
    7dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
    7e00:	d008      	beq.n	7e14 <le_set_scan_enable+0x34>
		} else if (!dup_scan) {
    7e02:	4b15      	ldr	r3, [pc, #84]	; (7e58 <le_set_scan_enable+0x78>)
    7e04:	781b      	ldrb	r3, [r3, #0]
    7e06:	b173      	cbz	r3, 7e26 <le_set_scan_enable+0x46>
			dup_count = 0;
    7e08:	2300      	movs	r3, #0
    7e0a:	4a12      	ldr	r2, [pc, #72]	; (7e54 <le_set_scan_enable+0x74>)
    7e0c:	6013      	str	r3, [r2, #0]
			dup_curr = 0U;
    7e0e:	4a13      	ldr	r2, [pc, #76]	; (7e5c <le_set_scan_enable+0x7c>)
    7e10:	6013      	str	r3, [r2, #0]
    7e12:	e011      	b.n	7e38 <le_set_scan_enable+0x58>
			dup_scan = true;
    7e14:	4b10      	ldr	r3, [pc, #64]	; (7e58 <le_set_scan_enable+0x78>)
    7e16:	2201      	movs	r2, #1
    7e18:	701a      	strb	r2, [r3, #0]
			dup_count = 0;
    7e1a:	2300      	movs	r3, #0
    7e1c:	4a0d      	ldr	r2, [pc, #52]	; (7e54 <le_set_scan_enable+0x74>)
    7e1e:	6013      	str	r3, [r2, #0]
			dup_curr = 0U;
    7e20:	4a0e      	ldr	r2, [pc, #56]	; (7e5c <le_set_scan_enable+0x7c>)
    7e22:	6013      	str	r3, [r2, #0]
    7e24:	e008      	b.n	7e38 <le_set_scan_enable+0x58>
			dup_scan = true;
    7e26:	4b0c      	ldr	r3, [pc, #48]	; (7e58 <le_set_scan_enable+0x78>)
    7e28:	2201      	movs	r2, #1
    7e2a:	701a      	strb	r2, [r3, #0]
			dup_ext_adv_reset();
    7e2c:	f7ff ff30 	bl	7c90 <dup_ext_adv_reset>
    7e30:	e002      	b.n	7e38 <le_set_scan_enable+0x58>
		dup_scan = false;
    7e32:	4b09      	ldr	r3, [pc, #36]	; (7e58 <le_set_scan_enable+0x78>)
    7e34:	2200      	movs	r2, #0
    7e36:	701a      	strb	r2, [r3, #0]
	status = ll_scan_enable(cmd->enable, 0, 0);
    7e38:	2200      	movs	r2, #0
    7e3a:	4611      	mov	r1, r2
    7e3c:	7828      	ldrb	r0, [r5, #0]
    7e3e:	f014 f8f9 	bl	1c034 <ll_scan_enable>
	if (!IS_ENABLED(CONFIG_BT_CTLR_SCAN_ENABLE_STRICT) &&
    7e42:	280c      	cmp	r0, #12
    7e44:	d003      	beq.n	7e4e <le_set_scan_enable+0x6e>
	*evt = cmd_complete_status(status);
    7e46:	f7ff ff3b 	bl	7cc0 <cmd_complete_status>
    7e4a:	6020      	str	r0, [r4, #0]
}
    7e4c:	bd38      	pop	{r3, r4, r5, pc}
		status = BT_HCI_ERR_SUCCESS;
    7e4e:	2000      	movs	r0, #0
    7e50:	e7f9      	b.n	7e46 <le_set_scan_enable+0x66>
    7e52:	bf00      	nop
    7e54:	200024ec 	.word	0x200024ec
    7e58:	20009294 	.word	0x20009294
    7e5c:	200024f0 	.word	0x200024f0

00007e60 <le_set_ext_scan_enable>:
{
    7e60:	b538      	push	{r3, r4, r5, lr}
    7e62:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_ext_scan_enable *cmd = (void *)buf->data;
    7e64:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_ext_check(evt)) {
    7e66:	4608      	mov	r0, r1
    7e68:	f013 f917 	bl	1b09a <adv_cmds_ext_check>
    7e6c:	2800      	cmp	r0, #0
    7e6e:	d12d      	bne.n	7ecc <le_set_ext_scan_enable+0x6c>
	if (cmd->enable && cmd->filter_dup) {
    7e70:	782b      	ldrb	r3, [r5, #0]
    7e72:	b1f3      	cbz	r3, 7eb2 <le_set_ext_scan_enable+0x52>
    7e74:	786b      	ldrb	r3, [r5, #1]
    7e76:	b1e3      	cbz	r3, 7eb2 <le_set_ext_scan_enable+0x52>
		} else if (dup_count == DUP_FILTER_DISABLED) {
    7e78:	4b16      	ldr	r3, [pc, #88]	; (7ed4 <le_set_ext_scan_enable+0x74>)
    7e7a:	681b      	ldr	r3, [r3, #0]
    7e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
    7e80:	d008      	beq.n	7e94 <le_set_ext_scan_enable+0x34>
		} else if (!dup_scan) {
    7e82:	4b15      	ldr	r3, [pc, #84]	; (7ed8 <le_set_ext_scan_enable+0x78>)
    7e84:	781b      	ldrb	r3, [r3, #0]
    7e86:	b173      	cbz	r3, 7ea6 <le_set_ext_scan_enable+0x46>
			dup_count = 0;
    7e88:	2300      	movs	r3, #0
    7e8a:	4a12      	ldr	r2, [pc, #72]	; (7ed4 <le_set_ext_scan_enable+0x74>)
    7e8c:	6013      	str	r3, [r2, #0]
			dup_curr = 0U;
    7e8e:	4a13      	ldr	r2, [pc, #76]	; (7edc <le_set_ext_scan_enable+0x7c>)
    7e90:	6013      	str	r3, [r2, #0]
    7e92:	e011      	b.n	7eb8 <le_set_ext_scan_enable+0x58>
			dup_scan = true;
    7e94:	4b10      	ldr	r3, [pc, #64]	; (7ed8 <le_set_ext_scan_enable+0x78>)
    7e96:	2201      	movs	r2, #1
    7e98:	701a      	strb	r2, [r3, #0]
			dup_count = 0;
    7e9a:	2300      	movs	r3, #0
    7e9c:	4a0d      	ldr	r2, [pc, #52]	; (7ed4 <le_set_ext_scan_enable+0x74>)
    7e9e:	6013      	str	r3, [r2, #0]
			dup_curr = 0U;
    7ea0:	4a0e      	ldr	r2, [pc, #56]	; (7edc <le_set_ext_scan_enable+0x7c>)
    7ea2:	6013      	str	r3, [r2, #0]
    7ea4:	e008      	b.n	7eb8 <le_set_ext_scan_enable+0x58>
			dup_scan = true;
    7ea6:	4b0c      	ldr	r3, [pc, #48]	; (7ed8 <le_set_ext_scan_enable+0x78>)
    7ea8:	2201      	movs	r2, #1
    7eaa:	701a      	strb	r2, [r3, #0]
			dup_ext_adv_reset();
    7eac:	f7ff fef0 	bl	7c90 <dup_ext_adv_reset>
    7eb0:	e002      	b.n	7eb8 <le_set_ext_scan_enable+0x58>
		dup_scan = false;
    7eb2:	4b09      	ldr	r3, [pc, #36]	; (7ed8 <le_set_ext_scan_enable+0x78>)
    7eb4:	2200      	movs	r2, #0
    7eb6:	701a      	strb	r2, [r3, #0]
	status = ll_scan_enable(cmd->enable, cmd->duration, cmd->period);
    7eb8:	88aa      	ldrh	r2, [r5, #4]
    7eba:	8869      	ldrh	r1, [r5, #2]
    7ebc:	7828      	ldrb	r0, [r5, #0]
    7ebe:	f014 f8b9 	bl	1c034 <ll_scan_enable>
	if (!IS_ENABLED(CONFIG_BT_CTLR_SCAN_ENABLE_STRICT) &&
    7ec2:	280c      	cmp	r0, #12
    7ec4:	d003      	beq.n	7ece <le_set_ext_scan_enable+0x6e>
	*evt = cmd_complete_status(status);
    7ec6:	f7ff fefb 	bl	7cc0 <cmd_complete_status>
    7eca:	6020      	str	r0, [r4, #0]
}
    7ecc:	bd38      	pop	{r3, r4, r5, pc}
		status = BT_HCI_ERR_SUCCESS;
    7ece:	2000      	movs	r0, #0
    7ed0:	e7f9      	b.n	7ec6 <le_set_ext_scan_enable+0x66>
    7ed2:	bf00      	nop
    7ed4:	200024ec 	.word	0x200024ec
    7ed8:	20009294 	.word	0x20009294
    7edc:	200024f0 	.word	0x200024f0

00007ee0 <cmd_status>:
{
    7ee0:	b508      	push	{r3, lr}
    7ee2:	4601      	mov	r1, r0
	return bt_hci_cmd_status_create(_opcode, status);
    7ee4:	4b02      	ldr	r3, [pc, #8]	; (7ef0 <cmd_status+0x10>)
    7ee6:	8818      	ldrh	r0, [r3, #0]
    7ee8:	f012 f823 	bl	19f32 <bt_hci_cmd_status_create>
}
    7eec:	bd08      	pop	{r3, pc}
    7eee:	bf00      	nop
    7ef0:	2000928c 	.word	0x2000928c

00007ef4 <le_per_adv_create_sync>:
{
    7ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ef6:	b085      	sub	sp, #20
    7ef8:	460d      	mov	r5, r1
	struct bt_hci_cp_le_per_adv_create_sync *cmd = (void *)buf->data;
    7efa:	6884      	ldr	r4, [r0, #8]
	if (adv_cmds_ext_check(NULL)) {
    7efc:	2000      	movs	r0, #0
    7efe:	f013 f8cc 	bl	1b09a <adv_cmds_ext_check>
    7f02:	b9f0      	cbnz	r0, 7f42 <le_per_adv_create_sync+0x4e>
	if (cmd->options & BT_HCI_LE_PER_ADV_CREATE_SYNC_FP_FILTER_DUPLICATE) {
    7f04:	7820      	ldrb	r0, [r4, #0]
    7f06:	f010 0f04 	tst.w	r0, #4
    7f0a:	d01f      	beq.n	7f4c <le_per_adv_create_sync+0x58>
		if (!dup_scan || (dup_count == DUP_FILTER_DISABLED)) {
    7f0c:	4b18      	ldr	r3, [pc, #96]	; (7f70 <le_per_adv_create_sync+0x7c>)
    7f0e:	781b      	ldrb	r3, [r3, #0]
    7f10:	b123      	cbz	r3, 7f1c <le_per_adv_create_sync+0x28>
    7f12:	4b18      	ldr	r3, [pc, #96]	; (7f74 <le_per_adv_create_sync+0x80>)
    7f14:	681b      	ldr	r3, [r3, #0]
    7f16:	f1b3 3fff 	cmp.w	r3, #4294967295
    7f1a:	d104      	bne.n	7f26 <le_per_adv_create_sync+0x32>
			dup_count = 0;
    7f1c:	2300      	movs	r3, #0
    7f1e:	4a15      	ldr	r2, [pc, #84]	; (7f74 <le_per_adv_create_sync+0x80>)
    7f20:	6013      	str	r3, [r2, #0]
			dup_curr = 0U;
    7f22:	4a15      	ldr	r2, [pc, #84]	; (7f78 <le_per_adv_create_sync+0x84>)
    7f24:	6013      	str	r3, [r2, #0]
	skip = sys_le16_to_cpu(cmd->skip);
    7f26:	f8b4 6009 	ldrh.w	r6, [r4, #9]
	sync_timeout = sys_le16_to_cpu(cmd->sync_timeout);
    7f2a:	f8b4 700b 	ldrh.w	r7, [r4, #11]
	if ((cmd->cte_type & BT_HCI_LE_PER_ADV_CREATE_SYNC_CTE_TYPE_INVALID_VALUE) != 0) {
    7f2e:	7b63      	ldrb	r3, [r4, #13]
    7f30:	f033 021f 	bics.w	r2, r3, #31
    7f34:	d013      	beq.n	7f5e <le_per_adv_create_sync+0x6a>
		status = BT_HCI_ERR_CMD_DISALLOWED;
    7f36:	200c      	movs	r0, #12
	*evt = cmd_status(status);
    7f38:	f7ff ffd2 	bl	7ee0 <cmd_status>
    7f3c:	6028      	str	r0, [r5, #0]
}
    7f3e:	b005      	add	sp, #20
    7f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*evt = cmd_status(BT_HCI_ERR_CMD_DISALLOWED);
    7f42:	200c      	movs	r0, #12
    7f44:	f7ff ffcc 	bl	7ee0 <cmd_status>
    7f48:	6028      	str	r0, [r5, #0]
		return;
    7f4a:	e7f8      	b.n	7f3e <le_per_adv_create_sync+0x4a>
	} else if (!dup_scan) {
    7f4c:	4b08      	ldr	r3, [pc, #32]	; (7f70 <le_per_adv_create_sync+0x7c>)
    7f4e:	781b      	ldrb	r3, [r3, #0]
    7f50:	2b00      	cmp	r3, #0
    7f52:	d1e8      	bne.n	7f26 <le_per_adv_create_sync+0x32>
		dup_count = DUP_FILTER_DISABLED;
    7f54:	4b07      	ldr	r3, [pc, #28]	; (7f74 <le_per_adv_create_sync+0x80>)
    7f56:	f04f 32ff 	mov.w	r2, #4294967295
    7f5a:	601a      	str	r2, [r3, #0]
    7f5c:	e7e3      	b.n	7f26 <le_per_adv_create_sync+0x32>
		status = ll_sync_create(cmd->options, cmd->sid, cmd->addr.type, cmd->addr.a.val,
    7f5e:	78a2      	ldrb	r2, [r4, #2]
    7f60:	7861      	ldrb	r1, [r4, #1]
    7f62:	9302      	str	r3, [sp, #8]
    7f64:	9701      	str	r7, [sp, #4]
    7f66:	9600      	str	r6, [sp, #0]
    7f68:	1ce3      	adds	r3, r4, #3
    7f6a:	f003 f923 	bl	b1b4 <ll_sync_create>
    7f6e:	e7e3      	b.n	7f38 <le_per_adv_create_sync+0x44>
    7f70:	20009294 	.word	0x20009294
    7f74:	200024ec 	.word	0x200024ec
    7f78:	200024f0 	.word	0x200024f0

00007f7c <dup_found>:
{
    7f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7f80:	461f      	mov	r7, r3
    7f82:	f89d a024 	ldrb.w	sl, [sp, #36]	; 0x24
	if (dup_count >= 0) {
    7f86:	4b8b      	ldr	r3, [pc, #556]	; (81b4 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1b4>)
    7f88:	681b      	ldr	r3, [r3, #0]
    7f8a:	2b00      	cmp	r3, #0
    7f8c:	db04      	blt.n	7f98 <dup_found+0x1c>
    7f8e:	4681      	mov	r9, r0
    7f90:	4688      	mov	r8, r1
    7f92:	4616      	mov	r6, r2
		for (int32_t i = 0; i < dup_count; i++) {
    7f94:	2400      	movs	r4, #0
    7f96:	e003      	b.n	7fa0 <dup_found+0x24>
	return false;
    7f98:	2000      	movs	r0, #0
}
    7f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		for (int32_t i = 0; i < dup_count; i++) {
    7f9e:	3401      	adds	r4, #1
    7fa0:	4b84      	ldr	r3, [pc, #528]	; (81b4 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1b4>)
    7fa2:	681b      	ldr	r3, [r3, #0]
    7fa4:	42a3      	cmp	r3, r4
    7fa6:	f340 80c9 	ble.w	813c <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x13c>
			dup = &dup_filter[i];
    7faa:	4d83      	ldr	r5, [pc, #524]	; (81b8 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1b8>)
    7fac:	2326      	movs	r3, #38	; 0x26
    7fae:	fb03 5504 	mla	r5, r3, r4, r5
			if (memcmp(addr, &dup->addr.a.val[0],
    7fb2:	2206      	movs	r2, #6
    7fb4:	1c69      	adds	r1, r5, #1
    7fb6:	4630      	mov	r0, r6
    7fb8:	f00c fe66 	bl	14c88 <memcmp>
    7fbc:	2800      	cmp	r0, #0
    7fbe:	d1ee      	bne.n	7f9e <dup_found+0x22>
			    (addr_type != dup->addr.type)) {
    7fc0:	f04f 0c26 	mov.w	ip, #38	; 0x26
    7fc4:	fb0c fc04 	mul.w	ip, ip, r4
    7fc8:	4b7b      	ldr	r3, [pc, #492]	; (81b8 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1b8>)
    7fca:	f813 300c 	ldrb.w	r3, [r3, ip]
				   sizeof(bt_addr_t)) ||
    7fce:	4543      	cmp	r3, r8
    7fd0:	d1e5      	bne.n	7f9e <dup_found+0x22>
	if (!(dup->mask & BIT(adv_type))) {
    7fd2:	79eb      	ldrb	r3, [r5, #7]
    7fd4:	fa23 f209 	lsr.w	r2, r3, r9
    7fd8:	f012 0f01 	tst.w	r2, #1
    7fdc:	d056      	beq.n	808c <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x8c>
	} else if (adv_type != PDU_ADV_TYPE_EXT_IND) {
    7fde:	f1b9 0f07 	cmp.w	r9, #7
    7fe2:	f040 80a7 	bne.w	8134 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x134>
	} else if (dup->adv_mode[adv_mode].set_count == 0U) {
    7fe6:	eb07 0347 	add.w	r3, r7, r7, lsl #1
    7fea:	eb05 0343 	add.w	r3, r5, r3, lsl #1
    7fee:	7a1b      	ldrb	r3, [r3, #8]
    7ff0:	f013 001f 	ands.w	r0, r3, #31
    7ff4:	d05b      	beq.n	80ae <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xae>
	} else if (adi) {
    7ff6:	9b08      	ldr	r3, [sp, #32]
    7ff8:	2b00      	cmp	r3, #0
    7ffa:	d063      	beq.n	80c4 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xc4>
		for (j = 0; j < dup_mode->set_count; j++) {
    7ffc:	2200      	movs	r2, #0
    7ffe:	4282      	cmp	r2, r0
    8000:	f080 808d 	bcs.w	811e <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x11e>
			adv_set = &dup_mode->set[j];
    8004:	4611      	mov	r1, r2
			if (adv_set->adi.sid != adi->sid) {
    8006:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    800a:	eb07 0447 	add.w	r4, r7, r7, lsl #1
    800e:	eb03 0344 	add.w	r3, r3, r4, lsl #1
    8012:	442b      	add	r3, r5
    8014:	7b1c      	ldrb	r4, [r3, #12]
    8016:	9b08      	ldr	r3, [sp, #32]
    8018:	785b      	ldrb	r3, [r3, #1]
    801a:	091b      	lsrs	r3, r3, #4
    801c:	ebb3 1f14 	cmp.w	r3, r4, lsr #4
    8020:	d152      	bne.n	80c8 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xc8>
			if (adv_set->adi.did != adi->did) {
    8022:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    8026:	eb07 0247 	add.w	r2, r7, r7, lsl #1
    802a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    802e:	442b      	add	r3, r5
    8030:	7ada      	ldrb	r2, [r3, #11]
    8032:	7b1b      	ldrb	r3, [r3, #12]
    8034:	f003 030f 	and.w	r3, r3, #15
    8038:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    803c:	9a08      	ldr	r2, [sp, #32]
    803e:	7812      	ldrb	r2, [r2, #0]
    8040:	9808      	ldr	r0, [sp, #32]
    8042:	7840      	ldrb	r0, [r0, #1]
    8044:	f000 000f 	and.w	r0, r0, #15
    8048:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    804c:	4293      	cmp	r3, r2
    804e:	d04a      	beq.n	80e6 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xe6>
				adv_set->adi.did = adi->did;
    8050:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    8054:	eb07 0047 	add.w	r0, r7, r7, lsl #1
    8058:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    805c:	442b      	add	r3, r5
    805e:	72da      	strb	r2, [r3, #11]
    8060:	7b18      	ldrb	r0, [r3, #12]
    8062:	f020 000f 	bic.w	r0, r0, #15
    8066:	ea40 2212 	orr.w	r2, r0, r2, lsr #8
    806a:	731a      	strb	r2, [r3, #12]
				if (data_status == BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_COMPLETE) {
    806c:	f1ba 0f00 	cmp.w	sl, #0
    8070:	d12d      	bne.n	80ce <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xce>
					adv_set->data_cmplt = 1U;
    8072:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    8076:	eb07 0747 	add.w	r7, r7, r7, lsl #1
    807a:	eb01 0347 	add.w	r3, r1, r7, lsl #1
    807e:	441d      	add	r5, r3
    8080:	7aab      	ldrb	r3, [r5, #10]
    8082:	f043 0301 	orr.w	r3, r3, #1
    8086:	72ab      	strb	r3, [r5, #10]
				return false;
    8088:	2000      	movs	r0, #0
    808a:	e786      	b.n	7f9a <dup_found+0x1e>
		dup->mask |= BIT(adv_type);
    808c:	2201      	movs	r2, #1
    808e:	fa02 f909 	lsl.w	r9, r2, r9
    8092:	ea43 0309 	orr.w	r3, r3, r9
    8096:	71eb      	strb	r3, [r5, #7]
		dup_ext_adv_adi_store(&dup->adv_mode[adv_mode], adi,
    8098:	eb07 0047 	add.w	r0, r7, r7, lsl #1
    809c:	4090      	lsls	r0, r2
    809e:	3008      	adds	r0, #8
    80a0:	4652      	mov	r2, sl
    80a2:	9908      	ldr	r1, [sp, #32]
    80a4:	4428      	add	r0, r5
    80a6:	f013 f88f 	bl	1b1c8 <dup_ext_adv_adi_store>
		return false;
    80aa:	2000      	movs	r0, #0
    80ac:	e775      	b.n	7f9a <dup_found+0x1e>
		dup_ext_adv_adi_store(&dup->adv_mode[adv_mode], adi,
    80ae:	eb07 0047 	add.w	r0, r7, r7, lsl #1
    80b2:	0040      	lsls	r0, r0, #1
    80b4:	3008      	adds	r0, #8
    80b6:	4652      	mov	r2, sl
    80b8:	9908      	ldr	r1, [sp, #32]
    80ba:	4428      	add	r0, r5
    80bc:	f013 f884 	bl	1b1c8 <dup_ext_adv_adi_store>
		return false;
    80c0:	2000      	movs	r0, #0
    80c2:	e76a      	b.n	7f9a <dup_found+0x1e>
	return true;
    80c4:	2001      	movs	r0, #1
    80c6:	e768      	b.n	7f9a <dup_found+0x1e>
		for (j = 0; j < dup_mode->set_count; j++) {
    80c8:	3201      	adds	r2, #1
    80ca:	b2d2      	uxtb	r2, r2
    80cc:	e797      	b.n	7ffe <dup_found+0x82>
					adv_set->data_cmplt = 0U;
    80ce:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    80d2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
    80d6:	eb01 0347 	add.w	r3, r1, r7, lsl #1
    80da:	441d      	add	r5, r3
    80dc:	7aab      	ldrb	r3, [r5, #10]
    80de:	f36f 0300 	bfc	r3, #0, #1
    80e2:	72ab      	strb	r3, [r5, #10]
    80e4:	e7d0      	b.n	8088 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x88>
			} else if (!adv_set->data_cmplt &&
    80e6:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    80ea:	eb07 0247 	add.w	r2, r7, r7, lsl #1
    80ee:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    80f2:	442b      	add	r3, r5
    80f4:	7a9b      	ldrb	r3, [r3, #10]
    80f6:	f013 0301 	ands.w	r3, r3, #1
    80fa:	d102      	bne.n	8102 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x102>
    80fc:	f1ba 0f00 	cmp.w	sl, #0
    8100:	d002      	beq.n	8108 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x108>
			} else if (!adv_set->data_cmplt) {
    8102:	b9cb      	cbnz	r3, 8138 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x138>
				return false;
    8104:	2000      	movs	r0, #0
    8106:	e748      	b.n	7f9a <dup_found+0x1e>
				adv_set->data_cmplt = 1U;
    8108:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    810c:	eb01 0342 	add.w	r3, r1, r2, lsl #1
    8110:	441d      	add	r5, r3
    8112:	7aab      	ldrb	r3, [r5, #10]
    8114:	f043 0301 	orr.w	r3, r3, #1
    8118:	72ab      	strb	r3, [r5, #10]
				return false;
    811a:	2000      	movs	r0, #0
    811c:	e73d      	b.n	7f9a <dup_found+0x1e>
		dup_ext_adv_adi_store(&dup->adv_mode[adv_mode], adi,
    811e:	eb07 0047 	add.w	r0, r7, r7, lsl #1
    8122:	0040      	lsls	r0, r0, #1
    8124:	3008      	adds	r0, #8
    8126:	4652      	mov	r2, sl
    8128:	9908      	ldr	r1, [sp, #32]
    812a:	4428      	add	r0, r5
    812c:	f013 f84c 	bl	1b1c8 <dup_ext_adv_adi_store>
		return false;
    8130:	2000      	movs	r0, #0
    8132:	e732      	b.n	7f9a <dup_found+0x1e>
		return true;
    8134:	2001      	movs	r0, #1
    8136:	e730      	b.n	7f9a <dup_found+0x1e>
			return true;
    8138:	2001      	movs	r0, #1
			return is_dup_or_update(dup, adv_type, adv_mode, adi,
    813a:	e72e      	b.n	7f9a <dup_found+0x1e>
		dup = &dup_filter[dup_curr];
    813c:	4b1f      	ldr	r3, [pc, #124]	; (81bc <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1bc>)
    813e:	681c      	ldr	r4, [r3, #0]
		(void)memcpy(&dup->addr.a.val[0], addr, sizeof(bt_addr_t));
    8140:	4d1d      	ldr	r5, [pc, #116]	; (81b8 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1b8>)
    8142:	2326      	movs	r3, #38	; 0x26
    8144:	fb03 f404 	mul.w	r4, r3, r4
    8148:	192b      	adds	r3, r5, r4
    814a:	6832      	ldr	r2, [r6, #0]
    814c:	f8c3 2001 	str.w	r2, [r3, #1]
    8150:	88b2      	ldrh	r2, [r6, #4]
    8152:	f8a3 2005 	strh.w	r2, [r3, #5]
		dup->addr.type = addr_type;
    8156:	f805 8004 	strb.w	r8, [r5, r4]
		dup->mask = BIT(adv_type);
    815a:	2201      	movs	r2, #1
    815c:	fa02 f909 	lsl.w	r9, r2, r9
    8160:	f883 9007 	strb.w	r9, [r3, #7]
		dup_ext_adv_mode_reset(dup->adv_mode);
    8164:	f104 0008 	add.w	r0, r4, #8
    8168:	4428      	add	r0, r5
    816a:	f012 ff9e 	bl	1b0aa <dup_ext_adv_mode_reset>
		dup_ext_adv_adi_store(&dup->adv_mode[adv_mode], adi,
    816e:	eb07 0747 	add.w	r7, r7, r7, lsl #1
    8172:	eb04 0747 	add.w	r7, r4, r7, lsl #1
    8176:	f107 0008 	add.w	r0, r7, #8
    817a:	4652      	mov	r2, sl
    817c:	9908      	ldr	r1, [sp, #32]
    817e:	4428      	add	r0, r5
    8180:	f013 f822 	bl	1b1c8 <dup_ext_adv_adi_store>
		if (dup_count < CONFIG_BT_CTLR_DUP_FILTER_LEN) {
    8184:	4b0b      	ldr	r3, [pc, #44]	; (81b4 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1b4>)
    8186:	681b      	ldr	r3, [r3, #0]
    8188:	2b0f      	cmp	r3, #15
    818a:	dc0a      	bgt.n	81a2 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1a2>
			dup_count++;
    818c:	3301      	adds	r3, #1
    818e:	4a09      	ldr	r2, [pc, #36]	; (81b4 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1b4>)
    8190:	6013      	str	r3, [r2, #0]
			dup_curr = dup_count;
    8192:	4a0a      	ldr	r2, [pc, #40]	; (81bc <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1bc>)
    8194:	6013      	str	r3, [r2, #0]
		if (dup_curr == CONFIG_BT_CTLR_DUP_FILTER_LEN) {
    8196:	4b09      	ldr	r3, [pc, #36]	; (81bc <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1bc>)
    8198:	681b      	ldr	r3, [r3, #0]
    819a:	2b10      	cmp	r3, #16
    819c:	d006      	beq.n	81ac <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1ac>
	return false;
    819e:	2000      	movs	r0, #0
    81a0:	e6fb      	b.n	7f9a <dup_found+0x1e>
			dup_curr++;
    81a2:	4a06      	ldr	r2, [pc, #24]	; (81bc <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1bc>)
    81a4:	6813      	ldr	r3, [r2, #0]
    81a6:	3301      	adds	r3, #1
    81a8:	6013      	str	r3, [r2, #0]
    81aa:	e7f4      	b.n	8196 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x196>
			dup_curr = 0U;
    81ac:	2000      	movs	r0, #0
    81ae:	4b03      	ldr	r3, [pc, #12]	; (81bc <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1bc>)
    81b0:	6018      	str	r0, [r3, #0]
    81b2:	e6f2      	b.n	7f9a <dup_found+0x1e>
    81b4:	200024ec 	.word	0x200024ec
    81b8:	200024f4 	.word	0x200024f4
    81bc:	200024f0 	.word	0x200024f0

000081c0 <le_dir_adv_report>:
{
    81c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    81c4:	b082      	sub	sp, #8
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    81c6:	4d31      	ldr	r5, [pc, #196]	; (828c <le_dir_adv_report+0xcc>)
    81c8:	686d      	ldr	r5, [r5, #4]
    81ca:	f015 5f00 	tst.w	r5, #536870912	; 0x20000000
    81ce:	d043      	beq.n	8258 <le_dir_adv_report+0x98>
    81d0:	4604      	mov	r4, r0
    81d2:	4688      	mov	r8, r1
    81d4:	4617      	mov	r7, r2
    81d6:	461e      	mov	r6, r3
	    !(le_event_mask & BT_EVT_MASK_LE_DIRECT_ADV_REPORT)) {
    81d8:	4b2d      	ldr	r3, [pc, #180]	; (8290 <le_dir_adv_report+0xd0>)
    81da:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    81dc:	f413 6f80 	tst.w	r3, #1024	; 0x400
    81e0:	d03a      	beq.n	8258 <le_dir_adv_report+0x98>
	LL_ASSERT(adv->type == PDU_ADV_TYPE_DIRECT_IND);
    81e2:	7803      	ldrb	r3, [r0, #0]
    81e4:	f003 030f 	and.w	r3, r3, #15
    81e8:	2b01      	cmp	r3, #1
    81ea:	d138      	bne.n	825e <le_dir_adv_report+0x9e>
	if (dup_scan &&
    81ec:	4b29      	ldr	r3, [pc, #164]	; (8294 <le_dir_adv_report+0xd4>)
    81ee:	781b      	ldrb	r3, [r3, #0]
    81f0:	b163      	cbz	r3, 820c <le_dir_adv_report+0x4c>
	    dup_found(adv->type, adv->tx_addr, adv->adv_ind.addr, 0, NULL, 0)) {
    81f2:	4622      	mov	r2, r4
    81f4:	f812 0b02 	ldrb.w	r0, [r2], #2
    81f8:	2300      	movs	r3, #0
    81fa:	9301      	str	r3, [sp, #4]
    81fc:	9300      	str	r3, [sp, #0]
    81fe:	f3c0 1180 	ubfx	r1, r0, #6, #1
    8202:	f000 000f 	and.w	r0, r0, #15
    8206:	f7ff feb9 	bl	7f7c <dup_found>
	if (dup_scan &&
    820a:	bb28      	cbnz	r0, 8258 <le_dir_adv_report+0x98>
	drp = meta_evt(buf, BT_HCI_EVT_LE_DIRECT_ADV_REPORT,
    820c:	2211      	movs	r2, #17
    820e:	210b      	movs	r1, #11
    8210:	4640      	mov	r0, r8
    8212:	f012 ffc5 	bl	1b1a0 <meta_evt>
    8216:	4605      	mov	r5, r0
	drp->num_reports = 1U;
    8218:	2301      	movs	r3, #1
    821a:	7003      	strb	r3, [r0, #0]
	dir_info->evt_type = BT_HCI_ADV_DIRECT_IND;
    821c:	7043      	strb	r3, [r0, #1]
	if (rl_idx < ll_rl_size_get()) {
    821e:	f014 f9e1 	bl	1c5e4 <ll_rl_size_get>
    8222:	42b0      	cmp	r0, r6
    8224:	d829      	bhi.n	827a <le_dir_adv_report+0xba>
		dir_info->addr.type = adv->tx_addr;
    8226:	4623      	mov	r3, r4
    8228:	f813 2b02 	ldrb.w	r2, [r3], #2
    822c:	f3c2 1280 	ubfx	r2, r2, #6, #1
    8230:	70aa      	strb	r2, [r5, #2]
    8232:	f8d4 2002 	ldr.w	r2, [r4, #2]
    8236:	f8c5 2003 	str.w	r2, [r5, #3]
    823a:	889b      	ldrh	r3, [r3, #4]
    823c:	f8a5 3007 	strh.w	r3, [r5, #7]
	dir_info->dir_addr.type = adv->rx_addr;
    8240:	4623      	mov	r3, r4
    8242:	f813 2b08 	ldrb.w	r2, [r3], #8
    8246:	f3c2 12c0 	ubfx	r2, r2, #7, #1
    824a:	726a      	strb	r2, [r5, #9]
    824c:	68a2      	ldr	r2, [r4, #8]
    824e:	f8c5 200a 	str.w	r2, [r5, #10]
    8252:	889b      	ldrh	r3, [r3, #4]
    8254:	81eb      	strh	r3, [r5, #14]
	dir_info->rssi = rssi;
    8256:	742f      	strb	r7, [r5, #16]
}
    8258:	b002      	add	sp, #8
    825a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	LL_ASSERT(adv->type == PDU_ADV_TYPE_DIRECT_IND);
    825e:	f241 5374 	movw	r3, #5492	; 0x1574
    8262:	4a0d      	ldr	r2, [pc, #52]	; (8298 <le_dir_adv_report+0xd8>)
    8264:	490d      	ldr	r1, [pc, #52]	; (829c <le_dir_adv_report+0xdc>)
    8266:	480e      	ldr	r0, [pc, #56]	; (82a0 <le_dir_adv_report+0xe0>)
    8268:	f011 fc2f 	bl	19aca <assert_print>
    826c:	4040      	eors	r0, r0
    826e:	f380 8811 	msr	BASEPRI, r0
    8272:	f04f 0003 	mov.w	r0, #3
    8276:	df02      	svc	2
    8278:	e7b8      	b.n	81ec <le_dir_adv_report+0x2c>
		ll_rl_id_addr_get(rl_idx, &dir_info->addr.type,
    827a:	1cea      	adds	r2, r5, #3
    827c:	1ca9      	adds	r1, r5, #2
    827e:	4630      	mov	r0, r6
    8280:	f003 fdf8 	bl	be74 <ll_rl_id_addr_get>
		dir_info->addr.type += 2U;
    8284:	78ab      	ldrb	r3, [r5, #2]
    8286:	3302      	adds	r3, #2
    8288:	70ab      	strb	r3, [r5, #2]
    828a:	e7d9      	b.n	8240 <le_dir_adv_report+0x80>
    828c:	200000d8 	.word	0x200000d8
    8290:	200000e0 	.word	0x200000e0
    8294:	20009294 	.word	0x20009294
    8298:	0001f210 	.word	0x0001f210
    829c:	0001f24c 	.word	0x0001f24c
    82a0:	0001f01c 	.word	0x0001f01c

000082a4 <le_advertising_report>:
{
    82a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    82a8:	b085      	sub	sp, #20
    82aa:	4604      	mov	r4, r0
    82ac:	460b      	mov	r3, r1
    82ae:	4617      	mov	r7, r2
	const uint8_t c_adv_type[] = { 0x00, 0x01, 0x03, 0xff, 0x04,
    82b0:	4a44      	ldr	r2, [pc, #272]	; (83c4 <le_advertising_report+0x120>)
    82b2:	e892 0003 	ldmia.w	r2, {r0, r1}
    82b6:	9002      	str	r0, [sp, #8]
    82b8:	f8ad 100c 	strh.w	r1, [sp, #12]
    82bc:	0c09      	lsrs	r1, r1, #16
    82be:	f88d 100e 	strb.w	r1, [sp, #14]
	rssi = -(node_rx->hdr.rx_ftr.rssi);
    82c2:	7e1d      	ldrb	r5, [r3, #24]
    82c4:	426d      	negs	r5, r5
    82c6:	b26e      	sxtb	r6, r5
	rl_idx = node_rx->hdr.rx_ftr.rl_idx;
    82c8:	f893 8019 	ldrb.w	r8, [r3, #25]
	direct_report = node_rx->hdr.rx_ftr.direct;
    82cc:	7e9d      	ldrb	r5, [r3, #26]
    82ce:	f3c5 0540 	ubfx	r5, r5, #1, #1
	if (adv->tx_addr) {
    82d2:	7823      	ldrb	r3, [r4, #0]
    82d4:	f013 0f40 	tst.w	r3, #64	; 0x40
    82d8:	d14b      	bne.n	8372 <le_advertising_report+0xce>
	if (direct_report) {
    82da:	2d00      	cmp	r5, #0
    82dc:	d150      	bne.n	8380 <le_advertising_report+0xdc>
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    82de:	4b3a      	ldr	r3, [pc, #232]	; (83c8 <le_advertising_report+0x124>)
    82e0:	685b      	ldr	r3, [r3, #4]
    82e2:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
    82e6:	d041      	beq.n	836c <le_advertising_report+0xc8>
	    !(le_event_mask & BT_EVT_MASK_LE_ADVERTISING_REPORT)) {
    82e8:	4b38      	ldr	r3, [pc, #224]	; (83cc <le_advertising_report+0x128>)
    82ea:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    82ec:	f013 0f02 	tst.w	r3, #2
    82f0:	d03c      	beq.n	836c <le_advertising_report+0xc8>
	if (dup_scan &&
    82f2:	4b37      	ldr	r3, [pc, #220]	; (83d0 <le_advertising_report+0x12c>)
    82f4:	781b      	ldrb	r3, [r3, #0]
    82f6:	2b00      	cmp	r3, #0
    82f8:	d149      	bne.n	838e <le_advertising_report+0xea>
	if (adv->type != PDU_ADV_TYPE_DIRECT_IND) {
    82fa:	7823      	ldrb	r3, [r4, #0]
    82fc:	f003 030f 	and.w	r3, r3, #15
    8300:	2b01      	cmp	r3, #1
    8302:	d053      	beq.n	83ac <le_advertising_report+0x108>
		data_len = (adv->len - BDADDR_SIZE);
    8304:	f894 9001 	ldrb.w	r9, [r4, #1]
    8308:	f1a9 0906 	sub.w	r9, r9, #6
    830c:	fa5f f989 	uxtb.w	r9, r9
	sep = meta_evt(buf, BT_HCI_EVT_LE_ADVERTISING_REPORT,
    8310:	f109 020b 	add.w	r2, r9, #11
    8314:	b2d2      	uxtb	r2, r2
    8316:	2102      	movs	r1, #2
    8318:	4638      	mov	r0, r7
    831a:	f012 ff41 	bl	1b1a0 <meta_evt>
    831e:	4605      	mov	r5, r0
	sep->num_reports = 1U;
    8320:	2301      	movs	r3, #1
    8322:	7003      	strb	r3, [r0, #0]
	adv_info->evt_type = c_adv_type[adv->type];
    8324:	7823      	ldrb	r3, [r4, #0]
    8326:	f003 030f 	and.w	r3, r3, #15
    832a:	aa04      	add	r2, sp, #16
    832c:	4413      	add	r3, r2
    832e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
    8332:	7043      	strb	r3, [r0, #1]
	if (rl_idx < ll_rl_size_get()) {
    8334:	f014 f956 	bl	1c5e4 <ll_rl_size_get>
    8338:	4540      	cmp	r0, r8
    833a:	d83a      	bhi.n	83b2 <le_advertising_report+0x10e>
		adv_info->addr.type = adv->tx_addr;
    833c:	4623      	mov	r3, r4
    833e:	f813 2b02 	ldrb.w	r2, [r3], #2
    8342:	f3c2 1280 	ubfx	r2, r2, #6, #1
    8346:	70aa      	strb	r2, [r5, #2]
    8348:	f8d4 2002 	ldr.w	r2, [r4, #2]
    834c:	f8c5 2003 	str.w	r2, [r5, #3]
    8350:	889b      	ldrh	r3, [r3, #4]
    8352:	f8a5 3007 	strh.w	r3, [r5, #7]
	adv_info->length = data_len;
    8356:	f885 9009 	strb.w	r9, [r5, #9]
	memcpy(&adv_info->data[0], &adv->adv_ind.data[0], data_len);
    835a:	350a      	adds	r5, #10
    835c:	464a      	mov	r2, r9
    835e:	f104 0108 	add.w	r1, r4, #8
    8362:	4628      	mov	r0, r5
    8364:	f7f8 ffca 	bl	12fc <memcpy>
	*prssi = rssi;
    8368:	f805 6009 	strb.w	r6, [r5, r9]
}
    836c:	b005      	add	sp, #20
    836e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ll_rl_crpa_set(0x00, NULL, rl_idx, &adv->adv_ind.addr[0]);
    8372:	1ca3      	adds	r3, r4, #2
    8374:	4642      	mov	r2, r8
    8376:	2100      	movs	r1, #0
    8378:	4608      	mov	r0, r1
    837a:	f004 f9df 	bl	c73c <ll_rl_crpa_set>
    837e:	e7ac      	b.n	82da <le_advertising_report+0x36>
		le_dir_adv_report(adv, buf, rssi, rl_idx);
    8380:	4643      	mov	r3, r8
    8382:	4632      	mov	r2, r6
    8384:	4639      	mov	r1, r7
    8386:	4620      	mov	r0, r4
    8388:	f7ff ff1a 	bl	81c0 <le_dir_adv_report>
		return;
    838c:	e7ee      	b.n	836c <le_advertising_report+0xc8>
	    dup_found(adv->type, adv->tx_addr, adv->adv_ind.addr, 0, NULL, 0)) {
    838e:	4622      	mov	r2, r4
    8390:	f812 0b02 	ldrb.w	r0, [r2], #2
    8394:	2300      	movs	r3, #0
    8396:	9301      	str	r3, [sp, #4]
    8398:	9300      	str	r3, [sp, #0]
    839a:	f3c0 1180 	ubfx	r1, r0, #6, #1
    839e:	f000 000f 	and.w	r0, r0, #15
    83a2:	f7ff fdeb 	bl	7f7c <dup_found>
	if (dup_scan &&
    83a6:	2800      	cmp	r0, #0
    83a8:	d0a7      	beq.n	82fa <le_advertising_report+0x56>
    83aa:	e7df      	b.n	836c <le_advertising_report+0xc8>
		data_len = 0U;
    83ac:	f04f 0900 	mov.w	r9, #0
    83b0:	e7ae      	b.n	8310 <le_advertising_report+0x6c>
		ll_rl_id_addr_get(rl_idx, &adv_info->addr.type,
    83b2:	1cea      	adds	r2, r5, #3
    83b4:	1ca9      	adds	r1, r5, #2
    83b6:	4640      	mov	r0, r8
    83b8:	f003 fd5c 	bl	be74 <ll_rl_id_addr_get>
		adv_info->addr.type += 2U;
    83bc:	78ab      	ldrb	r3, [r5, #2]
    83be:	3302      	adds	r3, #2
    83c0:	70ab      	strb	r3, [r5, #2]
    83c2:	e7c8      	b.n	8356 <le_advertising_report+0xb2>
    83c4:	0001e9e0 	.word	0x0001e9e0
    83c8:	200000d8 	.word	0x200000d8
    83cc:	200000e0 	.word	0x200000e0
    83d0:	20009294 	.word	0x20009294

000083d4 <le_ext_adv_legacy_report>:
{
    83d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    83d8:	b084      	sub	sp, #16
    83da:	4605      	mov	r5, r0
    83dc:	460e      	mov	r6, r1
	const uint8_t evt_type_lookup[] = {
    83de:	4b4c      	ldr	r3, [pc, #304]	; (8510 <le_ext_adv_legacy_report+0x13c>)
    83e0:	e893 0003 	ldmia.w	r3, {r0, r1}
    83e4:	9002      	str	r0, [sp, #8]
    83e6:	f8ad 100c 	strh.w	r1, [sp, #12]
    83ea:	0c09      	lsrs	r1, r1, #16
    83ec:	f88d 100e 	strb.w	r1, [sp, #14]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    83f0:	4b48      	ldr	r3, [pc, #288]	; (8514 <le_ext_adv_legacy_report+0x140>)
    83f2:	685b      	ldr	r3, [r3, #4]
    83f4:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
    83f8:	d059      	beq.n	84ae <le_ext_adv_legacy_report+0xda>
    83fa:	4614      	mov	r4, r2
	    !(le_event_mask & BT_EVT_MASK_LE_EXT_ADVERTISING_REPORT)) {
    83fc:	4b46      	ldr	r3, [pc, #280]	; (8518 <le_ext_adv_legacy_report+0x144>)
    83fe:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    8400:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    8404:	d053      	beq.n	84ae <le_ext_adv_legacy_report+0xda>
	rssi = -(node_rx->hdr.rx_ftr.rssi);
    8406:	7e37      	ldrb	r7, [r6, #24]
    8408:	427f      	negs	r7, r7
    840a:	b27f      	sxtb	r7, r7
	rl_idx = node_rx->hdr.rx_ftr.rl_idx;
    840c:	f896 8019 	ldrb.w	r8, [r6, #25]
	if (adv->tx_addr) {
    8410:	782b      	ldrb	r3, [r5, #0]
    8412:	f013 0f40 	tst.w	r3, #64	; 0x40
    8416:	d14d      	bne.n	84b4 <le_ext_adv_legacy_report+0xe0>
	if (dup_scan &&
    8418:	4b40      	ldr	r3, [pc, #256]	; (851c <le_ext_adv_legacy_report+0x148>)
    841a:	781b      	ldrb	r3, [r3, #0]
    841c:	2b00      	cmp	r3, #0
    841e:	d150      	bne.n	84c2 <le_ext_adv_legacy_report+0xee>
	if (adv->type != PDU_ADV_TYPE_DIRECT_IND) {
    8420:	782b      	ldrb	r3, [r5, #0]
    8422:	f003 030f 	and.w	r3, r3, #15
    8426:	2b01      	cmp	r3, #1
    8428:	d05a      	beq.n	84e0 <le_ext_adv_legacy_report+0x10c>
		data_len = (adv->len - BDADDR_SIZE);
    842a:	786e      	ldrb	r6, [r5, #1]
    842c:	3e06      	subs	r6, #6
    842e:	b2f6      	uxtb	r6, r6
	sep = meta_evt(buf, BT_HCI_EVT_LE_EXT_ADVERTISING_REPORT,
    8430:	f106 0219 	add.w	r2, r6, #25
    8434:	b2d2      	uxtb	r2, r2
    8436:	210d      	movs	r1, #13
    8438:	4620      	mov	r0, r4
    843a:	f012 feb1 	bl	1b1a0 <meta_evt>
    843e:	4604      	mov	r4, r0
	sep->num_reports = 1U;
    8440:	2301      	movs	r3, #1
    8442:	7003      	strb	r3, [r0, #0]
	adv_info->evt_type = evt_type_lookup[adv->type];
    8444:	782b      	ldrb	r3, [r5, #0]
    8446:	f003 030f 	and.w	r3, r3, #15
    844a:	aa04      	add	r2, sp, #16
    844c:	4413      	add	r3, r2
    844e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
    8452:	f8a0 3001 	strh.w	r3, [r0, #1]
	if (rl_idx < ll_rl_size_get()) {
    8456:	f014 f8c5 	bl	1c5e4 <ll_rl_size_get>
    845a:	4540      	cmp	r0, r8
    845c:	d842      	bhi.n	84e4 <le_ext_adv_legacy_report+0x110>
		adv_info->addr.type = adv->tx_addr;
    845e:	462b      	mov	r3, r5
    8460:	f813 2b02 	ldrb.w	r2, [r3], #2
    8464:	f3c2 1280 	ubfx	r2, r2, #6, #1
    8468:	70e2      	strb	r2, [r4, #3]
    846a:	f8d5 2002 	ldr.w	r2, [r5, #2]
    846e:	6062      	str	r2, [r4, #4]
    8470:	889b      	ldrh	r3, [r3, #4]
    8472:	8123      	strh	r3, [r4, #8]
	adv_info->prim_phy = BT_HCI_LE_EXT_SCAN_PHY_1M;
    8474:	2301      	movs	r3, #1
    8476:	72a3      	strb	r3, [r4, #10]
	adv_info->sec_phy = 0U;
    8478:	2300      	movs	r3, #0
    847a:	72e3      	strb	r3, [r4, #11]
	adv_info->sid = 0xff;
    847c:	22ff      	movs	r2, #255	; 0xff
    847e:	7322      	strb	r2, [r4, #12]
	adv_info->tx_power = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8480:	227f      	movs	r2, #127	; 0x7f
    8482:	7362      	strb	r2, [r4, #13]
	adv_info->rssi = rssi;
    8484:	73a7      	strb	r7, [r4, #14]
	adv_info->interval = 0U;
    8486:	73e3      	strb	r3, [r4, #15]
    8488:	7423      	strb	r3, [r4, #16]
	if (adv->type == PDU_ADV_TYPE_DIRECT_IND) {
    848a:	782b      	ldrb	r3, [r5, #0]
    848c:	f003 030f 	and.w	r3, r3, #15
    8490:	2b01      	cmp	r3, #1
    8492:	d030      	beq.n	84f6 <le_ext_adv_legacy_report+0x122>
		adv_info->direct_addr.type = 0U;
    8494:	2200      	movs	r2, #0
    8496:	7462      	strb	r2, [r4, #17]
__ssp_bos_icheck3(memset, void *, int)
    8498:	f8c4 2012 	str.w	r2, [r4, #18]
    849c:	82e2      	strh	r2, [r4, #22]
	adv_info->length = data_len;
    849e:	7626      	strb	r6, [r4, #24]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    84a0:	4632      	mov	r2, r6
    84a2:	f105 0108 	add.w	r1, r5, #8
    84a6:	f104 0019 	add.w	r0, r4, #25
    84aa:	f7f8 ff27 	bl	12fc <memcpy>
}
    84ae:	b004      	add	sp, #16
    84b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ll_rl_crpa_set(0x00, NULL, rl_idx, &adv->adv_ind.addr[0]);
    84b4:	1cab      	adds	r3, r5, #2
    84b6:	4642      	mov	r2, r8
    84b8:	2100      	movs	r1, #0
    84ba:	4608      	mov	r0, r1
    84bc:	f004 f93e 	bl	c73c <ll_rl_crpa_set>
    84c0:	e7aa      	b.n	8418 <le_ext_adv_legacy_report+0x44>
	    dup_found(adv->type, adv->tx_addr, adv->adv_ind.addr, 0, NULL, 0)) {
    84c2:	462a      	mov	r2, r5
    84c4:	f812 0b02 	ldrb.w	r0, [r2], #2
    84c8:	2300      	movs	r3, #0
    84ca:	9301      	str	r3, [sp, #4]
    84cc:	9300      	str	r3, [sp, #0]
    84ce:	f3c0 1180 	ubfx	r1, r0, #6, #1
    84d2:	f000 000f 	and.w	r0, r0, #15
    84d6:	f7ff fd51 	bl	7f7c <dup_found>
	if (dup_scan &&
    84da:	2800      	cmp	r0, #0
    84dc:	d0a0      	beq.n	8420 <le_ext_adv_legacy_report+0x4c>
    84de:	e7e6      	b.n	84ae <le_ext_adv_legacy_report+0xda>
		data_len = 0U;
    84e0:	2600      	movs	r6, #0
    84e2:	e7a5      	b.n	8430 <le_ext_adv_legacy_report+0x5c>
		ll_rl_id_addr_get(rl_idx, &adv_info->addr.type,
    84e4:	1d22      	adds	r2, r4, #4
    84e6:	1ce1      	adds	r1, r4, #3
    84e8:	4640      	mov	r0, r8
    84ea:	f003 fcc3 	bl	be74 <ll_rl_id_addr_get>
		adv_info->addr.type += 2U;
    84ee:	78e3      	ldrb	r3, [r4, #3]
    84f0:	3302      	adds	r3, #2
    84f2:	70e3      	strb	r3, [r4, #3]
    84f4:	e7be      	b.n	8474 <le_ext_adv_legacy_report+0xa0>
		adv_info->direct_addr.type = adv->rx_addr;
    84f6:	462b      	mov	r3, r5
    84f8:	f813 2b08 	ldrb.w	r2, [r3], #8
    84fc:	f3c2 12c0 	ubfx	r2, r2, #7, #1
    8500:	7462      	strb	r2, [r4, #17]
    8502:	68aa      	ldr	r2, [r5, #8]
    8504:	f8c4 2012 	str.w	r2, [r4, #18]
    8508:	889b      	ldrh	r3, [r3, #4]
    850a:	82e3      	strh	r3, [r4, #22]
}
    850c:	e7c7      	b.n	849e <le_ext_adv_legacy_report+0xca>
    850e:	bf00      	nop
    8510:	0001f274 	.word	0x0001f274
    8514:	200000d8 	.word	0x200000d8
    8518:	200000e0 	.word	0x200000e0
    851c:	20009294 	.word	0x20009294

00008520 <dup_periodic_adv_reset>:
{
    8520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8522:	4607      	mov	r7, r0
    8524:	460e      	mov	r6, r1
    8526:	4615      	mov	r5, r2
	for (int32_t addr_idx = 0; addr_idx < dup_count; addr_idx++) {
    8528:	2400      	movs	r4, #0
    852a:	e000      	b.n	852e <dup_periodic_adv_reset+0xe>
    852c:	3401      	adds	r4, #1
    852e:	4b1f      	ldr	r3, [pc, #124]	; (85ac <dup_periodic_adv_reset+0x8c>)
    8530:	681b      	ldr	r3, [r3, #0]
    8532:	42a3      	cmp	r3, r4
    8534:	dd35      	ble.n	85a2 <dup_periodic_adv_reset+0x82>
		if (memcmp(addr, dup->addr.a.val, sizeof(bt_addr_t)) ||
    8536:	491e      	ldr	r1, [pc, #120]	; (85b0 <dup_periodic_adv_reset+0x90>)
    8538:	2326      	movs	r3, #38	; 0x26
    853a:	fb03 1104 	mla	r1, r3, r4, r1
    853e:	2206      	movs	r2, #6
    8540:	3101      	adds	r1, #1
    8542:	4630      	mov	r0, r6
    8544:	f00c fba0 	bl	14c88 <memcmp>
    8548:	2800      	cmp	r0, #0
    854a:	d1ef      	bne.n	852c <dup_periodic_adv_reset+0xc>
		    (addr_type != dup->addr.type)) {
    854c:	2326      	movs	r3, #38	; 0x26
    854e:	fb04 f303 	mul.w	r3, r4, r3
    8552:	4a17      	ldr	r2, [pc, #92]	; (85b0 <dup_periodic_adv_reset+0x90>)
    8554:	5cd3      	ldrb	r3, [r2, r3]
		if (memcmp(addr, dup->addr.a.val, sizeof(bt_addr_t)) ||
    8556:	42bb      	cmp	r3, r7
    8558:	d1e8      	bne.n	852c <dup_periodic_adv_reset+0xc>
		for (uint16_t set_idx = 0; set_idx < dup_mode->set_count;
    855a:	2300      	movs	r3, #0
    855c:	4a14      	ldr	r2, [pc, #80]	; (85b0 <dup_periodic_adv_reset+0x90>)
    855e:	2126      	movs	r1, #38	; 0x26
    8560:	fb01 2204 	mla	r2, r1, r4, r2
    8564:	f892 2020 	ldrb.w	r2, [r2, #32]
    8568:	f002 021f 	and.w	r2, r2, #31
    856c:	429a      	cmp	r2, r3
    856e:	d918      	bls.n	85a2 <dup_periodic_adv_reset+0x82>
			if (adv_set->adi.sid != sid) {
    8570:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    8574:	2026      	movs	r0, #38	; 0x26
    8576:	fb00 1104 	mla	r1, r0, r4, r1
    857a:	480d      	ldr	r0, [pc, #52]	; (85b0 <dup_periodic_adv_reset+0x90>)
    857c:	4401      	add	r1, r0
    857e:	f891 1024 	ldrb.w	r1, [r1, #36]	; 0x24
    8582:	ebb5 1f11 	cmp.w	r5, r1, lsr #4
    8586:	d10d      	bne.n	85a4 <dup_periodic_adv_reset+0x84>
			adv_set->data_cmplt = 0U;
    8588:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    858c:	2326      	movs	r3, #38	; 0x26
    858e:	fb03 2404 	mla	r4, r3, r4, r2
    8592:	4a07      	ldr	r2, [pc, #28]	; (85b0 <dup_periodic_adv_reset+0x90>)
    8594:	4414      	add	r4, r2
    8596:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
    859a:	f36f 0300 	bfc	r3, #0, #1
    859e:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
}
    85a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		     set_idx++) {
    85a4:	3301      	adds	r3, #1
    85a6:	b29b      	uxth	r3, r3
    85a8:	e7d8      	b.n	855c <dup_periodic_adv_reset+0x3c>
    85aa:	bf00      	nop
    85ac:	200024ec 	.word	0x200024ec
    85b0:	200024f4 	.word	0x200024f4

000085b4 <le_per_adv_sync_established>:
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    85b4:	4b2c      	ldr	r3, [pc, #176]	; (8668 <le_per_adv_sync_established+0xb4>)
    85b6:	685b      	ldr	r3, [r3, #4]
    85b8:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
    85bc:	d053      	beq.n	8666 <le_per_adv_sync_established+0xb2>
{
    85be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    85c2:	4604      	mov	r4, r0
    85c4:	460e      	mov	r6, r1
    85c6:	4610      	mov	r0, r2
	    !(le_event_mask & BT_EVT_MASK_LE_PER_ADV_SYNC_ESTABLISHED)) {
    85c8:	4b28      	ldr	r3, [pc, #160]	; (866c <le_per_adv_sync_established+0xb8>)
    85ca:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    85cc:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    85d0:	d101      	bne.n	85d6 <le_per_adv_sync_established+0x22>
}
    85d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	sep = meta_evt(buf, BT_HCI_EVT_LE_PER_ADV_SYNC_ESTABLISHED,
    85d6:	220f      	movs	r2, #15
    85d8:	210e      	movs	r1, #14
    85da:	f012 fde1 	bl	1b1a0 <meta_evt>
    85de:	4605      	mov	r5, r0
	LL_ASSERT(IS_PTR_ALIGNED(node, struct node_rx_sync));
    85e0:	f014 0f01 	tst.w	r4, #1
    85e4:	d131      	bne.n	864a <le_per_adv_sync_established+0x96>
	sep->status = se->status;
    85e6:	7823      	ldrb	r3, [r4, #0]
    85e8:	702b      	strb	r3, [r5, #0]
	if (se->status == BT_HCI_ERR_OP_CANCELLED_BY_HOST) {
    85ea:	2b44      	cmp	r3, #68	; 0x44
    85ec:	d0f1      	beq.n	85d2 <le_per_adv_sync_established+0x1e>
	scan = node_rx->hdr.rx_ftr.param;
    85ee:	68b7      	ldr	r7, [r6, #8]
	dup_periodic_adv_reset(scan->periodic.adv_addr_type,
    85f0:	f897 0049 	ldrb.w	r0, [r7, #73]	; 0x49
			       scan->periodic.adv_addr,
    85f4:	f107 084a 	add.w	r8, r7, #74	; 0x4a
	dup_periodic_adv_reset(scan->periodic.adv_addr_type,
    85f8:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
    85fc:	4641      	mov	r1, r8
    85fe:	f000 0001 	and.w	r0, r0, #1
    8602:	f7ff ff8d 	bl	8520 <dup_periodic_adv_reset>
	sep->handle = sys_cpu_to_le16(node_rx->hdr.handle);
    8606:	88f3      	ldrh	r3, [r6, #6]
    8608:	f8a5 3001 	strh.w	r3, [r5, #1]
	sep->adv_addr.type = scan->periodic.adv_addr_type;
    860c:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
    8610:	f3c3 0300 	ubfx	r3, r3, #0, #1
    8614:	712b      	strb	r3, [r5, #4]
    8616:	f8d7 304a 	ldr.w	r3, [r7, #74]	; 0x4a
    861a:	f8c5 3005 	str.w	r3, [r5, #5]
    861e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
    8622:	f8a5 3009 	strh.w	r3, [r5, #9]
	sep->sid = scan->periodic.sid;
    8626:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
    862a:	70eb      	strb	r3, [r5, #3]
	sep->phy = find_lsb_set(se->phy);
    862c:	7862      	ldrb	r2, [r4, #1]
 */

static ALWAYS_INLINE unsigned int find_lsb_set(uint32_t op)
{
#ifdef CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS
	return __builtin_ffs(op);
    862e:	fa92 f3a2 	rbit	r3, r2
    8632:	fab3 f383 	clz	r3, r3
    8636:	b90a      	cbnz	r2, 863c <le_per_adv_sync_established+0x88>
    8638:	f04f 33ff 	mov.w	r3, #4294967295
    863c:	3301      	adds	r3, #1
    863e:	72eb      	strb	r3, [r5, #11]
	sep->interval = sys_cpu_to_le16(se->interval);
    8640:	8863      	ldrh	r3, [r4, #2]
    8642:	81ab      	strh	r3, [r5, #12]
	sep->clock_accuracy = se->sca;
    8644:	7923      	ldrb	r3, [r4, #4]
    8646:	73ab      	strb	r3, [r5, #14]
    8648:	e7c3      	b.n	85d2 <le_per_adv_sync_established+0x1e>
	LL_ASSERT(IS_PTR_ALIGNED(node, struct node_rx_sync));
    864a:	f641 13f3 	movw	r3, #6643	; 0x19f3
    864e:	4a08      	ldr	r2, [pc, #32]	; (8670 <le_per_adv_sync_established+0xbc>)
    8650:	4908      	ldr	r1, [pc, #32]	; (8674 <le_per_adv_sync_established+0xc0>)
    8652:	4809      	ldr	r0, [pc, #36]	; (8678 <le_per_adv_sync_established+0xc4>)
    8654:	f011 fa39 	bl	19aca <assert_print>
    8658:	4040      	eors	r0, r0
    865a:	f380 8811 	msr	BASEPRI, r0
    865e:	f04f 0003 	mov.w	r0, #3
    8662:	df02      	svc	2
    8664:	e7bf      	b.n	85e6 <le_per_adv_sync_established+0x32>
    8666:	4770      	bx	lr
    8668:	200000d8 	.word	0x200000d8
    866c:	200000e0 	.word	0x200000e0
    8670:	0001f210 	.word	0x0001f210
    8674:	0001f27c 	.word	0x0001f27c
    8678:	0001f01c 	.word	0x0001f01c

0000867c <ext_adv_pdu_frag>:
{
    867c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8680:	b095      	sub	sp, #84	; 0x54
    8682:	900d      	str	r0, [sp, #52]	; 0x34
    8684:	910e      	str	r1, [sp, #56]	; 0x38
    8686:	920f      	str	r2, [sp, #60]	; 0x3c
    8688:	9310      	str	r3, [sp, #64]	; 0x40
    868a:	f89d b07c 	ldrb.w	fp, [sp, #124]	; 0x7c
    868e:	f89d a084 	ldrb.w	sl, [sp, #132]	; 0x84
    8692:	f99d 3088 	ldrsb.w	r3, [sp, #136]	; 0x88
    8696:	9311      	str	r3, [sp, #68]	; 0x44
    8698:	f99d 308c 	ldrsb.w	r3, [sp, #140]	; 0x8c
    869c:	9312      	str	r3, [sp, #72]	; 0x48
    869e:	f8bd 3090 	ldrh.w	r3, [sp, #144]	; 0x90
    86a2:	9313      	str	r3, [sp, #76]	; 0x4c
    86a4:	f89d 9098 	ldrb.w	r9, [sp, #152]	; 0x98
    86a8:	f8dd 809c 	ldr.w	r8, [sp, #156]	; 0x9c
    86ac:	9d28      	ldr	r5, [sp, #160]	; 0xa0
    86ae:	9f29      	ldr	r7, [sp, #164]	; 0xa4
    86b0:	9e2b      	ldr	r6, [sp, #172]	; 0xac
	const uint8_t data_len_frag = MIN(*data_len, data_len_max);
    86b2:	782c      	ldrb	r4, [r5, #0]
    86b4:	454c      	cmp	r4, r9
    86b6:	bf28      	it	cs
    86b8:	464c      	movcs	r4, r9
    86ba:	e006      	b.n	86ca <ext_adv_pdu_frag+0x4e>
		net_buf_frag_add(buf, *evt_buf);
    86bc:	6831      	ldr	r1, [r6, #0]
    86be:	982a      	ldr	r0, [sp, #168]	; 0xa8
    86c0:	f014 fcf5 	bl	1d0ae <net_buf_frag_add>
	} while (*data_len > data_len_max);
    86c4:	782b      	ldrb	r3, [r5, #0]
    86c6:	454b      	cmp	r3, r9
    86c8:	d93c      	bls.n	8744 <ext_adv_pdu_frag+0xc8>
		ext_adv_info_fill(evt_type, phy, sec_phy, adv_addr_type,
    86ca:	6833      	ldr	r3, [r6, #0]
    86cc:	930a      	str	r3, [sp, #40]	; 0x28
    86ce:	683b      	ldr	r3, [r7, #0]
    86d0:	9309      	str	r3, [sp, #36]	; 0x24
    86d2:	9408      	str	r4, [sp, #32]
    86d4:	9b25      	ldr	r3, [sp, #148]	; 0x94
    86d6:	9307      	str	r3, [sp, #28]
    86d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    86da:	9306      	str	r3, [sp, #24]
    86dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
    86de:	9305      	str	r3, [sp, #20]
    86e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    86e2:	9304      	str	r3, [sp, #16]
    86e4:	f8cd a00c 	str.w	sl, [sp, #12]
    86e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
    86ea:	9302      	str	r3, [sp, #8]
    86ec:	f8cd b004 	str.w	fp, [sp, #4]
    86f0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    86f2:	9300      	str	r3, [sp, #0]
    86f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    86f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    86f8:	990e      	ldr	r1, [sp, #56]	; 0x38
    86fa:	980d      	ldr	r0, [sp, #52]	; 0x34
    86fc:	f012 fe7a 	bl	1b3f4 <ext_adv_info_fill>
		*data += data_len_frag;
    8700:	683b      	ldr	r3, [r7, #0]
    8702:	4423      	add	r3, r4
    8704:	603b      	str	r3, [r7, #0]
		*data_len -= data_len_frag;
    8706:	782b      	ldrb	r3, [r5, #0]
    8708:	1b1b      	subs	r3, r3, r4
    870a:	702b      	strb	r3, [r5, #0]
		*data_len_total -= data_len_frag;
    870c:	f8b8 3000 	ldrh.w	r3, [r8]
    8710:	1b1b      	subs	r3, r3, r4
    8712:	f8a8 3000 	strh.w	r3, [r8]
		*evt_buf = bt_buf_get_rx(BT_BUF_EVT, BUF_GET_TIMEOUT);
    8716:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    871a:	2300      	movs	r3, #0
    871c:	2001      	movs	r0, #1
    871e:	f7fc feab 	bl	5478 <bt_buf_get_rx>
    8722:	6030      	str	r0, [r6, #0]
		LL_ASSERT(*evt_buf);
    8724:	2800      	cmp	r0, #0
    8726:	d1c9      	bne.n	86bc <ext_adv_pdu_frag+0x40>
    8728:	f241 738f 	movw	r3, #6031	; 0x178f
    872c:	4a07      	ldr	r2, [pc, #28]	; (874c <ext_adv_pdu_frag+0xd0>)
    872e:	4908      	ldr	r1, [pc, #32]	; (8750 <ext_adv_pdu_frag+0xd4>)
    8730:	4808      	ldr	r0, [pc, #32]	; (8754 <ext_adv_pdu_frag+0xd8>)
    8732:	f011 f9ca 	bl	19aca <assert_print>
    8736:	4040      	eors	r0, r0
    8738:	f380 8811 	msr	BASEPRI, r0
    873c:	f04f 0003 	mov.w	r0, #3
    8740:	df02      	svc	2
    8742:	e7bb      	b.n	86bc <ext_adv_pdu_frag+0x40>
}
    8744:	b015      	add	sp, #84	; 0x54
    8746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    874a:	bf00      	nop
    874c:	0001f210 	.word	0x0001f210
    8750:	0001f2b8 	.word	0x0001f2b8
    8754:	0001f01c 	.word	0x0001f01c

00008758 <le_ext_adv_report>:
{
    8758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    875c:	b0af      	sub	sp, #188	; 0xbc
    875e:	4688      	mov	r8, r1
    8760:	9224      	str	r2, [sp, #144]	; 0x90
    8762:	9325      	str	r3, [sp, #148]	; 0x94
	int8_t scan_rsp_tx_pwr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8764:	237f      	movs	r3, #127	; 0x7f
    8766:	f88d 30b7 	strb.w	r3, [sp, #183]	; 0xb7
	int8_t tx_pwr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    876a:	f88d 30b6 	strb.w	r3, [sp, #182]	; 0xb6
	const uint8_t *scan_data = NULL;
    876e:	2300      	movs	r3, #0
    8770:	932c      	str	r3, [sp, #176]	; 0xb0
	const uint8_t *data = NULL;
    8772:	932b      	str	r3, [sp, #172]	; 0xac
	uint8_t scan_data_len = 0U;
    8774:	f88d 30ab 	strb.w	r3, [sp, #171]	; 0xab
	uint8_t sec_phy_scan = 0U;
    8778:	f88d 30aa 	strb.w	r3, [sp, #170]	; 0xaa
	uint8_t data_len = 0U;
    877c:	f88d 30a3 	strb.w	r3, [sp, #163]	; 0xa3
	uint8_t sec_phy = 0U;
    8780:	f88d 30a2 	strb.w	r3, [sp, #162]	; 0xa2
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    8784:	4ba0      	ldr	r3, [pc, #640]	; (8a08 <le_ext_adv_report+0x2b0>)
    8786:	685b      	ldr	r3, [r3, #4]
    8788:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    878c:	b12b      	cbz	r3, 879a <le_ext_adv_report+0x42>
    878e:	4681      	mov	r9, r0
	    !(le_event_mask & BT_EVT_MASK_LE_EXT_ADVERTISING_REPORT)) {
    8790:	4b9e      	ldr	r3, [pc, #632]	; (8a0c <le_ext_adv_report+0x2b4>)
    8792:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    8794:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    8798:	d106      	bne.n	87a8 <le_ext_adv_report+0x50>
		node_rx_extra_list_release(node_rx->hdr.rx_ftr.extra);
    879a:	f8d8 000c 	ldr.w	r0, [r8, #12]
    879e:	f012 ff3f 	bl	1b620 <node_rx_extra_list_release>
}
    87a2:	b02f      	add	sp, #188	; 0xbc
    87a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	rl_idx = ll_rl_size_get();
    87a8:	f013 ff1c 	bl	1c5e4 <ll_rl_size_get>
    87ac:	9013      	str	r0, [sp, #76]	; 0x4c
	node_rx_next = node_rx_curr->hdr.rx_ftr.extra;
    87ae:	f8d8 a00c 	ldr.w	sl, [r8, #12]
	node_rx_curr = node_rx;
    87b2:	46c3      	mov	fp, r8
	uint8_t evt_type = 0U;
    87b4:	2300      	movs	r3, #0
    87b6:	9321      	str	r3, [sp, #132]	; 0x84
	bool devmatch = false;
    87b8:	9316      	str	r3, [sp, #88]	; 0x58
	uint8_t *adv_addr = NULL;
    87ba:	9315      	str	r3, [sp, #84]	; 0x54
	bool direct_report = false;
    87bc:	9319      	str	r3, [sp, #100]	; 0x64
	uint8_t adv_addr_type = 0U;
    87be:	931d      	str	r3, [sp, #116]	; 0x74
	uint16_t interval_le16 = 0U;
    87c0:	931f      	str	r3, [sp, #124]	; 0x7c
	uint8_t *direct_addr = NULL;
    87c2:	9318      	str	r3, [sp, #96]	; 0x60
	uint16_t data_len_total = 0U;
    87c4:	931c      	str	r3, [sp, #112]	; 0x70
	uint8_t direct_addr_type = 0U;
    87c6:	931e      	str	r3, [sp, #120]	; 0x78
	uint16_t scan_data_len_total = 0U;
    87c8:	9317      	str	r3, [sp, #92]	; 0x5c
	const struct pdu_adv_adi *adi = NULL;
    87ca:	9320      	str	r3, [sp, #128]	; 0x80
	struct node_rx_pdu *node_rx_data = NULL;
    87cc:	9322      	str	r3, [sp, #136]	; 0x88
	struct node_rx_pdu *node_rx_scan_data = NULL;
    87ce:	9323      	str	r3, [sp, #140]	; 0x8c
    87d0:	4656      	mov	r6, sl
    87d2:	46c2      	mov	sl, r8
    87d4:	e09c      	b.n	8910 <le_ext_adv_report+0x1b8>
		uint8_t *adv_addr_curr = NULL;
    87d6:	2300      	movs	r3, #0
    87d8:	9314      	str	r3, [sp, #80]	; 0x50
		if (h->tgt_addr) {
    87da:	f010 0002 	ands.w	r0, r0, #2
    87de:	d109      	bne.n	87f4 <le_ext_adv_report+0x9c>
		uint8_t *direct_addr_curr = NULL;
    87e0:	f04f 0e00 	mov.w	lr, #0
		if (h->adi) {
    87e4:	f899 3003 	ldrb.w	r3, [r9, #3]
    87e8:	f013 0f08 	tst.w	r3, #8
    87ec:	d01c      	beq.n	8828 <le_ext_adv_report+0xd0>
			adi_curr = (void *)ptr;
    87ee:	46a4      	mov	ip, r4
			ptr += sizeof(*adi);
    87f0:	3402      	adds	r4, #2
    87f2:	e01b      	b.n	882c <le_ext_adv_report+0xd4>
							 adv->rx_addr, ptr);
    87f4:	f899 3000 	ldrb.w	r3, [r9]
				ext_adv_direct_addr_type(lll,
    87f8:	9400      	str	r4, [sp, #0]
    87fa:	09db      	lsrs	r3, r3, #7
    87fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    87fe:	f8da 0008 	ldr.w	r0, [sl, #8]
    8802:	f012 fe65 	bl	1b4d0 <ext_adv_direct_addr_type>
			ptr += BDADDR_SIZE;
    8806:	4623      	mov	r3, r4
			addr.type = adv->rx_addr;
    8808:	f899 2000 	ldrb.w	r2, [r9]
    880c:	f3c2 12c0 	ubfx	r2, r2, #7, #1
    8810:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
			(void)memcpy(addr.a.val, direct_addr_curr,
    8814:	f853 2b06 	ldr.w	r2, [r3], #6
    8818:	f8cd 2099 	str.w	r2, [sp, #153]	; 0x99
    881c:	88a2      	ldrh	r2, [r4, #4]
    881e:	f8ad 209d 	strh.w	r2, [sp, #157]	; 0x9d
			direct_addr_curr = ptr;
    8822:	46a6      	mov	lr, r4
			ptr += BDADDR_SIZE;
    8824:	461c      	mov	r4, r3
    8826:	e7dd      	b.n	87e4 <le_ext_adv_report+0x8c>
		struct pdu_adv_adi *adi_curr = NULL;
    8828:	f04f 0c00 	mov.w	ip, #0
		if (h->aux_ptr) {
    882c:	f013 0710 	ands.w	r7, r3, #16
    8830:	d005      	beq.n	883e <le_ext_adv_report+0xe6>
			if (aux_ptr->phy > EXT_ADV_AUX_PHY_LE_CODED) {
    8832:	78a2      	ldrb	r2, [r4, #2]
    8834:	0957      	lsrs	r7, r2, #5
    8836:	2a5f      	cmp	r2, #95	; 0x5f
    8838:	d81c      	bhi.n	8874 <le_ext_adv_report+0x11c>
			ptr += sizeof(*aux_ptr);
    883a:	3403      	adds	r4, #3
			sec_phy_curr = HCI_AUX_PHY_TO_HCI_PHY(aux_ptr->phy);
    883c:	3701      	adds	r7, #1
		if (h->sync_info) {
    883e:	f013 0f20 	tst.w	r3, #32
    8842:	d002      	beq.n	884a <le_ext_adv_report+0xf2>
			interval_le16 = si->interval;
    8844:	8862      	ldrh	r2, [r4, #2]
    8846:	921f      	str	r2, [sp, #124]	; 0x7c
			ptr += sizeof(*si);
    8848:	3412      	adds	r4, #18
		if (h->tx_pwr) {
    884a:	f013 0f40 	tst.w	r3, #64	; 0x40
    884e:	d016      	beq.n	887e <le_ext_adv_report+0x126>
			tx_pwr_curr = *(int8_t *)ptr;
    8850:	f914 2b01 	ldrsb.w	r2, [r4], #1
		hdr_len = ptr - (uint8_t *)p;
    8854:	1b65      	subs	r5, r4, r5
    8856:	b2ed      	uxtb	r5, r5
		hdr_buf_len = PDU_AC_EXT_HEADER_SIZE_MIN + p->ext_hdr_len;
    8858:	f899 3002 	ldrb.w	r3, [r9, #2]
    885c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8860:	3301      	adds	r3, #1
		if (hdr_len > hdr_buf_len) {
    8862:	429d      	cmp	r5, r3
    8864:	d815      	bhi.n	8892 <le_ext_adv_report+0x13a>
			uint8_t acad_len = hdr_buf_len - hdr_len;
    8866:	1b59      	subs	r1, r3, r5
			if (acad_len) {
    8868:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
    886c:	d011      	beq.n	8892 <le_ext_adv_report+0x13a>
				ptr += acad_len;
    886e:	440c      	add	r4, r1
				hdr_len += acad_len;
    8870:	461d      	mov	r5, r3
    8872:	e00e      	b.n	8892 <le_ext_adv_report+0x13a>
				node_rx_extra_list_release(ftr->extra);
    8874:	f8da 000c 	ldr.w	r0, [sl, #12]
    8878:	f012 fed2 	bl	1b620 <node_rx_extra_list_release>
				return;
    887c:	e791      	b.n	87a2 <le_ext_adv_report+0x4a>
		int8_t tx_pwr_curr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    887e:	227f      	movs	r2, #127	; 0x7f
    8880:	e7e8      	b.n	8854 <le_ext_adv_report+0xfc>
		uint8_t sec_phy_curr = 0U;
    8882:	4607      	mov	r7, r0
		uint8_t adv_addr_type_curr = 0U;
    8884:	4680      	mov	r8, r0
			hdr_len = PDU_AC_EXT_HEADER_SIZE_MIN;
    8886:	2501      	movs	r5, #1
		uint8_t *adv_addr_curr = NULL;
    8888:	2300      	movs	r3, #0
    888a:	469c      	mov	ip, r3
    888c:	9314      	str	r3, [sp, #80]	; 0x50
		uint8_t *direct_addr_curr = NULL;
    888e:	469e      	mov	lr, r3
		int8_t tx_pwr_curr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8890:	227f      	movs	r2, #127	; 0x7f
		if (hdr_len < adv->len) {
    8892:	f899 3001 	ldrb.w	r3, [r9, #1]
    8896:	42ab      	cmp	r3, r5
    8898:	d974      	bls.n	8984 <le_ext_adv_report+0x22c>
			data_len_curr = adv->len - hdr_len;
    889a:	1b5d      	subs	r5, r3, r5
    889c:	b2ed      	uxtb	r5, r5
		if (node_rx_curr == node_rx) {
    889e:	45da      	cmp	sl, fp
    88a0:	d073      	beq.n	898a <le_ext_adv_report+0x232>
			if (node_rx_curr->hdr.rx_ftr.scan_rsp) {
    88a2:	f89b 301a 	ldrb.w	r3, [fp, #26]
    88a6:	f013 0f10 	tst.w	r3, #16
    88aa:	d00b      	beq.n	88c4 <le_ext_adv_report+0x16c>
				if (sec_phy_curr) {
    88ac:	2f00      	cmp	r7, #0
    88ae:	f000 808b 	beq.w	89c8 <le_ext_adv_report+0x270>
					sec_phy_scan = sec_phy_curr;
    88b2:	f88d 70aa 	strb.w	r7, [sp, #170]	; 0xaa
				scan_data_len = data_len_curr;
    88b6:	f88d 50ab 	strb.w	r5, [sp, #171]	; 0xab
				scan_data = data_curr;
    88ba:	942c      	str	r4, [sp, #176]	; 0xb0
				scan_rsp_tx_pwr = tx_pwr_curr;
    88bc:	f88d 20b7 	strb.w	r2, [sp, #183]	; 0xb7
				node_rx_scan_data = node_rx_curr;
    88c0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
			if (!adv_addr) {
    88c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    88c6:	2b00      	cmp	r3, #0
    88c8:	f000 8083 	beq.w	89d2 <le_ext_adv_report+0x27a>
			if (!direct_addr) {
    88cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
    88ce:	2b00      	cmp	r3, #0
    88d0:	f000 8084 	beq.w	89dc <le_ext_adv_report+0x284>
			if (scan_data) {
    88d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
    88d6:	2b00      	cmp	r3, #0
    88d8:	f000 8084 	beq.w	89e4 <le_ext_adv_report+0x28c>
				scan_data_len_total += data_len_curr;
    88dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    88de:	442b      	add	r3, r5
    88e0:	b29b      	uxth	r3, r3
    88e2:	9317      	str	r3, [sp, #92]	; 0x5c
			if (rl_idx >= ll_rl_size_get()) {
    88e4:	f013 fe7e 	bl	1c5e4 <ll_rl_size_get>
    88e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    88ea:	4283      	cmp	r3, r0
    88ec:	d301      	bcc.n	88f2 <le_ext_adv_report+0x19a>
				rl_idx = rl_idx_curr;
    88ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
    88f0:	9313      	str	r3, [sp, #76]	; 0x4c
			if (!direct_report) {
    88f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
    88f4:	b90b      	cbnz	r3, 88fa <le_ext_adv_report+0x1a2>
				direct_report = direct_report_curr;
    88f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    88f8:	9319      	str	r3, [sp, #100]	; 0x64
			if (!devmatch) {
    88fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    88fc:	b90b      	cbnz	r3, 8902 <le_ext_adv_report+0x1aa>
				devmatch = devmatch_curr;
    88fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8900:	9316      	str	r3, [sp, #88]	; 0x58
		if (!node_rx_next) {
    8902:	2e00      	cmp	r6, #0
    8904:	f000 8084 	beq.w	8a10 <le_ext_adv_report+0x2b8>
		adv = (void *)node_rx_curr->pdu;
    8908:	f106 0920 	add.w	r9, r6, #32
		node_rx_curr = node_rx_next;
    890c:	46b3      	mov	fp, r6
		node_rx_next = node_rx_curr->hdr.rx_ftr.extra;
    890e:	68f6      	ldr	r6, [r6, #12]
		bool direct_report_curr = node_rx_curr->hdr.rx_ftr.direct;
    8910:	f89b 101a 	ldrb.w	r1, [fp, #26]
    8914:	f3c1 0340 	ubfx	r3, r1, #1, #1
    8918:	9310      	str	r3, [sp, #64]	; 0x40
		uint8_t rl_idx_curr = node_rx_curr->hdr.rx_ftr.rl_idx;
    891a:	f89b 3019 	ldrb.w	r3, [fp, #25]
    891e:	9312      	str	r3, [sp, #72]	; 0x48
		direct_resolved_curr = node_rx_curr->hdr.rx_ftr.direct_resolved;
    8920:	f3c1 1140 	ubfx	r1, r1, #5, #1
		const bool devmatch_curr = node_rx_curr->hdr.rx_ftr.devmatch;
    8924:	f89b 301b 	ldrb.w	r3, [fp, #27]
    8928:	f3c3 0340 	ubfx	r3, r3, #1, #1
    892c:	9311      	str	r3, [sp, #68]	; 0x44
		rssi = -(node_rx_curr->hdr.rx_ftr.rssi);
    892e:	f89b 3018 	ldrb.w	r3, [fp, #24]
    8932:	425b      	negs	r3, r3
    8934:	b25b      	sxtb	r3, r3
    8936:	931b      	str	r3, [sp, #108]	; 0x6c
		p = (void *)&adv->adv_ext_ind;
    8938:	f109 0502 	add.w	r5, r9, #2
		h = (void *)p->ext_hdr_adv_data;
    893c:	f109 0403 	add.w	r4, r9, #3
		evt_type_curr = p->adv_mode;
    8940:	f899 0002 	ldrb.w	r0, [r9, #2]
    8944:	0983      	lsrs	r3, r0, #6
    8946:	931a      	str	r3, [sp, #104]	; 0x68
		if (!p->ext_hdr_len) {
    8948:	f010 003f 	ands.w	r0, r0, #63	; 0x3f
    894c:	d099      	beq.n	8882 <le_ext_adv_report+0x12a>
		ptr = h->data;
    894e:	f109 0404 	add.w	r4, r9, #4
		if (h->adv_addr) {
    8952:	f899 0003 	ldrb.w	r0, [r9, #3]
    8956:	f010 0801 	ands.w	r8, r0, #1
    895a:	f43f af3c 	beq.w	87d6 <le_ext_adv_report+0x7e>
			adv_addr_type_curr = adv->tx_addr;
    895e:	464b      	mov	r3, r9
    8960:	f813 8b04 	ldrb.w	r8, [r3], #4
    8964:	f3c8 1280 	ubfx	r2, r8, #6, #1
    8968:	4690      	mov	r8, r2
			addr.type = adv->tx_addr;
    896a:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
			(void)memcpy(addr.a.val, ptr, sizeof(bt_addr_t));
    896e:	f8d9 2004 	ldr.w	r2, [r9, #4]
    8972:	f8cd 2099 	str.w	r2, [sp, #153]	; 0x99
    8976:	889b      	ldrh	r3, [r3, #4]
    8978:	f8ad 309d 	strh.w	r3, [sp, #157]	; 0x9d
			adv_addr_curr = ptr;
    897c:	9414      	str	r4, [sp, #80]	; 0x50
			ptr += BDADDR_SIZE;
    897e:	f109 040a 	add.w	r4, r9, #10
    8982:	e72a      	b.n	87da <le_ext_adv_report+0x82>
		uint8_t *data_curr = NULL;
    8984:	2400      	movs	r4, #0
		uint8_t data_len_curr = 0U;
    8986:	4625      	mov	r5, r4
    8988:	e789      	b.n	889e <le_ext_adv_report+0x146>
			sec_phy = sec_phy_curr;
    898a:	f88d 70a2 	strb.w	r7, [sp, #162]	; 0xa2
			data_len = data_len_curr;
    898e:	f88d 50a3 	strb.w	r5, [sp, #163]	; 0xa3
			data_len_total = data_len;
    8992:	b2ab      	uxth	r3, r5
    8994:	931c      	str	r3, [sp, #112]	; 0x70
			data = data_curr;
    8996:	942b      	str	r4, [sp, #172]	; 0xac
			tx_pwr = tx_pwr_curr;
    8998:	f88d 20b6 	strb.w	r2, [sp, #182]	; 0xb6
			rl_idx = rl_idx_curr;
    899c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    899e:	9313      	str	r3, [sp, #76]	; 0x4c
			evt_type = evt_type_curr;
    89a0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    89a2:	9321      	str	r3, [sp, #132]	; 0x84
			devmatch = devmatch_curr;
    89a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    89a6:	9316      	str	r3, [sp, #88]	; 0x58
			adv_addr = adv_addr_curr;
    89a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
    89aa:	9315      	str	r3, [sp, #84]	; 0x54
			direct_report = direct_report_curr;
    89ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
    89ae:	9319      	str	r3, [sp, #100]	; 0x64
			adv_addr_type = adv_addr_type_curr;
    89b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
			direct_addr = direct_addr_curr;
    89b4:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
			direct_addr_type = direct_addr_type_curr;
    89b8:	901e      	str	r0, [sp, #120]	; 0x78
			adi = adi_curr;
    89ba:	f8cd c080 	str.w	ip, [sp, #128]	; 0x80
			node_rx_data = node_rx_curr;
    89be:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88
			scan_data_len_total = 0U;
    89c2:	2300      	movs	r3, #0
    89c4:	9317      	str	r3, [sp, #92]	; 0x5c
    89c6:	e79c      	b.n	8902 <le_ext_adv_report+0x1aa>
					sec_phy_scan = sec_phy;
    89c8:	f89d 30a2 	ldrb.w	r3, [sp, #162]	; 0xa2
    89cc:	f88d 30aa 	strb.w	r3, [sp, #170]	; 0xaa
    89d0:	e771      	b.n	88b6 <le_ext_adv_report+0x15e>
				adv_addr = adv_addr_curr;
    89d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    89d4:	9315      	str	r3, [sp, #84]	; 0x54
				adv_addr_type = adv_addr_type_curr;
    89d6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
    89da:	e777      	b.n	88cc <le_ext_adv_report+0x174>
				direct_addr = direct_addr_curr;
    89dc:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
				direct_addr_type = direct_addr_type_curr;
    89e0:	901e      	str	r0, [sp, #120]	; 0x78
    89e2:	e777      	b.n	88d4 <le_ext_adv_report+0x17c>
			} else if (!data) {
    89e4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    89e6:	b123      	cbz	r3, 89f2 <le_ext_adv_report+0x29a>
				data_len_total += data_len_curr;
    89e8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    89ea:	442b      	add	r3, r5
    89ec:	b29b      	uxth	r3, r3
    89ee:	931c      	str	r3, [sp, #112]	; 0x70
    89f0:	e778      	b.n	88e4 <le_ext_adv_report+0x18c>
				data_len = data_len_curr;
    89f2:	f88d 50a3 	strb.w	r5, [sp, #163]	; 0xa3
				data_len_total = data_len;
    89f6:	b2ab      	uxth	r3, r5
    89f8:	931c      	str	r3, [sp, #112]	; 0x70
				data = data_curr;
    89fa:	942b      	str	r4, [sp, #172]	; 0xac
				tx_pwr = tx_pwr_curr;
    89fc:	f88d 20b6 	strb.w	r2, [sp, #182]	; 0xb6
				node_rx_data = node_rx_curr;
    8a00:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88
    8a04:	e76e      	b.n	88e4 <le_ext_adv_report+0x18c>
    8a06:	bf00      	nop
    8a08:	200000d8 	.word	0x200000d8
    8a0c:	200000e0 	.word	0x200000e0
			if (scan_data) {
    8a10:	46d0      	mov	r8, sl
    8a12:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
    8a14:	2b00      	cmp	r3, #0
    8a16:	f000 80f3 	beq.w	8c00 <le_ext_adv_report+0x4a8>
				if (has_aux_ptr) {
    8a1a:	2f00      	cmp	r7, #0
    8a1c:	f040 80f3 	bne.w	8c06 <le_ext_adv_report+0x4ae>
	uint8_t data_status = 0U;
    8a20:	463c      	mov	r4, r7
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) &&
    8a22:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8a24:	2b00      	cmp	r3, #0
    8a26:	f000 80f4 	beq.w	8c12 <le_ext_adv_report+0x4ba>
	if (adv_addr) {
    8a2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8a2c:	b123      	cbz	r3, 8a38 <le_ext_adv_report+0x2e0>
		if (dup_scan &&
    8a2e:	4b9a      	ldr	r3, [pc, #616]	; (8c98 <le_ext_adv_report+0x540>)
    8a30:	781b      	ldrb	r3, [r3, #0]
    8a32:	2b00      	cmp	r3, #0
    8a34:	f040 80f2 	bne.w	8c1c <le_ext_adv_report+0x4c4>
	if (data_status) {
    8a38:	b11c      	cbz	r4, 8a42 <le_ext_adv_report+0x2ea>
		if (!(adv_addr ||
    8a3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8a3c:	2b00      	cmp	r3, #0
    8a3e:	f000 8100 	beq.w	8c42 <le_ext_adv_report+0x4ea>
	if (data_len_total > CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX) {
    8a42:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    8a44:	2b1f      	cmp	r3, #31
    8a46:	d909      	bls.n	8a5c <le_ext_adv_report+0x304>
		if (data_len > data_len_total) {
    8a48:	f89d 30a3 	ldrb.w	r3, [sp, #163]	; 0xa3
    8a4c:	2b1f      	cmp	r3, #31
    8a4e:	f240 8108 	bls.w	8c62 <le_ext_adv_report+0x50a>
			data_len = data_len_total;
    8a52:	231f      	movs	r3, #31
    8a54:	f88d 30a3 	strb.w	r3, [sp, #163]	; 0xa3
		data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE;
    8a58:	2402      	movs	r4, #2
		data_len_total = CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX;
    8a5a:	931c      	str	r3, [sp, #112]	; 0x70
	if (direct_addr) {
    8a5c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8a5e:	b11b      	cbz	r3, 8a68 <le_ext_adv_report+0x310>
		evt_type |= BT_HCI_LE_ADV_EVT_TYPE_DIRECT;
    8a60:	9b21      	ldr	r3, [sp, #132]	; 0x84
    8a62:	f043 0304 	orr.w	r3, r3, #4
    8a66:	9321      	str	r3, [sp, #132]	; 0x84
	evt_buf = buf;
    8a68:	9b24      	ldr	r3, [sp, #144]	; 0x90
    8a6a:	9329      	str	r3, [sp, #164]	; 0xa4
	if ((data_len < data_len_total) || (data_len > data_len_max)) {
    8a6c:	f89d 30a3 	ldrb.w	r3, [sp, #163]	; 0xa3
    8a70:	b29a      	uxth	r2, r3
    8a72:	991c      	ldr	r1, [sp, #112]	; 0x70
    8a74:	4291      	cmp	r1, r2
    8a76:	d801      	bhi.n	8a7c <le_ext_adv_report+0x324>
    8a78:	2be5      	cmp	r3, #229	; 0xe5
    8a7a:	d926      	bls.n	8aca <le_ext_adv_report+0x372>
		ext_adv_data_frag(node_rx_data, evt_type, phy, &sec_phy,
    8a7c:	ab29      	add	r3, sp, #164	; 0xa4
    8a7e:	930e      	str	r3, [sp, #56]	; 0x38
    8a80:	9b24      	ldr	r3, [sp, #144]	; 0x90
    8a82:	930d      	str	r3, [sp, #52]	; 0x34
    8a84:	ab2b      	add	r3, sp, #172	; 0xac
    8a86:	930c      	str	r3, [sp, #48]	; 0x30
    8a88:	f10d 03a3 	add.w	r3, sp, #163	; 0xa3
    8a8c:	930b      	str	r3, [sp, #44]	; 0x2c
    8a8e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    8a90:	930a      	str	r3, [sp, #40]	; 0x28
    8a92:	23e5      	movs	r3, #229	; 0xe5
    8a94:	9309      	str	r3, [sp, #36]	; 0x24
    8a96:	9b20      	ldr	r3, [sp, #128]	; 0x80
    8a98:	9308      	str	r3, [sp, #32]
    8a9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8a9c:	9307      	str	r3, [sp, #28]
    8a9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    8aa0:	9306      	str	r3, [sp, #24]
    8aa2:	f10d 03b6 	add.w	r3, sp, #182	; 0xb6
    8aa6:	9305      	str	r3, [sp, #20]
    8aa8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8aaa:	9304      	str	r3, [sp, #16]
    8aac:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8aae:	9303      	str	r3, [sp, #12]
    8ab0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8ab2:	9302      	str	r3, [sp, #8]
    8ab4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8ab6:	9301      	str	r3, [sp, #4]
    8ab8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    8aba:	9300      	str	r3, [sp, #0]
    8abc:	f10d 03a2 	add.w	r3, sp, #162	; 0xa2
    8ac0:	9a25      	ldr	r2, [sp, #148]	; 0x94
    8ac2:	9921      	ldr	r1, [sp, #132]	; 0x84
    8ac4:	9822      	ldr	r0, [sp, #136]	; 0x88
    8ac6:	f012 fd27 	bl	1b518 <ext_adv_data_frag>
	evt_type |= (data_status << 5);
    8aca:	9b21      	ldr	r3, [sp, #132]	; 0x84
    8acc:	ea43 1444 	orr.w	r4, r3, r4, lsl #5
    8ad0:	b2e4      	uxtb	r4, r4
	ext_adv_info_fill(evt_type, phy, sec_phy, adv_addr_type, adv_addr,
    8ad2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
    8ad4:	930a      	str	r3, [sp, #40]	; 0x28
    8ad6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8ad8:	9309      	str	r3, [sp, #36]	; 0x24
    8ada:	f89d 30a3 	ldrb.w	r3, [sp, #163]	; 0xa3
    8ade:	9308      	str	r3, [sp, #32]
    8ae0:	9b20      	ldr	r3, [sp, #128]	; 0x80
    8ae2:	9307      	str	r3, [sp, #28]
    8ae4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8ae6:	9306      	str	r3, [sp, #24]
    8ae8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    8aea:	9305      	str	r3, [sp, #20]
    8aec:	f99d 30b6 	ldrsb.w	r3, [sp, #182]	; 0xb6
    8af0:	9304      	str	r3, [sp, #16]
    8af2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8af4:	9303      	str	r3, [sp, #12]
    8af6:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8af8:	9302      	str	r3, [sp, #8]
    8afa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8afc:	9301      	str	r3, [sp, #4]
    8afe:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8b00:	9300      	str	r3, [sp, #0]
    8b02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    8b04:	f89d 20a2 	ldrb.w	r2, [sp, #162]	; 0xa2
    8b08:	9925      	ldr	r1, [sp, #148]	; 0x94
    8b0a:	4620      	mov	r0, r4
    8b0c:	f012 fc72 	bl	1b3f4 <ext_adv_info_fill>
	if (!scan_data) {
    8b10:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
    8b12:	2b00      	cmp	r3, #0
    8b14:	f000 80a9 	beq.w	8c6a <le_ext_adv_report+0x512>
	if (scan_data_len_total > CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX) {
    8b18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    8b1a:	2b1f      	cmp	r3, #31
    8b1c:	d909      	bls.n	8b32 <le_ext_adv_report+0x3da>
		if (scan_data_len > scan_data_len_total) {
    8b1e:	f89d 30ab 	ldrb.w	r3, [sp, #171]	; 0xab
    8b22:	2b1f      	cmp	r3, #31
    8b24:	f240 80a6 	bls.w	8c74 <le_ext_adv_report+0x51c>
			scan_data_len = scan_data_len_total;
    8b28:	231f      	movs	r3, #31
    8b2a:	f88d 30ab 	strb.w	r3, [sp, #171]	; 0xab
		scan_data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE;
    8b2e:	2702      	movs	r7, #2
		scan_data_len_total = CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX;
    8b30:	9317      	str	r3, [sp, #92]	; 0x5c
	evt_type &= ~(BIT_MASK(2) << 5);
    8b32:	f004 049f 	and.w	r4, r4, #159	; 0x9f
    8b36:	f044 0408 	orr.w	r4, r4, #8
	evt_buf = bt_buf_get_rx(BT_BUF_EVT, BUF_GET_TIMEOUT);
    8b3a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    8b3e:	2300      	movs	r3, #0
    8b40:	2001      	movs	r0, #1
    8b42:	f7fc fc99 	bl	5478 <bt_buf_get_rx>
    8b46:	9029      	str	r0, [sp, #164]	; 0xa4
	LL_ASSERT(evt_buf);
    8b48:	2800      	cmp	r0, #0
    8b4a:	f000 8097 	beq.w	8c7c <le_ext_adv_report+0x524>
	net_buf_frag_add(buf, evt_buf);
    8b4e:	9929      	ldr	r1, [sp, #164]	; 0xa4
    8b50:	9824      	ldr	r0, [sp, #144]	; 0x90
    8b52:	f014 faac 	bl	1d0ae <net_buf_frag_add>
	if ((scan_data_len < scan_data_len_total) ||
    8b56:	f89d 30ab 	ldrb.w	r3, [sp, #171]	; 0xab
    8b5a:	b29a      	uxth	r2, r3
    8b5c:	9917      	ldr	r1, [sp, #92]	; 0x5c
    8b5e:	4291      	cmp	r1, r2
    8b60:	d801      	bhi.n	8b66 <le_ext_adv_report+0x40e>
    8b62:	2be5      	cmp	r3, #229	; 0xe5
    8b64:	d926      	bls.n	8bb4 <le_ext_adv_report+0x45c>
		ext_adv_data_frag(node_rx_scan_data, evt_type, phy,
    8b66:	ab29      	add	r3, sp, #164	; 0xa4
    8b68:	930e      	str	r3, [sp, #56]	; 0x38
    8b6a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    8b6c:	930d      	str	r3, [sp, #52]	; 0x34
    8b6e:	ab2c      	add	r3, sp, #176	; 0xb0
    8b70:	930c      	str	r3, [sp, #48]	; 0x30
    8b72:	f10d 03ab 	add.w	r3, sp, #171	; 0xab
    8b76:	930b      	str	r3, [sp, #44]	; 0x2c
    8b78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    8b7a:	930a      	str	r3, [sp, #40]	; 0x28
    8b7c:	23e5      	movs	r3, #229	; 0xe5
    8b7e:	9309      	str	r3, [sp, #36]	; 0x24
    8b80:	9b20      	ldr	r3, [sp, #128]	; 0x80
    8b82:	9308      	str	r3, [sp, #32]
    8b84:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8b86:	9307      	str	r3, [sp, #28]
    8b88:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    8b8a:	9306      	str	r3, [sp, #24]
    8b8c:	f10d 03b7 	add.w	r3, sp, #183	; 0xb7
    8b90:	9305      	str	r3, [sp, #20]
    8b92:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8b94:	9304      	str	r3, [sp, #16]
    8b96:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8b98:	9303      	str	r3, [sp, #12]
    8b9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8b9c:	9302      	str	r3, [sp, #8]
    8b9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8ba0:	9301      	str	r3, [sp, #4]
    8ba2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    8ba4:	9300      	str	r3, [sp, #0]
    8ba6:	f10d 03aa 	add.w	r3, sp, #170	; 0xaa
    8baa:	9a25      	ldr	r2, [sp, #148]	; 0x94
    8bac:	4621      	mov	r1, r4
    8bae:	9823      	ldr	r0, [sp, #140]	; 0x8c
    8bb0:	f012 fcb2 	bl	1b518 <ext_adv_data_frag>
	evt_type |= (scan_data_status << 5);
    8bb4:	ea44 1047 	orr.w	r0, r4, r7, lsl #5
	ext_adv_info_fill(evt_type, phy, sec_phy_scan, adv_addr_type, adv_addr,
    8bb8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
    8bba:	930a      	str	r3, [sp, #40]	; 0x28
    8bbc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
    8bbe:	9309      	str	r3, [sp, #36]	; 0x24
    8bc0:	f89d 30ab 	ldrb.w	r3, [sp, #171]	; 0xab
    8bc4:	9308      	str	r3, [sp, #32]
    8bc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
    8bc8:	9307      	str	r3, [sp, #28]
    8bca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8bcc:	9306      	str	r3, [sp, #24]
    8bce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    8bd0:	9305      	str	r3, [sp, #20]
    8bd2:	f99d 30b7 	ldrsb.w	r3, [sp, #183]	; 0xb7
    8bd6:	9304      	str	r3, [sp, #16]
    8bd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8bda:	9303      	str	r3, [sp, #12]
    8bdc:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8bde:	9302      	str	r3, [sp, #8]
    8be0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8be2:	9301      	str	r3, [sp, #4]
    8be4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8be6:	9300      	str	r3, [sp, #0]
    8be8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    8bea:	f89d 20aa 	ldrb.w	r2, [sp, #170]	; 0xaa
    8bee:	9925      	ldr	r1, [sp, #148]	; 0x94
    8bf0:	b2c0      	uxtb	r0, r0
    8bf2:	f012 fbff 	bl	1b3f4 <ext_adv_info_fill>
	node_rx_extra_list_release(node_rx->hdr.rx_ftr.extra);
    8bf6:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8bfa:	f012 fd11 	bl	1b620 <node_rx_extra_list_release>
    8bfe:	e5d0      	b.n	87a2 <le_ext_adv_report+0x4a>
			} else if (has_aux_ptr) {
    8c00:	b927      	cbnz	r7, 8c0c <le_ext_adv_report+0x4b4>
	uint8_t data_status = 0U;
    8c02:	463c      	mov	r4, r7
    8c04:	e70d      	b.n	8a22 <le_ext_adv_report+0x2ca>
    8c06:	2400      	movs	r4, #0
					scan_data_status =
    8c08:	2702      	movs	r7, #2
    8c0a:	e70a      	b.n	8a22 <le_ext_adv_report+0x2ca>
				data_status =
    8c0c:	2402      	movs	r4, #2
	uint8_t scan_data_status = 0U;
    8c0e:	2700      	movs	r7, #0
    8c10:	e707      	b.n	8a22 <le_ext_adv_report+0x2ca>
		node_rx_extra_list_release(node_rx->hdr.rx_ftr.extra);
    8c12:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8c16:	f012 fd03 	bl	1b620 <node_rx_extra_list_release>
		return;
    8c1a:	e5c2      	b.n	87a2 <le_ext_adv_report+0x4a>
		    dup_found(PDU_ADV_TYPE_EXT_IND, adv_addr_type, adv_addr,
    8c1c:	9401      	str	r4, [sp, #4]
    8c1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
    8c20:	9300      	str	r3, [sp, #0]
    8c22:	9b21      	ldr	r3, [sp, #132]	; 0x84
    8c24:	f003 0303 	and.w	r3, r3, #3
    8c28:	9a15      	ldr	r2, [sp, #84]	; 0x54
    8c2a:	991d      	ldr	r1, [sp, #116]	; 0x74
    8c2c:	2007      	movs	r0, #7
    8c2e:	f7ff f9a5 	bl	7f7c <dup_found>
		if (dup_scan &&
    8c32:	2800      	cmp	r0, #0
    8c34:	f43f af00 	beq.w	8a38 <le_ext_adv_report+0x2e0>
			node_rx_extra_list_release(node_rx->hdr.rx_ftr.extra);
    8c38:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8c3c:	f012 fcf0 	bl	1b620 <node_rx_extra_list_release>
			return;
    8c40:	e5af      	b.n	87a2 <le_ext_adv_report+0x4a>
		if (!(adv_addr ||
    8c42:	9b20      	ldr	r3, [sp, #128]	; 0x80
    8c44:	b143      	cbz	r3, 8c58 <le_ext_adv_report+0x500>
		      (adi && ((tx_pwr != BT_HCI_LE_ADV_TX_POWER_NO_PREF) ||
    8c46:	f99d 30b6 	ldrsb.w	r3, [sp, #182]	; 0xb6
    8c4a:	2b7f      	cmp	r3, #127	; 0x7f
    8c4c:	f47f aef9 	bne.w	8a42 <le_ext_adv_report+0x2ea>
    8c50:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8c52:	2b00      	cmp	r3, #0
    8c54:	f47f aef5 	bne.w	8a42 <le_ext_adv_report+0x2ea>
			node_rx_extra_list_release(node_rx->hdr.rx_ftr.extra);
    8c58:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8c5c:	f012 fce0 	bl	1b620 <node_rx_extra_list_release>
			return;
    8c60:	e59f      	b.n	87a2 <le_ext_adv_report+0x4a>
		data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE;
    8c62:	2402      	movs	r4, #2
		data_len_total = CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX;
    8c64:	231f      	movs	r3, #31
    8c66:	931c      	str	r3, [sp, #112]	; 0x70
    8c68:	e6f8      	b.n	8a5c <le_ext_adv_report+0x304>
		node_rx_extra_list_release(node_rx->hdr.rx_ftr.extra);
    8c6a:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8c6e:	f012 fcd7 	bl	1b620 <node_rx_extra_list_release>
		return;
    8c72:	e596      	b.n	87a2 <le_ext_adv_report+0x4a>
		scan_data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE;
    8c74:	2702      	movs	r7, #2
		scan_data_len_total = CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX;
    8c76:	231f      	movs	r3, #31
    8c78:	9317      	str	r3, [sp, #92]	; 0x5c
    8c7a:	e75a      	b.n	8b32 <le_ext_adv_report+0x3da>
	LL_ASSERT(evt_buf);
    8c7c:	f641 1393 	movw	r3, #6547	; 0x1993
    8c80:	4a06      	ldr	r2, [pc, #24]	; (8c9c <le_ext_adv_report+0x544>)
    8c82:	4907      	ldr	r1, [pc, #28]	; (8ca0 <le_ext_adv_report+0x548>)
    8c84:	4807      	ldr	r0, [pc, #28]	; (8ca4 <le_ext_adv_report+0x54c>)
    8c86:	f010 ff20 	bl	19aca <assert_print>
    8c8a:	4040      	eors	r0, r0
    8c8c:	f380 8811 	msr	BASEPRI, r0
    8c90:	f04f 0003 	mov.w	r0, #3
    8c94:	df02      	svc	2
    8c96:	e75a      	b.n	8b4e <le_ext_adv_report+0x3f6>
    8c98:	20009294 	.word	0x20009294
    8c9c:	0001f210 	.word	0x0001f210
    8ca0:	0001f2c4 	.word	0x0001f2c4
    8ca4:	0001f01c 	.word	0x0001f01c

00008ca8 <le_per_adv_sync_report>:
{
    8ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8cac:	b08b      	sub	sp, #44	; 0x2c
    8cae:	9203      	str	r2, [sp, #12]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    8cb0:	4ba8      	ldr	r3, [pc, #672]	; (8f54 <le_per_adv_sync_report+0x2ac>)
    8cb2:	685b      	ldr	r3, [r3, #4]
    8cb4:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
    8cb8:	d055      	beq.n	8d66 <le_per_adv_sync_report+0xbe>
    8cba:	460e      	mov	r6, r1
	    (!(le_event_mask & BT_EVT_MASK_LE_PER_ADVERTISING_REPORT) &&
    8cbc:	4aa6      	ldr	r2, [pc, #664]	; (8f58 <le_per_adv_sync_report+0x2b0>)
    8cbe:	6813      	ldr	r3, [r2, #0]
    8cc0:	6852      	ldr	r2, [r2, #4]
    8cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    8cc6:	b913      	cbnz	r3, 8cce <le_per_adv_sync_report+0x26>
	    (!(le_event_mask & BT_EVT_MASK_LE_PER_ADVERTISING_REPORT) &&
    8cc8:	f012 0f02 	tst.w	r2, #2
    8ccc:	d04b      	beq.n	8d66 <le_per_adv_sync_report+0xbe>
	sync = HDR_LLL2ULL(ftr->param);
    8cce:	68b2      	ldr	r2, [r6, #8]
    8cd0:	6812      	ldr	r2, [r2, #0]
	if (unlikely(!sync->timeout_reload)) {
    8cd2:	f8b2 1080 	ldrh.w	r1, [r2, #128]	; 0x80
    8cd6:	b289      	uxth	r1, r1
    8cd8:	fab1 f481 	clz	r4, r1
    8cdc:	0964      	lsrs	r4, r4, #5
    8cde:	2900      	cmp	r1, #0
    8ce0:	d041      	beq.n	8d66 <le_per_adv_sync_report+0xbe>
	if ((le_event_mask & BT_EVT_MASK_LE_PER_ADVERTISING_REPORT) &&
    8ce2:	b11b      	cbz	r3, 8cec <le_per_adv_sync_report+0x44>
    8ce4:	7ef3      	ldrb	r3, [r6, #27]
    8ce6:	f013 0f10 	tst.w	r3, #16
    8cea:	d12c      	bne.n	8d46 <le_per_adv_sync_report+0x9e>
	rssi = -(node_rx->hdr.rx_ftr.rssi);
    8cec:	7e33      	ldrb	r3, [r6, #24]
    8cee:	425b      	negs	r3, r3
    8cf0:	fa4f fa83 	sxtb.w	sl, r3
	p = (void *)&adv->adv_ext_ind;
    8cf4:	1c83      	adds	r3, r0, #2
	h = (void *)p->ext_hdr_adv_data;
    8cf6:	1cc7      	adds	r7, r0, #3
	if (!p->ext_hdr_len) {
    8cf8:	7881      	ldrb	r1, [r0, #2]
    8cfa:	f011 013f 	ands.w	r1, r1, #63	; 0x3f
    8cfe:	9106      	str	r1, [sp, #24]
    8d00:	d05d      	beq.n	8dbe <le_per_adv_sync_report+0x116>
	ptr = h->data;
    8d02:	1d07      	adds	r7, r0, #4
	if (h->adv_addr) {
    8d04:	78c1      	ldrb	r1, [r0, #3]
    8d06:	f011 0f01 	tst.w	r1, #1
    8d0a:	d001      	beq.n	8d10 <le_per_adv_sync_report+0x68>
		ptr += BDADDR_SIZE;
    8d0c:	f100 070a 	add.w	r7, r0, #10
	if (h->tgt_addr) {
    8d10:	f011 0f02 	tst.w	r1, #2
    8d14:	d000      	beq.n	8d18 <le_per_adv_sync_report+0x70>
		ptr += BDADDR_SIZE;
    8d16:	3706      	adds	r7, #6
	if (h->cte_info) {
    8d18:	f011 0f04 	tst.w	r1, #4
    8d1c:	d026      	beq.n	8d6c <le_per_adv_sync_report+0xc4>
		cte_type = cte_info->type;
    8d1e:	f817 5b01 	ldrb.w	r5, [r7], #1
    8d22:	09ad      	lsrs	r5, r5, #6
    8d24:	9505      	str	r5, [sp, #20]
	if (h->adi) {
    8d26:	f011 0f08 	tst.w	r1, #8
    8d2a:	d022      	beq.n	8d72 <le_per_adv_sync_report+0xca>
		adi = (void *)ptr;
    8d2c:	463d      	mov	r5, r7
		ptr += sizeof(struct pdu_adv_adi);
    8d2e:	3702      	adds	r7, #2
	if (h->aux_ptr) {
    8d30:	f011 0f10 	tst.w	r1, #16
    8d34:	d01f      	beq.n	8d76 <le_per_adv_sync_report+0xce>
		if (aux_ptr->phy > EXT_ADV_AUX_PHY_LE_CODED) {
    8d36:	f897 c002 	ldrb.w	ip, [r7, #2]
    8d3a:	f1bc 0f5f 	cmp.w	ip, #95	; 0x5f
    8d3e:	d812      	bhi.n	8d66 <le_per_adv_sync_report+0xbe>
		aux_ptr = (void *)ptr;
    8d40:	9704      	str	r7, [sp, #16]
		ptr += sizeof(*aux_ptr);
    8d42:	3703      	adds	r7, #3
    8d44:	e01b      	b.n	8d7e <le_per_adv_sync_report+0xd6>
		sep = meta_evt(buf,
    8d46:	2207      	movs	r2, #7
    8d48:	210f      	movs	r1, #15
    8d4a:	9803      	ldr	r0, [sp, #12]
    8d4c:	f012 fa28 	bl	1b1a0 <meta_evt>
		sep->handle = sys_cpu_to_le16(node_rx->hdr.handle);
    8d50:	88f3      	ldrh	r3, [r6, #6]
    8d52:	8003      	strh	r3, [r0, #0]
		sep->tx_power = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8d54:	237f      	movs	r3, #127	; 0x7f
    8d56:	7083      	strb	r3, [r0, #2]
		sep->rssi = BT_HCI_LE_RSSI_NOT_AVAILABLE;
    8d58:	70c3      	strb	r3, [r0, #3]
		sep->cte_type = BT_HCI_LE_NO_CTE;
    8d5a:	23ff      	movs	r3, #255	; 0xff
    8d5c:	7103      	strb	r3, [r0, #4]
		sep->data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE;
    8d5e:	2302      	movs	r3, #2
    8d60:	7143      	strb	r3, [r0, #5]
		sep->length = 0;
    8d62:	2300      	movs	r3, #0
    8d64:	7183      	strb	r3, [r0, #6]
}
    8d66:	b00b      	add	sp, #44	; 0x2c
    8d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t cte_type = BT_HCI_LE_NO_CTE;
    8d6c:	25ff      	movs	r5, #255	; 0xff
    8d6e:	9505      	str	r5, [sp, #20]
    8d70:	e7d9      	b.n	8d26 <le_per_adv_sync_report+0x7e>
	const struct pdu_adv_adi *adi = NULL;
    8d72:	2500      	movs	r5, #0
    8d74:	e7dc      	b.n	8d30 <le_per_adv_sync_report+0x88>
	struct pdu_adv_aux_ptr *aux_ptr = NULL;
    8d76:	f04f 0c00 	mov.w	ip, #0
    8d7a:	f8cd c010 	str.w	ip, [sp, #16]
	if (h->sync_info) {
    8d7e:	f011 0f20 	tst.w	r1, #32
    8d82:	d000      	beq.n	8d86 <le_per_adv_sync_report+0xde>
		ptr += sizeof(struct pdu_adv_sync_info);
    8d84:	3712      	adds	r7, #18
	if (h->tx_pwr) {
    8d86:	f011 0f40 	tst.w	r1, #64	; 0x40
    8d8a:	d015      	beq.n	8db8 <le_per_adv_sync_report+0x110>
		tx_pwr = *(int8_t *)ptr;
    8d8c:	f917 1b01 	ldrsb.w	r1, [r7], #1
    8d90:	9107      	str	r1, [sp, #28]
	hdr_len = ptr - (uint8_t *)p;
    8d92:	1afb      	subs	r3, r7, r3
    8d94:	b2db      	uxtb	r3, r3
	hdr_buf_len = PDU_AC_EXT_HEADER_SIZE_MIN + p->ext_hdr_len;
    8d96:	7881      	ldrb	r1, [r0, #2]
    8d98:	f001 013f 	and.w	r1, r1, #63	; 0x3f
    8d9c:	3101      	adds	r1, #1
	if (hdr_len > hdr_buf_len) {
    8d9e:	428b      	cmp	r3, r1
    8da0:	d85a      	bhi.n	8e58 <le_per_adv_sync_report+0x1b0>
		acad_len = hdr_buf_len - hdr_len;
    8da2:	eba1 0c03 	sub.w	ip, r1, r3
		if (acad_len) {
    8da6:	f01c 0cff 	ands.w	ip, ip, #255	; 0xff
    8daa:	f8cd c018 	str.w	ip, [sp, #24]
    8dae:	d058      	beq.n	8e62 <le_per_adv_sync_report+0x1ba>
			hdr_len += acad_len;
    8db0:	460b      	mov	r3, r1
			acad = ptr;
    8db2:	46b9      	mov	r9, r7
			ptr += acad_len;
    8db4:	4467      	add	r7, ip
    8db6:	e00c      	b.n	8dd2 <le_per_adv_sync_report+0x12a>
	int8_t tx_pwr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8db8:	217f      	movs	r1, #127	; 0x7f
    8dba:	9107      	str	r1, [sp, #28]
    8dbc:	e7e9      	b.n	8d92 <le_per_adv_sync_report+0xea>
		hdr_len = PDU_AC_EXT_HEADER_SIZE_MIN;
    8dbe:	2301      	movs	r3, #1
	uint8_t *acad = NULL;
    8dc0:	f04f 0900 	mov.w	r9, #0
	uint8_t cte_type = BT_HCI_LE_NO_CTE;
    8dc4:	21ff      	movs	r1, #255	; 0xff
    8dc6:	9105      	str	r1, [sp, #20]
	const struct pdu_adv_adi *adi = NULL;
    8dc8:	464d      	mov	r5, r9
	struct pdu_adv_aux_ptr *aux_ptr = NULL;
    8dca:	f8cd 9010 	str.w	r9, [sp, #16]
	int8_t tx_pwr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8dce:	217f      	movs	r1, #127	; 0x7f
    8dd0:	9107      	str	r1, [sp, #28]
	if (hdr_len < adv->len) {
    8dd2:	f890 8001 	ldrb.w	r8, [r0, #1]
    8dd6:	4598      	cmp	r8, r3
    8dd8:	d946      	bls.n	8e68 <le_per_adv_sync_report+0x1c0>
		data_len = adv->len - hdr_len;
    8dda:	eba8 0803 	sub.w	r8, r8, r3
    8dde:	fa5f f888 	uxtb.w	r8, r8
	} else if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC_ADI_SUPPORT) &&
    8de2:	2d00      	cmp	r5, #0
    8de4:	d051      	beq.n	8e8a <le_per_adv_sync_report+0x1e2>
			      BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_PARTIAL :
    8de6:	9b04      	ldr	r3, [sp, #16]
    8de8:	1e18      	subs	r0, r3, #0
    8dea:	bf18      	it	ne
    8dec:	2001      	movne	r0, #1
		accept = sync->rx_enable && ftr->sync_rx_enabled &&
    8dee:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
    8df2:	f013 0f02 	tst.w	r3, #2
    8df6:	d007      	beq.n	8e08 <le_per_adv_sync_report+0x160>
    8df8:	7ef1      	ldrb	r1, [r6, #27]
    8dfa:	f011 0f01 	tst.w	r1, #1
    8dfe:	d003      	beq.n	8e08 <le_per_adv_sync_report+0x160>
    8e00:	f013 0f04 	tst.w	r3, #4
    8e04:	d133      	bne.n	8e6e <le_per_adv_sync_report+0x1c6>
    8e06:	2401      	movs	r4, #1
	data_len_total = node_rx->hdr.rx_ftr.aux_data_len;
    8e08:	f8b6 b01c 	ldrh.w	fp, [r6, #28]
	if ((le_event_mask & BT_EVT_MASK_LE_PER_ADVERTISING_REPORT) && accept &&
    8e0c:	4b52      	ldr	r3, [pc, #328]	; (8f58 <le_per_adv_sync_report+0x2b0>)
    8e0e:	681b      	ldr	r3, [r3, #0]
    8e10:	f413 4f80 	tst.w	r3, #16384	; 0x4000
    8e14:	f000 80a8 	beq.w	8f68 <le_per_adv_sync_report+0x2c0>
    8e18:	2c00      	cmp	r4, #0
    8e1a:	f000 8116 	beq.w	904a <le_per_adv_sync_report+0x3a2>
	    ((data_len_total - data_len) < CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX)) {
    8e1e:	4645      	mov	r5, r8
    8e20:	ebab 0308 	sub.w	r3, fp, r8
	if ((le_event_mask & BT_EVT_MASK_LE_PER_ADVERTISING_REPORT) && accept &&
    8e24:	2b1e      	cmp	r3, #30
    8e26:	f300 8112 	bgt.w	904e <le_per_adv_sync_report+0x3a6>
		if (data_len_total > data_len) {
    8e2a:	fa1f f888 	uxth.w	r8, r8
    8e2e:	45c3      	cmp	fp, r8
    8e30:	d901      	bls.n	8e36 <le_per_adv_sync_report+0x18e>
			tx_pwr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8e32:	237f      	movs	r3, #127	; 0x7f
    8e34:	9307      	str	r3, [sp, #28]
		data_len = MIN(data_len, (CONFIG_BT_CTLR_SCAN_DATA_LEN_MAX +
    8e36:	f105 031f 	add.w	r3, r5, #31
    8e3a:	eba3 030b 	sub.w	r3, r3, fp
    8e3e:	429d      	cmp	r5, r3
    8e40:	bfa8      	it	ge
    8e42:	461d      	movge	r5, r3
    8e44:	b2ed      	uxtb	r5, r5
	evt_buf = buf;
    8e46:	9b03      	ldr	r3, [sp, #12]
    8e48:	f8cd b020 	str.w	fp, [sp, #32]
    8e4c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    8e50:	4699      	mov	r9, r3
    8e52:	f8dd b01c 	ldr.w	fp, [sp, #28]
    8e56:	e035      	b.n	8ec4 <le_per_adv_sync_report+0x21c>
	uint8_t *acad = NULL;
    8e58:	f04f 0900 	mov.w	r9, #0
	uint8_t acad_len = 0U;
    8e5c:	f8cd 9018 	str.w	r9, [sp, #24]
    8e60:	e7b7      	b.n	8dd2 <le_per_adv_sync_report+0x12a>
	uint8_t *acad = NULL;
    8e62:	f04f 0900 	mov.w	r9, #0
    8e66:	e7b4      	b.n	8dd2 <le_per_adv_sync_report+0x12a>
	uint8_t *data = NULL;
    8e68:	2700      	movs	r7, #0
	uint8_t data_len = 0U;
    8e6a:	46b8      	mov	r8, r7
    8e6c:	e7b9      	b.n	8de2 <le_per_adv_sync_report+0x13a>
				     sync->peer_id_addr_type,
    8e6e:	4619      	mov	r1, r3
			  !dup_found(PDU_ADV_TYPE_EXT_IND,
    8e70:	9001      	str	r0, [sp, #4]
    8e72:	9500      	str	r5, [sp, #0]
    8e74:	2304      	movs	r3, #4
    8e76:	3288      	adds	r2, #136	; 0x88
    8e78:	f001 0101 	and.w	r1, r1, #1
    8e7c:	2007      	movs	r0, #7
    8e7e:	f7ff f87d 	bl	7f7c <dup_found>
			 (!sync->nodups ||
    8e82:	2800      	cmp	r0, #0
    8e84:	d1c0      	bne.n	8e08 <le_per_adv_sync_report+0x160>
		accept = sync->rx_enable && ftr->sync_rx_enabled &&
    8e86:	2401      	movs	r4, #1
    8e88:	e7be      	b.n	8e08 <le_per_adv_sync_report+0x160>
		accept = sync->rx_enable && ftr->sync_rx_enabled;
    8e8a:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
    8e8e:	f013 0f02 	tst.w	r3, #2
    8e92:	d0b9      	beq.n	8e08 <le_per_adv_sync_report+0x160>
    8e94:	7ef3      	ldrb	r3, [r6, #27]
    8e96:	f013 0f01 	tst.w	r3, #1
    8e9a:	d0b5      	beq.n	8e08 <le_per_adv_sync_report+0x160>
    8e9c:	2401      	movs	r4, #1
    8e9e:	e7b3      	b.n	8e08 <le_per_adv_sync_report+0x160>
				evt_buf = bt_buf_get_rx(BT_BUF_EVT, BUF_GET_TIMEOUT);
    8ea0:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    8ea4:	2300      	movs	r3, #0
    8ea6:	2001      	movs	r0, #1
    8ea8:	f7fc fae6 	bl	5478 <bt_buf_get_rx>
				LL_ASSERT(evt_buf);
    8eac:	4681      	mov	r9, r0
    8eae:	b3b0      	cbz	r0, 8f1e <le_per_adv_sync_report+0x276>
				net_buf_frag_add(buf, evt_buf);
    8eb0:	4649      	mov	r1, r9
    8eb2:	9803      	ldr	r0, [sp, #12]
    8eb4:	f014 f8fb 	bl	1d0ae <net_buf_frag_add>
				data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_PARTIAL;
    8eb8:	2301      	movs	r3, #1
				tx_pwr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
    8eba:	f04f 0b7f 	mov.w	fp, #127	; 0x7f
			sep->data_status = data_status;
    8ebe:	7163      	strb	r3, [r4, #5]
		} while (data_len > 0);
    8ec0:	2d00      	cmp	r5, #0
    8ec2:	d043      	beq.n	8f4c <le_per_adv_sync_report+0x2a4>
			data_len_frag = MIN(data_len, data_len_max);
    8ec4:	46a8      	mov	r8, r5
    8ec6:	2df7      	cmp	r5, #247	; 0xf7
    8ec8:	bf28      	it	cs
    8eca:	f04f 08f7 	movcs.w	r8, #247	; 0xf7
			sep = meta_evt(evt_buf,
    8ece:	f108 0207 	add.w	r2, r8, #7
    8ed2:	b2d2      	uxtb	r2, r2
    8ed4:	210f      	movs	r1, #15
    8ed6:	4648      	mov	r0, r9
    8ed8:	f012 f962 	bl	1b1a0 <meta_evt>
    8edc:	4604      	mov	r4, r0
			sep->handle = sys_cpu_to_le16(node_rx->hdr.handle);
    8ede:	88f3      	ldrh	r3, [r6, #6]
    8ee0:	8003      	strh	r3, [r0, #0]
			sep->tx_power = tx_pwr;
    8ee2:	f880 b002 	strb.w	fp, [r0, #2]
			sep->rssi = rssi;
    8ee6:	f880 a003 	strb.w	sl, [r0, #3]
			sep->cte_type = cte_type;
    8eea:	9b05      	ldr	r3, [sp, #20]
    8eec:	7103      	strb	r3, [r0, #4]
			sep->length = data_len_frag;
    8eee:	f880 8006 	strb.w	r8, [r0, #6]
    8ef2:	4642      	mov	r2, r8
    8ef4:	4639      	mov	r1, r7
    8ef6:	3007      	adds	r0, #7
    8ef8:	f7f8 fa00 	bl	12fc <memcpy>
			data += data_len_frag;
    8efc:	4447      	add	r7, r8
			data_len -= data_len_frag;
    8efe:	eba5 0508 	sub.w	r5, r5, r8
			if (data_len > 0) {
    8f02:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    8f06:	d1cb      	bne.n	8ea0 <le_per_adv_sync_report+0x1f8>
			} else if (!aux_ptr &&
    8f08:	9b04      	ldr	r3, [sp, #16]
    8f0a:	b1b3      	cbz	r3, 8f3a <le_per_adv_sync_report+0x292>
			} else if (ftr->aux_sched &&
    8f0c:	7ef3      	ldrb	r3, [r6, #27]
    8f0e:	f013 0f04 	tst.w	r3, #4
    8f12:	d017      	beq.n	8f44 <le_per_adv_sync_report+0x29c>
    8f14:	9b08      	ldr	r3, [sp, #32]
    8f16:	2b1e      	cmp	r3, #30
    8f18:	d916      	bls.n	8f48 <le_per_adv_sync_report+0x2a0>
				data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE;
    8f1a:	2302      	movs	r3, #2
    8f1c:	e7cf      	b.n	8ebe <le_per_adv_sync_report+0x216>
				LL_ASSERT(evt_buf);
    8f1e:	f641 330e 	movw	r3, #6926	; 0x1b0e
    8f22:	4a0e      	ldr	r2, [pc, #56]	; (8f5c <le_per_adv_sync_report+0x2b4>)
    8f24:	490e      	ldr	r1, [pc, #56]	; (8f60 <le_per_adv_sync_report+0x2b8>)
    8f26:	480f      	ldr	r0, [pc, #60]	; (8f64 <le_per_adv_sync_report+0x2bc>)
    8f28:	f010 fdcf 	bl	19aca <assert_print>
    8f2c:	4040      	eors	r0, r0
    8f2e:	f380 8811 	msr	BASEPRI, r0
    8f32:	f04f 0003 	mov.w	r0, #3
    8f36:	df02      	svc	2
    8f38:	e7ba      	b.n	8eb0 <le_per_adv_sync_report+0x208>
			} else if (!aux_ptr &&
    8f3a:	9b08      	ldr	r3, [sp, #32]
    8f3c:	2b1f      	cmp	r3, #31
    8f3e:	d8e5      	bhi.n	8f0c <le_per_adv_sync_report+0x264>
				data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_COMPLETE;
    8f40:	462b      	mov	r3, r5
    8f42:	e7bc      	b.n	8ebe <le_per_adv_sync_report+0x216>
				data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_INCOMPLETE;
    8f44:	2302      	movs	r3, #2
    8f46:	e7ba      	b.n	8ebe <le_per_adv_sync_report+0x216>
				data_status = BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_PARTIAL;
    8f48:	2301      	movs	r3, #1
    8f4a:	e7b8      	b.n	8ebe <le_per_adv_sync_report+0x216>
		evt_buf = NULL;
    8f4c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    8f50:	2400      	movs	r4, #0
    8f52:	e00a      	b.n	8f6a <le_per_adv_sync_report+0x2c2>
    8f54:	200000d8 	.word	0x200000d8
    8f58:	200000e0 	.word	0x200000e0
    8f5c:	0001f210 	.word	0x0001f210
    8f60:	0001f2c4 	.word	0x0001f2c4
    8f64:	0001f01c 	.word	0x0001f01c
	evt_buf = buf;
    8f68:	9c03      	ldr	r4, [sp, #12]
	if ((le_event_mask & BT_EVT_MASK_LE_BIGINFO_ADV_REPORT) && acad &&
    8f6a:	4b49      	ldr	r3, [pc, #292]	; (9090 <le_per_adv_sync_report+0x3e8>)
    8f6c:	685b      	ldr	r3, [r3, #4]
    8f6e:	f013 0f02 	tst.w	r3, #2
    8f72:	f43f aef8 	beq.w	8d66 <le_per_adv_sync_report+0xbe>
    8f76:	f1b9 0f00 	cmp.w	r9, #0
    8f7a:	f43f aef4 	beq.w	8d66 <le_per_adv_sync_report+0xbe>
    8f7e:	9b06      	ldr	r3, [sp, #24]
    8f80:	2b22      	cmp	r3, #34	; 0x22
    8f82:	f67f aef0 	bls.w	8d66 <le_per_adv_sync_report+0xbe>
		if (acad[PDU_ADV_DATA_HEADER_TYPE_OFFSET] != BT_DATA_BIG_INFO) {
    8f86:	f899 3001 	ldrb.w	r3, [r9, #1]
    8f8a:	2b2c      	cmp	r3, #44	; 0x2c
    8f8c:	f47f aeeb 	bne.w	8d66 <le_per_adv_sync_report+0xbe>
		bi_size = acad[PDU_ADV_DATA_HEADER_LEN_OFFSET];
    8f90:	f899 5000 	ldrb.w	r5, [r9]
		if (!evt_buf) {
    8f94:	2c00      	cmp	r4, #0
    8f96:	d05c      	beq.n	9052 <le_per_adv_sync_report+0x3aa>
		sep = meta_evt(evt_buf, BT_HCI_EVT_LE_BIGINFO_ADV_REPORT,
    8f98:	2213      	movs	r2, #19
    8f9a:	2122      	movs	r1, #34	; 0x22
    8f9c:	4620      	mov	r0, r4
    8f9e:	f012 f8ff 	bl	1b1a0 <meta_evt>
		sep->sync_handle = sys_cpu_to_le16(node_rx->hdr.handle);
    8fa2:	88f3      	ldrh	r3, [r6, #6]
    8fa4:	8003      	strh	r3, [r0, #0]
		sep->num_bis = bi->num_bis;
    8fa6:	f899 3005 	ldrb.w	r3, [r9, #5]
    8faa:	f3c3 03c4 	ubfx	r3, r3, #3, #5
    8fae:	7083      	strb	r3, [r0, #2]
		sep->nse = bi->nse;
    8fb0:	f899 3006 	ldrb.w	r3, [r9, #6]
    8fb4:	f3c3 0304 	ubfx	r3, r3, #0, #5
    8fb8:	70c3      	strb	r3, [r0, #3]
		sep->iso_interval = bi->iso_interval;
    8fba:	f899 2003 	ldrb.w	r2, [r9, #3]
    8fbe:	f899 3004 	ldrb.w	r3, [r9, #4]
    8fc2:	005b      	lsls	r3, r3, #1
    8fc4:	ea43 13d2 	orr.w	r3, r3, r2, lsr #7
    8fc8:	f899 2005 	ldrb.w	r2, [r9, #5]
    8fcc:	f002 0207 	and.w	r2, r2, #7
    8fd0:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    8fd4:	8083      	strh	r3, [r0, #4]
		sep->bn = bi->bn;
    8fd6:	f899 3006 	ldrb.w	r3, [r9, #6]
    8fda:	f3c3 1342 	ubfx	r3, r3, #5, #3
    8fde:	7183      	strb	r3, [r0, #6]
		sep->pto = bi->pto;
    8fe0:	f899 3009 	ldrb.w	r3, [r9, #9]
    8fe4:	f3c3 1303 	ubfx	r3, r3, #4, #4
    8fe8:	71c3      	strb	r3, [r0, #7]
		sep->irc = bi->irc;
    8fea:	f899 300c 	ldrb.w	r3, [r9, #12]
    8fee:	f3c3 1303 	ubfx	r3, r3, #4, #4
    8ff2:	7203      	strb	r3, [r0, #8]
		sep->max_pdu = bi->max_pdu;
    8ff4:	f899 300d 	ldrb.w	r3, [r9, #13]
    8ff8:	f8a0 3009 	strh.w	r3, [r0, #9]
		sys_put_le24(sys_le24_to_cpu(bi->sdu_interval),
    8ffc:	f899 2013 	ldrb.w	r2, [r9, #19]
    9000:	f899 3014 	ldrb.w	r3, [r9, #20]
    9004:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    9008:	f899 3015 	ldrb.w	r3, [r9, #21]
    900c:	f003 030f 	and.w	r3, r3, #15
    9010:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
	dst[0] = val;
    9014:	72c3      	strb	r3, [r0, #11]
	dst[1] = val >> 8;
    9016:	0a12      	lsrs	r2, r2, #8
    9018:	7302      	strb	r2, [r0, #12]
	dst[2] = val >> 16;
    901a:	0c1b      	lsrs	r3, r3, #16
    901c:	7343      	strb	r3, [r0, #13]
		sep->max_sdu = bi->max_sdu;
    901e:	f899 2015 	ldrb.w	r2, [r9, #21]
    9022:	f899 3016 	ldrb.w	r3, [r9, #22]
    9026:	011b      	lsls	r3, r3, #4
    9028:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
    902c:	81c3      	strh	r3, [r0, #14]
		sep->phy = HCI_AUX_PHY_TO_HCI_PHY(bi->chm_phy[4] >> 5);
    902e:	f899 301d 	ldrb.w	r3, [r9, #29]
    9032:	095b      	lsrs	r3, r3, #5
    9034:	3301      	adds	r3, #1
    9036:	7403      	strb	r3, [r0, #16]
		sep->framing = (bi->payload_count_framing[4] >> 7) & 0x01;
    9038:	f899 3022 	ldrb.w	r3, [r9, #34]	; 0x22
    903c:	09db      	lsrs	r3, r3, #7
    903e:	7443      	strb	r3, [r0, #17]
		if (bi_size == (PDU_BIG_INFO_ENCRYPTED_SIZE + 1)) {
    9040:	2d3a      	cmp	r5, #58	; 0x3a
    9042:	d021      	beq.n	9088 <le_per_adv_sync_report+0x3e0>
			sep->encryption = 0U;
    9044:	2300      	movs	r3, #0
    9046:	7483      	strb	r3, [r0, #18]
    9048:	e68d      	b.n	8d66 <le_per_adv_sync_report+0xbe>
	evt_buf = buf;
    904a:	9c03      	ldr	r4, [sp, #12]
    904c:	e78d      	b.n	8f6a <le_per_adv_sync_report+0x2c2>
    904e:	9c03      	ldr	r4, [sp, #12]
    9050:	e78b      	b.n	8f6a <le_per_adv_sync_report+0x2c2>
			evt_buf = bt_buf_get_rx(BT_BUF_EVT, BUF_GET_TIMEOUT);
    9052:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    9056:	2300      	movs	r3, #0
    9058:	2001      	movs	r0, #1
    905a:	f7fc fa0d 	bl	5478 <bt_buf_get_rx>
			LL_ASSERT(evt_buf);
    905e:	4604      	mov	r4, r0
    9060:	b120      	cbz	r0, 906c <le_per_adv_sync_report+0x3c4>
			net_buf_frag_add(buf, evt_buf);
    9062:	4621      	mov	r1, r4
    9064:	9803      	ldr	r0, [sp, #12]
    9066:	f014 f822 	bl	1d0ae <net_buf_frag_add>
    906a:	e795      	b.n	8f98 <le_per_adv_sync_report+0x2f0>
			LL_ASSERT(evt_buf);
    906c:	f641 333e 	movw	r3, #6974	; 0x1b3e
    9070:	4a08      	ldr	r2, [pc, #32]	; (9094 <le_per_adv_sync_report+0x3ec>)
    9072:	4909      	ldr	r1, [pc, #36]	; (9098 <le_per_adv_sync_report+0x3f0>)
    9074:	4809      	ldr	r0, [pc, #36]	; (909c <le_per_adv_sync_report+0x3f4>)
    9076:	f010 fd28 	bl	19aca <assert_print>
    907a:	4040      	eors	r0, r0
    907c:	f380 8811 	msr	BASEPRI, r0
    9080:	f04f 0003 	mov.w	r0, #3
    9084:	df02      	svc	2
    9086:	e7ec      	b.n	9062 <le_per_adv_sync_report+0x3ba>
			sep->encryption = 1U;
    9088:	2301      	movs	r3, #1
    908a:	7483      	strb	r3, [r0, #18]
    908c:	e66b      	b.n	8d66 <le_per_adv_sync_report+0xbe>
    908e:	bf00      	nop
    9090:	200000e0 	.word	0x200000e0
    9094:	0001f210 	.word	0x0001f210
    9098:	0001f2c4 	.word	0x0001f2c4
    909c:	0001f01c 	.word	0x0001f01c

000090a0 <le_df_connectionless_iq_report>:
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    90a0:	4b44      	ldr	r3, [pc, #272]	; (91b4 <le_df_connectionless_iq_report+0x114>)
    90a2:	685b      	ldr	r3, [r3, #4]
    90a4:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
    90a8:	f000 8083 	beq.w	91b2 <le_df_connectionless_iq_report+0x112>
{
    90ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    90b0:	460c      	mov	r4, r1
    90b2:	4616      	mov	r6, r2
	    !(le_event_mask & BT_EVT_MASK_LE_CONNECTIONLESS_IQ_REPORT)) {
    90b4:	4b40      	ldr	r3, [pc, #256]	; (91b8 <le_df_connectionless_iq_report+0x118>)
    90b6:	681b      	ldr	r3, [r3, #0]
	if (!(event_mask & BT_EVT_MASK_LE_META_EVENT) ||
    90b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    90bc:	d101      	bne.n	90c2 <le_df_connectionless_iq_report+0x22>
}
    90be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		sync = HDR_LLL2ULL(lll);
    90c2:	6888      	ldr	r0, [r1, #8]
    90c4:	f850 5b40 	ldr.w	r5, [r0], #64
		if (ull_df_sync_cfg_is_not_enabled(&lll->df_cfg) ||
    90c8:	f013 f99d 	bl	1c406 <ull_df_sync_cfg_is_not_enabled>
    90cc:	2800      	cmp	r0, #0
    90ce:	d1f6      	bne.n	90be <le_df_connectionless_iq_report+0x1e>
		    !sync->timeout_reload) {
    90d0:	f8b5 3080 	ldrh.w	r3, [r5, #128]	; 0x80
    90d4:	b29b      	uxth	r3, r3
		if (ull_df_sync_cfg_is_not_enabled(&lll->df_cfg) ||
    90d6:	2b00      	cmp	r3, #0
    90d8:	d0f1      	beq.n	90be <le_df_connectionless_iq_report+0x1e>
		sync_handle = ull_sync_handle_get(sync);
    90da:	4628      	mov	r0, r5
    90dc:	f002 f94a 	bl	b374 <ull_sync_handle_get>
    90e0:	4607      	mov	r7, r0
		per_evt_counter = iq_report->event_counter;
    90e2:	f8b4 8026 	ldrh.w	r8, [r4, #38]	; 0x26
	samples_cnt = (!iq_report->sample_count ? 1 : iq_report->sample_count);
    90e6:	f894 5020 	ldrb.w	r5, [r4, #32]
    90ea:	b905      	cbnz	r5, 90ee <le_df_connectionless_iq_report+0x4e>
    90ec:	2501      	movs	r5, #1
	sep = meta_evt(buf, BT_HCI_EVT_LE_CONNECTIONLESS_IQ_REPORT,
    90ee:	1daa      	adds	r2, r5, #6
    90f0:	0052      	lsls	r2, r2, #1
    90f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    90f6:	2115      	movs	r1, #21
    90f8:	4630      	mov	r0, r6
    90fa:	f012 f851 	bl	1b1a0 <meta_evt>
	rssi = RSSI_DBM_TO_DECI_DBM(iq_report->hdr.rx_ftr.rssi);
    90fe:	7e23      	ldrb	r3, [r4, #24]
    9100:	ebc3 3243 	rsb	r2, r3, r3, lsl #13
    9104:	ebc3 0382 	rsb	r3, r3, r2, lsl #2
    9108:	005b      	lsls	r3, r3, #1
	sep->sync_handle = sys_cpu_to_le16(sync_handle);
    910a:	8007      	strh	r7, [r0, #0]
	sep->rssi = sys_cpu_to_le16(rssi);
    910c:	f8a0 3003 	strh.w	r3, [r0, #3]
	sep->rssi_ant_id = iq_report->rssi_ant_id;
    9110:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    9114:	7143      	strb	r3, [r0, #5]
	sep->cte_type = iq_report->cte_info.type;
    9116:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
    911a:	f3c3 1281 	ubfx	r2, r3, #6, #2
    911e:	7182      	strb	r2, [r0, #6]
	sep->chan_idx = iq_report->chan_idx;
    9120:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
    9124:	7082      	strb	r2, [r0, #2]
	sep->per_evt_counter = sys_cpu_to_le16(per_evt_counter);
    9126:	f8a0 8009 	strh.w	r8, [r0, #9]
	if (sep->cte_type == BT_HCI_LE_AOA_CTE) {
    912a:	099b      	lsrs	r3, r3, #6
    912c:	d109      	bne.n	9142 <le_df_connectionless_iq_report+0xa2>
		sep->slot_durations = iq_report->local_slot_durations;
    912e:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
    9132:	71c3      	strb	r3, [r0, #7]
	sep->packet_status = iq_report->packet_status;
    9134:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
    9138:	7203      	strb	r3, [r0, #8]
	if (iq_report->packet_status == BT_HCI_LE_CTE_INSUFFICIENT_RESOURCES) {
    913a:	2bff      	cmp	r3, #255	; 0xff
    913c:	d008      	beq.n	9150 <le_df_connectionless_iq_report+0xb0>
		for (uint8_t idx = 0U; idx < samples_cnt; ++idx) {
    913e:	2200      	movs	r2, #0
    9140:	e017      	b.n	9172 <le_df_connectionless_iq_report+0xd2>
	} else if (sep->cte_type == BT_HCI_LE_AOD_CTE_1US) {
    9142:	2b01      	cmp	r3, #1
    9144:	d002      	beq.n	914c <le_df_connectionless_iq_report+0xac>
		sep->slot_durations = BT_HCI_LE_ANTENNA_SWITCHING_SLOT_2US;
    9146:	2302      	movs	r3, #2
    9148:	71c3      	strb	r3, [r0, #7]
    914a:	e7f3      	b.n	9134 <le_df_connectionless_iq_report+0x94>
		sep->slot_durations = BT_HCI_LE_ANTENNA_SWITCHING_SLOT_1US;
    914c:	71c3      	strb	r3, [r0, #7]
    914e:	e7f1      	b.n	9134 <le_df_connectionless_iq_report+0x94>
		sep->sample[0].i = BT_HCI_LE_CTE_REPORT_NO_VALID_SAMPLE;
    9150:	2380      	movs	r3, #128	; 0x80
    9152:	7303      	strb	r3, [r0, #12]
		sep->sample[0].q = BT_HCI_LE_CTE_REPORT_NO_VALID_SAMPLE;
    9154:	7343      	strb	r3, [r0, #13]
		sep->sample_count = 0U;
    9156:	2300      	movs	r3, #0
    9158:	72c3      	strb	r3, [r0, #11]
    915a:	e7b0      	b.n	90be <le_df_connectionless_iq_report+0x1e>
			sep->sample[idx].i = IQ_CONVERT_12_TO_8_BIT(iq_report->sample[idx].i);
    915c:	f06f 017f 	mvn.w	r1, #127	; 0x7f
    9160:	e013      	b.n	918a <le_df_connectionless_iq_report+0xea>
			sep->sample[idx].q = IQ_CONVERT_12_TO_8_BIT(iq_report->sample[idx].q);
    9162:	f06f 017f 	mvn.w	r1, #127	; 0x7f
    9166:	3304      	adds	r3, #4
    9168:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    916c:	7159      	strb	r1, [r3, #5]
		for (uint8_t idx = 0U; idx < samples_cnt; ++idx) {
    916e:	3201      	adds	r2, #1
    9170:	b2d2      	uxtb	r2, r2
    9172:	42aa      	cmp	r2, r5
    9174:	d21b      	bcs.n	91ae <le_df_connectionless_iq_report+0x10e>
			sep->sample[idx].i = IQ_CONVERT_12_TO_8_BIT(iq_report->sample[idx].i);
    9176:	4613      	mov	r3, r2
    9178:	f102 010a 	add.w	r1, r2, #10
    917c:	f934 1021 	ldrsh.w	r1, [r4, r1, lsl #2]
    9180:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
    9184:	d0ea      	beq.n	915c <le_df_connectionless_iq_report+0xbc>
    9186:	f341 1107 	sbfx	r1, r1, #4, #8
    918a:	f103 0c04 	add.w	ip, r3, #4
    918e:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
    9192:	f88c 1004 	strb.w	r1, [ip, #4]
			sep->sample[idx].q = IQ_CONVERT_12_TO_8_BIT(iq_report->sample[idx].q);
    9196:	f103 010a 	add.w	r1, r3, #10
    919a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    919e:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
    91a2:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
    91a6:	d0dc      	beq.n	9162 <le_df_connectionless_iq_report+0xc2>
    91a8:	f341 1107 	sbfx	r1, r1, #4, #8
    91ac:	e7db      	b.n	9166 <le_df_connectionless_iq_report+0xc6>
		sep->sample_count = samples_cnt;
    91ae:	72c5      	strb	r5, [r0, #11]
    91b0:	e785      	b.n	90be <le_df_connectionless_iq_report+0x1e>
    91b2:	4770      	bx	lr
    91b4:	200000d8 	.word	0x200000d8
    91b8:	200000e0 	.word	0x200000e0

000091bc <encode_control>:
 * @param pdu_data[in]    PDU. Same as node_rx_pdu->pdu, but more convenient
 * @param net_buf[out]    Upwards-going HCI buffer to fill
 */
static void encode_control(struct node_rx_pdu *node_rx,
			   struct pdu_data *pdu_data, struct net_buf *buf)
{
    91bc:	b508      	push	{r3, lr}
    91be:	4684      	mov	ip, r0
    91c0:	4608      	mov	r0, r1
	uint16_t handle;

	handle = node_rx->hdr.handle;

	switch (node_rx->hdr.type) {
    91c2:	f89c 3004 	ldrb.w	r3, [ip, #4]
    91c6:	3b05      	subs	r3, #5
    91c8:	2b21      	cmp	r3, #33	; 0x21
    91ca:	d836      	bhi.n	923a <encode_control+0x7e>
    91cc:	e8df f003 	tbb	[pc, r3]
    91d0:	1d191511 	.word	0x1d191511
    91d4:	25213535 	.word	0x25213535
    91d8:	35352d29 	.word	0x35352d29
    91dc:	35353535 	.word	0x35353535
    91e0:	35353535 	.word	0x35353535
    91e4:	35353535 	.word	0x35353535
    91e8:	35353535 	.word	0x35353535
    91ec:	35353535 	.word	0x35353535
    91f0:	3135      	.short	0x3135
#if defined(CONFIG_BT_OBSERVER)
	case NODE_RX_TYPE_REPORT:
		le_advertising_report(pdu_data, node_rx, buf);
    91f2:	4661      	mov	r1, ip
    91f4:	f7ff f856 	bl	82a4 <le_advertising_report>

	default:
		LL_ASSERT(0);
		return;
	}
}
    91f8:	bd08      	pop	{r3, pc}
		le_adv_ext_1M_report(pdu_data, node_rx, buf);
    91fa:	4661      	mov	r1, ip
    91fc:	f012 fa30 	bl	1b660 <le_adv_ext_1M_report>
		break;
    9200:	e7fa      	b.n	91f8 <encode_control+0x3c>
		le_adv_ext_2M_report(pdu_data, node_rx, buf);
    9202:	4661      	mov	r1, ip
    9204:	f012 fa31 	bl	1b66a <le_adv_ext_2M_report>
		break;
    9208:	e7f6      	b.n	91f8 <encode_control+0x3c>
		le_adv_ext_coded_report(pdu_data, node_rx, buf);
    920a:	4661      	mov	r1, ip
    920c:	f012 fa32 	bl	1b674 <le_adv_ext_coded_report>
		break;
    9210:	e7f2      	b.n	91f8 <encode_control+0x3c>
		le_scan_timeout(pdu_data, node_rx, buf);
    9212:	4661      	mov	r1, ip
    9214:	f7fe fd88 	bl	7d28 <le_scan_timeout>
		break;
    9218:	e7ee      	b.n	91f8 <encode_control+0x3c>
		le_per_adv_sync_established(pdu_data, node_rx, buf);
    921a:	4661      	mov	r1, ip
    921c:	f7ff f9ca 	bl	85b4 <le_per_adv_sync_established>
		break;
    9220:	e7ea      	b.n	91f8 <encode_control+0x3c>
		le_per_adv_sync_report(pdu_data, node_rx, buf);
    9222:	4661      	mov	r1, ip
    9224:	f7ff fd40 	bl	8ca8 <le_per_adv_sync_report>
		break;
    9228:	e7e6      	b.n	91f8 <encode_control+0x3c>
		le_per_adv_sync_lost(pdu_data, node_rx, buf);
    922a:	4661      	mov	r1, ip
    922c:	f7fe fd92 	bl	7d54 <le_per_adv_sync_lost>
		break;
    9230:	e7e2      	b.n	91f8 <encode_control+0x3c>
		le_df_connectionless_iq_report(pdu_data, node_rx, buf);
    9232:	4661      	mov	r1, ip
    9234:	f7ff ff34 	bl	90a0 <le_df_connectionless_iq_report>
		break;
    9238:	e7de      	b.n	91f8 <encode_control+0x3c>
		LL_ASSERT(0);
    923a:	f641 631a 	movw	r3, #7706	; 0x1e1a
    923e:	4a06      	ldr	r2, [pc, #24]	; (9258 <encode_control+0x9c>)
    9240:	4906      	ldr	r1, [pc, #24]	; (925c <encode_control+0xa0>)
    9242:	4807      	ldr	r0, [pc, #28]	; (9260 <encode_control+0xa4>)
    9244:	f010 fc41 	bl	19aca <assert_print>
    9248:	4040      	eors	r0, r0
    924a:	f380 8811 	msr	BASEPRI, r0
    924e:	f04f 0003 	mov.w	r0, #3
    9252:	df02      	svc	2
		return;
    9254:	e7d0      	b.n	91f8 <encode_control+0x3c>
    9256:	bf00      	nop
    9258:	0001f210 	.word	0x0001f210
    925c:	0001f1d4 	.word	0x0001f1d4
    9260:	0001f01c 	.word	0x0001f01c

00009264 <le_set_event_mask>:
{
    9264:	b510      	push	{r4, lr}
    9266:	460c      	mov	r4, r1
	struct bt_hci_cp_set_event_mask *cmd = (void *)buf->data;
    9268:	6883      	ldr	r3, [r0, #8]
	return ((uint16_t)src[1] << 8) | src[0];
    926a:	79d9      	ldrb	r1, [r3, #7]
    926c:	799a      	ldrb	r2, [r3, #6]
    926e:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    9272:	7958      	ldrb	r0, [r3, #5]
    9274:	791a      	ldrb	r2, [r3, #4]
    9276:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    927a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
	return ((uint16_t)src[1] << 8) | src[0];
    927e:	78d8      	ldrb	r0, [r3, #3]
    9280:	7899      	ldrb	r1, [r3, #2]
    9282:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    9286:	7858      	ldrb	r0, [r3, #1]
    9288:	781b      	ldrb	r3, [r3, #0]
    928a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    928e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
	le_event_mask = sys_get_le64(cmd->events);
    9292:	4904      	ldr	r1, [pc, #16]	; (92a4 <le_set_event_mask+0x40>)
    9294:	600b      	str	r3, [r1, #0]
    9296:	604a      	str	r2, [r1, #4]
	*evt = cmd_complete_status(0x00);
    9298:	2000      	movs	r0, #0
    929a:	f7fe fd11 	bl	7cc0 <cmd_complete_status>
    929e:	6020      	str	r0, [r4, #0]
}
    92a0:	bd10      	pop	{r4, pc}
    92a2:	bf00      	nop
    92a4:	200000e0 	.word	0x200000e0

000092a8 <set_event_mask>:
{
    92a8:	b510      	push	{r4, lr}
    92aa:	460c      	mov	r4, r1
	struct bt_hci_cp_set_event_mask *cmd = (void *)buf->data;
    92ac:	6883      	ldr	r3, [r0, #8]
	return ((uint16_t)src[1] << 8) | src[0];
    92ae:	79d9      	ldrb	r1, [r3, #7]
    92b0:	799a      	ldrb	r2, [r3, #6]
    92b2:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    92b6:	7958      	ldrb	r0, [r3, #5]
    92b8:	791a      	ldrb	r2, [r3, #4]
    92ba:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    92be:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
	return ((uint16_t)src[1] << 8) | src[0];
    92c2:	78d8      	ldrb	r0, [r3, #3]
    92c4:	7899      	ldrb	r1, [r3, #2]
    92c6:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    92ca:	7858      	ldrb	r0, [r3, #1]
    92cc:	781b      	ldrb	r3, [r3, #0]
    92ce:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
    92d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
	event_mask = sys_get_le64(cmd->events);
    92d6:	4904      	ldr	r1, [pc, #16]	; (92e8 <set_event_mask+0x40>)
    92d8:	600b      	str	r3, [r1, #0]
    92da:	604a      	str	r2, [r1, #4]
	*evt = cmd_complete_status(0x00);
    92dc:	2000      	movs	r0, #0
    92de:	f7fe fcef 	bl	7cc0 <cmd_complete_status>
    92e2:	6020      	str	r0, [r4, #0]
}
    92e4:	bd10      	pop	{r4, pc}
    92e6:	bf00      	nop
    92e8:	200000d8 	.word	0x200000d8

000092ec <hci_cmd_complete>:
{
    92ec:	b538      	push	{r3, r4, r5, lr}
    92ee:	4605      	mov	r5, r0
    92f0:	460c      	mov	r4, r1
	*buf = bt_hci_cmd_complete_create(_opcode, plen);
    92f2:	4b05      	ldr	r3, [pc, #20]	; (9308 <hci_cmd_complete+0x1c>)
    92f4:	8818      	ldrh	r0, [r3, #0]
    92f6:	f010 fe0a 	bl	19f0e <bt_hci_cmd_complete_create>
    92fa:	6028      	str	r0, [r5, #0]
    92fc:	4621      	mov	r1, r4
    92fe:	3008      	adds	r0, #8
    9300:	f013 fef0 	bl	1d0e4 <net_buf_simple_add>
}
    9304:	bd38      	pop	{r3, r4, r5, pc}
    9306:	bf00      	nop
    9308:	2000928c 	.word	0x2000928c

0000930c <vs_read_build_info>:
{
    930c:	b510      	push	{r4, lr}
    930e:	b086      	sub	sp, #24
    9310:	468e      	mov	lr, r1
	const char build_info[] = HCI_VS_BUILD_INFO;
    9312:	f10d 0c04 	add.w	ip, sp, #4
    9316:	4c0f      	ldr	r4, [pc, #60]	; (9354 <vs_read_build_info+0x48>)
    9318:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    931a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    931e:	6823      	ldr	r3, [r4, #0]
    9320:	f8ac 3000 	strh.w	r3, [ip]
	rp = hci_cmd_complete(evt, sizeof(*rp) + sizeof(build_info));
    9324:	2113      	movs	r1, #19
    9326:	4670      	mov	r0, lr
    9328:	f7ff ffe0 	bl	92ec <hci_cmd_complete>
    932c:	4686      	mov	lr, r0
	rp->status = 0x00;
    932e:	4604      	mov	r4, r0
    9330:	2300      	movs	r3, #0
    9332:	f804 3b01 	strb.w	r3, [r4], #1
    9336:	f10d 0c04 	add.w	ip, sp, #4
    933a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    933e:	f8ce 0001 	str.w	r0, [lr, #1]
    9342:	6061      	str	r1, [r4, #4]
    9344:	60a2      	str	r2, [r4, #8]
    9346:	60e3      	str	r3, [r4, #12]
    9348:	f8bc 3000 	ldrh.w	r3, [ip]
    934c:	8223      	strh	r3, [r4, #16]
}
    934e:	b006      	add	sp, #24
    9350:	bd10      	pop	{r4, pc}
    9352:	bf00      	nop
    9354:	0001f2cc 	.word	0x0001f2cc

00009358 <le_per_adv_recv_enable>:
{
    9358:	b570      	push	{r4, r5, r6, lr}
    935a:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_per_adv_recv_enable *cmd = (void *)buf->data;
    935c:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_ext_check(evt)) {
    935e:	4608      	mov	r0, r1
    9360:	f011 fe9b 	bl	1b09a <adv_cmds_ext_check>
    9364:	b100      	cbz	r0, 9368 <le_per_adv_recv_enable+0x10>
}
    9366:	bd70      	pop	{r4, r5, r6, pc}
	status = ll_sync_recv_enable(handle, cmd->enable);
    9368:	78a9      	ldrb	r1, [r5, #2]
    936a:	8828      	ldrh	r0, [r5, #0]
    936c:	f012 ff29 	bl	1c1c2 <ll_sync_recv_enable>
	if (!status) {
    9370:	4606      	mov	r6, r0
    9372:	b980      	cbnz	r0, 9396 <le_per_adv_recv_enable+0x3e>
		if (cmd->enable &
    9374:	78ab      	ldrb	r3, [r5, #2]
    9376:	f013 0f02 	tst.w	r3, #2
    937a:	d012      	beq.n	93a2 <le_per_adv_recv_enable+0x4a>
			if (!dup_scan || (dup_count == DUP_FILTER_DISABLED)) {
    937c:	4b0d      	ldr	r3, [pc, #52]	; (93b4 <le_per_adv_recv_enable+0x5c>)
    937e:	781b      	ldrb	r3, [r3, #0]
    9380:	b123      	cbz	r3, 938c <le_per_adv_recv_enable+0x34>
    9382:	4b0d      	ldr	r3, [pc, #52]	; (93b8 <le_per_adv_recv_enable+0x60>)
    9384:	681b      	ldr	r3, [r3, #0]
    9386:	f1b3 3fff 	cmp.w	r3, #4294967295
    938a:	d104      	bne.n	9396 <le_per_adv_recv_enable+0x3e>
				dup_count = 0;
    938c:	2300      	movs	r3, #0
    938e:	4a0a      	ldr	r2, [pc, #40]	; (93b8 <le_per_adv_recv_enable+0x60>)
    9390:	6013      	str	r3, [r2, #0]
				dup_curr = 0U;
    9392:	4a0a      	ldr	r2, [pc, #40]	; (93bc <le_per_adv_recv_enable+0x64>)
    9394:	6013      	str	r3, [r2, #0]
	ccst = hci_cmd_complete(evt, sizeof(*ccst));
    9396:	2101      	movs	r1, #1
    9398:	4620      	mov	r0, r4
    939a:	f7ff ffa7 	bl	92ec <hci_cmd_complete>
	ccst->status = status;
    939e:	7006      	strb	r6, [r0, #0]
    93a0:	e7e1      	b.n	9366 <le_per_adv_recv_enable+0xe>
		} else if (!dup_scan) {
    93a2:	4b04      	ldr	r3, [pc, #16]	; (93b4 <le_per_adv_recv_enable+0x5c>)
    93a4:	781b      	ldrb	r3, [r3, #0]
    93a6:	2b00      	cmp	r3, #0
    93a8:	d1f5      	bne.n	9396 <le_per_adv_recv_enable+0x3e>
			dup_count = DUP_FILTER_DISABLED;
    93aa:	4b03      	ldr	r3, [pc, #12]	; (93b8 <le_per_adv_recv_enable+0x60>)
    93ac:	f04f 32ff 	mov.w	r2, #4294967295
    93b0:	601a      	str	r2, [r3, #0]
    93b2:	e7f0      	b.n	9396 <le_per_adv_recv_enable+0x3e>
    93b4:	20009294 	.word	0x20009294
    93b8:	200024ec 	.word	0x200024ec
    93bc:	200024f0 	.word	0x200024f0

000093c0 <hci_cmd_handle>:
{
    93c0:	b530      	push	{r4, r5, lr}
    93c2:	b083      	sub	sp, #12
	struct net_buf *evt = NULL;
    93c4:	2300      	movs	r3, #0
    93c6:	9301      	str	r3, [sp, #4]
	if (cmd->len < sizeof(*chdr)) {
    93c8:	8983      	ldrh	r3, [r0, #12]
    93ca:	2b02      	cmp	r3, #2
    93cc:	d948      	bls.n	9460 <hci_cmd_handle+0xa0>
    93ce:	4604      	mov	r4, r0
    93d0:	460d      	mov	r5, r1
	return net_buf_simple_pull_mem(&buf->b, len);
    93d2:	2103      	movs	r1, #3
    93d4:	3008      	adds	r0, #8
    93d6:	f013 fe9e 	bl	1d116 <net_buf_simple_pull_mem>
	if (cmd->len < chdr->param_len) {
    93da:	89a2      	ldrh	r2, [r4, #12]
    93dc:	7883      	ldrb	r3, [r0, #2]
    93de:	429a      	cmp	r2, r3
    93e0:	d340      	bcc.n	9464 <hci_cmd_handle+0xa4>
	_opcode = sys_le16_to_cpu(chdr->opcode);
    93e2:	8802      	ldrh	r2, [r0, #0]
    93e4:	4b20      	ldr	r3, [pc, #128]	; (9468 <hci_cmd_handle+0xa8>)
    93e6:	801a      	strh	r2, [r3, #0]
	ocf = BT_OCF(_opcode);
    93e8:	f3c2 0009 	ubfx	r0, r2, #0, #10
	switch (BT_OGF(_opcode)) {
    93ec:	f3c2 2285 	ubfx	r2, r2, #10, #6
    93f0:	2a08      	cmp	r2, #8
    93f2:	d80a      	bhi.n	940a <hci_cmd_handle+0x4a>
    93f4:	b213      	sxth	r3, r2
    93f6:	b373      	cbz	r3, 9456 <hci_cmd_handle+0x96>
    93f8:	3a01      	subs	r2, #1
    93fa:	2a07      	cmp	r2, #7
    93fc:	d82b      	bhi.n	9456 <hci_cmd_handle+0x96>
    93fe:	e8df f002 	tbb	[pc, r2]
    9402:	2a0b      	.short	0x2a0b
    9404:	2a1f1a15 	.word	0x2a1f1a15
    9408:	242a      	.short	0x242a
    940a:	2a3f      	cmp	r2, #63	; 0x3f
    940c:	d123      	bne.n	9456 <hci_cmd_handle+0x96>

/* Map vendor command handler directly to common implementation */
inline int hci_vendor_cmd_handle(uint16_t ocf, struct net_buf *cmd,
				 struct net_buf **evt)
{
	return hci_vendor_cmd_handle_common(ocf, cmd, evt);
    940e:	aa01      	add	r2, sp, #4
    9410:	4621      	mov	r1, r4
    9412:	f012 fc5e 	bl	1bcd2 <hci_vendor_cmd_handle_common>
		break;
    9416:	e003      	b.n	9420 <hci_cmd_handle+0x60>
		err = link_control_cmd_handle(ocf, cmd, &evt);
    9418:	aa01      	add	r2, sp, #4
    941a:	4621      	mov	r1, r4
    941c:	f011 fe3f 	bl	1b09e <link_control_cmd_handle>
	if (err == -EINVAL) {
    9420:	f110 0f16 	cmn.w	r0, #22
    9424:	d017      	beq.n	9456 <hci_cmd_handle+0x96>
	return evt;
    9426:	9801      	ldr	r0, [sp, #4]
}
    9428:	b003      	add	sp, #12
    942a:	bd30      	pop	{r4, r5, pc}
		err = ctrl_bb_cmd_handle(ocf, cmd, &evt);
    942c:	aa01      	add	r2, sp, #4
    942e:	4621      	mov	r1, r4
    9430:	f012 f925 	bl	1b67e <ctrl_bb_cmd_handle>
		break;
    9434:	e7f4      	b.n	9420 <hci_cmd_handle+0x60>
		err = info_cmd_handle(ocf, cmd, &evt);
    9436:	aa01      	add	r2, sp, #4
    9438:	4621      	mov	r1, r4
    943a:	f012 fa10 	bl	1b85e <info_cmd_handle>
		break;
    943e:	e7ef      	b.n	9420 <hci_cmd_handle+0x60>
		err = status_cmd_handle(ocf, cmd, &evt);
    9440:	aa01      	add	r2, sp, #4
    9442:	4621      	mov	r1, r4
    9444:	f011 fe2e 	bl	1b0a4 <status_cmd_handle>
		break;
    9448:	e7ea      	b.n	9420 <hci_cmd_handle+0x60>
		err = controller_cmd_handle(ocf, cmd, &evt, node_rx);
    944a:	462b      	mov	r3, r5
    944c:	aa01      	add	r2, sp, #4
    944e:	4621      	mov	r1, r4
    9450:	f012 fb5b 	bl	1bb0a <controller_cmd_handle>
		break;
    9454:	e7e4      	b.n	9420 <hci_cmd_handle+0x60>
		evt = cmd_status(BT_HCI_ERR_UNKNOWN_CMD);
    9456:	2001      	movs	r0, #1
    9458:	f7fe fd42 	bl	7ee0 <cmd_status>
    945c:	9001      	str	r0, [sp, #4]
    945e:	e7e2      	b.n	9426 <hci_cmd_handle+0x66>
		return NULL;
    9460:	2000      	movs	r0, #0
    9462:	e7e1      	b.n	9428 <hci_cmd_handle+0x68>
		return NULL;
    9464:	2000      	movs	r0, #0
    9466:	e7df      	b.n	9428 <hci_cmd_handle+0x68>
    9468:	2000928c 	.word	0x2000928c

0000946c <ll_rx_link_quota_update>:
{
    946c:	b510      	push	{r4, lr}
	LL_ASSERT(delta <= 0 || mem_link_rx.quota_pdu < RX_CNT);
    946e:	1e04      	subs	r4, r0, #0
    9470:	dd03      	ble.n	947a <ll_rx_link_quota_update+0xe>
    9472:	4b0b      	ldr	r3, [pc, #44]	; (94a0 <ll_rx_link_quota_update+0x34>)
    9474:	881b      	ldrh	r3, [r3, #0]
    9476:	2b23      	cmp	r3, #35	; 0x23
    9478:	d804      	bhi.n	9484 <ll_rx_link_quota_update+0x18>
	mem_link_rx.quota_pdu += delta;
    947a:	4b09      	ldr	r3, [pc, #36]	; (94a0 <ll_rx_link_quota_update+0x34>)
    947c:	8818      	ldrh	r0, [r3, #0]
    947e:	4420      	add	r0, r4
    9480:	8018      	strh	r0, [r3, #0]
}
    9482:	bd10      	pop	{r4, pc}
	LL_ASSERT(delta <= 0 || mem_link_rx.quota_pdu < RX_CNT);
    9484:	f240 6327 	movw	r3, #1575	; 0x627
    9488:	4a06      	ldr	r2, [pc, #24]	; (94a4 <ll_rx_link_quota_update+0x38>)
    948a:	4907      	ldr	r1, [pc, #28]	; (94a8 <ll_rx_link_quota_update+0x3c>)
    948c:	4807      	ldr	r0, [pc, #28]	; (94ac <ll_rx_link_quota_update+0x40>)
    948e:	f010 fb1c 	bl	19aca <assert_print>
    9492:	4040      	eors	r0, r0
    9494:	f380 8811 	msr	BASEPRI, r0
    9498:	f04f 0003 	mov.w	r0, #3
    949c:	df02      	svc	2
    949e:	e7ec      	b.n	947a <ll_rx_link_quota_update+0xe>
    94a0:	200027b4 	.word	0x200027b4
    94a4:	0001f2e0 	.word	0x0001f2e0
    94a8:	0001f31c 	.word	0x0001f31c
    94ac:	0001f01c 	.word	0x0001f01c

000094b0 <perform_lll_reset>:

	return 0;
}

static void perform_lll_reset(void *param)
{
    94b0:	b510      	push	{r4, lr}
    94b2:	4604      	mov	r4, r0
	int err;

	/* Reset LLL */
	err = lll_reset();
    94b4:	f013 f8fe 	bl	1c6b4 <lll_reset>
	LL_ASSERT(!err);
    94b8:	b948      	cbnz	r0, 94ce <perform_lll_reset+0x1e>
	LL_ASSERT(!err);
#endif /* CONFIG_BT_BROADCASTER */

#if defined(CONFIG_BT_OBSERVER)
	/* Reset scan state */
	err = lll_scan_reset();
    94ba:	f013 f9c9 	bl	1c850 <lll_scan_reset>
	LL_ASSERT(!err);
    94be:	b9a0      	cbnz	r0, 94ea <perform_lll_reset+0x3a>
	err = lll_conn_reset();
	LL_ASSERT(!err);
#endif /* CONFIG_BT_CONN */

#if defined(CONFIG_BT_CTLR_DF)
	err = lll_df_reset();
    94c0:	f013 fb30 	bl	1cb24 <lll_df_reset>
	LL_ASSERT(!err);
    94c4:	b9f8      	cbnz	r0, 9506 <perform_lll_reset+0x56>
	z_impl_k_sem_give(sem);
    94c6:	4620      	mov	r0, r4
    94c8:	f009 fe9e 	bl	13208 <z_impl_k_sem_give>
#endif /* CONFIG_BT_CTLR_DF */

#if !defined(CONFIG_BT_CTLR_ZLI)
	k_sem_give(param);
#endif /* !CONFIG_BT_CTLR_ZLI */
}
    94cc:	bd10      	pop	{r4, pc}
	LL_ASSERT(!err);
    94ce:	f640 034f 	movw	r3, #2127	; 0x84f
    94d2:	4a14      	ldr	r2, [pc, #80]	; (9524 <perform_lll_reset+0x74>)
    94d4:	4914      	ldr	r1, [pc, #80]	; (9528 <perform_lll_reset+0x78>)
    94d6:	4815      	ldr	r0, [pc, #84]	; (952c <perform_lll_reset+0x7c>)
    94d8:	f010 faf7 	bl	19aca <assert_print>
    94dc:	4040      	eors	r0, r0
    94de:	f380 8811 	msr	BASEPRI, r0
    94e2:	f04f 0003 	mov.w	r0, #3
    94e6:	df02      	svc	2
    94e8:	e7e7      	b.n	94ba <perform_lll_reset+0xa>
	LL_ASSERT(!err);
    94ea:	f640 035a 	movw	r3, #2138	; 0x85a
    94ee:	4a0d      	ldr	r2, [pc, #52]	; (9524 <perform_lll_reset+0x74>)
    94f0:	490d      	ldr	r1, [pc, #52]	; (9528 <perform_lll_reset+0x78>)
    94f2:	480e      	ldr	r0, [pc, #56]	; (952c <perform_lll_reset+0x7c>)
    94f4:	f010 fae9 	bl	19aca <assert_print>
    94f8:	4040      	eors	r0, r0
    94fa:	f380 8811 	msr	BASEPRI, r0
    94fe:	f04f 0003 	mov.w	r0, #3
    9502:	df02      	svc	2
    9504:	e7dc      	b.n	94c0 <perform_lll_reset+0x10>
	LL_ASSERT(!err);
    9506:	f640 0365 	movw	r3, #2149	; 0x865
    950a:	4a06      	ldr	r2, [pc, #24]	; (9524 <perform_lll_reset+0x74>)
    950c:	4906      	ldr	r1, [pc, #24]	; (9528 <perform_lll_reset+0x78>)
    950e:	4807      	ldr	r0, [pc, #28]	; (952c <perform_lll_reset+0x7c>)
    9510:	f010 fadb 	bl	19aca <assert_print>
    9514:	4040      	eors	r0, r0
    9516:	f380 8811 	msr	BASEPRI, r0
    951a:	f04f 0003 	mov.w	r0, #3
    951e:	df02      	svc	2
    9520:	e7d1      	b.n	94c6 <perform_lll_reset+0x16>
    9522:	bf00      	nop
    9524:	0001f2e0 	.word	0x0001f2e0
    9528:	0001f360 	.word	0x0001f360
    952c:	0001f01c 	.word	0x0001f01c

00009530 <ull_ticker_status_give>:
{
    9530:	b508      	push	{r3, lr}
	*((uint32_t volatile *)param) = status;
    9532:	6008      	str	r0, [r1, #0]
    9534:	4801      	ldr	r0, [pc, #4]	; (953c <ull_ticker_status_give+0xc>)
    9536:	f009 fe67 	bl	13208 <z_impl_k_sem_give>
}
    953a:	bd08      	pop	{r3, pc}
    953c:	20005450 	.word	0x20005450

00009540 <ll_rx_link_alloc>:
{
    9540:	b508      	push	{r3, lr}
	return mem_acquire(&mem_link_rx.free);
    9542:	4802      	ldr	r0, [pc, #8]	; (954c <ll_rx_link_alloc+0xc>)
    9544:	f010 ff64 	bl	1a410 <mem_acquire>
}
    9548:	bd08      	pop	{r3, pc}
    954a:	bf00      	nop
    954c:	200027b8 	.word	0x200027b8

00009550 <ll_rx_link_release>:
{
    9550:	b508      	push	{r3, lr}
	mem_release(link, &mem_link_rx.free);
    9552:	4902      	ldr	r1, [pc, #8]	; (955c <ll_rx_link_release+0xc>)
    9554:	f010 ff6f 	bl	1a436 <mem_release>
}
    9558:	bd08      	pop	{r3, pc}
    955a:	bf00      	nop
    955c:	200027b8 	.word	0x200027b8

00009560 <rx_replenish>:
{
	return m;
}

static void rx_replenish(uint8_t max)
{
    9560:	b570      	push	{r4, r5, r6, lr}
    9562:	4605      	mov	r5, r0
	uint8_t idx;

	if (max > mem_link_rx.quota_pdu) {
    9564:	b282      	uxth	r2, r0
    9566:	4b19      	ldr	r3, [pc, #100]	; (95cc <rx_replenish+0x6c>)
    9568:	881b      	ldrh	r3, [r3, #0]
    956a:	429a      	cmp	r2, r3
    956c:	d921      	bls.n	95b2 <rx_replenish+0x52>
		max = mem_link_rx.quota_pdu;
    956e:	b2dd      	uxtb	r5, r3
    9570:	e01f      	b.n	95b2 <rx_replenish+0x52>
			return;
		}

		rx = mem_acquire(&mem_pdu_rx.free);
		if (!rx) {
			ll_rx_link_release(link);
    9572:	4630      	mov	r0, r6
    9574:	f7ff ffec 	bl	9550 <ll_rx_link_release>
		MFIFO_BY_IDX_ENQUEUE(ll_pdu_rx_free, idx, rx);

		ll_rx_link_quota_dec();
	}
#endif /* CONFIG_BT_CONN */
}
    9578:	bd70      	pop	{r4, r5, r6, pc}
	 * We want to maintain the invariant of emptiness defined by
	 * first == last, but we just advanced a copy of the write-index before
	 * and may have wrapped. So if first == last the queue is full and we
	 * can not continue
	 */
	if (last == first) {
    957a:	42a2      	cmp	r2, r4
    957c:	d0fc      	beq.n	9578 <rx_replenish+0x18>
		link = mem_acquire(&mem_link_rx.free);
    957e:	4814      	ldr	r0, [pc, #80]	; (95d0 <rx_replenish+0x70>)
    9580:	f010 ff46 	bl	1a410 <mem_acquire>
		if (!link) {
    9584:	4606      	mov	r6, r0
    9586:	2800      	cmp	r0, #0
    9588:	d0f6      	beq.n	9578 <rx_replenish+0x18>
		rx = mem_acquire(&mem_pdu_rx.free);
    958a:	4812      	ldr	r0, [pc, #72]	; (95d4 <rx_replenish+0x74>)
    958c:	f010 ff40 	bl	1a410 <mem_acquire>
		if (!rx) {
    9590:	4601      	mov	r1, r0
    9592:	2800      	cmp	r0, #0
    9594:	d0ed      	beq.n	9572 <rx_replenish+0x12>
		rx->link = link;
    9596:	6006      	str	r6, [r0, #0]
		MFIFO_BY_IDX_ENQUEUE(pdu_rx_free, idx, rx);
    9598:	4b0f      	ldr	r3, [pc, #60]	; (95d8 <rx_replenish+0x78>)
    959a:	781a      	ldrb	r2, [r3, #0]
 */
static inline void mfifo_by_idx_enqueue(uint8_t *fifo, uint8_t size, uint8_t idx,
					void *mem, uint8_t *last)
{
	/* API 2: fifo is array of void-ptrs */
	void **p = (void **)(fifo + (*last) * size); /* buffer preceding idx */
    959c:	7958      	ldrb	r0, [r3, #5]
    959e:	fb00 f202 	mul.w	r2, r0, r2
    95a2:	f103 0008 	add.w	r0, r3, #8
	*p = mem; /* store the payload which for API 2 is only a void-ptr */
    95a6:	5081      	str	r1, [r0, r2]

	cpu_dmb(); /* Ensure data accesses are synchronized */
	*last = idx; /* Commit: Update write index */
    95a8:	715c      	strb	r4, [r3, #5]
		ll_rx_link_quota_dec();
    95aa:	f012 fbfb 	bl	1bda4 <ll_rx_link_quota_dec>
		max--;
    95ae:	3d01      	subs	r5, #1
    95b0:	b2ed      	uxtb	r5, r5
	while (max && MFIFO_ENQUEUE_IDX_GET(pdu_rx_free, &idx)) {
    95b2:	2d00      	cmp	r5, #0
    95b4:	d0e0      	beq.n	9578 <rx_replenish+0x18>
    95b6:	4b08      	ldr	r3, [pc, #32]	; (95d8 <rx_replenish+0x78>)
    95b8:	7899      	ldrb	r1, [r3, #2]
    95ba:	791a      	ldrb	r2, [r3, #4]
    95bc:	795c      	ldrb	r4, [r3, #5]
	last = last + 1;
    95be:	3401      	adds	r4, #1
    95c0:	b2e4      	uxtb	r4, r4
	if (last == count) {
    95c2:	42a1      	cmp	r1, r4
    95c4:	d1d9      	bne.n	957a <rx_replenish+0x1a>
		last = 0U;
    95c6:	2400      	movs	r4, #0
    95c8:	e7d7      	b.n	957a <rx_replenish+0x1a>
    95ca:	bf00      	nop
    95cc:	200027b4 	.word	0x200027b4
    95d0:	200027b8 	.word	0x200027b8
    95d4:	200029fc 	.word	0x200029fc
    95d8:	20000510 	.word	0x20000510

000095dc <rx_link_dequeue_release_quota_inc>:
	ll_rx_release(rx);
	rx_replenish_one();
}

static void rx_link_dequeue_release_quota_inc(memq_link_t *link)
{
    95dc:	b510      	push	{r4, lr}
    95de:	4604      	mov	r4, r0
	(void)memq_dequeue(memq_ll_rx.tail,
    95e0:	4905      	ldr	r1, [pc, #20]	; (95f8 <rx_link_dequeue_release_quota_inc+0x1c>)
    95e2:	2200      	movs	r2, #0
    95e4:	6848      	ldr	r0, [r1, #4]
    95e6:	f010 ff6b 	bl	1a4c0 <memq_dequeue>
			   &memq_ll_rx.head, NULL);
	ll_rx_link_release(link);
    95ea:	4620      	mov	r0, r4
    95ec:	f7ff ffb0 	bl	9550 <ll_rx_link_release>
	ll_rx_link_quota_inc();
    95f0:	f012 fbde 	bl	1bdb0 <ll_rx_link_quota_inc>
}
    95f4:	bd10      	pop	{r4, pc}
    95f6:	bf00      	nop
    95f8:	20005434 	.word	0x20005434

000095fc <ll_rx_dequeue>:
{
    95fc:	b510      	push	{r4, lr}
    95fe:	b082      	sub	sp, #8
	struct node_rx_hdr *rx = NULL;
    9600:	2300      	movs	r3, #0
    9602:	9301      	str	r3, [sp, #4]
	link = memq_dequeue(memq_ll_rx.tail, &memq_ll_rx.head,
    9604:	4931      	ldr	r1, [pc, #196]	; (96cc <ll_rx_dequeue+0xd0>)
    9606:	aa01      	add	r2, sp, #4
    9608:	6848      	ldr	r0, [r1, #4]
    960a:	f010 ff59 	bl	1a4c0 <memq_dequeue>
	LL_ASSERT(link);
    960e:	4604      	mov	r4, r0
    9610:	b1e0      	cbz	r0, 964c <ll_rx_dequeue+0x50>
	ll_rx_link_release(link);
    9612:	4620      	mov	r0, r4
    9614:	f7ff ff9c 	bl	9550 <ll_rx_link_release>
	switch (rx->type) {
    9618:	9a01      	ldr	r2, [sp, #4]
    961a:	7913      	ldrb	r3, [r2, #4]
    961c:	2b26      	cmp	r3, #38	; 0x26
    961e:	d847      	bhi.n	96b0 <ll_rx_dequeue+0xb4>
    9620:	e8df f003 	tbb	[pc, r3]
    9624:	46464636 	.word	0x46464636
    9628:	22223646 	.word	0x22223646
    962c:	31464622 	.word	0x31464622
    9630:	46362236 	.word	0x46362236
    9634:	46464646 	.word	0x46464646
    9638:	46464646 	.word	0x46464646
    963c:	46464646 	.word	0x46464646
    9640:	46464646 	.word	0x46464646
    9644:	46464646 	.word	0x46464646
    9648:	4646      	.short	0x4646
    964a:	36          	.byte	0x36
    964b:	00          	.byte	0x00
	LL_ASSERT(link);
    964c:	f44f 736f 	mov.w	r3, #956	; 0x3bc
    9650:	4a1f      	ldr	r2, [pc, #124]	; (96d0 <ll_rx_dequeue+0xd4>)
    9652:	4920      	ldr	r1, [pc, #128]	; (96d4 <ll_rx_dequeue+0xd8>)
    9654:	4820      	ldr	r0, [pc, #128]	; (96d8 <ll_rx_dequeue+0xdc>)
    9656:	f010 fa38 	bl	19aca <assert_print>
    965a:	4040      	eors	r0, r0
    965c:	f380 8811 	msr	BASEPRI, r0
    9660:	f04f 0003 	mov.w	r0, #3
    9664:	df02      	svc	2
    9666:	e7d4      	b.n	9612 <ll_rx_dequeue+0x16>
		if (adv->type != PDU_ADV_TYPE_EXT_IND) {
    9668:	f892 3020 	ldrb.w	r3, [r2, #32]
    966c:	f003 030f 	and.w	r3, r3, #15
    9670:	2b07      	cmp	r3, #7
    9672:	d10b      	bne.n	968c <ll_rx_dequeue+0x90>
		rx_curr = rx->rx_ftr.extra;
    9674:	68d4      	ldr	r4, [r2, #12]
		while (rx_curr) {
    9676:	e003      	b.n	9680 <ll_rx_dequeue+0x84>
			link_free = rx_curr->link;
    9678:	6820      	ldr	r0, [r4, #0]
			rx_curr = rx_curr->rx_ftr.extra;
    967a:	68e4      	ldr	r4, [r4, #12]
			ll_rx_link_release(link_free);
    967c:	f7ff ff68 	bl	9550 <ll_rx_link_release>
		while (rx_curr) {
    9680:	2c00      	cmp	r4, #0
    9682:	d1f9      	bne.n	9678 <ll_rx_dequeue+0x7c>
    9684:	e002      	b.n	968c <ll_rx_dequeue+0x90>
		ull_scan_term_dequeue(rx->handle);
    9686:	7990      	ldrb	r0, [r2, #6]
    9688:	f000 ff54 	bl	a534 <ull_scan_term_dequeue>
}
    968c:	b002      	add	sp, #8
    968e:	bd10      	pop	{r4, pc}
		LL_ASSERT(rx->type != NODE_RX_TYPE_NONE);
    9690:	2b00      	cmp	r3, #0
    9692:	d1fb      	bne.n	968c <ll_rx_dequeue+0x90>
    9694:	f240 43e2 	movw	r3, #1250	; 0x4e2
    9698:	4a0d      	ldr	r2, [pc, #52]	; (96d0 <ll_rx_dequeue+0xd4>)
    969a:	4910      	ldr	r1, [pc, #64]	; (96dc <ll_rx_dequeue+0xe0>)
    969c:	480e      	ldr	r0, [pc, #56]	; (96d8 <ll_rx_dequeue+0xdc>)
    969e:	f010 fa14 	bl	19aca <assert_print>
    96a2:	4040      	eors	r0, r0
    96a4:	f380 8811 	msr	BASEPRI, r0
    96a8:	f04f 0003 	mov.w	r0, #3
    96ac:	df02      	svc	2
    96ae:	e7ed      	b.n	968c <ll_rx_dequeue+0x90>
		LL_ASSERT(0);
    96b0:	f240 43e6 	movw	r3, #1254	; 0x4e6
    96b4:	4a06      	ldr	r2, [pc, #24]	; (96d0 <ll_rx_dequeue+0xd4>)
    96b6:	490a      	ldr	r1, [pc, #40]	; (96e0 <ll_rx_dequeue+0xe4>)
    96b8:	4807      	ldr	r0, [pc, #28]	; (96d8 <ll_rx_dequeue+0xdc>)
    96ba:	f010 fa06 	bl	19aca <assert_print>
    96be:	4040      	eors	r0, r0
    96c0:	f380 8811 	msr	BASEPRI, r0
    96c4:	f04f 0003 	mov.w	r0, #3
    96c8:	df02      	svc	2
}
    96ca:	e7df      	b.n	968c <ll_rx_dequeue+0x90>
    96cc:	20005434 	.word	0x20005434
    96d0:	0001f2e0 	.word	0x0001f2e0
    96d4:	0001f368 	.word	0x0001f368
    96d8:	0001f01c 	.word	0x0001f01c
    96dc:	0001f370 	.word	0x0001f370
    96e0:	0001f1d4 	.word	0x0001f1d4

000096e4 <ll_rx_alloc>:
{
    96e4:	b508      	push	{r3, lr}
	return mem_acquire(&mem_pdu_rx.free);
    96e6:	4802      	ldr	r0, [pc, #8]	; (96f0 <ll_rx_alloc+0xc>)
    96e8:	f010 fe92 	bl	1a410 <mem_acquire>
}
    96ec:	bd08      	pop	{r3, pc}
    96ee:	bf00      	nop
    96f0:	200029fc 	.word	0x200029fc

000096f4 <ll_rx_release>:
{
    96f4:	b508      	push	{r3, lr}
	mem_release(node_rx, &mem_pdu_rx.free);
    96f6:	4902      	ldr	r1, [pc, #8]	; (9700 <ll_rx_release+0xc>)
    96f8:	f010 fe9d 	bl	1a436 <mem_release>
}
    96fc:	bd08      	pop	{r3, pc}
    96fe:	bf00      	nop
    9700:	200029fc 	.word	0x200029fc

00009704 <ll_rx_get>:
{
    9704:	b510      	push	{r4, lr}
    9706:	b082      	sub	sp, #8
    9708:	4604      	mov	r4, r0
	uint8_t cmplt = 0U;
    970a:	e004      	b.n	9716 <ll_rx_get+0x12>
				rx_link_dequeue_release_quota_inc(link);
    970c:	f7ff ff66 	bl	95dc <rx_link_dequeue_release_quota_inc>
				rx_release_replenish(rx);
    9710:	9801      	ldr	r0, [sp, #4]
    9712:	f012 fb60 	bl	1bdd6 <rx_release_replenish>
	*node_rx = NULL;
    9716:	2300      	movs	r3, #0
    9718:	6023      	str	r3, [r4, #0]
	link = memq_peek(memq_ll_rx.head, memq_ll_rx.tail, (void **)&rx);
    971a:	4b07      	ldr	r3, [pc, #28]	; (9738 <ll_rx_get+0x34>)
    971c:	aa01      	add	r2, sp, #4
    971e:	6859      	ldr	r1, [r3, #4]
    9720:	6818      	ldr	r0, [r3, #0]
    9722:	f010 fec5 	bl	1a4b0 <memq_peek>
	if (link) {
    9726:	b120      	cbz	r0, 9732 <ll_rx_get+0x2e>
			} else if (rx->type == NODE_RX_TYPE_RELEASE) {
    9728:	9b01      	ldr	r3, [sp, #4]
    972a:	7919      	ldrb	r1, [r3, #4]
    972c:	2901      	cmp	r1, #1
    972e:	d0ed      	beq.n	970c <ll_rx_get+0x8>
			*node_rx = rx;
    9730:	6023      	str	r3, [r4, #0]
}
    9732:	2000      	movs	r0, #0
    9734:	b002      	add	sp, #8
    9736:	bd10      	pop	{r4, pc}
    9738:	20005434 	.word	0x20005434

0000973c <ll_rx_mem_release>:
{
    973c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9740:	4607      	mov	r7, r0
	rx = *node_rx;
    9742:	6804      	ldr	r4, [r0, #0]
	while (rx) {
    9744:	e026      	b.n	9794 <ll_rx_mem_release+0x58>
			ll_rx_release(rx_free);
    9746:	4620      	mov	r0, r4
    9748:	f7ff ffd4 	bl	96f4 <ll_rx_release>
		break;
    974c:	e021      	b.n	9792 <ll_rx_mem_release+0x56>
			LL_ASSERT(rx_free->type != NODE_RX_TYPE_NONE);
    974e:	b12b      	cbz	r3, 975c <ll_rx_mem_release+0x20>
			ll_rx_link_quota_inc();
    9750:	f012 fb2e 	bl	1bdb0 <ll_rx_link_quota_inc>
			ll_rx_release(rx_free);
    9754:	4620      	mov	r0, r4
    9756:	f7ff ffcd 	bl	96f4 <ll_rx_release>
			break;
    975a:	e01a      	b.n	9792 <ll_rx_mem_release+0x56>
			LL_ASSERT(rx_free->type != NODE_RX_TYPE_NONE);
    975c:	f240 539c 	movw	r3, #1436	; 0x59c
    9760:	4a5b      	ldr	r2, [pc, #364]	; (98d0 <ll_rx_mem_release+0x194>)
    9762:	495c      	ldr	r1, [pc, #368]	; (98d4 <ll_rx_mem_release+0x198>)
    9764:	485c      	ldr	r0, [pc, #368]	; (98d8 <ll_rx_mem_release+0x19c>)
    9766:	f010 f9b0 	bl	19aca <assert_print>
    976a:	4040      	eors	r0, r0
    976c:	f380 8811 	msr	BASEPRI, r0
    9770:	f04f 0003 	mov.w	r0, #3
    9774:	df02      	svc	2
    9776:	e7eb      	b.n	9750 <ll_rx_mem_release+0x14>
			uint8_t status = se->status;
    9778:	f894 6020 	ldrb.w	r6, [r4, #32]
			if ((status == BT_HCI_ERR_SUCCESS) ||
    977c:	2e00      	cmp	r6, #0
    977e:	d067      	beq.n	9850 <ll_rx_mem_release+0x114>
    9780:	2e1a      	cmp	r6, #26
    9782:	d065      	beq.n	9850 <ll_rx_mem_release+0x114>
			    (status == BT_HCI_ERR_UNSUPP_REMOTE_FEATURE) ||
    9784:	2e3e      	cmp	r6, #62	; 0x3e
    9786:	d063      	beq.n	9850 <ll_rx_mem_release+0x114>
				LL_ASSERT(status == BT_HCI_ERR_OP_CANCELLED_BY_HOST);
    9788:	2e44      	cmp	r6, #68	; 0x44
    978a:	d175      	bne.n	9878 <ll_rx_mem_release+0x13c>
			ull_sync_release(sync);
    978c:	68a0      	ldr	r0, [r4, #8]
    978e:	f001 fe43 	bl	b418 <ull_sync_release>
{
    9792:	462c      	mov	r4, r5
	while (rx) {
    9794:	2c00      	cmp	r4, #0
    9796:	f000 8095 	beq.w	98c4 <ll_rx_mem_release+0x188>
		rx = rx->next;
    979a:	6825      	ldr	r5, [r4, #0]
		switch (rx_free->type) {
    979c:	7923      	ldrb	r3, [r4, #4]
    979e:	2b28      	cmp	r3, #40	; 0x28
    97a0:	f200 8082 	bhi.w	98a8 <ll_rx_mem_release+0x16c>
    97a4:	a201      	add	r2, pc, #4	; (adr r2, 97ac <ll_rx_mem_release+0x70>)
    97a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    97aa:	bf00      	nop
    97ac:	0000974f 	.word	0x0000974f
    97b0:	000098a9 	.word	0x000098a9
    97b4:	000098a9 	.word	0x000098a9
    97b8:	000098a9 	.word	0x000098a9
    97bc:	000098a9 	.word	0x000098a9
    97c0:	0000974f 	.word	0x0000974f
    97c4:	0000974f 	.word	0x0000974f
    97c8:	0000974f 	.word	0x0000974f
    97cc:	0000974f 	.word	0x0000974f
    97d0:	000098a9 	.word	0x000098a9
    97d4:	000098a9 	.word	0x000098a9
    97d8:	00009747 	.word	0x00009747
    97dc:	00009779 	.word	0x00009779
    97e0:	0000974f 	.word	0x0000974f
    97e4:	0000978d 	.word	0x0000978d
    97e8:	000098a9 	.word	0x000098a9
    97ec:	000098a9 	.word	0x000098a9
    97f0:	000098a9 	.word	0x000098a9
    97f4:	000098a9 	.word	0x000098a9
    97f8:	000098a9 	.word	0x000098a9
    97fc:	000098a9 	.word	0x000098a9
    9800:	000098a9 	.word	0x000098a9
    9804:	000098a9 	.word	0x000098a9
    9808:	000098a9 	.word	0x000098a9
    980c:	000098a9 	.word	0x000098a9
    9810:	000098a9 	.word	0x000098a9
    9814:	000098a9 	.word	0x000098a9
    9818:	000098a9 	.word	0x000098a9
    981c:	000098a9 	.word	0x000098a9
    9820:	000098a9 	.word	0x000098a9
    9824:	000098a9 	.word	0x000098a9
    9828:	000098a9 	.word	0x000098a9
    982c:	000098a9 	.word	0x000098a9
    9830:	000098a9 	.word	0x000098a9
    9834:	000098a9 	.word	0x000098a9
    9838:	000098a9 	.word	0x000098a9
    983c:	000098a9 	.word	0x000098a9
    9840:	000098a9 	.word	0x000098a9
    9844:	00009895 	.word	0x00009895
    9848:	00009895 	.word	0x00009895
    984c:	00009895 	.word	0x00009895
				scan = (void *)rx_free->rx_ftr.param;
    9850:	f8d4 8008 	ldr.w	r8, [r4, #8]
				ll_rx_release(rx_free);
    9854:	4620      	mov	r0, r4
    9856:	f7ff ff4d 	bl	96f4 <ll_rx_release>
				sync = scan->periodic.sync;
    985a:	f8d8 4050 	ldr.w	r4, [r8, #80]	; 0x50
				ull_sync_setup_reset(scan);
    985e:	4640      	mov	r0, r8
    9860:	f012 fd6e 	bl	1c340 <ull_sync_setup_reset>
				if (status != BT_HCI_ERR_SUCCESS) {
    9864:	2e00      	cmp	r6, #0
    9866:	d094      	beq.n	9792 <ll_rx_mem_release+0x56>
					ll_rx_link_release(link_sync_lost);
    9868:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
    986c:	f7ff fe70 	bl	9550 <ll_rx_link_release>
					ull_sync_release(sync);
    9870:	4620      	mov	r0, r4
    9872:	f001 fdd1 	bl	b418 <ull_sync_release>
    9876:	e78c      	b.n	9792 <ll_rx_mem_release+0x56>
				LL_ASSERT(status == BT_HCI_ERR_OP_CANCELLED_BY_HOST);
    9878:	f240 53cc 	movw	r3, #1484	; 0x5cc
    987c:	4a14      	ldr	r2, [pc, #80]	; (98d0 <ll_rx_mem_release+0x194>)
    987e:	4917      	ldr	r1, [pc, #92]	; (98dc <ll_rx_mem_release+0x1a0>)
    9880:	4815      	ldr	r0, [pc, #84]	; (98d8 <ll_rx_mem_release+0x19c>)
    9882:	f010 f922 	bl	19aca <assert_print>
    9886:	4040      	eors	r0, r0
    9888:	f380 8811 	msr	BASEPRI, r0
    988c:	f04f 0003 	mov.w	r0, #3
    9890:	df02      	svc	2
    9892:	e77b      	b.n	978c <ll_rx_mem_release+0x50>
			ull_iq_report_link_inc_quota(report_cnt);
    9894:	2001      	movs	r0, #1
    9896:	f002 f84f 	bl	b938 <ull_iq_report_link_inc_quota>
			ull_df_iq_report_mem_release(rx_free);
    989a:	4620      	mov	r0, r4
    989c:	f002 f844 	bl	b928 <ull_df_iq_report_mem_release>
			ull_df_rx_iq_report_alloc(report_cnt);
    98a0:	2001      	movs	r0, #1
    98a2:	f002 f86b 	bl	b97c <ull_df_rx_iq_report_alloc>
		break;
    98a6:	e774      	b.n	9792 <ll_rx_mem_release+0x56>
			LL_ASSERT(0);
    98a8:	f240 631b 	movw	r3, #1563	; 0x61b
    98ac:	4a08      	ldr	r2, [pc, #32]	; (98d0 <ll_rx_mem_release+0x194>)
    98ae:	490c      	ldr	r1, [pc, #48]	; (98e0 <ll_rx_mem_release+0x1a4>)
    98b0:	4809      	ldr	r0, [pc, #36]	; (98d8 <ll_rx_mem_release+0x19c>)
    98b2:	f010 f90a 	bl	19aca <assert_print>
    98b6:	4040      	eors	r0, r0
    98b8:	f380 8811 	msr	BASEPRI, r0
    98bc:	f04f 0003 	mov.w	r0, #3
    98c0:	df02      	svc	2
			break;
    98c2:	e766      	b.n	9792 <ll_rx_mem_release+0x56>
	*node_rx = rx;
    98c4:	603c      	str	r4, [r7, #0]
	rx_replenish_all();
    98c6:	f012 fa7c 	bl	1bdc2 <rx_replenish_all>
}
    98ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    98ce:	bf00      	nop
    98d0:	0001f2e0 	.word	0x0001f2e0
    98d4:	0001f390 	.word	0x0001f390
    98d8:	0001f01c 	.word	0x0001f01c
    98dc:	0001f3b4 	.word	0x0001f3b4
    98e0:	0001f1d4 	.word	0x0001f1d4

000098e4 <ll_rx_put>:
{
    98e4:	b508      	push	{r3, lr}
	memq_enqueue(link, rx, &memq_ll_rx.tail);
    98e6:	4a02      	ldr	r2, [pc, #8]	; (98f0 <ll_rx_put+0xc>)
    98e8:	f010 fdd8 	bl	1a49c <memq_enqueue>
}
    98ec:	bd08      	pop	{r3, pc}
    98ee:	bf00      	nop
    98f0:	20005438 	.word	0x20005438

000098f4 <ll_rx_sched>:
{
    98f4:	b508      	push	{r3, lr}
	k_sem_give(sem_recv);
    98f6:	4b02      	ldr	r3, [pc, #8]	; (9900 <ll_rx_sched+0xc>)
    98f8:	6818      	ldr	r0, [r3, #0]
    98fa:	f009 fc85 	bl	13208 <z_impl_k_sem_give>
}
    98fe:	bd08      	pop	{r3, pc}
    9900:	2000544c 	.word	0x2000544c

00009904 <rx_demux_rx>:
 * @brief Dispatch rx objects
 * @details Rx objects are only peeked, not dequeued yet.
 *   Execution context: ULL high priority Mayfly
 */
static inline int rx_demux_rx(memq_link_t *link, struct node_rx_hdr *rx)
{
    9904:	b538      	push	{r3, r4, r5, lr}
    9906:	4605      	mov	r5, r0
    9908:	460c      	mov	r4, r1
	/* Demux Rx objects */
	switch (rx->type) {
    990a:	790b      	ldrb	r3, [r1, #4]
    990c:	3b01      	subs	r3, #1
    990e:	2b27      	cmp	r3, #39	; 0x27
    9910:	d859      	bhi.n	99c6 <rx_demux_rx+0xc2>
    9912:	e8df f003 	tbb	[pc, r3]
    9916:	584c      	.short	0x584c
    9918:	144c5858 	.word	0x144c5858
    991c:	2b141458 	.word	0x2b141458
    9920:	58143658 	.word	0x58143658
    9924:	58585858 	.word	0x58585858
    9928:	58585858 	.word	0x58585858
    992c:	58585858 	.word	0x58585858
    9930:	58585858 	.word	0x58585858
    9934:	58585858 	.word	0x58585858
    9938:	40585858 	.word	0x40585858
    993c:	4040      	.short	0x4040
	case NODE_RX_TYPE_SYNC_REPORT:
#endif /* CONFIG_BT_CTLR_SYNC_PERIODIC */
	{
		struct pdu_adv *adv;

		(void)memq_dequeue(memq_ull_rx.tail, &memq_ull_rx.head, NULL);
    993e:	4929      	ldr	r1, [pc, #164]	; (99e4 <rx_demux_rx+0xe0>)
    9940:	2200      	movs	r2, #0
    9942:	6848      	ldr	r0, [r1, #4]
    9944:	f010 fdbc 	bl	1a4c0 <memq_dequeue>

		adv = (void *)((struct node_rx_pdu *)rx)->pdu;
		if (adv->type != PDU_ADV_TYPE_EXT_IND) {
    9948:	f894 3020 	ldrb.w	r3, [r4, #32]
    994c:	f003 030f 	and.w	r3, r3, #15
    9950:	2b07      	cmp	r3, #7
    9952:	d006      	beq.n	9962 <rx_demux_rx+0x5e>
			ll_rx_put(link, rx);
    9954:	4621      	mov	r1, r4
    9956:	4628      	mov	r0, r5
    9958:	f7ff ffc4 	bl	98e4 <ll_rx_put>
			ll_rx_sched();
    995c:	f7ff ffca 	bl	98f4 <ll_rx_sched>
			break;
    9960:	e00d      	b.n	997e <rx_demux_rx+0x7a>
		}

		ull_scan_aux_setup(link, rx);
    9962:	4621      	mov	r1, r4
    9964:	4628      	mov	r0, r5
    9966:	f7f8 f813 	bl	1990 <ull_scan_aux_setup>
	}
	break;
    996a:	e008      	b.n	997e <rx_demux_rx+0x7a>

	case NODE_RX_TYPE_EXT_AUX_RELEASE:
	{
		(void)memq_dequeue(memq_ull_rx.tail, &memq_ull_rx.head, NULL);
    996c:	491d      	ldr	r1, [pc, #116]	; (99e4 <rx_demux_rx+0xe0>)
    996e:	2200      	movs	r2, #0
    9970:	6848      	ldr	r0, [r1, #4]
    9972:	f010 fda5 	bl	1a4c0 <memq_dequeue>
		ull_scan_aux_release(link, rx);
    9976:	4621      	mov	r1, r4
    9978:	4628      	mov	r0, r5
    997a:	f001 fa19 	bl	adb0 <ull_scan_aux_release>
	}
	break;
	}

	return 0;
}
    997e:	2000      	movs	r0, #0
    9980:	bd38      	pop	{r3, r4, r5, pc}
		(void)memq_dequeue(memq_ull_rx.tail, &memq_ull_rx.head, NULL);
    9982:	4918      	ldr	r1, [pc, #96]	; (99e4 <rx_demux_rx+0xe0>)
    9984:	2200      	movs	r2, #0
    9986:	6848      	ldr	r0, [r1, #4]
    9988:	f010 fd9a 	bl	1a4c0 <memq_dequeue>
		ull_sync_established_report(link, rx);
    998c:	4621      	mov	r1, r4
    998e:	4628      	mov	r0, r5
    9990:	f001 fda8 	bl	b4e4 <ull_sync_established_report>
	break;
    9994:	e7f3      	b.n	997e <rx_demux_rx+0x7a>
		(void)memq_dequeue(memq_ull_rx.tail, &memq_ull_rx.head, NULL);
    9996:	4913      	ldr	r1, [pc, #76]	; (99e4 <rx_demux_rx+0xe0>)
    9998:	2200      	movs	r2, #0
    999a:	6848      	ldr	r0, [r1, #4]
    999c:	f010 fd90 	bl	1a4c0 <memq_dequeue>
		ll_rx_put(link, rx);
    99a0:	4621      	mov	r1, r4
    99a2:	4628      	mov	r0, r5
    99a4:	f7ff ff9e 	bl	98e4 <ll_rx_put>
		ll_rx_sched();
    99a8:	f7ff ffa4 	bl	98f4 <ll_rx_sched>
	break;
    99ac:	e7e7      	b.n	997e <rx_demux_rx+0x7a>
		(void)memq_dequeue(memq_ull_rx.tail, &memq_ull_rx.head, NULL);
    99ae:	490d      	ldr	r1, [pc, #52]	; (99e4 <rx_demux_rx+0xe0>)
    99b0:	2200      	movs	r2, #0
    99b2:	6848      	ldr	r0, [r1, #4]
    99b4:	f010 fd84 	bl	1a4c0 <memq_dequeue>
		ll_rx_put(link, rx);
    99b8:	4621      	mov	r1, r4
    99ba:	4628      	mov	r0, r5
    99bc:	f7ff ff92 	bl	98e4 <ll_rx_put>
		ll_rx_sched();
    99c0:	f7ff ff98 	bl	98f4 <ll_rx_sched>
	break;
    99c4:	e7db      	b.n	997e <rx_demux_rx+0x7a>
		LL_ASSERT(0);
    99c6:	f640 234f 	movw	r3, #2639	; 0xa4f
    99ca:	4a07      	ldr	r2, [pc, #28]	; (99e8 <rx_demux_rx+0xe4>)
    99cc:	4907      	ldr	r1, [pc, #28]	; (99ec <rx_demux_rx+0xe8>)
    99ce:	4808      	ldr	r0, [pc, #32]	; (99f0 <rx_demux_rx+0xec>)
    99d0:	f010 f87b 	bl	19aca <assert_print>
    99d4:	4040      	eors	r0, r0
    99d6:	f380 8811 	msr	BASEPRI, r0
    99da:	f04f 0003 	mov.w	r0, #3
    99de:	df02      	svc	2
	break;
    99e0:	e7cd      	b.n	997e <rx_demux_rx+0x7a>
    99e2:	bf00      	nop
    99e4:	20005444 	.word	0x20005444
    99e8:	0001f2e0 	.word	0x0001f2e0
    99ec:	0001f1d4 	.word	0x0001f1d4
    99f0:	0001f01c 	.word	0x0001f01c

000099f4 <rx_demux>:
{
    99f4:	b510      	push	{r4, lr}
    99f6:	b082      	sub	sp, #8
    99f8:	e005      	b.n	9a06 <rx_demux+0x12>
				nack = rx_demux_rx(link, rx);
    99fa:	9901      	ldr	r1, [sp, #4]
    99fc:	4620      	mov	r0, r4
    99fe:	f7ff ff81 	bl	9904 <rx_demux_rx>
			if (nack) {
    9a02:	b9d0      	cbnz	r0, 9a3a <rx_demux+0x46>
	} while (link);
    9a04:	b1cc      	cbz	r4, 9a3a <rx_demux+0x46>
		link = memq_peek(memq_ull_rx.head, memq_ull_rx.tail,
    9a06:	4b0e      	ldr	r3, [pc, #56]	; (9a40 <rx_demux+0x4c>)
    9a08:	aa01      	add	r2, sp, #4
    9a0a:	6859      	ldr	r1, [r3, #4]
    9a0c:	6818      	ldr	r0, [r3, #0]
    9a0e:	f010 fd4f 	bl	1a4b0 <memq_peek>
		if (link) {
    9a12:	4604      	mov	r4, r0
    9a14:	2800      	cmp	r0, #0
    9a16:	d0f5      	beq.n	9a04 <rx_demux+0x10>
			LL_ASSERT(rx);
    9a18:	9b01      	ldr	r3, [sp, #4]
    9a1a:	2b00      	cmp	r3, #0
    9a1c:	d1ed      	bne.n	99fa <rx_demux+0x6>
    9a1e:	f640 03fd 	movw	r3, #2301	; 0x8fd
    9a22:	4a08      	ldr	r2, [pc, #32]	; (9a44 <rx_demux+0x50>)
    9a24:	4908      	ldr	r1, [pc, #32]	; (9a48 <rx_demux+0x54>)
    9a26:	4809      	ldr	r0, [pc, #36]	; (9a4c <rx_demux+0x58>)
    9a28:	f010 f84f 	bl	19aca <assert_print>
    9a2c:	4040      	eors	r0, r0
    9a2e:	f380 8811 	msr	BASEPRI, r0
    9a32:	f04f 0003 	mov.w	r0, #3
    9a36:	df02      	svc	2
    9a38:	e7df      	b.n	99fa <rx_demux+0x6>
}
    9a3a:	b002      	add	sp, #8
    9a3c:	bd10      	pop	{r4, pc}
    9a3e:	bf00      	nop
    9a40:	20005444 	.word	0x20005444
    9a44:	0001f2e0 	.word	0x0001f2e0
    9a48:	0001f3c4 	.word	0x0001f3c4
    9a4c:	0001f01c 	.word	0x0001f01c

00009a50 <ull_ticker_status_take>:
{
    9a50:	b510      	push	{r4, lr}
    9a52:	460c      	mov	r4, r1
	if (ret == TICKER_STATUS_BUSY) {
    9a54:	2802      	cmp	r0, #2
    9a56:	d003      	beq.n	9a60 <ull_ticker_status_take+0x10>
		LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    9a58:	b110      	cbz	r0, 9a60 <ull_ticker_status_take+0x10>
    9a5a:	680b      	ldr	r3, [r1, #0]
    9a5c:	2b02      	cmp	r3, #2
    9a5e:	d008      	beq.n	9a72 <ull_ticker_status_take+0x22>
	return z_impl_k_sem_take(sem, timeout);
    9a60:	f04f 32ff 	mov.w	r2, #4294967295
    9a64:	f04f 33ff 	mov.w	r3, #4294967295
    9a68:	4809      	ldr	r0, [pc, #36]	; (9a90 <ull_ticker_status_take+0x40>)
    9a6a:	f009 fbf5 	bl	13258 <z_impl_k_sem_take>
	return *ret_cb;
    9a6e:	6820      	ldr	r0, [r4, #0]
}
    9a70:	bd10      	pop	{r4, pc}
		LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    9a72:	f240 63ad 	movw	r3, #1709	; 0x6ad
    9a76:	4a07      	ldr	r2, [pc, #28]	; (9a94 <ull_ticker_status_take+0x44>)
    9a78:	4907      	ldr	r1, [pc, #28]	; (9a98 <ull_ticker_status_take+0x48>)
    9a7a:	4808      	ldr	r0, [pc, #32]	; (9a9c <ull_ticker_status_take+0x4c>)
    9a7c:	f010 f825 	bl	19aca <assert_print>
    9a80:	4040      	eors	r0, r0
    9a82:	f380 8811 	msr	BASEPRI, r0
    9a86:	f04f 0003 	mov.w	r0, #3
    9a8a:	df02      	svc	2
    9a8c:	e7e8      	b.n	9a60 <ull_ticker_status_take+0x10>
    9a8e:	bf00      	nop
    9a90:	20005450 	.word	0x20005450
    9a94:	0001f2e0 	.word	0x0001f2e0
    9a98:	0001f3d0 	.word	0x0001f3d0
    9a9c:	0001f01c 	.word	0x0001f01c

00009aa0 <ull_disable_mark>:
	if (!*m) {
    9aa0:	4b04      	ldr	r3, [pc, #16]	; (9ab4 <ull_disable_mark+0x14>)
    9aa2:	681b      	ldr	r3, [r3, #0]
    9aa4:	b113      	cbz	r3, 9aac <ull_disable_mark+0xc>
}
    9aa6:	4b03      	ldr	r3, [pc, #12]	; (9ab4 <ull_disable_mark+0x14>)
    9aa8:	6818      	ldr	r0, [r3, #0]
    9aaa:	4770      	bx	lr
		*m = param;
    9aac:	4b01      	ldr	r3, [pc, #4]	; (9ab4 <ull_disable_mark+0x14>)
    9aae:	6018      	str	r0, [r3, #0]
    9ab0:	e7f9      	b.n	9aa6 <ull_disable_mark+0x6>
    9ab2:	bf00      	nop
    9ab4:	2000277c 	.word	0x2000277c

00009ab8 <ull_disable_unmark>:
{
    9ab8:	4603      	mov	r3, r0
	if (*m && *m == param) {
    9aba:	4a05      	ldr	r2, [pc, #20]	; (9ad0 <ull_disable_unmark+0x18>)
    9abc:	6810      	ldr	r0, [r2, #0]
    9abe:	b110      	cbz	r0, 9ac6 <ull_disable_unmark+0xe>
    9ac0:	4283      	cmp	r3, r0
    9ac2:	d001      	beq.n	9ac8 <ull_disable_unmark+0x10>
	return NULL;
    9ac4:	2000      	movs	r0, #0
}
    9ac6:	4770      	bx	lr
		*m = NULL;
    9ac8:	2100      	movs	r1, #0
    9aca:	6011      	str	r1, [r2, #0]
		return param;
    9acc:	4618      	mov	r0, r3
    9ace:	4770      	bx	lr
    9ad0:	2000277c 	.word	0x2000277c

00009ad4 <ull_disable_mark_get>:
}
    9ad4:	4b01      	ldr	r3, [pc, #4]	; (9adc <ull_disable_mark_get+0x8>)
    9ad6:	6818      	ldr	r0, [r3, #0]
    9ad8:	4770      	bx	lr
    9ada:	bf00      	nop
    9adc:	2000277c 	.word	0x2000277c

00009ae0 <ull_disable>:
{
    9ae0:	b530      	push	{r4, r5, lr}
    9ae2:	b087      	sub	sp, #28
	hdr = HDR_LLL2ULL(lll);
    9ae4:	6805      	ldr	r5, [r0, #0]
	return hdr->ref;
    9ae6:	782b      	ldrb	r3, [r5, #0]
	if (!ull_ref_get(hdr)) {
    9ae8:	b353      	cbz	r3, 9b40 <ull_disable+0x60>
    9aea:	4604      	mov	r4, r0
	return z_impl_k_sem_init(sem, initial_count, limit);
    9aec:	2201      	movs	r2, #1
    9aee:	2100      	movs	r1, #0
    9af0:	4668      	mov	r0, sp
    9af2:	f014 fa58 	bl	1dfa6 <z_impl_k_sem_init>
	hdr->disabled_param = &sem;
    9af6:	f8c5 d018 	str.w	sp, [r5, #24]
	hdr->disabled_cb = disabled_cb;
    9afa:	4b14      	ldr	r3, [pc, #80]	; (9b4c <ull_disable+0x6c>)
    9afc:	616b      	str	r3, [r5, #20]
    9afe:	782b      	ldrb	r3, [r5, #0]
	if (!ull_ref_get(hdr)) {
    9b00:	b30b      	cbz	r3, 9b46 <ull_disable+0x66>
	mfy.param = lll;
    9b02:	4b13      	ldr	r3, [pc, #76]	; (9b50 <ull_disable+0x70>)
    9b04:	609c      	str	r4, [r3, #8]
	ret = mayfly_enqueue(TICKER_USER_ID_THREAD, TICKER_USER_ID_LLL, 0,
    9b06:	2200      	movs	r2, #0
    9b08:	4611      	mov	r1, r2
    9b0a:	2003      	movs	r0, #3
    9b0c:	f7fd fba0 	bl	7250 <mayfly_enqueue>
	LL_ASSERT(!ret);
    9b10:	b940      	cbnz	r0, 9b24 <ull_disable+0x44>
	return z_impl_k_sem_take(sem, timeout);
    9b12:	f04f 32ff 	mov.w	r2, #4294967295
    9b16:	f04f 33ff 	mov.w	r3, #4294967295
    9b1a:	4668      	mov	r0, sp
    9b1c:	f009 fb9c 	bl	13258 <z_impl_k_sem_take>
}
    9b20:	b007      	add	sp, #28
    9b22:	bd30      	pop	{r4, r5, pc}
	LL_ASSERT(!ret);
    9b24:	f240 732a 	movw	r3, #1834	; 0x72a
    9b28:	4a0a      	ldr	r2, [pc, #40]	; (9b54 <ull_disable+0x74>)
    9b2a:	490b      	ldr	r1, [pc, #44]	; (9b58 <ull_disable+0x78>)
    9b2c:	480b      	ldr	r0, [pc, #44]	; (9b5c <ull_disable+0x7c>)
    9b2e:	f00f ffcc 	bl	19aca <assert_print>
    9b32:	4040      	eors	r0, r0
    9b34:	f380 8811 	msr	BASEPRI, r0
    9b38:	f04f 0003 	mov.w	r0, #3
    9b3c:	df02      	svc	2
    9b3e:	e7e8      	b.n	9b12 <ull_disable+0x32>
		return -EALREADY;
    9b40:	f06f 0077 	mvn.w	r0, #119	; 0x77
    9b44:	e7ec      	b.n	9b20 <ull_disable+0x40>
		return -EALREADY;
    9b46:	f06f 0077 	mvn.w	r0, #119	; 0x77
    9b4a:	e7e9      	b.n	9b20 <ull_disable+0x40>
    9b4c:	0001bdbb 	.word	0x0001bdbb
    9b50:	200006f4 	.word	0x200006f4
    9b54:	0001f2e0 	.word	0x0001f2e0
    9b58:	0001f3c8 	.word	0x0001f3c8
    9b5c:	0001f01c 	.word	0x0001f01c

00009b60 <ull_ticker_stop_with_mark>:
{
    9b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b62:	b085      	sub	sp, #20
    9b64:	4605      	mov	r5, r0
    9b66:	460c      	mov	r4, r1
    9b68:	4616      	mov	r6, r2
	mark = ull_disable_mark(param);
    9b6a:	4608      	mov	r0, r1
    9b6c:	f7ff ff98 	bl	9aa0 <ull_disable_mark>
	if (mark != param) {
    9b70:	4284      	cmp	r4, r0
    9b72:	d127      	bne.n	9bc4 <ull_ticker_stop_with_mark+0x64>
	ret_cb = TICKER_STATUS_BUSY;
    9b74:	2302      	movs	r3, #2
    9b76:	9303      	str	r3, [sp, #12]
	ret = ticker_stop(TICKER_INSTANCE_ID_CTLR, TICKER_USER_ID_THREAD,
    9b78:	af03      	add	r7, sp, #12
    9b7a:	9700      	str	r7, [sp, #0]
    9b7c:	4b16      	ldr	r3, [pc, #88]	; (9bd8 <ull_ticker_stop_with_mark+0x78>)
    9b7e:	462a      	mov	r2, r5
    9b80:	2103      	movs	r1, #3
    9b82:	2000      	movs	r0, #0
    9b84:	f7fd fdda 	bl	773c <ticker_stop>
	ret = ull_ticker_status_take(ret, &ret_cb);
    9b88:	4639      	mov	r1, r7
    9b8a:	f7ff ff61 	bl	9a50 <ull_ticker_status_take>
	if (ret) {
    9b8e:	b148      	cbz	r0, 9ba4 <ull_ticker_stop_with_mark+0x44>
		mark = ull_disable_unmark(param);
    9b90:	4620      	mov	r0, r4
    9b92:	f7ff ff91 	bl	9ab8 <ull_disable_unmark>
		if (mark != param) {
    9b96:	4284      	cmp	r4, r0
    9b98:	d017      	beq.n	9bca <ull_ticker_stop_with_mark+0x6a>
			return -ENOLCK;
    9b9a:	f06f 052d 	mvn.w	r5, #45	; 0x2d
}
    9b9e:	4628      	mov	r0, r5
    9ba0:	b005      	add	sp, #20
    9ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	err = ull_disable(lll_disable);
    9ba4:	4630      	mov	r0, r6
    9ba6:	f7ff ff9b 	bl	9ae0 <ull_disable>
    9baa:	4605      	mov	r5, r0
	mark = ull_disable_unmark(param);
    9bac:	4620      	mov	r0, r4
    9bae:	f7ff ff83 	bl	9ab8 <ull_disable_unmark>
	if (mark != param) {
    9bb2:	4284      	cmp	r4, r0
    9bb4:	d10c      	bne.n	9bd0 <ull_ticker_stop_with_mark+0x70>
	if (err && (err != -EALREADY)) {
    9bb6:	2d00      	cmp	r5, #0
    9bb8:	d0f1      	beq.n	9b9e <ull_ticker_stop_with_mark+0x3e>
    9bba:	f115 0f78 	cmn.w	r5, #120	; 0x78
    9bbe:	d1ee      	bne.n	9b9e <ull_ticker_stop_with_mark+0x3e>
	return 0;
    9bc0:	2500      	movs	r5, #0
    9bc2:	e7ec      	b.n	9b9e <ull_ticker_stop_with_mark+0x3e>
		return -ENOLCK;
    9bc4:	f06f 052d 	mvn.w	r5, #45	; 0x2d
    9bc8:	e7e9      	b.n	9b9e <ull_ticker_stop_with_mark+0x3e>
		return -EALREADY;
    9bca:	f06f 0577 	mvn.w	r5, #119	; 0x77
    9bce:	e7e6      	b.n	9b9e <ull_ticker_stop_with_mark+0x3e>
		return -ENOLCK;
    9bd0:	f06f 052d 	mvn.w	r5, #45	; 0x2d
    9bd4:	e7e3      	b.n	9b9e <ull_ticker_stop_with_mark+0x3e>
    9bd6:	bf00      	nop
    9bd8:	00009531 	.word	0x00009531

00009bdc <ull_pdu_rx_alloc_peek>:
	if (count > MFIFO_AVAIL_COUNT_GET(pdu_rx_free)) {
    9bdc:	490d      	ldr	r1, [pc, #52]	; (9c14 <ull_pdu_rx_alloc_peek+0x38>)
    9bde:	788b      	ldrb	r3, [r1, #2]
    9be0:	790a      	ldrb	r2, [r1, #4]
    9be2:	7949      	ldrb	r1, [r1, #5]
 * @details API 1 and 2
 *   Empty if first == last
 */
static inline uint8_t mfifo_avail_count_get(uint8_t count, uint8_t first, uint8_t last)
{
	if (last >= first) {
    9be4:	428a      	cmp	r2, r1
    9be6:	d80c      	bhi.n	9c02 <ull_pdu_rx_alloc_peek+0x26>
		return last - first;
    9be8:	1a8b      	subs	r3, r1, r2
    9bea:	b2db      	uxtb	r3, r3
    9bec:	4298      	cmp	r0, r3
    9bee:	d80d      	bhi.n	9c0c <ull_pdu_rx_alloc_peek+0x30>
	return MFIFO_DEQUEUE_PEEK(pdu_rx_free);
    9bf0:	4b08      	ldr	r3, [pc, #32]	; (9c14 <ull_pdu_rx_alloc_peek+0x38>)
    9bf2:	781b      	ldrb	r3, [r3, #0]
 * @details API 2
 */
static inline void *mfifo_dequeue_peek(uint8_t *fifo, uint8_t size, uint8_t first,
				       uint8_t last)
{
	if (first == last) {
    9bf4:	428a      	cmp	r2, r1
    9bf6:	d00b      	beq.n	9c10 <ull_pdu_rx_alloc_peek+0x34>
		return NULL; /* Queue is empty */
	}

	/* API 2: fifo is array of void-ptrs */
	return *((void **)(fifo + first * size));
    9bf8:	fb03 f202 	mul.w	r2, r3, r2
    9bfc:	4b06      	ldr	r3, [pc, #24]	; (9c18 <ull_pdu_rx_alloc_peek+0x3c>)
    9bfe:	5898      	ldr	r0, [r3, r2]
    9c00:	4770      	bx	lr
		return count - first + last;
    9c02:	1a9b      	subs	r3, r3, r2
    9c04:	fa51 f383 	uxtab	r3, r1, r3
    9c08:	b2db      	uxtb	r3, r3
    9c0a:	e7ef      	b.n	9bec <ull_pdu_rx_alloc_peek+0x10>
		return NULL;
    9c0c:	2000      	movs	r0, #0
    9c0e:	4770      	bx	lr
		return NULL; /* Queue is empty */
    9c10:	2000      	movs	r0, #0
}
    9c12:	4770      	bx	lr
    9c14:	20000510 	.word	0x20000510
    9c18:	20000518 	.word	0x20000518

00009c1c <ull_pdu_rx_alloc>:
	return MFIFO_DEQUEUE(pdu_rx_free);
    9c1c:	4b0b      	ldr	r3, [pc, #44]	; (9c4c <ull_pdu_rx_alloc+0x30>)
    9c1e:	781a      	ldrb	r2, [r3, #0]
    9c20:	f893 c002 	ldrb.w	ip, [r3, #2]
    9c24:	7959      	ldrb	r1, [r3, #5]
 * @return              Head buffer; or NULL if queue was empty
 */
static inline void *mfifo_dequeue(uint8_t *fifo, uint8_t size, uint8_t count,
				  uint8_t last, uint8_t *first)
{
	uint8_t _first = *first; /* Copy read-index */
    9c26:	791b      	ldrb	r3, [r3, #4]
	void *mem;

	/* Queue is empty if first == last */
	if (_first == last) {
    9c28:	4299      	cmp	r1, r3
    9c2a:	d00c      	beq.n	9c46 <ull_pdu_rx_alloc+0x2a>
	}

	/* Obtain address of head buffer.
	 * API 2: fifo is array of void-ptrs
	 */
	mem = *((void **)(fifo + _first * size));
    9c2c:	fb03 f202 	mul.w	r2, r3, r2
    9c30:	4907      	ldr	r1, [pc, #28]	; (9c50 <ull_pdu_rx_alloc+0x34>)
    9c32:	5888      	ldr	r0, [r1, r2]

	/* Circular buffer increment read-index modulo 'count' */
	_first += 1U;
    9c34:	3301      	adds	r3, #1
    9c36:	b2db      	uxtb	r3, r3
	if (_first == count) {
    9c38:	459c      	cmp	ip, r3
    9c3a:	d002      	beq.n	9c42 <ull_pdu_rx_alloc+0x26>
		_first = 0U;
	}

	*first = _first; /* Write back read-index */
    9c3c:	4a03      	ldr	r2, [pc, #12]	; (9c4c <ull_pdu_rx_alloc+0x30>)
    9c3e:	7113      	strb	r3, [r2, #4]

	return mem;
    9c40:	4770      	bx	lr
		_first = 0U;
    9c42:	2300      	movs	r3, #0
    9c44:	e7fa      	b.n	9c3c <ull_pdu_rx_alloc+0x20>
		return NULL;
    9c46:	2000      	movs	r0, #0
}
    9c48:	4770      	bx	lr
    9c4a:	bf00      	nop
    9c4c:	20000510 	.word	0x20000510
    9c50:	20000518 	.word	0x20000518

00009c54 <ull_rx_put>:
{
    9c54:	b508      	push	{r3, lr}
	memq_enqueue(link, rx, &memq_ull_rx.tail);
    9c56:	4a02      	ldr	r2, [pc, #8]	; (9c60 <ull_rx_put+0xc>)
    9c58:	f010 fc20 	bl	1a49c <memq_enqueue>
}
    9c5c:	bd08      	pop	{r3, pc}
    9c5e:	bf00      	nop
    9c60:	20005448 	.word	0x20005448

00009c64 <ull_rx_sched>:
{
    9c64:	b508      	push	{r3, lr}
	mayfly_enqueue(TICKER_USER_ID_LLL, TICKER_USER_ID_ULL_HIGH, 1, &mfy);
    9c66:	4b03      	ldr	r3, [pc, #12]	; (9c74 <ull_rx_sched+0x10>)
    9c68:	2201      	movs	r2, #1
    9c6a:	4611      	mov	r1, r2
    9c6c:	2000      	movs	r0, #0
    9c6e:	f7fd faef 	bl	7250 <mayfly_enqueue>
}
    9c72:	bd08      	pop	{r3, pc}
    9c74:	200006e4 	.word	0x200006e4

00009c78 <ull_rx_put_done>:
{
    9c78:	b508      	push	{r3, lr}
	memq_enqueue(link, done, &memq_ull_done.tail);
    9c7a:	4a02      	ldr	r2, [pc, #8]	; (9c84 <ull_rx_put_done+0xc>)
    9c7c:	f010 fc0e 	bl	1a49c <memq_enqueue>
}
    9c80:	bd08      	pop	{r3, pc}
    9c82:	bf00      	nop
    9c84:	20005440 	.word	0x20005440

00009c88 <ull_rx_sched_done>:
{
    9c88:	b508      	push	{r3, lr}
	mayfly_enqueue(TICKER_USER_ID_LLL, TICKER_USER_ID_ULL_HIGH, 1, &mfy);
    9c8a:	4b03      	ldr	r3, [pc, #12]	; (9c98 <ull_rx_sched_done+0x10>)
    9c8c:	2201      	movs	r2, #1
    9c8e:	4611      	mov	r1, r2
    9c90:	2000      	movs	r0, #0
    9c92:	f7fd fadd 	bl	7250 <mayfly_enqueue>
}
    9c96:	bd08      	pop	{r3, pc}
    9c98:	200006d4 	.word	0x200006d4

00009c9c <ull_prepare_enqueue>:
{
    9c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9c9e:	4606      	mov	r6, r0
	idx = MFIFO_ENQUEUE_GET(prep, (void **)&e);
    9ca0:	4c18      	ldr	r4, [pc, #96]	; (9d04 <ull_prepare_enqueue+0x68>)
    9ca2:	7820      	ldrb	r0, [r4, #0]
    9ca4:	78a5      	ldrb	r5, [r4, #2]
    9ca6:	f894 e004 	ldrb.w	lr, [r4, #4]
    9caa:	f894 c005 	ldrb.w	ip, [r4, #5]
	last = last + 1;
    9cae:	f10c 0401 	add.w	r4, ip, #1
    9cb2:	b2e7      	uxtb	r7, r4
	if (last == count) {
    9cb4:	42bd      	cmp	r5, r7
    9cb6:	d01f      	beq.n	9cf8 <ull_prepare_enqueue+0x5c>
	if (last == first) {
    9cb8:	45be      	cmp	lr, r7
    9cba:	d01f      	beq.n	9cfc <ull_prepare_enqueue+0x60>
	*mem = (void *)(fifo + last * size); /* preceding buffer */
    9cbc:	4c12      	ldr	r4, [pc, #72]	; (9d08 <ull_prepare_enqueue+0x6c>)
    9cbe:	fb00 400c 	mla	r0, r0, ip, r4
	if (!e) {
    9cc2:	b1c0      	cbz	r0, 9cf6 <ull_prepare_enqueue+0x5a>
    9cc4:	f8d2 c000 	ldr.w	ip, [r2]
    9cc8:	6855      	ldr	r5, [r2, #4]
    9cca:	6894      	ldr	r4, [r2, #8]
    9ccc:	68d2      	ldr	r2, [r2, #12]
    9cce:	f8c0 c000 	str.w	ip, [r0]
    9cd2:	6045      	str	r5, [r0, #4]
    9cd4:	6084      	str	r4, [r0, #8]
    9cd6:	60c2      	str	r2, [r0, #12]
	e->prepare_cb = prepare_cb;
    9cd8:	6103      	str	r3, [r0, #16]
	e->is_abort_cb = is_abort_cb;
    9cda:	6146      	str	r6, [r0, #20]
	e->abort_cb = abort_cb;
    9cdc:	6181      	str	r1, [r0, #24]
	e->is_resume = is_resume;
    9cde:	7f03      	ldrb	r3, [r0, #28]
    9ce0:	f89d 2014 	ldrb.w	r2, [sp, #20]
    9ce4:	f362 0300 	bfi	r3, r2, #0, #1
    9ce8:	7703      	strb	r3, [r0, #28]
	e->is_aborted = 0U;
    9cea:	b2db      	uxtb	r3, r3
    9cec:	f36f 0341 	bfc	r3, #1, #1
    9cf0:	7703      	strb	r3, [r0, #28]
	*last = idx; /* Commit: Update write index */
    9cf2:	4b04      	ldr	r3, [pc, #16]	; (9d04 <ull_prepare_enqueue+0x68>)
    9cf4:	715f      	strb	r7, [r3, #5]
}
    9cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		last = 0U;
    9cf8:	2700      	movs	r7, #0
    9cfa:	e7dd      	b.n	9cb8 <ull_prepare_enqueue+0x1c>
		*mem = NULL; /* Signal the failure */
    9cfc:	2000      	movs	r0, #0
		return 0;    /* DontCare */
    9cfe:	4607      	mov	r7, r0
    9d00:	e7df      	b.n	9cc2 <ull_prepare_enqueue+0x26>
    9d02:	bf00      	nop
    9d04:	200005ac 	.word	0x200005ac
    9d08:	200005b4 	.word	0x200005b4

00009d0c <ull_prepare_dequeue_get>:
	return MFIFO_DEQUEUE_GET(prep);
    9d0c:	4b05      	ldr	r3, [pc, #20]	; (9d24 <ull_prepare_dequeue_get+0x18>)
    9d0e:	7819      	ldrb	r1, [r3, #0]
    9d10:	791a      	ldrb	r2, [r3, #4]
    9d12:	795b      	ldrb	r3, [r3, #5]
	if (first == last) {
    9d14:	429a      	cmp	r2, r3
    9d16:	d003      	beq.n	9d20 <ull_prepare_dequeue_get+0x14>
	return (void *)(fifo + first * size);
    9d18:	4803      	ldr	r0, [pc, #12]	; (9d28 <ull_prepare_dequeue_get+0x1c>)
    9d1a:	fb01 0002 	mla	r0, r1, r2, r0
    9d1e:	4770      	bx	lr
		return NULL;
    9d20:	2000      	movs	r0, #0
}
    9d22:	4770      	bx	lr
    9d24:	200005ac 	.word	0x200005ac
    9d28:	200005b4 	.word	0x200005b4

00009d2c <ull_prepare_dequeue_iter>:
{
    9d2c:	b510      	push	{r4, lr}
    9d2e:	4603      	mov	r3, r0
	return MFIFO_DEQUEUE_ITER_GET(prep, idx);
    9d30:	4a0d      	ldr	r2, [pc, #52]	; (9d68 <ull_prepare_dequeue_iter+0x3c>)
    9d32:	7814      	ldrb	r4, [r2, #0]
    9d34:	f892 c002 	ldrb.w	ip, [r2, #2]
    9d38:	7911      	ldrb	r1, [r2, #4]
    9d3a:	7952      	ldrb	r2, [r2, #5]
	if (*idx >= count) {
    9d3c:	f890 e000 	ldrb.w	lr, [r0]
    9d40:	45f4      	cmp	ip, lr
    9d42:	d800      	bhi.n	9d46 <ull_prepare_dequeue_iter+0x1a>
		*idx = first;
    9d44:	7001      	strb	r1, [r0, #0]
	if (*idx == last) {
    9d46:	7819      	ldrb	r1, [r3, #0]
    9d48:	428a      	cmp	r2, r1
    9d4a:	d00a      	beq.n	9d62 <ull_prepare_dequeue_iter+0x36>
	i = *idx + 1;
    9d4c:	1c4a      	adds	r2, r1, #1
    9d4e:	b2d2      	uxtb	r2, r2
	if (i == count) {
    9d50:	4594      	cmp	ip, r2
    9d52:	d004      	beq.n	9d5e <ull_prepare_dequeue_iter+0x32>
	p = (void *)(fifo + (*idx) * size);
    9d54:	4805      	ldr	r0, [pc, #20]	; (9d6c <ull_prepare_dequeue_iter+0x40>)
    9d56:	fb01 0004 	mla	r0, r1, r4, r0
	*idx = i;
    9d5a:	701a      	strb	r2, [r3, #0]
}
    9d5c:	bd10      	pop	{r4, pc}
		i = 0U;
    9d5e:	2200      	movs	r2, #0
    9d60:	e7f8      	b.n	9d54 <ull_prepare_dequeue_iter+0x28>
		return NULL;
    9d62:	2000      	movs	r0, #0
	return MFIFO_DEQUEUE_ITER_GET(prep, idx);
    9d64:	e7fa      	b.n	9d5c <ull_prepare_dequeue_iter+0x30>
    9d66:	bf00      	nop
    9d68:	200005ac 	.word	0x200005ac
    9d6c:	200005b4 	.word	0x200005b4

00009d70 <ull_prepare_dequeue>:
{
    9d70:	b570      	push	{r4, r5, r6, lr}
    9d72:	4605      	mov	r5, r0
	next = ull_prepare_dequeue_get();
    9d74:	f7ff ffca 	bl	9d0c <ull_prepare_dequeue_get>
    9d78:	4602      	mov	r2, r0
	while (next) {
    9d7a:	b1f2      	cbz	r2, 9dba <ull_prepare_dequeue+0x4a>
		uint8_t is_aborted = next->is_aborted;
    9d7c:	7f13      	ldrb	r3, [r2, #28]
    9d7e:	f3c3 0440 	ubfx	r4, r3, #1, #1
		uint8_t is_resume = next->is_resume;
    9d82:	f003 0601 	and.w	r6, r3, #1
		if (!is_aborted) {
    9d86:	f013 0f02 	tst.w	r3, #2
    9d8a:	d017      	beq.n	9dbc <ull_prepare_dequeue+0x4c>
		MFIFO_DEQUEUE(prep);
    9d8c:	4b18      	ldr	r3, [pc, #96]	; (9df0 <ull_prepare_dequeue+0x80>)
    9d8e:	7899      	ldrb	r1, [r3, #2]
    9d90:	795a      	ldrb	r2, [r3, #5]
	uint8_t _first = *first; /* Copy read-index */
    9d92:	791b      	ldrb	r3, [r3, #4]
	if (_first == last) {
    9d94:	429a      	cmp	r2, r3
    9d96:	d005      	beq.n	9da4 <ull_prepare_dequeue+0x34>
	_first += 1U;
    9d98:	3301      	adds	r3, #1
    9d9a:	b2db      	uxtb	r3, r3
	if (_first == count) {
    9d9c:	4299      	cmp	r1, r3
    9d9e:	d024      	beq.n	9dea <ull_prepare_dequeue+0x7a>
	*first = _first; /* Write back read-index */
    9da0:	4a13      	ldr	r2, [pc, #76]	; (9df0 <ull_prepare_dequeue+0x80>)
    9da2:	7113      	strb	r3, [r2, #4]
		next = ull_prepare_dequeue_get();
    9da4:	f7ff ffb2 	bl	9d0c <ull_prepare_dequeue_get>
		if (!next || (!is_aborted && (!is_resume || next->is_resume))) {
    9da8:	4602      	mov	r2, r0
    9daa:	b130      	cbz	r0, 9dba <ull_prepare_dequeue+0x4a>
    9dac:	2c00      	cmp	r4, #0
    9dae:	d1e4      	bne.n	9d7a <ull_prepare_dequeue+0xa>
    9db0:	b11e      	cbz	r6, 9dba <ull_prepare_dequeue+0x4a>
    9db2:	7f03      	ldrb	r3, [r0, #28]
    9db4:	f013 0f01 	tst.w	r3, #1
    9db8:	d0df      	beq.n	9d7a <ull_prepare_dequeue+0xa>
}
    9dba:	bd70      	pop	{r4, r5, r6, pc}
			mfy.param = next;
    9dbc:	4b0d      	ldr	r3, [pc, #52]	; (9df4 <ull_prepare_dequeue+0x84>)
    9dbe:	609a      	str	r2, [r3, #8]
			ret = mayfly_enqueue(caller_id, TICKER_USER_ID_LLL, 0,
    9dc0:	2200      	movs	r2, #0
    9dc2:	4611      	mov	r1, r2
    9dc4:	4628      	mov	r0, r5
    9dc6:	f7fd fa43 	bl	7250 <mayfly_enqueue>
			LL_ASSERT(!ret);
    9dca:	2800      	cmp	r0, #0
    9dcc:	d0de      	beq.n	9d8c <ull_prepare_dequeue+0x1c>
    9dce:	f240 73a1 	movw	r3, #1953	; 0x7a1
    9dd2:	4a09      	ldr	r2, [pc, #36]	; (9df8 <ull_prepare_dequeue+0x88>)
    9dd4:	4909      	ldr	r1, [pc, #36]	; (9dfc <ull_prepare_dequeue+0x8c>)
    9dd6:	480a      	ldr	r0, [pc, #40]	; (9e00 <ull_prepare_dequeue+0x90>)
    9dd8:	f00f fe77 	bl	19aca <assert_print>
    9ddc:	4040      	eors	r0, r0
    9dde:	f380 8811 	msr	BASEPRI, r0
    9de2:	f04f 0003 	mov.w	r0, #3
    9de6:	df02      	svc	2
    9de8:	e7d0      	b.n	9d8c <ull_prepare_dequeue+0x1c>
		_first = 0U;
    9dea:	2300      	movs	r3, #0
    9dec:	e7d8      	b.n	9da0 <ull_prepare_dequeue+0x30>
    9dee:	bf00      	nop
    9df0:	200005ac 	.word	0x200005ac
    9df4:	200006b4 	.word	0x200006b4
    9df8:	0001f2e0 	.word	0x0001f2e0
    9dfc:	0001f3c8 	.word	0x0001f3c8
    9e00:	0001f01c 	.word	0x0001f01c

00009e04 <ull_event_done_extra_get>:
	evdone = MFIFO_DEQUEUE_PEEK(done);
    9e04:	4a07      	ldr	r2, [pc, #28]	; (9e24 <ull_event_done_extra_get+0x20>)
    9e06:	7811      	ldrb	r1, [r2, #0]
    9e08:	7913      	ldrb	r3, [r2, #4]
    9e0a:	7952      	ldrb	r2, [r2, #5]
	if (first == last) {
    9e0c:	4293      	cmp	r3, r2
    9e0e:	d006      	beq.n	9e1e <ull_event_done_extra_get+0x1a>
	return *((void **)(fifo + first * size));
    9e10:	fb01 f303 	mul.w	r3, r1, r3
    9e14:	4a04      	ldr	r2, [pc, #16]	; (9e28 <ull_event_done_extra_get+0x24>)
    9e16:	58d0      	ldr	r0, [r2, r3]
	if (!evdone) {
    9e18:	b110      	cbz	r0, 9e20 <ull_event_done_extra_get+0x1c>
	return &evdone->extra;
    9e1a:	3024      	adds	r0, #36	; 0x24
    9e1c:	4770      	bx	lr
		return NULL;
    9e1e:	2000      	movs	r0, #0
}
    9e20:	4770      	bx	lr
    9e22:	bf00      	nop
    9e24:	200004f0 	.word	0x200004f0
    9e28:	200004f8 	.word	0x200004f8

00009e2c <ull_event_done>:
{
    9e2c:	b538      	push	{r3, r4, r5, lr}
    9e2e:	4605      	mov	r5, r0
	evdone = MFIFO_DEQUEUE(done);
    9e30:	4b11      	ldr	r3, [pc, #68]	; (9e78 <ull_event_done+0x4c>)
    9e32:	781a      	ldrb	r2, [r3, #0]
    9e34:	7898      	ldrb	r0, [r3, #2]
    9e36:	7959      	ldrb	r1, [r3, #5]
	uint8_t _first = *first; /* Copy read-index */
    9e38:	791b      	ldrb	r3, [r3, #4]
	if (_first == last) {
    9e3a:	4299      	cmp	r1, r3
    9e3c:	d019      	beq.n	9e72 <ull_event_done+0x46>
	mem = *((void **)(fifo + _first * size));
    9e3e:	fb03 f202 	mul.w	r2, r3, r2
    9e42:	490e      	ldr	r1, [pc, #56]	; (9e7c <ull_event_done+0x50>)
    9e44:	588c      	ldr	r4, [r1, r2]
	_first += 1U;
    9e46:	3301      	adds	r3, #1
    9e48:	b2db      	uxtb	r3, r3
	if (_first == count) {
    9e4a:	4298      	cmp	r0, r3
    9e4c:	d00f      	beq.n	9e6e <ull_event_done+0x42>
	*first = _first; /* Write back read-index */
    9e4e:	4a0a      	ldr	r2, [pc, #40]	; (9e78 <ull_event_done+0x4c>)
    9e50:	7113      	strb	r3, [r2, #4]
	if (!evdone) {
    9e52:	b174      	cbz	r4, 9e72 <ull_event_done+0x46>
	link = evdone->hdr.link;
    9e54:	6820      	ldr	r0, [r4, #0]
	evdone->hdr.link = NULL;
    9e56:	2300      	movs	r3, #0
    9e58:	6023      	str	r3, [r4, #0]
	evdone->hdr.type = NODE_RX_TYPE_EVENT_DONE;
    9e5a:	2302      	movs	r3, #2
    9e5c:	7123      	strb	r3, [r4, #4]
	evdone->param = param;
    9e5e:	6225      	str	r5, [r4, #32]
	ull_rx_put_done(link, evdone);
    9e60:	4621      	mov	r1, r4
    9e62:	f7ff ff09 	bl	9c78 <ull_rx_put_done>
	ull_rx_sched_done();
    9e66:	f7ff ff0f 	bl	9c88 <ull_rx_sched_done>
}
    9e6a:	4620      	mov	r0, r4
    9e6c:	bd38      	pop	{r3, r4, r5, pc}
		_first = 0U;
    9e6e:	2300      	movs	r3, #0
    9e70:	e7ed      	b.n	9e4e <ull_event_done+0x22>
		return NULL;
    9e72:	2400      	movs	r4, #0
    9e74:	e7f9      	b.n	9e6a <ull_event_done+0x3e>
    9e76:	bf00      	nop
    9e78:	200004f0 	.word	0x200004f0
    9e7c:	200004f8 	.word	0x200004f8

00009e80 <init_reset>:
{
    9e80:	b570      	push	{r4, r5, r6, lr}
    9e82:	b084      	sub	sp, #16
	RXFIFO_INIT_ALLOC(done);
    9e84:	4d40      	ldr	r5, [pc, #256]	; (9f88 <init_reset+0x108>)
    9e86:	2300      	movs	r3, #0
    9e88:	716b      	strb	r3, [r5, #5]
    9e8a:	712b      	strb	r3, [r5, #4]
    9e8c:	4c3f      	ldr	r4, [pc, #252]	; (9f8c <init_reset+0x10c>)
    9e8e:	4623      	mov	r3, r4
    9e90:	79a2      	ldrb	r2, [r4, #6]
    9e92:	88a1      	ldrh	r1, [r4, #4]
    9e94:	f104 0008 	add.w	r0, r4, #8
    9e98:	f010 fa99 	bl	1a3ce <mem_init>
    9e9c:	79a1      	ldrb	r1, [r4, #6]
    9e9e:	79e2      	ldrb	r2, [r4, #7]
    9ea0:	4e3b      	ldr	r6, [pc, #236]	; (9f90 <init_reset+0x110>)
    9ea2:	4633      	mov	r3, r6
    9ea4:	440a      	add	r2, r1
    9ea6:	2108      	movs	r1, #8
    9ea8:	1d30      	adds	r0, r6, #4
    9eaa:	f010 fa90 	bl	1a3ce <mem_init>
    9eae:	79a3      	ldrb	r3, [r4, #6]
    9eb0:	9303      	str	r3, [sp, #12]
    9eb2:	9602      	str	r6, [sp, #8]
    9eb4:	9401      	str	r4, [sp, #4]
    9eb6:	f105 0308 	add.w	r3, r5, #8
    9eba:	9300      	str	r3, [sp, #0]
    9ebc:	1d6b      	adds	r3, r5, #5
    9ebe:	792a      	ldrb	r2, [r5, #4]
    9ec0:	78a9      	ldrb	r1, [r5, #2]
    9ec2:	7828      	ldrb	r0, [r5, #0]
    9ec4:	f011 ff94 	bl	1bdf0 <ull_rxfifo_alloc>
	mem_init(mem_pdu_rx.pool, (PDU_RX_NODE_POOL_ELEMENT_SIZE),
    9ec8:	4b32      	ldr	r3, [pc, #200]	; (9f94 <init_reset+0x114>)
    9eca:	2225      	movs	r2, #37	; 0x25
    9ecc:	f44f 7192 	mov.w	r1, #292	; 0x124
    9ed0:	1d18      	adds	r0, r3, #4
    9ed2:	f010 fa7c 	bl	1a3ce <mem_init>
	mem_init(mem_link_rx.pool, sizeof(memq_link_t),
    9ed6:	4830      	ldr	r0, [pc, #192]	; (9f98 <init_reset+0x118>)
    9ed8:	1d04      	adds	r4, r0, #4
    9eda:	4623      	mov	r3, r4
    9edc:	2248      	movs	r2, #72	; 0x48
    9ede:	2108      	movs	r1, #8
    9ee0:	4408      	add	r0, r1
    9ee2:	f010 fa74 	bl	1a3ce <mem_init>
	link = mem_acquire(&mem_link_rx.free);
    9ee6:	4620      	mov	r0, r4
    9ee8:	f010 fa92 	bl	1a410 <mem_acquire>
	LL_ASSERT(link);
    9eec:	4604      	mov	r4, r0
    9eee:	b300      	cbz	r0, 9f32 <init_reset+0xb2>
	MEMQ_INIT(ull_rx, link);
    9ef0:	492a      	ldr	r1, [pc, #168]	; (9f9c <init_reset+0x11c>)
    9ef2:	1d0a      	adds	r2, r1, #4
    9ef4:	4620      	mov	r0, r4
    9ef6:	f010 face 	bl	1a496 <memq_init>
	link = mem_acquire(&mem_link_done.free);
    9efa:	4825      	ldr	r0, [pc, #148]	; (9f90 <init_reset+0x110>)
    9efc:	f010 fa88 	bl	1a410 <mem_acquire>
	LL_ASSERT(link);
    9f00:	4604      	mov	r4, r0
    9f02:	b320      	cbz	r0, 9f4e <init_reset+0xce>
	MEMQ_INIT(ull_done, link);
    9f04:	4926      	ldr	r1, [pc, #152]	; (9fa0 <init_reset+0x120>)
    9f06:	1d0a      	adds	r2, r1, #4
    9f08:	4620      	mov	r0, r4
    9f0a:	f010 fac4 	bl	1a496 <memq_init>
	link = mem_acquire(&mem_link_rx.free);
    9f0e:	4825      	ldr	r0, [pc, #148]	; (9fa4 <init_reset+0x124>)
    9f10:	f010 fa7e 	bl	1a410 <mem_acquire>
	LL_ASSERT(link);
    9f14:	4604      	mov	r4, r0
    9f16:	b340      	cbz	r0, 9f6a <init_reset+0xea>
	MEMQ_INIT(ll_rx, link);
    9f18:	4923      	ldr	r1, [pc, #140]	; (9fa8 <init_reset+0x128>)
    9f1a:	1d0a      	adds	r2, r1, #4
    9f1c:	4620      	mov	r0, r4
    9f1e:	f010 faba 	bl	1a496 <memq_init>
	mem_link_rx.quota_pdu = RX_CNT;
    9f22:	4b1d      	ldr	r3, [pc, #116]	; (9f98 <init_reset+0x118>)
    9f24:	2224      	movs	r2, #36	; 0x24
    9f26:	801a      	strh	r2, [r3, #0]
	rx_replenish_all();
    9f28:	f011 ff4b 	bl	1bdc2 <rx_replenish_all>
}
    9f2c:	2000      	movs	r0, #0
    9f2e:	b004      	add	sp, #16
    9f30:	bd70      	pop	{r4, r5, r6, pc}
	LL_ASSERT(link);
    9f32:	f640 032d 	movw	r3, #2093	; 0x82d
    9f36:	4a1d      	ldr	r2, [pc, #116]	; (9fac <init_reset+0x12c>)
    9f38:	491d      	ldr	r1, [pc, #116]	; (9fb0 <init_reset+0x130>)
    9f3a:	481e      	ldr	r0, [pc, #120]	; (9fb4 <init_reset+0x134>)
    9f3c:	f00f fdc5 	bl	19aca <assert_print>
    9f40:	4040      	eors	r0, r0
    9f42:	f380 8811 	msr	BASEPRI, r0
    9f46:	f04f 0003 	mov.w	r0, #3
    9f4a:	df02      	svc	2
    9f4c:	e7d0      	b.n	9ef0 <init_reset+0x70>
	LL_ASSERT(link);
    9f4e:	f640 0335 	movw	r3, #2101	; 0x835
    9f52:	4a16      	ldr	r2, [pc, #88]	; (9fac <init_reset+0x12c>)
    9f54:	4916      	ldr	r1, [pc, #88]	; (9fb0 <init_reset+0x130>)
    9f56:	4817      	ldr	r0, [pc, #92]	; (9fb4 <init_reset+0x134>)
    9f58:	f00f fdb7 	bl	19aca <assert_print>
    9f5c:	4040      	eors	r0, r0
    9f5e:	f380 8811 	msr	BASEPRI, r0
    9f62:	f04f 0003 	mov.w	r0, #3
    9f66:	df02      	svc	2
    9f68:	e7cc      	b.n	9f04 <init_reset+0x84>
	LL_ASSERT(link);
    9f6a:	f640 033d 	movw	r3, #2109	; 0x83d
    9f6e:	4a0f      	ldr	r2, [pc, #60]	; (9fac <init_reset+0x12c>)
    9f70:	490f      	ldr	r1, [pc, #60]	; (9fb0 <init_reset+0x130>)
    9f72:	4810      	ldr	r0, [pc, #64]	; (9fb4 <init_reset+0x134>)
    9f74:	f00f fda9 	bl	19aca <assert_print>
    9f78:	4040      	eors	r0, r0
    9f7a:	f380 8811 	msr	BASEPRI, r0
    9f7e:	f04f 0003 	mov.w	r0, #3
    9f82:	df02      	svc	2
    9f84:	e7c8      	b.n	9f18 <init_reset+0x98>
    9f86:	bf00      	nop
    9f88:	200004f0 	.word	0x200004f0
    9f8c:	200003d0 	.word	0x200003d0
    9f90:	20002780 	.word	0x20002780
    9f94:	200029fc 	.word	0x200029fc
    9f98:	200027b4 	.word	0x200027b4
    9f9c:	20005444 	.word	0x20005444
    9fa0:	2000543c 	.word	0x2000543c
    9fa4:	200027b8 	.word	0x200027b8
    9fa8:	20005434 	.word	0x20005434
    9fac:	0001f2e0 	.word	0x0001f2e0
    9fb0:	0001f368 	.word	0x0001f368
    9fb4:	0001f01c 	.word	0x0001f01c

00009fb8 <ll_init>:
{
    9fb8:	b510      	push	{r4, lr}
    9fba:	b086      	sub	sp, #24
	sem_recv = sem_rx;
    9fbc:	4b2f      	ldr	r3, [pc, #188]	; (a07c <ll_init+0xc4>)
    9fbe:	6018      	str	r0, [r3, #0]
	cntr_init();
    9fc0:	f005 fed6 	bl	fd70 <cntr_init>
	mayfly_init();
    9fc4:	f7fd f920 	bl	7208 <mayfly_init>
	ticker_users[MAYFLY_CALL_ID_0][0] = TICKER_USER_LLL_OPS;
    9fc8:	4a2d      	ldr	r2, [pc, #180]	; (a080 <ll_init+0xc8>)
    9fca:	2304      	movs	r3, #4
    9fcc:	7013      	strb	r3, [r2, #0]
	ticker_users[MAYFLY_CALL_ID_1][0] = TICKER_USER_ULL_HIGH_OPS;
    9fce:	7213      	strb	r3, [r2, #8]
	ticker_users[MAYFLY_CALL_ID_2][0] = TICKER_USER_ULL_LOW_OPS;
    9fd0:	2102      	movs	r1, #2
    9fd2:	7411      	strb	r1, [r2, #16]
	ticker_users[MAYFLY_CALL_ID_PROGRAM][0] = TICKER_USER_THREAD_OPS;
    9fd4:	7611      	strb	r1, [r2, #24]
	err = ticker_init(TICKER_INSTANCE_ID_CTLR,
    9fd6:	492b      	ldr	r1, [pc, #172]	; (a084 <ll_init+0xcc>)
    9fd8:	9105      	str	r1, [sp, #20]
    9fda:	492b      	ldr	r1, [pc, #172]	; (a088 <ll_init+0xd0>)
    9fdc:	9104      	str	r1, [sp, #16]
    9fde:	492b      	ldr	r1, [pc, #172]	; (a08c <ll_init+0xd4>)
    9fe0:	9103      	str	r1, [sp, #12]
    9fe2:	492b      	ldr	r1, [pc, #172]	; (a090 <ll_init+0xd8>)
    9fe4:	9102      	str	r1, [sp, #8]
    9fe6:	210c      	movs	r1, #12
    9fe8:	9101      	str	r1, [sp, #4]
    9fea:	9200      	str	r2, [sp, #0]
    9fec:	4a29      	ldr	r2, [pc, #164]	; (a094 <ll_init+0xdc>)
    9fee:	2105      	movs	r1, #5
    9ff0:	2000      	movs	r0, #0
    9ff2:	f7fd fa5b 	bl	74ac <ticker_init>
	LL_ASSERT(!err);
    9ff6:	b958      	cbnz	r0, a010 <ll_init+0x58>
	return z_impl_k_sem_init(sem, initial_count, limit);
    9ff8:	2201      	movs	r2, #1
    9ffa:	2100      	movs	r1, #0
    9ffc:	4826      	ldr	r0, [pc, #152]	; (a098 <ll_init+0xe0>)
    9ffe:	f013 ffd2 	bl	1dfa6 <z_impl_k_sem_init>
	err = lll_init();
    a002:	f003 f8a7 	bl	d154 <lll_init>
	if (err) {
    a006:	4604      	mov	r4, r0
    a008:	b180      	cbz	r0, a02c <ll_init+0x74>
}
    a00a:	4620      	mov	r0, r4
    a00c:	b006      	add	sp, #24
    a00e:	bd10      	pop	{r4, pc}
	LL_ASSERT(!err);
    a010:	f240 231f 	movw	r3, #543	; 0x21f
    a014:	4a21      	ldr	r2, [pc, #132]	; (a09c <ll_init+0xe4>)
    a016:	4922      	ldr	r1, [pc, #136]	; (a0a0 <ll_init+0xe8>)
    a018:	4822      	ldr	r0, [pc, #136]	; (a0a4 <ll_init+0xec>)
    a01a:	f00f fd56 	bl	19aca <assert_print>
    a01e:	4040      	eors	r0, r0
    a020:	f380 8811 	msr	BASEPRI, r0
    a024:	f04f 0003 	mov.w	r0, #3
    a028:	df02      	svc	2
    a02a:	e7e5      	b.n	9ff8 <ll_init+0x40>
	err = init_reset();
    a02c:	f7ff ff28 	bl	9e80 <init_reset>
	if (err) {
    a030:	4604      	mov	r4, r0
    a032:	2800      	cmp	r0, #0
    a034:	d1e9      	bne.n	a00a <ll_init+0x52>
	err = lll_scan_init();
    a036:	f012 fc07 	bl	1c848 <lll_scan_init>
	if (err) {
    a03a:	4604      	mov	r4, r0
    a03c:	2800      	cmp	r0, #0
    a03e:	d1e4      	bne.n	a00a <ll_init+0x52>
	err = ull_scan_init();
    a040:	f011 ff41 	bl	1bec6 <ull_scan_init>
	if (err) {
    a044:	4604      	mov	r4, r0
    a046:	2800      	cmp	r0, #0
    a048:	d1df      	bne.n	a00a <ll_init+0x52>
	err = lll_sync_init();
    a04a:	f012 fd37 	bl	1cabc <lll_sync_init>
	if (err) {
    a04e:	4604      	mov	r4, r0
    a050:	2800      	cmp	r0, #0
    a052:	d1da      	bne.n	a00a <ll_init+0x52>
	err = ull_sync_init();
    a054:	f012 f8a2 	bl	1c19c <ull_sync_init>
	if (err) {
    a058:	4604      	mov	r4, r0
    a05a:	2800      	cmp	r0, #0
    a05c:	d1d5      	bne.n	a00a <ll_init+0x52>
	err = ull_df_init();
    a05e:	f012 f9e7 	bl	1c430 <ull_df_init>
	if (err) {
    a062:	4604      	mov	r4, r0
    a064:	2800      	cmp	r0, #0
    a066:	d1d0      	bne.n	a00a <ll_init+0x52>
	err = lll_df_init();
    a068:	f012 fd56 	bl	1cb18 <lll_df_init>
	if (err) {
    a06c:	4604      	mov	r4, r0
    a06e:	2800      	cmp	r0, #0
    a070:	d1cb      	bne.n	a00a <ll_init+0x52>
		ull_filter_reset(true);
    a072:	2001      	movs	r0, #1
    a074:	f002 f808 	bl	c088 <ull_filter_reset>
	return  0;
    a078:	e7c7      	b.n	a00a <ll_init+0x52>
    a07a:	bf00      	nop
    a07c:	2000544c 	.word	0x2000544c
    a080:	200057c8 	.word	0x200057c8
    a084:	0001cc8d 	.word	0x0001cc8d
    a088:	000109ad 	.word	0x000109ad
    a08c:	00010951 	.word	0x00010951
    a090:	20005558 	.word	0x20005558
    a094:	20005468 	.word	0x20005468
    a098:	20005450 	.word	0x20005450
    a09c:	0001f2e0 	.word	0x0001f2e0
    a0a0:	0001f360 	.word	0x0001f360
    a0a4:	0001f01c 	.word	0x0001f01c

0000a0a8 <ll_reset>:
{
    a0a8:	b510      	push	{r4, lr}
    a0aa:	b086      	sub	sp, #24
	err = ull_sync_reset();
    a0ac:	f012 f98f 	bl	1c3ce <ull_sync_reset>
	LL_ASSERT(!err);
    a0b0:	bb60      	cbnz	r0, a10c <ll_reset+0x64>
	err = ull_scan_reset();
    a0b2:	f011 ff6b 	bl	1bf8c <ull_scan_reset>
	LL_ASSERT(!err);
    a0b6:	2800      	cmp	r0, #0
    a0b8:	d136      	bne.n	a128 <ll_reset+0x80>
		ull_filter_reset(false);
    a0ba:	2000      	movs	r0, #0
    a0bc:	f001 ffe4 	bl	c088 <ull_filter_reset>
	MFIFO_INIT(prep);
    a0c0:	4b35      	ldr	r3, [pc, #212]	; (a198 <ll_reset+0xf0>)
    a0c2:	2400      	movs	r4, #0
    a0c4:	715c      	strb	r4, [r3, #5]
    a0c6:	711c      	strb	r4, [r3, #4]
	MFIFO_INIT(pdu_rx_free);
    a0c8:	4b34      	ldr	r3, [pc, #208]	; (a19c <ll_reset+0xf4>)
    a0ca:	715c      	strb	r4, [r3, #5]
    a0cc:	711c      	strb	r4, [r3, #4]
    a0ce:	2201      	movs	r2, #1
    a0d0:	4621      	mov	r1, r4
    a0d2:	4668      	mov	r0, sp
    a0d4:	f013 ff67 	bl	1dfa6 <z_impl_k_sem_init>
		mfy.param = &sem;
    a0d8:	4b31      	ldr	r3, [pc, #196]	; (a1a0 <ll_reset+0xf8>)
    a0da:	f8c3 d008 	str.w	sp, [r3, #8]
		retval = mayfly_enqueue(TICKER_USER_ID_THREAD,
    a0de:	4622      	mov	r2, r4
    a0e0:	4621      	mov	r1, r4
    a0e2:	2003      	movs	r0, #3
    a0e4:	f7fd f8b4 	bl	7250 <mayfly_enqueue>
		LL_ASSERT(!retval);
    a0e8:	bb60      	cbnz	r0, a144 <ll_reset+0x9c>
	return z_impl_k_sem_take(sem, timeout);
    a0ea:	f04f 32ff 	mov.w	r2, #4294967295
    a0ee:	f04f 33ff 	mov.w	r3, #4294967295
    a0f2:	4668      	mov	r0, sp
    a0f4:	f009 f8b0 	bl	13258 <z_impl_k_sem_take>
	err = init_reset();
    a0f8:	f7ff fec2 	bl	9e80 <init_reset>
	LL_ASSERT(!err);
    a0fc:	2800      	cmp	r0, #0
    a0fe:	d12f      	bne.n	a160 <ll_reset+0xb8>
	err = ull_df_reset();
    a100:	f012 f99a 	bl	1c438 <ull_df_reset>
	LL_ASSERT(!err);
    a104:	2800      	cmp	r0, #0
    a106:	d139      	bne.n	a17c <ll_reset+0xd4>
}
    a108:	b006      	add	sp, #24
    a10a:	bd10      	pop	{r4, pc}
	LL_ASSERT(!err);
    a10c:	f44f 7333 	mov.w	r3, #716	; 0x2cc
    a110:	4a24      	ldr	r2, [pc, #144]	; (a1a4 <ll_reset+0xfc>)
    a112:	4925      	ldr	r1, [pc, #148]	; (a1a8 <ll_reset+0x100>)
    a114:	4825      	ldr	r0, [pc, #148]	; (a1ac <ll_reset+0x104>)
    a116:	f00f fcd8 	bl	19aca <assert_print>
    a11a:	4040      	eors	r0, r0
    a11c:	f380 8811 	msr	BASEPRI, r0
    a120:	f04f 0003 	mov.w	r0, #3
    a124:	df02      	svc	2
    a126:	e7c4      	b.n	a0b2 <ll_reset+0xa>
	LL_ASSERT(!err);
    a128:	f240 23d1 	movw	r3, #721	; 0x2d1
    a12c:	4a1d      	ldr	r2, [pc, #116]	; (a1a4 <ll_reset+0xfc>)
    a12e:	491e      	ldr	r1, [pc, #120]	; (a1a8 <ll_reset+0x100>)
    a130:	481e      	ldr	r0, [pc, #120]	; (a1ac <ll_reset+0x104>)
    a132:	f00f fcca 	bl	19aca <assert_print>
    a136:	4040      	eors	r0, r0
    a138:	f380 8811 	msr	BASEPRI, r0
    a13c:	f04f 0003 	mov.w	r0, #3
    a140:	df02      	svc	2
    a142:	e7ba      	b.n	a0ba <ll_reset+0x12>
		LL_ASSERT(!retval);
    a144:	f44f 7348 	mov.w	r3, #800	; 0x320
    a148:	4a16      	ldr	r2, [pc, #88]	; (a1a4 <ll_reset+0xfc>)
    a14a:	4919      	ldr	r1, [pc, #100]	; (a1b0 <ll_reset+0x108>)
    a14c:	4817      	ldr	r0, [pc, #92]	; (a1ac <ll_reset+0x104>)
    a14e:	f00f fcbc 	bl	19aca <assert_print>
    a152:	4040      	eors	r0, r0
    a154:	f380 8811 	msr	BASEPRI, r0
    a158:	f04f 0003 	mov.w	r0, #3
    a15c:	df02      	svc	2
    a15e:	e7c4      	b.n	a0ea <ll_reset+0x42>
	LL_ASSERT(!err);
    a160:	f240 333a 	movw	r3, #826	; 0x33a
    a164:	4a0f      	ldr	r2, [pc, #60]	; (a1a4 <ll_reset+0xfc>)
    a166:	4910      	ldr	r1, [pc, #64]	; (a1a8 <ll_reset+0x100>)
    a168:	4810      	ldr	r0, [pc, #64]	; (a1ac <ll_reset+0x104>)
    a16a:	f00f fcae 	bl	19aca <assert_print>
    a16e:	4040      	eors	r0, r0
    a170:	f380 8811 	msr	BASEPRI, r0
    a174:	f04f 0003 	mov.w	r0, #3
    a178:	df02      	svc	2
    a17a:	e7c1      	b.n	a100 <ll_reset+0x58>
	LL_ASSERT(!err);
    a17c:	f240 3342 	movw	r3, #834	; 0x342
    a180:	4a08      	ldr	r2, [pc, #32]	; (a1a4 <ll_reset+0xfc>)
    a182:	4909      	ldr	r1, [pc, #36]	; (a1a8 <ll_reset+0x100>)
    a184:	4809      	ldr	r0, [pc, #36]	; (a1ac <ll_reset+0x104>)
    a186:	f00f fca0 	bl	19aca <assert_print>
    a18a:	4040      	eors	r0, r0
    a18c:	f380 8811 	msr	BASEPRI, r0
    a190:	f04f 0003 	mov.w	r0, #3
    a194:	df02      	svc	2
}
    a196:	e7b7      	b.n	a108 <ll_reset+0x60>
    a198:	200005ac 	.word	0x200005ac
    a19c:	20000510 	.word	0x20000510
    a1a0:	200006c4 	.word	0x200006c4
    a1a4:	0001f2e0 	.word	0x0001f2e0
    a1a8:	0001f360 	.word	0x0001f360
    a1ac:	0001f01c 	.word	0x0001f01c
    a1b0:	0001f3f0 	.word	0x0001f3f0

0000a1b4 <rx_demux_event_done>:

static inline void rx_demux_event_done(memq_link_t *link,
				       struct node_rx_hdr *rx)
{
    a1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a1b6:	b085      	sub	sp, #20
    a1b8:	4607      	mov	r7, r0
    a1ba:	460c      	mov	r4, r1
	struct node_rx_event_done *done = (void *)rx;
	struct ull_hdr *ull_hdr;
	void *release;

	/* Decrement prepare reference if ULL will not resume */
	ull_hdr = done->param;
    a1bc:	6a0d      	ldr	r5, [r1, #32]
	if (ull_hdr) {
    a1be:	b12d      	cbz	r5, a1cc <rx_demux_event_done+0x18>
    a1c0:	782b      	ldrb	r3, [r5, #0]
		LL_ASSERT(ull_ref_get(ull_hdr));
    a1c2:	b15b      	cbz	r3, a1dc <rx_demux_event_done+0x28>
	return hdr->ref--;
    a1c4:	782b      	ldrb	r3, [r5, #0]
    a1c6:	3b01      	subs	r3, #1
    a1c8:	b2db      	uxtb	r3, r3
    a1ca:	702b      	strb	r3, [r5, #0]
		ull_ref_dec(ull_hdr);
	}

	/* Process role dependent event done */
	switch (done->extra.type) {
    a1cc:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    a1d0:	2b03      	cmp	r3, #3
    a1d2:	d843      	bhi.n	a25c <rx_demux_event_done+0xa8>
    a1d4:	e8df f003 	tbb	[pc, r3]
    a1d8:	3e3a1013 	.word	0x3e3a1013
		LL_ASSERT(ull_ref_get(ull_hdr));
    a1dc:	f640 2362 	movw	r3, #2658	; 0xa62
    a1e0:	4a25      	ldr	r2, [pc, #148]	; (a278 <rx_demux_event_done+0xc4>)
    a1e2:	4926      	ldr	r1, [pc, #152]	; (a27c <rx_demux_event_done+0xc8>)
    a1e4:	4826      	ldr	r0, [pc, #152]	; (a280 <rx_demux_event_done+0xcc>)
    a1e6:	f00f fc70 	bl	19aca <assert_print>
    a1ea:	4040      	eors	r0, r0
    a1ec:	f380 8811 	msr	BASEPRI, r0
    a1f0:	f04f 0003 	mov.w	r0, #3
    a1f4:	df02      	svc	2
    a1f6:	e7e5      	b.n	a1c4 <rx_demux_event_done+0x10>
#endif /* CONFIG_BT_BROADCASTER */

#if defined(CONFIG_BT_CTLR_ADV_EXT)
#if defined(CONFIG_BT_OBSERVER)
	case EVENT_DONE_EXTRA_TYPE_SCAN:
		ull_scan_done(done);
    a1f8:	4620      	mov	r0, r4
    a1fa:	f000 fabf 	bl	a77c <ull_scan_done>
		LL_ASSERT(0);
		break;
	}

	/* Release done */
	done->extra.type = 0U;
    a1fe:	2300      	movs	r3, #0
    a200:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	release = RXFIFO_RELEASE(done, link, done);
    a204:	4e1f      	ldr	r6, [pc, #124]	; (a284 <rx_demux_event_done+0xd0>)
    a206:	9402      	str	r4, [sp, #8]
    a208:	9701      	str	r7, [sp, #4]
    a20a:	f106 0308 	add.w	r3, r6, #8
    a20e:	9300      	str	r3, [sp, #0]
    a210:	1d73      	adds	r3, r6, #5
    a212:	7932      	ldrb	r2, [r6, #4]
    a214:	78b1      	ldrb	r1, [r6, #2]
    a216:	7830      	ldrb	r0, [r6, #0]
    a218:	f011 fe1d 	bl	1be56 <ull_rxfifo_release>
	LL_ASSERT(release == done);
    a21c:	4284      	cmp	r4, r0
    a21e:	d00c      	beq.n	a23a <rx_demux_event_done+0x86>
    a220:	f44f 632c 	mov.w	r3, #2752	; 0xac0
    a224:	4a14      	ldr	r2, [pc, #80]	; (a278 <rx_demux_event_done+0xc4>)
    a226:	4918      	ldr	r1, [pc, #96]	; (a288 <rx_demux_event_done+0xd4>)
    a228:	4815      	ldr	r0, [pc, #84]	; (a280 <rx_demux_event_done+0xcc>)
    a22a:	f00f fc4e 	bl	19aca <assert_print>
    a22e:	4040      	eors	r0, r0
    a230:	f380 8811 	msr	BASEPRI, r0
    a234:	f04f 0003 	mov.w	r0, #3
    a238:	df02      	svc	2
	/* LLL done synchronize count */
	lll_done_ull_inc();
#endif /* CONFIG_BT_CTLR_LOW_LAT_ULL_DONE */

	/* If disable initiated, signal the semaphore */
	if (ull_hdr && !ull_ref_get(ull_hdr) && ull_hdr->disabled_cb) {
    a23a:	b12d      	cbz	r5, a248 <rx_demux_event_done+0x94>
	return hdr->ref;
    a23c:	782b      	ldrb	r3, [r5, #0]
    a23e:	b91b      	cbnz	r3, a248 <rx_demux_event_done+0x94>
    a240:	696b      	ldr	r3, [r5, #20]
    a242:	b10b      	cbz	r3, a248 <rx_demux_event_done+0x94>
		ull_hdr->disabled_cb(ull_hdr->disabled_param);
    a244:	69a8      	ldr	r0, [r5, #24]
    a246:	4798      	blx	r3
	}
}
    a248:	b005      	add	sp, #20
    a24a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ull_scan_aux_done(done);
    a24c:	4620      	mov	r0, r4
    a24e:	f000 fd41 	bl	acd4 <ull_scan_aux_done>
		break;
    a252:	e7d4      	b.n	a1fe <rx_demux_event_done+0x4a>
		ull_sync_done(done);
    a254:	4620      	mov	r0, r4
    a256:	f001 f981 	bl	b55c <ull_sync_done>
		break;
    a25a:	e7d0      	b.n	a1fe <rx_demux_event_done+0x4a>
		LL_ASSERT(0);
    a25c:	f640 23b9 	movw	r3, #2745	; 0xab9
    a260:	4a05      	ldr	r2, [pc, #20]	; (a278 <rx_demux_event_done+0xc4>)
    a262:	490a      	ldr	r1, [pc, #40]	; (a28c <rx_demux_event_done+0xd8>)
    a264:	4806      	ldr	r0, [pc, #24]	; (a280 <rx_demux_event_done+0xcc>)
    a266:	f00f fc30 	bl	19aca <assert_print>
    a26a:	4040      	eors	r0, r0
    a26c:	f380 8811 	msr	BASEPRI, r0
    a270:	f04f 0003 	mov.w	r0, #3
    a274:	df02      	svc	2
		break;
    a276:	e7c2      	b.n	a1fe <rx_demux_event_done+0x4a>
    a278:	0001f2e0 	.word	0x0001f2e0
    a27c:	0001f3f8 	.word	0x0001f3f8
    a280:	0001f01c 	.word	0x0001f01c
    a284:	200004f0 	.word	0x200004f0
    a288:	0001f410 	.word	0x0001f410
    a28c:	0001f1d4 	.word	0x0001f1d4

0000a290 <ull_done>:
{
    a290:	b510      	push	{r4, lr}
    a292:	b082      	sub	sp, #8
    a294:	e009      	b.n	a2aa <ull_done+0x1a>
			(void)memq_dequeue(memq_ull_done.tail,
    a296:	490b      	ldr	r1, [pc, #44]	; (a2c4 <ull_done+0x34>)
    a298:	2200      	movs	r2, #0
    a29a:	6848      	ldr	r0, [r1, #4]
    a29c:	f010 f910 	bl	1a4c0 <memq_dequeue>
			rx_demux_event_done(link, done);
    a2a0:	9901      	ldr	r1, [sp, #4]
    a2a2:	4620      	mov	r0, r4
    a2a4:	f7ff ff86 	bl	a1b4 <rx_demux_event_done>
	} while (link);
    a2a8:	b14c      	cbz	r4, a2be <ull_done+0x2e>
		link = memq_peek(memq_ull_done.head, memq_ull_done.tail,
    a2aa:	4b06      	ldr	r3, [pc, #24]	; (a2c4 <ull_done+0x34>)
    a2ac:	aa01      	add	r2, sp, #4
    a2ae:	6859      	ldr	r1, [r3, #4]
    a2b0:	6818      	ldr	r0, [r3, #0]
    a2b2:	f010 f8fd 	bl	1a4b0 <memq_peek>
		if (link) {
    a2b6:	4604      	mov	r4, r0
    a2b8:	2800      	cmp	r0, #0
    a2ba:	d1ec      	bne.n	a296 <ull_done+0x6>
    a2bc:	e7f4      	b.n	a2a8 <ull_done+0x18>
}
    a2be:	b002      	add	sp, #8
    a2c0:	bd10      	pop	{r4, pc}
    a2c2:	bf00      	nop
    a2c4:	2000543c 	.word	0x2000543c

0000a2c8 <lll_resume>:
	return lll_prepare_resolve(is_abort_cb, abort_cb, prepare_cb,
				   prepare_param, 0, 0);
}

void lll_resume(void *param)
{
    a2c8:	b500      	push	{lr}
    a2ca:	b083      	sub	sp, #12
    a2cc:	4603      	mov	r3, r0
	int ret;

	next = param;
	ret = lll_prepare_resolve(next->is_abort_cb, next->abort_cb,
				  next->prepare_cb, &next->prepare_param,
				  next->is_resume, 1);
    a2ce:	7f02      	ldrb	r2, [r0, #28]
    a2d0:	f002 0201 	and.w	r2, r2, #1
	ret = lll_prepare_resolve(next->is_abort_cb, next->abort_cb,
    a2d4:	2101      	movs	r1, #1
    a2d6:	9101      	str	r1, [sp, #4]
    a2d8:	9200      	str	r2, [sp, #0]
    a2da:	6902      	ldr	r2, [r0, #16]
    a2dc:	6981      	ldr	r1, [r0, #24]
    a2de:	6940      	ldr	r0, [r0, #20]
    a2e0:	f003 f892 	bl	d408 <lll_prepare_resolve>
	LL_ASSERT(!ret || ret == -EINPROGRESS);
    a2e4:	b110      	cbz	r0, a2ec <lll_resume+0x24>
    a2e6:	f110 0f77 	cmn.w	r0, #119	; 0x77
    a2ea:	d102      	bne.n	a2f2 <lll_resume+0x2a>
}
    a2ec:	b003      	add	sp, #12
    a2ee:	f85d fb04 	ldr.w	pc, [sp], #4
	LL_ASSERT(!ret || ret == -EINPROGRESS);
    a2f2:	234f      	movs	r3, #79	; 0x4f
    a2f4:	4a05      	ldr	r2, [pc, #20]	; (a30c <lll_resume+0x44>)
    a2f6:	4906      	ldr	r1, [pc, #24]	; (a310 <lll_resume+0x48>)
    a2f8:	4806      	ldr	r0, [pc, #24]	; (a314 <lll_resume+0x4c>)
    a2fa:	f00f fbe6 	bl	19aca <assert_print>
    a2fe:	4040      	eors	r0, r0
    a300:	f380 8811 	msr	BASEPRI, r0
    a304:	f04f 0003 	mov.w	r0, #3
    a308:	df02      	svc	2
}
    a30a:	e7ef      	b.n	a2ec <lll_resume+0x24>
    a30c:	0001f420 	.word	0x0001f420
    a310:	0001f464 	.word	0x0001f464
    a314:	0001f01c 	.word	0x0001f01c

0000a318 <duration_period_setup>:
}

static uint8_t duration_period_setup(struct ll_scan_set *scan,
				     uint16_t duration, uint16_t period,
				     struct node_rx_pdu **node_rx_scan_term)
{
    a318:	b570      	push	{r4, r5, r6, lr}
    a31a:	4604      	mov	r4, r0
	struct lll_scan *lll;

	lll = &scan->lll;
	if (duration) {
    a31c:	2900      	cmp	r1, #0
    a31e:	d037      	beq.n	a390 <duration_period_setup+0x78>
    a320:	461d      	mov	r5, r3
    a322:	468c      	mov	ip, r1
		lll->duration_reload =
			ULL_SCAN_DURATION_TO_EVENTS(duration,
    a324:	f242 7110 	movw	r1, #10000	; 0x2710
    a328:	fb01 f10c 	mul.w	r1, r1, ip
    a32c:	4b1c      	ldr	r3, [pc, #112]	; (a3a0 <duration_period_setup+0x88>)
    a32e:	fba3 3101 	umull	r3, r1, r3, r1
    a332:	0a49      	lsrs	r1, r1, #9
    a334:	8e80      	ldrh	r0, [r0, #52]	; 0x34
    a336:	fbb1 f1f0 	udiv	r1, r1, r0
		lll->duration_reload =
    a33a:	b289      	uxth	r1, r1
    a33c:	8521      	strh	r1, [r4, #40]	; 0x28
						    scan->lll.interval);
		if (period) {
    a33e:	b17a      	cbz	r2, a360 <duration_period_setup+0x48>
			    (duration >= ULL_SCAN_PERIOD_TO_DURATION(period))) {
				return BT_HCI_ERR_INVALID_PARAM;
			}

			scan->duration_lazy =
				ULL_SCAN_PERIOD_TO_EVENTS(period,
    a340:	4b18      	ldr	r3, [pc, #96]	; (a3a4 <duration_period_setup+0x8c>)
    a342:	fb02 f303 	mul.w	r3, r2, r3
    a346:	4a16      	ldr	r2, [pc, #88]	; (a3a0 <duration_period_setup+0x88>)
    a348:	fba2 2303 	umull	r2, r3, r2, r3
    a34c:	0a5b      	lsrs	r3, r3, #9
    a34e:	fbb3 f3f0 	udiv	r3, r3, r0
			scan->duration_lazy =
    a352:	b29b      	uxth	r3, r3
    a354:	87a3      	strh	r3, [r4, #60]	; 0x3c
							  scan->lll.interval);
			scan->duration_lazy -= lll->duration_reload;
    a356:	1a5b      	subs	r3, r3, r1
    a358:	87a3      	strh	r3, [r4, #60]	; 0x3c
			scan->node_rx_scan_term = NULL;
    a35a:	2000      	movs	r0, #0
    a35c:	6420      	str	r0, [r4, #64]	; 0x40
    a35e:	e01b      	b.n	a398 <duration_period_setup+0x80>
		} else {
			struct node_rx_pdu *node_rx;
			void *link_scan_term;

			scan->duration_lazy = 0U;
    a360:	2300      	movs	r3, #0
    a362:	87a3      	strh	r3, [r4, #60]	; 0x3c

			if (*node_rx_scan_term) {
    a364:	682b      	ldr	r3, [r5, #0]
    a366:	b113      	cbz	r3, a36e <duration_period_setup+0x56>
				scan->node_rx_scan_term =
    a368:	6423      	str	r3, [r4, #64]	; 0x40
					(void *)*node_rx_scan_term;

				return 0;
    a36a:	2000      	movs	r0, #0
    a36c:	e014      	b.n	a398 <duration_period_setup+0x80>
			}

			/* The alloc here used for ext scan termination event */
			link_scan_term = ll_rx_link_alloc();
    a36e:	f7ff f8e7 	bl	9540 <ll_rx_link_alloc>
			if (!link_scan_term) {
    a372:	4606      	mov	r6, r0
    a374:	b188      	cbz	r0, a39a <duration_period_setup+0x82>
				return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
			}

			node_rx = ll_rx_alloc();
    a376:	f7ff f9b5 	bl	96e4 <ll_rx_alloc>
			if (!node_rx) {
    a37a:	b120      	cbz	r0, a386 <duration_period_setup+0x6e>
				ll_rx_link_release(link_scan_term);

				return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
			}

			node_rx->hdr.link = (void *)link_scan_term;
    a37c:	6006      	str	r6, [r0, #0]
			scan->node_rx_scan_term = (void *)node_rx;
    a37e:	6420      	str	r0, [r4, #64]	; 0x40
			*node_rx_scan_term = node_rx;
    a380:	6028      	str	r0, [r5, #0]
		lll->duration_reload = 0U;
		scan->duration_lazy = 0U;
		scan->node_rx_scan_term = NULL;
	}

	return 0;
    a382:	2000      	movs	r0, #0
    a384:	e008      	b.n	a398 <duration_period_setup+0x80>
				ll_rx_link_release(link_scan_term);
    a386:	4630      	mov	r0, r6
    a388:	f7ff f8e2 	bl	9550 <ll_rx_link_release>
				return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    a38c:	2007      	movs	r0, #7
    a38e:	e003      	b.n	a398 <duration_period_setup+0x80>
		lll->duration_reload = 0U;
    a390:	2000      	movs	r0, #0
    a392:	8520      	strh	r0, [r4, #40]	; 0x28
		scan->duration_lazy = 0U;
    a394:	87a0      	strh	r0, [r4, #60]	; 0x3c
		scan->node_rx_scan_term = NULL;
    a396:	6420      	str	r0, [r4, #64]	; 0x40
}
    a398:	bd70      	pop	{r4, r5, r6, pc}
				return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    a39a:	2007      	movs	r0, #7
    a39c:	e7fc      	b.n	a398 <duration_period_setup+0x80>
    a39e:	bf00      	nop
    a3a0:	d1b71759 	.word	0xd1b71759
    a3a4:	00138800 	.word	0x00138800

0000a3a8 <ticker_stop_ext_op_cb>:
	static memq_link_t link;
	static struct mayfly mfy = {0, 0, &link, NULL, ext_disable};
	uint32_t ret;

	/* Ignore if race between thread and ULL */
	if (status != TICKER_STATUS_SUCCESS) {
    a3a8:	b100      	cbz	r0, a3ac <ticker_stop_ext_op_cb+0x4>
    a3aa:	4770      	bx	lr
{
    a3ac:	b508      	push	{r3, lr}

		return;
	}

	/* Check if any pending LLL events that need to be aborted */
	mfy.param = param;
    a3ae:	4b0b      	ldr	r3, [pc, #44]	; (a3dc <ticker_stop_ext_op_cb+0x34>)
    a3b0:	6099      	str	r1, [r3, #8]
	ret = mayfly_enqueue(TICKER_USER_ID_ULL_LOW,
    a3b2:	2200      	movs	r2, #0
    a3b4:	2101      	movs	r1, #1
    a3b6:	2002      	movs	r0, #2
    a3b8:	f7fc ff4a 	bl	7250 <mayfly_enqueue>
			     TICKER_USER_ID_ULL_HIGH, 0, &mfy);
	LL_ASSERT(!ret);
    a3bc:	b900      	cbnz	r0, a3c0 <ticker_stop_ext_op_cb+0x18>
}
    a3be:	bd08      	pop	{r3, pc}
	LL_ASSERT(!ret);
    a3c0:	f240 33ae 	movw	r3, #942	; 0x3ae
    a3c4:	4a06      	ldr	r2, [pc, #24]	; (a3e0 <ticker_stop_ext_op_cb+0x38>)
    a3c6:	4907      	ldr	r1, [pc, #28]	; (a3e4 <ticker_stop_ext_op_cb+0x3c>)
    a3c8:	4807      	ldr	r0, [pc, #28]	; (a3e8 <ticker_stop_ext_op_cb+0x40>)
    a3ca:	f00f fb7e 	bl	19aca <assert_print>
    a3ce:	4040      	eors	r0, r0
    a3d0:	f380 8811 	msr	BASEPRI, r0
    a3d4:	f04f 0003 	mov.w	r0, #3
    a3d8:	df02      	svc	2
    a3da:	e7f0      	b.n	a3be <ticker_stop_ext_op_cb+0x16>
    a3dc:	20000714 	.word	0x20000714
    a3e0:	0001f478 	.word	0x0001f478
    a3e4:	0001f3c8 	.word	0x0001f3c8
    a3e8:	0001f01c 	.word	0x0001f01c

0000a3ec <ext_disable>:

static void ext_disable(void *param)
{
    a3ec:	b510      	push	{r4, lr}
    a3ee:	4604      	mov	r4, r0
    a3f0:	7803      	ldrb	r3, [r0, #0]
	struct ull_hdr *hdr;

	/* Check ref count to determine if any pending LLL events in pipeline */
	scan = param;
	hdr = &scan->ull;
	if (ull_ref_get(hdr)) {
    a3f2:	2b00      	cmp	r3, #0
    a3f4:	d02c      	beq.n	a450 <ext_disable+0x64>
		static memq_link_t link;
		static struct mayfly mfy = {0, 0, &link, NULL, lll_disable};
		uint32_t ret;

		mfy.param = &scan->lll;
    a3f6:	f100 031c 	add.w	r3, r0, #28
    a3fa:	4a17      	ldr	r2, [pc, #92]	; (a458 <ext_disable+0x6c>)
    a3fc:	6093      	str	r3, [r2, #8]

		/* Setup disabled callback to be called when ref count
		 * returns to zero.
		 */
		LL_ASSERT(!hdr->disabled_cb);
    a3fe:	6943      	ldr	r3, [r0, #20]
    a400:	b163      	cbz	r3, a41c <ext_disable+0x30>
    a402:	f240 33c3 	movw	r3, #963	; 0x3c3
    a406:	4a15      	ldr	r2, [pc, #84]	; (a45c <ext_disable+0x70>)
    a408:	4915      	ldr	r1, [pc, #84]	; (a460 <ext_disable+0x74>)
    a40a:	4816      	ldr	r0, [pc, #88]	; (a464 <ext_disable+0x78>)
    a40c:	f00f fb5d 	bl	19aca <assert_print>
    a410:	4040      	eors	r0, r0
    a412:	f380 8811 	msr	BASEPRI, r0
    a416:	f04f 0003 	mov.w	r0, #3
    a41a:	df02      	svc	2
		hdr->disabled_param = mfy.param;
    a41c:	4b0e      	ldr	r3, [pc, #56]	; (a458 <ext_disable+0x6c>)
    a41e:	689a      	ldr	r2, [r3, #8]
    a420:	61a2      	str	r2, [r4, #24]
		hdr->disabled_cb = ext_disabled_cb;
    a422:	4a11      	ldr	r2, [pc, #68]	; (a468 <ext_disable+0x7c>)
    a424:	6162      	str	r2, [r4, #20]

		/* Trigger LLL disable */
		ret = mayfly_enqueue(TICKER_USER_ID_ULL_HIGH,
    a426:	2200      	movs	r2, #0
    a428:	4611      	mov	r1, r2
    a42a:	2001      	movs	r0, #1
    a42c:	f7fc ff10 	bl	7250 <mayfly_enqueue>
				     TICKER_USER_ID_LLL, 0, &mfy);
		LL_ASSERT(!ret);
    a430:	b900      	cbnz	r0, a434 <ext_disable+0x48>
	} else {
		/* No pending LLL events */
		ext_disabled_cb(&scan->lll);
	}
}
    a432:	bd10      	pop	{r4, pc}
		LL_ASSERT(!ret);
    a434:	f240 33ca 	movw	r3, #970	; 0x3ca
    a438:	4a08      	ldr	r2, [pc, #32]	; (a45c <ext_disable+0x70>)
    a43a:	490c      	ldr	r1, [pc, #48]	; (a46c <ext_disable+0x80>)
    a43c:	4809      	ldr	r0, [pc, #36]	; (a464 <ext_disable+0x78>)
    a43e:	f00f fb44 	bl	19aca <assert_print>
    a442:	4040      	eors	r0, r0
    a444:	f380 8811 	msr	BASEPRI, r0
    a448:	f04f 0003 	mov.w	r0, #3
    a44c:	df02      	svc	2
    a44e:	e7f0      	b.n	a432 <ext_disable+0x46>
		ext_disabled_cb(&scan->lll);
    a450:	301c      	adds	r0, #28
    a452:	f011 fd2e 	bl	1beb2 <ext_disabled_cb>
}
    a456:	e7ec      	b.n	a432 <ext_disable+0x46>
    a458:	20000704 	.word	0x20000704
    a45c:	0001f478 	.word	0x0001f478
    a460:	0001f4b8 	.word	0x0001f4b8
    a464:	0001f01c 	.word	0x0001f01c
    a468:	0001beb3 	.word	0x0001beb3
    a46c:	0001f3c8 	.word	0x0001f3c8

0000a470 <ull_scan_disable>:
{
    a470:	b570      	push	{r4, r5, r6, lr}
    a472:	460c      	mov	r4, r1
	scan->is_stop = 1U;
    a474:	f891 3044 	ldrb.w	r3, [r1, #68]	; 0x44
    a478:	f043 0301 	orr.w	r3, r3, #1
    a47c:	f881 3044 	strb.w	r3, [r1, #68]	; 0x44
	err = ull_ticker_stop_with_mark(TICKER_ID_SCAN_BASE + handle,
    a480:	3002      	adds	r0, #2
    a482:	f101 021c 	add.w	r2, r1, #28
    a486:	b2c0      	uxtb	r0, r0
    a488:	f7ff fb6a 	bl	9b60 <ull_ticker_stop_with_mark>
	LL_ASSERT(err == 0 || err == -EALREADY);
    a48c:	4605      	mov	r5, r0
    a48e:	b110      	cbz	r0, a496 <ull_scan_disable+0x26>
    a490:	f110 0f78 	cmn.w	r0, #120	; 0x78
    a494:	d104      	bne.n	a4a0 <ull_scan_disable+0x30>
	if (err) {
    a496:	2d00      	cmp	r5, #0
    a498:	d133      	bne.n	a502 <ull_scan_disable+0x92>
	for (uint8_t aux_handle = 0; aux_handle < CONFIG_BT_CTLR_SCAN_AUX_SET;
    a49a:	b17d      	cbz	r5, a4bc <ull_scan_disable+0x4c>
	return 0;
    a49c:	2000      	movs	r0, #0
}
    a49e:	bd70      	pop	{r4, r5, r6, pc}
	LL_ASSERT(err == 0 || err == -EALREADY);
    a4a0:	f240 13fb 	movw	r3, #507	; 0x1fb
    a4a4:	4a19      	ldr	r2, [pc, #100]	; (a50c <ull_scan_disable+0x9c>)
    a4a6:	491a      	ldr	r1, [pc, #104]	; (a510 <ull_scan_disable+0xa0>)
    a4a8:	481a      	ldr	r0, [pc, #104]	; (a514 <ull_scan_disable+0xa4>)
    a4aa:	f00f fb0e 	bl	19aca <assert_print>
    a4ae:	4040      	eors	r0, r0
    a4b0:	f380 8811 	msr	BASEPRI, r0
    a4b4:	f04f 0003 	mov.w	r0, #3
    a4b8:	df02      	svc	2
    a4ba:	e7ec      	b.n	a496 <ull_scan_disable+0x26>
		aux = ull_scan_aux_set_get(aux_handle);
    a4bc:	4628      	mov	r0, r5
    a4be:	f000 fbc3 	bl	ac48 <ull_scan_aux_set_get>
    a4c2:	4606      	mov	r6, r0
		aux_scan_lll = aux->parent;
    a4c4:	6a83      	ldr	r3, [r0, #40]	; 0x28
		if (!aux_scan_lll) {
    a4c6:	b113      	cbz	r3, a4ce <ull_scan_disable+0x5e>
		aux_scan = HDR_LLL2ULL(aux_scan_lll);
    a4c8:	681b      	ldr	r3, [r3, #0]
		if (aux_scan == scan) {
    a4ca:	429c      	cmp	r4, r3
    a4cc:	d002      	beq.n	a4d4 <ull_scan_disable+0x64>
	     aux_handle++) {
    a4ce:	3501      	adds	r5, #1
    a4d0:	b2ed      	uxtb	r5, r5
    a4d2:	e7e2      	b.n	a49a <ull_scan_disable+0x2a>
			err = ull_scan_aux_stop(aux);
    a4d4:	f000 fcf8 	bl	aec8 <ull_scan_aux_stop>
			if (err && (err != -EALREADY)) {
    a4d8:	b110      	cbz	r0, a4e0 <ull_scan_disable+0x70>
    a4da:	f110 0f78 	cmn.w	r0, #120	; 0x78
    a4de:	d112      	bne.n	a506 <ull_scan_disable+0x96>
			LL_ASSERT(!aux->parent);
    a4e0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    a4e2:	2b00      	cmp	r3, #0
    a4e4:	d0f3      	beq.n	a4ce <ull_scan_disable+0x5e>
    a4e6:	f240 2315 	movw	r3, #533	; 0x215
    a4ea:	4a08      	ldr	r2, [pc, #32]	; (a50c <ull_scan_disable+0x9c>)
    a4ec:	490a      	ldr	r1, [pc, #40]	; (a518 <ull_scan_disable+0xa8>)
    a4ee:	4809      	ldr	r0, [pc, #36]	; (a514 <ull_scan_disable+0xa4>)
    a4f0:	f00f faeb 	bl	19aca <assert_print>
    a4f4:	4040      	eors	r0, r0
    a4f6:	f380 8811 	msr	BASEPRI, r0
    a4fa:	f04f 0003 	mov.w	r0, #3
    a4fe:	df02      	svc	2
    a500:	e7e5      	b.n	a4ce <ull_scan_disable+0x5e>
		return BT_HCI_ERR_CMD_DISALLOWED;
    a502:	200c      	movs	r0, #12
    a504:	e7cb      	b.n	a49e <ull_scan_disable+0x2e>
				return BT_HCI_ERR_CMD_DISALLOWED;
    a506:	200c      	movs	r0, #12
    a508:	e7c9      	b.n	a49e <ull_scan_disable+0x2e>
    a50a:	bf00      	nop
    a50c:	0001f478 	.word	0x0001f478
    a510:	0001f4cc 	.word	0x0001f4cc
    a514:	0001f01c 	.word	0x0001f01c
    a518:	0001f4e4 	.word	0x0001f4e4

0000a51c <ull_scan_set_get>:
	if (handle >= BT_CTLR_SCAN_SET) {
    a51c:	4603      	mov	r3, r0
    a51e:	b920      	cbnz	r0, a52a <ull_scan_set_get+0xe>
	return &ll_scan[handle];
    a520:	4803      	ldr	r0, [pc, #12]	; (a530 <ull_scan_set_get+0x14>)
    a522:	2254      	movs	r2, #84	; 0x54
    a524:	fb02 0003 	mla	r0, r2, r3, r0
    a528:	4770      	bx	lr
		return NULL;
    a52a:	2000      	movs	r0, #0
}
    a52c:	4770      	bx	lr
    a52e:	bf00      	nop
    a530:	20005800 	.word	0x20005800

0000a534 <ull_scan_term_dequeue>:
{
    a534:	b510      	push	{r4, lr}
	scan = ull_scan_set_get(handle);
    a536:	f7ff fff1 	bl	a51c <ull_scan_set_get>
	LL_ASSERT(scan);
    a53a:	4604      	mov	r4, r0
    a53c:	b130      	cbz	r0, a54c <ull_scan_term_dequeue+0x18>
	scan->is_enabled = 0U;
    a53e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    a542:	f36f 0341 	bfc	r3, #1, #1
    a546:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
    a54a:	bd10      	pop	{r4, pc}
	LL_ASSERT(scan);
    a54c:	f44f 7315 	mov.w	r3, #596	; 0x254
    a550:	4a05      	ldr	r2, [pc, #20]	; (a568 <ull_scan_term_dequeue+0x34>)
    a552:	4906      	ldr	r1, [pc, #24]	; (a56c <ull_scan_term_dequeue+0x38>)
    a554:	4806      	ldr	r0, [pc, #24]	; (a570 <ull_scan_term_dequeue+0x3c>)
    a556:	f00f fab8 	bl	19aca <assert_print>
    a55a:	4040      	eors	r0, r0
    a55c:	f380 8811 	msr	BASEPRI, r0
    a560:	f04f 0003 	mov.w	r0, #3
    a564:	df02      	svc	2
    a566:	e7ea      	b.n	a53e <ull_scan_term_dequeue+0xa>
    a568:	0001f478 	.word	0x0001f478
    a56c:	0001f4f4 	.word	0x0001f4f4
    a570:	0001f01c 	.word	0x0001f01c

0000a574 <ull_scan_handle_get>:
	return ((uint8_t *)scan - (uint8_t *)ll_scan) / sizeof(*scan);
    a574:	4b04      	ldr	r3, [pc, #16]	; (a588 <ull_scan_handle_get+0x14>)
    a576:	1ac0      	subs	r0, r0, r3
    a578:	0880      	lsrs	r0, r0, #2
    a57a:	4b04      	ldr	r3, [pc, #16]	; (a58c <ull_scan_handle_get+0x18>)
    a57c:	fba3 3000 	umull	r3, r0, r3, r0
}
    a580:	f3c0 0087 	ubfx	r0, r0, #2, #8
    a584:	4770      	bx	lr
    a586:	bf00      	nop
    a588:	20005800 	.word	0x20005800
    a58c:	30c30c31 	.word	0x30c30c31

0000a590 <duration_period_update>:
	if (is_update) {
    a590:	b919      	cbnz	r1, a59a <duration_period_update+0xa>
		scan->lll.duration_expire = scan->lll.duration_reload;
    a592:	8d02      	ldrh	r2, [r0, #40]	; 0x28
    a594:	8542      	strh	r2, [r0, #42]	; 0x2a
	return 0;
    a596:	4608      	mov	r0, r1
}
    a598:	4770      	bx	lr
{
    a59a:	b530      	push	{r4, r5, lr}
    a59c:	b08b      	sub	sp, #44	; 0x2c
		scan->lll.duration_expire = 0U;
    a59e:	2400      	movs	r4, #0
    a5a0:	8544      	strh	r4, [r0, #42]	; 0x2a
		ret_cb = TICKER_STATUS_BUSY;
    a5a2:	2302      	movs	r3, #2
    a5a4:	9309      	str	r3, [sp, #36]	; 0x24
				     ull_scan_handle_get(scan)),
    a5a6:	f7ff ffe5 	bl	a574 <ull_scan_handle_get>
		ret = ticker_update(TICKER_INSTANCE_ID_CTLR,
    a5aa:	1c82      	adds	r2, r0, #2
    a5ac:	ad09      	add	r5, sp, #36	; 0x24
    a5ae:	9506      	str	r5, [sp, #24]
    a5b0:	4b0b      	ldr	r3, [pc, #44]	; (a5e0 <duration_period_update+0x50>)
    a5b2:	9305      	str	r3, [sp, #20]
    a5b4:	2301      	movs	r3, #1
    a5b6:	9304      	str	r3, [sp, #16]
    a5b8:	9303      	str	r3, [sp, #12]
    a5ba:	9402      	str	r4, [sp, #8]
    a5bc:	9401      	str	r4, [sp, #4]
    a5be:	9400      	str	r4, [sp, #0]
    a5c0:	4623      	mov	r3, r4
    a5c2:	b2d2      	uxtb	r2, r2
    a5c4:	2103      	movs	r1, #3
    a5c6:	4620      	mov	r0, r4
    a5c8:	f010 f9a7 	bl	1a91a <ticker_update>
		ret = ull_ticker_status_take(ret, &ret_cb);
    a5cc:	4629      	mov	r1, r5
    a5ce:	f7ff fa3f 	bl	9a50 <ull_ticker_status_take>
		if (ret != TICKER_STATUS_SUCCESS) {
    a5d2:	b910      	cbnz	r0, a5da <duration_period_update+0x4a>
		return 0;
    a5d4:	2000      	movs	r0, #0
}
    a5d6:	b00b      	add	sp, #44	; 0x2c
    a5d8:	bd30      	pop	{r4, r5, pc}
			return BT_HCI_ERR_CMD_DISALLOWED;
    a5da:	200c      	movs	r0, #12
    a5dc:	e7fb      	b.n	a5d6 <duration_period_update+0x46>
    a5de:	bf00      	nop
    a5e0:	00009531 	.word	0x00009531

0000a5e4 <ticker_cb>:
{
    a5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a5e8:	b088      	sub	sp, #32
    a5ea:	4680      	mov	r8, r0
    a5ec:	4617      	mov	r7, r2
    a5ee:	461c      	mov	r4, r3
    a5f0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
	lll = &scan->lll;
    a5f2:	462e      	mov	r6, r5
	return ++hdr->ref;
    a5f4:	f816 3b1c 	ldrb.w	r3, [r6], #28
    a5f8:	3301      	adds	r3, #1
    a5fa:	b2db      	uxtb	r3, r3
    a5fc:	702b      	strb	r3, [r5, #0]
	LL_ASSERT(ref);
    a5fe:	b1e3      	cbz	r3, a63a <ticker_cb+0x56>
	p.ticks_at_expire = ticks_at_expire;
    a600:	4956      	ldr	r1, [pc, #344]	; (a75c <ticker_cb+0x178>)
    a602:	f8c1 8000 	str.w	r8, [r1]
	p.remainder = remainder;
    a606:	604f      	str	r7, [r1, #4]
	p.lazy = lazy;
    a608:	810c      	strh	r4, [r1, #8]
	p.param = lll;
    a60a:	60ce      	str	r6, [r1, #12]
	p.force = force;
    a60c:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    a610:	728b      	strb	r3, [r1, #10]
	mfy.param = &p;
    a612:	4b53      	ldr	r3, [pc, #332]	; (a760 <ticker_cb+0x17c>)
    a614:	6099      	str	r1, [r3, #8]
	ret = mayfly_enqueue(TICKER_USER_ID_ULL_HIGH, TICKER_USER_ID_LLL,
    a616:	2200      	movs	r2, #0
    a618:	4611      	mov	r1, r2
    a61a:	2001      	movs	r0, #1
    a61c:	f7fc fe18 	bl	7250 <mayfly_enqueue>
	LL_ASSERT(!ret);
    a620:	b9c8      	cbnz	r0, a656 <ticker_cb+0x72>
	if (lll->duration_expire) {
    a622:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
    a624:	2a00      	cmp	r2, #0
    a626:	d05f      	beq.n	a6e8 <ticker_cb+0x104>
		elapsed = lazy + 1;
    a628:	3401      	adds	r4, #1
    a62a:	b2a3      	uxth	r3, r4
		if (lll->duration_expire > elapsed) {
    a62c:	429a      	cmp	r2, r3
    a62e:	d920      	bls.n	a672 <ticker_cb+0x8e>
			lll->duration_expire -= elapsed;
    a630:	1ad2      	subs	r2, r2, r3
    a632:	856a      	strh	r2, [r5, #42]	; 0x2a
}
    a634:	b008      	add	sp, #32
    a636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	LL_ASSERT(ref);
    a63a:	f44f 733e 	mov.w	r3, #760	; 0x2f8
    a63e:	4a49      	ldr	r2, [pc, #292]	; (a764 <ticker_cb+0x180>)
    a640:	4949      	ldr	r1, [pc, #292]	; (a768 <ticker_cb+0x184>)
    a642:	484a      	ldr	r0, [pc, #296]	; (a76c <ticker_cb+0x188>)
    a644:	f00f fa41 	bl	19aca <assert_print>
    a648:	4040      	eors	r0, r0
    a64a:	f380 8811 	msr	BASEPRI, r0
    a64e:	f04f 0003 	mov.w	r0, #3
    a652:	df02      	svc	2
    a654:	e7d4      	b.n	a600 <ticker_cb+0x1c>
	LL_ASSERT(!ret);
    a656:	f240 3305 	movw	r3, #773	; 0x305
    a65a:	4a42      	ldr	r2, [pc, #264]	; (a764 <ticker_cb+0x180>)
    a65c:	4944      	ldr	r1, [pc, #272]	; (a770 <ticker_cb+0x18c>)
    a65e:	4843      	ldr	r0, [pc, #268]	; (a76c <ticker_cb+0x188>)
    a660:	f00f fa33 	bl	19aca <assert_print>
    a664:	4040      	eors	r0, r0
    a666:	f380 8811 	msr	BASEPRI, r0
    a66a:	f04f 0003 	mov.w	r0, #3
    a66e:	df02      	svc	2
    a670:	e7d7      	b.n	a622 <ticker_cb+0x3e>
			if (scan->duration_lazy) {
    a672:	8fac      	ldrh	r4, [r5, #60]	; 0x3c
    a674:	b1cc      	cbz	r4, a6aa <ticker_cb+0xc6>
				duration_lazy = lll->duration_expire +
    a676:	4414      	add	r4, r2
    a678:	b2a4      	uxth	r4, r4
    a67a:	1ae4      	subs	r4, r4, r3
    a67c:	b2a4      	uxth	r4, r4
				handle = ull_scan_handle_get(scan);
    a67e:	4628      	mov	r0, r5
    a680:	f7ff ff78 	bl	a574 <ull_scan_handle_get>
				LL_ASSERT(handle < BT_CTLR_SCAN_SET);
    a684:	4606      	mov	r6, r0
    a686:	b998      	cbnz	r0, a6b0 <ticker_cb+0xcc>
				ret = ticker_update(TICKER_INSTANCE_ID_CTLR,
    a688:	1cb2      	adds	r2, r6, #2
    a68a:	2000      	movs	r0, #0
    a68c:	9006      	str	r0, [sp, #24]
    a68e:	9005      	str	r0, [sp, #20]
    a690:	9004      	str	r0, [sp, #16]
    a692:	9403      	str	r4, [sp, #12]
    a694:	9002      	str	r0, [sp, #8]
    a696:	9001      	str	r0, [sp, #4]
    a698:	9000      	str	r0, [sp, #0]
    a69a:	4603      	mov	r3, r0
    a69c:	b2d2      	uxtb	r2, r2
    a69e:	2101      	movs	r1, #1
    a6a0:	f010 f93b 	bl	1a91a <ticker_update>
				LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    a6a4:	b108      	cbz	r0, a6aa <ticker_cb+0xc6>
    a6a6:	2802      	cmp	r0, #2
    a6a8:	d110      	bne.n	a6cc <ticker_cb+0xe8>
			lll->duration_expire = 0U;
    a6aa:	2300      	movs	r3, #0
    a6ac:	856b      	strh	r3, [r5, #42]	; 0x2a
    a6ae:	e7c1      	b.n	a634 <ticker_cb+0x50>
				LL_ASSERT(handle < BT_CTLR_SCAN_SET);
    a6b0:	f240 3317 	movw	r3, #791	; 0x317
    a6b4:	4a2b      	ldr	r2, [pc, #172]	; (a764 <ticker_cb+0x180>)
    a6b6:	492f      	ldr	r1, [pc, #188]	; (a774 <ticker_cb+0x190>)
    a6b8:	482c      	ldr	r0, [pc, #176]	; (a76c <ticker_cb+0x188>)
    a6ba:	f00f fa06 	bl	19aca <assert_print>
    a6be:	4040      	eors	r0, r0
    a6c0:	f380 8811 	msr	BASEPRI, r0
    a6c4:	f04f 0003 	mov.w	r0, #3
    a6c8:	df02      	svc	2
    a6ca:	e7dd      	b.n	a688 <ticker_cb+0xa4>
				LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    a6cc:	f240 331f 	movw	r3, #799	; 0x31f
    a6d0:	4a24      	ldr	r2, [pc, #144]	; (a764 <ticker_cb+0x180>)
    a6d2:	4929      	ldr	r1, [pc, #164]	; (a778 <ticker_cb+0x194>)
    a6d4:	4825      	ldr	r0, [pc, #148]	; (a76c <ticker_cb+0x188>)
    a6d6:	f00f f9f8 	bl	19aca <assert_print>
    a6da:	4040      	eors	r0, r0
    a6dc:	f380 8811 	msr	BASEPRI, r0
    a6e0:	f04f 0003 	mov.w	r0, #3
    a6e4:	df02      	svc	2
    a6e6:	e7e0      	b.n	a6aa <ticker_cb+0xc6>
	} else if (lll->duration_reload && lazy) {
    a6e8:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
    a6ea:	2b00      	cmp	r3, #0
    a6ec:	d0a2      	beq.n	a634 <ticker_cb+0x50>
    a6ee:	2c00      	cmp	r4, #0
    a6f0:	d0a0      	beq.n	a634 <ticker_cb+0x50>
		handle = ull_scan_handle_get(scan);
    a6f2:	4628      	mov	r0, r5
    a6f4:	f7ff ff3e 	bl	a574 <ull_scan_handle_get>
		LL_ASSERT(handle < BT_CTLR_SCAN_SET);
    a6f8:	4604      	mov	r4, r0
    a6fa:	bb08      	cbnz	r0, a740 <ticker_cb+0x15c>
		lll->duration_expire = lll->duration_reload;
    a6fc:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
    a6fe:	856b      	strh	r3, [r5, #42]	; 0x2a
		ret = ticker_update(TICKER_INSTANCE_ID_CTLR,
    a700:	1ca2      	adds	r2, r4, #2
    a702:	2000      	movs	r0, #0
    a704:	9006      	str	r0, [sp, #24]
    a706:	9005      	str	r0, [sp, #20]
    a708:	2101      	movs	r1, #1
    a70a:	9104      	str	r1, [sp, #16]
    a70c:	9103      	str	r1, [sp, #12]
    a70e:	9002      	str	r0, [sp, #8]
    a710:	9001      	str	r0, [sp, #4]
    a712:	9000      	str	r0, [sp, #0]
    a714:	4603      	mov	r3, r0
    a716:	b2d2      	uxtb	r2, r2
    a718:	f010 f8ff 	bl	1a91a <ticker_update>
		LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    a71c:	2800      	cmp	r0, #0
    a71e:	d089      	beq.n	a634 <ticker_cb+0x50>
    a720:	2802      	cmp	r0, #2
    a722:	d087      	beq.n	a634 <ticker_cb+0x50>
    a724:	f44f 734c 	mov.w	r3, #816	; 0x330
    a728:	4a0e      	ldr	r2, [pc, #56]	; (a764 <ticker_cb+0x180>)
    a72a:	4913      	ldr	r1, [pc, #76]	; (a778 <ticker_cb+0x194>)
    a72c:	480f      	ldr	r0, [pc, #60]	; (a76c <ticker_cb+0x188>)
    a72e:	f00f f9cc 	bl	19aca <assert_print>
    a732:	4040      	eors	r0, r0
    a734:	f380 8811 	msr	BASEPRI, r0
    a738:	f04f 0003 	mov.w	r0, #3
    a73c:	df02      	svc	2
}
    a73e:	e779      	b.n	a634 <ticker_cb+0x50>
		LL_ASSERT(handle < BT_CTLR_SCAN_SET);
    a740:	f240 3329 	movw	r3, #809	; 0x329
    a744:	4a07      	ldr	r2, [pc, #28]	; (a764 <ticker_cb+0x180>)
    a746:	490b      	ldr	r1, [pc, #44]	; (a774 <ticker_cb+0x190>)
    a748:	4808      	ldr	r0, [pc, #32]	; (a76c <ticker_cb+0x188>)
    a74a:	f00f f9be 	bl	19aca <assert_print>
    a74e:	4040      	eors	r0, r0
    a750:	f380 8811 	msr	BASEPRI, r0
    a754:	f04f 0003 	mov.w	r0, #3
    a758:	df02      	svc	2
    a75a:	e7cf      	b.n	a6fc <ticker_cb+0x118>
    a75c:	20005854 	.word	0x20005854
    a760:	20000724 	.word	0x20000724
    a764:	0001f478 	.word	0x0001f478
    a768:	0001f4fc 	.word	0x0001f4fc
    a76c:	0001f01c 	.word	0x0001f01c
    a770:	0001f3c8 	.word	0x0001f3c8
    a774:	0001f500 	.word	0x0001f500
    a778:	0001f50c 	.word	0x0001f50c

0000a77c <ull_scan_done>:
{
    a77c:	b530      	push	{r4, r5, lr}
    a77e:	b083      	sub	sp, #12
	scan = CONTAINER_OF(done->param, struct ll_scan_set, ull);
    a780:	6a04      	ldr	r4, [r0, #32]
	if (likely(scan->duration_lazy || !lll->duration_reload ||
    a782:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
    a784:	b10b      	cbz	r3, a78a <ull_scan_done+0xe>
}
    a786:	b003      	add	sp, #12
    a788:	bd30      	pop	{r4, r5, pc}
	if (likely(scan->duration_lazy || !lll->duration_reload ||
    a78a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    a78c:	2b00      	cmp	r3, #0
    a78e:	d0fa      	beq.n	a786 <ull_scan_done+0xa>
    a790:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    a792:	2b00      	cmp	r3, #0
    a794:	d1f7      	bne.n	a786 <ull_scan_done+0xa>
	lll->duration_reload = 0U;
    a796:	8523      	strh	r3, [r4, #40]	; 0x28
	handle = ull_scan_handle_get(scan);
    a798:	4620      	mov	r0, r4
    a79a:	f7ff feeb 	bl	a574 <ull_scan_handle_get>
	LL_ASSERT(handle < BT_CTLR_SCAN_SET);
    a79e:	4605      	mov	r5, r0
    a7a0:	b9e8      	cbnz	r0, a7de <ull_scan_done+0x62>
	rx_hdr = (void *)scan->node_rx_scan_term;
    a7a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
	rx_hdr->type = NODE_RX_TYPE_EXT_SCAN_TERMINATE;
    a7a4:	220b      	movs	r2, #11
    a7a6:	711a      	strb	r2, [r3, #4]
	rx_hdr->handle = handle;
    a7a8:	80dd      	strh	r5, [r3, #6]
	ret = ticker_stop(TICKER_INSTANCE_ID_CTLR, TICKER_USER_ID_ULL_HIGH,
    a7aa:	1caa      	adds	r2, r5, #2
    a7ac:	9400      	str	r4, [sp, #0]
    a7ae:	4b13      	ldr	r3, [pc, #76]	; (a7fc <ull_scan_done+0x80>)
    a7b0:	b2d2      	uxtb	r2, r2
    a7b2:	2101      	movs	r1, #1
    a7b4:	2000      	movs	r0, #0
    a7b6:	f7fc ffc1 	bl	773c <ticker_stop>
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    a7ba:	2800      	cmp	r0, #0
    a7bc:	d0e3      	beq.n	a786 <ull_scan_done+0xa>
    a7be:	2802      	cmp	r0, #2
    a7c0:	d0e1      	beq.n	a786 <ull_scan_done+0xa>
    a7c2:	f240 234b 	movw	r3, #587	; 0x24b
    a7c6:	4a0e      	ldr	r2, [pc, #56]	; (a800 <ull_scan_done+0x84>)
    a7c8:	490e      	ldr	r1, [pc, #56]	; (a804 <ull_scan_done+0x88>)
    a7ca:	480f      	ldr	r0, [pc, #60]	; (a808 <ull_scan_done+0x8c>)
    a7cc:	f00f f97d 	bl	19aca <assert_print>
    a7d0:	4040      	eors	r0, r0
    a7d2:	f380 8811 	msr	BASEPRI, r0
    a7d6:	f04f 0003 	mov.w	r0, #3
    a7da:	df02      	svc	2
    a7dc:	e7d3      	b.n	a786 <ull_scan_done+0xa>
	LL_ASSERT(handle < BT_CTLR_SCAN_SET);
    a7de:	f240 2333 	movw	r3, #563	; 0x233
    a7e2:	4a07      	ldr	r2, [pc, #28]	; (a800 <ull_scan_done+0x84>)
    a7e4:	4909      	ldr	r1, [pc, #36]	; (a80c <ull_scan_done+0x90>)
    a7e6:	4808      	ldr	r0, [pc, #32]	; (a808 <ull_scan_done+0x8c>)
    a7e8:	f00f f96f 	bl	19aca <assert_print>
    a7ec:	4040      	eors	r0, r0
    a7ee:	f380 8811 	msr	BASEPRI, r0
    a7f2:	f04f 0003 	mov.w	r0, #3
    a7f6:	df02      	svc	2
    a7f8:	e7d3      	b.n	a7a2 <ull_scan_done+0x26>
    a7fa:	bf00      	nop
    a7fc:	0000a3a9 	.word	0x0000a3a9
    a800:	0001f478 	.word	0x0001f478
    a804:	0001f50c 	.word	0x0001f50c
    a808:	0001f01c 	.word	0x0001f01c
    a80c:	0001f500 	.word	0x0001f500

0000a810 <ull_scan_is_valid_get>:
	if (((uint8_t *)scan < (uint8_t *)ll_scan) ||
    a810:	4b04      	ldr	r3, [pc, #16]	; (a824 <ull_scan_is_valid_get+0x14>)
    a812:	4298      	cmp	r0, r3
    a814:	d301      	bcc.n	a81a <ull_scan_is_valid_get+0xa>
    a816:	d802      	bhi.n	a81e <ull_scan_is_valid_get+0xe>
    a818:	4770      	bx	lr
		return NULL;
    a81a:	2000      	movs	r0, #0
    a81c:	4770      	bx	lr
    a81e:	2000      	movs	r0, #0
}
    a820:	4770      	bx	lr
    a822:	bf00      	nop
    a824:	20005800 	.word	0x20005800

0000a828 <init_reset>:
{
    a828:	b508      	push	{r3, lr}
	mem_init(ll_scan_aux_pool, sizeof(struct ll_scan_aux_set),
    a82a:	4b04      	ldr	r3, [pc, #16]	; (a83c <init_reset+0x14>)
    a82c:	2201      	movs	r2, #1
    a82e:	213c      	movs	r1, #60	; 0x3c
    a830:	4803      	ldr	r0, [pc, #12]	; (a840 <init_reset+0x18>)
    a832:	f00f fdcc 	bl	1a3ce <mem_init>
}
    a836:	2000      	movs	r0, #0
    a838:	bd08      	pop	{r3, pc}
    a83a:	bf00      	nop
    a83c:	200058c8 	.word	0x200058c8
    a840:	2000587c 	.word	0x2000587c

0000a844 <aux_sync_partial>:

	ll_rx_put(rx->link, rx);
}

static void aux_sync_partial(void *param)
{
    a844:	b510      	push	{r4, lr}
	struct ll_scan_aux_set *aux;
	struct node_rx_hdr *rx;

	aux = param;
	rx = aux->rx_head;
    a846:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
	aux->rx_head = NULL;
    a848:	2300      	movs	r3, #0
    a84a:	62c3      	str	r3, [r0, #44]	; 0x2c

	LL_ASSERT(rx);
    a84c:	b154      	cbz	r4, a864 <aux_sync_partial+0x20>
	rx->rx_ftr.aux_sched = 1U;
    a84e:	7ee3      	ldrb	r3, [r4, #27]
    a850:	f043 0304 	orr.w	r3, r3, #4
    a854:	76e3      	strb	r3, [r4, #27]

	ll_rx_put(rx->link, rx);
    a856:	4621      	mov	r1, r4
    a858:	6820      	ldr	r0, [r4, #0]
    a85a:	f7ff f843 	bl	98e4 <ll_rx_put>
	ll_rx_sched();
    a85e:	f7ff f849 	bl	98f4 <ll_rx_sched>
}
    a862:	bd10      	pop	{r4, pc}
	LL_ASSERT(rx);
    a864:	f240 4399 	movw	r3, #1177	; 0x499
    a868:	4a05      	ldr	r2, [pc, #20]	; (a880 <aux_sync_partial+0x3c>)
    a86a:	4906      	ldr	r1, [pc, #24]	; (a884 <aux_sync_partial+0x40>)
    a86c:	4806      	ldr	r0, [pc, #24]	; (a888 <aux_sync_partial+0x44>)
    a86e:	f00f f92c 	bl	19aca <assert_print>
    a872:	4040      	eors	r0, r0
    a874:	f380 8811 	msr	BASEPRI, r0
    a878:	f04f 0003 	mov.w	r0, #3
    a87c:	df02      	svc	2
    a87e:	e7e6      	b.n	a84e <aux_sync_partial+0xa>
    a880:	0001f528 	.word	0x0001f528
    a884:	0001f3c4 	.word	0x0001f3c4
    a888:	0001f01c 	.word	0x0001f01c

0000a88c <ticker_op_cb>:

	DEBUG_RADIO_PREPARE_O(1);
}

static void ticker_op_cb(uint32_t status, void *param)
{
    a88c:	b570      	push	{r4, r5, r6, lr}
    a88e:	4605      	mov	r5, r0
    a890:	460c      	mov	r4, r1
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC)) {
		struct ll_scan_aux_set *aux;
		struct lll_sync *sync_lll;

		aux = param;
		sync_lll = aux->parent;
    a892:	6a8e      	ldr	r6, [r1, #40]	; 0x28
		LL_ASSERT(sync_lll);
    a894:	b186      	cbz	r6, a8b8 <ticker_op_cb+0x2c>

		sync = HDR_LLL2ULL(sync_lll);
		sync = ull_sync_is_valid_get(sync);
    a896:	6830      	ldr	r0, [r6, #0]
    a898:	f000 fd60 	bl	b35c <ull_sync_is_valid_get>
	} else {
		sync = NULL;
	}

	if (status == TICKER_STATUS_SUCCESS) {
    a89c:	b9d5      	cbnz	r5, a8d4 <ticker_op_cb+0x48>
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync) {
    a89e:	b150      	cbz	r0, a8b6 <ticker_op_cb+0x2a>
			mfy.fp = aux_sync_partial;
    a8a0:	4b20      	ldr	r3, [pc, #128]	; (a924 <ticker_op_cb+0x98>)
    a8a2:	4a21      	ldr	r2, [pc, #132]	; (a928 <ticker_op_cb+0x9c>)
    a8a4:	60da      	str	r2, [r3, #12]

			mfy.fp = flush_safe;
		}
	}

	mfy.param = param;
    a8a6:	4b1f      	ldr	r3, [pc, #124]	; (a924 <ticker_op_cb+0x98>)
    a8a8:	609c      	str	r4, [r3, #8]

	ret = mayfly_enqueue(TICKER_USER_ID_ULL_LOW, TICKER_USER_ID_ULL_HIGH,
    a8aa:	2200      	movs	r2, #0
    a8ac:	2101      	movs	r1, #1
    a8ae:	2002      	movs	r0, #2
    a8b0:	f7fc fcce 	bl	7250 <mayfly_enqueue>
			     0, &mfy);
	LL_ASSERT(!ret);
    a8b4:	bb38      	cbnz	r0, a906 <ticker_op_cb+0x7a>
}
    a8b6:	bd70      	pop	{r4, r5, r6, pc}
		LL_ASSERT(sync_lll);
    a8b8:	f240 5302 	movw	r3, #1282	; 0x502
    a8bc:	4a1b      	ldr	r2, [pc, #108]	; (a92c <ticker_op_cb+0xa0>)
    a8be:	491c      	ldr	r1, [pc, #112]	; (a930 <ticker_op_cb+0xa4>)
    a8c0:	481c      	ldr	r0, [pc, #112]	; (a934 <ticker_op_cb+0xa8>)
    a8c2:	f00f f902 	bl	19aca <assert_print>
    a8c6:	4040      	eors	r0, r0
    a8c8:	f380 8811 	msr	BASEPRI, r0
    a8cc:	f04f 0003 	mov.w	r0, #3
    a8d0:	df02      	svc	2
    a8d2:	e7e0      	b.n	a896 <ticker_op_cb+0xa>
		if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && sync) {
    a8d4:	b118      	cbz	r0, a8de <ticker_op_cb+0x52>
			mfy.fp = aux_sync_incomplete;
    a8d6:	4b13      	ldr	r3, [pc, #76]	; (a924 <ticker_op_cb+0x98>)
    a8d8:	4a17      	ldr	r2, [pc, #92]	; (a938 <ticker_op_cb+0xac>)
    a8da:	60da      	str	r2, [r3, #12]
    a8dc:	e7e3      	b.n	a8a6 <ticker_op_cb+0x1a>
			LL_ASSERT(aux->parent);
    a8de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    a8e0:	b11b      	cbz	r3, a8ea <ticker_op_cb+0x5e>
			mfy.fp = flush_safe;
    a8e2:	4b10      	ldr	r3, [pc, #64]	; (a924 <ticker_op_cb+0x98>)
    a8e4:	4a15      	ldr	r2, [pc, #84]	; (a93c <ticker_op_cb+0xb0>)
    a8e6:	60da      	str	r2, [r3, #12]
    a8e8:	e7dd      	b.n	a8a6 <ticker_op_cb+0x1a>
			LL_ASSERT(aux->parent);
    a8ea:	f240 5317 	movw	r3, #1303	; 0x517
    a8ee:	4a0f      	ldr	r2, [pc, #60]	; (a92c <ticker_op_cb+0xa0>)
    a8f0:	4913      	ldr	r1, [pc, #76]	; (a940 <ticker_op_cb+0xb4>)
    a8f2:	4810      	ldr	r0, [pc, #64]	; (a934 <ticker_op_cb+0xa8>)
    a8f4:	f00f f8e9 	bl	19aca <assert_print>
    a8f8:	4040      	eors	r0, r0
    a8fa:	f380 8811 	msr	BASEPRI, r0
    a8fe:	f04f 0003 	mov.w	r0, #3
    a902:	df02      	svc	2
    a904:	e7ed      	b.n	a8e2 <ticker_op_cb+0x56>
	LL_ASSERT(!ret);
    a906:	f240 5321 	movw	r3, #1313	; 0x521
    a90a:	4a08      	ldr	r2, [pc, #32]	; (a92c <ticker_op_cb+0xa0>)
    a90c:	490d      	ldr	r1, [pc, #52]	; (a944 <ticker_op_cb+0xb8>)
    a90e:	4809      	ldr	r0, [pc, #36]	; (a934 <ticker_op_cb+0xa8>)
    a910:	f00f f8db 	bl	19aca <assert_print>
    a914:	4040      	eors	r0, r0
    a916:	f380 8811 	msr	BASEPRI, r0
    a91a:	f04f 0003 	mov.w	r0, #3
    a91e:	df02      	svc	2
    a920:	e7c9      	b.n	a8b6 <ticker_op_cb+0x2a>
    a922:	bf00      	nop
    a924:	20000754 	.word	0x20000754
    a928:	0000a845 	.word	0x0000a845
    a92c:	0001f528 	.word	0x0001f528
    a930:	0001f56c 	.word	0x0001f56c
    a934:	0001f01c 	.word	0x0001f01c
    a938:	0000aaa5 	.word	0x0000aaa5
    a93c:	0000ab7d 	.word	0x0000ab7d
    a940:	0001f5fc 	.word	0x0001f5fc
    a944:	0001f3c8 	.word	0x0001f3c8

0000a948 <ticker_cb>:
{
    a948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a94a:	4607      	mov	r7, r0
    a94c:	461e      	mov	r6, r3
    a94e:	9d07      	ldr	r5, [sp, #28]
    a950:	782a      	ldrb	r2, [r5, #0]
    a952:	3201      	adds	r2, #1
    a954:	b2d2      	uxtb	r2, r2
    a956:	702a      	strb	r2, [r5, #0]
	LL_ASSERT(ref);
    a958:	b18a      	cbz	r2, a97e <ticker_cb+0x36>
	p.ticks_at_expire = ticks_at_expire;
    a95a:	4c17      	ldr	r4, [pc, #92]	; (a9b8 <ticker_cb+0x70>)
    a95c:	6027      	str	r7, [r4, #0]
	p.remainder = 0; /* FIXME: remainder; */
    a95e:	2100      	movs	r1, #0
    a960:	6061      	str	r1, [r4, #4]
	p.lazy = lazy;
    a962:	8126      	strh	r6, [r4, #8]
	p.force = force;
    a964:	f89d 3018 	ldrb.w	r3, [sp, #24]
    a968:	72a3      	strb	r3, [r4, #10]
	p.param = &aux->lll;
    a96a:	351c      	adds	r5, #28
    a96c:	60e5      	str	r5, [r4, #12]
	mfy.param = &p;
    a96e:	4b13      	ldr	r3, [pc, #76]	; (a9bc <ticker_cb+0x74>)
    a970:	609c      	str	r4, [r3, #8]
	ret = mayfly_enqueue(TICKER_USER_ID_ULL_HIGH, TICKER_USER_ID_LLL,
    a972:	460a      	mov	r2, r1
    a974:	2001      	movs	r0, #1
    a976:	f7fc fc6b 	bl	7250 <mayfly_enqueue>
	LL_ASSERT(!ret);
    a97a:	b970      	cbnz	r0, a99a <ticker_cb+0x52>
}
    a97c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	LL_ASSERT(ref);
    a97e:	f240 43e3 	movw	r3, #1251	; 0x4e3
    a982:	4a0f      	ldr	r2, [pc, #60]	; (a9c0 <ticker_cb+0x78>)
    a984:	490f      	ldr	r1, [pc, #60]	; (a9c4 <ticker_cb+0x7c>)
    a986:	4810      	ldr	r0, [pc, #64]	; (a9c8 <ticker_cb+0x80>)
    a988:	f00f f89f 	bl	19aca <assert_print>
    a98c:	4040      	eors	r0, r0
    a98e:	f380 8811 	msr	BASEPRI, r0
    a992:	f04f 0003 	mov.w	r0, #3
    a996:	df02      	svc	2
    a998:	e7df      	b.n	a95a <ticker_cb+0x12>
	LL_ASSERT(!ret);
    a99a:	f44f 639e 	mov.w	r3, #1264	; 0x4f0
    a99e:	4a08      	ldr	r2, [pc, #32]	; (a9c0 <ticker_cb+0x78>)
    a9a0:	490a      	ldr	r1, [pc, #40]	; (a9cc <ticker_cb+0x84>)
    a9a2:	4809      	ldr	r0, [pc, #36]	; (a9c8 <ticker_cb+0x80>)
    a9a4:	f00f f891 	bl	19aca <assert_print>
    a9a8:	4040      	eors	r0, r0
    a9aa:	f380 8811 	msr	BASEPRI, r0
    a9ae:	f04f 0003 	mov.w	r0, #3
    a9b2:	df02      	svc	2
}
    a9b4:	e7e2      	b.n	a97c <ticker_cb+0x34>
    a9b6:	bf00      	nop
    a9b8:	200058b8 	.word	0x200058b8
    a9bc:	20000744 	.word	0x20000744
    a9c0:	0001f528 	.word	0x0001f528
    a9c4:	0001f4fc 	.word	0x0001f4fc
    a9c8:	0001f01c 	.word	0x0001f01c
    a9cc:	0001f3c8 	.word	0x0001f3c8

0000a9d0 <flush>:
{
    a9d0:	b538      	push	{r3, r4, r5, lr}
    a9d2:	4604      	mov	r4, r0
	LL_ASSERT(aux->parent);
    a9d4:	6a83      	ldr	r3, [r0, #40]	; 0x28
    a9d6:	b303      	cbz	r3, aa1a <flush+0x4a>
	rx = aux->rx_head;
    a9d8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
	if (rx) {
    a9da:	b361      	cbz	r1, aa36 <flush+0x66>
		aux->rx_head = NULL;
    a9dc:	2300      	movs	r3, #0
    a9de:	62e3      	str	r3, [r4, #44]	; 0x2c
		ll_rx_put(rx->link, rx);
    a9e0:	6808      	ldr	r0, [r1, #0]
    a9e2:	f7fe ff7f 	bl	98e4 <ll_rx_put>
		sched = true;
    a9e6:	2301      	movs	r3, #1
	rx = aux->rx_incomplete;
    a9e8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
	if (rx) {
    a9ea:	b330      	cbz	r0, aa3a <flush+0x6a>
		aux->rx_incomplete = NULL;
    a9ec:	2300      	movs	r3, #0
    a9ee:	63a3      	str	r3, [r4, #56]	; 0x38
		rx_release_put(rx);
    a9f0:	f011 fbb3 	bl	1c15a <rx_release_put>
		ll_rx_sched();
    a9f4:	f7fe ff7e 	bl	98f4 <ll_rx_sched>
	lll = aux->parent;
    a9f8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
	scan = ull_scan_is_valid_get(scan);
    a9fa:	6828      	ldr	r0, [r5, #0]
    a9fc:	f7ff ff08 	bl	a810 <ull_scan_is_valid_get>
	if (!IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) || scan) {
    aa00:	b1f0      	cbz	r0, aa40 <flush+0x70>
		lll->lll_aux = NULL;
    aa02:	2300      	movs	r3, #0
    aa04:	60ab      	str	r3, [r5, #8]
	LL_ASSERT(aux->parent);
    aa06:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    aa08:	2b00      	cmp	r3, #0
    aa0a:	d033      	beq.n	aa74 <flush+0xa4>
	aux->parent = NULL;
    aa0c:	2300      	movs	r3, #0
    aa0e:	62a3      	str	r3, [r4, #40]	; 0x28
	mem_release(aux, &scan_aux_free);
    aa10:	491f      	ldr	r1, [pc, #124]	; (aa90 <flush+0xc0>)
    aa12:	4620      	mov	r0, r4
    aa14:	f00f fd0f 	bl	1a436 <mem_release>
}
    aa18:	bd38      	pop	{r3, r4, r5, pc}
	LL_ASSERT(aux->parent);
    aa1a:	f240 435e 	movw	r3, #1118	; 0x45e
    aa1e:	4a1d      	ldr	r2, [pc, #116]	; (aa94 <flush+0xc4>)
    aa20:	491d      	ldr	r1, [pc, #116]	; (aa98 <flush+0xc8>)
    aa22:	481e      	ldr	r0, [pc, #120]	; (aa9c <flush+0xcc>)
    aa24:	f00f f851 	bl	19aca <assert_print>
    aa28:	4040      	eors	r0, r0
    aa2a:	f380 8811 	msr	BASEPRI, r0
    aa2e:	f04f 0003 	mov.w	r0, #3
    aa32:	df02      	svc	2
    aa34:	e7d0      	b.n	a9d8 <flush+0x8>
	bool sched = false;
    aa36:	2300      	movs	r3, #0
    aa38:	e7d6      	b.n	a9e8 <flush+0x18>
	if (sched) {
    aa3a:	2b00      	cmp	r3, #0
    aa3c:	d0dc      	beq.n	a9f8 <flush+0x28>
    aa3e:	e7d9      	b.n	a9f4 <flush+0x24>
		sync_lll = aux->parent;
    aa40:	6aa5      	ldr	r5, [r4, #40]	; 0x28
		sync = HDR_LLL2ULL(sync_lll);
    aa42:	682b      	ldr	r3, [r5, #0]
		LL_ASSERT(sync->is_stop || sync_lll->lll_aux);
    aa44:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
    aa48:	f013 0f08 	tst.w	r3, #8
    aa4c:	d101      	bne.n	aa52 <flush+0x82>
    aa4e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    aa50:	b113      	cbz	r3, aa58 <flush+0x88>
		sync_lll->lll_aux = NULL;
    aa52:	2300      	movs	r3, #0
    aa54:	63eb      	str	r3, [r5, #60]	; 0x3c
    aa56:	e7d6      	b.n	aa06 <flush+0x36>
		LL_ASSERT(sync->is_stop || sync_lll->lll_aux);
    aa58:	f240 4382 	movw	r3, #1154	; 0x482
    aa5c:	4a0d      	ldr	r2, [pc, #52]	; (aa94 <flush+0xc4>)
    aa5e:	4910      	ldr	r1, [pc, #64]	; (aaa0 <flush+0xd0>)
    aa60:	480e      	ldr	r0, [pc, #56]	; (aa9c <flush+0xcc>)
    aa62:	f00f f832 	bl	19aca <assert_print>
    aa66:	4040      	eors	r0, r0
    aa68:	f380 8811 	msr	BASEPRI, r0
    aa6c:	f04f 0003 	mov.w	r0, #3
    aa70:	df02      	svc	2
    aa72:	e7ee      	b.n	aa52 <flush+0x82>
	LL_ASSERT(aux->parent);
    aa74:	f240 4306 	movw	r3, #1030	; 0x406
    aa78:	4a06      	ldr	r2, [pc, #24]	; (aa94 <flush+0xc4>)
    aa7a:	4907      	ldr	r1, [pc, #28]	; (aa98 <flush+0xc8>)
    aa7c:	4807      	ldr	r0, [pc, #28]	; (aa9c <flush+0xcc>)
    aa7e:	f00f f824 	bl	19aca <assert_print>
    aa82:	4040      	eors	r0, r0
    aa84:	f380 8811 	msr	BASEPRI, r0
    aa88:	f04f 0003 	mov.w	r0, #3
    aa8c:	df02      	svc	2
    aa8e:	e7bd      	b.n	aa0c <flush+0x3c>
    aa90:	200058c8 	.word	0x200058c8
    aa94:	0001f528 	.word	0x0001f528
    aa98:	0001f5fc 	.word	0x0001f5fc
    aa9c:	0001f01c 	.word	0x0001f01c
    aaa0:	0001f578 	.word	0x0001f578

0000aaa4 <aux_sync_incomplete>:
{
    aaa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    aaa8:	4604      	mov	r4, r0
	LL_ASSERT(aux->parent);
    aaaa:	6a83      	ldr	r3, [r0, #40]	; 0x28
    aaac:	b14b      	cbz	r3, aac2 <aux_sync_incomplete+0x1e>
	if (!aux->rx_head) {
    aaae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    aab0:	b1ab      	cbz	r3, aade <aux_sync_incomplete+0x3a>
	return hdr->ref;
    aab2:	7823      	ldrb	r3, [r4, #0]
	LL_ASSERT(!ull_ref_get(&aux->ull));
    aab4:	2b00      	cmp	r3, #0
    aab6:	d147      	bne.n	ab48 <aux_sync_incomplete+0xa4>
	flush(aux);
    aab8:	4620      	mov	r0, r4
    aaba:	f7ff ff89 	bl	a9d0 <flush>
}
    aabe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	LL_ASSERT(aux->parent);
    aac2:	f240 43a6 	movw	r3, #1190	; 0x4a6
    aac6:	4a27      	ldr	r2, [pc, #156]	; (ab64 <aux_sync_incomplete+0xc0>)
    aac8:	4927      	ldr	r1, [pc, #156]	; (ab68 <aux_sync_incomplete+0xc4>)
    aaca:	4828      	ldr	r0, [pc, #160]	; (ab6c <aux_sync_incomplete+0xc8>)
    aacc:	f00e fffd 	bl	19aca <assert_print>
    aad0:	4040      	eors	r0, r0
    aad2:	f380 8811 	msr	BASEPRI, r0
    aad6:	f04f 0003 	mov.w	r0, #3
    aada:	df02      	svc	2
    aadc:	e7e7      	b.n	aaae <aux_sync_incomplete+0xa>
		lll = aux->parent;
    aade:	6aa6      	ldr	r6, [r4, #40]	; 0x28
		LL_ASSERT(lll);
    aae0:	b1b6      	cbz	r6, ab10 <aux_sync_incomplete+0x6c>
		sync = HDR_LLL2ULL(lll);
    aae2:	f8d6 8000 	ldr.w	r8, [r6]
		sync->data_len = 0U;
    aae6:	2300      	movs	r3, #0
    aae8:	f8a8 30b8 	strh.w	r3, [r8, #184]	; 0xb8
		rx = aux->rx_incomplete;
    aaec:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		LL_ASSERT(rx);
    aaee:	b1ed      	cbz	r5, ab2c <aux_sync_incomplete+0x88>
		aux->rx_incomplete = NULL;
    aaf0:	2700      	movs	r7, #0
    aaf2:	63a7      	str	r7, [r4, #56]	; 0x38
		rx->type = NODE_RX_TYPE_SYNC_REPORT;
    aaf4:	230d      	movs	r3, #13
    aaf6:	712b      	strb	r3, [r5, #4]
		rx->handle = ull_sync_handle_get(sync);
    aaf8:	4640      	mov	r0, r8
    aafa:	f000 fc3b 	bl	b374 <ull_sync_handle_get>
    aafe:	80e8      	strh	r0, [r5, #6]
		rx->rx_ftr.param = lll;
    ab00:	60ae      	str	r6, [r5, #8]
		rx->rx_ftr.aux_failed = 1U;
    ab02:	7eeb      	ldrb	r3, [r5, #27]
    ab04:	f043 0310 	orr.w	r3, r3, #16
    ab08:	76eb      	strb	r3, [r5, #27]
		rx->rx_ftr.extra = NULL;
    ab0a:	60ef      	str	r7, [r5, #12]
		aux->rx_head = rx;
    ab0c:	62e5      	str	r5, [r4, #44]	; 0x2c
    ab0e:	e7d0      	b.n	aab2 <aux_sync_incomplete+0xe>
		LL_ASSERT(lll);
    ab10:	f240 43b2 	movw	r3, #1202	; 0x4b2
    ab14:	4a13      	ldr	r2, [pc, #76]	; (ab64 <aux_sync_incomplete+0xc0>)
    ab16:	4916      	ldr	r1, [pc, #88]	; (ab70 <aux_sync_incomplete+0xcc>)
    ab18:	4814      	ldr	r0, [pc, #80]	; (ab6c <aux_sync_incomplete+0xc8>)
    ab1a:	f00e ffd6 	bl	19aca <assert_print>
    ab1e:	4040      	eors	r0, r0
    ab20:	f380 8811 	msr	BASEPRI, r0
    ab24:	f04f 0003 	mov.w	r0, #3
    ab28:	df02      	svc	2
    ab2a:	e7da      	b.n	aae2 <aux_sync_incomplete+0x3e>
		LL_ASSERT(rx);
    ab2c:	f240 43ba 	movw	r3, #1210	; 0x4ba
    ab30:	4a0c      	ldr	r2, [pc, #48]	; (ab64 <aux_sync_incomplete+0xc0>)
    ab32:	4910      	ldr	r1, [pc, #64]	; (ab74 <aux_sync_incomplete+0xd0>)
    ab34:	480d      	ldr	r0, [pc, #52]	; (ab6c <aux_sync_incomplete+0xc8>)
    ab36:	f00e ffc8 	bl	19aca <assert_print>
    ab3a:	4040      	eors	r0, r0
    ab3c:	f380 8811 	msr	BASEPRI, r0
    ab40:	f04f 0003 	mov.w	r0, #3
    ab44:	df02      	svc	2
    ab46:	e7d3      	b.n	aaf0 <aux_sync_incomplete+0x4c>
	LL_ASSERT(!ull_ref_get(&aux->ull));
    ab48:	f240 43ce 	movw	r3, #1230	; 0x4ce
    ab4c:	4a05      	ldr	r2, [pc, #20]	; (ab64 <aux_sync_incomplete+0xc0>)
    ab4e:	490a      	ldr	r1, [pc, #40]	; (ab78 <aux_sync_incomplete+0xd4>)
    ab50:	4806      	ldr	r0, [pc, #24]	; (ab6c <aux_sync_incomplete+0xc8>)
    ab52:	f00e ffba 	bl	19aca <assert_print>
    ab56:	4040      	eors	r0, r0
    ab58:	f380 8811 	msr	BASEPRI, r0
    ab5c:	f04f 0003 	mov.w	r0, #3
    ab60:	df02      	svc	2
    ab62:	e7a9      	b.n	aab8 <aux_sync_incomplete+0x14>
    ab64:	0001f528 	.word	0x0001f528
    ab68:	0001f5fc 	.word	0x0001f5fc
    ab6c:	0001f01c 	.word	0x0001f01c
    ab70:	0001f59c 	.word	0x0001f59c
    ab74:	0001f3c4 	.word	0x0001f3c4
    ab78:	0001f5a0 	.word	0x0001f5a0

0000ab7c <flush_safe>:
{
    ab7c:	b510      	push	{r4, lr}
    ab7e:	4604      	mov	r4, r0
	LL_ASSERT(aux->parent);
    ab80:	6a83      	ldr	r3, [r0, #40]	; 0x28
    ab82:	b1c3      	cbz	r3, abb6 <flush_safe+0x3a>
    ab84:	7823      	ldrb	r3, [r4, #0]
	if (ref == 0U) {
    ab86:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    ab8a:	b313      	cbz	r3, abd2 <flush_safe+0x56>
		LL_ASSERT(ref < 2U);
    ab8c:	2a01      	cmp	r2, #1
    ab8e:	d824      	bhi.n	abda <flush_safe+0x5e>
		LL_ASSERT(!hdr->disabled_cb);
    ab90:	6963      	ldr	r3, [r4, #20]
    ab92:	b163      	cbz	r3, abae <flush_safe+0x32>
    ab94:	f240 434c 	movw	r3, #1100	; 0x44c
    ab98:	4a17      	ldr	r2, [pc, #92]	; (abf8 <flush_safe+0x7c>)
    ab9a:	4918      	ldr	r1, [pc, #96]	; (abfc <flush_safe+0x80>)
    ab9c:	4818      	ldr	r0, [pc, #96]	; (ac00 <flush_safe+0x84>)
    ab9e:	f00e ff94 	bl	19aca <assert_print>
    aba2:	4040      	eors	r0, r0
    aba4:	f380 8811 	msr	BASEPRI, r0
    aba8:	f04f 0003 	mov.w	r0, #3
    abac:	df02      	svc	2
		hdr->disabled_param = aux;
    abae:	61a4      	str	r4, [r4, #24]
		hdr->disabled_cb = done_disabled_cb;
    abb0:	4b14      	ldr	r3, [pc, #80]	; (ac04 <flush_safe+0x88>)
    abb2:	6163      	str	r3, [r4, #20]
}
    abb4:	bd10      	pop	{r4, pc}
	LL_ASSERT(aux->parent);
    abb6:	f240 4336 	movw	r3, #1078	; 0x436
    abba:	4a0f      	ldr	r2, [pc, #60]	; (abf8 <flush_safe+0x7c>)
    abbc:	4912      	ldr	r1, [pc, #72]	; (ac08 <flush_safe+0x8c>)
    abbe:	4810      	ldr	r0, [pc, #64]	; (ac00 <flush_safe+0x84>)
    abc0:	f00e ff83 	bl	19aca <assert_print>
    abc4:	4040      	eors	r0, r0
    abc6:	f380 8811 	msr	BASEPRI, r0
    abca:	f04f 0003 	mov.w	r0, #3
    abce:	df02      	svc	2
    abd0:	e7d8      	b.n	ab84 <flush_safe+0x8>
		flush(aux);
    abd2:	4620      	mov	r0, r4
    abd4:	f7ff fefc 	bl	a9d0 <flush>
    abd8:	e7ec      	b.n	abb4 <flush_safe+0x38>
		LL_ASSERT(ref < 2U);
    abda:	f240 434a 	movw	r3, #1098	; 0x44a
    abde:	4a06      	ldr	r2, [pc, #24]	; (abf8 <flush_safe+0x7c>)
    abe0:	490a      	ldr	r1, [pc, #40]	; (ac0c <flush_safe+0x90>)
    abe2:	4807      	ldr	r0, [pc, #28]	; (ac00 <flush_safe+0x84>)
    abe4:	f00e ff71 	bl	19aca <assert_print>
    abe8:	4040      	eors	r0, r0
    abea:	f380 8811 	msr	BASEPRI, r0
    abee:	f04f 0003 	mov.w	r0, #3
    abf2:	df02      	svc	2
    abf4:	e7cc      	b.n	ab90 <flush_safe+0x14>
    abf6:	bf00      	nop
    abf8:	0001f528 	.word	0x0001f528
    abfc:	0001f4b8 	.word	0x0001f4b8
    ac00:	0001f01c 	.word	0x0001f01c
    ac04:	0000ac11 	.word	0x0000ac11
    ac08:	0001f5fc 	.word	0x0001f5fc
    ac0c:	0001f5b8 	.word	0x0001f5b8

0000ac10 <done_disabled_cb>:
{
    ac10:	b510      	push	{r4, lr}
    ac12:	4604      	mov	r4, r0
	LL_ASSERT(aux->parent);
    ac14:	6a83      	ldr	r3, [r0, #40]	; 0x28
    ac16:	b11b      	cbz	r3, ac20 <done_disabled_cb+0x10>
	flush(aux);
    ac18:	4620      	mov	r0, r4
    ac1a:	f7ff fed9 	bl	a9d0 <flush>
}
    ac1e:	bd10      	pop	{r4, pc}
	LL_ASSERT(aux->parent);
    ac20:	f240 432a 	movw	r3, #1066	; 0x42a
    ac24:	4a05      	ldr	r2, [pc, #20]	; (ac3c <done_disabled_cb+0x2c>)
    ac26:	4906      	ldr	r1, [pc, #24]	; (ac40 <done_disabled_cb+0x30>)
    ac28:	4806      	ldr	r0, [pc, #24]	; (ac44 <done_disabled_cb+0x34>)
    ac2a:	f00e ff4e 	bl	19aca <assert_print>
    ac2e:	4040      	eors	r0, r0
    ac30:	f380 8811 	msr	BASEPRI, r0
    ac34:	f04f 0003 	mov.w	r0, #3
    ac38:	df02      	svc	2
    ac3a:	e7ed      	b.n	ac18 <done_disabled_cb+0x8>
    ac3c:	0001f528 	.word	0x0001f528
    ac40:	0001f5fc 	.word	0x0001f5fc
    ac44:	0001f01c 	.word	0x0001f01c

0000ac48 <ull_scan_aux_set_get>:
	if (handle >= CONFIG_BT_CTLR_SCAN_AUX_SET) {
    ac48:	b928      	cbnz	r0, ac56 <ull_scan_aux_set_get+0xe>
	return &ll_scan_aux_pool[handle];
    ac4a:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
    ac4e:	4803      	ldr	r0, [pc, #12]	; (ac5c <ull_scan_aux_set_get+0x14>)
    ac50:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    ac54:	4770      	bx	lr
		return NULL;
    ac56:	2000      	movs	r0, #0
}
    ac58:	4770      	bx	lr
    ac5a:	bf00      	nop
    ac5c:	2000587c 	.word	0x2000587c

0000ac60 <ull_scan_aux_lll_handle_get>:
{
    ac60:	b508      	push	{r3, lr}
	return mem_index_get(aux, ll_scan_aux_pool,
    ac62:	223c      	movs	r2, #60	; 0x3c
    ac64:	4902      	ldr	r1, [pc, #8]	; (ac70 <ull_scan_aux_lll_handle_get+0x10>)
    ac66:	6800      	ldr	r0, [r0, #0]
    ac68:	f00f fbf8 	bl	1a45c <mem_index_get>
}
    ac6c:	b2c0      	uxtb	r0, r0
    ac6e:	bd08      	pop	{r3, pc}
    ac70:	2000587c 	.word	0x2000587c

0000ac74 <ull_scan_aux_lll_parent_get>:
{
    ac74:	b570      	push	{r4, r5, r6, lr}
	aux = HDR_LLL2ULL(lll);
    ac76:	6804      	ldr	r4, [r0, #0]
	if (is_lll_scan) {
    ac78:	b149      	cbz	r1, ac8e <ull_scan_aux_lll_parent_get+0x1a>
    ac7a:	460e      	mov	r6, r1
		lll = aux->parent;
    ac7c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
		LL_ASSERT(lll);
    ac7e:	b145      	cbz	r5, ac92 <ull_scan_aux_lll_parent_get+0x1e>
		*is_lll_scan = !!ull_scan_is_valid_get(scan);
    ac80:	6828      	ldr	r0, [r5, #0]
    ac82:	f7ff fdc5 	bl	a810 <ull_scan_is_valid_get>
    ac86:	3800      	subs	r0, #0
    ac88:	bf18      	it	ne
    ac8a:	2001      	movne	r0, #1
    ac8c:	7030      	strb	r0, [r6, #0]
}
    ac8e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    ac90:	bd70      	pop	{r4, r5, r6, pc}
		LL_ASSERT(lll);
    ac92:	f44f 734f 	mov.w	r3, #828	; 0x33c
    ac96:	4a06      	ldr	r2, [pc, #24]	; (acb0 <ull_scan_aux_lll_parent_get+0x3c>)
    ac98:	4906      	ldr	r1, [pc, #24]	; (acb4 <ull_scan_aux_lll_parent_get+0x40>)
    ac9a:	4807      	ldr	r0, [pc, #28]	; (acb8 <ull_scan_aux_lll_parent_get+0x44>)
    ac9c:	f00e ff15 	bl	19aca <assert_print>
    aca0:	4040      	eors	r0, r0
    aca2:	f380 8811 	msr	BASEPRI, r0
    aca6:	f04f 0003 	mov.w	r0, #3
    acaa:	df02      	svc	2
    acac:	e7e8      	b.n	ac80 <ull_scan_aux_lll_parent_get+0xc>
    acae:	bf00      	nop
    acb0:	0001f528 	.word	0x0001f528
    acb4:	0001f59c 	.word	0x0001f59c
    acb8:	0001f01c 	.word	0x0001f01c

0000acbc <ull_scan_aux_is_valid_get>:
	if (((uint8_t *)aux < (uint8_t *)ll_scan_aux_pool) ||
    acbc:	4b04      	ldr	r3, [pc, #16]	; (acd0 <ull_scan_aux_is_valid_get+0x14>)
    acbe:	4298      	cmp	r0, r3
    acc0:	d301      	bcc.n	acc6 <ull_scan_aux_is_valid_get+0xa>
    acc2:	d802      	bhi.n	acca <ull_scan_aux_is_valid_get+0xe>
    acc4:	4770      	bx	lr
		return NULL;
    acc6:	2000      	movs	r0, #0
    acc8:	4770      	bx	lr
    acca:	2000      	movs	r0, #0
}
    accc:	4770      	bx	lr
    acce:	bf00      	nop
    acd0:	2000587c 	.word	0x2000587c

0000acd4 <ull_scan_aux_done>:
{
    acd4:	b538      	push	{r3, r4, r5, lr}
	aux = CONTAINER_OF(done->param, struct ll_scan_aux_set, ull);
    acd6:	6a04      	ldr	r4, [r0, #32]
	    !ull_scan_aux_is_valid_get(aux)) {
    acd8:	4620      	mov	r0, r4
    acda:	f7ff ffef 	bl	acbc <ull_scan_aux_is_valid_get>
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) &&
    acde:	b188      	cbz	r0, ad04 <ull_scan_aux_done+0x30>
		lll = aux->parent;
    ace0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
		LL_ASSERT(lll);
    ace2:	2d00      	cmp	r5, #0
    ace4:	d03b      	beq.n	ad5e <ull_scan_aux_done+0x8a>
		scan = HDR_LLL2ULL(lll);
    ace6:	682d      	ldr	r5, [r5, #0]
		LL_ASSERT(ull_scan_is_valid_get(scan));
    ace8:	4628      	mov	r0, r5
    acea:	f7ff fd91 	bl	a810 <ull_scan_is_valid_get>
    acee:	2800      	cmp	r0, #0
    acf0:	d043      	beq.n	ad7a <ull_scan_aux_done+0xa6>
		if (unlikely(scan->is_stop)) {
    acf2:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
    acf6:	f013 0f01 	tst.w	r3, #1
    acfa:	d102      	bne.n	ad02 <ull_scan_aux_done+0x2e>
	flush(aux);
    acfc:	4620      	mov	r0, r4
    acfe:	f7ff fe67 	bl	a9d0 <flush>
}
    ad02:	bd38      	pop	{r3, r4, r5, pc}
		LL_ASSERT(ull_sync_is_valid_get(sync));
    ad04:	4620      	mov	r0, r4
    ad06:	f000 fb29 	bl	b35c <ull_sync_is_valid_get>
    ad0a:	b1d0      	cbz	r0, ad42 <ull_scan_aux_done+0x6e>
		if (unlikely(sync->is_stop) || !sync->lll.lll_aux) {
    ad0c:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
    ad10:	f013 0f08 	tst.w	r3, #8
    ad14:	d1f5      	bne.n	ad02 <ull_scan_aux_done+0x2e>
    ad16:	6da3      	ldr	r3, [r4, #88]	; 0x58
    ad18:	2b00      	cmp	r3, #0
    ad1a:	d0f2      	beq.n	ad02 <ull_scan_aux_done+0x2e>
		aux = HDR_LLL2ULL(sync->lll.lll_aux);
    ad1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    ad1e:	681c      	ldr	r4, [r3, #0]
		LL_ASSERT(aux->parent);
    ad20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    ad22:	2b00      	cmp	r3, #0
    ad24:	d1ea      	bne.n	acfc <ull_scan_aux_done+0x28>
    ad26:	f240 330a 	movw	r3, #778	; 0x30a
    ad2a:	4a1b      	ldr	r2, [pc, #108]	; (ad98 <ull_scan_aux_done+0xc4>)
    ad2c:	491b      	ldr	r1, [pc, #108]	; (ad9c <ull_scan_aux_done+0xc8>)
    ad2e:	481c      	ldr	r0, [pc, #112]	; (ada0 <ull_scan_aux_done+0xcc>)
    ad30:	f00e fecb 	bl	19aca <assert_print>
    ad34:	4040      	eors	r0, r0
    ad36:	f380 8811 	msr	BASEPRI, r0
    ad3a:	f04f 0003 	mov.w	r0, #3
    ad3e:	df02      	svc	2
    ad40:	e7dc      	b.n	acfc <ull_scan_aux_done+0x28>
		LL_ASSERT(ull_sync_is_valid_get(sync));
    ad42:	f240 3302 	movw	r3, #770	; 0x302
    ad46:	4a14      	ldr	r2, [pc, #80]	; (ad98 <ull_scan_aux_done+0xc4>)
    ad48:	4916      	ldr	r1, [pc, #88]	; (ada4 <ull_scan_aux_done+0xd0>)
    ad4a:	4815      	ldr	r0, [pc, #84]	; (ada0 <ull_scan_aux_done+0xcc>)
    ad4c:	f00e febd 	bl	19aca <assert_print>
    ad50:	4040      	eors	r0, r0
    ad52:	f380 8811 	msr	BASEPRI, r0
    ad56:	f04f 0003 	mov.w	r0, #3
    ad5a:	df02      	svc	2
    ad5c:	e7d6      	b.n	ad0c <ull_scan_aux_done+0x38>
		LL_ASSERT(lll);
    ad5e:	f44f 7344 	mov.w	r3, #784	; 0x310
    ad62:	4a0d      	ldr	r2, [pc, #52]	; (ad98 <ull_scan_aux_done+0xc4>)
    ad64:	4910      	ldr	r1, [pc, #64]	; (ada8 <ull_scan_aux_done+0xd4>)
    ad66:	480e      	ldr	r0, [pc, #56]	; (ada0 <ull_scan_aux_done+0xcc>)
    ad68:	f00e feaf 	bl	19aca <assert_print>
    ad6c:	4040      	eors	r0, r0
    ad6e:	f380 8811 	msr	BASEPRI, r0
    ad72:	f04f 0003 	mov.w	r0, #3
    ad76:	df02      	svc	2
    ad78:	e7b5      	b.n	ace6 <ull_scan_aux_done+0x12>
		LL_ASSERT(ull_scan_is_valid_get(scan));
    ad7a:	f240 3313 	movw	r3, #787	; 0x313
    ad7e:	4a06      	ldr	r2, [pc, #24]	; (ad98 <ull_scan_aux_done+0xc4>)
    ad80:	490a      	ldr	r1, [pc, #40]	; (adac <ull_scan_aux_done+0xd8>)
    ad82:	4807      	ldr	r0, [pc, #28]	; (ada0 <ull_scan_aux_done+0xcc>)
    ad84:	f00e fea1 	bl	19aca <assert_print>
    ad88:	4040      	eors	r0, r0
    ad8a:	f380 8811 	msr	BASEPRI, r0
    ad8e:	f04f 0003 	mov.w	r0, #3
    ad92:	df02      	svc	2
    ad94:	e7ad      	b.n	acf2 <ull_scan_aux_done+0x1e>
    ad96:	bf00      	nop
    ad98:	0001f528 	.word	0x0001f528
    ad9c:	0001f5fc 	.word	0x0001f5fc
    ada0:	0001f01c 	.word	0x0001f01c
    ada4:	0001f6a4 	.word	0x0001f6a4
    ada8:	0001f59c 	.word	0x0001f59c
    adac:	0001f6c0 	.word	0x0001f6c0

0000adb0 <ull_scan_aux_release>:
{
    adb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    adb4:	4605      	mov	r5, r0
    adb6:	460c      	mov	r4, r1
	param_ull = HDR_LLL2ULL(rx->rx_ftr.param);
    adb8:	688b      	ldr	r3, [r1, #8]
    adba:	681f      	ldr	r7, [r3, #0]
	if (ull_scan_is_valid_get(param_ull)) {
    adbc:	4638      	mov	r0, r7
    adbe:	f7ff fd27 	bl	a810 <ull_scan_is_valid_get>
    adc2:	b310      	cbz	r0, ae0a <ull_scan_aux_release+0x5a>
		rx->type = NODE_RX_TYPE_RELEASE;
    adc4:	2301      	movs	r3, #1
    adc6:	7123      	strb	r3, [r4, #4]
		lll = rx->rx_ftr.param;
    adc8:	68a3      	ldr	r3, [r4, #8]
		lll_aux = lll->lll_aux;
    adca:	689e      	ldr	r6, [r3, #8]
	if (lll_aux) {
    adcc:	b1ae      	cbz	r6, adfa <ull_scan_aux_release+0x4a>
		aux = HDR_LLL2ULL(lll_aux);
    adce:	6837      	ldr	r7, [r6, #0]
		lll = aux->parent;
    add0:	6abe      	ldr	r6, [r7, #40]	; 0x28
		LL_ASSERT(lll);
    add2:	2e00      	cmp	r6, #0
    add4:	d042      	beq.n	ae5c <ull_scan_aux_release+0xac>
		scan = ull_scan_is_valid_get(scan);
    add6:	6830      	ldr	r0, [r6, #0]
    add8:	f7ff fd1a 	bl	a810 <ull_scan_is_valid_get>
		if (scan) {
    addc:	4602      	mov	r2, r0
    adde:	2800      	cmp	r0, #0
    ade0:	d04a      	beq.n	ae78 <ull_scan_aux_release+0xc8>
			is_stop = scan->is_stop;
    ade2:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
    ade6:	f003 0301 	and.w	r3, r3, #1
		if (!is_stop) {
    adea:	2b00      	cmp	r3, #0
    adec:	d158      	bne.n	aea0 <ull_scan_aux_release+0xf0>
			LL_ASSERT(aux->parent);
    adee:	6abb      	ldr	r3, [r7, #40]	; 0x28
    adf0:	2b00      	cmp	r3, #0
    adf2:	d047      	beq.n	ae84 <ull_scan_aux_release+0xd4>
			flush_safe(aux);
    adf4:	4638      	mov	r0, r7
    adf6:	f7ff fec1 	bl	ab7c <flush_safe>
	ll_rx_put(link, rx);
    adfa:	4621      	mov	r1, r4
    adfc:	4628      	mov	r0, r5
    adfe:	f7fe fd71 	bl	98e4 <ll_rx_put>
	ll_rx_sched();
    ae02:	f7fe fd77 	bl	98f4 <ll_rx_sched>
}
    ae06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		   ull_scan_aux_is_valid_get(param_ull)) {
    ae0a:	4638      	mov	r0, r7
    ae0c:	f7ff ff56 	bl	acbc <ull_scan_aux_is_valid_get>
	} else if (!IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) ||
    ae10:	b118      	cbz	r0, ae1a <ull_scan_aux_release+0x6a>
		rx->type = NODE_RX_TYPE_RELEASE;
    ae12:	2301      	movs	r3, #1
    ae14:	7123      	strb	r3, [r4, #4]
		lll_aux = rx->rx_ftr.param;
    ae16:	68a6      	ldr	r6, [r4, #8]
    ae18:	e7d8      	b.n	adcc <ull_scan_aux_release+0x1c>
	} else if (ull_sync_is_valid_get(param_ull)) {
    ae1a:	4638      	mov	r0, r7
    ae1c:	f000 fa9e 	bl	b35c <ull_sync_is_valid_get>
    ae20:	b170      	cbz	r0, ae40 <ull_scan_aux_release+0x90>
		sync->data_len = 0U;
    ae22:	f04f 0800 	mov.w	r8, #0
    ae26:	f8a7 80b8 	strh.w	r8, [r7, #184]	; 0xb8
		lll = rx->rx_ftr.param;
    ae2a:	68a3      	ldr	r3, [r4, #8]
		lll_aux = lll->lll_aux;
    ae2c:	6bde      	ldr	r6, [r3, #60]	; 0x3c
		rx->type = NODE_RX_TYPE_SYNC_REPORT;
    ae2e:	230d      	movs	r3, #13
    ae30:	7123      	strb	r3, [r4, #4]
		rx->handle = ull_sync_handle_get(sync);
    ae32:	4638      	mov	r0, r7
    ae34:	f000 fa9e 	bl	b374 <ull_sync_handle_get>
    ae38:	80e0      	strh	r0, [r4, #6]
		rx->rx_ftr.extra = NULL;
    ae3a:	f8c4 800c 	str.w	r8, [r4, #12]
    ae3e:	e7c5      	b.n	adcc <ull_scan_aux_release+0x1c>
		LL_ASSERT(0);
    ae40:	f44f 7360 	mov.w	r3, #896	; 0x380
    ae44:	4a1b      	ldr	r2, [pc, #108]	; (aeb4 <ull_scan_aux_release+0x104>)
    ae46:	491c      	ldr	r1, [pc, #112]	; (aeb8 <ull_scan_aux_release+0x108>)
    ae48:	481c      	ldr	r0, [pc, #112]	; (aebc <ull_scan_aux_release+0x10c>)
    ae4a:	f00e fe3e 	bl	19aca <assert_print>
    ae4e:	4040      	eors	r0, r0
    ae50:	f380 8811 	msr	BASEPRI, r0
    ae54:	f04f 0003 	mov.w	r0, #3
    ae58:	df02      	svc	2
	if (lll_aux) {
    ae5a:	e7ce      	b.n	adfa <ull_scan_aux_release+0x4a>
		LL_ASSERT(lll);
    ae5c:	f44f 7363 	mov.w	r3, #908	; 0x38c
    ae60:	4a14      	ldr	r2, [pc, #80]	; (aeb4 <ull_scan_aux_release+0x104>)
    ae62:	4917      	ldr	r1, [pc, #92]	; (aec0 <ull_scan_aux_release+0x110>)
    ae64:	4815      	ldr	r0, [pc, #84]	; (aebc <ull_scan_aux_release+0x10c>)
    ae66:	f00e fe30 	bl	19aca <assert_print>
    ae6a:	4040      	eors	r0, r0
    ae6c:	f380 8811 	msr	BASEPRI, r0
    ae70:	f04f 0003 	mov.w	r0, #3
    ae74:	df02      	svc	2
    ae76:	e7ae      	b.n	add6 <ull_scan_aux_release+0x26>
			sync = HDR_LLL2ULL(sync_lll);
    ae78:	6833      	ldr	r3, [r6, #0]
			is_stop = sync->is_stop;
    ae7a:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
    ae7e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    ae82:	e7b2      	b.n	adea <ull_scan_aux_release+0x3a>
			LL_ASSERT(aux->parent);
    ae84:	f44f 7367 	mov.w	r3, #924	; 0x39c
    ae88:	4a0a      	ldr	r2, [pc, #40]	; (aeb4 <ull_scan_aux_release+0x104>)
    ae8a:	490e      	ldr	r1, [pc, #56]	; (aec4 <ull_scan_aux_release+0x114>)
    ae8c:	480b      	ldr	r0, [pc, #44]	; (aebc <ull_scan_aux_release+0x10c>)
    ae8e:	f00e fe1c 	bl	19aca <assert_print>
    ae92:	4040      	eors	r0, r0
    ae94:	f380 8811 	msr	BASEPRI, r0
    ae98:	f04f 0003 	mov.w	r0, #3
    ae9c:	df02      	svc	2
    ae9e:	e7a9      	b.n	adf4 <ull_scan_aux_release+0x44>
		} else if (!scan) {
    aea0:	2a00      	cmp	r2, #0
    aea2:	d1aa      	bne.n	adfa <ull_scan_aux_release+0x4a>
			rx->link = link;
    aea4:	6025      	str	r5, [r4, #0]
			if (aux->rx_last) {
    aea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    aea8:	b113      	cbz	r3, aeb0 <ull_scan_aux_release+0x100>
				aux->rx_last->rx_ftr.extra = rx;
    aeaa:	60dc      	str	r4, [r3, #12]
			aux->rx_last = rx;
    aeac:	633c      	str	r4, [r7, #48]	; 0x30
			return;
    aeae:	e7aa      	b.n	ae06 <ull_scan_aux_release+0x56>
				aux->rx_head = rx;
    aeb0:	62fc      	str	r4, [r7, #44]	; 0x2c
    aeb2:	e7fb      	b.n	aeac <ull_scan_aux_release+0xfc>
    aeb4:	0001f528 	.word	0x0001f528
    aeb8:	0001f1d4 	.word	0x0001f1d4
    aebc:	0001f01c 	.word	0x0001f01c
    aec0:	0001f59c 	.word	0x0001f59c
    aec4:	0001f5fc 	.word	0x0001f5fc

0000aec8 <ull_scan_aux_stop>:
{
    aec8:	b538      	push	{r3, r4, r5, lr}
    aeca:	4604      	mov	r4, r0
	return mem_index_get(aux, ll_scan_aux_pool,
    aecc:	223c      	movs	r2, #60	; 0x3c
    aece:	492a      	ldr	r1, [pc, #168]	; (af78 <ull_scan_aux_stop+0xb0>)
    aed0:	f00f fac4 	bl	1a45c <mem_index_get>
    aed4:	b2c0      	uxtb	r0, r0
					aux, &aux->lll);
    aed6:	f104 051c 	add.w	r5, r4, #28
	err = ull_ticker_stop_with_mark(TICKER_ID_SCAN_AUX_BASE + aux_handle,
    aeda:	3003      	adds	r0, #3
    aedc:	462a      	mov	r2, r5
    aede:	4621      	mov	r1, r4
    aee0:	b2c0      	uxtb	r0, r0
    aee2:	f7fe fe3d 	bl	9b60 <ull_ticker_stop_with_mark>
	if (err && (err != -EALREADY)) {
    aee6:	4603      	mov	r3, r0
    aee8:	b110      	cbz	r0, aef0 <ull_scan_aux_stop+0x28>
    aeea:	f110 0f78 	cmn.w	r0, #120	; 0x78
    aeee:	d114      	bne.n	af1a <ull_scan_aux_stop+0x52>
	if (err == -EALREADY) {
    aef0:	f113 0f78 	cmn.w	r3, #120	; 0x78
    aef4:	d013      	beq.n	af1e <ull_scan_aux_stop+0x56>
		lll = aux->parent;
    aef6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
		LL_ASSERT(lll);
    aef8:	b1ed      	cbz	r5, af36 <ull_scan_aux_stop+0x6e>
		scan = ull_scan_is_valid_get(scan);
    aefa:	6828      	ldr	r0, [r5, #0]
    aefc:	f7ff fc88 	bl	a810 <ull_scan_is_valid_get>
		if (scan) {
    af00:	b338      	cbz	r0, af52 <ull_scan_aux_stop+0x8a>
			mfy.fp = flush;
    af02:	4b1e      	ldr	r3, [pc, #120]	; (af7c <ull_scan_aux_stop+0xb4>)
    af04:	4a1e      	ldr	r2, [pc, #120]	; (af80 <ull_scan_aux_stop+0xb8>)
    af06:	60da      	str	r2, [r3, #12]
	mfy.param = aux;
    af08:	4b1c      	ldr	r3, [pc, #112]	; (af7c <ull_scan_aux_stop+0xb4>)
    af0a:	609c      	str	r4, [r3, #8]
	ret = mayfly_enqueue(TICKER_USER_ID_THREAD, TICKER_USER_ID_ULL_HIGH,
    af0c:	2200      	movs	r2, #0
    af0e:	2101      	movs	r1, #1
    af10:	2003      	movs	r0, #3
    af12:	f7fc f99d 	bl	7250 <mayfly_enqueue>
	LL_ASSERT(!ret);
    af16:	bb00      	cbnz	r0, af5a <ull_scan_aux_stop+0x92>
	return 0;
    af18:	2300      	movs	r3, #0
}
    af1a:	4618      	mov	r0, r3
    af1c:	bd38      	pop	{r3, r4, r5, pc}
		err = ull_disable(&aux->lll);
    af1e:	4628      	mov	r0, r5
    af20:	f7fe fdde 	bl	9ae0 <ull_disable>
		if (err && (err != -EALREADY)) {
    af24:	4603      	mov	r3, r0
    af26:	b110      	cbz	r0, af2e <ull_scan_aux_stop+0x66>
    af28:	f110 0f78 	cmn.w	r0, #120	; 0x78
    af2c:	d1f5      	bne.n	af1a <ull_scan_aux_stop+0x52>
		mfy.fp = flush;
    af2e:	4b13      	ldr	r3, [pc, #76]	; (af7c <ull_scan_aux_stop+0xb4>)
    af30:	4a13      	ldr	r2, [pc, #76]	; (af80 <ull_scan_aux_stop+0xb8>)
    af32:	60da      	str	r2, [r3, #12]
    af34:	e7e8      	b.n	af08 <ull_scan_aux_stop+0x40>
		LL_ASSERT(lll);
    af36:	f44f 7376 	mov.w	r3, #984	; 0x3d8
    af3a:	4a12      	ldr	r2, [pc, #72]	; (af84 <ull_scan_aux_stop+0xbc>)
    af3c:	4912      	ldr	r1, [pc, #72]	; (af88 <ull_scan_aux_stop+0xc0>)
    af3e:	4813      	ldr	r0, [pc, #76]	; (af8c <ull_scan_aux_stop+0xc4>)
    af40:	f00e fdc3 	bl	19aca <assert_print>
    af44:	4040      	eors	r0, r0
    af46:	f380 8811 	msr	BASEPRI, r0
    af4a:	f04f 0003 	mov.w	r0, #3
    af4e:	df02      	svc	2
    af50:	e7d3      	b.n	aefa <ull_scan_aux_stop+0x32>
			mfy.fp = aux_sync_incomplete;
    af52:	4b0a      	ldr	r3, [pc, #40]	; (af7c <ull_scan_aux_stop+0xb4>)
    af54:	4a0e      	ldr	r2, [pc, #56]	; (af90 <ull_scan_aux_stop+0xc8>)
    af56:	60da      	str	r2, [r3, #12]
    af58:	e7d6      	b.n	af08 <ull_scan_aux_stop+0x40>
	LL_ASSERT(!ret);
    af5a:	f240 33ed 	movw	r3, #1005	; 0x3ed
    af5e:	4a09      	ldr	r2, [pc, #36]	; (af84 <ull_scan_aux_stop+0xbc>)
    af60:	490c      	ldr	r1, [pc, #48]	; (af94 <ull_scan_aux_stop+0xcc>)
    af62:	480a      	ldr	r0, [pc, #40]	; (af8c <ull_scan_aux_stop+0xc4>)
    af64:	f00e fdb1 	bl	19aca <assert_print>
    af68:	4040      	eors	r0, r0
    af6a:	f380 8811 	msr	BASEPRI, r0
    af6e:	f04f 0003 	mov.w	r0, #3
    af72:	df02      	svc	2
	return 0;
    af74:	2300      	movs	r3, #0
    af76:	e7d0      	b.n	af1a <ull_scan_aux_stop+0x52>
    af78:	2000587c 	.word	0x2000587c
    af7c:	20000734 	.word	0x20000734
    af80:	0000a9d1 	.word	0x0000a9d1
    af84:	0001f528 	.word	0x0001f528
    af88:	0001f59c 	.word	0x0001f59c
    af8c:	0001f01c 	.word	0x0001f01c
    af90:	0000aaa5 	.word	0x0000aaa5
    af94:	0001f3c8 	.word	0x0001f3c8

0000af98 <ticker_start_op_cb>:
}

static void ticker_start_op_cb(uint32_t status, void *param)
{
	ARG_UNUSED(param);
	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    af98:	b900      	cbnz	r0, af9c <ticker_start_op_cb+0x4>
    af9a:	4770      	bx	lr
{
    af9c:	b508      	push	{r3, lr}
	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    af9e:	f240 43af 	movw	r3, #1199	; 0x4af
    afa2:	4a06      	ldr	r2, [pc, #24]	; (afbc <ticker_start_op_cb+0x24>)
    afa4:	4906      	ldr	r1, [pc, #24]	; (afc0 <ticker_start_op_cb+0x28>)
    afa6:	4807      	ldr	r0, [pc, #28]	; (afc4 <ticker_start_op_cb+0x2c>)
    afa8:	f00e fd8f 	bl	19aca <assert_print>
    afac:	4040      	eors	r0, r0
    afae:	f380 8811 	msr	BASEPRI, r0
    afb2:	f04f 0003 	mov.w	r0, #3
    afb6:	df02      	svc	2
}
    afb8:	bd08      	pop	{r3, pc}
    afba:	bf00      	nop
    afbc:	0001f6dc 	.word	0x0001f6dc
    afc0:	0001f71c 	.word	0x0001f71c
    afc4:	0001f01c 	.word	0x0001f01c

0000afc8 <init_reset>:
{
    afc8:	b508      	push	{r3, lr}
	mem_init(ll_sync_pool, sizeof(struct ll_sync_set),
    afca:	4b06      	ldr	r3, [pc, #24]	; (afe4 <init_reset+0x1c>)
    afcc:	2201      	movs	r2, #1
    afce:	21bc      	movs	r1, #188	; 0xbc
    afd0:	4805      	ldr	r0, [pc, #20]	; (afe8 <init_reset+0x20>)
    afd2:	f00f f9fc 	bl	1a3ce <mem_init>
	return z_impl_k_sem_init(sem, initial_count, limit);
    afd6:	2201      	movs	r2, #1
    afd8:	2100      	movs	r1, #0
    afda:	4804      	ldr	r0, [pc, #16]	; (afec <init_reset+0x24>)
    afdc:	f012 ffe3 	bl	1dfa6 <z_impl_k_sem_init>
}
    afe0:	2000      	movs	r0, #0
    afe2:	bd08      	pop	{r3, pc}
    afe4:	200059c8 	.word	0x200059c8
    afe8:	200058e4 	.word	0x200058e4
    afec:	200059b0 	.word	0x200059b0

0000aff0 <ticker_cb>:
{
    aff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    aff4:	4607      	mov	r7, r0
    aff6:	4616      	mov	r6, r2
    aff8:	461d      	mov	r5, r3
    affa:	9c07      	ldr	r4, [sp, #28]
	lll = &sync->lll;
    affc:	f104 081c 	add.w	r8, r4, #28
	lll->is_rx_enabled = sync->rx_enable;
    b000:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
    b004:	f3c3 0340 	ubfx	r3, r3, #1, #1
    b008:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    b00c:	f363 0241 	bfi	r2, r3, #1, #1
    b010:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
	return ++hdr->ref;
    b014:	7821      	ldrb	r1, [r4, #0]
    b016:	3101      	adds	r1, #1
    b018:	b2c9      	uxtb	r1, r1
    b01a:	7021      	strb	r1, [r4, #0]
	LL_ASSERT(ref);
    b01c:	b1a9      	cbz	r1, b04a <ticker_cb+0x5a>
	p.ticks_at_expire = ticks_at_expire;
    b01e:	4919      	ldr	r1, [pc, #100]	; (b084 <ticker_cb+0x94>)
    b020:	600f      	str	r7, [r1, #0]
	p.remainder = remainder;
    b022:	604e      	str	r6, [r1, #4]
	p.lazy = lazy;
    b024:	810d      	strh	r5, [r1, #8]
	p.force = force;
    b026:	f89d 3018 	ldrb.w	r3, [sp, #24]
    b02a:	728b      	strb	r3, [r1, #10]
	p.param = lll;
    b02c:	f8c1 800c 	str.w	r8, [r1, #12]
	mfy_lll_prepare.param = &p;
    b030:	4b15      	ldr	r3, [pc, #84]	; (b088 <ticker_cb+0x98>)
    b032:	6099      	str	r1, [r3, #8]
	mfy_lll_prepare.fp = sync->lll_sync_prepare;
    b034:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
    b038:	60da      	str	r2, [r3, #12]
	ret = mayfly_enqueue(TICKER_USER_ID_ULL_HIGH, TICKER_USER_ID_LLL, 0,
    b03a:	2200      	movs	r2, #0
    b03c:	4611      	mov	r1, r2
    b03e:	2001      	movs	r0, #1
    b040:	f7fc f906 	bl	7250 <mayfly_enqueue>
	LL_ASSERT(!ret);
    b044:	b978      	cbnz	r0, b066 <ticker_cb+0x76>
}
    b046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	LL_ASSERT(ref);
    b04a:	f240 4399 	movw	r3, #1177	; 0x499
    b04e:	4a0f      	ldr	r2, [pc, #60]	; (b08c <ticker_cb+0x9c>)
    b050:	490f      	ldr	r1, [pc, #60]	; (b090 <ticker_cb+0xa0>)
    b052:	4810      	ldr	r0, [pc, #64]	; (b094 <ticker_cb+0xa4>)
    b054:	f00e fd39 	bl	19aca <assert_print>
    b058:	4040      	eors	r0, r0
    b05a:	f380 8811 	msr	BASEPRI, r0
    b05e:	f04f 0003 	mov.w	r0, #3
    b062:	df02      	svc	2
    b064:	e7db      	b.n	b01e <ticker_cb+0x2e>
	LL_ASSERT(!ret);
    b066:	f240 43a7 	movw	r3, #1191	; 0x4a7
    b06a:	4a08      	ldr	r2, [pc, #32]	; (b08c <ticker_cb+0x9c>)
    b06c:	490a      	ldr	r1, [pc, #40]	; (b098 <ticker_cb+0xa8>)
    b06e:	4809      	ldr	r0, [pc, #36]	; (b094 <ticker_cb+0xa4>)
    b070:	f00e fd2b 	bl	19aca <assert_print>
    b074:	4040      	eors	r0, r0
    b076:	f380 8811 	msr	BASEPRI, r0
    b07a:	f04f 0003 	mov.w	r0, #3
    b07e:	df02      	svc	2
}
    b080:	e7e1      	b.n	b046 <ticker_cb+0x56>
    b082:	bf00      	nop
    b084:	200059a0 	.word	0x200059a0
    b088:	20000784 	.word	0x20000784
    b08c:	0001f6dc 	.word	0x0001f6dc
    b090:	0001f4fc 	.word	0x0001f4fc
    b094:	0001f01c 	.word	0x0001f01c
    b098:	0001f3c8 	.word	0x0001f3c8

0000b09c <ticker_stop_sync_expire_op_cb>:
	LL_ASSERT(status == TICKER_STATUS_SUCCESS ||
		  param == ull_disable_mark_get());
}

static void ticker_stop_sync_expire_op_cb(uint32_t status, void *param)
{
    b09c:	b510      	push	{r4, lr}
    b09e:	460c      	mov	r4, r1
	uint32_t retval;
	static memq_link_t link;
	static struct mayfly mfy = {0, 0, &link, NULL, sync_expire};

	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    b0a0:	b940      	cbnz	r0, b0b4 <ticker_stop_sync_expire_op_cb+0x18>

	mfy.param = param;
    b0a2:	4b12      	ldr	r3, [pc, #72]	; (b0ec <ticker_stop_sync_expire_op_cb+0x50>)
    b0a4:	609c      	str	r4, [r3, #8]

	retval = mayfly_enqueue(TICKER_USER_ID_ULL_LOW, TICKER_USER_ID_ULL_HIGH,
    b0a6:	2200      	movs	r2, #0
    b0a8:	2101      	movs	r1, #1
    b0aa:	2002      	movs	r0, #2
    b0ac:	f7fc f8d0 	bl	7250 <mayfly_enqueue>
				0, &mfy);
	LL_ASSERT(!retval);
    b0b0:	b970      	cbnz	r0, b0d0 <ticker_stop_sync_expire_op_cb+0x34>
}
    b0b2:	bd10      	pop	{r4, pc}
	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    b0b4:	f240 43be 	movw	r3, #1214	; 0x4be
    b0b8:	4a0d      	ldr	r2, [pc, #52]	; (b0f0 <ticker_stop_sync_expire_op_cb+0x54>)
    b0ba:	490e      	ldr	r1, [pc, #56]	; (b0f4 <ticker_stop_sync_expire_op_cb+0x58>)
    b0bc:	480e      	ldr	r0, [pc, #56]	; (b0f8 <ticker_stop_sync_expire_op_cb+0x5c>)
    b0be:	f00e fd04 	bl	19aca <assert_print>
    b0c2:	4040      	eors	r0, r0
    b0c4:	f380 8811 	msr	BASEPRI, r0
    b0c8:	f04f 0003 	mov.w	r0, #3
    b0cc:	df02      	svc	2
    b0ce:	e7e8      	b.n	b0a2 <ticker_stop_sync_expire_op_cb+0x6>
	LL_ASSERT(!retval);
    b0d0:	f240 43c4 	movw	r3, #1220	; 0x4c4
    b0d4:	4a06      	ldr	r2, [pc, #24]	; (b0f0 <ticker_stop_sync_expire_op_cb+0x54>)
    b0d6:	4909      	ldr	r1, [pc, #36]	; (b0fc <ticker_stop_sync_expire_op_cb+0x60>)
    b0d8:	4807      	ldr	r0, [pc, #28]	; (b0f8 <ticker_stop_sync_expire_op_cb+0x5c>)
    b0da:	f00e fcf6 	bl	19aca <assert_print>
    b0de:	4040      	eors	r0, r0
    b0e0:	f380 8811 	msr	BASEPRI, r0
    b0e4:	f04f 0003 	mov.w	r0, #3
    b0e8:	df02      	svc	2
}
    b0ea:	e7e2      	b.n	b0b2 <ticker_stop_sync_expire_op_cb+0x16>
    b0ec:	20000764 	.word	0x20000764
    b0f0:	0001f6dc 	.word	0x0001f6dc
    b0f4:	0001f71c 	.word	0x0001f71c
    b0f8:	0001f01c 	.word	0x0001f01c
    b0fc:	0001f3f0 	.word	0x0001f3f0

0000b100 <ticker_update_op_cb>:
	LL_ASSERT(status == TICKER_STATUS_SUCCESS ||
    b100:	b900      	cbnz	r0, b104 <ticker_update_op_cb+0x4>
    b102:	4770      	bx	lr
{
    b104:	b510      	push	{r4, lr}
    b106:	460c      	mov	r4, r1
	LL_ASSERT(status == TICKER_STATUS_SUCCESS ||
    b108:	f7fe fce4 	bl	9ad4 <ull_disable_mark_get>
    b10c:	4284      	cmp	r4, r0
    b10e:	d00c      	beq.n	b12a <ticker_update_op_cb+0x2a>
    b110:	f240 43b4 	movw	r3, #1204	; 0x4b4
    b114:	4a05      	ldr	r2, [pc, #20]	; (b12c <ticker_update_op_cb+0x2c>)
    b116:	4906      	ldr	r1, [pc, #24]	; (b130 <ticker_update_op_cb+0x30>)
    b118:	4806      	ldr	r0, [pc, #24]	; (b134 <ticker_update_op_cb+0x34>)
    b11a:	f00e fcd6 	bl	19aca <assert_print>
    b11e:	4040      	eors	r0, r0
    b120:	f380 8811 	msr	BASEPRI, r0
    b124:	f04f 0003 	mov.w	r0, #3
    b128:	df02      	svc	2
}
    b12a:	bd10      	pop	{r4, pc}
    b12c:	0001f6dc 	.word	0x0001f6dc
    b130:	0001f728 	.word	0x0001f728
    b134:	0001f01c 	.word	0x0001f01c

0000b138 <ticker_stop_sync_lost_op_cb>:
	ll_rx_put(rx->hdr.link, rx);
	ll_rx_sched();
}

static void ticker_stop_sync_lost_op_cb(uint32_t status, void *param)
{
    b138:	b510      	push	{r4, lr}
    b13a:	460c      	mov	r4, r1
	static struct mayfly mfy = {0, 0, &link, NULL, sync_lost};

	/* When in race between terminate requested in thread context and
	 * sync lost scenario, do not generate the sync lost node rx from here
	 */
	if (status != TICKER_STATUS_SUCCESS) {
    b13c:	b940      	cbnz	r0, b150 <ticker_stop_sync_lost_op_cb+0x18>
		LL_ASSERT(param == ull_disable_mark_get());

		return;
	}

	mfy.param = param;
    b13e:	4b14      	ldr	r3, [pc, #80]	; (b190 <ticker_stop_sync_lost_op_cb+0x58>)
    b140:	6099      	str	r1, [r3, #8]

	retval = mayfly_enqueue(TICKER_USER_ID_ULL_LOW, TICKER_USER_ID_ULL_HIGH,
    b142:	2200      	movs	r2, #0
    b144:	2101      	movs	r1, #1
    b146:	2002      	movs	r0, #2
    b148:	f7fc f882 	bl	7250 <mayfly_enqueue>
				0, &mfy);
	LL_ASSERT(!retval);
    b14c:	b990      	cbnz	r0, b174 <ticker_stop_sync_lost_op_cb+0x3c>
}
    b14e:	bd10      	pop	{r4, pc}
		LL_ASSERT(param == ull_disable_mark_get());
    b150:	f7fe fcc0 	bl	9ad4 <ull_disable_mark_get>
    b154:	4284      	cmp	r4, r0
    b156:	d0fa      	beq.n	b14e <ticker_stop_sync_lost_op_cb+0x16>
    b158:	f240 43e9 	movw	r3, #1257	; 0x4e9
    b15c:	4a0d      	ldr	r2, [pc, #52]	; (b194 <ticker_stop_sync_lost_op_cb+0x5c>)
    b15e:	490e      	ldr	r1, [pc, #56]	; (b198 <ticker_stop_sync_lost_op_cb+0x60>)
    b160:	480e      	ldr	r0, [pc, #56]	; (b19c <ticker_stop_sync_lost_op_cb+0x64>)
    b162:	f00e fcb2 	bl	19aca <assert_print>
    b166:	4040      	eors	r0, r0
    b168:	f380 8811 	msr	BASEPRI, r0
    b16c:	f04f 0003 	mov.w	r0, #3
    b170:	df02      	svc	2
		return;
    b172:	e7ec      	b.n	b14e <ticker_stop_sync_lost_op_cb+0x16>
	LL_ASSERT(!retval);
    b174:	f240 43f2 	movw	r3, #1266	; 0x4f2
    b178:	4a06      	ldr	r2, [pc, #24]	; (b194 <ticker_stop_sync_lost_op_cb+0x5c>)
    b17a:	4909      	ldr	r1, [pc, #36]	; (b1a0 <ticker_stop_sync_lost_op_cb+0x68>)
    b17c:	4807      	ldr	r0, [pc, #28]	; (b19c <ticker_stop_sync_lost_op_cb+0x64>)
    b17e:	f00e fca4 	bl	19aca <assert_print>
    b182:	4040      	eors	r0, r0
    b184:	f380 8811 	msr	BASEPRI, r0
    b188:	f04f 0003 	mov.w	r0, #3
    b18c:	df02      	svc	2
    b18e:	e7de      	b.n	b14e <ticker_stop_sync_lost_op_cb+0x16>
    b190:	20000774 	.word	0x20000774
    b194:	0001f6dc 	.word	0x0001f6dc
    b198:	0001f758 	.word	0x0001f758
    b19c:	0001f01c 	.word	0x0001f01c
    b1a0:	0001f3f0 	.word	0x0001f3f0

0000b1a4 <ticker_update_op_status_give>:
}
#endif /* CONFIG_BT_CTLR_CHECK_SAME_PEER_SYNC */

#if defined(CONFIG_BT_CTLR_DF_SCAN_CTE_RX)
static void ticker_update_op_status_give(uint32_t status, void *param)
{
    b1a4:	b508      	push	{r3, lr}
	*((uint32_t volatile *)param) = status;
    b1a6:	6008      	str	r0, [r1, #0]
	z_impl_k_sem_give(sem);
    b1a8:	4801      	ldr	r0, [pc, #4]	; (b1b0 <ticker_update_op_status_give+0xc>)
    b1aa:	f008 f82d 	bl	13208 <z_impl_k_sem_give>

	k_sem_give(&sem_ticker_cb);
}
    b1ae:	bd08      	pop	{r3, pc}
    b1b0:	200059b0 	.word	0x200059b0

0000b1b4 <ll_sync_create>:
{
    b1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b1b8:	b083      	sub	sp, #12
    b1ba:	4606      	mov	r6, r0
    b1bc:	4688      	mov	r8, r1
    b1be:	9201      	str	r2, [sp, #4]
    b1c0:	461f      	mov	r7, r3
	scan = ull_scan_set_get(SCAN_HANDLE_1M);
    b1c2:	2000      	movs	r0, #0
    b1c4:	f7ff f9aa 	bl	a51c <ull_scan_set_get>
	if (!scan || scan->periodic.sync) {
    b1c8:	2800      	cmp	r0, #0
    b1ca:	f000 80b4 	beq.w	b336 <ll_sync_create+0x182>
    b1ce:	4605      	mov	r5, r0
    b1d0:	6d03      	ldr	r3, [r0, #80]	; 0x50
    b1d2:	b11b      	cbz	r3, b1dc <ll_sync_create+0x28>
		return BT_HCI_ERR_CMD_DISALLOWED;
    b1d4:	200c      	movs	r0, #12
}
    b1d6:	b003      	add	sp, #12
    b1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	link_sync_estab = ll_rx_link_alloc();
    b1dc:	f7fe f9b0 	bl	9540 <ll_rx_link_alloc>
	if (!link_sync_estab) {
    b1e0:	4682      	mov	sl, r0
    b1e2:	2800      	cmp	r0, #0
    b1e4:	f000 80a9 	beq.w	b33a <ll_sync_create+0x186>
	link_sync_lost = ll_rx_link_alloc();
    b1e8:	f7fe f9aa 	bl	9540 <ll_rx_link_alloc>
	if (!link_sync_lost) {
    b1ec:	4683      	mov	fp, r0
    b1ee:	2800      	cmp	r0, #0
    b1f0:	f000 8089 	beq.w	b306 <ll_sync_create+0x152>
	node_rx = ll_rx_alloc();
    b1f4:	f7fe fa76 	bl	96e4 <ll_rx_alloc>
	if (!node_rx) {
    b1f8:	4681      	mov	r9, r0
    b1fa:	2800      	cmp	r0, #0
    b1fc:	f000 8088 	beq.w	b310 <ll_sync_create+0x15c>
	return mem_acquire(&sync_free);
    b200:	484f      	ldr	r0, [pc, #316]	; (b340 <ll_sync_create+0x18c>)
    b202:	f00f f905 	bl	1a410 <mem_acquire>
	if (!sync) {
    b206:	4604      	mov	r4, r0
    b208:	2800      	cmp	r0, #0
    b20a:	f000 8089 	beq.w	b320 <ll_sync_create+0x16c>
	scan->periodic.cancelled = 0U;
    b20e:	f895 3049 	ldrb.w	r3, [r5, #73]	; 0x49
    b212:	f36f 0382 	bfc	r3, #2, #1
    b216:	f885 3049 	strb.w	r3, [r5, #73]	; 0x49
	scan->periodic.state = LL_SYNC_STATE_IDLE;
    b21a:	b2db      	uxtb	r3, r3
    b21c:	f36f 03c4 	bfc	r3, #3, #2
    b220:	f885 3049 	strb.w	r3, [r5, #73]	; 0x49
	scan->periodic.filter_policy =
    b224:	b2db      	uxtb	r3, r3
    b226:	f366 0341 	bfi	r3, r6, #1, #1
    b22a:	f885 3049 	strb.w	r3, [r5, #73]	; 0x49
	if (!scan->periodic.filter_policy) {
    b22e:	b2db      	uxtb	r3, r3
    b230:	f013 0f02 	tst.w	r3, #2
    b234:	d10e      	bne.n	b254 <ll_sync_create+0xa0>
		scan->periodic.sid = sid;
    b236:	f885 8048 	strb.w	r8, [r5, #72]	; 0x48
		scan->periodic.adv_addr_type = adv_addr_type;
    b23a:	f895 3049 	ldrb.w	r3, [r5, #73]	; 0x49
    b23e:	9a01      	ldr	r2, [sp, #4]
    b240:	f362 0300 	bfi	r3, r2, #0, #1
    b244:	f885 3049 	strb.w	r3, [r5, #73]	; 0x49
    b248:	683b      	ldr	r3, [r7, #0]
    b24a:	f8c5 304a 	str.w	r3, [r5, #74]	; 0x4a
    b24e:	88bb      	ldrh	r3, [r7, #4]
    b250:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
	node_rx->link = link_sync_estab;
    b254:	f8c9 a000 	str.w	sl, [r9]
	sync->node_rx_sync_estab = node_rx;
    b258:	f8c4 90b4 	str.w	r9, [r4, #180]	; 0xb4
	sync->node_rx_lost.hdr.link = link_sync_lost;
    b25c:	f8c4 b090 	str.w	fp, [r4, #144]	; 0x90
		!(options & BT_HCI_LE_PER_ADV_CREATE_SYNC_FP_REPORTS_DISABLED);
    b260:	0873      	lsrs	r3, r6, #1
    b262:	f083 0301 	eor.w	r3, r3, #1
    b266:	f003 0301 	and.w	r3, r3, #1
	sync->rx_enable =
    b26a:	f894 208e 	ldrb.w	r2, [r4, #142]	; 0x8e
    b26e:	f363 0241 	bfi	r2, r3, #1, #1
    b272:	f884 208e 	strb.w	r2, [r4, #142]	; 0x8e
		       1U : 0U;
    b276:	f3c6 0680 	ubfx	r6, r6, #2, #1
	sync->nodups = (options &
    b27a:	b2d2      	uxtb	r2, r2
    b27c:	f366 0282 	bfi	r2, r6, #2, #1
    b280:	f884 208e 	strb.w	r2, [r4, #142]	; 0x8e
	sync->skip = skip;
    b284:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
    b288:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
	sync->is_stop = 0U;
    b28c:	f894 208e 	ldrb.w	r2, [r4, #142]	; 0x8e
    b290:	f36f 02c3 	bfc	r2, #3, #1
    b294:	f884 208e 	strb.w	r2, [r4, #142]	; 0x8e
	sync->timeout = sync_timeout;
    b298:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
    b29c:	f8a4 207e 	strh.w	r2, [r4, #126]	; 0x7e
	sync->timeout_reload = 0U;
    b2a0:	2600      	movs	r6, #0
    b2a2:	f8a4 6080 	strh.w	r6, [r4, #128]	; 0x80
	sync->timeout_expire = 0U;
    b2a6:	f8a4 6082 	strh.w	r6, [r4, #130]	; 0x82
	lll_sync->lll_aux = NULL;
    b2aa:	65a6      	str	r6, [r4, #88]	; 0x58
	lll_sync->is_rx_enabled = sync->rx_enable;
    b2ac:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    b2b0:	f363 0241 	bfi	r2, r3, #1, #1
    b2b4:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
	lll_sync->skip_prepare = 0U;
    b2b8:	8566      	strh	r6, [r4, #42]	; 0x2a
	lll_sync->skip_event = 0U;
    b2ba:	85a6      	strh	r6, [r4, #44]	; 0x2c
	lll_sync->window_widening_prepare_us = 0U;
    b2bc:	64e6      	str	r6, [r4, #76]	; 0x4c
	lll_sync->window_widening_event_us = 0U;
    b2be:	6526      	str	r6, [r4, #80]	; 0x50
	lll_sync->cte_type = sync_cte_type;
    b2c0:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    b2c4:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
    b2c8:	f362 03c7 	bfi	r3, r2, #3, #5
    b2cc:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
	lll_sync->filter_policy = scan->periodic.filter_policy;
    b2d0:	f895 3049 	ldrb.w	r3, [r5, #73]	; 0x49
    b2d4:	f3c3 0340 	ubfx	r3, r3, #1, #1
    b2d8:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    b2dc:	f363 0200 	bfi	r2, r3, #0, #1
    b2e0:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
	ull_df_sync_cfg_init(&lll_sync->df_cfg);
    b2e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    b2e8:	f011 f882 	bl	1c3f0 <ull_df_sync_cfg_init>
	hdr->ref = 0U;
    b2ec:	7026      	strb	r6, [r4, #0]
	hdr->disabled_cb = hdr->disabled_param = NULL;
    b2ee:	61a6      	str	r6, [r4, #24]
    b2f0:	6166      	str	r6, [r4, #20]
    b2f2:	61e4      	str	r4, [r4, #28]
	scan->periodic.sync = sync;
    b2f4:	652c      	str	r4, [r5, #80]	; 0x50
	scan->lll.is_sync = 1U;
    b2f6:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
    b2fa:	f043 0320 	orr.w	r3, r3, #32
    b2fe:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
	return 0;
    b302:	4630      	mov	r0, r6
    b304:	e767      	b.n	b1d6 <ll_sync_create+0x22>
		ll_rx_link_release(link_sync_estab);
    b306:	4650      	mov	r0, sl
    b308:	f7fe f922 	bl	9550 <ll_rx_link_release>
		return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    b30c:	2007      	movs	r0, #7
    b30e:	e762      	b.n	b1d6 <ll_sync_create+0x22>
		ll_rx_link_release(link_sync_lost);
    b310:	4658      	mov	r0, fp
    b312:	f7fe f91d 	bl	9550 <ll_rx_link_release>
		ll_rx_link_release(link_sync_estab);
    b316:	4650      	mov	r0, sl
    b318:	f7fe f91a 	bl	9550 <ll_rx_link_release>
		return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    b31c:	2007      	movs	r0, #7
    b31e:	e75a      	b.n	b1d6 <ll_sync_create+0x22>
		ll_rx_release(node_rx);
    b320:	4648      	mov	r0, r9
    b322:	f7fe f9e7 	bl	96f4 <ll_rx_release>
		ll_rx_link_release(link_sync_lost);
    b326:	4658      	mov	r0, fp
    b328:	f7fe f912 	bl	9550 <ll_rx_link_release>
		ll_rx_link_release(link_sync_estab);
    b32c:	4650      	mov	r0, sl
    b32e:	f7fe f90f 	bl	9550 <ll_rx_link_release>
		return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    b332:	2007      	movs	r0, #7
    b334:	e74f      	b.n	b1d6 <ll_sync_create+0x22>
		return BT_HCI_ERR_CMD_DISALLOWED;
    b336:	200c      	movs	r0, #12
    b338:	e74d      	b.n	b1d6 <ll_sync_create+0x22>
		return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    b33a:	2007      	movs	r0, #7
    b33c:	e74b      	b.n	b1d6 <ll_sync_create+0x22>
    b33e:	bf00      	nop
    b340:	200059c8 	.word	0x200059c8

0000b344 <ull_sync_set_get>:
	if (handle >= CONFIG_BT_PER_ADV_SYNC_MAX) {
    b344:	4603      	mov	r3, r0
    b346:	b920      	cbnz	r0, b352 <ull_sync_set_get+0xe>
	return &ll_sync_pool[handle];
    b348:	4803      	ldr	r0, [pc, #12]	; (b358 <ull_sync_set_get+0x14>)
    b34a:	22bc      	movs	r2, #188	; 0xbc
    b34c:	fb02 0003 	mla	r0, r2, r3, r0
    b350:	4770      	bx	lr
		return NULL;
    b352:	2000      	movs	r0, #0
}
    b354:	4770      	bx	lr
    b356:	bf00      	nop
    b358:	200058e4 	.word	0x200058e4

0000b35c <ull_sync_is_valid_get>:
	if (((uint8_t *)sync < (uint8_t *)ll_sync_pool) ||
    b35c:	4b04      	ldr	r3, [pc, #16]	; (b370 <ull_sync_is_valid_get+0x14>)
    b35e:	4298      	cmp	r0, r3
    b360:	d301      	bcc.n	b366 <ull_sync_is_valid_get+0xa>
    b362:	d802      	bhi.n	b36a <ull_sync_is_valid_get+0xe>
    b364:	4770      	bx	lr
		return NULL;
    b366:	2000      	movs	r0, #0
    b368:	4770      	bx	lr
    b36a:	2000      	movs	r0, #0
}
    b36c:	4770      	bx	lr
    b36e:	bf00      	nop
    b370:	200058e4 	.word	0x200058e4

0000b374 <ull_sync_handle_get>:
{
    b374:	b508      	push	{r3, lr}
	return mem_index_get(sync, ll_sync_pool, sizeof(struct ll_sync_set));
    b376:	22bc      	movs	r2, #188	; 0xbc
    b378:	4901      	ldr	r1, [pc, #4]	; (b380 <ull_sync_handle_get+0xc>)
    b37a:	f00f f86f 	bl	1a45c <mem_index_get>
}
    b37e:	bd08      	pop	{r3, pc}
    b380:	200058e4 	.word	0x200058e4

0000b384 <sync_lost>:
{
    b384:	b538      	push	{r3, r4, r5, lr}
    b386:	4604      	mov	r4, r0
	if (sync->lll_sync_prepare != lll_sync_prepare) {
    b388:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
    b38c:	4b0c      	ldr	r3, [pc, #48]	; (b3c0 <sync_lost+0x3c>)
    b38e:	429a      	cmp	r2, r3
    b390:	d002      	beq.n	b398 <sync_lost+0x14>
		sync_expire(param);
    b392:	f010 fef2 	bl	1c17a <sync_expire>
}
    b396:	bd38      	pop	{r3, r4, r5, pc}
	rx = (void *)&sync->node_rx_lost;
    b398:	f100 0590 	add.w	r5, r0, #144	; 0x90
	rx->hdr.handle = ull_sync_handle_get(sync);
    b39c:	f7ff ffea 	bl	b374 <ull_sync_handle_get>
    b3a0:	f8a4 0096 	strh.w	r0, [r4, #150]	; 0x96
	rx->hdr.type = NODE_RX_TYPE_SYNC_LOST;
    b3a4:	230e      	movs	r3, #14
    b3a6:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
	rx->hdr.rx_ftr.param = sync;
    b3aa:	f8c4 4098 	str.w	r4, [r4, #152]	; 0x98
	ll_rx_put(rx->hdr.link, rx);
    b3ae:	4629      	mov	r1, r5
    b3b0:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
    b3b4:	f7fe fa96 	bl	98e4 <ll_rx_put>
	ll_rx_sched();
    b3b8:	f7fe fa9c 	bl	98f4 <ll_rx_sched>
    b3bc:	e7eb      	b.n	b396 <sync_lost+0x12>
    b3be:	bf00      	nop
    b3c0:	0000f94d 	.word	0x0000f94d

0000b3c4 <sync_ticker_cleanup>:
{
    b3c4:	b530      	push	{r4, r5, lr}
    b3c6:	b083      	sub	sp, #12
    b3c8:	4604      	mov	r4, r0
    b3ca:	460d      	mov	r5, r1
	uint16_t sync_handle = ull_sync_handle_get(sync);
    b3cc:	f7ff ffd2 	bl	b374 <ull_sync_handle_get>
	ret = ticker_stop(TICKER_INSTANCE_ID_CTLR, TICKER_USER_ID_ULL_HIGH,
    b3d0:	1d02      	adds	r2, r0, #4
    b3d2:	9400      	str	r4, [sp, #0]
    b3d4:	462b      	mov	r3, r5
    b3d6:	b2d2      	uxtb	r2, r2
    b3d8:	2101      	movs	r1, #1
    b3da:	2000      	movs	r0, #0
    b3dc:	f7fc f9ae 	bl	773c <ticker_stop>
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    b3e0:	b108      	cbz	r0, b3e6 <sync_ticker_cleanup+0x22>
    b3e2:	2802      	cmp	r0, #2
    b3e4:	d104      	bne.n	b3f0 <sync_ticker_cleanup+0x2c>
	sync->timeout_reload = 0U;
    b3e6:	2300      	movs	r3, #0
    b3e8:	f8a4 3080 	strh.w	r3, [r4, #128]	; 0x80
}
    b3ec:	b003      	add	sp, #12
    b3ee:	bd30      	pop	{r4, r5, pc}
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    b3f0:	f240 437c 	movw	r3, #1148	; 0x47c
    b3f4:	4a05      	ldr	r2, [pc, #20]	; (b40c <sync_ticker_cleanup+0x48>)
    b3f6:	4906      	ldr	r1, [pc, #24]	; (b410 <sync_ticker_cleanup+0x4c>)
    b3f8:	4806      	ldr	r0, [pc, #24]	; (b414 <sync_ticker_cleanup+0x50>)
    b3fa:	f00e fb66 	bl	19aca <assert_print>
    b3fe:	4040      	eors	r0, r0
    b400:	f380 8811 	msr	BASEPRI, r0
    b404:	f04f 0003 	mov.w	r0, #3
    b408:	df02      	svc	2
    b40a:	e7ec      	b.n	b3e6 <sync_ticker_cleanup+0x22>
    b40c:	0001f6dc 	.word	0x0001f6dc
    b410:	0001f50c 	.word	0x0001f50c
    b414:	0001f01c 	.word	0x0001f01c

0000b418 <ull_sync_release>:
{
    b418:	b508      	push	{r3, lr}
	sync->data_len = 0U;
    b41a:	2200      	movs	r2, #0
    b41c:	f8a0 20b8 	strh.w	r2, [r0, #184]	; 0xb8
	mem_release(sync, &sync_free);
    b420:	4901      	ldr	r1, [pc, #4]	; (b428 <ull_sync_release+0x10>)
    b422:	f00f f808 	bl	1a436 <mem_release>
}
    b426:	bd08      	pop	{r3, pc}
    b428:	200059c8 	.word	0x200059c8

0000b42c <ll_sync_terminate>:
{
    b42c:	b538      	push	{r3, r4, r5, lr}
    b42e:	4605      	mov	r5, r0
	sync = ull_sync_is_enabled_get(handle);
    b430:	f010 feb8 	bl	1c1a4 <ull_sync_is_enabled_get>
	if (!sync) {
    b434:	2800      	cmp	r0, #0
    b436:	d047      	beq.n	b4c8 <ll_sync_terminate+0x9c>
    b438:	4604      	mov	r4, r0
	sync->is_stop = 1U;
    b43a:	f890 308e 	ldrb.w	r3, [r0, #142]	; 0x8e
    b43e:	f043 0308 	orr.w	r3, r3, #8
    b442:	f880 308e 	strb.w	r3, [r0, #142]	; 0x8e
	err = ull_ticker_stop_with_mark(TICKER_ID_SCAN_SYNC_BASE + handle,
    b446:	1d28      	adds	r0, r5, #4
    b448:	f104 021c 	add.w	r2, r4, #28
    b44c:	4621      	mov	r1, r4
    b44e:	b2c0      	uxtb	r0, r0
    b450:	f7fe fb86 	bl	9b60 <ull_ticker_stop_with_mark>
	LL_ASSERT(err == 0 || err == -EALREADY);
    b454:	4605      	mov	r5, r0
    b456:	b110      	cbz	r0, b45e <ll_sync_terminate+0x32>
    b458:	f110 0f78 	cmn.w	r0, #120	; 0x78
    b45c:	d126      	bne.n	b4ac <ll_sync_terminate+0x80>
	if (err) {
    b45e:	2d00      	cmp	r5, #0
    b460:	d134      	bne.n	b4cc <ll_sync_terminate+0xa0>
	lll_aux = sync->lll.lll_aux;
    b462:	6da3      	ldr	r3, [r4, #88]	; 0x58
	if (lll_aux) {
    b464:	b1b3      	cbz	r3, b494 <ll_sync_terminate+0x68>
		aux = HDR_LLL2ULL(lll_aux);
    b466:	681d      	ldr	r5, [r3, #0]
		err = ull_scan_aux_stop(aux);
    b468:	4628      	mov	r0, r5
    b46a:	f7ff fd2d 	bl	aec8 <ull_scan_aux_stop>
		if (err && (err != -EALREADY)) {
    b46e:	b110      	cbz	r0, b476 <ll_sync_terminate+0x4a>
    b470:	f110 0f78 	cmn.w	r0, #120	; 0x78
    b474:	d12c      	bne.n	b4d0 <ll_sync_terminate+0xa4>
		LL_ASSERT(!aux->parent);
    b476:	6aab      	ldr	r3, [r5, #40]	; 0x28
    b478:	b163      	cbz	r3, b494 <ll_sync_terminate+0x68>
    b47a:	f240 1381 	movw	r3, #385	; 0x181
    b47e:	4a15      	ldr	r2, [pc, #84]	; (b4d4 <ll_sync_terminate+0xa8>)
    b480:	4915      	ldr	r1, [pc, #84]	; (b4d8 <ll_sync_terminate+0xac>)
    b482:	4816      	ldr	r0, [pc, #88]	; (b4dc <ll_sync_terminate+0xb0>)
    b484:	f00e fb21 	bl	19aca <assert_print>
    b488:	4040      	eors	r0, r0
    b48a:	f380 8811 	msr	BASEPRI, r0
    b48e:	f04f 0003 	mov.w	r0, #3
    b492:	df02      	svc	2
	ll_rx_link_release(link_sync_lost);
    b494:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
    b498:	f7fe f85a 	bl	9550 <ll_rx_link_release>
	sync->timeout_reload = 0U;
    b49c:	2500      	movs	r5, #0
    b49e:	f8a4 5080 	strh.w	r5, [r4, #128]	; 0x80
	ull_sync_release(sync);
    b4a2:	4620      	mov	r0, r4
    b4a4:	f7ff ffb8 	bl	b418 <ull_sync_release>
	return 0;
    b4a8:	4628      	mov	r0, r5
}
    b4aa:	bd38      	pop	{r3, r4, r5, pc}
	LL_ASSERT(err == 0 || err == -EALREADY);
    b4ac:	f240 1371 	movw	r3, #369	; 0x171
    b4b0:	4a08      	ldr	r2, [pc, #32]	; (b4d4 <ll_sync_terminate+0xa8>)
    b4b2:	490b      	ldr	r1, [pc, #44]	; (b4e0 <ll_sync_terminate+0xb4>)
    b4b4:	4809      	ldr	r0, [pc, #36]	; (b4dc <ll_sync_terminate+0xb0>)
    b4b6:	f00e fb08 	bl	19aca <assert_print>
    b4ba:	4040      	eors	r0, r0
    b4bc:	f380 8811 	msr	BASEPRI, r0
    b4c0:	f04f 0003 	mov.w	r0, #3
    b4c4:	df02      	svc	2
    b4c6:	e7ca      	b.n	b45e <ll_sync_terminate+0x32>
		return BT_HCI_ERR_UNKNOWN_ADV_IDENTIFIER;
    b4c8:	2042      	movs	r0, #66	; 0x42
    b4ca:	e7ee      	b.n	b4aa <ll_sync_terminate+0x7e>
		return BT_HCI_ERR_CMD_DISALLOWED;
    b4cc:	200c      	movs	r0, #12
    b4ce:	e7ec      	b.n	b4aa <ll_sync_terminate+0x7e>
			return BT_HCI_ERR_CMD_DISALLOWED;
    b4d0:	200c      	movs	r0, #12
    b4d2:	e7ea      	b.n	b4aa <ll_sync_terminate+0x7e>
    b4d4:	0001f6dc 	.word	0x0001f6dc
    b4d8:	0001f4e4 	.word	0x0001f4e4
    b4dc:	0001f01c 	.word	0x0001f01c
    b4e0:	0001f4cc 	.word	0x0001f4cc

0000b4e4 <ull_sync_established_report>:
{
    b4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b4e8:	4680      	mov	r8, r0
    b4ea:	460c      	mov	r4, r1
	lll = ftr->param;
    b4ec:	688b      	ldr	r3, [r1, #8]
	sync = HDR_LLL2ULL(lll);
    b4ee:	681f      	ldr	r7, [r3, #0]
	sync_status = ftr->sync_status;
    b4f0:	7e8d      	ldrb	r5, [r1, #26]
    b4f2:	09ad      	lsrs	r5, r5, #6
	if (sync_status != SYNC_STAT_READY_OR_CONT_SCAN) {
    b4f4:	2d01      	cmp	r5, #1
    b4f6:	d10c      	bne.n	b512 <ull_sync_established_report+0x2e>
	if (sync_status != SYNC_STAT_TERM) {
    b4f8:	2d02      	cmp	r5, #2
    b4fa:	d023      	beq.n	b544 <ull_sync_established_report+0x60>
		sync->lll_sync_prepare = lll_sync_prepare;
    b4fc:	4b16      	ldr	r3, [pc, #88]	; (b558 <ull_sync_established_report+0x74>)
    b4fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		rx->type = NODE_RX_TYPE_SYNC_REPORT;
    b502:	230d      	movs	r3, #13
    b504:	7123      	strb	r3, [r4, #4]
		ull_scan_aux_setup(link, rx);
    b506:	4621      	mov	r1, r4
    b508:	4640      	mov	r0, r8
    b50a:	f7f6 fa41 	bl	1990 <ull_scan_aux_setup>
}
    b50e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_establ = (void *)sync->node_rx_sync_estab;
    b512:	f8d7 60b4 	ldr.w	r6, [r7, #180]	; 0xb4
		rx_establ->hdr.type = NODE_RX_TYPE_SYNC;
    b516:	230c      	movs	r3, #12
    b518:	7133      	strb	r3, [r6, #4]
		rx_establ->hdr.handle = ull_sync_handle_get(sync);
    b51a:	4638      	mov	r0, r7
    b51c:	f7ff ff2a 	bl	b374 <ull_sync_handle_get>
    b520:	80f0      	strh	r0, [r6, #6]
		se->status = (ftr->sync_status == SYNC_STAT_TERM) ?
    b522:	7ea3      	ldrb	r3, [r4, #26]
    b524:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    b528:	2b80      	cmp	r3, #128	; 0x80
    b52a:	d009      	beq.n	b540 <ull_sync_established_report+0x5c>
    b52c:	2300      	movs	r3, #0
    b52e:	f886 3020 	strb.w	r3, [r6, #32]
		ll_rx_put(rx_establ->hdr.link, rx_establ);
    b532:	4631      	mov	r1, r6
    b534:	6830      	ldr	r0, [r6, #0]
    b536:	f7fe f9d5 	bl	98e4 <ll_rx_put>
		ll_rx_sched();
    b53a:	f7fe f9db 	bl	98f4 <ll_rx_sched>
    b53e:	e7db      	b.n	b4f8 <ull_sync_established_report+0x14>
		se->status = (ftr->sync_status == SYNC_STAT_TERM) ?
    b540:	231a      	movs	r3, #26
    b542:	e7f4      	b.n	b52e <ull_sync_established_report+0x4a>
		rx->type = NODE_RX_TYPE_RELEASE;
    b544:	2301      	movs	r3, #1
    b546:	7123      	strb	r3, [r4, #4]
		ll_rx_put(link, rx);
    b548:	4621      	mov	r1, r4
    b54a:	4640      	mov	r0, r8
    b54c:	f7fe f9ca 	bl	98e4 <ll_rx_put>
		ll_rx_sched();
    b550:	f7fe f9d0 	bl	98f4 <ll_rx_sched>
}
    b554:	e7db      	b.n	b50e <ull_sync_established_report+0x2a>
    b556:	bf00      	nop
    b558:	0000f94d 	.word	0x0000f94d

0000b55c <ull_sync_done>:
{
    b55c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b560:	b08a      	sub	sp, #40	; 0x28
	sync = CONTAINER_OF(done->param, struct ll_sync_set, ull);
    b562:	6a04      	ldr	r4, [r0, #32]
	if (unlikely(sync->is_stop || !sync->timeout_reload)) {
    b564:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
    b568:	f013 0f08 	tst.w	r3, #8
    b56c:	d162      	bne.n	b634 <ull_sync_done+0xd8>
    b56e:	4605      	mov	r5, r0
    b570:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
    b574:	b29b      	uxth	r3, r3
    b576:	2b00      	cmp	r3, #0
    b578:	d05c      	beq.n	b634 <ull_sync_done+0xd8>
	if (done->extra.sync_term) {
    b57a:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
    b57e:	f013 0702 	ands.w	r7, r3, #2
    b582:	d153      	bne.n	b62c <ull_sync_done+0xd0>
		skip_event = lll->skip_event;
    b584:	f8b4 802c 	ldrh.w	r8, [r4, #44]	; 0x2c
		elapsed_event = skip_event + 1;
    b588:	f108 0601 	add.w	r6, r8, #1
    b58c:	b2b6      	uxth	r6, r6
		ticks_drift_plus = 0U;
    b58e:	2300      	movs	r3, #0
    b590:	9308      	str	r3, [sp, #32]
		ticks_drift_minus = 0U;
    b592:	9309      	str	r3, [sp, #36]	; 0x24
		if (done->extra.trx_cnt) {
    b594:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    b596:	2b00      	cmp	r3, #0
    b598:	d14f      	bne.n	b63a <ull_sync_done+0xde>
		if (done->extra.crc_valid) {
    b59a:	f895 302a 	ldrb.w	r3, [r5, #42]	; 0x2a
    b59e:	f013 0f01 	tst.w	r3, #1
    b5a2:	d058      	beq.n	b656 <ull_sync_done+0xfa>
			sync->timeout_expire = 0U;
    b5a4:	2300      	movs	r3, #0
    b5a6:	f8a4 3082 	strh.w	r3, [r4, #130]	; 0x82
		if (sync->timeout_expire) {
    b5aa:	f8b4 3082 	ldrh.w	r3, [r4, #130]	; 0x82
    b5ae:	b14b      	cbz	r3, b5c4 <ull_sync_done+0x68>
			if (sync->timeout_expire > elapsed_event) {
    b5b0:	42b3      	cmp	r3, r6
    b5b2:	d96f      	bls.n	b694 <ull_sync_done+0x138>
				sync->timeout_expire -= elapsed_event;
    b5b4:	1b9b      	subs	r3, r3, r6
    b5b6:	f8a4 3082 	strh.w	r3, [r4, #130]	; 0x82
				lll->skip_event = 0U;
    b5ba:	2300      	movs	r3, #0
    b5bc:	85a3      	strh	r3, [r4, #44]	; 0x2c
				if (skip_event) {
    b5be:	f1b8 0f00 	cmp.w	r8, #0
    b5c2:	d16c      	bne.n	b69e <ull_sync_done+0x142>
		if ((force) || (skip_event != lll->skip_event)) {
    b5c4:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    b5c6:	4543      	cmp	r3, r8
    b5c8:	d06b      	beq.n	b6a2 <ull_sync_done+0x146>
			lazy = lll->skip_event + 1U;
    b5ca:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
    b5cc:	3501      	adds	r5, #1
    b5ce:	b2ad      	uxth	r5, r5
		if (ticks_drift_plus || ticks_drift_minus || lazy || force) {
    b5d0:	9b08      	ldr	r3, [sp, #32]
    b5d2:	b91b      	cbnz	r3, b5dc <ull_sync_done+0x80>
    b5d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b5d6:	b90b      	cbnz	r3, b5dc <ull_sync_done+0x80>
    b5d8:	b905      	cbnz	r5, b5dc <ull_sync_done+0x80>
    b5da:	b35f      	cbz	r7, b634 <ull_sync_done+0xd8>
			uint16_t sync_handle = ull_sync_handle_get(sync);
    b5dc:	4620      	mov	r0, r4
    b5de:	f7ff fec9 	bl	b374 <ull_sync_handle_get>
				ticker_update(TICKER_INSTANCE_ID_CTLR,
    b5e2:	1d02      	adds	r2, r0, #4
    b5e4:	9406      	str	r4, [sp, #24]
    b5e6:	4b30      	ldr	r3, [pc, #192]	; (b6a8 <ull_sync_done+0x14c>)
    b5e8:	9305      	str	r3, [sp, #20]
    b5ea:	9704      	str	r7, [sp, #16]
    b5ec:	9503      	str	r5, [sp, #12]
    b5ee:	2000      	movs	r0, #0
    b5f0:	9002      	str	r0, [sp, #8]
    b5f2:	9001      	str	r0, [sp, #4]
    b5f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b5f6:	9300      	str	r3, [sp, #0]
    b5f8:	9b08      	ldr	r3, [sp, #32]
    b5fa:	b2d2      	uxtb	r2, r2
    b5fc:	2101      	movs	r1, #1
    b5fe:	f00f f98c 	bl	1a91a <ticker_update>
			LL_ASSERT((ticker_status == TICKER_STATUS_SUCCESS) ||
    b602:	b1b8      	cbz	r0, b634 <ull_sync_done+0xd8>
    b604:	2802      	cmp	r0, #2
    b606:	d015      	beq.n	b634 <ull_sync_done+0xd8>
    b608:	f7fe fa64 	bl	9ad4 <ull_disable_mark_get>
    b60c:	4284      	cmp	r4, r0
    b60e:	d011      	beq.n	b634 <ull_sync_done+0xd8>
    b610:	f240 33e1 	movw	r3, #993	; 0x3e1
    b614:	4a25      	ldr	r2, [pc, #148]	; (b6ac <ull_sync_done+0x150>)
    b616:	4926      	ldr	r1, [pc, #152]	; (b6b0 <ull_sync_done+0x154>)
    b618:	4826      	ldr	r0, [pc, #152]	; (b6b4 <ull_sync_done+0x158>)
    b61a:	f00e fa56 	bl	19aca <assert_print>
    b61e:	4040      	eors	r0, r0
    b620:	f380 8811 	msr	BASEPRI, r0
    b624:	f04f 0003 	mov.w	r0, #3
    b628:	df02      	svc	2
    b62a:	e003      	b.n	b634 <ull_sync_done+0xd8>
		sync_ticker_cleanup(sync, NULL);
    b62c:	2100      	movs	r1, #0
    b62e:	4620      	mov	r0, r4
    b630:	f7ff fec8 	bl	b3c4 <sync_ticker_cleanup>
}
    b634:	b00a      	add	sp, #40	; 0x28
    b636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			ull_drift_ticks_get(done, &ticks_drift_plus, &ticks_drift_minus);
    b63a:	aa09      	add	r2, sp, #36	; 0x24
    b63c:	a908      	add	r1, sp, #32
    b63e:	f7f6 f893 	bl	1768 <ull_drift_ticks_get>
			lll->skip_event = sync->skip;
    b642:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
    b646:	85a3      	strh	r3, [r4, #44]	; 0x2c
			sync->sync_expire = 0U;
    b648:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
    b64c:	f36f 1306 	bfc	r3, #4, #3
    b650:	f884 308e 	strb.w	r3, [r4, #142]	; 0x8e
    b654:	e7a1      	b.n	b59a <ull_sync_done+0x3e>
		else if (sync->sync_expire) {
    b656:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
    b65a:	f013 0f70 	tst.w	r3, #112	; 0x70
    b65e:	d010      	beq.n	b682 <ull_sync_done+0x126>
			if (sync->sync_expire > elapsed_event) {
    b660:	f3c3 1302 	ubfx	r3, r3, #4, #3
    b664:	42b3      	cmp	r3, r6
    b666:	dd07      	ble.n	b678 <ull_sync_done+0x11c>
				sync->sync_expire -= elapsed_event;
    b668:	1b9b      	subs	r3, r3, r6
    b66a:	f894 208e 	ldrb.w	r2, [r4, #142]	; 0x8e
    b66e:	f363 1206 	bfi	r2, r3, #4, #3
    b672:	f884 208e 	strb.w	r2, [r4, #142]	; 0x8e
    b676:	e798      	b.n	b5aa <ull_sync_done+0x4e>
				sync_ticker_cleanup(sync, ticker_stop_sync_expire_op_cb);
    b678:	490f      	ldr	r1, [pc, #60]	; (b6b8 <ull_sync_done+0x15c>)
    b67a:	4620      	mov	r0, r4
    b67c:	f7ff fea2 	bl	b3c4 <sync_ticker_cleanup>
				return;
    b680:	e7d8      	b.n	b634 <ull_sync_done+0xd8>
		else if (!sync->timeout_expire) {
    b682:	f8b4 3082 	ldrh.w	r3, [r4, #130]	; 0x82
    b686:	2b00      	cmp	r3, #0
    b688:	d18f      	bne.n	b5aa <ull_sync_done+0x4e>
			sync->timeout_expire = sync->timeout_reload;
    b68a:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
    b68e:	f8a4 3082 	strh.w	r3, [r4, #130]	; 0x82
    b692:	e78a      	b.n	b5aa <ull_sync_done+0x4e>
				sync_ticker_cleanup(sync, ticker_stop_sync_lost_op_cb);
    b694:	4909      	ldr	r1, [pc, #36]	; (b6bc <ull_sync_done+0x160>)
    b696:	4620      	mov	r0, r4
    b698:	f7ff fe94 	bl	b3c4 <sync_ticker_cleanup>
				return;
    b69c:	e7ca      	b.n	b634 <ull_sync_done+0xd8>
					force = 1U;
    b69e:	2701      	movs	r7, #1
    b6a0:	e793      	b.n	b5ca <ull_sync_done+0x6e>
		lazy = 0U;
    b6a2:	2500      	movs	r5, #0
    b6a4:	e794      	b.n	b5d0 <ull_sync_done+0x74>
    b6a6:	bf00      	nop
    b6a8:	0000b101 	.word	0x0000b101
    b6ac:	0001f6dc 	.word	0x0001f6dc
    b6b0:	0001f778 	.word	0x0001f778
    b6b4:	0001f01c 	.word	0x0001f01c
    b6b8:	0000b09d 	.word	0x0000b09d
    b6bc:	0000b139 	.word	0x0000b139

0000b6c0 <ull_sync_chm_update>:
{
    b6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b6c2:	460c      	mov	r4, r1
    b6c4:	4615      	mov	r5, r2
	sync = ull_sync_set_get(sync_handle);
    b6c6:	f7ff fe3d 	bl	b344 <ull_sync_set_get>
	LL_ASSERT(sync);
    b6ca:	4606      	mov	r6, r0
    b6cc:	b130      	cbz	r0, b6dc <ull_sync_chm_update+0x1c>
	if (lll->chm_last != lll->chm_first) {
    b6ce:	f896 103f 	ldrb.w	r1, [r6, #63]	; 0x3f
    b6d2:	f896 303e 	ldrb.w	r3, [r6, #62]	; 0x3e
    b6d6:	4299      	cmp	r1, r3
    b6d8:	d019      	beq.n	b70e <ull_sync_chm_update+0x4e>
}
    b6da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	LL_ASSERT(sync);
    b6dc:	f240 33f2 	movw	r3, #1010	; 0x3f2
    b6e0:	4a25      	ldr	r2, [pc, #148]	; (b778 <ull_sync_chm_update+0xb8>)
    b6e2:	4926      	ldr	r1, [pc, #152]	; (b77c <ull_sync_chm_update+0xbc>)
    b6e4:	4826      	ldr	r0, [pc, #152]	; (b780 <ull_sync_chm_update+0xc0>)
    b6e6:	f00e f9f0 	bl	19aca <assert_print>
    b6ea:	4040      	eors	r0, r0
    b6ec:	f380 8811 	msr	BASEPRI, r0
    b6f0:	f04f 0003 	mov.w	r0, #3
    b6f4:	df02      	svc	2
    b6f6:	e7ea      	b.n	b6ce <ull_sync_chm_update+0xe>
		ad_len += 1U;
    b6f8:	3301      	adds	r3, #1
    b6fa:	b29b      	uxth	r3, r3
		if (ad_len < acad_len) {
    b6fc:	b2aa      	uxth	r2, r5
    b6fe:	429a      	cmp	r2, r3
    b700:	d9eb      	bls.n	b6da <ull_sync_chm_update+0x1a>
			acad_len -= ad_len;
    b702:	3001      	adds	r0, #1
    b704:	1a28      	subs	r0, r5, r0
		acad += ad_len;
    b706:	441c      	add	r4, r3
	} while (acad_len);
    b708:	f010 05ff 	ands.w	r5, r0, #255	; 0xff
    b70c:	d006      	beq.n	b71c <ull_sync_chm_update+0x5c>
		ad_len = acad[PDU_ADV_DATA_HEADER_LEN_OFFSET];
    b70e:	7820      	ldrb	r0, [r4, #0]
    b710:	b283      	uxth	r3, r0
		if (ad_len &&
    b712:	2b00      	cmp	r3, #0
    b714:	d0f0      	beq.n	b6f8 <ull_sync_chm_update+0x38>
		    (acad[PDU_ADV_DATA_HEADER_TYPE_OFFSET] ==
    b716:	7862      	ldrb	r2, [r4, #1]
		if (ad_len &&
    b718:	2a28      	cmp	r2, #40	; 0x28
    b71a:	d1ed      	bne.n	b6f8 <ull_sync_chm_update+0x38>
	if (ad_len != (sizeof(*chm_upd_ind) + 1U)) {
    b71c:	2b08      	cmp	r3, #8
    b71e:	d1dc      	bne.n	b6da <ull_sync_chm_update+0x1a>
	chm_last = lll->chm_last + 1U;
    b720:	3101      	adds	r1, #1
    b722:	b2cd      	uxtb	r5, r1
	if (chm_last == DOUBLE_BUFFER_SIZE) {
    b724:	2d02      	cmp	r5, #2
    b726:	d025      	beq.n	b774 <ull_sync_chm_update+0xb4>
	(void)memcpy(lll->chm[chm_last].data_chan_map, chm_upd_ind->chm,
    b728:	f106 031c 	add.w	r3, r6, #28
    b72c:	006f      	lsls	r7, r5, #1
    b72e:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    b732:	0052      	lsls	r2, r2, #1
    b734:	3210      	adds	r2, #16
    b736:	4413      	add	r3, r2
    b738:	1d98      	adds	r0, r3, #6
    b73a:	f8d4 2002 	ldr.w	r2, [r4, #2]
    b73e:	f8c3 2006 	str.w	r2, [r3, #6]
    b742:	79a3      	ldrb	r3, [r4, #6]
    b744:	7103      	strb	r3, [r0, #4]
		util_ones_count_get(lll->chm[chm_last].data_chan_map,
    b746:	2105      	movs	r1, #5
    b748:	f00e fec4 	bl	1a4d4 <util_ones_count_get>
    b74c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
	lll->chm[chm_last].data_chan_count =
    b750:	197b      	adds	r3, r7, r5
    b752:	eb06 0343 	add.w	r3, r6, r3, lsl #1
    b756:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
    b75a:	f360 0205 	bfi	r2, r0, #0, #6
    b75e:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	if (lll->chm[chm_last].data_chan_count < CHM_USED_COUNT_MIN) {
    b762:	2801      	cmp	r0, #1
    b764:	d9b9      	bls.n	b6da <ull_sync_chm_update+0x1a>
	lll->chm_instant = sys_le16_to_cpu(chm_upd_ind->instant);
    b766:	f8b4 3007 	ldrh.w	r3, [r4, #7]
    b76a:	f8a6 3040 	strh.w	r3, [r6, #64]	; 0x40
	lll->chm_last = chm_last;
    b76e:	f886 503f 	strb.w	r5, [r6, #63]	; 0x3f
    b772:	e7b2      	b.n	b6da <ull_sync_chm_update+0x1a>
		chm_last = 0U;
    b774:	2500      	movs	r5, #0
    b776:	e7d7      	b.n	b728 <ull_sync_chm_update+0x68>
    b778:	0001f6dc 	.word	0x0001f6dc
    b77c:	0001f7d4 	.word	0x0001f7d4
    b780:	0001f01c 	.word	0x0001f01c

0000b784 <ll_df_set_cl_iq_sampling_enable>:
					uint8_t sampling_enable,
					uint8_t slot_durations,
					uint8_t max_cte_count,
					uint8_t switch_pattern_len,
					uint8_t *ant_ids)
{
    b784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    b788:	b082      	sub	sp, #8
    b78a:	460d      	mov	r5, r1
    b78c:	4690      	mov	r8, r2
    b78e:	4699      	mov	r9, r3
    b790:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28

	/* After this call and before ull_sync_slot_update the function may not
	 * call any kernel API that may put the thread into wait state. It may
	 * cause race condition with RX thread and lead to use of released memory.
	 */
	sync = ull_sync_is_enabled_get(handle);
    b794:	f010 fd06 	bl	1c1a4 <ull_sync_is_enabled_get>
	if (!sync) {
    b798:	2800      	cmp	r0, #0
    b79a:	d070      	beq.n	b87e <ll_df_set_cl_iq_sampling_enable+0xfa>
    b79c:	4606      	mov	r6, r0
	}

	lll = &sync->lll;

	/* CTE is not supported for CODED Phy */
	if (lll->phy == PHY_CODED) {
    b79e:	f890 1027 	ldrb.w	r1, [r0, #39]	; 0x27
    b7a2:	f001 0107 	and.w	r1, r1, #7
    b7a6:	2904      	cmp	r1, #4
    b7a8:	d06b      	beq.n	b882 <ll_df_set_cl_iq_sampling_enable+0xfe>
 * are the one that are available after last buffer swap done by call
 * lll_df_sync_cfg_latest_get.
 */
static inline struct lll_df_sync_cfg *lll_df_sync_cfg_curr_get(struct lll_df_sync *df_cfg)
{
	return &df_cfg->cfg[df_cfg->first];
    b7aa:	f810 4f5c 	ldrb.w	r4, [r0, #92]!
    b7ae:	b2e4      	uxtb	r4, r4
		return BT_HCI_ERR_CMD_DISALLOWED;
	}

	cfg_prev = lll_df_sync_cfg_curr_get(&lll->df_cfg);
	cfg = lll_df_sync_cfg_alloc(&lll->df_cfg, &cfg_idx);
    b7b0:	f10d 0107 	add.w	r1, sp, #7
    b7b4:	f011 f9be 	bl	1cb34 <lll_df_sync_cfg_alloc>
    b7b8:	4607      	mov	r7, r0

	if (!sampling_enable) {
    b7ba:	b9f5      	cbnz	r5, b7fa <ll_df_set_cl_iq_sampling_enable+0x76>
		if (!cfg_prev->is_enabled) {
    b7bc:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
    b7c0:	4434      	add	r4, r6
    b7c2:	f894 005e 	ldrb.w	r0, [r4, #94]	; 0x5e
    b7c6:	f010 0001 	ands.w	r0, r0, #1
    b7ca:	d05b      	beq.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
			/* Disable already disabled CTE Rx */
			return BT_HCI_ERR_SUCCESS;
		}
		slot_minus_us = CTE_LEN_MAX_US;
		cfg->is_enabled = 0U;
    b7cc:	783b      	ldrb	r3, [r7, #0]
    b7ce:	f36f 0300 	bfc	r3, #0, #1
    b7d2:	703b      	strb	r3, [r7, #0]
	uint32_t slot_plus_us = 0;
    b7d4:	2100      	movs	r1, #0
		slot_minus_us = CTE_LEN_MAX_US;
    b7d6:	22a0      	movs	r2, #160	; 0xa0
			 */
			slot_plus_us = BT_HCI_LE_CTE_LEN_MAX;
		}
	}

	lll_df_sync_cfg_enqueue(&lll->df_cfg, cfg_idx);
    b7d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
	df_cfg->last = idx;
    b7dc:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d

	if (slot_plus_us || slot_minus_us) {
    b7e0:	b909      	cbnz	r1, b7e6 <ll_df_set_cl_iq_sampling_enable+0x62>
    b7e2:	2a00      	cmp	r2, #0
    b7e4:	d059      	beq.n	b89a <ll_df_set_cl_iq_sampling_enable+0x116>
		 * The stop operation may preempt call to this functions.
		 * So update may be called after that. Accept this failure
		 * (-ENOENT) gracefully.
		 * Periodic sync lost event also disables the CTE sampling.
		 */
		err = ull_sync_slot_update(sync, slot_plus_us, slot_minus_us);
    b7e6:	4630      	mov	r0, r6
    b7e8:	f7f6 feba 	bl	2560 <ull_sync_slot_update>
		LL_ASSERT(err == 0 || err == -ENOENT);
    b7ec:	2800      	cmp	r0, #0
    b7ee:	d056      	beq.n	b89e <ll_df_set_cl_iq_sampling_enable+0x11a>
    b7f0:	f110 0f02 	cmn.w	r0, #2
    b7f4:	d134      	bne.n	b860 <ll_df_set_cl_iq_sampling_enable+0xdc>
	}

	return 0;
    b7f6:	2000      	movs	r0, #0
    b7f8:	e044      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
		if (!((IS_ENABLED(CONFIG_BT_CTLR_DF_ANT_SWITCH_1US) &&
    b7fa:	f108 33ff 	add.w	r3, r8, #4294967295
    b7fe:	b2db      	uxtb	r3, r3
    b800:	2b01      	cmp	r3, #1
    b802:	d842      	bhi.n	b88a <ll_df_set_cl_iq_sampling_enable+0x106>
		if (max_cte_count > BT_HCI_LE_SAMPLE_CTE_COUNT_MAX) {
    b804:	f1b9 0f10 	cmp.w	r9, #16
    b808:	d841      	bhi.n	b88e <ll_df_set_cl_iq_sampling_enable+0x10a>
		if (switch_pattern_len < BT_HCI_LE_SWITCH_PATTERN_LEN_MIN ||
    b80a:	f1aa 0302 	sub.w	r3, sl, #2
    b80e:	b2db      	uxtb	r3, r3
    b810:	2b0a      	cmp	r3, #10
    b812:	d83e      	bhi.n	b892 <ll_df_set_cl_iq_sampling_enable+0x10e>
		    switch_pattern_len > BT_CTLR_DF_MAX_ANT_SW_PATTERN_LEN ||
    b814:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b816:	2b00      	cmp	r3, #0
    b818:	d03d      	beq.n	b896 <ll_df_set_cl_iq_sampling_enable+0x112>
		cfg->slot_durations = slot_durations;
    b81a:	7803      	ldrb	r3, [r0, #0]
    b81c:	f368 0342 	bfi	r3, r8, #1, #2
    b820:	7003      	strb	r3, [r0, #0]
		cfg->max_cte_count = max_cte_count;
    b822:	b2db      	uxtb	r3, r3
    b824:	f369 03c7 	bfi	r3, r9, #3, #5
    b828:	f800 3b03 	strb.w	r3, [r0], #3
    b82c:	4652      	mov	r2, sl
    b82e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b830:	f7f5 fd64 	bl	12fc <memcpy>
		cfg->ant_sw_len = switch_pattern_len;
    b834:	78bb      	ldrb	r3, [r7, #2]
    b836:	f36a 0306 	bfi	r3, sl, #0, #7
    b83a:	70bb      	strb	r3, [r7, #2]
		cfg->is_enabled = 1U;
    b83c:	783b      	ldrb	r3, [r7, #0]
    b83e:	f043 0301 	orr.w	r3, r3, #1
    b842:	703b      	strb	r3, [r7, #0]
		if (!cfg_prev->is_enabled) {
    b844:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
    b848:	4434      	add	r4, r6
    b84a:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
    b84e:	f013 0f01 	tst.w	r3, #1
    b852:	d002      	beq.n	b85a <ll_df_set_cl_iq_sampling_enable+0xd6>
	uint32_t slot_plus_us = 0;
    b854:	2100      	movs	r1, #0
	uint32_t slot_minus_us = 0;
    b856:	460a      	mov	r2, r1
    b858:	e7be      	b.n	b7d8 <ll_df_set_cl_iq_sampling_enable+0x54>
			slot_plus_us = BT_HCI_LE_CTE_LEN_MAX;
    b85a:	2114      	movs	r1, #20
	uint32_t slot_minus_us = 0;
    b85c:	2200      	movs	r2, #0
    b85e:	e7bb      	b.n	b7d8 <ll_df_set_cl_iq_sampling_enable+0x54>
		LL_ASSERT(err == 0 || err == -ENOENT);
    b860:	f44f 73eb 	mov.w	r3, #470	; 0x1d6
    b864:	4a0f      	ldr	r2, [pc, #60]	; (b8a4 <ll_df_set_cl_iq_sampling_enable+0x120>)
    b866:	4910      	ldr	r1, [pc, #64]	; (b8a8 <ll_df_set_cl_iq_sampling_enable+0x124>)
    b868:	4810      	ldr	r0, [pc, #64]	; (b8ac <ll_df_set_cl_iq_sampling_enable+0x128>)
    b86a:	f00e f92e 	bl	19aca <assert_print>
    b86e:	4040      	eors	r0, r0
    b870:	f380 8811 	msr	BASEPRI, r0
    b874:	f04f 0003 	mov.w	r0, #3
    b878:	df02      	svc	2
	return 0;
    b87a:	2000      	movs	r0, #0
    b87c:	e002      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
		return BT_HCI_ERR_UNKNOWN_ADV_IDENTIFIER;
    b87e:	2042      	movs	r0, #66	; 0x42
    b880:	e000      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
		return BT_HCI_ERR_CMD_DISALLOWED;
    b882:	200c      	movs	r0, #12
}
    b884:	b002      	add	sp, #8
    b886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return BT_HCI_ERR_UNSUPP_FEATURE_PARAM_VAL;
    b88a:	2011      	movs	r0, #17
    b88c:	e7fa      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
			return BT_HCI_ERR_UNSUPP_FEATURE_PARAM_VAL;
    b88e:	2011      	movs	r0, #17
    b890:	e7f8      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
			return BT_HCI_ERR_UNSUPP_FEATURE_PARAM_VAL;
    b892:	2011      	movs	r0, #17
    b894:	e7f6      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
    b896:	2011      	movs	r0, #17
    b898:	e7f4      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
	return 0;
    b89a:	2000      	movs	r0, #0
    b89c:	e7f2      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
    b89e:	2000      	movs	r0, #0
    b8a0:	e7f0      	b.n	b884 <ll_df_set_cl_iq_sampling_enable+0x100>
    b8a2:	bf00      	nop
    b8a4:	0001f7dc 	.word	0x0001f7dc
    b8a8:	0001f81c 	.word	0x0001f81c
    b8ac:	0001f01c 	.word	0x0001f01c

0000b8b0 <ull_df_iq_report_alloc_peek>:

#if defined(CONFIG_BT_CTLR_DF_SCAN_CTE_RX) || defined(CONFIG_BT_CTLR_DF_CONN_CTE_RX) || \
	defined(CONFIG_BT_CTLR_DTM_HCI_DF_IQ_REPORT)
void *ull_df_iq_report_alloc_peek(uint8_t count)
{
	if (count > MFIFO_AVAIL_COUNT_GET(iq_report_free)) {
    b8b0:	490d      	ldr	r1, [pc, #52]	; (b8e8 <ull_df_iq_report_alloc_peek+0x38>)
    b8b2:	788b      	ldrb	r3, [r1, #2]
    b8b4:	790a      	ldrb	r2, [r1, #4]
    b8b6:	7949      	ldrb	r1, [r1, #5]
	if (last >= first) {
    b8b8:	428a      	cmp	r2, r1
    b8ba:	d80c      	bhi.n	b8d6 <ull_df_iq_report_alloc_peek+0x26>
		return last - first;
    b8bc:	1a8b      	subs	r3, r1, r2
    b8be:	b2db      	uxtb	r3, r3
    b8c0:	4298      	cmp	r0, r3
    b8c2:	d80d      	bhi.n	b8e0 <ull_df_iq_report_alloc_peek+0x30>
		return NULL;
	}

	return MFIFO_DEQUEUE_PEEK(iq_report_free);
    b8c4:	4b08      	ldr	r3, [pc, #32]	; (b8e8 <ull_df_iq_report_alloc_peek+0x38>)
    b8c6:	781b      	ldrb	r3, [r3, #0]
	if (first == last) {
    b8c8:	428a      	cmp	r2, r1
    b8ca:	d00b      	beq.n	b8e4 <ull_df_iq_report_alloc_peek+0x34>
	return *((void **)(fifo + first * size));
    b8cc:	fb03 f202 	mul.w	r2, r3, r2
    b8d0:	4b06      	ldr	r3, [pc, #24]	; (b8ec <ull_df_iq_report_alloc_peek+0x3c>)
    b8d2:	5898      	ldr	r0, [r3, r2]
    b8d4:	4770      	bx	lr
		return count - first + last;
    b8d6:	1a9b      	subs	r3, r3, r2
    b8d8:	fa51 f383 	uxtab	r3, r1, r3
    b8dc:	b2db      	uxtb	r3, r3
    b8de:	e7ef      	b.n	b8c0 <ull_df_iq_report_alloc_peek+0x10>
		return NULL;
    b8e0:	2000      	movs	r0, #0
    b8e2:	4770      	bx	lr
		return NULL; /* Queue is empty */
    b8e4:	2000      	movs	r0, #0
}
    b8e6:	4770      	bx	lr
    b8e8:	20000794 	.word	0x20000794
    b8ec:	2000079c 	.word	0x2000079c

0000b8f0 <ull_df_iq_report_alloc>:
	return *(void **)MFIFO_DEQUEUE_ITER_GET(iq_report_free, idx);
}

void *ull_df_iq_report_alloc(void)
{
	return MFIFO_DEQUEUE(iq_report_free);
    b8f0:	4b0b      	ldr	r3, [pc, #44]	; (b920 <ull_df_iq_report_alloc+0x30>)
    b8f2:	781a      	ldrb	r2, [r3, #0]
    b8f4:	f893 c002 	ldrb.w	ip, [r3, #2]
    b8f8:	7959      	ldrb	r1, [r3, #5]
	uint8_t _first = *first; /* Copy read-index */
    b8fa:	791b      	ldrb	r3, [r3, #4]
	if (_first == last) {
    b8fc:	4299      	cmp	r1, r3
    b8fe:	d00c      	beq.n	b91a <ull_df_iq_report_alloc+0x2a>
	mem = *((void **)(fifo + _first * size));
    b900:	fb03 f202 	mul.w	r2, r3, r2
    b904:	4907      	ldr	r1, [pc, #28]	; (b924 <ull_df_iq_report_alloc+0x34>)
    b906:	5888      	ldr	r0, [r1, r2]
	_first += 1U;
    b908:	3301      	adds	r3, #1
    b90a:	b2db      	uxtb	r3, r3
	if (_first == count) {
    b90c:	459c      	cmp	ip, r3
    b90e:	d002      	beq.n	b916 <ull_df_iq_report_alloc+0x26>
	*first = _first; /* Write back read-index */
    b910:	4a03      	ldr	r2, [pc, #12]	; (b920 <ull_df_iq_report_alloc+0x30>)
    b912:	7113      	strb	r3, [r2, #4]
	return mem;
    b914:	4770      	bx	lr
		_first = 0U;
    b916:	2300      	movs	r3, #0
    b918:	e7fa      	b.n	b910 <ull_df_iq_report_alloc+0x20>
		return NULL;
    b91a:	2000      	movs	r0, #0
}
    b91c:	4770      	bx	lr
    b91e:	bf00      	nop
    b920:	20000794 	.word	0x20000794
    b924:	2000079c 	.word	0x2000079c

0000b928 <ull_df_iq_report_mem_release>:

void ull_df_iq_report_mem_release(struct node_rx_hdr *rx)
{
    b928:	b508      	push	{r3, lr}
	mem_release(rx, &mem_iq_report.free);
    b92a:	4902      	ldr	r1, [pc, #8]	; (b934 <ull_df_iq_report_mem_release+0xc>)
    b92c:	f00e fd83 	bl	1a436 <mem_release>
}
    b930:	bd08      	pop	{r3, pc}
    b932:	bf00      	nop
    b934:	200059cc 	.word	0x200059cc

0000b938 <ull_iq_report_link_inc_quota>:

void ull_iq_report_link_inc_quota(int8_t delta)
{
    b938:	b510      	push	{r4, lr}
	LL_ASSERT(delta <= 0 || mem_link_iq_report_quota_pdu < IQ_REPORT_CNT);
    b93a:	1e04      	subs	r4, r0, #0
    b93c:	dd03      	ble.n	b946 <ull_iq_report_link_inc_quota+0xe>
    b93e:	4b0b      	ldr	r3, [pc, #44]	; (b96c <ull_iq_report_link_inc_quota+0x34>)
    b940:	781b      	ldrb	r3, [r3, #0]
    b942:	2b1f      	cmp	r3, #31
    b944:	d804      	bhi.n	b950 <ull_iq_report_link_inc_quota+0x18>
	mem_link_iq_report_quota_pdu += delta;
    b946:	4b09      	ldr	r3, [pc, #36]	; (b96c <ull_iq_report_link_inc_quota+0x34>)
    b948:	7818      	ldrb	r0, [r3, #0]
    b94a:	4420      	add	r0, r4
    b94c:	7018      	strb	r0, [r3, #0]
}
    b94e:	bd10      	pop	{r4, pc}
	LL_ASSERT(delta <= 0 || mem_link_iq_report_quota_pdu < IQ_REPORT_CNT);
    b950:	f44f 7305 	mov.w	r3, #532	; 0x214
    b954:	4a06      	ldr	r2, [pc, #24]	; (b970 <ull_iq_report_link_inc_quota+0x38>)
    b956:	4907      	ldr	r1, [pc, #28]	; (b974 <ull_iq_report_link_inc_quota+0x3c>)
    b958:	4807      	ldr	r0, [pc, #28]	; (b978 <ull_iq_report_link_inc_quota+0x40>)
    b95a:	f00e f8b6 	bl	19aca <assert_print>
    b95e:	4040      	eors	r0, r0
    b960:	f380 8811 	msr	BASEPRI, r0
    b964:	f04f 0003 	mov.w	r0, #3
    b968:	df02      	svc	2
    b96a:	e7ec      	b.n	b946 <ull_iq_report_link_inc_quota+0xe>
    b96c:	20009295 	.word	0x20009295
    b970:	0001f7dc 	.word	0x0001f7dc
    b974:	0001f834 	.word	0x0001f834
    b978:	0001f01c 	.word	0x0001f01c

0000b97c <ull_df_rx_iq_report_alloc>:

void ull_df_rx_iq_report_alloc(uint8_t max)
{
    b97c:	b570      	push	{r4, r5, r6, lr}
	uint8_t idx;

	if (max > mem_link_iq_report_quota_pdu) {
    b97e:	4b1a      	ldr	r3, [pc, #104]	; (b9e8 <ull_df_rx_iq_report_alloc+0x6c>)
    b980:	781b      	ldrb	r3, [r3, #0]
    b982:	4283      	cmp	r3, r0
    b984:	d321      	bcc.n	b9ca <ull_df_rx_iq_report_alloc+0x4e>
    b986:	4603      	mov	r3, r0
    b988:	e01f      	b.n	b9ca <ull_df_rx_iq_report_alloc+0x4e>
			return;
		}

		rx = mem_acquire(&mem_iq_report.free);
		if (!rx) {
			ll_rx_link_release(link);
    b98a:	4630      	mov	r0, r6
    b98c:	f7fd fde0 	bl	9550 <ll_rx_link_release>

		MFIFO_BY_IDX_ENQUEUE(iq_report_free, idx, rx);

		ull_iq_report_link_inc_quota(-1);
	}
}
    b990:	bd70      	pop	{r4, r5, r6, pc}
	if (last == first) {
    b992:	42a2      	cmp	r2, r4
    b994:	d0fc      	beq.n	b990 <ull_df_rx_iq_report_alloc+0x14>
		link = ll_rx_link_alloc();
    b996:	f7fd fdd3 	bl	9540 <ll_rx_link_alloc>
		if (!link) {
    b99a:	4606      	mov	r6, r0
    b99c:	2800      	cmp	r0, #0
    b99e:	d0f7      	beq.n	b990 <ull_df_rx_iq_report_alloc+0x14>
		rx = mem_acquire(&mem_iq_report.free);
    b9a0:	4812      	ldr	r0, [pc, #72]	; (b9ec <ull_df_rx_iq_report_alloc+0x70>)
    b9a2:	f00e fd35 	bl	1a410 <mem_acquire>
		if (!rx) {
    b9a6:	4601      	mov	r1, r0
    b9a8:	2800      	cmp	r0, #0
    b9aa:	d0ee      	beq.n	b98a <ull_df_rx_iq_report_alloc+0xe>
		rx->link = link;
    b9ac:	6006      	str	r6, [r0, #0]
		MFIFO_BY_IDX_ENQUEUE(iq_report_free, idx, rx);
    b9ae:	4b10      	ldr	r3, [pc, #64]	; (b9f0 <ull_df_rx_iq_report_alloc+0x74>)
    b9b0:	781a      	ldrb	r2, [r3, #0]
	void **p = (void **)(fifo + (*last) * size); /* buffer preceding idx */
    b9b2:	7958      	ldrb	r0, [r3, #5]
    b9b4:	fb00 f202 	mul.w	r2, r0, r2
    b9b8:	f103 0008 	add.w	r0, r3, #8
	*p = mem; /* store the payload which for API 2 is only a void-ptr */
    b9bc:	5081      	str	r1, [r0, r2]
	*last = idx; /* Commit: Update write index */
    b9be:	715c      	strb	r4, [r3, #5]
		ull_iq_report_link_inc_quota(-1);
    b9c0:	f04f 30ff 	mov.w	r0, #4294967295
    b9c4:	f7ff ffb8 	bl	b938 <ull_iq_report_link_inc_quota>
	while ((max--) && MFIFO_ENQUEUE_IDX_GET(iq_report_free, &idx)) {
    b9c8:	462b      	mov	r3, r5
    b9ca:	1e5d      	subs	r5, r3, #1
    b9cc:	b2ed      	uxtb	r5, r5
    b9ce:	2b00      	cmp	r3, #0
    b9d0:	d0de      	beq.n	b990 <ull_df_rx_iq_report_alloc+0x14>
    b9d2:	4b07      	ldr	r3, [pc, #28]	; (b9f0 <ull_df_rx_iq_report_alloc+0x74>)
    b9d4:	7899      	ldrb	r1, [r3, #2]
    b9d6:	791a      	ldrb	r2, [r3, #4]
    b9d8:	795c      	ldrb	r4, [r3, #5]
	last = last + 1;
    b9da:	3401      	adds	r4, #1
    b9dc:	b2e4      	uxtb	r4, r4
	if (last == count) {
    b9de:	42a1      	cmp	r1, r4
    b9e0:	d1d7      	bne.n	b992 <ull_df_rx_iq_report_alloc+0x16>
		last = 0U;
    b9e2:	2400      	movs	r4, #0
    b9e4:	e7d5      	b.n	b992 <ull_df_rx_iq_report_alloc+0x16>
    b9e6:	bf00      	nop
    b9e8:	20009295 	.word	0x20009295
    b9ec:	200059cc 	.word	0x200059cc
    b9f0:	20000794 	.word	0x20000794

0000b9f4 <init_reset>:
{
    b9f4:	b510      	push	{r4, lr}
	MFIFO_INIT(iq_report_free);
    b9f6:	4b09      	ldr	r3, [pc, #36]	; (ba1c <init_reset+0x28>)
    b9f8:	2400      	movs	r4, #0
    b9fa:	715c      	strb	r4, [r3, #5]
    b9fc:	711c      	strb	r4, [r3, #4]
	mem_init(mem_iq_report.pool, (IQ_REPORT_RX_NODE_POOL_ELEMENT_SIZE),
    b9fe:	4b08      	ldr	r3, [pc, #32]	; (ba20 <init_reset+0x2c>)
    ba00:	2220      	movs	r2, #32
    ba02:	f44f 71b8 	mov.w	r1, #368	; 0x170
    ba06:	1d18      	adds	r0, r3, #4
    ba08:	f00e fce1 	bl	1a3ce <mem_init>
	mem_link_iq_report_quota_pdu = IQ_REPORT_CNT;
    ba0c:	4b05      	ldr	r3, [pc, #20]	; (ba24 <init_reset+0x30>)
    ba0e:	2220      	movs	r2, #32
    ba10:	701a      	strb	r2, [r3, #0]
	ull_df_rx_iq_report_alloc(UINT8_MAX);
    ba12:	20ff      	movs	r0, #255	; 0xff
    ba14:	f7ff ffb2 	bl	b97c <ull_df_rx_iq_report_alloc>
}
    ba18:	4620      	mov	r0, r4
    ba1a:	bd10      	pop	{r4, pc}
    ba1c:	20000794 	.word	0x20000794
    ba20:	200059cc 	.word	0x200059cc
    ba24:	20009295 	.word	0x20009295

0000ba28 <chan_rev_8>:
/* Refer to Bluetooth Specification v5.2 Vol 6, Part B, Section 4.5.8.3.2
 * Inputs and basic components, for below operations
 */
static uint8_t chan_rev_8(uint8_t b)
{
	b = (((uint32_t)b * 0x0802LU & 0x22110LU) |
    ba28:	eb00 2280 	add.w	r2, r0, r0, lsl #10
    ba2c:	4b07      	ldr	r3, [pc, #28]	; (ba4c <chan_rev_8+0x24>)
    ba2e:	ea03 0342 	and.w	r3, r3, r2, lsl #1
	     ((uint32_t)b * 0x8020LU & 0x88440LU)) * 0x10101LU >> 16;
    ba32:	4610      	mov	r0, r2
    ba34:	4a06      	ldr	r2, [pc, #24]	; (ba50 <chan_rev_8+0x28>)
    ba36:	ea02 1040 	and.w	r0, r2, r0, lsl #5
	b = (((uint32_t)b * 0x0802LU & 0x22110LU) |
    ba3a:	4318      	orrs	r0, r3
	     ((uint32_t)b * 0x8020LU & 0x88440LU)) * 0x10101LU >> 16;
    ba3c:	eb00 2300 	add.w	r3, r0, r0, lsl #8
    ba40:	eb00 2003 	add.w	r0, r0, r3, lsl #8

	return b;
}
    ba44:	f3c0 4007 	ubfx	r0, r0, #16, #8
    ba48:	4770      	bx	lr
    ba4a:	bf00      	nop
    ba4c:	00022110 	.word	0x00022110
    ba50:	00088440 	.word	0x00088440

0000ba54 <lll_chan_sel_2>:
{
    ba54:	b538      	push	{r3, r4, r5, lr}
    ba56:	4614      	mov	r4, r2
    ba58:	461d      	mov	r5, r3
	prn_e = chan_prn_e(counter, chan_id);
    ba5a:	f010 fd45 	bl	1c4e8 <chan_prn_e>
    ba5e:	4601      	mov	r1, r0
	chan_next = prn_e % 37;
    ba60:	4b11      	ldr	r3, [pc, #68]	; (baa8 <lll_chan_sel_2+0x54>)
    ba62:	fba3 3c00 	umull	r3, ip, r3, r0
    ba66:	eba0 030c 	sub.w	r3, r0, ip
    ba6a:	eb0c 0c53 	add.w	ip, ip, r3, lsr #1
    ba6e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    ba72:	eb0c 03cc 	add.w	r3, ip, ip, lsl #3
    ba76:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    ba7a:	eba0 0c0c 	sub.w	ip, r0, ip
    ba7e:	fa5f f08c 	uxtb.w	r0, ip
	if ((chan_map[chan_next >> 3] & (1 << (chan_next % 8))) == 0U) {
    ba82:	f3cc 03c4 	ubfx	r3, ip, #3, #5
    ba86:	5ce3      	ldrb	r3, [r4, r3]
    ba88:	f00c 0c07 	and.w	ip, ip, #7
    ba8c:	fa43 fc0c 	asr.w	ip, r3, ip
    ba90:	f01c 0f01 	tst.w	ip, #1
    ba94:	d106      	bne.n	baa4 <lll_chan_sel_2+0x50>
		chan_index = ((uint32_t)chan_count * prn_e) >> 16;
    ba96:	fb05 f101 	mul.w	r1, r5, r1
		chan_next = chan_sel_remap(chan_map, chan_index);
    ba9a:	f3c1 4107 	ubfx	r1, r1, #16, #8
    ba9e:	4620      	mov	r0, r4
    baa0:	f010 fcdf 	bl	1c462 <chan_sel_remap>
}
    baa4:	bd38      	pop	{r3, r4, r5, pc}
    baa6:	bf00      	nop
    baa8:	bacf914d 	.word	0xbacf914d

0000baac <fal_clear>:
}
#endif /* CONFIG_BT_CTLR_SW_DEFERRED_PRIVACY */

static void fal_clear(void)
{
	for (int i = 0; i < CONFIG_BT_CTLR_FAL_SIZE; i++) {
    baac:	2300      	movs	r3, #0
    baae:	e007      	b.n	bac0 <fal_clear+0x14>
		uint8_t j = fal[i].rl_idx;

		if (j < ARRAY_SIZE(rl)) {
			rl[j].fal = 0U;
		}
		fal[i].taken = 0U;
    bab0:	4a0c      	ldr	r2, [pc, #48]	; (bae4 <fal_clear+0x38>)
    bab2:	f812 1033 	ldrb.w	r1, [r2, r3, lsl #3]
    bab6:	f36f 0100 	bfc	r1, #0, #1
    baba:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
	for (int i = 0; i < CONFIG_BT_CTLR_FAL_SIZE; i++) {
    babe:	3301      	adds	r3, #1
    bac0:	2b07      	cmp	r3, #7
    bac2:	dc0e      	bgt.n	bae2 <fal_clear+0x36>
		uint8_t j = fal[i].rl_idx;
    bac4:	4a07      	ldr	r2, [pc, #28]	; (bae4 <fal_clear+0x38>)
    bac6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    baca:	7852      	ldrb	r2, [r2, #1]
		if (j < ARRAY_SIZE(rl)) {
    bacc:	2a07      	cmp	r2, #7
    bace:	d8ef      	bhi.n	bab0 <fal_clear+0x4>
			rl[j].fal = 0U;
    bad0:	4905      	ldr	r1, [pc, #20]	; (bae8 <fal_clear+0x3c>)
    bad2:	202c      	movs	r0, #44	; 0x2c
    bad4:	fb00 f202 	mul.w	r2, r0, r2
    bad8:	5c88      	ldrb	r0, [r1, r2]
    bada:	f36f 1045 	bfc	r0, #5, #1
    bade:	5488      	strb	r0, [r1, r2]
    bae0:	e7e6      	b.n	bab0 <fal_clear+0x4>
	}
}
    bae2:	4770      	bx	lr
    bae4:	200087d0 	.word	0x200087d0
    bae8:	20008944 	.word	0x20008944

0000baec <rl_clear>:
}
#endif /* CONFIG_BT_BROADCASTER */

static void rl_clear(void)
{
	for (uint8_t i = 0; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    baec:	2300      	movs	r3, #0
    baee:	e009      	b.n	bb04 <rl_clear+0x18>
		rl[i].taken = 0U;
    baf0:	4907      	ldr	r1, [pc, #28]	; (bb10 <rl_clear+0x24>)
    baf2:	222c      	movs	r2, #44	; 0x2c
    baf4:	fb03 f202 	mul.w	r2, r3, r2
    baf8:	5c88      	ldrb	r0, [r1, r2]
    bafa:	f36f 0000 	bfc	r0, #0, #1
    bafe:	5488      	strb	r0, [r1, r2]
	for (uint8_t i = 0; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    bb00:	3301      	adds	r3, #1
    bb02:	b2db      	uxtb	r3, r3
    bb04:	2b07      	cmp	r3, #7
    bb06:	d9f3      	bls.n	baf0 <rl_clear+0x4>
	}

	peer_irk_count = 0U;
    bb08:	4b02      	ldr	r3, [pc, #8]	; (bb14 <rl_clear+0x28>)
    bb0a:	2200      	movs	r2, #0
    bb0c:	701a      	strb	r2, [r3, #0]
}
    bb0e:	4770      	bx	lr
    bb10:	20008944 	.word	0x20008944
    bb14:	20009296 	.word	0x20009296

0000bb18 <pal_clear>:
#endif /* CONFIG_BT_CTLR_FILTER_ACCEPT_LIST */

#if defined(CONFIG_BT_CTLR_SYNC_PERIODIC_ADV_LIST)
static void pal_clear(void)
{
	for (int i = 0; i < PAL_SIZE; i++) {
    bb18:	2300      	movs	r3, #0
    bb1a:	e008      	b.n	bb2e <pal_clear+0x16>
		if (j < ARRAY_SIZE(pal)) {
			rl[j].pal = 0U;
		}
#endif /* CONFIG_BT_CTLR_PRIVACY */

		pal[i].taken = 0U;
    bb1c:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
    bb20:	4a0c      	ldr	r2, [pc, #48]	; (bb54 <pal_clear+0x3c>)
    bb22:	440a      	add	r2, r1
    bb24:	7991      	ldrb	r1, [r2, #6]
    bb26:	f36f 0100 	bfc	r1, #0, #1
    bb2a:	7191      	strb	r1, [r2, #6]
	for (int i = 0; i < PAL_SIZE; i++) {
    bb2c:	3301      	adds	r3, #1
    bb2e:	2b07      	cmp	r3, #7
    bb30:	dc0f      	bgt.n	bb52 <pal_clear+0x3a>
		uint8_t j = pal[i].rl_idx;
    bb32:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
    bb36:	4a07      	ldr	r2, [pc, #28]	; (bb54 <pal_clear+0x3c>)
    bb38:	440a      	add	r2, r1
    bb3a:	7a11      	ldrb	r1, [r2, #8]
		if (j < ARRAY_SIZE(pal)) {
    bb3c:	2907      	cmp	r1, #7
    bb3e:	d8ed      	bhi.n	bb1c <pal_clear+0x4>
			rl[j].pal = 0U;
    bb40:	4a05      	ldr	r2, [pc, #20]	; (bb58 <pal_clear+0x40>)
    bb42:	202c      	movs	r0, #44	; 0x2c
    bb44:	fb00 2201 	mla	r2, r0, r1, r2
    bb48:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    bb4a:	f36f 0108 	bfc	r1, #0, #9
    bb4e:	8511      	strh	r1, [r2, #40]	; 0x28
    bb50:	e7e4      	b.n	bb1c <pal_clear+0x4>
	}
}
    bb52:	4770      	bx	lr
    bb54:	20008874 	.word	0x20008874
    bb58:	20008944 	.word	0x20008944

0000bb5c <fal_find>:
{
    bb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb5e:	4606      	mov	r6, r0
    bb60:	460f      	mov	r7, r1
	if (free_idx) {
    bb62:	4615      	mov	r5, r2
    bb64:	b10a      	cbz	r2, bb6a <fal_find+0xe>
		*free_idx = FILTER_IDX_NONE;
    bb66:	23ff      	movs	r3, #255	; 0xff
    bb68:	7013      	strb	r3, [r2, #0]
{
    bb6a:	2400      	movs	r4, #0
    bb6c:	e00b      	b.n	bb86 <fal_find+0x2a>
		if (LIST_MATCH(fal, i, addr_type, addr)) {
    bb6e:	4816      	ldr	r0, [pc, #88]	; (bbc8 <fal_find+0x6c>)
    bb70:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
    bb74:	2206      	movs	r2, #6
    bb76:	4639      	mov	r1, r7
    bb78:	3002      	adds	r0, #2
    bb7a:	f009 f885 	bl	14c88 <memcmp>
    bb7e:	b998      	cbnz	r0, bba8 <fal_find+0x4c>
			return i;
    bb80:	b2e0      	uxtb	r0, r4
    bb82:	e01f      	b.n	bbc4 <fal_find+0x68>
	for (i = 0; i < CONFIG_BT_CTLR_FAL_SIZE; i++) {
    bb84:	3401      	adds	r4, #1
    bb86:	2c07      	cmp	r4, #7
    bb88:	dc1b      	bgt.n	bbc2 <fal_find+0x66>
		if (LIST_MATCH(fal, i, addr_type, addr)) {
    bb8a:	4b0f      	ldr	r3, [pc, #60]	; (bbc8 <fal_find+0x6c>)
    bb8c:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
    bb90:	f013 0f01 	tst.w	r3, #1
    bb94:	d008      	beq.n	bba8 <fal_find+0x4c>
    bb96:	4b0c      	ldr	r3, [pc, #48]	; (bbc8 <fal_find+0x6c>)
    bb98:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
    bb9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
    bba0:	f006 0201 	and.w	r2, r6, #1
    bba4:	4293      	cmp	r3, r2
    bba6:	d0e2      	beq.n	bb6e <fal_find+0x12>
		} else if (free_idx && !fal[i].taken &&
    bba8:	2d00      	cmp	r5, #0
    bbaa:	d0eb      	beq.n	bb84 <fal_find+0x28>
    bbac:	4b06      	ldr	r3, [pc, #24]	; (bbc8 <fal_find+0x6c>)
    bbae:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
    bbb2:	f013 0f01 	tst.w	r3, #1
    bbb6:	d1e5      	bne.n	bb84 <fal_find+0x28>
			   (*free_idx == FILTER_IDX_NONE)) {
    bbb8:	782b      	ldrb	r3, [r5, #0]
		} else if (free_idx && !fal[i].taken &&
    bbba:	2bff      	cmp	r3, #255	; 0xff
    bbbc:	d1e2      	bne.n	bb84 <fal_find+0x28>
			*free_idx = i;
    bbbe:	702c      	strb	r4, [r5, #0]
    bbc0:	e7e0      	b.n	bb84 <fal_find+0x28>
	return FILTER_IDX_NONE;
    bbc2:	20ff      	movs	r0, #255	; 0xff
}
    bbc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bbc6:	bf00      	nop
    bbc8:	200087d0 	.word	0x200087d0

0000bbcc <fal_remove>:
{
    bbcc:	b508      	push	{r3, lr}
	uint8_t i = fal_find(id_addr->type, id_addr->a.val, NULL);
    bbce:	4601      	mov	r1, r0
    bbd0:	f811 0b01 	ldrb.w	r0, [r1], #1
    bbd4:	2200      	movs	r2, #0
    bbd6:	f7ff ffc1 	bl	bb5c <fal_find>
	if (i < ARRAY_SIZE(fal)) {
    bbda:	2807      	cmp	r0, #7
    bbdc:	d901      	bls.n	bbe2 <fal_remove+0x16>
	return BT_HCI_ERR_UNKNOWN_CONN_ID;
    bbde:	2002      	movs	r0, #2
}
    bbe0:	bd08      	pop	{r3, pc}
		uint8_t j = fal[i].rl_idx;
    bbe2:	4b0b      	ldr	r3, [pc, #44]	; (bc10 <fal_remove+0x44>)
    bbe4:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    bbe8:	785b      	ldrb	r3, [r3, #1]
		if (j < ARRAY_SIZE(rl)) {
    bbea:	2b07      	cmp	r3, #7
    bbec:	d807      	bhi.n	bbfe <fal_remove+0x32>
			rl[j].fal = 0U;
    bbee:	4a09      	ldr	r2, [pc, #36]	; (bc14 <fal_remove+0x48>)
    bbf0:	212c      	movs	r1, #44	; 0x2c
    bbf2:	fb01 f303 	mul.w	r3, r1, r3
    bbf6:	5cd1      	ldrb	r1, [r2, r3]
    bbf8:	f36f 1145 	bfc	r1, #5, #1
    bbfc:	54d1      	strb	r1, [r2, r3]
		fal[i].taken = 0U;
    bbfe:	4b04      	ldr	r3, [pc, #16]	; (bc10 <fal_remove+0x44>)
    bc00:	f813 2030 	ldrb.w	r2, [r3, r0, lsl #3]
    bc04:	f36f 0200 	bfc	r2, #0, #1
    bc08:	f803 2030 	strb.w	r2, [r3, r0, lsl #3]
		return 0;
    bc0c:	2000      	movs	r0, #0
    bc0e:	e7e7      	b.n	bbe0 <fal_remove+0x14>
    bc10:	200087d0 	.word	0x200087d0
    bc14:	20008944 	.word	0x20008944

0000bc18 <pal_addr_find>:

#if defined(CONFIG_BT_CTLR_PRIVACY)
static uint8_t pal_addr_find(const uint8_t addr_type, const uint8_t *const addr)
{
    bc18:	b570      	push	{r4, r5, r6, lr}
    bc1a:	4605      	mov	r5, r0
    bc1c:	460e      	mov	r6, r1
	for (int i = 0; i < PAL_SIZE; i++) {
    bc1e:	2400      	movs	r4, #0
    bc20:	e000      	b.n	bc24 <pal_addr_find+0xc>
    bc22:	3401      	adds	r4, #1
    bc24:	2c07      	cmp	r4, #7
    bc26:	dc1c      	bgt.n	bc62 <pal_addr_find+0x4a>
		if (PAL_ADDR_MATCH(addr_type, addr)) {
    bc28:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    bc2c:	4b0e      	ldr	r3, [pc, #56]	; (bc68 <pal_addr_find+0x50>)
    bc2e:	4413      	add	r3, r2
    bc30:	799b      	ldrb	r3, [r3, #6]
    bc32:	f013 0f01 	tst.w	r3, #1
    bc36:	d0f4      	beq.n	bc22 <pal_addr_find+0xa>
    bc38:	4b0b      	ldr	r3, [pc, #44]	; (bc68 <pal_addr_find+0x50>)
    bc3a:	4413      	add	r3, r2
    bc3c:	799b      	ldrb	r3, [r3, #6]
    bc3e:	f3c3 0340 	ubfx	r3, r3, #1, #1
    bc42:	f005 0201 	and.w	r2, r5, #1
    bc46:	4293      	cmp	r3, r2
    bc48:	d1eb      	bne.n	bc22 <pal_addr_find+0xa>
    bc4a:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
    bc4e:	2206      	movs	r2, #6
    bc50:	4631      	mov	r1, r6
    bc52:	4805      	ldr	r0, [pc, #20]	; (bc68 <pal_addr_find+0x50>)
    bc54:	4418      	add	r0, r3
    bc56:	f009 f817 	bl	14c88 <memcmp>
    bc5a:	2800      	cmp	r0, #0
    bc5c:	d1e1      	bne.n	bc22 <pal_addr_find+0xa>
			return i;
    bc5e:	b2e0      	uxtb	r0, r4
    bc60:	e000      	b.n	bc64 <pal_addr_find+0x4c>
		}
	}

	return FILTER_IDX_NONE;
    bc62:	20ff      	movs	r0, #255	; 0xff
}
    bc64:	bd70      	pop	{r4, r5, r6, pc}
    bc66:	bf00      	nop
    bc68:	20008874 	.word	0x20008874

0000bc6c <pal_find>:
#endif /* CONFIG_BT_CTLR_PRIVACY */

static uint8_t pal_find(const uint8_t addr_type, const uint8_t *const addr,
			const uint8_t sid, uint8_t *const free_idx)
{
    bc6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bc70:	4606      	mov	r6, r0
    bc72:	460f      	mov	r7, r1
    bc74:	4690      	mov	r8, r2
	int i;

	if (free_idx) {
    bc76:	461d      	mov	r5, r3
    bc78:	b10b      	cbz	r3, bc7e <pal_find+0x12>
		*free_idx = FILTER_IDX_NONE;
    bc7a:	23ff      	movs	r3, #255	; 0xff
    bc7c:	702b      	strb	r3, [r5, #0]
{
    bc7e:	2400      	movs	r4, #0
    bc80:	e012      	b.n	bca8 <pal_find+0x3c>
	}

	for (i = 0; i < PAL_SIZE; i++) {
		if (PAL_MATCH(addr_type, addr, sid)) {
    bc82:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
    bc86:	2206      	movs	r2, #6
    bc88:	4639      	mov	r1, r7
    bc8a:	481a      	ldr	r0, [pc, #104]	; (bcf4 <pal_find+0x88>)
    bc8c:	4418      	add	r0, r3
    bc8e:	f008 fffb 	bl	14c88 <memcmp>
    bc92:	b9e0      	cbnz	r0, bcce <pal_find+0x62>
    bc94:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    bc98:	4b16      	ldr	r3, [pc, #88]	; (bcf4 <pal_find+0x88>)
    bc9a:	4413      	add	r3, r2
    bc9c:	79db      	ldrb	r3, [r3, #7]
    bc9e:	4543      	cmp	r3, r8
    bca0:	d115      	bne.n	bcce <pal_find+0x62>
			return i;
    bca2:	b2e0      	uxtb	r0, r4
    bca4:	e023      	b.n	bcee <pal_find+0x82>
	for (i = 0; i < PAL_SIZE; i++) {
    bca6:	3401      	adds	r4, #1
    bca8:	2c07      	cmp	r4, #7
    bcaa:	dc1f      	bgt.n	bcec <pal_find+0x80>
		if (PAL_MATCH(addr_type, addr, sid)) {
    bcac:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    bcb0:	4b10      	ldr	r3, [pc, #64]	; (bcf4 <pal_find+0x88>)
    bcb2:	4413      	add	r3, r2
    bcb4:	799b      	ldrb	r3, [r3, #6]
    bcb6:	f013 0f01 	tst.w	r3, #1
    bcba:	d008      	beq.n	bcce <pal_find+0x62>
    bcbc:	4b0d      	ldr	r3, [pc, #52]	; (bcf4 <pal_find+0x88>)
    bcbe:	4413      	add	r3, r2
    bcc0:	799b      	ldrb	r3, [r3, #6]
    bcc2:	f3c3 0340 	ubfx	r3, r3, #1, #1
    bcc6:	f006 0201 	and.w	r2, r6, #1
    bcca:	4293      	cmp	r3, r2
    bccc:	d0d9      	beq.n	bc82 <pal_find+0x16>
		} else if (free_idx && !pal[i].taken &&
    bcce:	2d00      	cmp	r5, #0
    bcd0:	d0e9      	beq.n	bca6 <pal_find+0x3a>
    bcd2:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    bcd6:	4b07      	ldr	r3, [pc, #28]	; (bcf4 <pal_find+0x88>)
    bcd8:	4413      	add	r3, r2
    bcda:	799b      	ldrb	r3, [r3, #6]
    bcdc:	f013 0f01 	tst.w	r3, #1
    bce0:	d1e1      	bne.n	bca6 <pal_find+0x3a>
			   (*free_idx == FILTER_IDX_NONE)) {
    bce2:	782b      	ldrb	r3, [r5, #0]
		} else if (free_idx && !pal[i].taken &&
    bce4:	2bff      	cmp	r3, #255	; 0xff
    bce6:	d1de      	bne.n	bca6 <pal_find+0x3a>
			*free_idx = i;
    bce8:	702c      	strb	r4, [r5, #0]
    bcea:	e7dc      	b.n	bca6 <pal_find+0x3a>
		}
	}

	return FILTER_IDX_NONE;
    bcec:	20ff      	movs	r0, #255	; 0xff
}
    bcee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bcf2:	bf00      	nop
    bcf4:	20008874 	.word	0x20008874

0000bcf8 <pal_remove>:

	return 0;
}

static uint32_t pal_remove(const bt_addr_le_t *const id_addr, const uint8_t sid)
{
    bcf8:	b508      	push	{r3, lr}
    bcfa:	460a      	mov	r2, r1
	/* find the device and mark it as empty */
	uint8_t i = pal_find(id_addr->type, id_addr->a.val, sid, NULL);
    bcfc:	4601      	mov	r1, r0
    bcfe:	f811 0b01 	ldrb.w	r0, [r1], #1
    bd02:	2300      	movs	r3, #0
    bd04:	f7ff ffb2 	bl	bc6c <pal_find>

	if (i < PAL_SIZE) {
    bd08:	2807      	cmp	r0, #7
    bd0a:	d901      	bls.n	bd10 <pal_remove+0x18>
		pal[i].taken = 0U;

		return 0;
	}

	return BT_HCI_ERR_UNKNOWN_ADV_IDENTIFIER;
    bd0c:	2042      	movs	r0, #66	; 0x42
}
    bd0e:	bd08      	pop	{r3, pc}
		uint8_t j = pal[i].rl_idx;
    bd10:	eb00 02c0 	add.w	r2, r0, r0, lsl #3
    bd14:	4b0b      	ldr	r3, [pc, #44]	; (bd44 <pal_remove+0x4c>)
    bd16:	4413      	add	r3, r2
    bd18:	7a1a      	ldrb	r2, [r3, #8]
		if (j < ARRAY_SIZE(rl)) {
    bd1a:	2a07      	cmp	r2, #7
    bd1c:	d807      	bhi.n	bd2e <pal_remove+0x36>
			rl[j].pal = 0U;
    bd1e:	4b0a      	ldr	r3, [pc, #40]	; (bd48 <pal_remove+0x50>)
    bd20:	212c      	movs	r1, #44	; 0x2c
    bd22:	fb01 3302 	mla	r3, r1, r2, r3
    bd26:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    bd28:	f36f 0208 	bfc	r2, #0, #9
    bd2c:	851a      	strh	r2, [r3, #40]	; 0x28
		pal[i].taken = 0U;
    bd2e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
    bd32:	4b04      	ldr	r3, [pc, #16]	; (bd44 <pal_remove+0x4c>)
    bd34:	4418      	add	r0, r3
    bd36:	7983      	ldrb	r3, [r0, #6]
    bd38:	f36f 0300 	bfc	r3, #0, #1
    bd3c:	7183      	strb	r3, [r0, #6]
		return 0;
    bd3e:	2000      	movs	r0, #0
    bd40:	e7e5      	b.n	bd0e <pal_remove+0x16>
    bd42:	bf00      	nop
    bd44:	20008874 	.word	0x20008874
    bd48:	20008944 	.word	0x20008944

0000bd4c <fal_update>:
{
    bd4c:	b510      	push	{r4, lr}
	for (i = 0U; i < CONFIG_BT_CTLR_FAL_SIZE; i++) {
    bd4e:	2400      	movs	r4, #0
    bd50:	e00c      	b.n	bd6c <fal_update+0x20>
			filter_insert(&fal_filter, i, fal[i].id_addr_type,
    bd52:	4b18      	ldr	r3, [pc, #96]	; (bdb4 <fal_update+0x68>)
    bd54:	f813 2031 	ldrb.w	r2, [r3, r1, lsl #3]
				      fal[i].id_addr.val);
    bd58:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
			filter_insert(&fal_filter, i, fal[i].id_addr_type,
    bd5c:	3302      	adds	r3, #2
    bd5e:	f3c2 0240 	ubfx	r2, r2, #1, #1
    bd62:	4815      	ldr	r0, [pc, #84]	; (bdb8 <fal_update+0x6c>)
    bd64:	f010 fbfd 	bl	1c562 <filter_insert>
	for (i = 0U; i < CONFIG_BT_CTLR_FAL_SIZE; i++) {
    bd68:	3401      	adds	r4, #1
    bd6a:	b2e4      	uxtb	r4, r4
    bd6c:	2c07      	cmp	r4, #7
    bd6e:	d820      	bhi.n	bdb2 <fal_update+0x66>
		if (!fal[i].taken) {
    bd70:	4621      	mov	r1, r4
    bd72:	4b10      	ldr	r3, [pc, #64]	; (bdb4 <fal_update+0x68>)
    bd74:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
    bd78:	f013 0f01 	tst.w	r3, #1
    bd7c:	d0f4      	beq.n	bd68 <fal_update+0x1c>
		j = fal[i].rl_idx;
    bd7e:	4b0d      	ldr	r3, [pc, #52]	; (bdb4 <fal_update+0x68>)
    bd80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    bd84:	785b      	ldrb	r3, [r3, #1]
		if (!rl_enable || j >= ARRAY_SIZE(rl) || !rl[j].pirk ||
    bd86:	4a0d      	ldr	r2, [pc, #52]	; (bdbc <fal_update+0x70>)
    bd88:	7812      	ldrb	r2, [r2, #0]
    bd8a:	2a00      	cmp	r2, #0
    bd8c:	d0e1      	beq.n	bd52 <fal_update+0x6>
    bd8e:	2b07      	cmp	r3, #7
    bd90:	d8df      	bhi.n	bd52 <fal_update+0x6>
    bd92:	222c      	movs	r2, #44	; 0x2c
    bd94:	fb03 f202 	mul.w	r2, r3, r2
    bd98:	4809      	ldr	r0, [pc, #36]	; (bdc0 <fal_update+0x74>)
    bd9a:	5c82      	ldrb	r2, [r0, r2]
    bd9c:	f012 0f04 	tst.w	r2, #4
    bda0:	d0d7      	beq.n	bd52 <fal_update+0x6>
		    rl[j].dev) {
    bda2:	222c      	movs	r2, #44	; 0x2c
    bda4:	fb02 f303 	mul.w	r3, r2, r3
    bda8:	5cc3      	ldrb	r3, [r0, r3]
		if (!rl_enable || j >= ARRAY_SIZE(rl) || !rl[j].pirk ||
    bdaa:	f013 0f10 	tst.w	r3, #16
    bdae:	d0db      	beq.n	bd68 <fal_update+0x1c>
    bdb0:	e7cf      	b.n	bd52 <fal_update+0x6>
}
    bdb2:	bd10      	pop	{r4, pc}
    bdb4:	200087d0 	.word	0x200087d0
    bdb8:	20008810 	.word	0x20008810
    bdbc:	20009297 	.word	0x20009297
    bdc0:	20008944 	.word	0x20008944

0000bdc4 <rl_update>:
{
    bdc4:	b510      	push	{r4, lr}
	for (i = 0U; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    bdc6:	2400      	movs	r4, #0
    bdc8:	e001      	b.n	bdce <rl_update+0xa>
    bdca:	3401      	adds	r4, #1
    bdcc:	b2e4      	uxtb	r4, r4
    bdce:	2c07      	cmp	r4, #7
    bdd0:	d815      	bhi.n	bdfe <rl_update+0x3a>
		if (rl[i].taken) {
    bdd2:	232c      	movs	r3, #44	; 0x2c
    bdd4:	fb04 f303 	mul.w	r3, r4, r3
    bdd8:	4a09      	ldr	r2, [pc, #36]	; (be00 <rl_update+0x3c>)
    bdda:	5cd3      	ldrb	r3, [r2, r3]
    bddc:	f013 0f01 	tst.w	r3, #1
    bde0:	d0f3      	beq.n	bdca <rl_update+0x6>
			filter_insert(&rl_filter, i, rl[i].id_addr_type,
    bde2:	4611      	mov	r1, r2
    bde4:	222c      	movs	r2, #44	; 0x2c
    bde6:	fb04 f202 	mul.w	r2, r4, r2
    bdea:	188b      	adds	r3, r1, r2
    bdec:	5c8a      	ldrb	r2, [r1, r2]
    bdee:	3301      	adds	r3, #1
    bdf0:	f3c2 1280 	ubfx	r2, r2, #6, #1
    bdf4:	4621      	mov	r1, r4
    bdf6:	4803      	ldr	r0, [pc, #12]	; (be04 <rl_update+0x40>)
    bdf8:	f010 fbb3 	bl	1c562 <filter_insert>
    bdfc:	e7e5      	b.n	bdca <rl_update+0x6>
}
    bdfe:	bd10      	pop	{r4, pc}
    be00:	20008944 	.word	0x20008944
    be04:	20008aa4 	.word	0x20008aa4

0000be08 <rl_access_check>:
{
    be08:	b508      	push	{r3, lr}
	if (check_ar) {
    be0a:	b110      	cbz	r0, be12 <rl_access_check+0xa>
		if (!rl_enable) {
    be0c:	4b07      	ldr	r3, [pc, #28]	; (be2c <rl_access_check+0x24>)
    be0e:	781b      	ldrb	r3, [r3, #0]
    be10:	b143      	cbz	r3, be24 <rl_access_check+0x1c>
		 (ull_scan_is_enabled(0) & ~ULL_SCAN_IS_PASSIVE)))
    be12:	2000      	movs	r0, #0
    be14:	f010 f977 	bl	1c106 <ull_scan_is_enabled>
		? 0 : 1;
    be18:	f030 0301 	bics.w	r3, r0, #1
    be1c:	bf0c      	ite	eq
    be1e:	2001      	moveq	r0, #1
    be20:	2000      	movne	r0, #0
}
    be22:	bd08      	pop	{r3, pc}
			return -1;
    be24:	f04f 30ff 	mov.w	r0, #4294967295
    be28:	e7fb      	b.n	be22 <rl_access_check+0x1a>
    be2a:	bf00      	nop
    be2c:	20009297 	.word	0x20009297

0000be30 <rpa_refresh_stop>:
{
    be30:	b508      	push	{r3, lr}
	k_work_cancel_delayable(&rpa_work);
    be32:	4802      	ldr	r0, [pc, #8]	; (be3c <rpa_refresh_stop+0xc>)
    be34:	f012 f981 	bl	1e13a <k_work_cancel_delayable>
}
    be38:	bd08      	pop	{r3, pc}
    be3a:	bf00      	nop
    be3c:	20001248 	.word	0x20001248

0000be40 <rpa_refresh_start>:
{
    be40:	b508      	push	{r3, lr}
	k_work_schedule(&rpa_work, K_MSEC(rpa_timeout_ms));
    be42:	4b0a      	ldr	r3, [pc, #40]	; (be6c <rpa_refresh_start+0x2c>)
    be44:	6818      	ldr	r0, [r3, #0]
			return ((t * to_hz + off) / from_hz);
    be46:	0c41      	lsrs	r1, r0, #17
    be48:	03c0      	lsls	r0, r0, #15
    be4a:	f240 33e7 	movw	r3, #999	; 0x3e7
    be4e:	18c0      	adds	r0, r0, r3
    be50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    be54:	f04f 0300 	mov.w	r3, #0
    be58:	f141 0100 	adc.w	r1, r1, #0
    be5c:	f7f5 f9ac 	bl	11b8 <__aeabi_uldivmod>
    be60:	4602      	mov	r2, r0
    be62:	460b      	mov	r3, r1
    be64:	4802      	ldr	r0, [pc, #8]	; (be70 <rpa_refresh_start+0x30>)
    be66:	f007 fba1 	bl	135ac <k_work_schedule>
}
    be6a:	bd08      	pop	{r3, pc}
    be6c:	20008ad8 	.word	0x20008ad8
    be70:	20001248 	.word	0x20001248

0000be74 <ll_rl_id_addr_get>:
{
    be74:	b570      	push	{r4, r5, r6, lr}
    be76:	4604      	mov	r4, r0
    be78:	460e      	mov	r6, r1
    be7a:	4615      	mov	r5, r2
	LL_ASSERT(rl_idx < CONFIG_BT_CTLR_RL_SIZE);
    be7c:	2807      	cmp	r0, #7
    be7e:	d817      	bhi.n	beb0 <ll_rl_id_addr_get+0x3c>
	LL_ASSERT(rl[rl_idx].taken);
    be80:	232c      	movs	r3, #44	; 0x2c
    be82:	fb04 f303 	mul.w	r3, r4, r3
    be86:	4a18      	ldr	r2, [pc, #96]	; (bee8 <ll_rl_id_addr_get+0x74>)
    be88:	5cd3      	ldrb	r3, [r2, r3]
    be8a:	f013 0f01 	tst.w	r3, #1
    be8e:	d01d      	beq.n	becc <ll_rl_id_addr_get+0x58>
	*id_addr_type = rl[rl_idx].id_addr_type;
    be90:	4b15      	ldr	r3, [pc, #84]	; (bee8 <ll_rl_id_addr_get+0x74>)
    be92:	202c      	movs	r0, #44	; 0x2c
    be94:	fb00 f404 	mul.w	r4, r0, r4
    be98:	191a      	adds	r2, r3, r4
    be9a:	5d1b      	ldrb	r3, [r3, r4]
    be9c:	f3c3 1380 	ubfx	r3, r3, #6, #1
    bea0:	7033      	strb	r3, [r6, #0]
    bea2:	f8d2 3001 	ldr.w	r3, [r2, #1]
    bea6:	602b      	str	r3, [r5, #0]
    bea8:	f8b2 3005 	ldrh.w	r3, [r2, #5]
    beac:	80ab      	strh	r3, [r5, #4]
}
    beae:	bd70      	pop	{r4, r5, r6, pc}
	LL_ASSERT(rl_idx < CONFIG_BT_CTLR_RL_SIZE);
    beb0:	f44f 7389 	mov.w	r3, #274	; 0x112
    beb4:	4a0d      	ldr	r2, [pc, #52]	; (beec <ll_rl_id_addr_get+0x78>)
    beb6:	490e      	ldr	r1, [pc, #56]	; (bef0 <ll_rl_id_addr_get+0x7c>)
    beb8:	480e      	ldr	r0, [pc, #56]	; (bef4 <ll_rl_id_addr_get+0x80>)
    beba:	f00d fe06 	bl	19aca <assert_print>
    bebe:	4040      	eors	r0, r0
    bec0:	f380 8811 	msr	BASEPRI, r0
    bec4:	f04f 0003 	mov.w	r0, #3
    bec8:	df02      	svc	2
    beca:	e7d9      	b.n	be80 <ll_rl_id_addr_get+0xc>
	LL_ASSERT(rl[rl_idx].taken);
    becc:	f240 1313 	movw	r3, #275	; 0x113
    bed0:	4a06      	ldr	r2, [pc, #24]	; (beec <ll_rl_id_addr_get+0x78>)
    bed2:	4909      	ldr	r1, [pc, #36]	; (bef8 <ll_rl_id_addr_get+0x84>)
    bed4:	4807      	ldr	r0, [pc, #28]	; (bef4 <ll_rl_id_addr_get+0x80>)
    bed6:	f00d fdf8 	bl	19aca <assert_print>
    beda:	4040      	eors	r0, r0
    bedc:	f380 8811 	msr	BASEPRI, r0
    bee0:	f04f 0003 	mov.w	r0, #3
    bee4:	df02      	svc	2
    bee6:	e7d3      	b.n	be90 <ll_rl_id_addr_get+0x1c>
    bee8:	20008944 	.word	0x20008944
    beec:	0001f87c 	.word	0x0001f87c
    bef0:	0001f8c0 	.word	0x0001f8c0
    bef4:	0001f01c 	.word	0x0001f01c
    bef8:	0001f8cc 	.word	0x0001f8cc

0000befc <ll_rl_enable>:
{
    befc:	b510      	push	{r4, lr}
    befe:	4604      	mov	r4, r0
	if (!rl_access_check(false)) {
    bf00:	2000      	movs	r0, #0
    bf02:	f7ff ff81 	bl	be08 <rl_access_check>
    bf06:	b170      	cbz	r0, bf26 <ll_rl_enable+0x2a>
	switch (enable) {
    bf08:	b11c      	cbz	r4, bf12 <ll_rl_enable+0x16>
    bf0a:	2c01      	cmp	r4, #1
    bf0c:	d006      	beq.n	bf1c <ll_rl_enable+0x20>
    bf0e:	2012      	movs	r0, #18
}
    bf10:	bd10      	pop	{r4, pc}
		rl_enable = 0U;
    bf12:	4b06      	ldr	r3, [pc, #24]	; (bf2c <ll_rl_enable+0x30>)
    bf14:	2200      	movs	r2, #0
    bf16:	701a      	strb	r2, [r3, #0]
	return 0;
    bf18:	4620      	mov	r0, r4
		break;
    bf1a:	e7f9      	b.n	bf10 <ll_rl_enable+0x14>
		rl_enable = 1U;
    bf1c:	4b03      	ldr	r3, [pc, #12]	; (bf2c <ll_rl_enable+0x30>)
    bf1e:	2201      	movs	r2, #1
    bf20:	701a      	strb	r2, [r3, #0]
	return 0;
    bf22:	2000      	movs	r0, #0
		break;
    bf24:	e7f4      	b.n	bf10 <ll_rl_enable+0x14>
		return BT_HCI_ERR_CMD_DISALLOWED;
    bf26:	200c      	movs	r0, #12
    bf28:	e7f2      	b.n	bf10 <ll_rl_enable+0x14>
    bf2a:	bf00      	nop
    bf2c:	20009297 	.word	0x20009297

0000bf30 <ll_rl_timeout_set>:
	rpa_timeout_ms = timeout * 1000U;
    bf30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    bf34:	fb03 f000 	mul.w	r0, r3, r0
    bf38:	4b01      	ldr	r3, [pc, #4]	; (bf40 <ll_rl_timeout_set+0x10>)
    bf3a:	6018      	str	r0, [r3, #0]
}
    bf3c:	4770      	bx	lr
    bf3e:	bf00      	nop
    bf40:	20008ad8 	.word	0x20008ad8

0000bf44 <ull_filter_ull_pal_addr_match>:
{
    bf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bf46:	4606      	mov	r6, r0
    bf48:	460f      	mov	r7, r1
	for (int i = 0; i < PAL_SIZE; i++) {
    bf4a:	2400      	movs	r4, #0
    bf4c:	e000      	b.n	bf50 <ull_filter_ull_pal_addr_match+0xc>
    bf4e:	3401      	adds	r4, #1
    bf50:	2c07      	cmp	r4, #7
    bf52:	dc1b      	bgt.n	bf8c <ull_filter_ull_pal_addr_match+0x48>
		if (PAL_ADDR_MATCH(addr_type, addr)) {
    bf54:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    bf58:	4b0e      	ldr	r3, [pc, #56]	; (bf94 <ull_filter_ull_pal_addr_match+0x50>)
    bf5a:	4413      	add	r3, r2
    bf5c:	799b      	ldrb	r3, [r3, #6]
    bf5e:	f013 0501 	ands.w	r5, r3, #1
    bf62:	d0f4      	beq.n	bf4e <ull_filter_ull_pal_addr_match+0xa>
    bf64:	4b0b      	ldr	r3, [pc, #44]	; (bf94 <ull_filter_ull_pal_addr_match+0x50>)
    bf66:	4413      	add	r3, r2
    bf68:	799b      	ldrb	r3, [r3, #6]
    bf6a:	f3c3 0340 	ubfx	r3, r3, #1, #1
    bf6e:	f006 0201 	and.w	r2, r6, #1
    bf72:	4293      	cmp	r3, r2
    bf74:	d1eb      	bne.n	bf4e <ull_filter_ull_pal_addr_match+0xa>
    bf76:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
    bf7a:	2206      	movs	r2, #6
    bf7c:	4639      	mov	r1, r7
    bf7e:	4805      	ldr	r0, [pc, #20]	; (bf94 <ull_filter_ull_pal_addr_match+0x50>)
    bf80:	4418      	add	r0, r3
    bf82:	f008 fe81 	bl	14c88 <memcmp>
    bf86:	2800      	cmp	r0, #0
    bf88:	d1e1      	bne.n	bf4e <ull_filter_ull_pal_addr_match+0xa>
    bf8a:	e000      	b.n	bf8e <ull_filter_ull_pal_addr_match+0x4a>
	return false;
    bf8c:	2500      	movs	r5, #0
}
    bf8e:	4628      	mov	r0, r5
    bf90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bf92:	bf00      	nop
    bf94:	20008874 	.word	0x20008874

0000bf98 <ull_filter_ull_pal_match>:
{
    bf98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bf9c:	4606      	mov	r6, r0
    bf9e:	460f      	mov	r7, r1
    bfa0:	4690      	mov	r8, r2
	for (int i = 0; i < PAL_SIZE; i++) {
    bfa2:	2400      	movs	r4, #0
    bfa4:	e000      	b.n	bfa8 <ull_filter_ull_pal_match+0x10>
    bfa6:	3401      	adds	r4, #1
    bfa8:	2c07      	cmp	r4, #7
    bfaa:	dc22      	bgt.n	bff2 <ull_filter_ull_pal_match+0x5a>
		if (PAL_MATCH(addr_type, addr, sid)) {
    bfac:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    bfb0:	4b12      	ldr	r3, [pc, #72]	; (bffc <ull_filter_ull_pal_match+0x64>)
    bfb2:	4413      	add	r3, r2
    bfb4:	799b      	ldrb	r3, [r3, #6]
    bfb6:	f013 0501 	ands.w	r5, r3, #1
    bfba:	d0f4      	beq.n	bfa6 <ull_filter_ull_pal_match+0xe>
    bfbc:	4b0f      	ldr	r3, [pc, #60]	; (bffc <ull_filter_ull_pal_match+0x64>)
    bfbe:	4413      	add	r3, r2
    bfc0:	799b      	ldrb	r3, [r3, #6]
    bfc2:	f3c3 0340 	ubfx	r3, r3, #1, #1
    bfc6:	f006 0201 	and.w	r2, r6, #1
    bfca:	4293      	cmp	r3, r2
    bfcc:	d1eb      	bne.n	bfa6 <ull_filter_ull_pal_match+0xe>
    bfce:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
    bfd2:	2206      	movs	r2, #6
    bfd4:	4639      	mov	r1, r7
    bfd6:	4809      	ldr	r0, [pc, #36]	; (bffc <ull_filter_ull_pal_match+0x64>)
    bfd8:	4418      	add	r0, r3
    bfda:	f008 fe55 	bl	14c88 <memcmp>
    bfde:	2800      	cmp	r0, #0
    bfe0:	d1e1      	bne.n	bfa6 <ull_filter_ull_pal_match+0xe>
    bfe2:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    bfe6:	4b05      	ldr	r3, [pc, #20]	; (bffc <ull_filter_ull_pal_match+0x64>)
    bfe8:	4413      	add	r3, r2
    bfea:	79db      	ldrb	r3, [r3, #7]
    bfec:	4543      	cmp	r3, r8
    bfee:	d1da      	bne.n	bfa6 <ull_filter_ull_pal_match+0xe>
    bff0:	e000      	b.n	bff4 <ull_filter_ull_pal_match+0x5c>
	return false;
    bff2:	2500      	movs	r5, #0
}
    bff4:	4628      	mov	r0, r5
    bff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bffa:	bf00      	nop
    bffc:	20008874 	.word	0x20008874

0000c000 <ull_filter_ull_pal_listed>:
	if (rl_idx >= ARRAY_SIZE(rl)) {
    c000:	2807      	cmp	r0, #7
    c002:	d834      	bhi.n	c06e <ull_filter_ull_pal_listed+0x6e>
{
    c004:	b570      	push	{r4, r5, r6, lr}
    c006:	4604      	mov	r4, r0
    c008:	460e      	mov	r6, r1
    c00a:	4615      	mov	r5, r2
	LL_ASSERT(rl[rl_idx].taken);
    c00c:	232c      	movs	r3, #44	; 0x2c
    c00e:	fb00 f303 	mul.w	r3, r0, r3
    c012:	4a18      	ldr	r2, [pc, #96]	; (c074 <ull_filter_ull_pal_listed+0x74>)
    c014:	5cd3      	ldrb	r3, [r2, r3]
    c016:	f013 0f01 	tst.w	r3, #1
    c01a:	d009      	beq.n	c030 <ull_filter_ull_pal_listed+0x30>
	if (rl[rl_idx].pal) {
    c01c:	4815      	ldr	r0, [pc, #84]	; (c074 <ull_filter_ull_pal_listed+0x74>)
    c01e:	232c      	movs	r3, #44	; 0x2c
    c020:	fb03 0404 	mla	r4, r3, r4, r0
    c024:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    c026:	f3c3 0308 	ubfx	r3, r3, #0, #9
    c02a:	b97b      	cbnz	r3, c04c <ull_filter_ull_pal_listed+0x4c>
	return false;
    c02c:	2000      	movs	r0, #0
}
    c02e:	bd70      	pop	{r4, r5, r6, pc}
	LL_ASSERT(rl[rl_idx].taken);
    c030:	f240 235b 	movw	r3, #603	; 0x25b
    c034:	4a10      	ldr	r2, [pc, #64]	; (c078 <ull_filter_ull_pal_listed+0x78>)
    c036:	4911      	ldr	r1, [pc, #68]	; (c07c <ull_filter_ull_pal_listed+0x7c>)
    c038:	4811      	ldr	r0, [pc, #68]	; (c080 <ull_filter_ull_pal_listed+0x80>)
    c03a:	f00d fd46 	bl	19aca <assert_print>
    c03e:	4040      	eors	r0, r0
    c040:	f380 8811 	msr	BASEPRI, r0
    c044:	f04f 0003 	mov.w	r0, #3
    c048:	df02      	svc	2
    c04a:	e7e7      	b.n	c01c <ull_filter_ull_pal_listed+0x1c>
		uint8_t pal_idx = rl[rl_idx].pal - 1;
    c04c:	b2db      	uxtb	r3, r3
    c04e:	3b01      	subs	r3, #1
    c050:	b2db      	uxtb	r3, r3
		*addr_type = pal[pal_idx].id_addr_type;
    c052:	480c      	ldr	r0, [pc, #48]	; (c084 <ull_filter_ull_pal_listed+0x84>)
    c054:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
    c058:	18c1      	adds	r1, r0, r3
    c05a:	798a      	ldrb	r2, [r1, #6]
    c05c:	f3c2 0240 	ubfx	r2, r2, #1, #1
    c060:	7032      	strb	r2, [r6, #0]
    c062:	58c3      	ldr	r3, [r0, r3]
    c064:	602b      	str	r3, [r5, #0]
    c066:	888b      	ldrh	r3, [r1, #4]
    c068:	80ab      	strh	r3, [r5, #4]
		return true;
    c06a:	2001      	movs	r0, #1
    c06c:	e7df      	b.n	c02e <ull_filter_ull_pal_listed+0x2e>
		return false;
    c06e:	2000      	movs	r0, #0
}
    c070:	4770      	bx	lr
    c072:	bf00      	nop
    c074:	20008944 	.word	0x20008944
    c078:	0001f87c 	.word	0x0001f87c
    c07c:	0001f8cc 	.word	0x0001f8cc
    c080:	0001f01c 	.word	0x0001f01c
    c084:	20008874 	.word	0x20008874

0000c088 <ull_filter_reset>:
{
    c088:	b510      	push	{r4, lr}
    c08a:	4604      	mov	r4, r0
	pal_clear();
    c08c:	f7ff fd44 	bl	bb18 <pal_clear>
	fal_clear();
    c090:	f7ff fd0c 	bl	baac <fal_clear>
	rl_enable = 0U;
    c094:	4b0c      	ldr	r3, [pc, #48]	; (c0c8 <ull_filter_reset+0x40>)
    c096:	2200      	movs	r2, #0
    c098:	701a      	strb	r2, [r3, #0]
	rpa_timeout_ms = DEFAULT_RPA_TIMEOUT_MS;
    c09a:	4b0c      	ldr	r3, [pc, #48]	; (c0cc <ull_filter_reset+0x44>)
    c09c:	4a0c      	ldr	r2, [pc, #48]	; (c0d0 <ull_filter_reset+0x48>)
    c09e:	601a      	str	r2, [r3, #0]
	rpa_last_ms = -1;
    c0a0:	4b0c      	ldr	r3, [pc, #48]	; (c0d4 <ull_filter_reset+0x4c>)
    c0a2:	f04f 30ff 	mov.w	r0, #4294967295
    c0a6:	f04f 31ff 	mov.w	r1, #4294967295
    c0aa:	e9c3 0100 	strd	r0, r1, [r3]
	rl_clear();
    c0ae:	f7ff fd1d 	bl	baec <rl_clear>
	if (init) {
    c0b2:	b124      	cbz	r4, c0be <ull_filter_reset+0x36>
		k_work_init_delayable(&rpa_work, rpa_timeout);
    c0b4:	4908      	ldr	r1, [pc, #32]	; (c0d8 <ull_filter_reset+0x50>)
    c0b6:	4809      	ldr	r0, [pc, #36]	; (c0dc <ull_filter_reset+0x54>)
    c0b8:	f012 f819 	bl	1e0ee <k_work_init_delayable>
}
    c0bc:	bd10      	pop	{r4, pc}
		k_work_cancel_delayable(&rpa_work);
    c0be:	4807      	ldr	r0, [pc, #28]	; (c0dc <ull_filter_reset+0x54>)
    c0c0:	f012 f83b 	bl	1e13a <k_work_cancel_delayable>
}
    c0c4:	e7fa      	b.n	c0bc <ull_filter_reset+0x34>
    c0c6:	bf00      	nop
    c0c8:	20009297 	.word	0x20009297
    c0cc:	20008ad8 	.word	0x20008ad8
    c0d0:	000dbba0 	.word	0x000dbba0
    c0d4:	20001240 	.word	0x20001240
    c0d8:	0000c2d9 	.word	0x0000c2d9
    c0dc:	20001248 	.word	0x20001248

0000c0e0 <ull_filter_lll_get>:
	if (filter) {
    c0e0:	b908      	cbnz	r0, c0e6 <ull_filter_lll_get+0x6>
	return &rl_filter;
    c0e2:	4802      	ldr	r0, [pc, #8]	; (c0ec <ull_filter_lll_get+0xc>)
    c0e4:	4770      	bx	lr
		return &fal_filter;
    c0e6:	4802      	ldr	r0, [pc, #8]	; (c0f0 <ull_filter_lll_get+0x10>)
}
    c0e8:	4770      	bx	lr
    c0ea:	bf00      	nop
    c0ec:	20008aa4 	.word	0x20008aa4
    c0f0:	20008810 	.word	0x20008810

0000c0f4 <ull_filter_scan_update>:
{
    c0f4:	b510      	push	{r4, lr}
    c0f6:	4604      	mov	r4, r0
	filter_clear(&fal_filter);
    c0f8:	4809      	ldr	r0, [pc, #36]	; (c120 <ull_filter_scan_update+0x2c>)
    c0fa:	f010 fa07 	bl	1c50c <filter_clear>
	if ((scan_fp & 0x1) &&
    c0fe:	f014 0f01 	tst.w	r4, #1
    c102:	d106      	bne.n	c112 <ull_filter_scan_update+0x1e>
	filter_clear(&rl_filter);
    c104:	4807      	ldr	r0, [pc, #28]	; (c124 <ull_filter_scan_update+0x30>)
    c106:	f010 fa01 	bl	1c50c <filter_clear>
	if (rl_enable &&
    c10a:	4b07      	ldr	r3, [pc, #28]	; (c128 <ull_filter_scan_update+0x34>)
    c10c:	781b      	ldrb	r3, [r3, #0]
    c10e:	b91b      	cbnz	r3, c118 <ull_filter_scan_update+0x24>
}
    c110:	bd10      	pop	{r4, pc}
		fal_update();
    c112:	f7ff fe1b 	bl	bd4c <fal_update>
    c116:	e7f5      	b.n	c104 <ull_filter_scan_update+0x10>
		rl_update();
    c118:	f7ff fe54 	bl	bdc4 <rl_update>
}
    c11c:	e7f8      	b.n	c110 <ull_filter_scan_update+0x1c>
    c11e:	bf00      	nop
    c120:	20008810 	.word	0x20008810
    c124:	20008aa4 	.word	0x20008aa4
    c128:	20009297 	.word	0x20009297

0000c12c <ull_filter_rpa_update>:
{
    c12c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c130:	b084      	sub	sp, #16
    c132:	4604      	mov	r4, r0
	return z_impl_k_uptime_ticks();
    c134:	f012 f9f8 	bl	1e528 <z_impl_k_uptime_ticks>
    c138:	014a      	lsls	r2, r1, #5
    c13a:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    c13e:	0143      	lsls	r3, r0, #5
    c140:	1a1b      	subs	r3, r3, r0
    c142:	eb62 0201 	sbc.w	r2, r2, r1
    c146:	0096      	lsls	r6, r2, #2
    c148:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
    c14c:	009b      	lsls	r3, r3, #2
    c14e:	181b      	adds	r3, r3, r0
    c150:	eb46 0601 	adc.w	r6, r6, r1
    c154:	00f6      	lsls	r6, r6, #3
    c156:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
    c15a:	f3c3 3310 	ubfx	r3, r3, #12, #17
    c15e:	ea4f 38d6 	mov.w	r8, r6, lsr #15
 *
 * @return Current uptime in milliseconds.
 */
static inline int64_t k_uptime_get(void)
{
	return k_ticks_to_ms_floor64(k_uptime_ticks());
    c162:	ea43 4646 	orr.w	r6, r3, r6, lsl #17
	bool all = timeout || (rpa_last_ms == -1) ||
    c166:	b99c      	cbnz	r4, c190 <ull_filter_rpa_update+0x64>
    c168:	4a53      	ldr	r2, [pc, #332]	; (c2b8 <ull_filter_rpa_update+0x18c>)
    c16a:	6813      	ldr	r3, [r2, #0]
    c16c:	6852      	ldr	r2, [r2, #4]
    c16e:	f1b2 3fff 	cmp.w	r2, #4294967295
    c172:	bf08      	it	eq
    c174:	f1b3 3fff 	cmpeq.w	r3, #4294967295
    c178:	d00d      	beq.n	c196 <ull_filter_rpa_update+0x6a>
		   (now - rpa_last_ms >= rpa_timeout_ms);
    c17a:	1af3      	subs	r3, r6, r3
    c17c:	eb68 0202 	sbc.w	r2, r8, r2
    c180:	494e      	ldr	r1, [pc, #312]	; (c2bc <ull_filter_rpa_update+0x190>)
    c182:	6809      	ldr	r1, [r1, #0]
	bool all = timeout || (rpa_last_ms == -1) ||
    c184:	428b      	cmp	r3, r1
    c186:	f172 0300 	sbcs.w	r3, r2, #0
    c18a:	db06      	blt.n	c19a <ull_filter_rpa_update+0x6e>
    c18c:	2701      	movs	r7, #1
    c18e:	e000      	b.n	c192 <ull_filter_rpa_update+0x66>
    c190:	2701      	movs	r7, #1
	for (i = 0U; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    c192:	2400      	movs	r4, #0
    c194:	e01d      	b.n	c1d2 <ull_filter_rpa_update+0xa6>
	bool all = timeout || (rpa_last_ms == -1) ||
    c196:	2701      	movs	r7, #1
    c198:	e7fb      	b.n	c192 <ull_filter_rpa_update+0x66>
    c19a:	2700      	movs	r7, #0
    c19c:	e7f9      	b.n	c192 <ull_filter_rpa_update+0x66>
			if (rl[i].pirk) {
    c19e:	232c      	movs	r3, #44	; 0x2c
    c1a0:	fb05 f303 	mul.w	r3, r5, r3
    c1a4:	4a46      	ldr	r2, [pc, #280]	; (c2c0 <ull_filter_rpa_update+0x194>)
    c1a6:	5cd3      	ldrb	r3, [r2, r3]
    c1a8:	f013 0f04 	tst.w	r3, #4
    c1ac:	d126      	bne.n	c1fc <ull_filter_rpa_update+0xd0>
			if (rl[i].lirk) {
    c1ae:	232c      	movs	r3, #44	; 0x2c
    c1b0:	fb05 f303 	mul.w	r3, r5, r3
    c1b4:	4a42      	ldr	r2, [pc, #264]	; (c2c0 <ull_filter_rpa_update+0x194>)
    c1b6:	5cd3      	ldrb	r3, [r2, r3]
    c1b8:	f013 0f08 	tst.w	r3, #8
    c1bc:	d14b      	bne.n	c256 <ull_filter_rpa_update+0x12a>
			rl[i].rpas_ready = 1U;
    c1be:	4a40      	ldr	r2, [pc, #256]	; (c2c0 <ull_filter_rpa_update+0x194>)
    c1c0:	232c      	movs	r3, #44	; 0x2c
    c1c2:	fb03 f505 	mul.w	r5, r3, r5
    c1c6:	5d53      	ldrb	r3, [r2, r5]
    c1c8:	f043 0302 	orr.w	r3, r3, #2
    c1cc:	5553      	strb	r3, [r2, r5]
	for (i = 0U; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    c1ce:	3401      	adds	r4, #1
    c1d0:	b2e4      	uxtb	r4, r4
    c1d2:	2c07      	cmp	r4, #7
    c1d4:	d868      	bhi.n	c2a8 <ull_filter_rpa_update+0x17c>
		if ((rl[i].taken) && (all || !rl[i].rpas_ready)) {
    c1d6:	4625      	mov	r5, r4
    c1d8:	232c      	movs	r3, #44	; 0x2c
    c1da:	fb04 f303 	mul.w	r3, r4, r3
    c1de:	4a38      	ldr	r2, [pc, #224]	; (c2c0 <ull_filter_rpa_update+0x194>)
    c1e0:	5cd3      	ldrb	r3, [r2, r3]
    c1e2:	f013 0f01 	tst.w	r3, #1
    c1e6:	d0f2      	beq.n	c1ce <ull_filter_rpa_update+0xa2>
    c1e8:	2f00      	cmp	r7, #0
    c1ea:	d1d8      	bne.n	c19e <ull_filter_rpa_update+0x72>
    c1ec:	232c      	movs	r3, #44	; 0x2c
    c1ee:	fb04 f303 	mul.w	r3, r4, r3
    c1f2:	5cd3      	ldrb	r3, [r2, r3]
    c1f4:	f013 0f02 	tst.w	r3, #2
    c1f8:	d1e9      	bne.n	c1ce <ull_filter_rpa_update+0xa2>
    c1fa:	e7d0      	b.n	c19e <ull_filter_rpa_update+0x72>
				sys_memcpy_swap(irk, peer_irks[rl[i].pirk_idx],
    c1fc:	4613      	mov	r3, r2
    c1fe:	222c      	movs	r2, #44	; 0x2c
    c200:	fb02 3305 	mla	r3, r2, r5, r3
    c204:	7dda      	ldrb	r2, [r3, #23]
    c206:	4b2f      	ldr	r3, [pc, #188]	; (c2c4 <ull_filter_rpa_update+0x198>)
    c208:	eb03 1302 	add.w	r3, r3, r2, lsl #4

	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
		  (psrc > pdst && (pdst + length) <= psrc)),
		 "Source and destination buffers must not overlap");

	psrc += length - 1;
    c20c:	330f      	adds	r3, #15
	uint8_t *pdst = (uint8_t *)dst;
    c20e:	466a      	mov	r2, sp

	for (; length > 0; length--) {
    c210:	2110      	movs	r1, #16
    c212:	e004      	b.n	c21e <ull_filter_rpa_update+0xf2>
		*pdst++ = *psrc--;
    c214:	f813 0901 	ldrb.w	r0, [r3], #-1
    c218:	f802 0b01 	strb.w	r0, [r2], #1
	for (; length > 0; length--) {
    c21c:	3901      	subs	r1, #1
    c21e:	2900      	cmp	r1, #0
    c220:	d1f8      	bne.n	c214 <ull_filter_rpa_update+0xe8>
				err = bt_rpa_create(irk, &rl[i].peer_rpa);
    c222:	212c      	movs	r1, #44	; 0x2c
    c224:	fb05 f101 	mul.w	r1, r5, r1
    c228:	3118      	adds	r1, #24
    c22a:	4b25      	ldr	r3, [pc, #148]	; (c2c0 <ull_filter_rpa_update+0x194>)
    c22c:	4419      	add	r1, r3
    c22e:	3106      	adds	r1, #6
    c230:	4668      	mov	r0, sp
    c232:	f00d fd8e 	bl	19d52 <bt_rpa_create>
				LL_ASSERT(!err);
    c236:	2800      	cmp	r0, #0
    c238:	d0b9      	beq.n	c1ae <ull_filter_rpa_update+0x82>
    c23a:	f240 23eb 	movw	r3, #747	; 0x2eb
    c23e:	4a22      	ldr	r2, [pc, #136]	; (c2c8 <ull_filter_rpa_update+0x19c>)
    c240:	4922      	ldr	r1, [pc, #136]	; (c2cc <ull_filter_rpa_update+0x1a0>)
    c242:	4823      	ldr	r0, [pc, #140]	; (c2d0 <ull_filter_rpa_update+0x1a4>)
    c244:	f00d fc41 	bl	19aca <assert_print>
    c248:	4040      	eors	r0, r0
    c24a:	f380 8811 	msr	BASEPRI, r0
    c24e:	f04f 0003 	mov.w	r0, #3
    c252:	df02      	svc	2
    c254:	e7ab      	b.n	c1ae <ull_filter_rpa_update+0x82>
				err = bt_rpa_create(rl[i].local_irk, &rpa);
    c256:	232c      	movs	r3, #44	; 0x2c
    c258:	fb03 2005 	mla	r0, r3, r5, r2
    c25c:	4669      	mov	r1, sp
    c25e:	3007      	adds	r0, #7
    c260:	f00d fd77 	bl	19d52 <bt_rpa_create>
				LL_ASSERT(!err);
    c264:	b990      	cbnz	r0, c28c <ull_filter_rpa_update+0x160>
				rl[i].local_rpa = &rpa;
    c266:	4b16      	ldr	r3, [pc, #88]	; (c2c0 <ull_filter_rpa_update+0x194>)
    c268:	222c      	movs	r2, #44	; 0x2c
    c26a:	fb02 3305 	mla	r3, r2, r5, r3
    c26e:	f8c3 d024 	str.w	sp, [r3, #36]	; 0x24
				bt_addr_copy(&local_rpas[i], &rpa);
    c272:	4918      	ldr	r1, [pc, #96]	; (c2d4 <ull_filter_rpa_update+0x1a8>)
    c274:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
    c278:	eb01 024c 	add.w	r2, r1, ip, lsl #1
    c27c:	9800      	ldr	r0, [sp, #0]
    c27e:	f841 001c 	str.w	r0, [r1, ip, lsl #1]
    c282:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c286:	8091      	strh	r1, [r2, #4]
				rl[i].local_rpa = &local_rpas[i];
    c288:	625a      	str	r2, [r3, #36]	; 0x24
    c28a:	e798      	b.n	c1be <ull_filter_rpa_update+0x92>
				LL_ASSERT(!err);
    c28c:	f44f 733e 	mov.w	r3, #760	; 0x2f8
    c290:	4a0d      	ldr	r2, [pc, #52]	; (c2c8 <ull_filter_rpa_update+0x19c>)
    c292:	490e      	ldr	r1, [pc, #56]	; (c2cc <ull_filter_rpa_update+0x1a0>)
    c294:	480e      	ldr	r0, [pc, #56]	; (c2d0 <ull_filter_rpa_update+0x1a4>)
    c296:	f00d fc18 	bl	19aca <assert_print>
    c29a:	4040      	eors	r0, r0
    c29c:	f380 8811 	msr	BASEPRI, r0
    c2a0:	f04f 0003 	mov.w	r0, #3
    c2a4:	df02      	svc	2
    c2a6:	e7de      	b.n	c266 <ull_filter_rpa_update+0x13a>
	if (all) {
    c2a8:	b11f      	cbz	r7, c2b2 <ull_filter_rpa_update+0x186>
		rpa_last_ms = now;
    c2aa:	4b03      	ldr	r3, [pc, #12]	; (c2b8 <ull_filter_rpa_update+0x18c>)
    c2ac:	601e      	str	r6, [r3, #0]
    c2ae:	f8c3 8004 	str.w	r8, [r3, #4]
}
    c2b2:	b004      	add	sp, #16
    c2b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c2b8:	20001240 	.word	0x20001240
    c2bc:	20008ad8 	.word	0x20008ad8
    c2c0:	20008944 	.word	0x20008944
    c2c4:	200088c4 	.word	0x200088c4
    c2c8:	0001f87c 	.word	0x0001f87c
    c2cc:	0001f360 	.word	0x0001f360
    c2d0:	0001f01c 	.word	0x0001f01c
    c2d4:	20008844 	.word	0x20008844

0000c2d8 <rpa_timeout>:
{
    c2d8:	b508      	push	{r3, lr}
	ull_filter_rpa_update(true);
    c2da:	2001      	movs	r0, #1
    c2dc:	f7ff ff26 	bl	c12c <ull_filter_rpa_update>
	k_work_schedule(&rpa_work, K_MSEC(rpa_timeout_ms));
    c2e0:	4b0a      	ldr	r3, [pc, #40]	; (c30c <rpa_timeout+0x34>)
    c2e2:	6818      	ldr	r0, [r3, #0]
    c2e4:	0c41      	lsrs	r1, r0, #17
    c2e6:	03c0      	lsls	r0, r0, #15
    c2e8:	f240 33e7 	movw	r3, #999	; 0x3e7
    c2ec:	18c0      	adds	r0, r0, r3
    c2ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    c2f2:	f04f 0300 	mov.w	r3, #0
    c2f6:	f141 0100 	adc.w	r1, r1, #0
    c2fa:	f7f4 ff5d 	bl	11b8 <__aeabi_uldivmod>
    c2fe:	4602      	mov	r2, r0
    c300:	460b      	mov	r3, r1
    c302:	4803      	ldr	r0, [pc, #12]	; (c310 <rpa_timeout+0x38>)
    c304:	f007 f952 	bl	135ac <k_work_schedule>
}
    c308:	bd08      	pop	{r3, pc}
    c30a:	bf00      	nop
    c30c:	20008ad8 	.word	0x20008ad8
    c310:	20001248 	.word	0x20001248

0000c314 <ull_filter_rl_find>:
{
    c314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c318:	4607      	mov	r7, r0
    c31a:	4688      	mov	r8, r1
	if (free_idx) {
    c31c:	4616      	mov	r6, r2
    c31e:	b10a      	cbz	r2, c324 <ull_filter_rl_find+0x10>
		*free_idx = FILTER_IDX_NONE;
    c320:	23ff      	movs	r3, #255	; 0xff
    c322:	7013      	strb	r3, [r2, #0]
{
    c324:	2400      	movs	r4, #0
    c326:	e00c      	b.n	c342 <ull_filter_rl_find+0x2e>
		if (LIST_MATCH(rl, i, id_addr_type, id_addr)) {
    c328:	481a      	ldr	r0, [pc, #104]	; (c394 <ull_filter_rl_find+0x80>)
    c32a:	232c      	movs	r3, #44	; 0x2c
    c32c:	fb03 0004 	mla	r0, r3, r4, r0
    c330:	2206      	movs	r2, #6
    c332:	4641      	mov	r1, r8
    c334:	3001      	adds	r0, #1
    c336:	f008 fca7 	bl	14c88 <memcmp>
    c33a:	b9b8      	cbnz	r0, c36c <ull_filter_rl_find+0x58>
    c33c:	e026      	b.n	c38c <ull_filter_rl_find+0x78>
	for (i = 0U; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    c33e:	3401      	adds	r4, #1
    c340:	b2e4      	uxtb	r4, r4
    c342:	2c07      	cmp	r4, #7
    c344:	d821      	bhi.n	c38a <ull_filter_rl_find+0x76>
		if (LIST_MATCH(rl, i, id_addr_type, id_addr)) {
    c346:	4625      	mov	r5, r4
    c348:	232c      	movs	r3, #44	; 0x2c
    c34a:	fb04 f303 	mul.w	r3, r4, r3
    c34e:	4a11      	ldr	r2, [pc, #68]	; (c394 <ull_filter_rl_find+0x80>)
    c350:	5cd3      	ldrb	r3, [r2, r3]
    c352:	f013 0f01 	tst.w	r3, #1
    c356:	d009      	beq.n	c36c <ull_filter_rl_find+0x58>
    c358:	232c      	movs	r3, #44	; 0x2c
    c35a:	fb04 f303 	mul.w	r3, r4, r3
    c35e:	5cd3      	ldrb	r3, [r2, r3]
    c360:	f3c3 1380 	ubfx	r3, r3, #6, #1
    c364:	f007 0201 	and.w	r2, r7, #1
    c368:	4293      	cmp	r3, r2
    c36a:	d0dd      	beq.n	c328 <ull_filter_rl_find+0x14>
		} else if (free_idx && !rl[i].taken &&
    c36c:	2e00      	cmp	r6, #0
    c36e:	d0e6      	beq.n	c33e <ull_filter_rl_find+0x2a>
    c370:	232c      	movs	r3, #44	; 0x2c
    c372:	fb03 f505 	mul.w	r5, r3, r5
    c376:	4b07      	ldr	r3, [pc, #28]	; (c394 <ull_filter_rl_find+0x80>)
    c378:	5d5b      	ldrb	r3, [r3, r5]
    c37a:	f013 0f01 	tst.w	r3, #1
    c37e:	d1de      	bne.n	c33e <ull_filter_rl_find+0x2a>
			   (*free_idx == FILTER_IDX_NONE)) {
    c380:	7833      	ldrb	r3, [r6, #0]
		} else if (free_idx && !rl[i].taken &&
    c382:	2bff      	cmp	r3, #255	; 0xff
    c384:	d1db      	bne.n	c33e <ull_filter_rl_find+0x2a>
			*free_idx = i;
    c386:	7034      	strb	r4, [r6, #0]
    c388:	e7d9      	b.n	c33e <ull_filter_rl_find+0x2a>
	return FILTER_IDX_NONE;
    c38a:	24ff      	movs	r4, #255	; 0xff
}
    c38c:	4620      	mov	r0, r4
    c38e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c392:	bf00      	nop
    c394:	20008944 	.word	0x20008944

0000c398 <fal_add>:
{
    c398:	b570      	push	{r4, r5, r6, lr}
    c39a:	b082      	sub	sp, #8
    c39c:	4604      	mov	r4, r0
	i = fal_find(id_addr->type, id_addr->a.val, &j);
    c39e:	4605      	mov	r5, r0
    c3a0:	f815 0b01 	ldrb.w	r0, [r5], #1
    c3a4:	f10d 0207 	add.w	r2, sp, #7
    c3a8:	4629      	mov	r1, r5
    c3aa:	f7ff fbd7 	bl	bb5c <fal_find>
	if (i < ARRAY_SIZE(fal)) {
    c3ae:	2807      	cmp	r0, #7
    c3b0:	d93a      	bls.n	c428 <fal_add+0x90>
	} else if (j >= ARRAY_SIZE(fal)) {
    c3b2:	f89d 6007 	ldrb.w	r6, [sp, #7]
    c3b6:	2e07      	cmp	r6, #7
    c3b8:	d838      	bhi.n	c42c <fal_add+0x94>
	fal[i].id_addr_type = id_addr->type & 0x1;
    c3ba:	4622      	mov	r2, r4
    c3bc:	f812 0b01 	ldrb.w	r0, [r2], #1
    c3c0:	4b1b      	ldr	r3, [pc, #108]	; (c430 <fal_add+0x98>)
    c3c2:	f813 1036 	ldrb.w	r1, [r3, r6, lsl #3]
    c3c6:	f360 0141 	bfi	r1, r0, #1, #1
    c3ca:	f803 1036 	strb.w	r1, [r3, r6, lsl #3]
	bt_addr_copy(&fal[i].id_addr, &id_addr->a);
    c3ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    c3d2:	f8d4 1001 	ldr.w	r1, [r4, #1]
    c3d6:	f8c3 1002 	str.w	r1, [r3, #2]
    c3da:	8892      	ldrh	r2, [r2, #4]
    c3dc:	80da      	strh	r2, [r3, #6]
	j = ull_filter_rl_find(id_addr->type, id_addr->a.val, NULL);
    c3de:	2200      	movs	r2, #0
    c3e0:	4629      	mov	r1, r5
    c3e2:	7820      	ldrb	r0, [r4, #0]
    c3e4:	f7ff ff96 	bl	c314 <ull_filter_rl_find>
    c3e8:	f88d 0007 	strb.w	r0, [sp, #7]
	if (j < ARRAY_SIZE(rl)) {
    c3ec:	2807      	cmp	r0, #7
    c3ee:	d815      	bhi.n	c41c <fal_add+0x84>
		fal[i].rl_idx = j;
    c3f0:	4b0f      	ldr	r3, [pc, #60]	; (c430 <fal_add+0x98>)
    c3f2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    c3f6:	7058      	strb	r0, [r3, #1]
		rl[j].fal = 1U;
    c3f8:	4a0e      	ldr	r2, [pc, #56]	; (c434 <fal_add+0x9c>)
    c3fa:	232c      	movs	r3, #44	; 0x2c
    c3fc:	fb03 f000 	mul.w	r0, r3, r0
    c400:	5c13      	ldrb	r3, [r2, r0]
    c402:	f043 0320 	orr.w	r3, r3, #32
    c406:	5413      	strb	r3, [r2, r0]
	fal[i].taken = 1U;
    c408:	4a09      	ldr	r2, [pc, #36]	; (c430 <fal_add+0x98>)
    c40a:	f812 3036 	ldrb.w	r3, [r2, r6, lsl #3]
    c40e:	f043 0301 	orr.w	r3, r3, #1
    c412:	f802 3036 	strb.w	r3, [r2, r6, lsl #3]
	return 0;
    c416:	2000      	movs	r0, #0
}
    c418:	b002      	add	sp, #8
    c41a:	bd70      	pop	{r4, r5, r6, pc}
		fal[i].rl_idx = FILTER_IDX_NONE;
    c41c:	4b04      	ldr	r3, [pc, #16]	; (c430 <fal_add+0x98>)
    c41e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    c422:	22ff      	movs	r2, #255	; 0xff
    c424:	705a      	strb	r2, [r3, #1]
    c426:	e7ef      	b.n	c408 <fal_add+0x70>
		return 0;
    c428:	2000      	movs	r0, #0
    c42a:	e7f5      	b.n	c418 <fal_add+0x80>
		return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    c42c:	2007      	movs	r0, #7
    c42e:	e7f3      	b.n	c418 <fal_add+0x80>
    c430:	200087d0 	.word	0x200087d0
    c434:	20008944 	.word	0x20008944

0000c438 <ll_rl_add>:
{
    c438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c43c:	b082      	sub	sp, #8
    c43e:	4605      	mov	r5, r0
    c440:	460c      	mov	r4, r1
    c442:	4617      	mov	r7, r2
	if (!rl_access_check(false)) {
    c444:	2000      	movs	r0, #0
    c446:	f7ff fcdf 	bl	be08 <rl_access_check>
    c44a:	2800      	cmp	r0, #0
    c44c:	f000 80c9 	beq.w	c5e2 <ll_rl_add+0x1aa>
	i = ull_filter_rl_find(id_addr->type, id_addr->a.val, &j);
    c450:	46a8      	mov	r8, r5
    c452:	f818 0b01 	ldrb.w	r0, [r8], #1
    c456:	f10d 0207 	add.w	r2, sp, #7
    c45a:	4641      	mov	r1, r8
    c45c:	f7ff ff5a 	bl	c314 <ull_filter_rl_find>
	if (i < ARRAY_SIZE(rl)) {
    c460:	2807      	cmp	r0, #7
    c462:	f240 80c2 	bls.w	c5ea <ll_rl_add+0x1b2>
	} else if (j >= ARRAY_SIZE(rl)) {
    c466:	f89d 6007 	ldrb.w	r6, [sp, #7]
    c46a:	2e07      	cmp	r6, #7
    c46c:	f200 80bf 	bhi.w	c5ee <ll_rl_add+0x1b6>
	bt_addr_copy(&rl[i].id_addr, &id_addr->a);
    c470:	f8df a180 	ldr.w	sl, [pc, #384]	; c5f4 <ll_rl_add+0x1bc>
    c474:	f04f 092c 	mov.w	r9, #44	; 0x2c
    c478:	fb09 f906 	mul.w	r9, r9, r6
    c47c:	eb0a 0309 	add.w	r3, sl, r9
    c480:	f8d5 2001 	ldr.w	r2, [r5, #1]
    c484:	f8c3 2001 	str.w	r2, [r3, #1]
    c488:	f8b5 2005 	ldrh.w	r2, [r5, #5]
    c48c:	f8a3 2005 	strh.w	r2, [r3, #5]
	rl[i].id_addr_type = id_addr->type & 0x1;
    c490:	782a      	ldrb	r2, [r5, #0]
    c492:	f81a 3009 	ldrb.w	r3, [sl, r9]
    c496:	f362 1386 	bfi	r3, r2, #6, #1
    c49a:	f80a 3009 	strb.w	r3, [sl, r9]
	rl[i].pirk = mem_nz((uint8_t *)pirk, IRK_SIZE);
    c49e:	2110      	movs	r1, #16
    c4a0:	4620      	mov	r0, r4
    c4a2:	f00d ffec 	bl	1a47e <mem_nz>
    c4a6:	f81a 3009 	ldrb.w	r3, [sl, r9]
    c4aa:	f360 0382 	bfi	r3, r0, #2, #1
    c4ae:	f80a 3009 	strb.w	r3, [sl, r9]
	rl[i].lirk = mem_nz((uint8_t *)lirk, IRK_SIZE);
    c4b2:	2110      	movs	r1, #16
    c4b4:	4638      	mov	r0, r7
    c4b6:	f00d ffe2 	bl	1a47e <mem_nz>
    c4ba:	f81a 3009 	ldrb.w	r3, [sl, r9]
    c4be:	f360 03c3 	bfi	r3, r0, #3, #1
    c4c2:	f80a 3009 	strb.w	r3, [sl, r9]
	if (rl[i].pirk) {
    c4c6:	b2db      	uxtb	r3, r3
    c4c8:	f013 0f04 	tst.w	r3, #4
    c4cc:	d017      	beq.n	c4fe <ll_rl_add+0xc6>
		rl[i].pirk_idx = peer_irk_count;
    c4ce:	494a      	ldr	r1, [pc, #296]	; (c5f8 <ll_rl_add+0x1c0>)
    c4d0:	780a      	ldrb	r2, [r1, #0]
    c4d2:	202c      	movs	r0, #44	; 0x2c
    c4d4:	fb00 a306 	mla	r3, r0, r6, sl
    c4d8:	75da      	strb	r2, [r3, #23]
		peer_irk_rl_ids[peer_irk_count] = i;
    c4da:	4b48      	ldr	r3, [pc, #288]	; (c5fc <ll_rl_add+0x1c4>)
    c4dc:	549e      	strb	r6, [r3, r2]
		sys_memcpy_swap(peer_irks[peer_irk_count++], pirk, IRK_SIZE);
    c4de:	1c53      	adds	r3, r2, #1
    c4e0:	700b      	strb	r3, [r1, #0]
    c4e2:	4b47      	ldr	r3, [pc, #284]	; (c600 <ll_rl_add+0x1c8>)
    c4e4:	eb03 1302 	add.w	r3, r3, r2, lsl #4
	psrc += length - 1;
    c4e8:	f104 010f 	add.w	r1, r4, #15
	for (; length > 0; length--) {
    c4ec:	2210      	movs	r2, #16
    c4ee:	e004      	b.n	c4fa <ll_rl_add+0xc2>
		*pdst++ = *psrc--;
    c4f0:	f811 0901 	ldrb.w	r0, [r1], #-1
    c4f4:	f803 0b01 	strb.w	r0, [r3], #1
	for (; length > 0; length--) {
    c4f8:	3a01      	subs	r2, #1
    c4fa:	2a00      	cmp	r2, #0
    c4fc:	d1f8      	bne.n	c4f0 <ll_rl_add+0xb8>
	if (rl[i].lirk) {
    c4fe:	232c      	movs	r3, #44	; 0x2c
    c500:	fb06 f303 	mul.w	r3, r6, r3
    c504:	4a3b      	ldr	r2, [pc, #236]	; (c5f4 <ll_rl_add+0x1bc>)
    c506:	5cd3      	ldrb	r3, [r2, r3]
    c508:	f013 0f08 	tst.w	r3, #8
    c50c:	d011      	beq.n	c532 <ll_rl_add+0xfa>
		(void)memcpy(rl[i].local_irk, lirk, IRK_SIZE);
    c50e:	4613      	mov	r3, r2
    c510:	222c      	movs	r2, #44	; 0x2c
    c512:	fb02 3306 	mla	r3, r2, r6, r3
    c516:	683c      	ldr	r4, [r7, #0]
    c518:	6878      	ldr	r0, [r7, #4]
    c51a:	68b9      	ldr	r1, [r7, #8]
    c51c:	68fa      	ldr	r2, [r7, #12]
    c51e:	f8c3 4007 	str.w	r4, [r3, #7]
    c522:	f8c3 000b 	str.w	r0, [r3, #11]
    c526:	f8c3 100f 	str.w	r1, [r3, #15]
    c52a:	f8c3 2013 	str.w	r2, [r3, #19]
		rl[i].local_rpa = NULL;
    c52e:	2200      	movs	r2, #0
    c530:	625a      	str	r2, [r3, #36]	; 0x24
	memset(rl[i].curr_rpa.val, 0x00, sizeof(rl[i].curr_rpa));
    c532:	4930      	ldr	r1, [pc, #192]	; (c5f4 <ll_rl_add+0x1bc>)
    c534:	232c      	movs	r3, #44	; 0x2c
    c536:	fb06 f303 	mul.w	r3, r6, r3
    c53a:	f103 0018 	add.w	r0, r3, #24
    c53e:	180c      	adds	r4, r1, r0
__ssp_bos_icheck3(memset, void *, int)
    c540:	2200      	movs	r2, #0
    c542:	500a      	str	r2, [r1, r0]
    c544:	80a2      	strh	r2, [r4, #4]
	rl[i].rpas_ready = 0U;
    c546:	5cc8      	ldrb	r0, [r1, r3]
    c548:	f362 0041 	bfi	r0, r2, #1, #1
    c54c:	54c8      	strb	r0, [r1, r3]
	rl[i].dev = 0U;
    c54e:	b2c0      	uxtb	r0, r0
    c550:	f362 1004 	bfi	r0, r2, #4, #1
    c554:	54c8      	strb	r0, [r1, r3]
	j = fal_find(id_addr->type, id_addr->a.val, NULL);
    c556:	4641      	mov	r1, r8
    c558:	7828      	ldrb	r0, [r5, #0]
    c55a:	f7ff faff 	bl	bb5c <fal_find>
    c55e:	f88d 0007 	strb.w	r0, [sp, #7]
	if (j < ARRAY_SIZE(fal)) {
    c562:	2807      	cmp	r0, #7
    c564:	d82b      	bhi.n	c5be <ll_rl_add+0x186>
		fal[j].rl_idx = i;
    c566:	4b27      	ldr	r3, [pc, #156]	; (c604 <ll_rl_add+0x1cc>)
    c568:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    c56c:	7046      	strb	r6, [r0, #1]
		rl[i].fal = 1U;
    c56e:	4921      	ldr	r1, [pc, #132]	; (c5f4 <ll_rl_add+0x1bc>)
    c570:	232c      	movs	r3, #44	; 0x2c
    c572:	fb06 f303 	mul.w	r3, r6, r3
    c576:	5cca      	ldrb	r2, [r1, r3]
    c578:	f042 0220 	orr.w	r2, r2, #32
    c57c:	54ca      	strb	r2, [r1, r3]
	j = pal_addr_find(id_addr->type, id_addr->a.val);
    c57e:	4641      	mov	r1, r8
    c580:	7828      	ldrb	r0, [r5, #0]
    c582:	f7ff fb49 	bl	bc18 <pal_addr_find>
    c586:	f88d 0007 	strb.w	r0, [sp, #7]
	if (j < ARRAY_SIZE(pal)) {
    c58a:	2807      	cmp	r0, #7
    c58c:	d820      	bhi.n	c5d0 <ll_rl_add+0x198>
		pal[j].rl_idx = i;
    c58e:	eb00 02c0 	add.w	r2, r0, r0, lsl #3
    c592:	4b1d      	ldr	r3, [pc, #116]	; (c608 <ll_rl_add+0x1d0>)
    c594:	4413      	add	r3, r2
    c596:	721e      	strb	r6, [r3, #8]
		rl[i].pal = j + 1U;
    c598:	3001      	adds	r0, #1
    c59a:	4b16      	ldr	r3, [pc, #88]	; (c5f4 <ll_rl_add+0x1bc>)
    c59c:	222c      	movs	r2, #44	; 0x2c
    c59e:	fb02 3306 	mla	r3, r2, r6, r3
    c5a2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    c5a4:	f360 0208 	bfi	r2, r0, #0, #9
    c5a8:	851a      	strh	r2, [r3, #40]	; 0x28
	rl[i].taken = 1U;
    c5aa:	4a12      	ldr	r2, [pc, #72]	; (c5f4 <ll_rl_add+0x1bc>)
    c5ac:	232c      	movs	r3, #44	; 0x2c
    c5ae:	fb03 f606 	mul.w	r6, r3, r6
    c5b2:	5d93      	ldrb	r3, [r2, r6]
    c5b4:	f043 0301 	orr.w	r3, r3, #1
    c5b8:	5593      	strb	r3, [r2, r6]
	return 0;
    c5ba:	2000      	movs	r0, #0
    c5bc:	e012      	b.n	c5e4 <ll_rl_add+0x1ac>
		rl[i].fal = 0U;
    c5be:	4a0d      	ldr	r2, [pc, #52]	; (c5f4 <ll_rl_add+0x1bc>)
    c5c0:	232c      	movs	r3, #44	; 0x2c
    c5c2:	fb06 f303 	mul.w	r3, r6, r3
    c5c6:	5cd1      	ldrb	r1, [r2, r3]
    c5c8:	f36f 1145 	bfc	r1, #5, #1
    c5cc:	54d1      	strb	r1, [r2, r3]
    c5ce:	e7d6      	b.n	c57e <ll_rl_add+0x146>
		rl[i].pal = 0U;
    c5d0:	4b08      	ldr	r3, [pc, #32]	; (c5f4 <ll_rl_add+0x1bc>)
    c5d2:	222c      	movs	r2, #44	; 0x2c
    c5d4:	fb02 3306 	mla	r3, r2, r6, r3
    c5d8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    c5da:	f36f 0208 	bfc	r2, #0, #9
    c5de:	851a      	strh	r2, [r3, #40]	; 0x28
    c5e0:	e7e3      	b.n	c5aa <ll_rl_add+0x172>
		return BT_HCI_ERR_CMD_DISALLOWED;
    c5e2:	200c      	movs	r0, #12
}
    c5e4:	b002      	add	sp, #8
    c5e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return BT_HCI_ERR_INVALID_PARAM;
    c5ea:	2012      	movs	r0, #18
    c5ec:	e7fa      	b.n	c5e4 <ll_rl_add+0x1ac>
		return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    c5ee:	2007      	movs	r0, #7
    c5f0:	e7f8      	b.n	c5e4 <ll_rl_add+0x1ac>
    c5f2:	bf00      	nop
    c5f4:	20008944 	.word	0x20008944
    c5f8:	20009296 	.word	0x20009296
    c5fc:	200088bc 	.word	0x200088bc
    c600:	200088c4 	.word	0x200088c4
    c604:	200087d0 	.word	0x200087d0
    c608:	20008874 	.word	0x20008874

0000c60c <ll_rl_remove>:
{
    c60c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c610:	4605      	mov	r5, r0
	if (!rl_access_check(false)) {
    c612:	2000      	movs	r0, #0
    c614:	f7ff fbf8 	bl	be08 <rl_access_check>
    c618:	2800      	cmp	r0, #0
    c61a:	d07f      	beq.n	c71c <ll_rl_remove+0x110>
	i = ull_filter_rl_find(id_addr->type, id_addr->a.val, NULL);
    c61c:	462e      	mov	r6, r5
    c61e:	f816 0b01 	ldrb.w	r0, [r6], #1
    c622:	2200      	movs	r2, #0
    c624:	4631      	mov	r1, r6
    c626:	f7ff fe75 	bl	c314 <ull_filter_rl_find>
    c62a:	4604      	mov	r4, r0
	if (i < ARRAY_SIZE(rl)) {
    c62c:	2807      	cmp	r0, #7
    c62e:	d901      	bls.n	c634 <ll_rl_remove+0x28>
	return BT_HCI_ERR_UNKNOWN_CONN_ID;
    c630:	2002      	movs	r0, #2
    c632:	e074      	b.n	c71e <ll_rl_remove+0x112>
		if (rl[i].pirk) {
    c634:	232c      	movs	r3, #44	; 0x2c
    c636:	fb00 f303 	mul.w	r3, r0, r3
    c63a:	4a3a      	ldr	r2, [pc, #232]	; (c724 <ll_rl_remove+0x118>)
    c63c:	5cd3      	ldrb	r3, [r2, r3]
    c63e:	f013 0f04 	tst.w	r3, #4
    c642:	d049      	beq.n	c6d8 <ll_rl_remove+0xcc>
			uint8_t pi = rl[i].pirk_idx, pj = peer_irk_count - 1;
    c644:	4613      	mov	r3, r2
    c646:	222c      	movs	r2, #44	; 0x2c
    c648:	fb02 3300 	mla	r3, r2, r0, r3
    c64c:	7dd8      	ldrb	r0, [r3, #23]
    c64e:	4b36      	ldr	r3, [pc, #216]	; (c728 <ll_rl_remove+0x11c>)
    c650:	781b      	ldrb	r3, [r3, #0]
    c652:	3b01      	subs	r3, #1
			if (pj && pi != pj) {
    c654:	f013 0cff 	ands.w	ip, r3, #255	; 0xff
    c658:	d03b      	beq.n	c6d2 <ll_rl_remove+0xc6>
    c65a:	4560      	cmp	r0, ip
    c65c:	d039      	beq.n	c6d2 <ll_rl_remove+0xc6>
				(void)memcpy(peer_irks[pi], peer_irks[pj],
    c65e:	4b33      	ldr	r3, [pc, #204]	; (c72c <ll_rl_remove+0x120>)
    c660:	0101      	lsls	r1, r0, #4
    c662:	eb03 1200 	add.w	r2, r3, r0, lsl #4
    c666:	ea4f 170c 	mov.w	r7, ip, lsl #4
    c66a:	eb03 1e0c 	add.w	lr, r3, ip, lsl #4
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    c66e:	f853 a007 	ldr.w	sl, [r3, r7]
    c672:	f8de 9004 	ldr.w	r9, [lr, #4]
    c676:	f8de 8008 	ldr.w	r8, [lr, #8]
    c67a:	f8de 700c 	ldr.w	r7, [lr, #12]
    c67e:	f843 a001 	str.w	sl, [r3, r1]
    c682:	f8c2 9004 	str.w	r9, [r2, #4]
    c686:	f8c2 8008 	str.w	r8, [r2, #8]
    c68a:	60d7      	str	r7, [r2, #12]
				for (k = 0U;
    c68c:	2300      	movs	r3, #0
    c68e:	e001      	b.n	c694 <ll_rl_remove+0x88>
				     k++) {
    c690:	3301      	adds	r3, #1
    c692:	b2db      	uxtb	r3, r3
				for (k = 0U;
    c694:	2b07      	cmp	r3, #7
    c696:	d81c      	bhi.n	c6d2 <ll_rl_remove+0xc6>
					if (rl[k].taken && rl[k].pirk &&
    c698:	222c      	movs	r2, #44	; 0x2c
    c69a:	fb03 f202 	mul.w	r2, r3, r2
    c69e:	4921      	ldr	r1, [pc, #132]	; (c724 <ll_rl_remove+0x118>)
    c6a0:	5c8a      	ldrb	r2, [r1, r2]
    c6a2:	f012 0f01 	tst.w	r2, #1
    c6a6:	d0f3      	beq.n	c690 <ll_rl_remove+0x84>
    c6a8:	222c      	movs	r2, #44	; 0x2c
    c6aa:	fb03 f202 	mul.w	r2, r3, r2
    c6ae:	5c8a      	ldrb	r2, [r1, r2]
    c6b0:	f012 0f04 	tst.w	r2, #4
    c6b4:	d0ec      	beq.n	c690 <ll_rl_remove+0x84>
					    rl[k].pirk_idx == pj) {
    c6b6:	460a      	mov	r2, r1
    c6b8:	212c      	movs	r1, #44	; 0x2c
    c6ba:	fb01 2203 	mla	r2, r1, r3, r2
    c6be:	7dd2      	ldrb	r2, [r2, #23]
					if (rl[k].taken && rl[k].pirk &&
    c6c0:	4562      	cmp	r2, ip
    c6c2:	d1e5      	bne.n	c690 <ll_rl_remove+0x84>
						rl[k].pirk_idx = pi;
    c6c4:	4a17      	ldr	r2, [pc, #92]	; (c724 <ll_rl_remove+0x118>)
    c6c6:	fb01 2e03 	mla	lr, r1, r3, r2
    c6ca:	f88e 0017 	strb.w	r0, [lr, #23]
						peer_irk_rl_ids[pi] = k;
    c6ce:	4a18      	ldr	r2, [pc, #96]	; (c730 <ll_rl_remove+0x124>)
    c6d0:	5413      	strb	r3, [r2, r0]
			peer_irk_count--;
    c6d2:	4b15      	ldr	r3, [pc, #84]	; (c728 <ll_rl_remove+0x11c>)
    c6d4:	f883 c000 	strb.w	ip, [r3]
		j = fal_find(id_addr->type, id_addr->a.val, NULL);
    c6d8:	2200      	movs	r2, #0
    c6da:	4631      	mov	r1, r6
    c6dc:	7828      	ldrb	r0, [r5, #0]
    c6de:	f7ff fa3d 	bl	bb5c <fal_find>
		if (j < ARRAY_SIZE(fal)) {
    c6e2:	2807      	cmp	r0, #7
    c6e4:	d804      	bhi.n	c6f0 <ll_rl_remove+0xe4>
			fal[j].rl_idx = FILTER_IDX_NONE;
    c6e6:	4b13      	ldr	r3, [pc, #76]	; (c734 <ll_rl_remove+0x128>)
    c6e8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    c6ec:	23ff      	movs	r3, #255	; 0xff
    c6ee:	7043      	strb	r3, [r0, #1]
		j = pal_addr_find(id_addr->type, id_addr->a.val);
    c6f0:	4631      	mov	r1, r6
    c6f2:	7828      	ldrb	r0, [r5, #0]
    c6f4:	f7ff fa90 	bl	bc18 <pal_addr_find>
		if (j < ARRAY_SIZE(pal)) {
    c6f8:	2807      	cmp	r0, #7
    c6fa:	d805      	bhi.n	c708 <ll_rl_remove+0xfc>
			pal[j].rl_idx = FILTER_IDX_NONE;
    c6fc:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
    c700:	4b0d      	ldr	r3, [pc, #52]	; (c738 <ll_rl_remove+0x12c>)
    c702:	4418      	add	r0, r3
    c704:	23ff      	movs	r3, #255	; 0xff
    c706:	7203      	strb	r3, [r0, #8]
		rl[i].taken = 0U;
    c708:	4b06      	ldr	r3, [pc, #24]	; (c724 <ll_rl_remove+0x118>)
    c70a:	202c      	movs	r0, #44	; 0x2c
    c70c:	fb00 f404 	mul.w	r4, r0, r4
    c710:	5d1a      	ldrb	r2, [r3, r4]
    c712:	f36f 0200 	bfc	r2, #0, #1
    c716:	551a      	strb	r2, [r3, r4]
		return 0;
    c718:	2000      	movs	r0, #0
    c71a:	e000      	b.n	c71e <ll_rl_remove+0x112>
		return BT_HCI_ERR_CMD_DISALLOWED;
    c71c:	200c      	movs	r0, #12
}
    c71e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c722:	bf00      	nop
    c724:	20008944 	.word	0x20008944
    c728:	20009296 	.word	0x20009296
    c72c:	200088c4 	.word	0x200088c4
    c730:	200088bc 	.word	0x200088bc
    c734:	200087d0 	.word	0x200087d0
    c738:	20008874 	.word	0x20008874

0000c73c <ll_rl_crpa_set>:
{
    c73c:	b510      	push	{r4, lr}
    c73e:	461c      	mov	r4, r3
	if ((crpa[5] & 0xc0) == 0x40) {
    c740:	795b      	ldrb	r3, [r3, #5]
    c742:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    c746:	2b40      	cmp	r3, #64	; 0x40
    c748:	d000      	beq.n	c74c <ll_rl_crpa_set+0x10>
}
    c74a:	bd10      	pop	{r4, pc}
		if (id_addr) {
    c74c:	b119      	cbz	r1, c756 <ll_rl_crpa_set+0x1a>
			rl_idx = ull_filter_rl_find(id_addr_type, id_addr,
    c74e:	2200      	movs	r2, #0
    c750:	f7ff fde0 	bl	c314 <ull_filter_rl_find>
    c754:	4602      	mov	r2, r0
		if (rl_idx < ARRAY_SIZE(rl) && rl[rl_idx].taken) {
    c756:	2a07      	cmp	r2, #7
    c758:	d8f7      	bhi.n	c74a <ll_rl_crpa_set+0xe>
    c75a:	232c      	movs	r3, #44	; 0x2c
    c75c:	fb02 f303 	mul.w	r3, r2, r3
    c760:	4907      	ldr	r1, [pc, #28]	; (c780 <ll_rl_crpa_set+0x44>)
    c762:	5ccb      	ldrb	r3, [r1, r3]
    c764:	f013 0f01 	tst.w	r3, #1
    c768:	d0ef      	beq.n	c74a <ll_rl_crpa_set+0xe>
			(void)memcpy(rl[rl_idx].curr_rpa.val, crpa,
    c76a:	460b      	mov	r3, r1
    c76c:	202c      	movs	r0, #44	; 0x2c
    c76e:	fb00 f202 	mul.w	r2, r0, r2
    c772:	3218      	adds	r2, #24
    c774:	4411      	add	r1, r2
    c776:	6820      	ldr	r0, [r4, #0]
    c778:	5098      	str	r0, [r3, r2]
    c77a:	88a3      	ldrh	r3, [r4, #4]
    c77c:	808b      	strh	r3, [r1, #4]
}
    c77e:	e7e4      	b.n	c74a <ll_rl_crpa_set+0xe>
    c780:	20008944 	.word	0x20008944

0000c784 <ll_rl_crpa_get>:
{
    c784:	b538      	push	{r3, r4, r5, lr}
    c786:	460d      	mov	r5, r1
	i = ull_filter_rl_find(id_addr->type, id_addr->a.val, NULL);
    c788:	4601      	mov	r1, r0
    c78a:	f811 0b01 	ldrb.w	r0, [r1], #1
    c78e:	2200      	movs	r2, #0
    c790:	f7ff fdc0 	bl	c314 <ull_filter_rl_find>
	if (i < ARRAY_SIZE(rl) &&
    c794:	2807      	cmp	r0, #7
    c796:	d901      	bls.n	c79c <ll_rl_crpa_get+0x18>
	return BT_HCI_ERR_UNKNOWN_CONN_ID;
    c798:	2002      	movs	r0, #2
}
    c79a:	bd38      	pop	{r3, r4, r5, pc}
    c79c:	4604      	mov	r4, r0
	    mem_nz(rl[i].curr_rpa.val, sizeof(rl[i].curr_rpa.val))) {
    c79e:	232c      	movs	r3, #44	; 0x2c
    c7a0:	fb00 f303 	mul.w	r3, r0, r3
    c7a4:	3318      	adds	r3, #24
    c7a6:	2106      	movs	r1, #6
    c7a8:	4809      	ldr	r0, [pc, #36]	; (c7d0 <ll_rl_crpa_get+0x4c>)
    c7aa:	4418      	add	r0, r3
    c7ac:	f00d fe67 	bl	1a47e <mem_nz>
	if (i < ARRAY_SIZE(rl) &&
    c7b0:	b908      	cbnz	r0, c7b6 <ll_rl_crpa_get+0x32>
	return BT_HCI_ERR_UNKNOWN_CONN_ID;
    c7b2:	2002      	movs	r0, #2
    c7b4:	e7f1      	b.n	c79a <ll_rl_crpa_get+0x16>
		bt_addr_copy(crpa, &rl[i].curr_rpa);
    c7b6:	4b06      	ldr	r3, [pc, #24]	; (c7d0 <ll_rl_crpa_get+0x4c>)
    c7b8:	202c      	movs	r0, #44	; 0x2c
    c7ba:	fb00 f404 	mul.w	r4, r0, r4
    c7be:	3418      	adds	r4, #24
    c7c0:	191a      	adds	r2, r3, r4
    c7c2:	591b      	ldr	r3, [r3, r4]
    c7c4:	602b      	str	r3, [r5, #0]
    c7c6:	8893      	ldrh	r3, [r2, #4]
    c7c8:	80ab      	strh	r3, [r5, #4]
		return 0;
    c7ca:	2000      	movs	r0, #0
    c7cc:	e7e5      	b.n	c79a <ll_rl_crpa_get+0x16>
    c7ce:	bf00      	nop
    c7d0:	20008944 	.word	0x20008944

0000c7d4 <ll_rl_lrpa_get>:
{
    c7d4:	b510      	push	{r4, lr}
    c7d6:	460c      	mov	r4, r1
	i = ull_filter_rl_find(id_addr->type, id_addr->a.val, NULL);
    c7d8:	4601      	mov	r1, r0
    c7da:	f811 0b01 	ldrb.w	r0, [r1], #1
    c7de:	2200      	movs	r2, #0
    c7e0:	f7ff fd98 	bl	c314 <ull_filter_rl_find>
	if (i < ARRAY_SIZE(rl)) {
    c7e4:	2807      	cmp	r0, #7
    c7e6:	d901      	bls.n	c7ec <ll_rl_lrpa_get+0x18>
	return BT_HCI_ERR_UNKNOWN_CONN_ID;
    c7e8:	2002      	movs	r0, #2
}
    c7ea:	bd10      	pop	{r4, pc}
		bt_addr_copy(lrpa, rl[i].local_rpa);
    c7ec:	4b05      	ldr	r3, [pc, #20]	; (c804 <ll_rl_lrpa_get+0x30>)
    c7ee:	222c      	movs	r2, #44	; 0x2c
    c7f0:	fb02 3000 	mla	r0, r2, r0, r3
    c7f4:	6a43      	ldr	r3, [r0, #36]	; 0x24
    c7f6:	681a      	ldr	r2, [r3, #0]
    c7f8:	6022      	str	r2, [r4, #0]
    c7fa:	889b      	ldrh	r3, [r3, #4]
    c7fc:	80a3      	strh	r3, [r4, #4]
		return 0;
    c7fe:	2000      	movs	r0, #0
    c800:	e7f3      	b.n	c7ea <ll_rl_lrpa_get+0x16>
    c802:	bf00      	nop
    c804:	20008944 	.word	0x20008944

0000c808 <ll_priv_mode_set>:
{
    c808:	b538      	push	{r3, r4, r5, lr}
    c80a:	4605      	mov	r5, r0
    c80c:	460c      	mov	r4, r1
	if (!rl_access_check(false)) {
    c80e:	2000      	movs	r0, #0
    c810:	f7ff fafa 	bl	be08 <rl_access_check>
    c814:	b300      	cbz	r0, c858 <ll_priv_mode_set+0x50>
	i = ull_filter_rl_find(id_addr->type, id_addr->a.val, NULL);
    c816:	4629      	mov	r1, r5
    c818:	f811 0b01 	ldrb.w	r0, [r1], #1
    c81c:	2200      	movs	r2, #0
    c81e:	f7ff fd79 	bl	c314 <ull_filter_rl_find>
	if (i < ARRAY_SIZE(rl)) {
    c822:	2807      	cmp	r0, #7
    c824:	d81a      	bhi.n	c85c <ll_priv_mode_set+0x54>
		switch (mode) {
    c826:	b11c      	cbz	r4, c830 <ll_priv_mode_set+0x28>
    c828:	2c01      	cmp	r4, #1
    c82a:	d00b      	beq.n	c844 <ll_priv_mode_set+0x3c>
    c82c:	2012      	movs	r0, #18
    c82e:	e014      	b.n	c85a <ll_priv_mode_set+0x52>
			rl[i].dev = 0U;
    c830:	4b0b      	ldr	r3, [pc, #44]	; (c860 <ll_priv_mode_set+0x58>)
    c832:	222c      	movs	r2, #44	; 0x2c
    c834:	fb02 f000 	mul.w	r0, r2, r0
    c838:	5c1a      	ldrb	r2, [r3, r0]
    c83a:	f36f 1204 	bfc	r2, #4, #1
    c83e:	541a      	strb	r2, [r3, r0]
	return 0;
    c840:	4620      	mov	r0, r4
			break;
    c842:	e00a      	b.n	c85a <ll_priv_mode_set+0x52>
			rl[i].dev = 1U;
    c844:	4a06      	ldr	r2, [pc, #24]	; (c860 <ll_priv_mode_set+0x58>)
    c846:	232c      	movs	r3, #44	; 0x2c
    c848:	fb03 f000 	mul.w	r0, r3, r0
    c84c:	5c13      	ldrb	r3, [r2, r0]
    c84e:	f043 0310 	orr.w	r3, r3, #16
    c852:	5413      	strb	r3, [r2, r0]
	return 0;
    c854:	2000      	movs	r0, #0
			break;
    c856:	e000      	b.n	c85a <ll_priv_mode_set+0x52>
		return BT_HCI_ERR_CMD_DISALLOWED;
    c858:	200c      	movs	r0, #12
}
    c85a:	bd38      	pop	{r3, r4, r5, pc}
		return BT_HCI_ERR_UNKNOWN_CONN_ID;
    c85c:	2002      	movs	r0, #2
    c85e:	e7fc      	b.n	c85a <ll_priv_mode_set+0x52>
    c860:	20008944 	.word	0x20008944

0000c864 <pal_add>:
{
    c864:	b5f0      	push	{r4, r5, r6, r7, lr}
    c866:	b083      	sub	sp, #12
    c868:	4605      	mov	r5, r0
    c86a:	460f      	mov	r7, r1
	i = pal_find(id_addr->type, id_addr->a.val, sid, &j);
    c86c:	4606      	mov	r6, r0
    c86e:	f816 0b01 	ldrb.w	r0, [r6], #1
    c872:	f10d 0307 	add.w	r3, sp, #7
    c876:	460a      	mov	r2, r1
    c878:	4631      	mov	r1, r6
    c87a:	f7ff f9f7 	bl	bc6c <pal_find>
	if (i < PAL_SIZE) {
    c87e:	2807      	cmp	r0, #7
    c880:	d940      	bls.n	c904 <pal_add+0xa0>
	} else if (j >= PAL_SIZE) {
    c882:	f89d 4007 	ldrb.w	r4, [sp, #7]
    c886:	2c07      	cmp	r4, #7
    c888:	d83e      	bhi.n	c908 <pal_add+0xa4>
	pal[i].id_addr_type = id_addr->type & 0x1;
    c88a:	462a      	mov	r2, r5
    c88c:	f812 eb01 	ldrb.w	lr, [r2], #1
    c890:	481e      	ldr	r0, [pc, #120]	; (c90c <pal_add+0xa8>)
    c892:	eb04 01c4 	add.w	r1, r4, r4, lsl #3
    c896:	1843      	adds	r3, r0, r1
    c898:	f893 c006 	ldrb.w	ip, [r3, #6]
    c89c:	f36e 0c41 	bfi	ip, lr, #1, #1
    c8a0:	f883 c006 	strb.w	ip, [r3, #6]
    c8a4:	f8d5 c001 	ldr.w	ip, [r5, #1]
    c8a8:	f840 c001 	str.w	ip, [r0, r1]
    c8ac:	8892      	ldrh	r2, [r2, #4]
    c8ae:	809a      	strh	r2, [r3, #4]
	pal[i].sid = sid;
    c8b0:	71df      	strb	r7, [r3, #7]
	j = ull_filter_rl_find(id_addr->type, id_addr->a.val, NULL);
    c8b2:	2200      	movs	r2, #0
    c8b4:	4631      	mov	r1, r6
    c8b6:	7828      	ldrb	r0, [r5, #0]
    c8b8:	f7ff fd2c 	bl	c314 <ull_filter_rl_find>
    c8bc:	f88d 0007 	strb.w	r0, [sp, #7]
	if (j < ARRAY_SIZE(rl)) {
    c8c0:	2807      	cmp	r0, #7
    c8c2:	d818      	bhi.n	c8f6 <pal_add+0x92>
		pal[i].rl_idx = j;
    c8c4:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    c8c8:	4b10      	ldr	r3, [pc, #64]	; (c90c <pal_add+0xa8>)
    c8ca:	4413      	add	r3, r2
    c8cc:	7218      	strb	r0, [r3, #8]
		rl[j].pal = i + 1U;
    c8ce:	1c62      	adds	r2, r4, #1
    c8d0:	4b0f      	ldr	r3, [pc, #60]	; (c910 <pal_add+0xac>)
    c8d2:	212c      	movs	r1, #44	; 0x2c
    c8d4:	fb01 3000 	mla	r0, r1, r0, r3
    c8d8:	8d01      	ldrh	r1, [r0, #40]	; 0x28
    c8da:	f362 0108 	bfi	r1, r2, #0, #9
    c8de:	8501      	strh	r1, [r0, #40]	; 0x28
	pal[i].taken = 1U;
    c8e0:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
    c8e4:	4b09      	ldr	r3, [pc, #36]	; (c90c <pal_add+0xa8>)
    c8e6:	441c      	add	r4, r3
    c8e8:	79a3      	ldrb	r3, [r4, #6]
    c8ea:	f043 0301 	orr.w	r3, r3, #1
    c8ee:	71a3      	strb	r3, [r4, #6]
	return 0;
    c8f0:	2000      	movs	r0, #0
}
    c8f2:	b003      	add	sp, #12
    c8f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pal[i].rl_idx = FILTER_IDX_NONE;
    c8f6:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
    c8fa:	4b04      	ldr	r3, [pc, #16]	; (c90c <pal_add+0xa8>)
    c8fc:	4413      	add	r3, r2
    c8fe:	22ff      	movs	r2, #255	; 0xff
    c900:	721a      	strb	r2, [r3, #8]
    c902:	e7ed      	b.n	c8e0 <pal_add+0x7c>
		return BT_HCI_ERR_INVALID_PARAM;
    c904:	2012      	movs	r0, #18
    c906:	e7f4      	b.n	c8f2 <pal_add+0x8e>
		return BT_HCI_ERR_MEM_CAPACITY_EXCEEDED;
    c908:	2007      	movs	r0, #7
    c90a:	e7f2      	b.n	c8f2 <pal_add+0x8e>
    c90c:	20008874 	.word	0x20008874
    c910:	20008944 	.word	0x20008944

0000c914 <ull_filter_lll_lrpa_get>:
	if ((rl_idx >= ARRAY_SIZE(rl)) || !rl[rl_idx].lirk ||
    c914:	2807      	cmp	r0, #7
    c916:	d814      	bhi.n	c942 <ull_filter_lll_lrpa_get+0x2e>
    c918:	232c      	movs	r3, #44	; 0x2c
    c91a:	fb00 f303 	mul.w	r3, r0, r3
    c91e:	4a0c      	ldr	r2, [pc, #48]	; (c950 <ull_filter_lll_lrpa_get+0x3c>)
    c920:	5cd3      	ldrb	r3, [r2, r3]
    c922:	f013 0f08 	tst.w	r3, #8
    c926:	d00e      	beq.n	c946 <ull_filter_lll_lrpa_get+0x32>
	    !rl[rl_idx].rpas_ready) {
    c928:	232c      	movs	r3, #44	; 0x2c
    c92a:	fb00 f303 	mul.w	r3, r0, r3
    c92e:	5cd3      	ldrb	r3, [r2, r3]
	if ((rl_idx >= ARRAY_SIZE(rl)) || !rl[rl_idx].lirk ||
    c930:	f013 0f02 	tst.w	r3, #2
    c934:	d009      	beq.n	c94a <ull_filter_lll_lrpa_get+0x36>
	return rl[rl_idx].local_rpa;
    c936:	4613      	mov	r3, r2
    c938:	222c      	movs	r2, #44	; 0x2c
    c93a:	fb02 3000 	mla	r0, r2, r0, r3
    c93e:	6a40      	ldr	r0, [r0, #36]	; 0x24
    c940:	4770      	bx	lr
		return NULL;
    c942:	2000      	movs	r0, #0
    c944:	4770      	bx	lr
    c946:	2000      	movs	r0, #0
    c948:	4770      	bx	lr
    c94a:	2000      	movs	r0, #0
}
    c94c:	4770      	bx	lr
    c94e:	bf00      	nop
    c950:	20008944 	.word	0x20008944

0000c954 <ull_filter_lll_irks_get>:
	*count = peer_irk_count;
    c954:	4b02      	ldr	r3, [pc, #8]	; (c960 <ull_filter_lll_irks_get+0xc>)
    c956:	781b      	ldrb	r3, [r3, #0]
    c958:	7003      	strb	r3, [r0, #0]
}
    c95a:	4802      	ldr	r0, [pc, #8]	; (c964 <ull_filter_lll_irks_get+0x10>)
    c95c:	4770      	bx	lr
    c95e:	bf00      	nop
    c960:	20009296 	.word	0x20009296
    c964:	200088c4 	.word	0x200088c4

0000c968 <ull_filter_lll_rl_idx>:
{
    c968:	b510      	push	{r4, lr}
    c96a:	460c      	mov	r4, r1
	if (filter) {
    c96c:	b340      	cbz	r0, c9c0 <ull_filter_lll_rl_idx+0x58>
		LL_ASSERT(devmatch_id < ARRAY_SIZE(fal));
    c96e:	2907      	cmp	r1, #7
    c970:	d80a      	bhi.n	c988 <ull_filter_lll_rl_idx+0x20>
		LL_ASSERT(fal[devmatch_id].taken);
    c972:	4b28      	ldr	r3, [pc, #160]	; (ca14 <ull_filter_lll_rl_idx+0xac>)
    c974:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
    c978:	f013 0f01 	tst.w	r3, #1
    c97c:	d012      	beq.n	c9a4 <ull_filter_lll_rl_idx+0x3c>
		i = fal[devmatch_id].rl_idx;
    c97e:	4925      	ldr	r1, [pc, #148]	; (ca14 <ull_filter_lll_rl_idx+0xac>)
    c980:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    c984:	7860      	ldrb	r0, [r4, #1]
}
    c986:	bd10      	pop	{r4, pc}
		LL_ASSERT(devmatch_id < ARRAY_SIZE(fal));
    c988:	f44f 7358 	mov.w	r3, #864	; 0x360
    c98c:	4a22      	ldr	r2, [pc, #136]	; (ca18 <ull_filter_lll_rl_idx+0xb0>)
    c98e:	4923      	ldr	r1, [pc, #140]	; (ca1c <ull_filter_lll_rl_idx+0xb4>)
    c990:	4823      	ldr	r0, [pc, #140]	; (ca20 <ull_filter_lll_rl_idx+0xb8>)
    c992:	f00d f89a 	bl	19aca <assert_print>
    c996:	4040      	eors	r0, r0
    c998:	f380 8811 	msr	BASEPRI, r0
    c99c:	f04f 0003 	mov.w	r0, #3
    c9a0:	df02      	svc	2
    c9a2:	e7e6      	b.n	c972 <ull_filter_lll_rl_idx+0xa>
		LL_ASSERT(fal[devmatch_id].taken);
    c9a4:	f240 3361 	movw	r3, #865	; 0x361
    c9a8:	4a1b      	ldr	r2, [pc, #108]	; (ca18 <ull_filter_lll_rl_idx+0xb0>)
    c9aa:	491e      	ldr	r1, [pc, #120]	; (ca24 <ull_filter_lll_rl_idx+0xbc>)
    c9ac:	481c      	ldr	r0, [pc, #112]	; (ca20 <ull_filter_lll_rl_idx+0xb8>)
    c9ae:	f00d f88c 	bl	19aca <assert_print>
    c9b2:	4040      	eors	r0, r0
    c9b4:	f380 8811 	msr	BASEPRI, r0
    c9b8:	f04f 0003 	mov.w	r0, #3
    c9bc:	df02      	svc	2
    c9be:	e7de      	b.n	c97e <ull_filter_lll_rl_idx+0x16>
		LL_ASSERT(devmatch_id < ARRAY_SIZE(rl));
    c9c0:	2907      	cmp	r1, #7
    c9c2:	d809      	bhi.n	c9d8 <ull_filter_lll_rl_idx+0x70>
		LL_ASSERT(rl[i].taken);
    c9c4:	232c      	movs	r3, #44	; 0x2c
    c9c6:	fb04 f303 	mul.w	r3, r4, r3
    c9ca:	4a17      	ldr	r2, [pc, #92]	; (ca28 <ull_filter_lll_rl_idx+0xc0>)
    c9cc:	5cd3      	ldrb	r3, [r2, r3]
    c9ce:	f013 0f01 	tst.w	r3, #1
    c9d2:	d00f      	beq.n	c9f4 <ull_filter_lll_rl_idx+0x8c>
		i = devmatch_id;
    c9d4:	4620      	mov	r0, r4
    c9d6:	e7d6      	b.n	c986 <ull_filter_lll_rl_idx+0x1e>
		LL_ASSERT(devmatch_id < ARRAY_SIZE(rl));
    c9d8:	f44f 7359 	mov.w	r3, #868	; 0x364
    c9dc:	4a0e      	ldr	r2, [pc, #56]	; (ca18 <ull_filter_lll_rl_idx+0xb0>)
    c9de:	4913      	ldr	r1, [pc, #76]	; (ca2c <ull_filter_lll_rl_idx+0xc4>)
    c9e0:	480f      	ldr	r0, [pc, #60]	; (ca20 <ull_filter_lll_rl_idx+0xb8>)
    c9e2:	f00d f872 	bl	19aca <assert_print>
    c9e6:	4040      	eors	r0, r0
    c9e8:	f380 8811 	msr	BASEPRI, r0
    c9ec:	f04f 0003 	mov.w	r0, #3
    c9f0:	df02      	svc	2
    c9f2:	e7e7      	b.n	c9c4 <ull_filter_lll_rl_idx+0x5c>
		LL_ASSERT(rl[i].taken);
    c9f4:	f240 3366 	movw	r3, #870	; 0x366
    c9f8:	4a07      	ldr	r2, [pc, #28]	; (ca18 <ull_filter_lll_rl_idx+0xb0>)
    c9fa:	490d      	ldr	r1, [pc, #52]	; (ca30 <ull_filter_lll_rl_idx+0xc8>)
    c9fc:	4808      	ldr	r0, [pc, #32]	; (ca20 <ull_filter_lll_rl_idx+0xb8>)
    c9fe:	f00d f864 	bl	19aca <assert_print>
    ca02:	4040      	eors	r0, r0
    ca04:	f380 8811 	msr	BASEPRI, r0
    ca08:	f04f 0003 	mov.w	r0, #3
    ca0c:	df02      	svc	2
		i = devmatch_id;
    ca0e:	4620      	mov	r0, r4
    ca10:	e7b9      	b.n	c986 <ull_filter_lll_rl_idx+0x1e>
    ca12:	bf00      	nop
    ca14:	200087d0 	.word	0x200087d0
    ca18:	0001f87c 	.word	0x0001f87c
    ca1c:	0001f8e0 	.word	0x0001f8e0
    ca20:	0001f01c 	.word	0x0001f01c
    ca24:	0001f98c 	.word	0x0001f98c
    ca28:	20008944 	.word	0x20008944
    ca2c:	0001f9a4 	.word	0x0001f9a4
    ca30:	0001fa4c 	.word	0x0001fa4c

0000ca34 <ull_filter_lll_rl_irk_idx>:
{
    ca34:	b510      	push	{r4, lr}
    ca36:	4604      	mov	r4, r0
	LL_ASSERT(irkmatch_id < peer_irk_count);
    ca38:	4b1d      	ldr	r3, [pc, #116]	; (cab0 <ull_filter_lll_rl_irk_idx+0x7c>)
    ca3a:	781b      	ldrb	r3, [r3, #0]
    ca3c:	4283      	cmp	r3, r0
    ca3e:	d90d      	bls.n	ca5c <ull_filter_lll_rl_irk_idx+0x28>
	i = peer_irk_rl_ids[irkmatch_id];
    ca40:	4b1c      	ldr	r3, [pc, #112]	; (cab4 <ull_filter_lll_rl_irk_idx+0x80>)
    ca42:	5d1c      	ldrb	r4, [r3, r4]
	LL_ASSERT(i < CONFIG_BT_CTLR_RL_SIZE);
    ca44:	2c07      	cmp	r4, #7
    ca46:	d817      	bhi.n	ca78 <ull_filter_lll_rl_irk_idx+0x44>
	LL_ASSERT(rl[i].taken);
    ca48:	232c      	movs	r3, #44	; 0x2c
    ca4a:	fb04 f303 	mul.w	r3, r4, r3
    ca4e:	4a1a      	ldr	r2, [pc, #104]	; (cab8 <ull_filter_lll_rl_irk_idx+0x84>)
    ca50:	5cd3      	ldrb	r3, [r2, r3]
    ca52:	f013 0f01 	tst.w	r3, #1
    ca56:	d01d      	beq.n	ca94 <ull_filter_lll_rl_irk_idx+0x60>
}
    ca58:	4620      	mov	r0, r4
    ca5a:	bd10      	pop	{r4, pc}
	LL_ASSERT(irkmatch_id < peer_irk_count);
    ca5c:	f44f 735c 	mov.w	r3, #880	; 0x370
    ca60:	4a16      	ldr	r2, [pc, #88]	; (cabc <ull_filter_lll_rl_irk_idx+0x88>)
    ca62:	4917      	ldr	r1, [pc, #92]	; (cac0 <ull_filter_lll_rl_irk_idx+0x8c>)
    ca64:	4817      	ldr	r0, [pc, #92]	; (cac4 <ull_filter_lll_rl_irk_idx+0x90>)
    ca66:	f00d f830 	bl	19aca <assert_print>
    ca6a:	4040      	eors	r0, r0
    ca6c:	f380 8811 	msr	BASEPRI, r0
    ca70:	f04f 0003 	mov.w	r0, #3
    ca74:	df02      	svc	2
    ca76:	e7e3      	b.n	ca40 <ull_filter_lll_rl_irk_idx+0xc>
	LL_ASSERT(i < CONFIG_BT_CTLR_RL_SIZE);
    ca78:	f240 3372 	movw	r3, #882	; 0x372
    ca7c:	4a0f      	ldr	r2, [pc, #60]	; (cabc <ull_filter_lll_rl_irk_idx+0x88>)
    ca7e:	4912      	ldr	r1, [pc, #72]	; (cac8 <ull_filter_lll_rl_irk_idx+0x94>)
    ca80:	4810      	ldr	r0, [pc, #64]	; (cac4 <ull_filter_lll_rl_irk_idx+0x90>)
    ca82:	f00d f822 	bl	19aca <assert_print>
    ca86:	4040      	eors	r0, r0
    ca88:	f380 8811 	msr	BASEPRI, r0
    ca8c:	f04f 0003 	mov.w	r0, #3
    ca90:	df02      	svc	2
    ca92:	e7d9      	b.n	ca48 <ull_filter_lll_rl_irk_idx+0x14>
	LL_ASSERT(rl[i].taken);
    ca94:	f240 3373 	movw	r3, #883	; 0x373
    ca98:	4a08      	ldr	r2, [pc, #32]	; (cabc <ull_filter_lll_rl_irk_idx+0x88>)
    ca9a:	490c      	ldr	r1, [pc, #48]	; (cacc <ull_filter_lll_rl_irk_idx+0x98>)
    ca9c:	4809      	ldr	r0, [pc, #36]	; (cac4 <ull_filter_lll_rl_irk_idx+0x90>)
    ca9e:	f00d f814 	bl	19aca <assert_print>
    caa2:	4040      	eors	r0, r0
    caa4:	f380 8811 	msr	BASEPRI, r0
    caa8:	f04f 0003 	mov.w	r0, #3
    caac:	df02      	svc	2
    caae:	e7d3      	b.n	ca58 <ull_filter_lll_rl_irk_idx+0x24>
    cab0:	20009296 	.word	0x20009296
    cab4:	200088bc 	.word	0x200088bc
    cab8:	20008944 	.word	0x20008944
    cabc:	0001f87c 	.word	0x0001f87c
    cac0:	0001fa58 	.word	0x0001fa58
    cac4:	0001f01c 	.word	0x0001f01c
    cac8:	0001fa78 	.word	0x0001fa78
    cacc:	0001fa4c 	.word	0x0001fa4c

0000cad0 <ull_filter_lll_irk_in_fal>:
	if (rl_idx >= ARRAY_SIZE(rl)) {
    cad0:	2807      	cmp	r0, #7
    cad2:	d81f      	bhi.n	cb14 <ull_filter_lll_irk_in_fal+0x44>
{
    cad4:	b510      	push	{r4, lr}
    cad6:	4604      	mov	r4, r0
	LL_ASSERT(rl[rl_idx].taken);
    cad8:	232c      	movs	r3, #44	; 0x2c
    cada:	fb00 f303 	mul.w	r3, r0, r3
    cade:	4a0e      	ldr	r2, [pc, #56]	; (cb18 <ull_filter_lll_irk_in_fal+0x48>)
    cae0:	5cd3      	ldrb	r3, [r2, r3]
    cae2:	f013 0f01 	tst.w	r3, #1
    cae6:	d007      	beq.n	caf8 <ull_filter_lll_irk_in_fal+0x28>
	return rl[rl_idx].fal;
    cae8:	202c      	movs	r0, #44	; 0x2c
    caea:	fb00 f404 	mul.w	r4, r0, r4
    caee:	4b0a      	ldr	r3, [pc, #40]	; (cb18 <ull_filter_lll_irk_in_fal+0x48>)
    caf0:	5d18      	ldrb	r0, [r3, r4]
    caf2:	f3c0 1040 	ubfx	r0, r0, #5, #1
}
    caf6:	bd10      	pop	{r4, pc}
	LL_ASSERT(rl[rl_idx].taken);
    caf8:	f240 337e 	movw	r3, #894	; 0x37e
    cafc:	4a07      	ldr	r2, [pc, #28]	; (cb1c <ull_filter_lll_irk_in_fal+0x4c>)
    cafe:	4908      	ldr	r1, [pc, #32]	; (cb20 <ull_filter_lll_irk_in_fal+0x50>)
    cb00:	4808      	ldr	r0, [pc, #32]	; (cb24 <ull_filter_lll_irk_in_fal+0x54>)
    cb02:	f00c ffe2 	bl	19aca <assert_print>
    cb06:	4040      	eors	r0, r0
    cb08:	f380 8811 	msr	BASEPRI, r0
    cb0c:	f04f 0003 	mov.w	r0, #3
    cb10:	df02      	svc	2
    cb12:	e7e9      	b.n	cae8 <ull_filter_lll_irk_in_fal+0x18>
		return false;
    cb14:	2000      	movs	r0, #0
}
    cb16:	4770      	bx	lr
    cb18:	20008944 	.word	0x20008944
    cb1c:	0001f87c 	.word	0x0001f87c
    cb20:	0001f8cc 	.word	0x0001f8cc
    cb24:	0001f01c 	.word	0x0001f01c

0000cb28 <ull_filter_lll_rl_idx_allowed>:
	if (!rl_enable || rl_idx >= ARRAY_SIZE(rl) || irkmatch_ok) {
    cb28:	4b1c      	ldr	r3, [pc, #112]	; (cb9c <ull_filter_lll_rl_idx_allowed+0x74>)
    cb2a:	781b      	ldrb	r3, [r3, #0]
    cb2c:	b37b      	cbz	r3, cb8e <ull_filter_lll_rl_idx_allowed+0x66>
{
    cb2e:	b510      	push	{r4, lr}
    cb30:	460c      	mov	r4, r1
	if (!rl_enable || rl_idx >= ARRAY_SIZE(rl) || irkmatch_ok) {
    cb32:	2907      	cmp	r1, #7
    cb34:	d82d      	bhi.n	cb92 <ull_filter_lll_rl_idx_allowed+0x6a>
    cb36:	bb70      	cbnz	r0, cb96 <ull_filter_lll_rl_idx_allowed+0x6e>
	LL_ASSERT(rl[rl_idx].taken);
    cb38:	232c      	movs	r3, #44	; 0x2c
    cb3a:	fb01 f303 	mul.w	r3, r1, r3
    cb3e:	4a18      	ldr	r2, [pc, #96]	; (cba0 <ull_filter_lll_rl_idx_allowed+0x78>)
    cb40:	5cd3      	ldrb	r3, [r2, r3]
    cb42:	f013 0f01 	tst.w	r3, #1
    cb46:	d010      	beq.n	cb6a <ull_filter_lll_rl_idx_allowed+0x42>
	return !rl[rl_idx].pirk || rl[rl_idx].dev;
    cb48:	232c      	movs	r3, #44	; 0x2c
    cb4a:	fb04 f303 	mul.w	r3, r4, r3
    cb4e:	4a14      	ldr	r2, [pc, #80]	; (cba0 <ull_filter_lll_rl_idx_allowed+0x78>)
    cb50:	5cd3      	ldrb	r3, [r2, r3]
    cb52:	f013 0f04 	tst.w	r3, #4
    cb56:	d016      	beq.n	cb86 <ull_filter_lll_rl_idx_allowed+0x5e>
    cb58:	212c      	movs	r1, #44	; 0x2c
    cb5a:	fb01 f404 	mul.w	r4, r1, r4
    cb5e:	5d13      	ldrb	r3, [r2, r4]
    cb60:	f013 0f10 	tst.w	r3, #16
    cb64:	d011      	beq.n	cb8a <ull_filter_lll_rl_idx_allowed+0x62>
    cb66:	2001      	movs	r0, #1
    cb68:	e014      	b.n	cb94 <ull_filter_lll_rl_idx_allowed+0x6c>
	LL_ASSERT(rl[rl_idx].taken);
    cb6a:	f240 3397 	movw	r3, #919	; 0x397
    cb6e:	4a0d      	ldr	r2, [pc, #52]	; (cba4 <ull_filter_lll_rl_idx_allowed+0x7c>)
    cb70:	490d      	ldr	r1, [pc, #52]	; (cba8 <ull_filter_lll_rl_idx_allowed+0x80>)
    cb72:	480e      	ldr	r0, [pc, #56]	; (cbac <ull_filter_lll_rl_idx_allowed+0x84>)
    cb74:	f00c ffa9 	bl	19aca <assert_print>
    cb78:	4040      	eors	r0, r0
    cb7a:	f380 8811 	msr	BASEPRI, r0
    cb7e:	f04f 0003 	mov.w	r0, #3
    cb82:	df02      	svc	2
    cb84:	e7e0      	b.n	cb48 <ull_filter_lll_rl_idx_allowed+0x20>
	return !rl[rl_idx].pirk || rl[rl_idx].dev;
    cb86:	2001      	movs	r0, #1
    cb88:	e004      	b.n	cb94 <ull_filter_lll_rl_idx_allowed+0x6c>
    cb8a:	2000      	movs	r0, #0
    cb8c:	e002      	b.n	cb94 <ull_filter_lll_rl_idx_allowed+0x6c>
		return true;
    cb8e:	2001      	movs	r0, #1
}
    cb90:	4770      	bx	lr
		return true;
    cb92:	2001      	movs	r0, #1
}
    cb94:	bd10      	pop	{r4, pc}
		return true;
    cb96:	2001      	movs	r0, #1
    cb98:	e7fc      	b.n	cb94 <ull_filter_lll_rl_idx_allowed+0x6c>
    cb9a:	bf00      	nop
    cb9c:	20009297 	.word	0x20009297
    cba0:	20008944 	.word	0x20008944
    cba4:	0001f87c 	.word	0x0001f87c
    cba8:	0001f8cc 	.word	0x0001f8cc
    cbac:	0001f01c 	.word	0x0001f01c

0000cbb0 <ull_filter_lll_rl_addr_allowed>:
	if (*rl_idx != FILTER_IDX_NONE) {
    cbb0:	7813      	ldrb	r3, [r2, #0]
    cbb2:	2bff      	cmp	r3, #255	; 0xff
    cbb4:	d14d      	bne.n	cc52 <ull_filter_lll_rl_addr_allowed+0xa2>
	for (i = 0U; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    cbb6:	2300      	movs	r3, #0
    cbb8:	2b07      	cmp	r3, #7
    cbba:	d84c      	bhi.n	cc56 <ull_filter_lll_rl_addr_allowed+0xa6>
{
    cbbc:	b570      	push	{r4, r5, r6, lr}
    cbbe:	e006      	b.n	cbce <ull_filter_lll_rl_addr_allowed+0x1e>
			if (j == BDADDR_SIZE) {
    cbc0:	f1bc 0f06 	cmp.w	ip, #6
    cbc4:	d02c      	beq.n	cc20 <ull_filter_lll_rl_addr_allowed+0x70>
	for (i = 0U; i < CONFIG_BT_CTLR_RL_SIZE; i++) {
    cbc6:	3301      	adds	r3, #1
    cbc8:	b2db      	uxtb	r3, r3
    cbca:	2b07      	cmp	r3, #7
    cbcc:	d83f      	bhi.n	cc4e <ull_filter_lll_rl_addr_allowed+0x9e>
		if (rl[i].taken && (rl[i].id_addr_type == id_addr_type)) {
    cbce:	469e      	mov	lr, r3
    cbd0:	f04f 0c2c 	mov.w	ip, #44	; 0x2c
    cbd4:	fb0c fc03 	mul.w	ip, ip, r3
    cbd8:	4c20      	ldr	r4, [pc, #128]	; (cc5c <ull_filter_lll_rl_addr_allowed+0xac>)
    cbda:	f814 c00c 	ldrb.w	ip, [r4, ip]
    cbde:	f01c 0f01 	tst.w	ip, #1
    cbe2:	d0f0      	beq.n	cbc6 <ull_filter_lll_rl_addr_allowed+0x16>
    cbe4:	f04f 0c2c 	mov.w	ip, #44	; 0x2c
    cbe8:	fb0c fc03 	mul.w	ip, ip, r3
    cbec:	f814 c00c 	ldrb.w	ip, [r4, ip]
    cbf0:	f3cc 1c80 	ubfx	ip, ip, #6, #1
    cbf4:	4584      	cmp	ip, r0
    cbf6:	d1e6      	bne.n	cbc6 <ull_filter_lll_rl_addr_allowed+0x16>
			uint8_t *addr = rl[i].id_addr.val;
    cbf8:	252c      	movs	r5, #44	; 0x2c
    cbfa:	fb05 4403 	mla	r4, r5, r3, r4
    cbfe:	3401      	adds	r4, #1
			for (j = 0U; j < BDADDR_SIZE; j++) {
    cc00:	f04f 0c00 	mov.w	ip, #0
    cc04:	f1bc 0f05 	cmp.w	ip, #5
    cc08:	d8da      	bhi.n	cbc0 <ull_filter_lll_rl_addr_allowed+0x10>
				if (addr[j] != id_addr[j]) {
    cc0a:	f814 600c 	ldrb.w	r6, [r4, ip]
    cc0e:	f811 500c 	ldrb.w	r5, [r1, ip]
    cc12:	42ae      	cmp	r6, r5
    cc14:	d1d4      	bne.n	cbc0 <ull_filter_lll_rl_addr_allowed+0x10>
			for (j = 0U; j < BDADDR_SIZE; j++) {
    cc16:	f10c 0c01 	add.w	ip, ip, #1
    cc1a:	fa5f fc8c 	uxtb.w	ip, ip
    cc1e:	e7f1      	b.n	cc04 <ull_filter_lll_rl_addr_allowed+0x54>
				*rl_idx = i;
    cc20:	7013      	strb	r3, [r2, #0]
				return !rl[i].pirk || rl[i].dev;
    cc22:	232c      	movs	r3, #44	; 0x2c
    cc24:	fb03 f30e 	mul.w	r3, r3, lr
    cc28:	4a0c      	ldr	r2, [pc, #48]	; (cc5c <ull_filter_lll_rl_addr_allowed+0xac>)
    cc2a:	5cd3      	ldrb	r3, [r2, r3]
    cc2c:	f013 0f04 	tst.w	r3, #4
    cc30:	d009      	beq.n	cc46 <ull_filter_lll_rl_addr_allowed+0x96>
    cc32:	232c      	movs	r3, #44	; 0x2c
    cc34:	fb03 fe0e 	mul.w	lr, r3, lr
    cc38:	f812 300e 	ldrb.w	r3, [r2, lr]
    cc3c:	f013 0f10 	tst.w	r3, #16
    cc40:	d003      	beq.n	cc4a <ull_filter_lll_rl_addr_allowed+0x9a>
    cc42:	2001      	movs	r0, #1
    cc44:	e004      	b.n	cc50 <ull_filter_lll_rl_addr_allowed+0xa0>
    cc46:	2001      	movs	r0, #1
    cc48:	e002      	b.n	cc50 <ull_filter_lll_rl_addr_allowed+0xa0>
    cc4a:	2000      	movs	r0, #0
    cc4c:	e000      	b.n	cc50 <ull_filter_lll_rl_addr_allowed+0xa0>
	return true;
    cc4e:	2001      	movs	r0, #1
}
    cc50:	bd70      	pop	{r4, r5, r6, pc}
		return true;
    cc52:	2001      	movs	r0, #1
    cc54:	4770      	bx	lr
	return true;
    cc56:	2001      	movs	r0, #1
}
    cc58:	4770      	bx	lr
    cc5a:	bf00      	nop
    cc5c:	20008944 	.word	0x20008944

0000cc60 <ull_filter_lll_rl_addr_resolve>:
{
    cc60:	4603      	mov	r3, r0
	if (!rl_enable || rl_idx >= ARRAY_SIZE(rl) || !rl[rl_idx].lirk) {
    cc62:	4813      	ldr	r0, [pc, #76]	; (ccb0 <ull_filter_lll_rl_addr_resolve+0x50>)
    cc64:	7800      	ldrb	r0, [r0, #0]
    cc66:	b1e0      	cbz	r0, cca2 <ull_filter_lll_rl_addr_resolve+0x42>
    cc68:	2a07      	cmp	r2, #7
    cc6a:	d81c      	bhi.n	cca6 <ull_filter_lll_rl_addr_resolve+0x46>
{
    cc6c:	b510      	push	{r4, lr}
	if (!rl_enable || rl_idx >= ARRAY_SIZE(rl) || !rl[rl_idx].lirk) {
    cc6e:	202c      	movs	r0, #44	; 0x2c
    cc70:	fb02 f000 	mul.w	r0, r2, r0
    cc74:	4c0f      	ldr	r4, [pc, #60]	; (ccb4 <ull_filter_lll_rl_addr_resolve+0x54>)
    cc76:	f814 c000 	ldrb.w	ip, [r4, r0]
    cc7a:	f3cc 00c0 	ubfx	r0, ip, #3, #1
    cc7e:	f01c 0f08 	tst.w	ip, #8
    cc82:	d013      	beq.n	ccac <ull_filter_lll_rl_addr_resolve+0x4c>
	if ((id_addr_type != 0U) && ((id_addr[5] & 0xc0) == 0x40)) {
    cc84:	b18b      	cbz	r3, ccaa <ull_filter_lll_rl_addr_resolve+0x4a>
    cc86:	794b      	ldrb	r3, [r1, #5]
    cc88:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    cc8c:	2b40      	cmp	r3, #64	; 0x40
    cc8e:	d001      	beq.n	cc94 <ull_filter_lll_rl_addr_resolve+0x34>
	return false;
    cc90:	2000      	movs	r0, #0
    cc92:	e00b      	b.n	ccac <ull_filter_lll_rl_addr_resolve+0x4c>
		return bt_rpa_irk_matches(rl[rl_idx].local_irk,
    cc94:	232c      	movs	r3, #44	; 0x2c
    cc96:	fb03 4002 	mla	r0, r3, r2, r4
    cc9a:	3007      	adds	r0, #7
    cc9c:	f00d f845 	bl	19d2a <bt_rpa_irk_matches>
    cca0:	e004      	b.n	ccac <ull_filter_lll_rl_addr_resolve+0x4c>
		return false;
    cca2:	2000      	movs	r0, #0
    cca4:	4770      	bx	lr
    cca6:	2000      	movs	r0, #0
}
    cca8:	4770      	bx	lr
	return false;
    ccaa:	2000      	movs	r0, #0
}
    ccac:	bd10      	pop	{r4, pc}
    ccae:	bf00      	nop
    ccb0:	20009297 	.word	0x20009297
    ccb4:	20008944 	.word	0x20008944

0000ccb8 <ull_filter_lll_rl_enabled>:
	return rl_enable;
    ccb8:	4b02      	ldr	r3, [pc, #8]	; (ccc4 <ull_filter_lll_rl_enabled+0xc>)
    ccba:	7818      	ldrb	r0, [r3, #0]
}
    ccbc:	3800      	subs	r0, #0
    ccbe:	bf18      	it	ne
    ccc0:	2001      	movne	r0, #1
    ccc2:	4770      	bx	lr
    ccc4:	20009297 	.word	0x20009297

0000ccc8 <rtc0_nrf5_isr>:
	DEBUG_RADIO_ISR(0);
	return 1;
}

static void rtc0_nrf5_isr(const void *arg)
{
    ccc8:	b508      	push	{r3, lr}
	DEBUG_TICKER_ISR(1);

	lll_prof_enter_ull_high();

	/* On compare0 run ticker worker instance0 */
	if (NRF_RTC0->EVENTS_COMPARE[0]) {
    ccca:	4b09      	ldr	r3, [pc, #36]	; (ccf0 <rtc0_nrf5_isr+0x28>)
    cccc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
    ccd0:	b933      	cbnz	r3, cce0 <rtc0_nrf5_isr+0x18>
		NRF_RTC0->EVENTS_COMPARE[0] = 0;

		ticker_trigger(0);
	}

	mayfly_run(TICKER_USER_ID_ULL_HIGH);
    ccd2:	2001      	movs	r0, #1
    ccd4:	f7fa fb1e 	bl	7314 <mayfly_run>

#if !defined(CONFIG_BT_CTLR_LOW_LAT) && \
	(CONFIG_BT_CTLR_ULL_HIGH_PRIO == CONFIG_BT_CTLR_ULL_LOW_PRIO)
	lll_prof_enter_ull_low();

	mayfly_run(TICKER_USER_ID_ULL_LOW);
    ccd8:	2002      	movs	r0, #2
    ccda:	f7fa fb1b 	bl	7314 <mayfly_run>

	lll_prof_exit_ull_low();
#endif

	DEBUG_TICKER_ISR(0);
}
    ccde:	bd08      	pop	{r3, pc}
		NRF_RTC0->EVENTS_COMPARE[0] = 0;
    cce0:	2000      	movs	r0, #0
    cce2:	4b03      	ldr	r3, [pc, #12]	; (ccf0 <rtc0_nrf5_isr+0x28>)
    cce4:	f8c3 0140 	str.w	r0, [r3, #320]	; 0x140
		ticker_trigger(0);
    cce8:	f7fa fc38 	bl	755c <ticker_trigger>
    ccec:	e7f1      	b.n	ccd2 <rtc0_nrf5_isr+0xa>
    ccee:	bf00      	nop
    ccf0:	4000b000 	.word	0x4000b000

0000ccf4 <ticker_stop_op_cb>:
static uint8_t preempt_stop_ack;
static uint8_t preempt_req;
static uint8_t volatile preempt_ack;

static void ticker_stop_op_cb(uint32_t status, void *param)
{
    ccf4:	b508      	push	{r3, lr}
	ARG_UNUSED(param);
	ARG_UNUSED(status);

	LL_ASSERT(preempt_stop_req != preempt_stop_ack);
    ccf6:	4b0f      	ldr	r3, [pc, #60]	; (cd34 <ticker_stop_op_cb+0x40>)
    ccf8:	781b      	ldrb	r3, [r3, #0]
    ccfa:	b2db      	uxtb	r3, r3
    ccfc:	4a0e      	ldr	r2, [pc, #56]	; (cd38 <ticker_stop_op_cb+0x44>)
    ccfe:	7812      	ldrb	r2, [r2, #0]
    cd00:	4293      	cmp	r3, r2
    cd02:	d008      	beq.n	cd16 <ticker_stop_op_cb+0x22>
	preempt_stop_ack++;
    cd04:	4a0c      	ldr	r2, [pc, #48]	; (cd38 <ticker_stop_op_cb+0x44>)
    cd06:	7813      	ldrb	r3, [r2, #0]
    cd08:	3301      	adds	r3, #1
    cd0a:	7013      	strb	r3, [r2, #0]

	preempt_req = preempt_ack;
    cd0c:	4b0b      	ldr	r3, [pc, #44]	; (cd3c <ticker_stop_op_cb+0x48>)
    cd0e:	781a      	ldrb	r2, [r3, #0]
    cd10:	4b0b      	ldr	r3, [pc, #44]	; (cd40 <ticker_stop_op_cb+0x4c>)
    cd12:	701a      	strb	r2, [r3, #0]
}
    cd14:	bd08      	pop	{r3, pc}
	LL_ASSERT(preempt_stop_req != preempt_stop_ack);
    cd16:	f240 3302 	movw	r3, #770	; 0x302
    cd1a:	4a0a      	ldr	r2, [pc, #40]	; (cd44 <ticker_stop_op_cb+0x50>)
    cd1c:	490a      	ldr	r1, [pc, #40]	; (cd48 <ticker_stop_op_cb+0x54>)
    cd1e:	480b      	ldr	r0, [pc, #44]	; (cd4c <ticker_stop_op_cb+0x58>)
    cd20:	f00c fed3 	bl	19aca <assert_print>
    cd24:	4040      	eors	r0, r0
    cd26:	f380 8811 	msr	BASEPRI, r0
    cd2a:	f04f 0003 	mov.w	r0, #3
    cd2e:	df02      	svc	2
    cd30:	e7e8      	b.n	cd04 <ticker_stop_op_cb+0x10>
    cd32:	bf00      	nop
    cd34:	2000929d 	.word	0x2000929d
    cd38:	2000929c 	.word	0x2000929c
    cd3c:	20009298 	.word	0x20009298
    cd40:	20009299 	.word	0x20009299
    cd44:	0001fa80 	.word	0x0001fa80
    cd48:	0001fac8 	.word	0x0001fac8
    cd4c:	0001f01c 	.word	0x0001f01c

0000cd50 <ticker_start_op_cb>:

static void ticker_start_op_cb(uint32_t status, void *param)
{
    cd50:	b508      	push	{r3, lr}
	ARG_UNUSED(param);
	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    cd52:	b9b0      	cbnz	r0, cd82 <ticker_start_op_cb+0x32>

	LL_ASSERT(preempt_start_req != preempt_start_ack);
    cd54:	4b20      	ldr	r3, [pc, #128]	; (cdd8 <ticker_start_op_cb+0x88>)
    cd56:	781b      	ldrb	r3, [r3, #0]
    cd58:	b2db      	uxtb	r3, r3
    cd5a:	4a20      	ldr	r2, [pc, #128]	; (cddc <ticker_start_op_cb+0x8c>)
    cd5c:	7812      	ldrb	r2, [r2, #0]
    cd5e:	4293      	cmp	r3, r2
    cd60:	d01d      	beq.n	cd9e <ticker_start_op_cb+0x4e>
	preempt_start_ack++;
    cd62:	4a1e      	ldr	r2, [pc, #120]	; (cddc <ticker_start_op_cb+0x8c>)
    cd64:	7813      	ldrb	r3, [r2, #0]
    cd66:	3301      	adds	r3, #1
    cd68:	7013      	strb	r3, [r2, #0]

	LL_ASSERT(preempt_req == preempt_ack);
    cd6a:	4b1d      	ldr	r3, [pc, #116]	; (cde0 <ticker_start_op_cb+0x90>)
    cd6c:	781a      	ldrb	r2, [r3, #0]
    cd6e:	4b1d      	ldr	r3, [pc, #116]	; (cde4 <ticker_start_op_cb+0x94>)
    cd70:	781b      	ldrb	r3, [r3, #0]
    cd72:	b2db      	uxtb	r3, r3
    cd74:	429a      	cmp	r2, r3
    cd76:	d120      	bne.n	cdba <ticker_start_op_cb+0x6a>
	preempt_req++;
    cd78:	4a19      	ldr	r2, [pc, #100]	; (cde0 <ticker_start_op_cb+0x90>)
    cd7a:	7813      	ldrb	r3, [r2, #0]
    cd7c:	3301      	adds	r3, #1
    cd7e:	7013      	strb	r3, [r2, #0]
}
    cd80:	bd08      	pop	{r3, pc}
	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    cd82:	f240 330b 	movw	r3, #779	; 0x30b
    cd86:	4a18      	ldr	r2, [pc, #96]	; (cde8 <ticker_start_op_cb+0x98>)
    cd88:	4918      	ldr	r1, [pc, #96]	; (cdec <ticker_start_op_cb+0x9c>)
    cd8a:	4819      	ldr	r0, [pc, #100]	; (cdf0 <ticker_start_op_cb+0xa0>)
    cd8c:	f00c fe9d 	bl	19aca <assert_print>
    cd90:	4040      	eors	r0, r0
    cd92:	f380 8811 	msr	BASEPRI, r0
    cd96:	f04f 0003 	mov.w	r0, #3
    cd9a:	df02      	svc	2
    cd9c:	e7da      	b.n	cd54 <ticker_start_op_cb+0x4>
	LL_ASSERT(preempt_start_req != preempt_start_ack);
    cd9e:	f240 330d 	movw	r3, #781	; 0x30d
    cda2:	4a11      	ldr	r2, [pc, #68]	; (cde8 <ticker_start_op_cb+0x98>)
    cda4:	4913      	ldr	r1, [pc, #76]	; (cdf4 <ticker_start_op_cb+0xa4>)
    cda6:	4812      	ldr	r0, [pc, #72]	; (cdf0 <ticker_start_op_cb+0xa0>)
    cda8:	f00c fe8f 	bl	19aca <assert_print>
    cdac:	4040      	eors	r0, r0
    cdae:	f380 8811 	msr	BASEPRI, r0
    cdb2:	f04f 0003 	mov.w	r0, #3
    cdb6:	df02      	svc	2
    cdb8:	e7d3      	b.n	cd62 <ticker_start_op_cb+0x12>
	LL_ASSERT(preempt_req == preempt_ack);
    cdba:	f44f 7344 	mov.w	r3, #784	; 0x310
    cdbe:	4a0a      	ldr	r2, [pc, #40]	; (cde8 <ticker_start_op_cb+0x98>)
    cdc0:	490d      	ldr	r1, [pc, #52]	; (cdf8 <ticker_start_op_cb+0xa8>)
    cdc2:	480b      	ldr	r0, [pc, #44]	; (cdf0 <ticker_start_op_cb+0xa0>)
    cdc4:	f00c fe81 	bl	19aca <assert_print>
    cdc8:	4040      	eors	r0, r0
    cdca:	f380 8811 	msr	BASEPRI, r0
    cdce:	f04f 0003 	mov.w	r0, #3
    cdd2:	df02      	svc	2
    cdd4:	e7d0      	b.n	cd78 <ticker_start_op_cb+0x28>
    cdd6:	bf00      	nop
    cdd8:	2000929b 	.word	0x2000929b
    cddc:	2000929a 	.word	0x2000929a
    cde0:	20009299 	.word	0x20009299
    cde4:	20009298 	.word	0x20009298
    cde8:	0001fa80 	.word	0x0001fa80
    cdec:	0001f71c 	.word	0x0001f71c
    cdf0:	0001f01c 	.word	0x0001f01c
    cdf4:	0001faf0 	.word	0x0001faf0
    cdf8:	0001fb18 	.word	0x0001fb18

0000cdfc <resume_enqueue>:
{
    cdfc:	b510      	push	{r4, lr}
    cdfe:	b086      	sub	sp, #24
    ce00:	4603      	mov	r3, r0
	struct lll_prepare_param prepare_param = {0};
    ce02:	2200      	movs	r2, #0
    ce04:	9202      	str	r2, [sp, #8]
    ce06:	9203      	str	r2, [sp, #12]
    ce08:	9204      	str	r2, [sp, #16]
    ce0a:	9205      	str	r2, [sp, #20]
	prepare_param.param = event.curr.param;
    ce0c:	4c06      	ldr	r4, [pc, #24]	; (ce28 <resume_enqueue+0x2c>)
    ce0e:	6821      	ldr	r1, [r4, #0]
    ce10:	9105      	str	r1, [sp, #20]
	event.curr.param = NULL;
    ce12:	6022      	str	r2, [r4, #0]
	return ull_prepare_enqueue(event.curr.is_abort_cb, event.curr.abort_cb,
    ce14:	2201      	movs	r2, #1
    ce16:	9200      	str	r2, [sp, #0]
    ce18:	aa02      	add	r2, sp, #8
    ce1a:	68a1      	ldr	r1, [r4, #8]
    ce1c:	6860      	ldr	r0, [r4, #4]
    ce1e:	f7fc ff3d 	bl	9c9c <ull_prepare_enqueue>
}
    ce22:	b006      	add	sp, #24
    ce24:	bd10      	pop	{r4, pc}
    ce26:	bf00      	nop
    ce28:	20008ae0 	.word	0x20008ae0

0000ce2c <preempt_ticker_stop>:

	return ret;
}

static uint32_t preempt_ticker_stop(void)
{
    ce2c:	b510      	push	{r4, lr}
    ce2e:	b082      	sub	sp, #8
	uint32_t ret;

	/* Do not request to stop preempt timeout if already requested or
	 * has expired
	 */
	if ((preempt_stop_req != preempt_stop_ack) ||
    ce30:	4b18      	ldr	r3, [pc, #96]	; (ce94 <preempt_ticker_stop+0x68>)
    ce32:	781b      	ldrb	r3, [r3, #0]
    ce34:	b2db      	uxtb	r3, r3
    ce36:	4a18      	ldr	r2, [pc, #96]	; (ce98 <preempt_ticker_stop+0x6c>)
    ce38:	7812      	ldrb	r2, [r2, #0]
    ce3a:	4293      	cmp	r3, r2
    ce3c:	d124      	bne.n	ce88 <preempt_ticker_stop+0x5c>
	    (preempt_req == preempt_ack)) {
    ce3e:	4b17      	ldr	r3, [pc, #92]	; (ce9c <preempt_ticker_stop+0x70>)
    ce40:	781a      	ldrb	r2, [r3, #0]
    ce42:	4b17      	ldr	r3, [pc, #92]	; (cea0 <preempt_ticker_stop+0x74>)
    ce44:	781b      	ldrb	r3, [r3, #0]
    ce46:	b2db      	uxtb	r3, r3
	if ((preempt_stop_req != preempt_stop_ack) ||
    ce48:	429a      	cmp	r2, r3
    ce4a:	d021      	beq.n	ce90 <preempt_ticker_stop+0x64>
		return TICKER_STATUS_SUCCESS;
	}

	preempt_stop_req++;
    ce4c:	4a11      	ldr	r2, [pc, #68]	; (ce94 <preempt_ticker_stop+0x68>)
    ce4e:	7813      	ldrb	r3, [r2, #0]
    ce50:	3301      	adds	r3, #1
    ce52:	b2db      	uxtb	r3, r3
    ce54:	7013      	strb	r3, [r2, #0]

	ret = ticker_stop(TICKER_INSTANCE_ID_CTLR,
    ce56:	2000      	movs	r0, #0
    ce58:	9000      	str	r0, [sp, #0]
    ce5a:	4b12      	ldr	r3, [pc, #72]	; (cea4 <preempt_ticker_stop+0x78>)
    ce5c:	4602      	mov	r2, r0
    ce5e:	4601      	mov	r1, r0
    ce60:	f7fa fc6c 	bl	773c <ticker_stop>
			  TICKER_USER_ID_LLL,
			  TICKER_ID_LLL_PREEMPT,
			  ticker_stop_op_cb, NULL);
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    ce64:	4604      	mov	r4, r0
    ce66:	b180      	cbz	r0, ce8a <preempt_ticker_stop+0x5e>
    ce68:	2802      	cmp	r0, #2
    ce6a:	d00e      	beq.n	ce8a <preempt_ticker_stop+0x5e>
    ce6c:	f240 3363 	movw	r3, #867	; 0x363
    ce70:	4a0d      	ldr	r2, [pc, #52]	; (cea8 <preempt_ticker_stop+0x7c>)
    ce72:	490e      	ldr	r1, [pc, #56]	; (ceac <preempt_ticker_stop+0x80>)
    ce74:	480e      	ldr	r0, [pc, #56]	; (ceb0 <preempt_ticker_stop+0x84>)
    ce76:	f00c fe28 	bl	19aca <assert_print>
    ce7a:	4040      	eors	r0, r0
    ce7c:	f380 8811 	msr	BASEPRI, r0
    ce80:	f04f 0003 	mov.w	r0, #3
    ce84:	df02      	svc	2
    ce86:	e000      	b.n	ce8a <preempt_ticker_stop+0x5e>
		return TICKER_STATUS_SUCCESS;
    ce88:	2400      	movs	r4, #0
		  (ret == TICKER_STATUS_BUSY));

	return ret;
}
    ce8a:	4620      	mov	r0, r4
    ce8c:	b002      	add	sp, #8
    ce8e:	bd10      	pop	{r4, pc}
		return TICKER_STATUS_SUCCESS;
    ce90:	2400      	movs	r4, #0
    ce92:	e7fa      	b.n	ce8a <preempt_ticker_stop+0x5e>
    ce94:	2000929d 	.word	0x2000929d
    ce98:	2000929c 	.word	0x2000929c
    ce9c:	20009299 	.word	0x20009299
    cea0:	20009298 	.word	0x20009298
    cea4:	0000ccf5 	.word	0x0000ccf5
    cea8:	0001fa80 	.word	0x0001fa80
    ceac:	0001f50c 	.word	0x0001f50c
    ceb0:	0001f01c 	.word	0x0001f01c

0000ceb4 <preempt_ticker_start>:
{
    ceb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ceb8:	b08a      	sub	sp, #40	; 0x28
    ceba:	4604      	mov	r4, r0
    cebc:	460d      	mov	r5, r1
	ull = HDR_LLL2ULL(p->param);
    cebe:	68cb      	ldr	r3, [r1, #12]
    cec0:	681b      	ldr	r3, [r3, #0]
	preempt_anchor = p->ticks_at_expire;
    cec2:	f8d1 8000 	ldr.w	r8, [r1]
	preempt_to = MAX(ull->ticks_active_to_start,
    cec6:	6899      	ldr	r1, [r3, #8]
    cec8:	685a      	ldr	r2, [r3, #4]
		     ull->ticks_preempt_to_start;
    ceca:	68de      	ldr	r6, [r3, #12]
	preempt_to = MAX(ull->ticks_active_to_start,
    cecc:	4291      	cmp	r1, r2
    cece:	bf2c      	ite	cs
    ced0:	ebc6 0601 	rsbcs	r6, r6, r1
    ced4:	ebc6 0602 	rsbcc	r6, r6, r2
	ticks_at_preempt_new = preempt_anchor + preempt_to;
    ced8:	eb08 0706 	add.w	r7, r8, r6
	if ((preempt_start_req != preempt_start_ack) ||
    cedc:	4b22      	ldr	r3, [pc, #136]	; (cf68 <preempt_ticker_start+0xb4>)
    cede:	781b      	ldrb	r3, [r3, #0]
    cee0:	b2db      	uxtb	r3, r3
    cee2:	4a22      	ldr	r2, [pc, #136]	; (cf6c <preempt_ticker_start+0xb8>)
    cee4:	7812      	ldrb	r2, [r2, #0]
    cee6:	4293      	cmp	r3, r2
    cee8:	d032      	beq.n	cf50 <preempt_ticker_start+0x9c>
		diff = ticks_at_preempt_new - ticks_at_preempt;
    ceea:	4b21      	ldr	r3, [pc, #132]	; (cf70 <preempt_ticker_start+0xbc>)
    ceec:	681b      	ldr	r3, [r3, #0]
    ceee:	1afb      	subs	r3, r7, r3
		if (!prev || prev->is_aborted ||
    cef0:	2c00      	cmp	r4, #0
    cef2:	d035      	beq.n	cf60 <preempt_ticker_start+0xac>
    cef4:	7f22      	ldrb	r2, [r4, #28]
    cef6:	f012 0f02 	tst.w	r2, #2
    cefa:	d133      	bne.n	cf64 <preempt_ticker_start+0xb0>
    cefc:	f413 0000 	ands.w	r0, r3, #8388608	; 0x800000
    cf00:	d023      	beq.n	cf4a <preempt_ticker_start+0x96>
		preempt_ticker_stop();
    cf02:	f7ff ff93 	bl	ce2c <preempt_ticker_stop>
		ticks_at_preempt = ticks_at_preempt_new;
    cf06:	4b1a      	ldr	r3, [pc, #104]	; (cf70 <preempt_ticker_start+0xbc>)
    cf08:	601f      	str	r7, [r3, #0]
		prev->is_aborted = 1U;
    cf0a:	7f23      	ldrb	r3, [r4, #28]
    cf0c:	f043 0302 	orr.w	r3, r3, #2
    cf10:	7723      	strb	r3, [r4, #28]
		prev->abort_cb(&prev->prepare_param, prev->prepare_param.param);
    cf12:	69a3      	ldr	r3, [r4, #24]
    cf14:	68e1      	ldr	r1, [r4, #12]
    cf16:	4620      	mov	r0, r4
    cf18:	4798      	blx	r3
	preempt_start_req++;
    cf1a:	4a13      	ldr	r2, [pc, #76]	; (cf68 <preempt_ticker_start+0xb4>)
    cf1c:	7813      	ldrb	r3, [r2, #0]
    cf1e:	3301      	adds	r3, #1
    cf20:	b2db      	uxtb	r3, r3
    cf22:	7013      	strb	r3, [r2, #0]
	ticks_at_preempt = ticks_at_preempt_new;
    cf24:	4b12      	ldr	r3, [pc, #72]	; (cf70 <preempt_ticker_start+0xbc>)
    cf26:	601f      	str	r7, [r3, #0]
	ret = ticker_start(TICKER_INSTANCE_ID_CTLR,
    cf28:	9508      	str	r5, [sp, #32]
    cf2a:	4b12      	ldr	r3, [pc, #72]	; (cf74 <preempt_ticker_start+0xc0>)
    cf2c:	9307      	str	r3, [sp, #28]
    cf2e:	9506      	str	r5, [sp, #24]
    cf30:	4b11      	ldr	r3, [pc, #68]	; (cf78 <preempt_ticker_start+0xc4>)
    cf32:	9305      	str	r3, [sp, #20]
    cf34:	2000      	movs	r0, #0
    cf36:	9004      	str	r0, [sp, #16]
    cf38:	9003      	str	r0, [sp, #12]
    cf3a:	9002      	str	r0, [sp, #8]
    cf3c:	9001      	str	r0, [sp, #4]
    cf3e:	9600      	str	r6, [sp, #0]
    cf40:	4643      	mov	r3, r8
    cf42:	4602      	mov	r2, r0
    cf44:	4601      	mov	r1, r0
    cf46:	f00d fccd 	bl	1a8e4 <ticker_start>
}
    cf4a:	b00a      	add	sp, #40	; 0x28
    cf4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	    (preempt_req != preempt_ack)) {
    cf50:	4b0a      	ldr	r3, [pc, #40]	; (cf7c <preempt_ticker_start+0xc8>)
    cf52:	781a      	ldrb	r2, [r3, #0]
    cf54:	4b0a      	ldr	r3, [pc, #40]	; (cf80 <preempt_ticker_start+0xcc>)
    cf56:	781b      	ldrb	r3, [r3, #0]
    cf58:	b2db      	uxtb	r3, r3
	if ((preempt_start_req != preempt_start_ack) ||
    cf5a:	429a      	cmp	r2, r3
    cf5c:	d1c5      	bne.n	ceea <preempt_ticker_start+0x36>
    cf5e:	e7dc      	b.n	cf1a <preempt_ticker_start+0x66>
			return TICKER_STATUS_SUCCESS;
    cf60:	2000      	movs	r0, #0
    cf62:	e7f2      	b.n	cf4a <preempt_ticker_start+0x96>
    cf64:	2000      	movs	r0, #0
    cf66:	e7f0      	b.n	cf4a <preempt_ticker_start+0x96>
    cf68:	2000929b 	.word	0x2000929b
    cf6c:	2000929a 	.word	0x2000929a
    cf70:	20008af4 	.word	0x20008af4
    cf74:	0000cd51 	.word	0x0000cd51
    cf78:	0000d0d1 	.word	0x0000d0d1
    cf7c:	20009299 	.word	0x20009299
    cf80:	20009298 	.word	0x20009298

0000cf84 <preempt>:
	struct lll_event *next;
	uint8_t idx;
	int err;

	/* No event to abort */
	if (!event.curr.abort_cb || !event.curr.param) {
    cf84:	4b4c      	ldr	r3, [pc, #304]	; (d0b8 <preempt+0x134>)
    cf86:	689b      	ldr	r3, [r3, #8]
    cf88:	2b00      	cmp	r3, #0
    cf8a:	f000 8093 	beq.w	d0b4 <preempt+0x130>
{
    cf8e:	b530      	push	{r4, r5, lr}
    cf90:	b083      	sub	sp, #12
    cf92:	4605      	mov	r5, r0
	if (!event.curr.abort_cb || !event.curr.param) {
    cf94:	4b48      	ldr	r3, [pc, #288]	; (d0b8 <preempt+0x134>)
    cf96:	681b      	ldr	r3, [r3, #0]
    cf98:	b143      	cbz	r3, cfac <preempt+0x28>
		return;
	}

	/* Check if any prepare in pipeline */
	idx = UINT8_MAX;
    cf9a:	23ff      	movs	r3, #255	; 0xff
    cf9c:	f88d 3003 	strb.w	r3, [sp, #3]
	next = ull_prepare_dequeue_iter(&idx);
    cfa0:	f10d 0003 	add.w	r0, sp, #3
    cfa4:	f7fc fec2 	bl	9d2c <ull_prepare_dequeue_iter>
	if (!next) {
    cfa8:	4604      	mov	r4, r0
    cfaa:	b930      	cbnz	r0, cfba <preempt+0x36>
		iter = resume_enqueue(resume_cb);
		LL_ASSERT(iter);
	} else {
		LL_ASSERT(err == -ECANCELED);
	}
}
    cfac:	b003      	add	sp, #12
    cfae:	bd30      	pop	{r4, r5, pc}
		next = ull_prepare_dequeue_iter(&idx);
    cfb0:	f10d 0003 	add.w	r0, sp, #3
    cfb4:	f7fc feba 	bl	9d2c <ull_prepare_dequeue_iter>
    cfb8:	4604      	mov	r4, r0
	while (next && (next->is_aborted || next->is_resume)) {
    cfba:	b11c      	cbz	r4, cfc4 <preempt+0x40>
    cfbc:	7f23      	ldrb	r3, [r4, #28]
    cfbe:	f013 0f03 	tst.w	r3, #3
    cfc2:	d1f5      	bne.n	cfb0 <preempt+0x2c>
	if (!next) {
    cfc4:	2c00      	cmp	r4, #0
    cfc6:	d0f1      	beq.n	cfac <preempt+0x28>
	if (next != param) {
    cfc8:	42ac      	cmp	r4, r5
    cfca:	d121      	bne.n	d010 <preempt+0x8c>
	err = event.curr.is_abort_cb(next->prepare_param.param,
    cfcc:	4b3a      	ldr	r3, [pc, #232]	; (d0b8 <preempt+0x134>)
    cfce:	685d      	ldr	r5, [r3, #4]
    cfd0:	aa01      	add	r2, sp, #4
    cfd2:	6819      	ldr	r1, [r3, #0]
    cfd4:	68e0      	ldr	r0, [r4, #12]
    cfd6:	47a8      	blx	r5
	if (!err) {
    cfd8:	4605      	mov	r5, r0
    cfda:	2800      	cmp	r0, #0
    cfdc:	d02e      	beq.n	d03c <preempt+0xb8>
	event.curr.abort_cb(NULL, event.curr.param);
    cfde:	4b36      	ldr	r3, [pc, #216]	; (d0b8 <preempt+0x134>)
    cfe0:	689a      	ldr	r2, [r3, #8]
    cfe2:	6819      	ldr	r1, [r3, #0]
    cfe4:	2000      	movs	r0, #0
    cfe6:	4790      	blx	r2
	if (err == -EAGAIN) {
    cfe8:	f115 0f0b 	cmn.w	r5, #11
    cfec:	d02f      	beq.n	d04e <preempt+0xca>
		LL_ASSERT(err == -ECANCELED);
    cfee:	f115 0f8c 	cmn.w	r5, #140	; 0x8c
    cff2:	d0db      	beq.n	cfac <preempt+0x28>
    cff4:	f240 33d1 	movw	r3, #977	; 0x3d1
    cff8:	4a30      	ldr	r2, [pc, #192]	; (d0bc <preempt+0x138>)
    cffa:	4931      	ldr	r1, [pc, #196]	; (d0c0 <preempt+0x13c>)
    cffc:	4831      	ldr	r0, [pc, #196]	; (d0c4 <preempt+0x140>)
    cffe:	f00c fd64 	bl	19aca <assert_print>
    d002:	4040      	eors	r0, r0
    d004:	f380 8811 	msr	BASEPRI, r0
    d008:	f04f 0003 	mov.w	r0, #3
    d00c:	df02      	svc	2
    d00e:	e7cd      	b.n	cfac <preempt+0x28>
		ret = preempt_ticker_start(NULL, next);
    d010:	4621      	mov	r1, r4
    d012:	2000      	movs	r0, #0
    d014:	f7ff ff4e 	bl	ceb4 <preempt_ticker_start>
		LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    d018:	2800      	cmp	r0, #0
    d01a:	d0c7      	beq.n	cfac <preempt+0x28>
    d01c:	2802      	cmp	r0, #2
    d01e:	d0c5      	beq.n	cfac <preempt+0x28>
    d020:	f240 339d 	movw	r3, #925	; 0x39d
    d024:	4a25      	ldr	r2, [pc, #148]	; (d0bc <preempt+0x138>)
    d026:	4928      	ldr	r1, [pc, #160]	; (d0c8 <preempt+0x144>)
    d028:	4826      	ldr	r0, [pc, #152]	; (d0c4 <preempt+0x140>)
    d02a:	f00c fd4e 	bl	19aca <assert_print>
    d02e:	4040      	eors	r0, r0
    d030:	f380 8811 	msr	BASEPRI, r0
    d034:	f04f 0003 	mov.w	r0, #3
    d038:	df02      	svc	2
		return;
    d03a:	e7b7      	b.n	cfac <preempt+0x28>
		next->is_aborted = 1;
    d03c:	7f23      	ldrb	r3, [r4, #28]
    d03e:	f043 0302 	orr.w	r3, r3, #2
    d042:	7723      	strb	r3, [r4, #28]
		next->abort_cb(&next->prepare_param, next->prepare_param.param);
    d044:	69a3      	ldr	r3, [r4, #24]
    d046:	68e1      	ldr	r1, [r4, #12]
    d048:	4620      	mov	r0, r4
    d04a:	4798      	blx	r3
		return;
    d04c:	e7ae      	b.n	cfac <preempt+0x28>
		iter_idx = UINT8_MAX;
    d04e:	23ff      	movs	r3, #255	; 0xff
    d050:	f88d 3002 	strb.w	r3, [sp, #2]
		iter = ull_prepare_dequeue_iter(&iter_idx);
    d054:	f10d 0002 	add.w	r0, sp, #2
    d058:	f7fc fe68 	bl	9d2c <ull_prepare_dequeue_iter>
		while (iter) {
    d05c:	e003      	b.n	d066 <preempt+0xe2>
			iter = ull_prepare_dequeue_iter(&iter_idx);
    d05e:	f10d 0002 	add.w	r0, sp, #2
    d062:	f7fc fe63 	bl	9d2c <ull_prepare_dequeue_iter>
		while (iter) {
    d066:	b190      	cbz	r0, d08e <preempt+0x10a>
			if (!iter->is_aborted &&
    d068:	7f03      	ldrb	r3, [r0, #28]
    d06a:	f013 0f02 	tst.w	r3, #2
    d06e:	d1f6      	bne.n	d05e <preempt+0xda>
			    event.curr.param == iter->prepare_param.param) {
    d070:	4b11      	ldr	r3, [pc, #68]	; (d0b8 <preempt+0x134>)
    d072:	681b      	ldr	r3, [r3, #0]
    d074:	68c1      	ldr	r1, [r0, #12]
			if (!iter->is_aborted &&
    d076:	428b      	cmp	r3, r1
    d078:	d1f1      	bne.n	d05e <preempt+0xda>
				iter->is_aborted = 1;
    d07a:	7f03      	ldrb	r3, [r0, #28]
    d07c:	f043 0302 	orr.w	r3, r3, #2
    d080:	7703      	strb	r3, [r0, #28]
				iter->abort_cb(&iter->prepare_param,
    d082:	6983      	ldr	r3, [r0, #24]
    d084:	4798      	blx	r3
				iter_idx = UINT8_MAX;
    d086:	23ff      	movs	r3, #255	; 0xff
    d088:	f88d 3002 	strb.w	r3, [sp, #2]
    d08c:	e7e7      	b.n	d05e <preempt+0xda>
		iter = resume_enqueue(resume_cb);
    d08e:	9801      	ldr	r0, [sp, #4]
    d090:	f7ff feb4 	bl	cdfc <resume_enqueue>
		LL_ASSERT(iter);
    d094:	2800      	cmp	r0, #0
    d096:	d189      	bne.n	cfac <preempt+0x28>
    d098:	f240 33cf 	movw	r3, #975	; 0x3cf
    d09c:	4a07      	ldr	r2, [pc, #28]	; (d0bc <preempt+0x138>)
    d09e:	490b      	ldr	r1, [pc, #44]	; (d0cc <preempt+0x148>)
    d0a0:	4808      	ldr	r0, [pc, #32]	; (d0c4 <preempt+0x140>)
    d0a2:	f00c fd12 	bl	19aca <assert_print>
    d0a6:	4040      	eors	r0, r0
    d0a8:	f380 8811 	msr	BASEPRI, r0
    d0ac:	f04f 0003 	mov.w	r0, #3
    d0b0:	df02      	svc	2
    d0b2:	e77b      	b.n	cfac <preempt+0x28>
    d0b4:	4770      	bx	lr
    d0b6:	bf00      	nop
    d0b8:	20008ae0 	.word	0x20008ae0
    d0bc:	0001fa80 	.word	0x0001fa80
    d0c0:	0001fb3c 	.word	0x0001fb3c
    d0c4:	0001f01c 	.word	0x0001f01c
    d0c8:	0001f50c 	.word	0x0001f50c
    d0cc:	0001fb34 	.word	0x0001fb34

0000d0d0 <preempt_ticker_cb>:
{
    d0d0:	b508      	push	{r3, lr}
	LL_ASSERT(preempt_ack != preempt_req);
    d0d2:	4b19      	ldr	r3, [pc, #100]	; (d138 <preempt_ticker_cb+0x68>)
    d0d4:	781b      	ldrb	r3, [r3, #0]
    d0d6:	b2db      	uxtb	r3, r3
    d0d8:	4a18      	ldr	r2, [pc, #96]	; (d13c <preempt_ticker_cb+0x6c>)
    d0da:	7812      	ldrb	r2, [r2, #0]
    d0dc:	4293      	cmp	r3, r2
    d0de:	d00e      	beq.n	d0fe <preempt_ticker_cb+0x2e>
	preempt_ack++;
    d0e0:	4a15      	ldr	r2, [pc, #84]	; (d138 <preempt_ticker_cb+0x68>)
    d0e2:	7813      	ldrb	r3, [r2, #0]
    d0e4:	3301      	adds	r3, #1
    d0e6:	b2db      	uxtb	r3, r3
    d0e8:	7013      	strb	r3, [r2, #0]
	mfy.param = param;
    d0ea:	4b15      	ldr	r3, [pc, #84]	; (d140 <preempt_ticker_cb+0x70>)
    d0ec:	9a03      	ldr	r2, [sp, #12]
    d0ee:	609a      	str	r2, [r3, #8]
	ret = mayfly_enqueue(TICKER_USER_ID_ULL_HIGH, TICKER_USER_ID_LLL,
    d0f0:	2200      	movs	r2, #0
    d0f2:	4611      	mov	r1, r2
    d0f4:	2001      	movs	r0, #1
    d0f6:	f7fa f8ab 	bl	7250 <mayfly_enqueue>
	LL_ASSERT(!ret);
    d0fa:	b970      	cbnz	r0, d11a <preempt_ticker_cb+0x4a>
}
    d0fc:	bd08      	pop	{r3, pc}
	LL_ASSERT(preempt_ack != preempt_req);
    d0fe:	f240 3371 	movw	r3, #881	; 0x371
    d102:	4a10      	ldr	r2, [pc, #64]	; (d144 <preempt_ticker_cb+0x74>)
    d104:	4910      	ldr	r1, [pc, #64]	; (d148 <preempt_ticker_cb+0x78>)
    d106:	4811      	ldr	r0, [pc, #68]	; (d14c <preempt_ticker_cb+0x7c>)
    d108:	f00c fcdf 	bl	19aca <assert_print>
    d10c:	4040      	eors	r0, r0
    d10e:	f380 8811 	msr	BASEPRI, r0
    d112:	f04f 0003 	mov.w	r0, #3
    d116:	df02      	svc	2
    d118:	e7e2      	b.n	d0e0 <preempt_ticker_cb+0x10>
	LL_ASSERT(!ret);
    d11a:	f240 3377 	movw	r3, #887	; 0x377
    d11e:	4a09      	ldr	r2, [pc, #36]	; (d144 <preempt_ticker_cb+0x74>)
    d120:	490b      	ldr	r1, [pc, #44]	; (d150 <preempt_ticker_cb+0x80>)
    d122:	480a      	ldr	r0, [pc, #40]	; (d14c <preempt_ticker_cb+0x7c>)
    d124:	f00c fcd1 	bl	19aca <assert_print>
    d128:	4040      	eors	r0, r0
    d12a:	f380 8811 	msr	BASEPRI, r0
    d12e:	f04f 0003 	mov.w	r0, #3
    d132:	df02      	svc	2
}
    d134:	e7e2      	b.n	d0fc <preempt_ticker_cb+0x2c>
    d136:	bf00      	nop
    d138:	20009298 	.word	0x20009298
    d13c:	20009299 	.word	0x20009299
    d140:	20000820 	.word	0x20000820
    d144:	0001fa80 	.word	0x0001fa80
    d148:	0001fb48 	.word	0x0001fb48
    d14c:	0001f01c 	.word	0x0001f01c
    d150:	0001f3c8 	.word	0x0001f3c8

0000d154 <lll_init>:
{
    d154:	b510      	push	{r4, lr}
		union { uintptr_t x; const char * val; } parm0 = { .val = name };
		return (const struct device *) arch_syscall_invoke1(parm0.x, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    d156:	4818      	ldr	r0, [pc, #96]	; (d1b8 <lll_init+0x64>)
    d158:	f005 fd08 	bl	12b6c <z_impl_device_get_binding>
	dev_entropy = device_get_binding(DT_LABEL(DT_NODELABEL(rng)));
    d15c:	4b17      	ldr	r3, [pc, #92]	; (d1bc <lll_init+0x68>)
    d15e:	6018      	str	r0, [r3, #0]
	if (!dev_entropy) {
    d160:	b338      	cbz	r0, d1b2 <lll_init+0x5e>
	event.curr.abort_cb = NULL;
    d162:	4b17      	ldr	r3, [pc, #92]	; (d1c0 <lll_init+0x6c>)
    d164:	2200      	movs	r2, #0
    d166:	609a      	str	r2, [r3, #8]
	err = lll_clock_init();
    d168:	f000 fa04 	bl	d574 <lll_clock_init>
	if (err < 0) {
    d16c:	1e04      	subs	r4, r0, #0
    d16e:	db03      	blt.n	d178 <lll_init+0x24>
	err = init_reset();
    d170:	f00f fa86 	bl	1c680 <init_reset>
	if (err) {
    d174:	4604      	mov	r4, r0
    d176:	b108      	cbz	r0, d17c <lll_init+0x28>
}
    d178:	4620      	mov	r0, r4
    d17a:	bd10      	pop	{r4, pc}
	IRQ_DIRECT_CONNECT(RADIO_IRQn, CONFIG_BT_CTLR_LLL_PRIO,
    d17c:	2200      	movs	r2, #0
    d17e:	4611      	mov	r1, r2
    d180:	2001      	movs	r0, #1
    d182:	f7f7 fd63 	bl	4c4c <z_arm_irq_priority_set>
	IRQ_CONNECT(RTC0_IRQn, CONFIG_BT_CTLR_ULL_HIGH_PRIO,
    d186:	2200      	movs	r2, #0
    d188:	2101      	movs	r1, #1
    d18a:	200b      	movs	r0, #11
    d18c:	f7f7 fd5e 	bl	4c4c <z_arm_irq_priority_set>
	IRQ_CONNECT(HAL_SWI_RADIO_IRQ, CONFIG_BT_CTLR_LLL_PRIO,
    d190:	2200      	movs	r2, #0
    d192:	4611      	mov	r1, r2
    d194:	2018      	movs	r0, #24
    d196:	f7f7 fd59 	bl	4c4c <z_arm_irq_priority_set>
	irq_enable(RADIO_IRQn);
    d19a:	2001      	movs	r0, #1
    d19c:	f7f7 fd26 	bl	4bec <arch_irq_enable>
	irq_enable(RTC0_IRQn);
    d1a0:	200b      	movs	r0, #11
    d1a2:	f7f7 fd23 	bl	4bec <arch_irq_enable>
	irq_enable(HAL_SWI_RADIO_IRQ);
    d1a6:	2018      	movs	r0, #24
    d1a8:	f7f7 fd20 	bl	4bec <arch_irq_enable>
	radio_setup();
    d1ac:	f00f fd27 	bl	1cbfe <radio_setup>
	return 0;
    d1b0:	e7e2      	b.n	d178 <lll_init+0x24>
		return -ENODEV;
    d1b2:	f06f 0412 	mvn.w	r4, #18
    d1b6:	e7df      	b.n	d178 <lll_init+0x24>
    d1b8:	0001fb64 	.word	0x0001fb64
    d1bc:	20008adc 	.word	0x20008adc
    d1c0:	20008ae0 	.word	0x20008ae0

0000d1c4 <lll_csrand_get>:
{
    d1c4:	b510      	push	{r4, lr}
    d1c6:	4603      	mov	r3, r0
	return entropy_get_entropy(dev_entropy, buf, len);
    d1c8:	4a03      	ldr	r2, [pc, #12]	; (d1d8 <lll_csrand_get+0x14>)
    d1ca:	6810      	ldr	r0, [r2, #0]
    d1cc:	b28a      	uxth	r2, r1

static inline int z_impl_entropy_get_entropy(const struct device *dev,
					     uint8_t *buffer,
					     uint16_t length)
{
	const struct entropy_driver_api *api =
    d1ce:	6881      	ldr	r1, [r0, #8]
		(const struct entropy_driver_api *)dev->api;

	__ASSERT(api->get_entropy != NULL,
		"Callback pointer should not be NULL");
	return api->get_entropy(dev, buffer, length);
    d1d0:	680c      	ldr	r4, [r1, #0]
    d1d2:	4619      	mov	r1, r3
    d1d4:	47a0      	blx	r4
}
    d1d6:	bd10      	pop	{r4, pc}
    d1d8:	20008adc 	.word	0x20008adc

0000d1dc <lll_disable>:
{
    d1dc:	b510      	push	{r4, lr}
    d1de:	b082      	sub	sp, #8
	if (!param || (param == event.curr.param)) {
    d1e0:	4604      	mov	r4, r0
    d1e2:	b158      	cbz	r0, d1fc <lll_disable+0x20>
    d1e4:	4b1f      	ldr	r3, [pc, #124]	; (d264 <lll_disable+0x88>)
    d1e6:	681b      	ldr	r3, [r3, #0]
    d1e8:	4283      	cmp	r3, r0
    d1ea:	d007      	beq.n	d1fc <lll_disable+0x20>
		idx = UINT8_MAX;
    d1ec:	23ff      	movs	r3, #255	; 0xff
    d1ee:	f88d 3007 	strb.w	r3, [sp, #7]
		next = ull_prepare_dequeue_iter(&idx);
    d1f2:	f10d 0007 	add.w	r0, sp, #7
    d1f6:	f7fc fd99 	bl	9d2c <ull_prepare_dequeue_iter>
		while (next) {
    d1fa:	e025      	b.n	d248 <lll_disable+0x6c>
		if (event.curr.abort_cb && event.curr.param) {
    d1fc:	4b19      	ldr	r3, [pc, #100]	; (d264 <lll_disable+0x88>)
    d1fe:	689b      	ldr	r3, [r3, #8]
    d200:	b12b      	cbz	r3, d20e <lll_disable+0x32>
    d202:	4a18      	ldr	r2, [pc, #96]	; (d264 <lll_disable+0x88>)
    d204:	6811      	ldr	r1, [r2, #0]
    d206:	b111      	cbz	r1, d20e <lll_disable+0x32>
			event.curr.abort_cb(NULL, event.curr.param);
    d208:	2000      	movs	r0, #0
    d20a:	4798      	blx	r3
    d20c:	e7ee      	b.n	d1ec <lll_disable+0x10>
			LL_ASSERT(!param);
    d20e:	2c00      	cmp	r4, #0
    d210:	d0ec      	beq.n	d1ec <lll_disable+0x10>
    d212:	23fd      	movs	r3, #253	; 0xfd
    d214:	4a14      	ldr	r2, [pc, #80]	; (d268 <lll_disable+0x8c>)
    d216:	4915      	ldr	r1, [pc, #84]	; (d26c <lll_disable+0x90>)
    d218:	4815      	ldr	r0, [pc, #84]	; (d270 <lll_disable+0x94>)
    d21a:	f00c fc56 	bl	19aca <assert_print>
    d21e:	4040      	eors	r0, r0
    d220:	f380 8811 	msr	BASEPRI, r0
    d224:	f04f 0003 	mov.w	r0, #3
    d228:	df02      	svc	2
    d22a:	e7df      	b.n	d1ec <lll_disable+0x10>
				next->is_aborted = 1;
    d22c:	7f03      	ldrb	r3, [r0, #28]
    d22e:	f043 0302 	orr.w	r3, r3, #2
    d232:	7703      	strb	r3, [r0, #28]
				next->abort_cb(&next->prepare_param,
    d234:	6983      	ldr	r3, [r0, #24]
    d236:	68c1      	ldr	r1, [r0, #12]
    d238:	4798      	blx	r3
				idx = UINT8_MAX;
    d23a:	23ff      	movs	r3, #255	; 0xff
    d23c:	f88d 3007 	strb.w	r3, [sp, #7]
			next = ull_prepare_dequeue_iter(&idx);
    d240:	f10d 0007 	add.w	r0, sp, #7
    d244:	f7fc fd72 	bl	9d2c <ull_prepare_dequeue_iter>
		while (next) {
    d248:	b148      	cbz	r0, d25e <lll_disable+0x82>
			if (!next->is_aborted &&
    d24a:	7f03      	ldrb	r3, [r0, #28]
    d24c:	f013 0f02 	tst.w	r3, #2
    d250:	d1f6      	bne.n	d240 <lll_disable+0x64>
    d252:	2c00      	cmp	r4, #0
    d254:	d0ea      	beq.n	d22c <lll_disable+0x50>
			    (!param || (param == next->prepare_param.param))) {
    d256:	68c3      	ldr	r3, [r0, #12]
    d258:	42a3      	cmp	r3, r4
    d25a:	d1f1      	bne.n	d240 <lll_disable+0x64>
    d25c:	e7e6      	b.n	d22c <lll_disable+0x50>
}
    d25e:	b002      	add	sp, #8
    d260:	bd10      	pop	{r4, pc}
    d262:	bf00      	nop
    d264:	20008ae0 	.word	0x20008ae0
    d268:	0001fa80 	.word	0x0001fa80
    d26c:	0001fb68 	.word	0x0001fb68
    d270:	0001f01c 	.word	0x0001f01c

0000d274 <lll_done>:
{
    d274:	b510      	push	{r4, lr}
    d276:	4604      	mov	r4, r0
	next = ull_prepare_dequeue_get();
    d278:	f7fc fd48 	bl	9d0c <ull_prepare_dequeue_get>
	LL_ASSERT(!param || next);
    d27c:	b104      	cbz	r4, d280 <lll_done+0xc>
    d27e:	b158      	cbz	r0, d298 <lll_done+0x24>
	if (!param) {
    d280:	b1c4      	cbz	r4, d2b4 <lll_done+0x40>
		ull = HDR_LLL2ULL(param);
    d282:	6824      	ldr	r4, [r4, #0]
	ull_prepare_dequeue(TICKER_USER_ID_LLL);
    d284:	2000      	movs	r0, #0
    d286:	f7fc fd73 	bl	9d70 <ull_prepare_dequeue>
	evdone = ull_event_done(ull);
    d28a:	4620      	mov	r0, r4
    d28c:	f7fc fdce 	bl	9e2c <ull_event_done>
	LL_ASSERT(evdone);
    d290:	2800      	cmp	r0, #0
    d292:	d029      	beq.n	d2e8 <lll_done+0x74>
}
    d294:	2000      	movs	r0, #0
    d296:	bd10      	pop	{r4, pc}
	LL_ASSERT(!param || next);
    d298:	f240 1337 	movw	r3, #311	; 0x137
    d29c:	4a19      	ldr	r2, [pc, #100]	; (d304 <lll_done+0x90>)
    d29e:	491a      	ldr	r1, [pc, #104]	; (d308 <lll_done+0x94>)
    d2a0:	481a      	ldr	r0, [pc, #104]	; (d30c <lll_done+0x98>)
    d2a2:	f00c fc12 	bl	19aca <assert_print>
    d2a6:	4040      	eors	r0, r0
    d2a8:	f380 8811 	msr	BASEPRI, r0
    d2ac:	f04f 0003 	mov.w	r0, #3
    d2b0:	df02      	svc	2
    d2b2:	e7e5      	b.n	d280 <lll_done+0xc>
		LL_ASSERT(event.curr.abort_cb);
    d2b4:	4b16      	ldr	r3, [pc, #88]	; (d310 <lll_done+0x9c>)
    d2b6:	689b      	ldr	r3, [r3, #8]
    d2b8:	b143      	cbz	r3, d2cc <lll_done+0x58>
		event.curr.abort_cb = NULL;
    d2ba:	4b15      	ldr	r3, [pc, #84]	; (d310 <lll_done+0x9c>)
    d2bc:	2200      	movs	r2, #0
    d2be:	609a      	str	r2, [r3, #8]
		param = event.curr.param;
    d2c0:	681c      	ldr	r4, [r3, #0]
		event.curr.param = NULL;
    d2c2:	601a      	str	r2, [r3, #0]
		if (param) {
    d2c4:	2c00      	cmp	r4, #0
    d2c6:	d0dd      	beq.n	d284 <lll_done+0x10>
			ull = HDR_LLL2ULL(param);
    d2c8:	6824      	ldr	r4, [r4, #0]
    d2ca:	e7db      	b.n	d284 <lll_done+0x10>
		LL_ASSERT(event.curr.abort_cb);
    d2cc:	f240 133d 	movw	r3, #317	; 0x13d
    d2d0:	4a0c      	ldr	r2, [pc, #48]	; (d304 <lll_done+0x90>)
    d2d2:	4910      	ldr	r1, [pc, #64]	; (d314 <lll_done+0xa0>)
    d2d4:	480d      	ldr	r0, [pc, #52]	; (d30c <lll_done+0x98>)
    d2d6:	f00c fbf8 	bl	19aca <assert_print>
    d2da:	4040      	eors	r0, r0
    d2dc:	f380 8811 	msr	BASEPRI, r0
    d2e0:	f04f 0003 	mov.w	r0, #3
    d2e4:	df02      	svc	2
    d2e6:	e7e8      	b.n	d2ba <lll_done+0x46>
	LL_ASSERT(evdone);
    d2e8:	f240 136d 	movw	r3, #365	; 0x16d
    d2ec:	4a05      	ldr	r2, [pc, #20]	; (d304 <lll_done+0x90>)
    d2ee:	490a      	ldr	r1, [pc, #40]	; (d318 <lll_done+0xa4>)
    d2f0:	4806      	ldr	r0, [pc, #24]	; (d30c <lll_done+0x98>)
    d2f2:	f00c fbea 	bl	19aca <assert_print>
    d2f6:	4040      	eors	r0, r0
    d2f8:	f380 8811 	msr	BASEPRI, r0
    d2fc:	f04f 0003 	mov.w	r0, #3
    d300:	df02      	svc	2
    d302:	e7c7      	b.n	d294 <lll_done+0x20>
    d304:	0001fa80 	.word	0x0001fa80
    d308:	0001fb70 	.word	0x0001fb70
    d30c:	0001f01c 	.word	0x0001f01c
    d310:	20008ae0 	.word	0x20008ae0
    d314:	0001fb80 	.word	0x0001fb80
    d318:	0001fb94 	.word	0x0001fb94

0000d31c <lll_is_done>:
	*is_resume = (param != event.curr.param);
    d31c:	4a05      	ldr	r2, [pc, #20]	; (d334 <lll_is_done+0x18>)
    d31e:	6813      	ldr	r3, [r2, #0]
    d320:	1a1b      	subs	r3, r3, r0
    d322:	bf18      	it	ne
    d324:	2301      	movne	r3, #1
    d326:	700b      	strb	r3, [r1, #0]
	return !event.curr.abort_cb;
    d328:	6890      	ldr	r0, [r2, #8]
}
    d32a:	fab0 f080 	clz	r0, r0
    d32e:	0940      	lsrs	r0, r0, #5
    d330:	4770      	bx	lr
    d332:	bf00      	nop
    d334:	20008ae0 	.word	0x20008ae0

0000d338 <lll_chan_set>:
{
    d338:	b510      	push	{r4, lr}
    d33a:	4604      	mov	r4, r0
	switch (chan) {
    d33c:	2826      	cmp	r0, #38	; 0x26
    d33e:	d013      	beq.n	d368 <lll_chan_set+0x30>
    d340:	2827      	cmp	r0, #39	; 0x27
    d342:	d015      	beq.n	d370 <lll_chan_set+0x38>
    d344:	2825      	cmp	r0, #37	; 0x25
    d346:	d008      	beq.n	d35a <lll_chan_set+0x22>
		if (chan < 11) {
    d348:	280a      	cmp	r0, #10
    d34a:	d915      	bls.n	d378 <lll_chan_set+0x40>
		} else if (chan < 40) {
    d34c:	2827      	cmp	r0, #39	; 0x27
    d34e:	d818      	bhi.n	d382 <lll_chan_set+0x4a>
			radio_freq_chan_set(28 + ((chan - 11) * 2U));
    d350:	3003      	adds	r0, #3
    d352:	0040      	lsls	r0, r0, #1
    d354:	f002 fdde 	bl	ff14 <radio_freq_chan_set>
    d358:	e002      	b.n	d360 <lll_chan_set+0x28>
		radio_freq_chan_set(2);
    d35a:	2002      	movs	r0, #2
    d35c:	f002 fdda 	bl	ff14 <radio_freq_chan_set>
	radio_whiten_iv_set(chan);
    d360:	4620      	mov	r0, r4
    d362:	f002 fddd 	bl	ff20 <radio_whiten_iv_set>
}
    d366:	bd10      	pop	{r4, pc}
		radio_freq_chan_set(26);
    d368:	201a      	movs	r0, #26
    d36a:	f002 fdd3 	bl	ff14 <radio_freq_chan_set>
		break;
    d36e:	e7f7      	b.n	d360 <lll_chan_set+0x28>
		radio_freq_chan_set(80);
    d370:	2050      	movs	r0, #80	; 0x50
    d372:	f002 fdcf 	bl	ff14 <radio_freq_chan_set>
		break;
    d376:	e7f3      	b.n	d360 <lll_chan_set+0x28>
			radio_freq_chan_set(4 + (chan * 2U));
    d378:	3002      	adds	r0, #2
    d37a:	0040      	lsls	r0, r0, #1
    d37c:	f002 fdca 	bl	ff14 <radio_freq_chan_set>
    d380:	e7ee      	b.n	d360 <lll_chan_set+0x28>
			LL_ASSERT(0);
    d382:	f240 13df 	movw	r3, #479	; 0x1df
    d386:	4a06      	ldr	r2, [pc, #24]	; (d3a0 <lll_chan_set+0x68>)
    d388:	4906      	ldr	r1, [pc, #24]	; (d3a4 <lll_chan_set+0x6c>)
    d38a:	4807      	ldr	r0, [pc, #28]	; (d3a8 <lll_chan_set+0x70>)
    d38c:	f00c fb9d 	bl	19aca <assert_print>
    d390:	4040      	eors	r0, r0
    d392:	f380 8811 	msr	BASEPRI, r0
    d396:	f04f 0003 	mov.w	r0, #3
    d39a:	df02      	svc	2
    d39c:	e7e0      	b.n	d360 <lll_chan_set+0x28>
    d39e:	bf00      	nop
    d3a0:	0001fa80 	.word	0x0001fa80
    d3a4:	0001f1d4 	.word	0x0001f1d4
    d3a8:	0001f01c 	.word	0x0001f01c

0000d3ac <lll_isr_cleanup>:
{
    d3ac:	b508      	push	{r3, lr}
    d3ae:	4601      	mov	r1, r0
	radio_isr_set(isr_race, param);
    d3b0:	4811      	ldr	r0, [pc, #68]	; (d3f8 <lll_isr_cleanup+0x4c>)
    d3b2:	f002 fd5f 	bl	fe74 <radio_isr_set>
	if (!radio_is_idle()) {
    d3b6:	f002 fe6f 	bl	10098 <radio_is_idle>
    d3ba:	b158      	cbz	r0, d3d4 <lll_isr_cleanup+0x28>
	radio_tmr_stop();
    d3bc:	f003 f8fe 	bl	105bc <radio_tmr_stop>
	radio_stop();
    d3c0:	f00f fc3f 	bl	1cc42 <radio_stop>
	err = lll_hfclock_off();
    d3c4:	f000 f8fc 	bl	d5c0 <lll_hfclock_off>
	LL_ASSERT(err >= 0);
    d3c8:	2800      	cmp	r0, #0
    d3ca:	db06      	blt.n	d3da <lll_isr_cleanup+0x2e>
	lll_done(NULL);
    d3cc:	2000      	movs	r0, #0
    d3ce:	f7ff ff51 	bl	d274 <lll_done>
}
    d3d2:	bd08      	pop	{r3, pc}
		radio_disable();
    d3d4:	f002 fe12 	bl	fffc <radio_disable>
    d3d8:	e7f0      	b.n	d3bc <lll_isr_cleanup+0x10>
	LL_ASSERT(err >= 0);
    d3da:	f240 2343 	movw	r3, #579	; 0x243
    d3de:	4a07      	ldr	r2, [pc, #28]	; (d3fc <lll_isr_cleanup+0x50>)
    d3e0:	4907      	ldr	r1, [pc, #28]	; (d400 <lll_isr_cleanup+0x54>)
    d3e2:	4808      	ldr	r0, [pc, #32]	; (d404 <lll_isr_cleanup+0x58>)
    d3e4:	f00c fb71 	bl	19aca <assert_print>
    d3e8:	4040      	eors	r0, r0
    d3ea:	f380 8811 	msr	BASEPRI, r0
    d3ee:	f04f 0003 	mov.w	r0, #3
    d3f2:	df02      	svc	2
    d3f4:	e7ea      	b.n	d3cc <lll_isr_cleanup+0x20>
    d3f6:	bf00      	nop
    d3f8:	0001c6ad 	.word	0x0001c6ad
    d3fc:	0001fa80 	.word	0x0001fa80
    d400:	0001fb9c 	.word	0x0001fb9c
    d404:	0001f01c 	.word	0x0001f01c

0000d408 <lll_prepare_resolve>:
{
    d408:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d40c:	b085      	sub	sp, #20
    d40e:	4680      	mov	r8, r0
    d410:	460f      	mov	r7, r1
    d412:	4616      	mov	r6, r2
    d414:	461d      	mov	r5, r3
    d416:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
	idx = UINT8_MAX;
    d41a:	23ff      	movs	r3, #255	; 0xff
    d41c:	f88d 300f 	strb.w	r3, [sp, #15]
	p = ull_prepare_dequeue_iter(&idx);
    d420:	f10d 000f 	add.w	r0, sp, #15
    d424:	f7fc fc82 	bl	9d2c <ull_prepare_dequeue_iter>
    d428:	4604      	mov	r4, r0
	while (p && (p->is_aborted || p->is_resume)) {
    d42a:	e004      	b.n	d436 <lll_prepare_resolve+0x2e>
		p = ull_prepare_dequeue_iter(&idx);
    d42c:	f10d 000f 	add.w	r0, sp, #15
    d430:	f7fc fc7c 	bl	9d2c <ull_prepare_dequeue_iter>
    d434:	4604      	mov	r4, r0
	while (p && (p->is_aborted || p->is_resume)) {
    d436:	b124      	cbz	r4, d442 <lll_prepare_resolve+0x3a>
    d438:	f894 c01c 	ldrb.w	ip, [r4, #28]
    d43c:	f01c 0f03 	tst.w	ip, #3
    d440:	d1f4      	bne.n	d42c <lll_prepare_resolve+0x24>
	    event.curr.abort_cb ||
    d442:	4b46      	ldr	r3, [pc, #280]	; (d55c <lll_prepare_resolve+0x154>)
    d444:	689b      	ldr	r3, [r3, #8]
	if ((!is_dequeue && !is_done_sync()) ||
    d446:	b19b      	cbz	r3, d470 <lll_prepare_resolve+0x68>
		next = ull_prepare_enqueue(is_abort_cb, abort_cb, prepare_param,
    d448:	f8cd 9000 	str.w	r9, [sp]
    d44c:	4633      	mov	r3, r6
    d44e:	462a      	mov	r2, r5
    d450:	4639      	mov	r1, r7
    d452:	4640      	mov	r0, r8
    d454:	f7fc fc22 	bl	9c9c <ull_prepare_enqueue>
		LL_ASSERT(next);
    d458:	4605      	mov	r5, r0
    d45a:	2800      	cmp	r0, #0
    d45c:	d04a      	beq.n	d4f4 <lll_prepare_resolve+0xec>
		if (is_resume) {
    d45e:	f1b9 0f00 	cmp.w	r9, #0
    d462:	d055      	beq.n	d510 <lll_prepare_resolve+0x108>
			return -EINPROGRESS;
    d464:	f06f 0476 	mvn.w	r4, #118	; 0x76
}
    d468:	4620      	mov	r0, r4
    d46a:	b005      	add	sp, #20
    d46c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	    event.curr.abort_cb ||
    d470:	b114      	cbz	r4, d478 <lll_prepare_resolve+0x70>
	    (p && is_resume)) {
    d472:	f1b9 0f00 	cmp.w	r9, #0
    d476:	d1e7      	bne.n	d448 <lll_prepare_resolve+0x40>
	LL_ASSERT(!p || &p->prepare_param == prepare_param);
    d478:	b174      	cbz	r4, d498 <lll_prepare_resolve+0x90>
    d47a:	42ac      	cmp	r4, r5
    d47c:	d00c      	beq.n	d498 <lll_prepare_resolve+0x90>
    d47e:	f240 23bf 	movw	r3, #703	; 0x2bf
    d482:	4a37      	ldr	r2, [pc, #220]	; (d560 <lll_prepare_resolve+0x158>)
    d484:	4937      	ldr	r1, [pc, #220]	; (d564 <lll_prepare_resolve+0x15c>)
    d486:	4838      	ldr	r0, [pc, #224]	; (d568 <lll_prepare_resolve+0x160>)
    d488:	f00c fb1f 	bl	19aca <assert_print>
    d48c:	4040      	eors	r0, r0
    d48e:	f380 8811 	msr	BASEPRI, r0
    d492:	f04f 0003 	mov.w	r0, #3
    d496:	df02      	svc	2
	event.curr.param = prepare_param->param;
    d498:	68ea      	ldr	r2, [r5, #12]
    d49a:	4b30      	ldr	r3, [pc, #192]	; (d55c <lll_prepare_resolve+0x154>)
    d49c:	601a      	str	r2, [r3, #0]
	event.curr.is_abort_cb = is_abort_cb;
    d49e:	f8c3 8004 	str.w	r8, [r3, #4]
	event.curr.abort_cb = abort_cb;
    d4a2:	609f      	str	r7, [r3, #8]
	err = prepare_cb(prepare_param);
    d4a4:	4628      	mov	r0, r5
    d4a6:	47b0      	blx	r6
    d4a8:	4604      	mov	r4, r0
	ret = preempt_ticker_stop();
    d4aa:	f7ff fcbf 	bl	ce2c <preempt_ticker_stop>
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    d4ae:	b108      	cbz	r0, d4b4 <lll_prepare_resolve+0xac>
    d4b0:	2802      	cmp	r0, #2
    d4b2:	d145      	bne.n	d540 <lll_prepare_resolve+0x138>
		p = ull_prepare_dequeue_iter(&idx);
    d4b4:	f10d 000f 	add.w	r0, sp, #15
    d4b8:	f7fc fc38 	bl	9d2c <ull_prepare_dequeue_iter>
		if (!p) {
    d4bc:	4601      	mov	r1, r0
    d4be:	2800      	cmp	r0, #0
    d4c0:	d0d2      	beq.n	d468 <lll_prepare_resolve+0x60>
	} while (p->is_aborted || p->is_resume);
    d4c2:	7f03      	ldrb	r3, [r0, #28]
    d4c4:	f013 0f03 	tst.w	r3, #3
    d4c8:	d1f4      	bne.n	d4b4 <lll_prepare_resolve+0xac>
	ret = preempt_ticker_start(NULL, p);
    d4ca:	2000      	movs	r0, #0
    d4cc:	f7ff fcf2 	bl	ceb4 <preempt_ticker_start>
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    d4d0:	2800      	cmp	r0, #0
    d4d2:	d0c9      	beq.n	d468 <lll_prepare_resolve+0x60>
    d4d4:	2802      	cmp	r0, #2
    d4d6:	d0c7      	beq.n	d468 <lll_prepare_resolve+0x60>
    d4d8:	f240 23d9 	movw	r3, #729	; 0x2d9
    d4dc:	4a20      	ldr	r2, [pc, #128]	; (d560 <lll_prepare_resolve+0x158>)
    d4de:	4923      	ldr	r1, [pc, #140]	; (d56c <lll_prepare_resolve+0x164>)
    d4e0:	4821      	ldr	r0, [pc, #132]	; (d568 <lll_prepare_resolve+0x160>)
    d4e2:	f00c faf2 	bl	19aca <assert_print>
    d4e6:	4040      	eors	r0, r0
    d4e8:	f380 8811 	msr	BASEPRI, r0
    d4ec:	f04f 0003 	mov.w	r0, #3
    d4f0:	df02      	svc	2
    d4f2:	e7b9      	b.n	d468 <lll_prepare_resolve+0x60>
		LL_ASSERT(next);
    d4f4:	f240 238e 	movw	r3, #654	; 0x28e
    d4f8:	4a19      	ldr	r2, [pc, #100]	; (d560 <lll_prepare_resolve+0x158>)
    d4fa:	491d      	ldr	r1, [pc, #116]	; (d570 <lll_prepare_resolve+0x168>)
    d4fc:	481a      	ldr	r0, [pc, #104]	; (d568 <lll_prepare_resolve+0x160>)
    d4fe:	f00c fae4 	bl	19aca <assert_print>
    d502:	4040      	eors	r0, r0
    d504:	f380 8811 	msr	BASEPRI, r0
    d508:	f04f 0003 	mov.w	r0, #3
    d50c:	df02      	svc	2
    d50e:	e7a6      	b.n	d45e <lll_prepare_resolve+0x56>
		ret  = preempt_ticker_start(p, next);
    d510:	4629      	mov	r1, r5
    d512:	4620      	mov	r0, r4
    d514:	f7ff fcce 	bl	ceb4 <preempt_ticker_start>
		LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    d518:	b108      	cbz	r0, d51e <lll_prepare_resolve+0x116>
    d51a:	2802      	cmp	r0, #2
    d51c:	d102      	bne.n	d524 <lll_prepare_resolve+0x11c>
		return -EINPROGRESS;
    d51e:	f06f 0476 	mvn.w	r4, #118	; 0x76
    d522:	e7a1      	b.n	d468 <lll_prepare_resolve+0x60>
		LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    d524:	f240 2399 	movw	r3, #665	; 0x299
    d528:	4a0d      	ldr	r2, [pc, #52]	; (d560 <lll_prepare_resolve+0x158>)
    d52a:	4910      	ldr	r1, [pc, #64]	; (d56c <lll_prepare_resolve+0x164>)
    d52c:	480e      	ldr	r0, [pc, #56]	; (d568 <lll_prepare_resolve+0x160>)
    d52e:	f00c facc 	bl	19aca <assert_print>
    d532:	4040      	eors	r0, r0
    d534:	f380 8811 	msr	BASEPRI, r0
    d538:	f04f 0003 	mov.w	r0, #3
    d53c:	df02      	svc	2
    d53e:	e7ee      	b.n	d51e <lll_prepare_resolve+0x116>
	LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    d540:	f44f 7333 	mov.w	r3, #716	; 0x2cc
    d544:	4a06      	ldr	r2, [pc, #24]	; (d560 <lll_prepare_resolve+0x158>)
    d546:	4909      	ldr	r1, [pc, #36]	; (d56c <lll_prepare_resolve+0x164>)
    d548:	4807      	ldr	r0, [pc, #28]	; (d568 <lll_prepare_resolve+0x160>)
    d54a:	f00c fabe 	bl	19aca <assert_print>
    d54e:	4040      	eors	r0, r0
    d550:	f380 8811 	msr	BASEPRI, r0
    d554:	f04f 0003 	mov.w	r0, #3
    d558:	df02      	svc	2
    d55a:	e7ab      	b.n	d4b4 <lll_prepare_resolve+0xac>
    d55c:	20008ae0 	.word	0x20008ae0
    d560:	0001fa80 	.word	0x0001fa80
    d564:	0001fbb0 	.word	0x0001fbb0
    d568:	0001f01c 	.word	0x0001f01c
    d56c:	0001f50c 	.word	0x0001f50c
    d570:	0001fba8 	.word	0x0001fba8

0000d574 <lll_clock_init>:

	return k_sem_take(&state.sem, K_MSEC(timeout));
}

int lll_clock_init(void)
{
    d574:	b508      	push	{r3, lr}
	struct onoff_manager *mgr =
		z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_LF);
    d576:	2001      	movs	r0, #1
    d578:	f003 fc32 	bl	10de0 <z_nrf_clock_control_get_onoff>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    d57c:	4904      	ldr	r1, [pc, #16]	; (d590 <lll_clock_init+0x1c>)
    d57e:	2300      	movs	r3, #0
    d580:	604b      	str	r3, [r1, #4]
    d582:	608b      	str	r3, [r1, #8]
    d584:	60cb      	str	r3, [r1, #12]
    d586:	2301      	movs	r3, #1
    d588:	608b      	str	r3, [r1, #8]

	sys_notify_init_spinwait(&lf_cli.notify);

	return onoff_request(mgr, &lf_cli);
    d58a:	f00c f81c 	bl	195c6 <onoff_request>
}
    d58e:	bd08      	pop	{r3, pc}
    d590:	20008afc 	.word	0x20008afc

0000d594 <lll_hfclock_on>:

	return 0;
}

int lll_hfclock_on(void)
{
    d594:	b508      	push	{r3, lr}
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    d596:	4b09      	ldr	r3, [pc, #36]	; (d5bc <lll_hfclock_on+0x28>)
    d598:	f3bf 8f5b 	dmb	ish
    d59c:	e853 2f00 	ldrex	r2, [r3]
    d5a0:	1c51      	adds	r1, r2, #1
    d5a2:	e843 1000 	strex	r0, r1, [r3]
    d5a6:	2800      	cmp	r0, #0
    d5a8:	d1f8      	bne.n	d59c <lll_hfclock_on+0x8>
    d5aa:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&hf_refcnt) > 0) {
    d5ae:	2a00      	cmp	r2, #0
    d5b0:	dd01      	ble.n	d5b6 <lll_hfclock_on+0x22>

	z_nrf_clock_bt_ctlr_hf_request();
	DEBUG_RADIO_XTAL(1);

	return 0;
}
    d5b2:	2000      	movs	r0, #0
    d5b4:	bd08      	pop	{r3, pc}
	z_nrf_clock_bt_ctlr_hf_request();
    d5b6:	f003 fc1b 	bl	10df0 <z_nrf_clock_bt_ctlr_hf_request>
	return 0;
    d5ba:	e7fa      	b.n	d5b2 <lll_hfclock_on+0x1e>
    d5bc:	20008af8 	.word	0x20008af8

0000d5c0 <lll_hfclock_off>:

	return err;
}

int lll_hfclock_off(void)
{
    d5c0:	b508      	push	{r3, lr}
	if (hf_refcnt < 1) {
    d5c2:	4b0d      	ldr	r3, [pc, #52]	; (d5f8 <lll_hfclock_off+0x38>)
    d5c4:	681b      	ldr	r3, [r3, #0]
    d5c6:	2b00      	cmp	r3, #0
    d5c8:	dd13      	ble.n	d5f2 <lll_hfclock_off+0x32>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    d5ca:	4b0b      	ldr	r3, [pc, #44]	; (d5f8 <lll_hfclock_off+0x38>)
    d5cc:	f3bf 8f5b 	dmb	ish
    d5d0:	e853 2f00 	ldrex	r2, [r3]
    d5d4:	1e51      	subs	r1, r2, #1
    d5d6:	e843 1000 	strex	r0, r1, [r3]
    d5da:	2800      	cmp	r0, #0
    d5dc:	d1f8      	bne.n	d5d0 <lll_hfclock_off+0x10>
    d5de:	f3bf 8f5b 	dmb	ish
		return -EALREADY;
	}

	if (atomic_dec(&hf_refcnt) > 1) {
    d5e2:	2a01      	cmp	r2, #1
    d5e4:	dd01      	ble.n	d5ea <lll_hfclock_off+0x2a>
		return 0;
    d5e6:	2000      	movs	r0, #0

	z_nrf_clock_bt_ctlr_hf_release();
	DEBUG_RADIO_XTAL(0);

	return 0;
}
    d5e8:	bd08      	pop	{r3, pc}
	z_nrf_clock_bt_ctlr_hf_release();
    d5ea:	f003 fc19 	bl	10e20 <z_nrf_clock_bt_ctlr_hf_release>
	return 0;
    d5ee:	2000      	movs	r0, #0
    d5f0:	e7fa      	b.n	d5e8 <lll_hfclock_off+0x28>
		return -EALREADY;
    d5f2:	f06f 0077 	mvn.w	r0, #119	; 0x77
    d5f6:	e7f7      	b.n	d5e8 <lll_hfclock_off+0x28>
    d5f8:	20008af8 	.word	0x20008af8

0000d5fc <lll_clock_ppm_get>:
}

uint32_t lll_clock_ppm_get(uint8_t sca)
{
	return sca_ppm_lut[sca];
}
    d5fc:	4b01      	ldr	r3, [pc, #4]	; (d604 <lll_clock_ppm_get+0x8>)
    d5fe:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    d602:	4770      	bx	lr
    d604:	0001fbdc 	.word	0x0001fbdc

0000d608 <ticker_op_start_cb>:

static void ticker_op_start_cb(uint32_t status, void *param)
{
	ARG_UNUSED(param);

	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    d608:	b900      	cbnz	r0, d60c <ticker_op_start_cb+0x4>
    d60a:	4770      	bx	lr
{
    d60c:	b508      	push	{r3, lr}
	LL_ASSERT(status == TICKER_STATUS_SUCCESS);
    d60e:	f240 2393 	movw	r3, #659	; 0x293
    d612:	4a06      	ldr	r2, [pc, #24]	; (d62c <ticker_op_start_cb+0x24>)
    d614:	4906      	ldr	r1, [pc, #24]	; (d630 <ticker_op_start_cb+0x28>)
    d616:	4807      	ldr	r0, [pc, #28]	; (d634 <ticker_op_start_cb+0x2c>)
    d618:	f00c fa57 	bl	19aca <assert_print>
    d61c:	4040      	eors	r0, r0
    d61e:	f380 8811 	msr	BASEPRI, r0
    d622:	f04f 0003 	mov.w	r0, #3
    d626:	df02      	svc	2
}
    d628:	bd08      	pop	{r3, pc}
    d62a:	bf00      	nop
    d62c:	0001fbec 	.word	0x0001fbec
    d630:	0001f71c 	.word	0x0001f71c
    d634:	0001f01c 	.word	0x0001f01c

0000d638 <common_prepare_cb>:
{
    d638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d63c:	b08c      	sub	sp, #48	; 0x30
    d63e:	4605      	mov	r5, r0
    d640:	460f      	mov	r7, r1
	lll = p->param;
    d642:	68c4      	ldr	r4, [r0, #12]
	lll->state = 0U;
    d644:	7923      	ldrb	r3, [r4, #4]
    d646:	f36f 0300 	bfc	r3, #0, #1
    d64a:	7123      	strb	r3, [r4, #4]
	radio_reset();
    d64c:	f002 fc30 	bl	feb0 <radio_reset>
	radio_tx_power_set(RADIO_TXP_DEFAULT);
    d650:	2000      	movs	r0, #0
    d652:	f002 fc59 	bl	ff08 <radio_tx_power_set>
	radio_phy_set(lll->phy, PHY_FLAGS_S8);
    d656:	7c20      	ldrb	r0, [r4, #16]
    d658:	2101      	movs	r1, #1
    d65a:	f000 0007 	and.w	r0, r0, #7
    d65e:	f002 fc3f 	bl	fee0 <radio_phy_set>
			    RADIO_PKT_CONF_PHY(lll->phy));
    d662:	7c22      	ldrb	r2, [r4, #16]
    d664:	f002 0207 	and.w	r2, r2, #7
	radio_pkt_configure(RADIO_PKT_CONF_LENGTH_8BIT, PDU_AC_LEG_PAYLOAD_SIZE_MAX,
    d668:	0052      	lsls	r2, r2, #1
    d66a:	2125      	movs	r1, #37	; 0x25
    d66c:	2008      	movs	r0, #8
    d66e:	f002 fc81 	bl	ff74 <radio_pkt_configure>
	lll->is_adv_ind = 0U;
    d672:	7c23      	ldrb	r3, [r4, #16]
    d674:	f36f 03c3 	bfc	r3, #3, #1
    d678:	7423      	strb	r3, [r4, #16]
	lll->is_aux_sched = 0U;
    d67a:	b2db      	uxtb	r3, r3
    d67c:	f36f 1304 	bfc	r3, #4, #1
    d680:	7423      	strb	r3, [r4, #16]
	node_rx = ull_pdu_rx_alloc_peek(1);
    d682:	2001      	movs	r0, #1
    d684:	f7fc faaa 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    d688:	4606      	mov	r6, r0
    d68a:	2800      	cmp	r0, #0
    d68c:	d055      	beq.n	d73a <common_prepare_cb+0x102>
	radio_pkt_rx_set(node_rx->pdu);
    d68e:	f106 0020 	add.w	r0, r6, #32
    d692:	f002 fca1 	bl	ffd8 <radio_pkt_rx_set>
	aa = sys_cpu_to_le32(PDU_AC_ACCESS_ADDR);
    d696:	4b60      	ldr	r3, [pc, #384]	; (d818 <common_prepare_cb+0x1e0>)
    d698:	930b      	str	r3, [sp, #44]	; 0x2c
	radio_aa_set((uint8_t *)&aa);
    d69a:	a80b      	add	r0, sp, #44	; 0x2c
    d69c:	f002 fc52 	bl	ff44 <radio_aa_set>
	radio_crc_configure(PDU_CRC_POLYNOMIAL,
    d6a0:	495e      	ldr	r1, [pc, #376]	; (d81c <common_prepare_cb+0x1e4>)
    d6a2:	f240 605b 	movw	r0, #1627	; 0x65b
    d6a6:	f002 fd01 	bl	100ac <radio_crc_configure>
	lll_chan_set(37 + lll->chan);
    d6aa:	7920      	ldrb	r0, [r4, #4]
    d6ac:	f3c0 0041 	ubfx	r0, r0, #1, #2
    d6b0:	3025      	adds	r0, #37	; 0x25
    d6b2:	f7ff fe41 	bl	d338 <lll_chan_set>
	radio_isr_set(isr_rx, lll);
    d6b6:	4621      	mov	r1, r4
    d6b8:	4859      	ldr	r0, [pc, #356]	; (d820 <common_prepare_cb+0x1e8>)
    d6ba:	f002 fbdb 	bl	fe74 <radio_isr_set>
	} else if (lll->type ||
    d6be:	7923      	ldrb	r3, [r4, #4]
    d6c0:	f013 0f20 	tst.w	r3, #32
    d6c4:	d047      	beq.n	d756 <common_prepare_cb+0x11e>
		radio_tmr_tifs_set(EVENT_IFS_US);
    d6c6:	2096      	movs	r0, #150	; 0x96
    d6c8:	f002 fea0 	bl	1040c <radio_tmr_tifs_set>
		radio_switch_complete_and_tx(0, 0, 0, 0);
    d6cc:	2300      	movs	r3, #0
    d6ce:	461a      	mov	r2, r3
    d6d0:	4619      	mov	r1, r3
    d6d2:	4618      	mov	r0, r3
    d6d4:	f002 fdce 	bl	10274 <radio_switch_complete_and_tx>
	if (ull_filter_lll_rl_enabled()) {
    d6d8:	f7ff faee 	bl	ccb8 <ull_filter_lll_rl_enabled>
    d6dc:	2800      	cmp	r0, #0
    d6de:	d13d      	bne.n	d75c <common_prepare_cb+0x124>
	if (IS_ENABLED(CONFIG_BT_CTLR_FILTER_ACCEPT_LIST) && lll->filter_policy) {
    d6e0:	7923      	ldrb	r3, [r4, #4]
    d6e2:	f013 0f18 	tst.w	r3, #24
    d6e6:	d153      	bne.n	d790 <common_prepare_cb+0x158>
	ticks_at_event = p->ticks_at_expire;
    d6e8:	682e      	ldr	r6, [r5, #0]
	ull = HDR_LLL2ULL(lll);
    d6ea:	f8d4 8000 	ldr.w	r8, [r4]
	ticks_at_event += lll_event_offset_get(ull);
    d6ee:	4640      	mov	r0, r8
    d6f0:	f00e ffe6 	bl	1c6c0 <lll_event_offset_get>
    d6f4:	4406      	add	r6, r0
	remainder_us = radio_tmr_start(0, ticks_at_start, remainder);
    d6f6:	686a      	ldr	r2, [r5, #4]
    d6f8:	f106 0109 	add.w	r1, r6, #9
    d6fc:	2000      	movs	r0, #0
    d6fe:	f002 fe91 	bl	10424 <radio_tmr_start>
	radio_tmr_end_capture();
    d702:	f002 ffab 	bl	1065c <radio_tmr_end_capture>
	radio_rssi_measure();
    d706:	f002 fddb 	bl	102c0 <radio_rssi_measure>
				   ull_scan_lll_handle_get(lll)),
    d70a:	4620      	mov	r0, r4
    d70c:	f00e fbfd 	bl	1bf0a <ull_scan_lll_handle_get>
	if (lll_preempt_calc(ull, (TICKER_ID_SCAN_BASE +
    d710:	3002      	adds	r0, #2
    d712:	4632      	mov	r2, r6
    d714:	b2c1      	uxtb	r1, r0
    d716:	4640      	mov	r0, r8
    d718:	f00e ffe0 	bl	1c6dc <lll_preempt_calc>
    d71c:	2800      	cmp	r0, #0
    d71e:	d140      	bne.n	d7a2 <common_prepare_cb+0x16a>
		if (!is_resume && lll->ticks_window) {
    d720:	b917      	cbnz	r7, d728 <common_prepare_cb+0xf0>
    d722:	69e3      	ldr	r3, [r4, #28]
    d724:	2b00      	cmp	r3, #0
    d726:	d143      	bne.n	d7b0 <common_prepare_cb+0x178>
		ret = lll_prepare_done(lll);
    d728:	4620      	mov	r0, r4
    d72a:	f00e ffc7 	bl	1c6bc <lll_prepare_done>
		LL_ASSERT(!ret);
    d72e:	2800      	cmp	r0, #0
    d730:	d163      	bne.n	d7fa <common_prepare_cb+0x1c2>
}
    d732:	2000      	movs	r0, #0
    d734:	b00c      	add	sp, #48	; 0x30
    d736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	LL_ASSERT(node_rx);
    d73a:	f44f 73c7 	mov.w	r3, #398	; 0x18e
    d73e:	4a39      	ldr	r2, [pc, #228]	; (d824 <common_prepare_cb+0x1ec>)
    d740:	4939      	ldr	r1, [pc, #228]	; (d828 <common_prepare_cb+0x1f0>)
    d742:	483a      	ldr	r0, [pc, #232]	; (d82c <common_prepare_cb+0x1f4>)
    d744:	f00c f9c1 	bl	19aca <assert_print>
    d748:	4040      	eors	r0, r0
    d74a:	f380 8811 	msr	BASEPRI, r0
    d74e:	f04f 0003 	mov.w	r0, #3
    d752:	df02      	svc	2
    d754:	e79b      	b.n	d68e <common_prepare_cb+0x56>
		radio_switch_complete_and_disable();
    d756:	f002 fda3 	bl	102a0 <radio_switch_complete_and_disable>
    d75a:	e7bd      	b.n	d6d8 <common_prepare_cb+0xa0>
			ull_filter_lll_get((lll->filter_policy &
    d75c:	7920      	ldrb	r0, [r4, #4]
    d75e:	f3c0 00c0 	ubfx	r0, r0, #3, #1
    d762:	f7fe fcbd 	bl	c0e0 <ull_filter_lll_get>
    d766:	4606      	mov	r6, r0
		uint8_t count, *irks = ull_filter_lll_irks_get(&count);
    d768:	f10d 002b 	add.w	r0, sp, #43	; 0x2b
    d76c:	f7ff f8f2 	bl	c954 <ull_filter_lll_irks_get>
    d770:	4680      	mov	r8, r0
		radio_filter_configure(filter->enable_bitmask,
    d772:	1cb2      	adds	r2, r6, #2
    d774:	7871      	ldrb	r1, [r6, #1]
    d776:	7830      	ldrb	r0, [r6, #0]
    d778:	f002 fdc4 	bl	10304 <radio_filter_configure>
		radio_ar_configure(count, irks, (lll->phy << 2));
    d77c:	7c22      	ldrb	r2, [r4, #16]
    d77e:	f002 0207 	and.w	r2, r2, #7
    d782:	0092      	lsls	r2, r2, #2
    d784:	4641      	mov	r1, r8
    d786:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
    d78a:	f002 ff75 	bl	10678 <radio_ar_configure>
    d78e:	e7ab      	b.n	d6e8 <common_prepare_cb+0xb0>
		struct lll_filter *fal = ull_filter_lll_get(true);
    d790:	2001      	movs	r0, #1
    d792:	f7fe fca5 	bl	c0e0 <ull_filter_lll_get>
		radio_filter_configure(fal->enable_bitmask,
    d796:	1c82      	adds	r2, r0, #2
    d798:	7841      	ldrb	r1, [r0, #1]
    d79a:	7800      	ldrb	r0, [r0, #0]
    d79c:	f002 fdb2 	bl	10304 <radio_filter_configure>
    d7a0:	e7a2      	b.n	d6e8 <common_prepare_cb+0xb0>
		radio_isr_set(isr_abort, lll);
    d7a2:	4621      	mov	r1, r4
    d7a4:	4822      	ldr	r0, [pc, #136]	; (d830 <common_prepare_cb+0x1f8>)
    d7a6:	f002 fb65 	bl	fe74 <radio_isr_set>
		radio_disable();
    d7aa:	f002 fc27 	bl	fffc <radio_disable>
    d7ae:	e7c0      	b.n	d732 <common_prepare_cb+0xfa>
			ret = ticker_start(TICKER_INSTANCE_ID_CTLR,
    d7b0:	f240 12fb 	movw	r2, #507	; 0x1fb
    d7b4:	9208      	str	r2, [sp, #32]
    d7b6:	4a1f      	ldr	r2, [pc, #124]	; (d834 <common_prepare_cb+0x1fc>)
    d7b8:	9207      	str	r2, [sp, #28]
    d7ba:	9406      	str	r4, [sp, #24]
    d7bc:	4a1e      	ldr	r2, [pc, #120]	; (d838 <common_prepare_cb+0x200>)
    d7be:	9205      	str	r2, [sp, #20]
    d7c0:	2000      	movs	r0, #0
    d7c2:	9004      	str	r0, [sp, #16]
    d7c4:	9003      	str	r0, [sp, #12]
    d7c6:	9002      	str	r0, [sp, #8]
    d7c8:	9001      	str	r0, [sp, #4]
    d7ca:	9300      	str	r3, [sp, #0]
    d7cc:	4633      	mov	r3, r6
    d7ce:	2201      	movs	r2, #1
    d7d0:	4601      	mov	r1, r0
    d7d2:	f00d f887 	bl	1a8e4 <ticker_start>
			LL_ASSERT((ret == TICKER_STATUS_SUCCESS) ||
    d7d6:	2800      	cmp	r0, #0
    d7d8:	d0a6      	beq.n	d728 <common_prepare_cb+0xf0>
    d7da:	2802      	cmp	r0, #2
    d7dc:	d0a4      	beq.n	d728 <common_prepare_cb+0xf0>
    d7de:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
    d7e2:	4a10      	ldr	r2, [pc, #64]	; (d824 <common_prepare_cb+0x1ec>)
    d7e4:	4915      	ldr	r1, [pc, #84]	; (d83c <common_prepare_cb+0x204>)
    d7e6:	4811      	ldr	r0, [pc, #68]	; (d82c <common_prepare_cb+0x1f4>)
    d7e8:	f00c f96f 	bl	19aca <assert_print>
    d7ec:	4040      	eors	r0, r0
    d7ee:	f380 8811 	msr	BASEPRI, r0
    d7f2:	f04f 0003 	mov.w	r0, #3
    d7f6:	df02      	svc	2
    d7f8:	e796      	b.n	d728 <common_prepare_cb+0xf0>
		LL_ASSERT(!ret);
    d7fa:	f240 2315 	movw	r3, #533	; 0x215
    d7fe:	4a09      	ldr	r2, [pc, #36]	; (d824 <common_prepare_cb+0x1ec>)
    d800:	490f      	ldr	r1, [pc, #60]	; (d840 <common_prepare_cb+0x208>)
    d802:	480a      	ldr	r0, [pc, #40]	; (d82c <common_prepare_cb+0x1f4>)
    d804:	f00c f961 	bl	19aca <assert_print>
    d808:	4040      	eors	r0, r0
    d80a:	f380 8811 	msr	BASEPRI, r0
    d80e:	f04f 0003 	mov.w	r0, #3
    d812:	df02      	svc	2
    d814:	e78d      	b.n	d732 <common_prepare_cb+0xfa>
    d816:	bf00      	nop
    d818:	8e89bed6 	.word	0x8e89bed6
    d81c:	00555555 	.word	0x00555555
    d820:	0000e059 	.word	0x0000e059
    d824:	0001fbec 	.word	0x0001fbec
    d828:	0001fc38 	.word	0x0001fc38
    d82c:	0001f01c 	.word	0x0001f01c
    d830:	0000d935 	.word	0x0000d935
    d834:	0000d609 	.word	0x0000d609
    d838:	0000d845 	.word	0x0000d845
    d83c:	0001f50c 	.word	0x0001f50c
    d840:	0001f3c8 	.word	0x0001f3c8

0000d844 <ticker_stop_cb>:
{
    d844:	b508      	push	{r3, lr}
	mfy.param = param;
    d846:	4b0c      	ldr	r3, [pc, #48]	; (d878 <ticker_stop_cb+0x34>)
    d848:	9a03      	ldr	r2, [sp, #12]
    d84a:	609a      	str	r2, [r3, #8]
	ret = mayfly_enqueue(TICKER_USER_ID_ULL_HIGH, TICKER_USER_ID_LLL, 0,
    d84c:	2200      	movs	r2, #0
    d84e:	4611      	mov	r1, r2
    d850:	2001      	movs	r0, #1
    d852:	f7f9 fcfd 	bl	7250 <mayfly_enqueue>
	LL_ASSERT(!ret);
    d856:	b900      	cbnz	r0, d85a <ticker_stop_cb+0x16>
}
    d858:	bd08      	pop	{r3, pc}
	LL_ASSERT(!ret);
    d85a:	f44f 7323 	mov.w	r3, #652	; 0x28c
    d85e:	4a07      	ldr	r2, [pc, #28]	; (d87c <ticker_stop_cb+0x38>)
    d860:	4907      	ldr	r1, [pc, #28]	; (d880 <ticker_stop_cb+0x3c>)
    d862:	4808      	ldr	r0, [pc, #32]	; (d884 <ticker_stop_cb+0x40>)
    d864:	f00c f931 	bl	19aca <assert_print>
    d868:	4040      	eors	r0, r0
    d86a:	f380 8811 	msr	BASEPRI, r0
    d86e:	f04f 0003 	mov.w	r0, #3
    d872:	df02      	svc	2
}
    d874:	e7f0      	b.n	d858 <ticker_stop_cb+0x14>
    d876:	bf00      	nop
    d878:	20000830 	.word	0x20000830
    d87c:	0001fbec 	.word	0x0001fbec
    d880:	0001f3c8 	.word	0x0001f3c8
    d884:	0001f01c 	.word	0x0001f01c

0000d888 <isr_common_done>:

	radio_isr_set(isr_rx, param);
}

static void isr_common_done(void *param)
{
    d888:	b530      	push	{r4, r5, lr}
    d88a:	b083      	sub	sp, #12
    d88c:	4604      	mov	r4, r0
	struct node_rx_pdu *node_rx;
	struct lll_scan *lll;

	/* Clear radio status and events */
	lll_isr_status_reset();
    d88e:	f00e ff47 	bl	1c720 <lll_isr_status_reset>

	/* Reset scanning state */
	lll = param;
	lll->state = 0U;
    d892:	7923      	ldrb	r3, [r4, #4]
    d894:	f36f 0300 	bfc	r3, #0, #1
    d898:	7123      	strb	r3, [r4, #4]

#if defined(CONFIG_BT_CTLR_ADV_EXT)
	lll->is_adv_ind = 0U;
    d89a:	7c23      	ldrb	r3, [r4, #16]
    d89c:	f36f 03c3 	bfc	r3, #3, #1
    d8a0:	7423      	strb	r3, [r4, #16]
#endif /* CONFIG_BT_CTLR_ADV_EXT */

	/* setup tIFS switching */
	if (0) {
		/* TODO: Add Rx-Rx switch usecase improvement in the future */
	} else if (lll->type ||
    d8a2:	7923      	ldrb	r3, [r4, #4]
    d8a4:	f013 0f20 	tst.w	r3, #32
    d8a8:	d01c      	beq.n	d8e4 <isr_common_done+0x5c>
#if defined(CONFIG_BT_CENTRAL)
		   lll->conn) {
#else /* !CONFIG_BT_CENTRAL */
		   0) {
#endif /* !CONFIG_BT_CENTRAL */
		radio_tmr_tifs_set(EVENT_IFS_US);
    d8aa:	2096      	movs	r0, #150	; 0x96
    d8ac:	f002 fdae 	bl	1040c <radio_tmr_tifs_set>
		radio_switch_complete_and_tx(0, 0, 0, 0);
    d8b0:	2300      	movs	r3, #0
    d8b2:	461a      	mov	r2, r3
    d8b4:	4619      	mov	r1, r3
    d8b6:	4618      	mov	r0, r3
    d8b8:	f002 fcdc 	bl	10274 <radio_switch_complete_and_tx>
	} else {
		radio_switch_complete_and_disable();
	}

	node_rx = ull_pdu_rx_alloc_peek(1);
    d8bc:	2001      	movs	r0, #1
    d8be:	f7fc f98d 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    d8c2:	4605      	mov	r5, r0
    d8c4:	b188      	cbz	r0, d8ea <isr_common_done+0x62>
	radio_pkt_rx_set(node_rx->pdu);
    d8c6:	f105 0020 	add.w	r0, r5, #32
    d8ca:	f002 fb85 	bl	ffd8 <radio_pkt_rx_set>

#if defined(CONFIG_BT_CTLR_PRIVACY)
	if (ull_filter_lll_rl_enabled()) {
    d8ce:	f7ff f9f3 	bl	ccb8 <ull_filter_lll_rl_enabled>
    d8d2:	b9c0      	cbnz	r0, d906 <isr_common_done+0x7e>
		radio_ar_configure(count, irks, 0);
#endif
	}
#endif /* CONFIG_BT_CTLR_PRIVACY */

	radio_rssi_measure();
    d8d4:	f002 fcf4 	bl	102c0 <radio_rssi_measure>

	radio_isr_set(isr_rx, param);
    d8d8:	4621      	mov	r1, r4
    d8da:	4812      	ldr	r0, [pc, #72]	; (d924 <isr_common_done+0x9c>)
    d8dc:	f002 faca 	bl	fe74 <radio_isr_set>
}
    d8e0:	b003      	add	sp, #12
    d8e2:	bd30      	pop	{r4, r5, pc}
		radio_switch_complete_and_disable();
    d8e4:	f002 fcdc 	bl	102a0 <radio_switch_complete_and_disable>
    d8e8:	e7e8      	b.n	d8bc <isr_common_done+0x34>
	LL_ASSERT(node_rx);
    d8ea:	f240 3356 	movw	r3, #854	; 0x356
    d8ee:	4a0e      	ldr	r2, [pc, #56]	; (d928 <isr_common_done+0xa0>)
    d8f0:	490e      	ldr	r1, [pc, #56]	; (d92c <isr_common_done+0xa4>)
    d8f2:	480f      	ldr	r0, [pc, #60]	; (d930 <isr_common_done+0xa8>)
    d8f4:	f00c f8e9 	bl	19aca <assert_print>
    d8f8:	4040      	eors	r0, r0
    d8fa:	f380 8811 	msr	BASEPRI, r0
    d8fe:	f04f 0003 	mov.w	r0, #3
    d902:	df02      	svc	2
    d904:	e7df      	b.n	d8c6 <isr_common_done+0x3e>
		uint8_t count, *irks = ull_filter_lll_irks_get(&count);
    d906:	f10d 0007 	add.w	r0, sp, #7
    d90a:	f7ff f823 	bl	c954 <ull_filter_lll_irks_get>
    d90e:	4601      	mov	r1, r0
		radio_ar_configure(count, irks, (lll->phy << 2));
    d910:	7c22      	ldrb	r2, [r4, #16]
    d912:	f002 0207 	and.w	r2, r2, #7
    d916:	0092      	lsls	r2, r2, #2
    d918:	f89d 0007 	ldrb.w	r0, [sp, #7]
    d91c:	f002 feac 	bl	10678 <radio_ar_configure>
    d920:	e7d8      	b.n	d8d4 <isr_common_done+0x4c>
    d922:	bf00      	nop
    d924:	0000e059 	.word	0x0000e059
    d928:	0001fbec 	.word	0x0001fbec
    d92c:	0001fc38 	.word	0x0001fc38
    d930:	0001f01c 	.word	0x0001f01c

0000d934 <isr_abort>:
}

#if defined(CONFIG_BT_CTLR_XTAL_ADVANCED) && \
	(EVENT_OVERHEAD_PREEMPT_US <= EVENT_OVERHEAD_PREEMPT_MIN_US)
static void isr_abort(void *param)
{
    d934:	b510      	push	{r4, lr}
    d936:	4604      	mov	r4, r0
	/* Clear radio status and events */
	lll_isr_status_reset();
    d938:	f00e fef2 	bl	1c720 <lll_isr_status_reset>

	/* Disable Rx filters when aborting scan prepare */
	radio_filter_disable();
    d93c:	f002 fd16 	bl	1036c <radio_filter_disable>
	struct event_done_extra *extra;

	/* Generate Scan done events so that duration and max expiry is
	 * detected in ULL.
	 */
	extra = ull_done_extra_type_set(EVENT_DONE_EXTRA_TYPE_SCAN);
    d940:	2001      	movs	r0, #1
    d942:	f00e fa4e 	bl	1bde2 <ull_done_extra_type_set>
	LL_ASSERT(extra);
    d946:	b118      	cbz	r0, d950 <isr_abort+0x1c>
#endif  /* CONFIG_BT_CTLR_ADV_EXT */

	lll_isr_cleanup(param);
    d948:	4620      	mov	r0, r4
    d94a:	f7ff fd2f 	bl	d3ac <lll_isr_cleanup>
}
    d94e:	bd10      	pop	{r4, pc}
	LL_ASSERT(extra);
    d950:	f240 33de 	movw	r3, #990	; 0x3de
    d954:	4a05      	ldr	r2, [pc, #20]	; (d96c <isr_abort+0x38>)
    d956:	4906      	ldr	r1, [pc, #24]	; (d970 <isr_abort+0x3c>)
    d958:	4806      	ldr	r0, [pc, #24]	; (d974 <isr_abort+0x40>)
    d95a:	f00c f8b6 	bl	19aca <assert_print>
    d95e:	4040      	eors	r0, r0
    d960:	f380 8811 	msr	BASEPRI, r0
    d964:	f04f 0003 	mov.w	r0, #3
    d968:	df02      	svc	2
    d96a:	e7ed      	b.n	d948 <isr_abort+0x14>
    d96c:	0001fbec 	.word	0x0001fbec
    d970:	0001fc40 	.word	0x0001fc40
    d974:	0001f01c 	.word	0x0001f01c

0000d978 <isr_tx>:
{
    d978:	b530      	push	{r4, r5, lr}
    d97a:	b083      	sub	sp, #12
    d97c:	4605      	mov	r5, r0
	lll_isr_tx_status_reset();
    d97e:	f00e fec1 	bl	1c704 <lll_isr_tx_status_reset>
	radio_switch_complete_and_disable();
    d982:	f002 fc8d 	bl	102a0 <radio_switch_complete_and_disable>
	node_rx = ull_pdu_rx_alloc_peek(1);
    d986:	2001      	movs	r0, #1
    d988:	f7fc f928 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    d98c:	4604      	mov	r4, r0
    d98e:	b318      	cbz	r0, d9d8 <isr_tx+0x60>
	radio_pkt_rx_set(node_rx->pdu);
    d990:	f104 0020 	add.w	r0, r4, #32
    d994:	f002 fb20 	bl	ffd8 <radio_pkt_rx_set>
	LL_ASSERT(!radio_is_ready());
    d998:	f002 fb52 	bl	10040 <radio_is_ready>
    d99c:	bb50      	cbnz	r0, d9f4 <isr_tx+0x7c>
	if (ull_filter_lll_rl_enabled()) {
    d99e:	f7ff f98b 	bl	ccb8 <ull_filter_lll_rl_enabled>
    d9a2:	2800      	cmp	r0, #0
    d9a4:	d134      	bne.n	da10 <isr_tx+0x98>
	hcto = radio_tmr_tifs_base_get() + EVENT_IFS_US + 4 + 1;
    d9a6:	f00f f959 	bl	1cc5c <radio_tmr_tifs_base_get>
    d9aa:	f100 049b 	add.w	r4, r0, #155	; 0x9b
	hcto += radio_rx_chain_delay_get(0, 0);
    d9ae:	2100      	movs	r1, #0
    d9b0:	4608      	mov	r0, r1
    d9b2:	f00f f94b 	bl	1cc4c <radio_rx_chain_delay_get>
    d9b6:	4404      	add	r4, r0
	hcto += addr_us_get(0);
    d9b8:	3428      	adds	r4, #40	; 0x28
	hcto -= radio_tx_chain_delay_get(0, 0);
    d9ba:	2100      	movs	r1, #0
    d9bc:	4608      	mov	r0, r1
    d9be:	f00f f941 	bl	1cc44 <radio_tx_chain_delay_get>
	radio_tmr_hcto_configure(hcto);
    d9c2:	1a20      	subs	r0, r4, r0
    d9c4:	f002 fe06 	bl	105d4 <radio_tmr_hcto_configure>
	radio_rssi_measure();
    d9c8:	f002 fc7a 	bl	102c0 <radio_rssi_measure>
	radio_isr_set(isr_rx, param);
    d9cc:	4629      	mov	r1, r5
    d9ce:	4817      	ldr	r0, [pc, #92]	; (da2c <isr_tx+0xb4>)
    d9d0:	f002 fa50 	bl	fe74 <radio_isr_set>
}
    d9d4:	b003      	add	sp, #12
    d9d6:	bd30      	pop	{r4, r5, pc}
	LL_ASSERT(node_rx);
    d9d8:	f44f 7344 	mov.w	r3, #784	; 0x310
    d9dc:	4a14      	ldr	r2, [pc, #80]	; (da30 <isr_tx+0xb8>)
    d9de:	4915      	ldr	r1, [pc, #84]	; (da34 <isr_tx+0xbc>)
    d9e0:	4815      	ldr	r0, [pc, #84]	; (da38 <isr_tx+0xc0>)
    d9e2:	f00c f872 	bl	19aca <assert_print>
    d9e6:	4040      	eors	r0, r0
    d9e8:	f380 8811 	msr	BASEPRI, r0
    d9ec:	f04f 0003 	mov.w	r0, #3
    d9f0:	df02      	svc	2
    d9f2:	e7cd      	b.n	d990 <isr_tx+0x18>
	LL_ASSERT(!radio_is_ready());
    d9f4:	f44f 7345 	mov.w	r3, #788	; 0x314
    d9f8:	4a0d      	ldr	r2, [pc, #52]	; (da30 <isr_tx+0xb8>)
    d9fa:	4910      	ldr	r1, [pc, #64]	; (da3c <isr_tx+0xc4>)
    d9fc:	480e      	ldr	r0, [pc, #56]	; (da38 <isr_tx+0xc0>)
    d9fe:	f00c f864 	bl	19aca <assert_print>
    da02:	4040      	eors	r0, r0
    da04:	f380 8811 	msr	BASEPRI, r0
    da08:	f04f 0003 	mov.w	r0, #3
    da0c:	df02      	svc	2
    da0e:	e7c6      	b.n	d99e <isr_tx+0x26>
		uint8_t count, *irks = ull_filter_lll_irks_get(&count);
    da10:	f10d 0007 	add.w	r0, sp, #7
    da14:	f7fe ff9e 	bl	c954 <ull_filter_lll_irks_get>
    da18:	4601      	mov	r1, r0
		radio_ar_configure(count, irks, (lll->phy << 2));
    da1a:	7c2a      	ldrb	r2, [r5, #16]
    da1c:	f002 0207 	and.w	r2, r2, #7
    da20:	0092      	lsls	r2, r2, #2
    da22:	f89d 0007 	ldrb.w	r0, [sp, #7]
    da26:	f002 fe27 	bl	10678 <radio_ar_configure>
    da2a:	e7bc      	b.n	d9a6 <isr_tx+0x2e>
    da2c:	0000e059 	.word	0x0000e059
    da30:	0001fbec 	.word	0x0001fbec
    da34:	0001fc38 	.word	0x0001fc38
    da38:	0001f01c 	.word	0x0001f01c
    da3c:	0001fc48 	.word	0x0001fc48

0000da40 <isr_rx_scan_report>:

static int isr_rx_scan_report(struct lll_scan *lll, uint8_t devmatch_ok,
			      uint8_t irkmatch_ok, uint8_t rl_idx,
			      uint8_t rssi_ready, uint8_t phy_flags_rx,
			      bool dir_report)
{
    da40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    da44:	b085      	sub	sp, #20
    da46:	4606      	mov	r6, r0
    da48:	460f      	mov	r7, r1
    da4a:	4690      	mov	r8, r2
    da4c:	461d      	mov	r5, r3
    da4e:	f89d 9038 	ldrb.w	r9, [sp, #56]	; 0x38
    da52:	f89d a03c 	ldrb.w	sl, [sp, #60]	; 0x3c
	struct node_rx_pdu *node_rx;
	int err = 0;

	node_rx = ull_pdu_rx_alloc_peek(3);
    da56:	2003      	movs	r0, #3
    da58:	f7fc f8c0 	bl	9bdc <ull_pdu_rx_alloc_peek>
	if (!node_rx) {
    da5c:	2800      	cmp	r0, #0
    da5e:	f000 809a 	beq.w	db96 <isr_rx_scan_report+0x156>
    da62:	4604      	mov	r4, r0
		return -ENOBUFS;
	}
	ull_pdu_rx_alloc();
    da64:	f7fc f8da 	bl	9c1c <ull_pdu_rx_alloc>

	/* Prepare the report (adv or scan resp) */
	node_rx->hdr.handle = 0xffff;
    da68:	f64f 73ff 	movw	r3, #65535	; 0xffff
    da6c:	80e3      	strh	r3, [r4, #6]
		   _radio.advertiser.is_mesh) {
		node_rx->hdr.type = NODE_RX_TYPE_MESH_REPORT;
#endif /* CONFIG_BT_HCI_MESH_EXT */

#if defined(CONFIG_BT_CTLR_ADV_EXT)
	} else if (lll->phy) {
    da6e:	7c33      	ldrb	r3, [r6, #16]
    da70:	f013 0f07 	tst.w	r3, #7
    da74:	d05d      	beq.n	db32 <isr_rx_scan_report+0xf2>
		struct pdu_adv *pdu_adv_rx;

		switch (lll->phy) {
    da76:	f003 0307 	and.w	r3, r3, #7
    da7a:	2b01      	cmp	r3, #1
    da7c:	d00f      	beq.n	da9e <isr_rx_scan_report+0x5e>
    da7e:	2b04      	cmp	r3, #4
    da80:	d01b      	beq.n	daba <isr_rx_scan_report+0x7a>
		case PHY_CODED:
			node_rx->hdr.type = NODE_RX_TYPE_EXT_CODED_REPORT;
			break;

		default:
			LL_ASSERT(0);
    da82:	f240 53ed 	movw	r3, #1517	; 0x5ed
    da86:	4a45      	ldr	r2, [pc, #276]	; (db9c <isr_rx_scan_report+0x15c>)
    da88:	4945      	ldr	r1, [pc, #276]	; (dba0 <isr_rx_scan_report+0x160>)
    da8a:	4846      	ldr	r0, [pc, #280]	; (dba4 <isr_rx_scan_report+0x164>)
    da8c:	f00c f81d 	bl	19aca <assert_print>
    da90:	4040      	eors	r0, r0
    da92:	f380 8811 	msr	BASEPRI, r0
    da96:	f04f 0003 	mov.w	r0, #3
    da9a:	df02      	svc	2
			break;
    da9c:	e001      	b.n	daa2 <isr_rx_scan_report+0x62>
			node_rx->hdr.type = NODE_RX_TYPE_EXT_1M_REPORT;
    da9e:	2306      	movs	r3, #6
    daa0:	7123      	strb	r3, [r4, #4]
		}

		pdu_adv_rx = (void *)node_rx->pdu;
    daa2:	f104 0b20 	add.w	fp, r4, #32
		switch (pdu_adv_rx->type) {
    daa6:	f894 3020 	ldrb.w	r3, [r4, #32]
    daaa:	f003 030f 	and.w	r3, r3, #15
    daae:	2b04      	cmp	r3, #4
    dab0:	d006      	beq.n	dac0 <isr_rx_scan_report+0x80>
    dab2:	2b07      	cmp	r3, #7
    dab4:	d011      	beq.n	dada <isr_rx_scan_report+0x9a>
    dab6:	2600      	movs	r6, #0
    dab8:	e03e      	b.n	db38 <isr_rx_scan_report+0xf8>
			node_rx->hdr.type = NODE_RX_TYPE_EXT_CODED_REPORT;
    daba:	2308      	movs	r3, #8
    dabc:	7123      	strb	r3, [r4, #4]
			break;
    dabe:	e7f0      	b.n	daa2 <isr_rx_scan_report+0x62>
		case PDU_ADV_TYPE_SCAN_RSP:
			if (lll->is_adv_ind) {
    dac0:	7c33      	ldrb	r3, [r6, #16]
    dac2:	f013 0f08 	tst.w	r3, #8
    dac6:	d05c      	beq.n	db82 <isr_rx_scan_report+0x142>
				pdu_adv_rx->type =
    dac8:	f894 3020 	ldrb.w	r3, [r4, #32]
    dacc:	2205      	movs	r2, #5
    dace:	f362 0303 	bfi	r3, r2, #0, #4
    dad2:	f884 3020 	strb.w	r3, [r4, #32]
	int err = 0;
    dad6:	2600      	movs	r6, #0
    dad8:	e02e      	b.n	db38 <isr_rx_scan_report+0xf8>
		case PDU_ADV_TYPE_EXT_IND:
			{
				struct node_rx_ftr *ftr;

				ftr = &(node_rx->hdr.rx_ftr);
				ftr->param = lll;
    dada:	60a6      	str	r6, [r4, #8]
				ftr->ticks_anchor = radio_tmr_start_get();
    dadc:	f002 fd68 	bl	105b0 <radio_tmr_start_get>
    dae0:	6120      	str	r0, [r4, #16]
				ftr->radio_end_us =
					radio_tmr_end_get() -
    dae2:	f002 fdc3 	bl	1066c <radio_tmr_end_get>
    dae6:	9003      	str	r0, [sp, #12]
					radio_rx_chain_delay_get(lll->phy,
    dae8:	7c30      	ldrb	r0, [r6, #16]
    daea:	4651      	mov	r1, sl
    daec:	f000 0007 	and.w	r0, r0, #7
    daf0:	f00f f8ac 	bl	1cc4c <radio_rx_chain_delay_get>
					radio_tmr_end_get() -
    daf4:	9b03      	ldr	r3, [sp, #12]
    daf6:	1a18      	subs	r0, r3, r0
				ftr->radio_end_us =
    daf8:	6160      	str	r0, [r4, #20]
								 phy_flags_rx);
				ftr->phy_flags = phy_flags_rx;
    dafa:	7ea3      	ldrb	r3, [r4, #26]
    dafc:	f36a 0382 	bfi	r3, sl, #2, #1
    db00:	76a3      	strb	r3, [r4, #26]
				ftr->aux_lll_sched =
					lll_scan_aux_setup(pdu_adv_rx, lll->phy,
    db02:	7c31      	ldrb	r1, [r6, #16]
    db04:	9600      	str	r6, [sp, #0]
    db06:	4b28      	ldr	r3, [pc, #160]	; (dba8 <isr_rx_scan_report+0x168>)
    db08:	4652      	mov	r2, sl
    db0a:	f001 0107 	and.w	r1, r1, #7
    db0e:	4658      	mov	r0, fp
    db10:	f000 fe98 	bl	e844 <lll_scan_aux_setup>
				ftr->aux_lll_sched =
    db14:	7ee3      	ldrb	r3, [r4, #27]
    db16:	f360 03c3 	bfi	r3, r0, #3, #1
    db1a:	76e3      	strb	r3, [r4, #27]
							   phy_flags_rx,
							   lll_scan_aux_isr_aux_setup,
							   lll);
				if (ftr->aux_lll_sched) {
    db1c:	b2db      	uxtb	r3, r3
    db1e:	f013 0f08 	tst.w	r3, #8
    db22:	d030      	beq.n	db86 <isr_rx_scan_report+0x146>
					lll->is_aux_sched = 1U;
    db24:	7c33      	ldrb	r3, [r6, #16]
    db26:	f043 0310 	orr.w	r3, r3, #16
    db2a:	7433      	strb	r3, [r6, #16]
					err = -EBUSY;
    db2c:	f06f 060f 	mvn.w	r6, #15
    db30:	e002      	b.n	db38 <isr_rx_scan_report+0xf8>
			}
			break;
		}
#endif /* CONFIG_BT_CTLR_ADV_EXT */
	} else {
		node_rx->hdr.type = NODE_RX_TYPE_REPORT;
    db32:	2305      	movs	r3, #5
    db34:	7123      	strb	r3, [r4, #4]
	int err = 0;
    db36:	2600      	movs	r6, #0
	}

	node_rx->hdr.rx_ftr.rssi = (rssi_ready) ? radio_rssi_get() :
    db38:	f1b9 0f00 	cmp.w	r9, #0
    db3c:	d125      	bne.n	db8a <isr_rx_scan_report+0x14a>
    db3e:	207f      	movs	r0, #127	; 0x7f
    db40:	7620      	strb	r0, [r4, #24]
						  BT_HCI_LE_RSSI_NOT_AVAILABLE;
#if defined(CONFIG_BT_CTLR_PRIVACY)
	/* save the resolving list index. */
	node_rx->hdr.rx_ftr.rl_idx = irkmatch_ok ? rl_idx : FILTER_IDX_NONE;
    db42:	f1b8 0f00 	cmp.w	r8, #0
    db46:	d024      	beq.n	db92 <isr_rx_scan_report+0x152>
    db48:	462b      	mov	r3, r5
    db4a:	7663      	strb	r3, [r4, #25]

#if defined(CONFIG_BT_CTLR_ADV_EXT)
	node_rx->hdr.rx_ftr.direct_resolved = (rl_idx != FILTER_IDX_NONE);
    db4c:	3dff      	subs	r5, #255	; 0xff
    db4e:	bf18      	it	ne
    db50:	2501      	movne	r5, #1
    db52:	7ea3      	ldrb	r3, [r4, #26]
    db54:	f365 1345 	bfi	r3, r5, #5, #1
    db58:	76a3      	strb	r3, [r4, #26]
#endif /* CONFIG_BT_CTLR_ADV_EXT */
#endif /* CONFIG_BT_CTLR_PRIVACY */

#if defined(CONFIG_BT_CTLR_EXT_SCAN_FP)
	/* save the directed adv report flag */
	node_rx->hdr.rx_ftr.direct = dir_report;
    db5a:	b2db      	uxtb	r3, r3
    db5c:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    db60:	f362 0341 	bfi	r3, r2, #1, #1
    db64:	76a3      	strb	r3, [r4, #26]
#endif /* CONFIG_BT_CTLR_EXT_SCAN_FP */

#if defined(CONFIG_BT_CTLR_SYNC_PERIODIC) && \
	defined(CONFIG_BT_CTLR_FILTER_ACCEPT_LIST)
	node_rx->hdr.rx_ftr.devmatch = devmatch_ok;
    db66:	7ee3      	ldrb	r3, [r4, #27]
    db68:	f367 0341 	bfi	r3, r7, #1, #1
    db6c:	76e3      	strb	r3, [r4, #27]
		node_rx->hdr.rx_ftr.chan = _radio.scanner.chan - 1;
		node_rx->hdr.rx_ftr.ticks_anchor = _radio.ticks_anchor;
	}
#endif /* CONFIG_BT_CTLR_EXT_SCAN_FP */

	ull_rx_put(node_rx->hdr.link, node_rx);
    db6e:	4621      	mov	r1, r4
    db70:	6820      	ldr	r0, [r4, #0]
    db72:	f7fc f86f 	bl	9c54 <ull_rx_put>
	ull_rx_sched();
    db76:	f7fc f875 	bl	9c64 <ull_rx_sched>

	return err;
}
    db7a:	4630      	mov	r0, r6
    db7c:	b005      	add	sp, #20
    db7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	int err = 0;
    db82:	2600      	movs	r6, #0
    db84:	e7d8      	b.n	db38 <isr_rx_scan_report+0xf8>
    db86:	2600      	movs	r6, #0
    db88:	e7d6      	b.n	db38 <isr_rx_scan_report+0xf8>
	node_rx->hdr.rx_ftr.rssi = (rssi_ready) ? radio_rssi_get() :
    db8a:	f002 fba3 	bl	102d4 <radio_rssi_get>
    db8e:	b2c0      	uxtb	r0, r0
    db90:	e7d6      	b.n	db40 <isr_rx_scan_report+0x100>
	node_rx->hdr.rx_ftr.rl_idx = irkmatch_ok ? rl_idx : FILTER_IDX_NONE;
    db92:	23ff      	movs	r3, #255	; 0xff
    db94:	e7d9      	b.n	db4a <isr_rx_scan_report+0x10a>
		return -ENOBUFS;
    db96:	f06f 0668 	mvn.w	r6, #104	; 0x68
    db9a:	e7ee      	b.n	db7a <isr_rx_scan_report+0x13a>
    db9c:	0001fbec 	.word	0x0001fbec
    dba0:	0001f1d4 	.word	0x0001f1d4
    dba4:	0001f01c 	.word	0x0001f01c
    dba8:	0000e649 	.word	0x0000e649

0000dbac <abort_cb>:
{
    dbac:	b510      	push	{r4, lr}
    dbae:	460c      	mov	r4, r1
	if (!prepare_param) {
    dbb0:	b138      	cbz	r0, dbc2 <abort_cb+0x16>
	err = lll_hfclock_off();
    dbb2:	f7ff fd05 	bl	d5c0 <lll_hfclock_off>
	LL_ASSERT(err >= 0);
    dbb6:	2800      	cmp	r0, #0
    dbb8:	db09      	blt.n	dbce <abort_cb+0x22>
	lll_done(param);
    dbba:	4620      	mov	r0, r4
    dbbc:	f7ff fb5a 	bl	d274 <lll_done>
}
    dbc0:	bd10      	pop	{r4, pc}
			radio_isr_set(isr_done_cleanup, param);
    dbc2:	480a      	ldr	r0, [pc, #40]	; (dbec <abort_cb+0x40>)
    dbc4:	f002 f956 	bl	fe74 <radio_isr_set>
			radio_disable();
    dbc8:	f002 fa18 	bl	fffc <radio_disable>
		return;
    dbcc:	e7f8      	b.n	dbc0 <abort_cb+0x14>
	LL_ASSERT(err >= 0);
    dbce:	f44f 731f 	mov.w	r3, #636	; 0x27c
    dbd2:	4a07      	ldr	r2, [pc, #28]	; (dbf0 <abort_cb+0x44>)
    dbd4:	4907      	ldr	r1, [pc, #28]	; (dbf4 <abort_cb+0x48>)
    dbd6:	4808      	ldr	r0, [pc, #32]	; (dbf8 <abort_cb+0x4c>)
    dbd8:	f00b ff77 	bl	19aca <assert_print>
    dbdc:	4040      	eors	r0, r0
    dbde:	f380 8811 	msr	BASEPRI, r0
    dbe2:	f04f 0003 	mov.w	r0, #3
    dbe6:	df02      	svc	2
    dbe8:	e7e7      	b.n	dbba <abort_cb+0xe>
    dbea:	bf00      	nop
    dbec:	0000dbfd 	.word	0x0000dbfd
    dbf0:	0001fbec 	.word	0x0001fbec
    dbf4:	0001fb9c 	.word	0x0001fb9c
    dbf8:	0001f01c 	.word	0x0001f01c

0000dbfc <isr_done_cleanup>:
{
    dbfc:	b530      	push	{r4, r5, lr}
    dbfe:	b085      	sub	sp, #20
    dc00:	4604      	mov	r4, r0
	lll_isr_status_reset();
    dc02:	f00e fd8d 	bl	1c720 <lll_isr_status_reset>
	if (lll_is_done(param, &is_resume)) {
    dc06:	f10d 010f 	add.w	r1, sp, #15
    dc0a:	4620      	mov	r0, r4
    dc0c:	f7ff fb86 	bl	d31c <lll_is_done>
    dc10:	b108      	cbz	r0, dc16 <isr_done_cleanup+0x1a>
}
    dc12:	b005      	add	sp, #20
    dc14:	bd30      	pop	{r4, r5, pc}
	radio_filter_disable();
    dc16:	f002 fba9 	bl	1036c <radio_filter_disable>
	if (++lll->chan == ADV_CHAN_MAX) {
    dc1a:	7922      	ldrb	r2, [r4, #4]
    dc1c:	f3c2 0341 	ubfx	r3, r2, #1, #2
    dc20:	3301      	adds	r3, #1
    dc22:	f003 0303 	and.w	r3, r3, #3
    dc26:	f363 0242 	bfi	r2, r3, #1, #2
    dc2a:	7122      	strb	r2, [r4, #4]
    dc2c:	2b03      	cmp	r3, #3
    dc2e:	d013      	beq.n	dc58 <isr_done_cleanup+0x5c>
	ticker_stop(TICKER_INSTANCE_ID_CTLR, TICKER_USER_ID_LLL,
    dc30:	2000      	movs	r0, #0
    dc32:	9000      	str	r0, [sp, #0]
    dc34:	4603      	mov	r3, r0
    dc36:	2201      	movs	r2, #1
    dc38:	4601      	mov	r1, r0
    dc3a:	f7f9 fd7f 	bl	773c <ticker_stop>
	if (!is_resume) {
    dc3e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    dc42:	b173      	cbz	r3, dc62 <isr_done_cleanup+0x66>
	if (unlikely(lll->duration_reload && !lll->duration_expire)) {
    dc44:	89a3      	ldrh	r3, [r4, #12]
    dc46:	b9fb      	cbnz	r3, dc88 <isr_done_cleanup+0x8c>
	if (lll->is_aux_sched) {
    dc48:	7c23      	ldrb	r3, [r4, #16]
    dc4a:	f013 0f10 	tst.w	r3, #16
    dc4e:	d123      	bne.n	dc98 <isr_done_cleanup+0x9c>
	lll_isr_cleanup(param);
    dc50:	4620      	mov	r0, r4
    dc52:	f7ff fbab 	bl	d3ac <lll_isr_cleanup>
    dc56:	e7dc      	b.n	dc12 <isr_done_cleanup+0x16>
		lll->chan = 0U;
    dc58:	b2d3      	uxtb	r3, r2
    dc5a:	f36f 0342 	bfc	r3, #1, #2
    dc5e:	7123      	strb	r3, [r4, #4]
    dc60:	e7e6      	b.n	dc30 <isr_done_cleanup+0x34>
		extra = ull_done_extra_type_set(EVENT_DONE_EXTRA_TYPE_SCAN);
    dc62:	2001      	movs	r0, #1
    dc64:	f00e f8bd 	bl	1bde2 <ull_done_extra_type_set>
		LL_ASSERT(extra);
    dc68:	2800      	cmp	r0, #0
    dc6a:	d1eb      	bne.n	dc44 <isr_done_cleanup+0x48>
    dc6c:	f240 432d 	movw	r3, #1069	; 0x42d
    dc70:	4a19      	ldr	r2, [pc, #100]	; (dcd8 <isr_done_cleanup+0xdc>)
    dc72:	491a      	ldr	r1, [pc, #104]	; (dcdc <isr_done_cleanup+0xe0>)
    dc74:	481a      	ldr	r0, [pc, #104]	; (dce0 <isr_done_cleanup+0xe4>)
    dc76:	f00b ff28 	bl	19aca <assert_print>
    dc7a:	4040      	eors	r0, r0
    dc7c:	f380 8811 	msr	BASEPRI, r0
    dc80:	f04f 0003 	mov.w	r0, #3
    dc84:	df02      	svc	2
    dc86:	e7dd      	b.n	dc44 <isr_done_cleanup+0x48>
	if (unlikely(lll->duration_reload && !lll->duration_expire)) {
    dc88:	89e3      	ldrh	r3, [r4, #14]
    dc8a:	2b00      	cmp	r3, #0
    dc8c:	d1dc      	bne.n	dc48 <isr_done_cleanup+0x4c>
		lll->is_stop = 1U;
    dc8e:	7923      	ldrb	r3, [r4, #4]
    dc90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    dc94:	7123      	strb	r3, [r4, #4]
    dc96:	e7d7      	b.n	dc48 <isr_done_cleanup+0x4c>
		lll->is_aux_sched = 0U;
    dc98:	7c23      	ldrb	r3, [r4, #16]
    dc9a:	f36f 1304 	bfc	r3, #4, #1
    dc9e:	7423      	strb	r3, [r4, #16]
		node_rx = ull_pdu_rx_alloc();
    dca0:	f7fb ffbc 	bl	9c1c <ull_pdu_rx_alloc>
		LL_ASSERT(node_rx);
    dca4:	4605      	mov	r5, r0
    dca6:	b148      	cbz	r0, dcbc <isr_done_cleanup+0xc0>
		node_rx->hdr.type = NODE_RX_TYPE_EXT_AUX_RELEASE;
    dca8:	230a      	movs	r3, #10
    dcaa:	712b      	strb	r3, [r5, #4]
		node_rx->hdr.rx_ftr.param = lll;
    dcac:	60ac      	str	r4, [r5, #8]
		ull_rx_put(node_rx->hdr.link, node_rx);
    dcae:	4629      	mov	r1, r5
    dcb0:	6828      	ldr	r0, [r5, #0]
    dcb2:	f7fb ffcf 	bl	9c54 <ull_rx_put>
		ull_rx_sched();
    dcb6:	f7fb ffd5 	bl	9c64 <ull_rx_sched>
    dcba:	e7c9      	b.n	dc50 <isr_done_cleanup+0x54>
		LL_ASSERT(node_rx);
    dcbc:	f240 433d 	movw	r3, #1085	; 0x43d
    dcc0:	4a05      	ldr	r2, [pc, #20]	; (dcd8 <isr_done_cleanup+0xdc>)
    dcc2:	4908      	ldr	r1, [pc, #32]	; (dce4 <isr_done_cleanup+0xe8>)
    dcc4:	4806      	ldr	r0, [pc, #24]	; (dce0 <isr_done_cleanup+0xe4>)
    dcc6:	f00b ff00 	bl	19aca <assert_print>
    dcca:	4040      	eors	r0, r0
    dccc:	f380 8811 	msr	BASEPRI, r0
    dcd0:	f04f 0003 	mov.w	r0, #3
    dcd4:	df02      	svc	2
    dcd6:	e7e7      	b.n	dca8 <isr_done_cleanup+0xac>
    dcd8:	0001fbec 	.word	0x0001fbec
    dcdc:	0001fc40 	.word	0x0001fc40
    dce0:	0001f01c 	.word	0x0001f01c
    dce4:	0001fc38 	.word	0x0001fc38

0000dce8 <is_abort_cb>:
{
    dce8:	b508      	push	{r3, lr}
	if (next != curr) {
    dcea:	4281      	cmp	r1, r0
    dcec:	d003      	beq.n	dcf6 <is_abort_cb+0xe>
		if (unlikely(!lll->duration_reload || lll->duration_expire))
    dcee:	898b      	ldrh	r3, [r1, #12]
    dcf0:	b16b      	cbz	r3, dd0e <is_abort_cb+0x26>
    dcf2:	89cb      	ldrh	r3, [r1, #14]
    dcf4:	b95b      	cbnz	r3, dd0e <is_abort_cb+0x26>
	} else if (unlikely(lll->duration_reload && !lll->duration_expire)) {
    dcf6:	898b      	ldrh	r3, [r1, #12]
    dcf8:	bb2b      	cbnz	r3, dd46 <is_abort_cb+0x5e>
	} else if (lll->state || lll->is_aux_sched) {
    dcfa:	790b      	ldrb	r3, [r1, #4]
    dcfc:	f013 0f01 	tst.w	r3, #1
    dd00:	d12f      	bne.n	dd62 <is_abort_cb+0x7a>
    dd02:	7c0b      	ldrb	r3, [r1, #16]
    dd04:	f013 0f10 	tst.w	r3, #16
    dd08:	d024      	beq.n	dd54 <is_abort_cb+0x6c>
		return 0;
    dd0a:	2000      	movs	r0, #0
    dd0c:	e02a      	b.n	dd64 <is_abort_cb+0x7c>
			if (!lll->ticks_window) {
    dd0e:	69cb      	ldr	r3, [r1, #28]
    dd10:	b113      	cbz	r3, dd18 <is_abort_cb+0x30>
			return -ECANCELED;
    dd12:	f06f 008b 	mvn.w	r0, #139	; 0x8b
    dd16:	e025      	b.n	dd64 <is_abort_cb+0x7c>
				*resume_cb = resume_prepare_cb;
    dd18:	4b13      	ldr	r3, [pc, #76]	; (dd68 <is_abort_cb+0x80>)
    dd1a:	6013      	str	r3, [r2, #0]
				err = lll_hfclock_on();
    dd1c:	f7ff fc3a 	bl	d594 <lll_hfclock_on>
				LL_ASSERT(err >= 0);
    dd20:	2800      	cmp	r0, #0
    dd22:	db02      	blt.n	dd2a <is_abort_cb+0x42>
				return -EAGAIN;
    dd24:	f06f 000a 	mvn.w	r0, #10
    dd28:	e01c      	b.n	dd64 <is_abort_cb+0x7c>
				LL_ASSERT(err >= 0);
    dd2a:	f240 2333 	movw	r3, #563	; 0x233
    dd2e:	4a0f      	ldr	r2, [pc, #60]	; (dd6c <is_abort_cb+0x84>)
    dd30:	490f      	ldr	r1, [pc, #60]	; (dd70 <is_abort_cb+0x88>)
    dd32:	4810      	ldr	r0, [pc, #64]	; (dd74 <is_abort_cb+0x8c>)
    dd34:	f00b fec9 	bl	19aca <assert_print>
    dd38:	4040      	eors	r0, r0
    dd3a:	f380 8811 	msr	BASEPRI, r0
    dd3e:	f04f 0003 	mov.w	r0, #3
    dd42:	df02      	svc	2
    dd44:	e7ee      	b.n	dd24 <is_abort_cb+0x3c>
	} else if (unlikely(lll->duration_reload && !lll->duration_expire)) {
    dd46:	89cb      	ldrh	r3, [r1, #14]
    dd48:	2b00      	cmp	r3, #0
    dd4a:	d1d6      	bne.n	dcfa <is_abort_cb+0x12>
		radio_isr_set(isr_done_cleanup, lll);
    dd4c:	480a      	ldr	r0, [pc, #40]	; (dd78 <is_abort_cb+0x90>)
    dd4e:	f002 f891 	bl	fe74 <radio_isr_set>
    dd52:	e002      	b.n	dd5a <is_abort_cb+0x72>
		radio_isr_set(isr_window, lll);
    dd54:	4809      	ldr	r0, [pc, #36]	; (dd7c <is_abort_cb+0x94>)
    dd56:	f002 f88d 	bl	fe74 <radio_isr_set>
	radio_disable();
    dd5a:	f002 f94f 	bl	fffc <radio_disable>
	return 0;
    dd5e:	2000      	movs	r0, #0
    dd60:	e000      	b.n	dd64 <is_abort_cb+0x7c>
		return 0;
    dd62:	2000      	movs	r0, #0
}
    dd64:	bd08      	pop	{r3, pc}
    dd66:	bf00      	nop
    dd68:	0001c821 	.word	0x0001c821
    dd6c:	0001fbec 	.word	0x0001fbec
    dd70:	0001fb9c 	.word	0x0001fb9c
    dd74:	0001f01c 	.word	0x0001f01c
    dd78:	0000dbfd 	.word	0x0000dbfd
    dd7c:	0001c7e1 	.word	0x0001c7e1

0000dd80 <lll_scan_prepare>:
{
    dd80:	b510      	push	{r4, lr}
    dd82:	b082      	sub	sp, #8
    dd84:	4604      	mov	r4, r0
	err = lll_hfclock_on();
    dd86:	f7ff fc05 	bl	d594 <lll_hfclock_on>
	LL_ASSERT(err >= 0);
    dd8a:	2800      	cmp	r0, #0
    dd8c:	db0c      	blt.n	dda8 <lll_scan_prepare+0x28>
	err = lll_prepare(is_abort_cb, abort_cb, prepare_cb, 0, param);
    dd8e:	9400      	str	r4, [sp, #0]
    dd90:	2300      	movs	r3, #0
    dd92:	4a12      	ldr	r2, [pc, #72]	; (dddc <lll_scan_prepare+0x5c>)
    dd94:	4912      	ldr	r1, [pc, #72]	; (dde0 <lll_scan_prepare+0x60>)
    dd96:	4813      	ldr	r0, [pc, #76]	; (dde4 <lll_scan_prepare+0x64>)
    dd98:	f00e f87e 	bl	1be98 <lll_prepare>
	LL_ASSERT(!err || err == -EINPROGRESS);
    dd9c:	b110      	cbz	r0, dda4 <lll_scan_prepare+0x24>
    dd9e:	f110 0f77 	cmn.w	r0, #119	; 0x77
    dda2:	d10e      	bne.n	ddc2 <lll_scan_prepare+0x42>
}
    dda4:	b002      	add	sp, #8
    dda6:	bd10      	pop	{r4, pc}
	LL_ASSERT(err >= 0);
    dda8:	2389      	movs	r3, #137	; 0x89
    ddaa:	4a0f      	ldr	r2, [pc, #60]	; (dde8 <lll_scan_prepare+0x68>)
    ddac:	490f      	ldr	r1, [pc, #60]	; (ddec <lll_scan_prepare+0x6c>)
    ddae:	4810      	ldr	r0, [pc, #64]	; (ddf0 <lll_scan_prepare+0x70>)
    ddb0:	f00b fe8b 	bl	19aca <assert_print>
    ddb4:	4040      	eors	r0, r0
    ddb6:	f380 8811 	msr	BASEPRI, r0
    ddba:	f04f 0003 	mov.w	r0, #3
    ddbe:	df02      	svc	2
    ddc0:	e7e5      	b.n	dd8e <lll_scan_prepare+0xe>
	LL_ASSERT(!err || err == -EINPROGRESS);
    ddc2:	238c      	movs	r3, #140	; 0x8c
    ddc4:	4a08      	ldr	r2, [pc, #32]	; (dde8 <lll_scan_prepare+0x68>)
    ddc6:	490b      	ldr	r1, [pc, #44]	; (ddf4 <lll_scan_prepare+0x74>)
    ddc8:	4809      	ldr	r0, [pc, #36]	; (ddf0 <lll_scan_prepare+0x70>)
    ddca:	f00b fe7e 	bl	19aca <assert_print>
    ddce:	4040      	eors	r0, r0
    ddd0:	f380 8811 	msr	BASEPRI, r0
    ddd4:	f04f 0003 	mov.w	r0, #3
    ddd8:	df02      	svc	2
}
    ddda:	e7e3      	b.n	dda4 <lll_scan_prepare+0x24>
    dddc:	0001c741 	.word	0x0001c741
    dde0:	0000dbad 	.word	0x0000dbad
    dde4:	0000dce9 	.word	0x0000dce9
    dde8:	0001fbec 	.word	0x0001fbec
    ddec:	0001fb9c 	.word	0x0001fb9c
    ddf0:	0001f01c 	.word	0x0001f01c
    ddf4:	0001fc5c 	.word	0x0001fc5c

0000ddf8 <lll_scan_isr_resume>:
{
    ddf8:	b510      	push	{r4, lr}
    ddfa:	4604      	mov	r4, r0
	lll_isr_status_reset();
    ddfc:	f00e fc90 	bl	1c720 <lll_isr_status_reset>
	p.param = param;
    de00:	4802      	ldr	r0, [pc, #8]	; (de0c <lll_scan_isr_resume+0x14>)
    de02:	60c4      	str	r4, [r0, #12]
	resume_prepare_cb(&p);
    de04:	f00e fd0c 	bl	1c820 <resume_prepare_cb>
}
    de08:	bd10      	pop	{r4, pc}
    de0a:	bf00      	nop
    de0c:	20008b14 	.word	0x20008b14

0000de10 <isr_rx_pdu>:
{
    de10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    de14:	b086      	sub	sp, #24
    de16:	4605      	mov	r5, r0
    de18:	460c      	mov	r4, r1
    de1a:	4616      	mov	r6, r2
    de1c:	f89d 8038 	ldrb.w	r8, [sp, #56]	; 0x38
    de20:	f89d 7040 	ldrb.w	r7, [sp, #64]	; 0x40
    de24:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
    de28:	f89d a048 	ldrb.w	sl, [sp, #72]	; 0x48
	bool dir_report = false;
    de2c:	2300      	movs	r3, #0
    de2e:	f88d 3017 	strb.w	r3, [sp, #23]
	} else if (((pdu_adv_rx->type == PDU_ADV_TYPE_ADV_IND) ||
    de32:	780b      	ldrb	r3, [r1, #0]
    de34:	f013 030f 	ands.w	r3, r3, #15
    de38:	d04c      	beq.n	ded4 <isr_rx_pdu+0xc4>
    de3a:	2b06      	cmp	r3, #6
    de3c:	d04a      	beq.n	ded4 <isr_rx_pdu+0xc4>
	else if (((((pdu_adv_rx->type == PDU_ADV_TYPE_ADV_IND) ||
    de3e:	b11b      	cbz	r3, de48 <isr_rx_pdu+0x38>
    de40:	2b02      	cmp	r3, #2
    de42:	d001      	beq.n	de48 <isr_rx_pdu+0x38>
		    (pdu_adv_rx->type == PDU_ADV_TYPE_NONCONN_IND) ||
    de44:	2b06      	cmp	r3, #6
    de46:	d102      	bne.n	de4e <isr_rx_pdu+0x3e>
		   (pdu_adv_rx->len <= sizeof(struct pdu_adv_adv_ind))) ||
    de48:	7862      	ldrb	r2, [r4, #1]
		    (pdu_adv_rx->type == PDU_ADV_TYPE_SCAN_IND)) &&
    de4a:	2a25      	cmp	r2, #37	; 0x25
    de4c:	d925      	bls.n	de9a <isr_rx_pdu+0x8a>
		   (pdu_adv_rx->len <= sizeof(struct pdu_adv_adv_ind))) ||
    de4e:	2b01      	cmp	r3, #1
    de50:	f000 80c0 	beq.w	dfd4 <isr_rx_pdu+0x1c4>
		  ((pdu_adv_rx->type == PDU_ADV_TYPE_EXT_IND) &&
    de54:	7823      	ldrb	r3, [r4, #0]
    de56:	f003 030f 	and.w	r3, r3, #15
					rl_idx, &dir_report))) ||
    de5a:	2b07      	cmp	r3, #7
    de5c:	f000 80ce 	beq.w	dffc <isr_rx_pdu+0x1ec>
		  ((pdu_adv_rx->type == PDU_ADV_TYPE_SCAN_RSP) &&
    de60:	7823      	ldrb	r3, [r4, #0]
    de62:	f003 030f 	and.w	r3, r3, #15
						       &dir_report)) ||
    de66:	2b04      	cmp	r3, #4
    de68:	f040 80e7 	bne.w	e03a <isr_rx_pdu+0x22a>
		   (pdu_adv_rx->len <= sizeof(struct pdu_adv_scan_rsp)) &&
    de6c:	7863      	ldrb	r3, [r4, #1]
		  ((pdu_adv_rx->type == PDU_ADV_TYPE_SCAN_RSP) &&
    de6e:	2b25      	cmp	r3, #37	; 0x25
    de70:	f200 80e3 	bhi.w	e03a <isr_rx_pdu+0x22a>
		   (lll->state != 0U) &&
    de74:	792b      	ldrb	r3, [r5, #4]
		   (pdu_adv_rx->len <= sizeof(struct pdu_adv_scan_rsp)) &&
    de76:	f013 0f01 	tst.w	r3, #1
    de7a:	f000 80de 	beq.w	e03a <isr_rx_pdu+0x22a>
	struct pdu_adv *sreq = (void *)radio_pkt_scratch_get();
    de7e:	f002 f92b 	bl	100d8 <radio_pkt_scratch_get>
	return ((sreq->rx_addr == srsp->tx_addr) &&
    de82:	7802      	ldrb	r2, [r0, #0]
    de84:	7823      	ldrb	r3, [r4, #0]
    de86:	f3c3 1380 	ubfx	r3, r3, #6, #1
    de8a:	ebb3 1fd2 	cmp.w	r3, r2, lsr #7
    de8e:	f000 80c8 	beq.w	e022 <isr_rx_pdu+0x212>
    de92:	2300      	movs	r3, #0
		   (lll->state != 0U) &&
    de94:	2b00      	cmp	r3, #0
    de96:	f000 80d0 	beq.w	e03a <isr_rx_pdu+0x22a>
		 (pdu_adv_rx->len != 0) &&
    de9a:	7863      	ldrb	r3, [r4, #1]
		   isr_scan_rsp_adva_matches(pdu_adv_rx))) &&
    de9c:	2b00      	cmp	r3, #0
    de9e:	f000 80cc 	beq.w	e03a <isr_rx_pdu+0x22a>
		err = isr_rx_scan_report(lll, devmatch_ok, irkmatch_ok, rl_idx,
    dea2:	f89d 3017 	ldrb.w	r3, [sp, #23]
    dea6:	9302      	str	r3, [sp, #8]
    dea8:	f8cd a004 	str.w	sl, [sp, #4]
    deac:	f8cd 9000 	str.w	r9, [sp]
    deb0:	463b      	mov	r3, r7
    deb2:	4642      	mov	r2, r8
    deb4:	4631      	mov	r1, r6
    deb6:	4628      	mov	r0, r5
    deb8:	f7ff fdc2 	bl	da40 <isr_rx_scan_report>
		if (err) {
    debc:	4606      	mov	r6, r0
    debe:	2800      	cmp	r0, #0
    dec0:	f000 80be 	beq.w	e040 <isr_rx_pdu+0x230>
			if (IS_ENABLED(CONFIG_BT_CTLR_ADV_EXT) &&
    dec4:	f110 0f10 	cmn.w	r0, #16
    dec8:	f000 80b5 	beq.w	e036 <isr_rx_pdu+0x226>
}
    decc:	4630      	mov	r0, r6
    dece:	b006      	add	sp, #24
    ded0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		   (pdu_adv_rx->len <= sizeof(struct pdu_adv_adv_ind)) &&
    ded4:	7862      	ldrb	r2, [r4, #1]
		    (pdu_adv_rx->type == PDU_ADV_TYPE_SCAN_IND)) &&
    ded6:	2a25      	cmp	r2, #37	; 0x25
    ded8:	d8b1      	bhi.n	de3e <isr_rx_pdu+0x2e>
		   (pdu_adv_rx->len <= sizeof(struct pdu_adv_adv_ind)) &&
    deda:	792a      	ldrb	r2, [r5, #4]
		   lll->type &&
    dedc:	f012 0f20 	tst.w	r2, #32
    dee0:	d0ad      	beq.n	de3e <isr_rx_pdu+0x2e>
		radio_tmr_tifs_set(EVENT_IFS_US);
    dee2:	2096      	movs	r0, #150	; 0x96
    dee4:	f002 fa92 	bl	1040c <radio_tmr_tifs_set>
		radio_switch_complete_and_rx(0);
    dee8:	2000      	movs	r0, #0
    deea:	f002 f9ad 	bl	10248 <radio_switch_complete_and_rx>
		err = isr_rx_scan_report(lll, devmatch_ok, irkmatch_ok, rl_idx,
    deee:	2300      	movs	r3, #0
    def0:	9302      	str	r3, [sp, #8]
    def2:	f8cd a004 	str.w	sl, [sp, #4]
    def6:	f8cd 9000 	str.w	r9, [sp]
    defa:	463b      	mov	r3, r7
    defc:	4642      	mov	r2, r8
    defe:	4631      	mov	r1, r6
    df00:	4628      	mov	r0, r5
    df02:	f7ff fd9d 	bl	da40 <isr_rx_scan_report>
		if (err) {
    df06:	4606      	mov	r6, r0
    df08:	2800      	cmp	r0, #0
    df0a:	d1df      	bne.n	decc <isr_rx_pdu+0xbc>
		pdu_tx = (void *)radio_pkt_scratch_get();
    df0c:	f002 f8e4 	bl	100d8 <radio_pkt_scratch_get>
    df10:	4680      	mov	r8, r0
		pdu_tx->type = PDU_ADV_TYPE_SCAN_REQ;
    df12:	7803      	ldrb	r3, [r0, #0]
    df14:	2203      	movs	r2, #3
    df16:	f362 0303 	bfi	r3, r2, #0, #4
    df1a:	7003      	strb	r3, [r0, #0]
		pdu_tx->rx_addr = pdu_adv_rx->tx_addr;
    df1c:	7823      	ldrb	r3, [r4, #0]
    df1e:	f3c3 1380 	ubfx	r3, r3, #6, #1
    df22:	7802      	ldrb	r2, [r0, #0]
    df24:	f363 12c7 	bfi	r2, r3, #7, #1
    df28:	7002      	strb	r2, [r0, #0]
		pdu_tx->len = sizeof(struct pdu_adv_scan_req);
    df2a:	230c      	movs	r3, #12
    df2c:	7043      	strb	r3, [r0, #1]
		lrpa = ull_filter_lll_lrpa_get(rl_idx);
    df2e:	4638      	mov	r0, r7
    df30:	f7fe fcf0 	bl	c914 <ull_filter_lll_lrpa_get>
		if (lll->rpa_gen && lrpa) {
    df34:	7c2b      	ldrb	r3, [r5, #16]
    df36:	f013 0f40 	tst.w	r3, #64	; 0x40
    df3a:	d00d      	beq.n	df58 <isr_rx_pdu+0x148>
    df3c:	b160      	cbz	r0, df58 <isr_rx_pdu+0x148>
			pdu_tx->tx_addr = 1;
    df3e:	f898 2000 	ldrb.w	r2, [r8]
    df42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    df46:	4643      	mov	r3, r8
    df48:	f803 2b02 	strb.w	r2, [r3], #2
    df4c:	6802      	ldr	r2, [r0, #0]
    df4e:	f8c8 2002 	str.w	r2, [r8, #2]
    df52:	8882      	ldrh	r2, [r0, #4]
    df54:	809a      	strh	r2, [r3, #4]
    df56:	e00f      	b.n	df78 <isr_rx_pdu+0x168>
			pdu_tx->tx_addr = lll->init_addr_type;
    df58:	792b      	ldrb	r3, [r5, #4]
    df5a:	f3c3 1380 	ubfx	r3, r3, #6, #1
    df5e:	f898 2000 	ldrb.w	r2, [r8]
    df62:	f363 1286 	bfi	r2, r3, #6, #1
    df66:	4643      	mov	r3, r8
    df68:	f803 2b02 	strb.w	r2, [r3], #2
    df6c:	f8d5 2012 	ldr.w	r2, [r5, #18]
    df70:	f8c8 2002 	str.w	r2, [r8, #2]
    df74:	8aea      	ldrh	r2, [r5, #22]
    df76:	809a      	strh	r2, [r3, #4]
    df78:	f8d4 3002 	ldr.w	r3, [r4, #2]
    df7c:	f8c8 3008 	str.w	r3, [r8, #8]
    df80:	88e3      	ldrh	r3, [r4, #6]
    df82:	f8a8 300c 	strh.w	r3, [r8, #12]
		radio_pkt_tx_set(pdu_tx);
    df86:	4640      	mov	r0, r8
    df88:	f002 f82c 	bl	ffe4 <radio_pkt_tx_set>
		LL_ASSERT(!radio_is_ready());
    df8c:	f002 f858 	bl	10040 <radio_is_ready>
    df90:	b990      	cbnz	r0, dfb8 <isr_rx_pdu+0x1a8>
		radio_tmr_end_capture();
    df92:	f002 fb63 	bl	1065c <radio_tmr_end_capture>
		lll->state = 1U;
    df96:	792b      	ldrb	r3, [r5, #4]
    df98:	f043 0301 	orr.w	r3, r3, #1
    df9c:	712b      	strb	r3, [r5, #4]
		if (pdu_adv_rx->type == PDU_ADV_TYPE_ADV_IND) {
    df9e:	7823      	ldrb	r3, [r4, #0]
    dfa0:	f013 0f0f 	tst.w	r3, #15
    dfa4:	d103      	bne.n	dfae <isr_rx_pdu+0x19e>
			lll->is_adv_ind = 1U;
    dfa6:	7c2b      	ldrb	r3, [r5, #16]
    dfa8:	f043 0308 	orr.w	r3, r3, #8
    dfac:	742b      	strb	r3, [r5, #16]
		radio_isr_set(isr_tx, lll);
    dfae:	4629      	mov	r1, r5
    dfb0:	4825      	ldr	r0, [pc, #148]	; (e048 <isr_rx_pdu+0x238>)
    dfb2:	f001 ff5f 	bl	fe74 <radio_isr_set>
		return 0;
    dfb6:	e789      	b.n	decc <isr_rx_pdu+0xbc>
		LL_ASSERT(!radio_is_ready());
    dfb8:	f240 5324 	movw	r3, #1316	; 0x524
    dfbc:	4a23      	ldr	r2, [pc, #140]	; (e04c <isr_rx_pdu+0x23c>)
    dfbe:	4924      	ldr	r1, [pc, #144]	; (e050 <isr_rx_pdu+0x240>)
    dfc0:	4824      	ldr	r0, [pc, #144]	; (e054 <isr_rx_pdu+0x244>)
    dfc2:	f00b fd82 	bl	19aca <assert_print>
    dfc6:	4040      	eors	r0, r0
    dfc8:	f380 8811 	msr	BASEPRI, r0
    dfcc:	f04f 0003 	mov.w	r0, #3
    dfd0:	df02      	svc	2
    dfd2:	e7de      	b.n	df92 <isr_rx_pdu+0x182>
		   (pdu_adv_rx->len == sizeof(struct pdu_adv_direct_ind)) &&
    dfd4:	7863      	ldrb	r3, [r4, #1]
		  ((pdu_adv_rx->type == PDU_ADV_TYPE_DIRECT_IND) &&
    dfd6:	2b0c      	cmp	r3, #12
    dfd8:	f47f af3c 	bne.w	de54 <isr_rx_pdu+0x44>
		    isr_scan_tgta_check(lll, false, pdu_adv_rx->rx_addr,
    dfdc:	4623      	mov	r3, r4
    dfde:	f813 2b08 	ldrb.w	r2, [r3], #8
    dfe2:	f10d 0117 	add.w	r1, sp, #23
    dfe6:	9101      	str	r1, [sp, #4]
    dfe8:	9700      	str	r7, [sp, #0]
    dfea:	09d2      	lsrs	r2, r2, #7
    dfec:	2100      	movs	r1, #0
    dfee:	4628      	mov	r0, r5
    dff0:	f00e fbb3 	bl	1c75a <isr_scan_tgta_check>
		   (pdu_adv_rx->len == sizeof(struct pdu_adv_direct_ind)) &&
    dff4:	2800      	cmp	r0, #0
    dff6:	f47f af50 	bne.w	de9a <isr_rx_pdu+0x8a>
    dffa:	e72b      	b.n	de54 <isr_rx_pdu+0x44>
		  ((pdu_adv_rx->type == PDU_ADV_TYPE_EXT_IND) &&
    dffc:	7c2b      	ldrb	r3, [r5, #16]
    dffe:	f013 0f07 	tst.w	r3, #7
    e002:	f43f af2d 	beq.w	de60 <isr_rx_pdu+0x50>
		   lll->phy && lll_scan_ext_tgta_check(lll, true, false,
    e006:	f10d 0317 	add.w	r3, sp, #23
    e00a:	9301      	str	r3, [sp, #4]
    e00c:	9700      	str	r7, [sp, #0]
    e00e:	4623      	mov	r3, r4
    e010:	2200      	movs	r2, #0
    e012:	2101      	movs	r1, #1
    e014:	4628      	mov	r0, r5
    e016:	f00e fc59 	bl	1c8cc <lll_scan_ext_tgta_check>
    e01a:	2800      	cmp	r0, #0
    e01c:	f47f af3d 	bne.w	de9a <isr_rx_pdu+0x8a>
    e020:	e71e      	b.n	de60 <isr_rx_pdu+0x50>
		(memcmp(&sreq->scan_req.adv_addr[0],
    e022:	2206      	movs	r2, #6
    e024:	1ca1      	adds	r1, r4, #2
    e026:	3008      	adds	r0, #8
    e028:	f006 fe2e 	bl	14c88 <memcmp>
	return ((sreq->rx_addr == srsp->tx_addr) &&
    e02c:	b908      	cbnz	r0, e032 <isr_rx_pdu+0x222>
    e02e:	2301      	movs	r3, #1
    e030:	e730      	b.n	de94 <isr_rx_pdu+0x84>
    e032:	2300      	movs	r3, #0
    e034:	e72e      	b.n	de94 <isr_rx_pdu+0x84>
				return 0;
    e036:	2600      	movs	r6, #0
    e038:	e748      	b.n	decc <isr_rx_pdu+0xbc>
		return -EINVAL;
    e03a:	f06f 0615 	mvn.w	r6, #21
    e03e:	e745      	b.n	decc <isr_rx_pdu+0xbc>
	return -ECANCELED;
    e040:	f06f 068b 	mvn.w	r6, #139	; 0x8b
    e044:	e742      	b.n	decc <isr_rx_pdu+0xbc>
    e046:	bf00      	nop
    e048:	0000d979 	.word	0x0000d979
    e04c:	0001fbec 	.word	0x0001fbec
    e050:	0001fc48 	.word	0x0001fc48
    e054:	0001f01c 	.word	0x0001f01c

0000e058 <isr_rx>:
{
    e058:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e05c:	b089      	sub	sp, #36	; 0x24
    e05e:	4605      	mov	r5, r0
	trx_done = radio_is_done();
    e060:	f001 fff8 	bl	10054 <radio_is_done>
	if (trx_done) {
    e064:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
    e068:	d119      	bne.n	e09e <isr_rx+0x46>
		crc_ok = devmatch_ok = irkmatch_ok = rssi_ready =
    e06a:	2300      	movs	r3, #0
    e06c:	f88d 301d 	strb.w	r3, [sp, #29]
    e070:	f88d 301f 	strb.w	r3, [sp, #31]
		devmatch_id = irkmatch_id = 0xFF;
    e074:	23ff      	movs	r3, #255	; 0xff
    e076:	f88d 301c 	strb.w	r3, [sp, #28]
    e07a:	f88d 301e 	strb.w	r3, [sp, #30]
		crc_ok = devmatch_ok = irkmatch_ok = rssi_ready =
    e07e:	4626      	mov	r6, r4
    e080:	4627      	mov	r7, r4
			phy_flags_rx = 0U;
    e082:	46a0      	mov	r8, r4
	lll_isr_status_reset();
    e084:	f00e fb4c 	bl	1c720 <lll_isr_status_reset>
	if (!trx_done || !crc_ok) {
    e088:	b104      	cbz	r4, e08c <isr_rx+0x34>
    e08a:	bb16      	cbnz	r6, e0d2 <isr_rx+0x7a>
	radio_isr_set(isr_done, lll);
    e08c:	4629      	mov	r1, r5
    e08e:	484a      	ldr	r0, [pc, #296]	; (e1b8 <isr_rx+0x160>)
    e090:	f001 fef0 	bl	fe74 <radio_isr_set>
	radio_disable();
    e094:	f001 ffb2 	bl	fffc <radio_disable>
}
    e098:	b009      	add	sp, #36	; 0x24
    e09a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		crc_ok = radio_crc_is_valid();
    e09e:	f002 f811 	bl	100c4 <radio_crc_is_valid>
    e0a2:	b2c6      	uxtb	r6, r0
		devmatch_ok = radio_filter_has_match();
    e0a4:	f002 f974 	bl	10390 <radio_filter_has_match>
    e0a8:	f88d 001f 	strb.w	r0, [sp, #31]
		devmatch_id = radio_filter_match_get();
    e0ac:	f002 f97a 	bl	103a4 <radio_filter_match_get>
    e0b0:	f88d 001e 	strb.w	r0, [sp, #30]
		irkmatch_ok = radio_ar_has_match();
    e0b4:	f002 fb32 	bl	1071c <radio_ar_has_match>
    e0b8:	f88d 001d 	strb.w	r0, [sp, #29]
		irkmatch_id = radio_ar_match_get();
    e0bc:	f002 fb18 	bl	106f0 <radio_ar_match_get>
    e0c0:	f88d 001c 	strb.w	r0, [sp, #28]
		rssi_ready = radio_rssi_is_ready();
    e0c4:	f002 f914 	bl	102f0 <radio_rssi_is_ready>
    e0c8:	b2c7      	uxtb	r7, r0
		phy_flags_rx = radio_phy_flags_rx_get();
    e0ca:	f00e fdc5 	bl	1cc58 <radio_phy_flags_rx_get>
    e0ce:	4680      	mov	r8, r0
    e0d0:	e7d8      	b.n	e084 <isr_rx+0x2c>
	node_rx = ull_pdu_rx_alloc_peek(1);
    e0d2:	2001      	movs	r0, #1
    e0d4:	f7fb fd82 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    e0d8:	4604      	mov	r4, r0
    e0da:	2800      	cmp	r0, #0
    e0dc:	d03d      	beq.n	e15a <isr_rx+0x102>
	pdu = (void *)node_rx->pdu;
    e0de:	f104 0620 	add.w	r6, r4, #32
	} else if (pdu->type == PDU_ADV_TYPE_EXT_IND) {
    e0e2:	f894 3020 	ldrb.w	r3, [r4, #32]
    e0e6:	f003 030f 	and.w	r3, r3, #15
    e0ea:	2b07      	cmp	r3, #7
    e0ec:	d043      	beq.n	e176 <isr_rx+0x11e>
		has_adva = true;
    e0ee:	f04f 0901 	mov.w	r9, #1
	rl_idx = devmatch_ok ?
    e0f2:	f89d 301f 	ldrb.w	r3, [sp, #31]
    e0f6:	2b00      	cmp	r3, #0
    e0f8:	d14c      	bne.n	e194 <isr_rx+0x13c>
		 irkmatch_ok ? ull_filter_lll_rl_irk_idx(irkmatch_id) :
    e0fa:	f89d 301d 	ldrb.w	r3, [sp, #29]
	rl_idx = devmatch_ok ?
    e0fe:	2b00      	cmp	r3, #0
    e100:	d151      	bne.n	e1a6 <isr_rx+0x14e>
    e102:	24ff      	movs	r4, #255	; 0xff
	if (has_adva) {
    e104:	f1b9 0f00 	cmp.w	r9, #0
    e108:	d012      	beq.n	e130 <isr_rx+0xd8>
		allow = lll_scan_isr_rx_check(lll, irkmatch_ok, devmatch_ok,
    e10a:	4623      	mov	r3, r4
    e10c:	f89d 201f 	ldrb.w	r2, [sp, #31]
    e110:	f89d 101d 	ldrb.w	r1, [sp, #29]
    e114:	4628      	mov	r0, r5
    e116:	f00e fb9f 	bl	1c858 <lll_scan_isr_rx_check>
		} else if (allow || lll->is_sync) {
    e11a:	4603      	mov	r3, r0
    e11c:	b918      	cbnz	r0, e126 <isr_rx+0xce>
    e11e:	7c2a      	ldrb	r2, [r5, #16]
    e120:	f012 0f20 	tst.w	r2, #32
    e124:	d0b2      	beq.n	e08c <isr_rx+0x34>
			devmatch_ok = allow ? 1U : 0U;
    e126:	2b00      	cmp	r3, #0
    e128:	d043      	beq.n	e1b2 <isr_rx+0x15a>
    e12a:	2301      	movs	r3, #1
    e12c:	f88d 301f 	strb.w	r3, [sp, #31]
	err = isr_rx_pdu(lll, pdu, devmatch_ok, devmatch_id, irkmatch_ok,
    e130:	f8cd 8010 	str.w	r8, [sp, #16]
    e134:	9703      	str	r7, [sp, #12]
    e136:	9402      	str	r4, [sp, #8]
    e138:	f89d 301c 	ldrb.w	r3, [sp, #28]
    e13c:	9301      	str	r3, [sp, #4]
    e13e:	f89d 301d 	ldrb.w	r3, [sp, #29]
    e142:	9300      	str	r3, [sp, #0]
    e144:	f89d 301e 	ldrb.w	r3, [sp, #30]
    e148:	f89d 201f 	ldrb.w	r2, [sp, #31]
    e14c:	4631      	mov	r1, r6
    e14e:	4628      	mov	r0, r5
    e150:	f7ff fe5e 	bl	de10 <isr_rx_pdu>
	if (!err) {
    e154:	2800      	cmp	r0, #0
    e156:	d199      	bne.n	e08c <isr_rx+0x34>
    e158:	e79e      	b.n	e098 <isr_rx+0x40>
	LL_ASSERT(node_rx);
    e15a:	f240 23c6 	movw	r3, #710	; 0x2c6
    e15e:	4a17      	ldr	r2, [pc, #92]	; (e1bc <isr_rx+0x164>)
    e160:	4917      	ldr	r1, [pc, #92]	; (e1c0 <isr_rx+0x168>)
    e162:	4818      	ldr	r0, [pc, #96]	; (e1c4 <isr_rx+0x16c>)
    e164:	f00b fcb1 	bl	19aca <assert_print>
    e168:	4040      	eors	r0, r0
    e16a:	f380 8811 	msr	BASEPRI, r0
    e16e:	f04f 0003 	mov.w	r0, #3
    e172:	df02      	svc	2
    e174:	e7b3      	b.n	e0de <isr_rx+0x86>
		has_adva = lll_scan_aux_addr_match_get(lll, pdu,
    e176:	ab07      	add	r3, sp, #28
    e178:	9301      	str	r3, [sp, #4]
    e17a:	f10d 031d 	add.w	r3, sp, #29
    e17e:	9300      	str	r3, [sp, #0]
    e180:	f10d 031e 	add.w	r3, sp, #30
    e184:	f10d 021f 	add.w	r2, sp, #31
    e188:	4631      	mov	r1, r6
    e18a:	4628      	mov	r0, r5
    e18c:	f00e fbe4 	bl	1c958 <lll_scan_aux_addr_match_get>
    e190:	4681      	mov	r9, r0
    e192:	e7ae      	b.n	e0f2 <isr_rx+0x9a>
		 ull_filter_lll_rl_idx(((lll->filter_policy &
    e194:	7928      	ldrb	r0, [r5, #4]
    e196:	f89d 101e 	ldrb.w	r1, [sp, #30]
    e19a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
    e19e:	f7fe fbe3 	bl	c968 <ull_filter_lll_rl_idx>
    e1a2:	4604      	mov	r4, r0
    e1a4:	e7ae      	b.n	e104 <isr_rx+0xac>
		 irkmatch_ok ? ull_filter_lll_rl_irk_idx(irkmatch_id) :
    e1a6:	f89d 001c 	ldrb.w	r0, [sp, #28]
    e1aa:	f7fe fc43 	bl	ca34 <ull_filter_lll_rl_irk_idx>
    e1ae:	4604      	mov	r4, r0
    e1b0:	e7a8      	b.n	e104 <isr_rx+0xac>
			devmatch_ok = allow ? 1U : 0U;
    e1b2:	2300      	movs	r3, #0
    e1b4:	e7ba      	b.n	e12c <isr_rx+0xd4>
    e1b6:	bf00      	nop
    e1b8:	0001c74b 	.word	0x0001c74b
    e1bc:	0001fbec 	.word	0x0001fbec
    e1c0:	0001fc38 	.word	0x0001fc38
    e1c4:	0001f01c 	.word	0x0001f01c

0000e1c8 <prepare_cb>:
{
	return 0;
}

static int prepare_cb(struct lll_prepare_param *p)
{
    e1c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e1ca:	b085      	sub	sp, #20
    e1cc:	4605      	mov	r5, r0
	uint32_t hcto;
	uint32_t aa;

	DEBUG_RADIO_START_O(1);

	lll_aux = p->param;
    e1ce:	68c4      	ldr	r4, [r0, #12]
	lll = ull_scan_aux_lll_parent_get(lll_aux, &is_lll_scan);
    e1d0:	f10d 010f 	add.w	r1, sp, #15
    e1d4:	4620      	mov	r0, r4
    e1d6:	f7fc fd4d 	bl	ac74 <ull_scan_aux_lll_parent_get>
    e1da:	4606      	mov	r6, r0

	/* Check if this aux scan is for periodic advertising train */
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && !is_lll_scan) {
    e1dc:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e1e0:	2b00      	cmp	r3, #0
    e1e2:	d052      	beq.n	e28a <prepare_cb+0xc2>
		return 0;
	}
#endif /* CONFIG_BT_CENTRAL */

	/* Initialize scanning state */
	lll_aux->state = 0U;
    e1e4:	7923      	ldrb	r3, [r4, #4]
    e1e6:	f36f 1386 	bfc	r3, #6, #1
    e1ea:	7123      	strb	r3, [r4, #4]

	/* Reset Tx/rx count */
	trx_cnt = 0U;
    e1ec:	2700      	movs	r7, #0
    e1ee:	4b67      	ldr	r3, [pc, #412]	; (e38c <prepare_cb+0x1c4>)
    e1f0:	801f      	strh	r7, [r3, #0]

	/* Start setting up Radio h/w */
	radio_reset();
    e1f2:	f001 fe5d 	bl	feb0 <radio_reset>

#if defined(CONFIG_BT_CTLR_TX_PWR_DYNAMIC_CONTROL)
	radio_tx_power_set(lll->tx_pwr_lvl);
#else
	radio_tx_power_set(RADIO_TXP_DEFAULT);
    e1f6:	4638      	mov	r0, r7
    e1f8:	f001 fe86 	bl	ff08 <radio_tx_power_set>
#endif

	radio_phy_set(lll_aux->phy, PHY_FLAGS_S8);
    e1fc:	7960      	ldrb	r0, [r4, #5]
    e1fe:	2101      	movs	r1, #1
    e200:	f000 0007 	and.w	r0, r0, #7
    e204:	f001 fe6c 	bl	fee0 <radio_phy_set>
	radio_pkt_configure(RADIO_PKT_CONF_LENGTH_8BIT, LL_EXT_OCTETS_RX_MAX,
			    RADIO_PKT_CONF_PHY(lll_aux->phy));
    e208:	7962      	ldrb	r2, [r4, #5]
    e20a:	f002 0207 	and.w	r2, r2, #7
	radio_pkt_configure(RADIO_PKT_CONF_LENGTH_8BIT, LL_EXT_OCTETS_RX_MAX,
    e20e:	0052      	lsls	r2, r2, #1
    e210:	21ff      	movs	r1, #255	; 0xff
    e212:	2008      	movs	r0, #8
    e214:	f001 feae 	bl	ff74 <radio_pkt_configure>

	node_rx = ull_pdu_rx_alloc_peek(1);
    e218:	2001      	movs	r0, #1
    e21a:	f7fb fcdf 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    e21e:	4607      	mov	r7, r0
    e220:	2800      	cmp	r0, #0
    e222:	d072      	beq.n	e30a <prepare_cb+0x142>

	radio_pkt_rx_set(node_rx->pdu);
    e224:	f107 0020 	add.w	r0, r7, #32
    e228:	f001 fed6 	bl	ffd8 <radio_pkt_rx_set>

	aa = sys_cpu_to_le32(PDU_AC_ACCESS_ADDR);
    e22c:	4b58      	ldr	r3, [pc, #352]	; (e390 <prepare_cb+0x1c8>)
    e22e:	9302      	str	r3, [sp, #8]
	radio_aa_set((uint8_t *)&aa);
    e230:	a802      	add	r0, sp, #8
    e232:	f001 fe87 	bl	ff44 <radio_aa_set>
	radio_crc_configure(PDU_CRC_POLYNOMIAL,
    e236:	4957      	ldr	r1, [pc, #348]	; (e394 <prepare_cb+0x1cc>)
    e238:	f240 605b 	movw	r0, #1627	; 0x65b
    e23c:	f001 ff36 	bl	100ac <radio_crc_configure>
				PDU_AC_CRC_IV);

	lll_chan_set(lll_aux->chan);
    e240:	7920      	ldrb	r0, [r4, #4]
    e242:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    e246:	f7ff f877 	bl	d338 <lll_chan_set>

	radio_isr_set(isr_rx_ull_schedule, lll_aux);
    e24a:	4621      	mov	r1, r4
    e24c:	4852      	ldr	r0, [pc, #328]	; (e398 <prepare_cb+0x1d0>)
    e24e:	f001 fe11 	bl	fe74 <radio_isr_set>

	/* setup tIFS switching */
	radio_tmr_tifs_set(EVENT_IFS_US);
    e252:	2096      	movs	r0, #150	; 0x96
    e254:	f002 f8da 	bl	1040c <radio_tmr_tifs_set>
	/* TODO: for passive scanning use complete_and_disable */
	radio_switch_complete_and_tx(lll_aux->phy, 0, lll_aux->phy, 1);
    e258:	7962      	ldrb	r2, [r4, #5]
    e25a:	f002 0007 	and.w	r0, r2, #7
    e25e:	2301      	movs	r3, #1
    e260:	4602      	mov	r2, r0
    e262:	2100      	movs	r1, #0
    e264:	f002 f806 	bl	10274 <radio_switch_complete_and_tx>

	/* TODO: skip filtering if AdvA was already found in previous PDU */

	if (0) {
#if defined(CONFIG_BT_CTLR_PRIVACY)
	} else if (ull_filter_lll_rl_enabled()) {
    e268:	f7fe fd26 	bl	ccb8 <ull_filter_lll_rl_enabled>
    e26c:	2800      	cmp	r0, #0
    e26e:	d15a      	bne.n	e326 <prepare_cb+0x15e>
				       filter->addr_type_bitmask,
				       (uint8_t *) filter->bdaddr);

		radio_ar_configure(count, irks, (lll_aux->phy << 2) | BIT(1));
#endif /* CONFIG_BT_CTLR_PRIVACY */
	} else if (IS_ENABLED(CONFIG_BT_CTLR_FILTER_ACCEPT_LIST) &&
    e270:	7933      	ldrb	r3, [r6, #4]
    e272:	f013 0f18 	tst.w	r3, #24
    e276:	d00b      	beq.n	e290 <prepare_cb+0xc8>
		   lll->filter_policy) {
		/* Setup Radio Filter */
		struct lll_filter *fal = ull_filter_lll_get(true);
    e278:	2001      	movs	r0, #1
    e27a:	f7fd ff31 	bl	c0e0 <ull_filter_lll_get>

		radio_filter_configure(fal->enable_bitmask,
    e27e:	1c82      	adds	r2, r0, #2
    e280:	7841      	ldrb	r1, [r0, #1]
    e282:	7800      	ldrb	r0, [r0, #0]
    e284:	f002 f83e 	bl	10304 <radio_filter_configure>
    e288:	e002      	b.n	e290 <prepare_cb+0xc8>
		lll_sync_aux_prepare_cb((void *)lll, lll_aux);
    e28a:	4621      	mov	r1, r4
    e28c:	f001 fb8a 	bl	f9a4 <lll_sync_aux_prepare_cb>
				       (uint8_t *)fal->bdaddr);
	}

sync_aux_prepare_done:
	/* Calculate event timings, coarse and fine */
	ticks_at_event = p->ticks_at_expire;
    e290:	682e      	ldr	r6, [r5, #0]
	ull = HDR_LLL2ULL(lll_aux);
    e292:	6827      	ldr	r7, [r4, #0]
	ticks_at_event += lll_event_offset_get(ull);
    e294:	4638      	mov	r0, r7
    e296:	f00e fa13 	bl	1c6c0 <lll_event_offset_get>
    e29a:	4406      	add	r6, r0

	ticks_at_start = ticks_at_event;
	ticks_at_start += HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_START_US);

	remainder = p->remainder;
	remainder_us = radio_tmr_start(0, ticks_at_start, remainder);
    e29c:	686a      	ldr	r2, [r5, #4]
    e29e:	f106 0109 	add.w	r1, r6, #9
    e2a2:	2000      	movs	r0, #0
    e2a4:	f002 f8be 	bl	10424 <radio_tmr_start>

	hcto = remainder_us + lll_aux->window_size_us;
    e2a8:	68a5      	ldr	r5, [r4, #8]
    e2aa:	4405      	add	r5, r0
	hcto += radio_rx_ready_delay_get(lll_aux->phy, PHY_FLAGS_S8);
    e2ac:	7960      	ldrb	r0, [r4, #5]
    e2ae:	2101      	movs	r1, #1
    e2b0:	f000 0007 	and.w	r0, r0, #7
    e2b4:	f00e fcc8 	bl	1cc48 <radio_rx_ready_delay_get>
    e2b8:	4405      	add	r5, r0
	hcto += addr_us_get(lll_aux->phy);
    e2ba:	7960      	ldrb	r0, [r4, #5]
    e2bc:	f000 0007 	and.w	r0, r0, #7
 */
#define HCTO_START_DELAY_US 1U

static inline uint32_t addr_us_get(uint8_t phy)
{
	switch (phy) {
    e2c0:	2802      	cmp	r0, #2
    e2c2:	d04c      	beq.n	e35e <prepare_cb+0x196>
    e2c4:	2804      	cmp	r0, #4
    e2c6:	d14c      	bne.n	e362 <prepare_cb+0x19a>
	case BIT(0):
		return 40;
	case BIT(1):
		return 24;
	case BIT(2):
		return 376;
    e2c8:	f44f 73bc 	mov.w	r3, #376	; 0x178
    e2cc:	441d      	add	r5, r3
	hcto += radio_rx_chain_delay_get(lll_aux->phy, PHY_FLAGS_S8);
    e2ce:	2101      	movs	r1, #1
    e2d0:	f00e fcbc 	bl	1cc4c <radio_rx_chain_delay_get>
	radio_tmr_hcto_configure(hcto);
    e2d4:	4428      	add	r0, r5
    e2d6:	f002 f97d 	bl	105d4 <radio_tmr_hcto_configure>

	/* capture end of Rx-ed PDU, extended scan to schedule auxiliary
	 * channel chaining, create connection or to create periodic sync.
	 */
	radio_tmr_end_capture();
    e2da:	f002 f9bf 	bl	1065c <radio_tmr_end_capture>

	/* scanner always measures RSSI */
	radio_rssi_measure();
    e2de:	f001 ffef 	bl	102c0 <radio_rssi_measure>

#if defined(CONFIG_BT_CTLR_XTAL_ADVANCED) && \
	(EVENT_OVERHEAD_PREEMPT_US <= EVENT_OVERHEAD_PREEMPT_MIN_US)
	/* check if preempt to start has changed */
	if (lll_preempt_calc(ull, (TICKER_ID_SCAN_AUX_BASE +
				   ull_scan_aux_lll_handle_get(lll_aux)),
    e2e2:	4620      	mov	r0, r4
    e2e4:	f7fc fcbc 	bl	ac60 <ull_scan_aux_lll_handle_get>
	if (lll_preempt_calc(ull, (TICKER_ID_SCAN_AUX_BASE +
    e2e8:	1cc1      	adds	r1, r0, #3
    e2ea:	4632      	mov	r2, r6
    e2ec:	b2c9      	uxtb	r1, r1
    e2ee:	4638      	mov	r0, r7
    e2f0:	f00e f9f4 	bl	1c6dc <lll_preempt_calc>
    e2f4:	2800      	cmp	r0, #0
    e2f6:	d036      	beq.n	e366 <prepare_cb+0x19e>
				   ticks_at_event)) {
		radio_isr_set(isr_done, lll_aux);
    e2f8:	4621      	mov	r1, r4
    e2fa:	4828      	ldr	r0, [pc, #160]	; (e39c <prepare_cb+0x1d4>)
    e2fc:	f001 fdba 	bl	fe74 <radio_isr_set>
		radio_disable();
    e300:	f001 fe7c 	bl	fffc <radio_disable>
	}

	DEBUG_RADIO_START_O(1);

	return 0;
}
    e304:	2000      	movs	r0, #0
    e306:	b005      	add	sp, #20
    e308:	bdf0      	pop	{r4, r5, r6, r7, pc}
	LL_ASSERT(node_rx);
    e30a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
    e30e:	4a24      	ldr	r2, [pc, #144]	; (e3a0 <prepare_cb+0x1d8>)
    e310:	4924      	ldr	r1, [pc, #144]	; (e3a4 <prepare_cb+0x1dc>)
    e312:	4825      	ldr	r0, [pc, #148]	; (e3a8 <prepare_cb+0x1e0>)
    e314:	f00b fbd9 	bl	19aca <assert_print>
    e318:	4040      	eors	r0, r0
    e31a:	f380 8811 	msr	BASEPRI, r0
    e31e:	f04f 0003 	mov.w	r0, #3
    e322:	df02      	svc	2
    e324:	e77e      	b.n	e224 <prepare_cb+0x5c>
			ull_filter_lll_get((lll->filter_policy &
    e326:	7930      	ldrb	r0, [r6, #4]
    e328:	f3c0 00c0 	ubfx	r0, r0, #3, #1
    e32c:	f7fd fed8 	bl	c0e0 <ull_filter_lll_get>
    e330:	4606      	mov	r6, r0
		uint8_t count, *irks = ull_filter_lll_irks_get(&count);
    e332:	f10d 0007 	add.w	r0, sp, #7
    e336:	f7fe fb0d 	bl	c954 <ull_filter_lll_irks_get>
    e33a:	4607      	mov	r7, r0
		radio_filter_configure(filter->enable_bitmask,
    e33c:	1cb2      	adds	r2, r6, #2
    e33e:	7871      	ldrb	r1, [r6, #1]
    e340:	7830      	ldrb	r0, [r6, #0]
    e342:	f001 ffdf 	bl	10304 <radio_filter_configure>
		radio_ar_configure(count, irks, (lll_aux->phy << 2) | BIT(1));
    e346:	7962      	ldrb	r2, [r4, #5]
    e348:	f002 0207 	and.w	r2, r2, #7
    e34c:	0092      	lsls	r2, r2, #2
    e34e:	f042 0202 	orr.w	r2, r2, #2
    e352:	4639      	mov	r1, r7
    e354:	f89d 0007 	ldrb.w	r0, [sp, #7]
    e358:	f002 f98e 	bl	10678 <radio_ar_configure>
    e35c:	e798      	b.n	e290 <prepare_cb+0xc8>
		return 24;
    e35e:	2318      	movs	r3, #24
    e360:	e7b4      	b.n	e2cc <prepare_cb+0x104>
	switch (phy) {
    e362:	2328      	movs	r3, #40	; 0x28
    e364:	e7b2      	b.n	e2cc <prepare_cb+0x104>
		ret = lll_prepare_done(lll_aux);
    e366:	4620      	mov	r0, r4
    e368:	f00e f9a8 	bl	1c6bc <lll_prepare_done>
		LL_ASSERT(!ret);
    e36c:	2800      	cmp	r0, #0
    e36e:	d0c9      	beq.n	e304 <prepare_cb+0x13c>
    e370:	f44f 7315 	mov.w	r3, #596	; 0x254
    e374:	4a0a      	ldr	r2, [pc, #40]	; (e3a0 <prepare_cb+0x1d8>)
    e376:	490d      	ldr	r1, [pc, #52]	; (e3ac <prepare_cb+0x1e4>)
    e378:	480b      	ldr	r0, [pc, #44]	; (e3a8 <prepare_cb+0x1e0>)
    e37a:	f00b fba6 	bl	19aca <assert_print>
    e37e:	4040      	eors	r0, r0
    e380:	f380 8811 	msr	BASEPRI, r0
    e384:	f04f 0003 	mov.w	r0, #3
    e388:	df02      	svc	2
    e38a:	e7bb      	b.n	e304 <prepare_cb+0x13c>
    e38c:	2000928e 	.word	0x2000928e
    e390:	8e89bed6 	.word	0x8e89bed6
    e394:	00555555 	.word	0x00555555
    e398:	0001c9ff 	.word	0x0001c9ff
    e39c:	0000e3b1 	.word	0x0000e3b1
    e3a0:	0001fc70 	.word	0x0001fc70
    e3a4:	0001fc38 	.word	0x0001fc38
    e3a8:	0001f01c 	.word	0x0001f01c
    e3ac:	0001f3c8 	.word	0x0001f3c8

0000e3b0 <isr_done>:

	lll_done(param);
}

static void isr_done(void *param)
{
    e3b0:	b570      	push	{r4, r5, r6, lr}
    e3b2:	b082      	sub	sp, #8
    e3b4:	4604      	mov	r4, r0
	struct lll_sync *lll;
	uint8_t is_lll_scan;

	lll_isr_status_reset();
    e3b6:	f00e f9b3 	bl	1c720 <lll_isr_status_reset>

	if (param) {
    e3ba:	b14c      	cbz	r4, e3d0 <isr_done+0x20>
		lll = ull_scan_aux_lll_parent_get(param, &is_lll_scan);
    e3bc:	f10d 0107 	add.w	r1, sp, #7
    e3c0:	4620      	mov	r0, r4
    e3c2:	f7fc fc57 	bl	ac74 <ull_scan_aux_lll_parent_get>
	} else {
		lll = NULL;
	}

	/* Check if this aux scan is for periodic advertising train */
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && lll && !is_lll_scan) {
    e3c6:	4606      	mov	r6, r0
    e3c8:	b110      	cbz	r0, e3d0 <isr_done+0x20>
    e3ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e3ce:	b13b      	cbz	r3, e3e0 <isr_done+0x30>
		node_rx->hdr.rx_ftr.aux_failed = 1U;

		ull_rx_put(node_rx->hdr.link, node_rx);
		ull_rx_sched();

	} else if (!trx_cnt) {
    e3d0:	4b1d      	ldr	r3, [pc, #116]	; (e448 <isr_done+0x98>)
    e3d2:	881b      	ldrh	r3, [r3, #0]
    e3d4:	b323      	cbz	r3, e420 <isr_done+0x70>

		e = ull_done_extra_type_set(EVENT_DONE_EXTRA_TYPE_SCAN_AUX);
		LL_ASSERT(e);
	}

	lll_isr_cleanup(param);
    e3d6:	4620      	mov	r0, r4
    e3d8:	f7fe ffe8 	bl	d3ac <lll_isr_cleanup>
}
    e3dc:	b002      	add	sp, #8
    e3de:	bd70      	pop	{r4, r5, r6, pc}
		node_rx = ull_pdu_rx_alloc();
    e3e0:	f7fb fc1c 	bl	9c1c <ull_pdu_rx_alloc>
		LL_ASSERT(node_rx);
    e3e4:	4605      	mov	r5, r0
    e3e6:	b168      	cbz	r0, e404 <isr_done+0x54>
		node_rx->hdr.type = NODE_RX_TYPE_EXT_AUX_RELEASE;
    e3e8:	230a      	movs	r3, #10
    e3ea:	712b      	strb	r3, [r5, #4]
		node_rx->hdr.rx_ftr.param = lll;
    e3ec:	60ae      	str	r6, [r5, #8]
		node_rx->hdr.rx_ftr.aux_failed = 1U;
    e3ee:	7eeb      	ldrb	r3, [r5, #27]
    e3f0:	f043 0310 	orr.w	r3, r3, #16
    e3f4:	76eb      	strb	r3, [r5, #27]
		ull_rx_put(node_rx->hdr.link, node_rx);
    e3f6:	4629      	mov	r1, r5
    e3f8:	6828      	ldr	r0, [r5, #0]
    e3fa:	f7fb fc2b 	bl	9c54 <ull_rx_put>
		ull_rx_sched();
    e3fe:	f7fb fc31 	bl	9c64 <ull_rx_sched>
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC) && lll && !is_lll_scan) {
    e402:	e7e8      	b.n	e3d6 <isr_done+0x26>
		LL_ASSERT(node_rx);
    e404:	f240 23a3 	movw	r3, #675	; 0x2a3
    e408:	4a10      	ldr	r2, [pc, #64]	; (e44c <isr_done+0x9c>)
    e40a:	4911      	ldr	r1, [pc, #68]	; (e450 <isr_done+0xa0>)
    e40c:	4811      	ldr	r0, [pc, #68]	; (e454 <isr_done+0xa4>)
    e40e:	f00b fb5c 	bl	19aca <assert_print>
    e412:	4040      	eors	r0, r0
    e414:	f380 8811 	msr	BASEPRI, r0
    e418:	f04f 0003 	mov.w	r0, #3
    e41c:	df02      	svc	2
    e41e:	e7e3      	b.n	e3e8 <isr_done+0x38>
		e = ull_done_extra_type_set(EVENT_DONE_EXTRA_TYPE_SCAN_AUX);
    e420:	2002      	movs	r0, #2
    e422:	f00d fcde 	bl	1bde2 <ull_done_extra_type_set>
		LL_ASSERT(e);
    e426:	2800      	cmp	r0, #0
    e428:	d1d5      	bne.n	e3d6 <isr_done+0x26>
    e42a:	f240 23b1 	movw	r3, #689	; 0x2b1
    e42e:	4a07      	ldr	r2, [pc, #28]	; (e44c <isr_done+0x9c>)
    e430:	4909      	ldr	r1, [pc, #36]	; (e458 <isr_done+0xa8>)
    e432:	4808      	ldr	r0, [pc, #32]	; (e454 <isr_done+0xa4>)
    e434:	f00b fb49 	bl	19aca <assert_print>
    e438:	4040      	eors	r0, r0
    e43a:	f380 8811 	msr	BASEPRI, r0
    e43e:	f04f 0003 	mov.w	r0, #3
    e442:	df02      	svc	2
    e444:	e7c7      	b.n	e3d6 <isr_done+0x26>
    e446:	bf00      	nop
    e448:	2000928e 	.word	0x2000928e
    e44c:	0001fc70 	.word	0x0001fc70
    e450:	0001fc38 	.word	0x0001fc38
    e454:	0001f01c 	.word	0x0001f01c
    e458:	0001fcc0 	.word	0x0001fcc0

0000e45c <isr_tx>:
	return -EINVAL;
}

static void isr_tx(struct lll_scan_aux *lll_aux, void *pdu_rx,
		   void (*isr)(void *), void *param)
{
    e45c:	b5f0      	push	{r4, r5, r6, r7, lr}
    e45e:	b083      	sub	sp, #12
    e460:	4607      	mov	r7, r0
    e462:	460c      	mov	r4, r1
    e464:	4615      	mov	r5, r2
    e466:	461e      	mov	r6, r3
	uint32_t hcto;

	/* Clear radio tx status and events */
	lll_isr_tx_status_reset();
    e468:	f00e f94c 	bl	1c704 <lll_isr_tx_status_reset>

	/* complete the reception and disable radio  */
	radio_switch_complete_and_disable();
    e46c:	f001 ff18 	bl	102a0 <radio_switch_complete_and_disable>

	radio_pkt_rx_set(pdu_rx);
    e470:	4620      	mov	r0, r4
    e472:	f001 fdb1 	bl	ffd8 <radio_pkt_rx_set>

	/* assert if radio packet ptr is not set and radio started rx */
	LL_ASSERT(!radio_is_ready());
    e476:	f001 fde3 	bl	10040 <radio_is_ready>
    e47a:	bb38      	cbnz	r0, e4cc <isr_tx+0x70>

#if defined(CONFIG_BT_CTLR_PRIVACY)
	if (ull_filter_lll_rl_enabled()) {
    e47c:	f7fe fc1c 	bl	ccb8 <ull_filter_lll_rl_enabled>
    e480:	bb90      	cbnz	r0, e4e8 <isr_tx+0x8c>
		radio_ar_configure(count, irks, (lll_aux->phy << 2) | BIT(1));
	}
#endif /* CONFIG_BT_CTLR_PRIVACY */

	/* +/- 2us active clock jitter, +1 us hcto compensation */
	hcto = radio_tmr_tifs_base_get() + EVENT_IFS_US +
    e482:	f00e fbeb 	bl	1cc5c <radio_tmr_tifs_base_get>
    e486:	f100 04a3 	add.w	r4, r0, #163	; 0xa3
	       (EVENT_CLOCK_JITTER_US << 1U) + RANGE_DELAY_US + 1U;
	hcto += radio_rx_chain_delay_get(lll_aux->phy, PHY_FLAGS_S8);
    e48a:	7978      	ldrb	r0, [r7, #5]
    e48c:	2101      	movs	r1, #1
    e48e:	f000 0007 	and.w	r0, r0, #7
    e492:	f00e fbdb 	bl	1cc4c <radio_rx_chain_delay_get>
    e496:	4404      	add	r4, r0
	hcto += addr_us_get(lll_aux->phy);
    e498:	7978      	ldrb	r0, [r7, #5]
    e49a:	f000 0007 	and.w	r0, r0, #7
    e49e:	2802      	cmp	r0, #2
    e4a0:	d032      	beq.n	e508 <isr_tx+0xac>
    e4a2:	2804      	cmp	r0, #4
    e4a4:	d132      	bne.n	e50c <isr_tx+0xb0>
		return 376;
    e4a6:	f44f 73bc 	mov.w	r3, #376	; 0x178
    e4aa:	441c      	add	r4, r3
	hcto -= radio_tx_chain_delay_get(lll_aux->phy, PHY_FLAGS_S8);
    e4ac:	2101      	movs	r1, #1
    e4ae:	f00e fbc9 	bl	1cc44 <radio_tx_chain_delay_get>
	radio_tmr_hcto_configure(hcto);
    e4b2:	1a20      	subs	r0, r4, r0
    e4b4:	f002 f88e 	bl	105d4 <radio_tmr_hcto_configure>

	/* capture end of Rx-ed PDU, extended scan to schedule auxiliary
	 * channel chaining.
	 */
	radio_tmr_end_capture();
    e4b8:	f002 f8d0 	bl	1065c <radio_tmr_end_capture>

	/* scanner always measures RSSI */
	radio_rssi_measure();
    e4bc:	f001 ff00 	bl	102c0 <radio_rssi_measure>
				 radio_tx_chain_delay_get(lll_aux->phy,
							  PHY_FLAGS_S8) -
				 HAL_RADIO_GPIO_LNA_OFFSET);
#endif /* HAL_RADIO_GPIO_HAVE_LNA_PIN */

	radio_isr_set(isr, param);
    e4c0:	4631      	mov	r1, r6
    e4c2:	4628      	mov	r0, r5
    e4c4:	f001 fcd6 	bl	fe74 <radio_isr_set>
		/* NOTE: as scratch packet is used to receive, it is safe to
		 * generate profile event using rx nodes.
		 */
		lll_prof_send();
	}
}
    e4c8:	b003      	add	sp, #12
    e4ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
	LL_ASSERT(!radio_is_ready());
    e4cc:	f240 532f 	movw	r3, #1327	; 0x52f
    e4d0:	4a0f      	ldr	r2, [pc, #60]	; (e510 <isr_tx+0xb4>)
    e4d2:	4910      	ldr	r1, [pc, #64]	; (e514 <isr_tx+0xb8>)
    e4d4:	4810      	ldr	r0, [pc, #64]	; (e518 <isr_tx+0xbc>)
    e4d6:	f00b faf8 	bl	19aca <assert_print>
    e4da:	4040      	eors	r0, r0
    e4dc:	f380 8811 	msr	BASEPRI, r0
    e4e0:	f04f 0003 	mov.w	r0, #3
    e4e4:	df02      	svc	2
    e4e6:	e7c9      	b.n	e47c <isr_tx+0x20>
		uint8_t count, *irks = ull_filter_lll_irks_get(&count);
    e4e8:	f10d 0007 	add.w	r0, sp, #7
    e4ec:	f7fe fa32 	bl	c954 <ull_filter_lll_irks_get>
    e4f0:	4601      	mov	r1, r0
		radio_ar_configure(count, irks, (lll_aux->phy << 2) | BIT(1));
    e4f2:	797a      	ldrb	r2, [r7, #5]
    e4f4:	f002 0207 	and.w	r2, r2, #7
    e4f8:	0092      	lsls	r2, r2, #2
    e4fa:	f042 0202 	orr.w	r2, r2, #2
    e4fe:	f89d 0007 	ldrb.w	r0, [sp, #7]
    e502:	f002 f8b9 	bl	10678 <radio_ar_configure>
    e506:	e7bc      	b.n	e482 <isr_tx+0x26>
		return 24;
    e508:	2318      	movs	r3, #24
    e50a:	e7ce      	b.n	e4aa <isr_tx+0x4e>
	switch (phy) {
    e50c:	2328      	movs	r3, #40	; 0x28
    e50e:	e7cc      	b.n	e4aa <isr_tx+0x4e>
    e510:	0001fc70 	.word	0x0001fc70
    e514:	0001fc48 	.word	0x0001fc48
    e518:	0001f01c 	.word	0x0001f01c

0000e51c <isr_tx_scan_req_lll_schedule>:

	isr_tx(param, node_rx->pdu, isr_rx_ull_schedule, param);
}

static void isr_tx_scan_req_lll_schedule(void *param)
{
    e51c:	b570      	push	{r4, r5, r6, lr}
    e51e:	4604      	mov	r4, r0
	struct node_rx_pdu *node_rx_adv = param;
	struct node_rx_pdu *node_rx;
	struct lll_scan *lll;

	lll = node_rx_adv->hdr.rx_ftr.param;
    e520:	6885      	ldr	r5, [r0, #8]

	node_rx = ull_pdu_rx_alloc_peek(1);
    e522:	2001      	movs	r0, #1
    e524:	f7fb fb5a 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    e528:	4606      	mov	r6, r0
    e52a:	b138      	cbz	r0, e53c <isr_tx_scan_req_lll_schedule+0x20>

	isr_tx(lll->lll_aux, node_rx->pdu, isr_rx_lll_schedule, param);
    e52c:	4623      	mov	r3, r4
    e52e:	4a0a      	ldr	r2, [pc, #40]	; (e558 <isr_tx_scan_req_lll_schedule+0x3c>)
    e530:	f106 0120 	add.w	r1, r6, #32
    e534:	68a8      	ldr	r0, [r5, #8]
    e536:	f7ff ff91 	bl	e45c <isr_tx>
}
    e53a:	bd70      	pop	{r4, r5, r6, pc}
	LL_ASSERT(node_rx);
    e53c:	f240 5376 	movw	r3, #1398	; 0x576
    e540:	4a06      	ldr	r2, [pc, #24]	; (e55c <isr_tx_scan_req_lll_schedule+0x40>)
    e542:	4907      	ldr	r1, [pc, #28]	; (e560 <isr_tx_scan_req_lll_schedule+0x44>)
    e544:	4807      	ldr	r0, [pc, #28]	; (e564 <isr_tx_scan_req_lll_schedule+0x48>)
    e546:	f00b fac0 	bl	19aca <assert_print>
    e54a:	4040      	eors	r0, r0
    e54c:	f380 8811 	msr	BASEPRI, r0
    e550:	f04f 0003 	mov.w	r0, #3
    e554:	df02      	svc	2
    e556:	e7e9      	b.n	e52c <isr_tx_scan_req_lll_schedule+0x10>
    e558:	0001ca17 	.word	0x0001ca17
    e55c:	0001fc70 	.word	0x0001fc70
    e560:	0001fc38 	.word	0x0001fc38
    e564:	0001f01c 	.word	0x0001f01c

0000e568 <isr_tx_scan_req_ull_schedule>:
{
    e568:	b538      	push	{r3, r4, r5, lr}
    e56a:	4604      	mov	r4, r0
	node_rx = ull_pdu_rx_alloc_peek(1);
    e56c:	2001      	movs	r0, #1
    e56e:	f7fb fb35 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    e572:	4605      	mov	r5, r0
    e574:	b138      	cbz	r0, e586 <isr_tx_scan_req_ull_schedule+0x1e>
	isr_tx(param, node_rx->pdu, isr_rx_ull_schedule, param);
    e576:	4623      	mov	r3, r4
    e578:	4a0a      	ldr	r2, [pc, #40]	; (e5a4 <isr_tx_scan_req_ull_schedule+0x3c>)
    e57a:	f105 0120 	add.w	r1, r5, #32
    e57e:	4620      	mov	r0, r4
    e580:	f7ff ff6c 	bl	e45c <isr_tx>
}
    e584:	bd38      	pop	{r3, r4, r5, pc}
	LL_ASSERT(node_rx);
    e586:	f44f 63ad 	mov.w	r3, #1384	; 0x568
    e58a:	4a07      	ldr	r2, [pc, #28]	; (e5a8 <isr_tx_scan_req_ull_schedule+0x40>)
    e58c:	4907      	ldr	r1, [pc, #28]	; (e5ac <isr_tx_scan_req_ull_schedule+0x44>)
    e58e:	4808      	ldr	r0, [pc, #32]	; (e5b0 <isr_tx_scan_req_ull_schedule+0x48>)
    e590:	f00b fa9b 	bl	19aca <assert_print>
    e594:	4040      	eors	r0, r0
    e596:	f380 8811 	msr	BASEPRI, r0
    e59a:	f04f 0003 	mov.w	r0, #3
    e59e:	df02      	svc	2
    e5a0:	e7e9      	b.n	e576 <isr_tx_scan_req_ull_schedule+0xe>
    e5a2:	bf00      	nop
    e5a4:	0001c9ff 	.word	0x0001c9ff
    e5a8:	0001fc70 	.word	0x0001fc70
    e5ac:	0001fc38 	.word	0x0001fc38
    e5b0:	0001f01c 	.word	0x0001f01c

0000e5b4 <abort_cb>:
{
    e5b4:	b510      	push	{r4, lr}
    e5b6:	460c      	mov	r4, r1
	if (!prepare_param) {
    e5b8:	b138      	cbz	r0, e5ca <abort_cb+0x16>
	err = lll_hfclock_off();
    e5ba:	f7ff f801 	bl	d5c0 <lll_hfclock_off>
	LL_ASSERT(err >= 0);
    e5be:	2800      	cmp	r0, #0
    e5c0:	db09      	blt.n	e5d6 <abort_cb+0x22>
	lll_done(param);
    e5c2:	4620      	mov	r0, r4
    e5c4:	f7fe fe56 	bl	d274 <lll_done>
}
    e5c8:	bd10      	pop	{r4, pc}
		radio_isr_set(isr_done, param);
    e5ca:	480a      	ldr	r0, [pc, #40]	; (e5f4 <abort_cb+0x40>)
    e5cc:	f001 fc52 	bl	fe74 <radio_isr_set>
		radio_disable();
    e5d0:	f001 fd14 	bl	fffc <radio_disable>
		return;
    e5d4:	e7f8      	b.n	e5c8 <abort_cb+0x14>
	LL_ASSERT(err >= 0);
    e5d6:	f240 2389 	movw	r3, #649	; 0x289
    e5da:	4a07      	ldr	r2, [pc, #28]	; (e5f8 <abort_cb+0x44>)
    e5dc:	4907      	ldr	r1, [pc, #28]	; (e5fc <abort_cb+0x48>)
    e5de:	4808      	ldr	r0, [pc, #32]	; (e600 <abort_cb+0x4c>)
    e5e0:	f00b fa73 	bl	19aca <assert_print>
    e5e4:	4040      	eors	r0, r0
    e5e6:	f380 8811 	msr	BASEPRI, r0
    e5ea:	f04f 0003 	mov.w	r0, #3
    e5ee:	df02      	svc	2
    e5f0:	e7e7      	b.n	e5c2 <abort_cb+0xe>
    e5f2:	bf00      	nop
    e5f4:	0000e3b1 	.word	0x0000e3b1
    e5f8:	0001fc70 	.word	0x0001fc70
    e5fc:	0001fb9c 	.word	0x0001fb9c
    e600:	0001f01c 	.word	0x0001f01c

0000e604 <is_abort_cb>:
{
    e604:	b510      	push	{r4, lr}
    e606:	4604      	mov	r4, r0
	LL_ASSERT(next != curr);
    e608:	4288      	cmp	r0, r1
    e60a:	d005      	beq.n	e618 <is_abort_cb+0x14>
	lll = ull_scan_lll_is_valid_get(next);
    e60c:	4620      	mov	r0, r4
    e60e:	f00d fc81 	bl	1bf14 <ull_scan_lll_is_valid_get>
	if (lll) {
    e612:	b178      	cbz	r0, e634 <is_abort_cb+0x30>
		return 0;
    e614:	2000      	movs	r0, #0
}
    e616:	bd10      	pop	{r4, pc}
	LL_ASSERT(next != curr);
    e618:	f44f 731a 	mov.w	r3, #616	; 0x268
    e61c:	4a07      	ldr	r2, [pc, #28]	; (e63c <is_abort_cb+0x38>)
    e61e:	4908      	ldr	r1, [pc, #32]	; (e640 <is_abort_cb+0x3c>)
    e620:	4808      	ldr	r0, [pc, #32]	; (e644 <is_abort_cb+0x40>)
    e622:	f00b fa52 	bl	19aca <assert_print>
    e626:	4040      	eors	r0, r0
    e628:	f380 8811 	msr	BASEPRI, r0
    e62c:	f04f 0003 	mov.w	r0, #3
    e630:	df02      	svc	2
    e632:	e7eb      	b.n	e60c <is_abort_cb+0x8>
	return -ECANCELED;
    e634:	f06f 008b 	mvn.w	r0, #139	; 0x8b
    e638:	e7ed      	b.n	e616 <is_abort_cb+0x12>
    e63a:	bf00      	nop
    e63c:	0001fc70 	.word	0x0001fc70
    e640:	0001fcc4 	.word	0x0001fcc4
    e644:	0001f01c 	.word	0x0001f01c

0000e648 <lll_scan_aux_isr_aux_setup>:
{
    e648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e64c:	b083      	sub	sp, #12
    e64e:	4606      	mov	r6, r0
	lll_isr_status_reset();
    e650:	f00e f866 	bl	1c720 <lll_isr_status_reset>
	aux_ptr = ftr->aux_ptr;
    e654:	f8d6 800c 	ldr.w	r8, [r6, #12]
	phy_aux = BIT(aux_ptr->phy);
    e658:	f898 5002 	ldrb.w	r5, [r8, #2]
    e65c:	096b      	lsrs	r3, r5, #5
    e65e:	2501      	movs	r5, #1
    e660:	409d      	lsls	r5, r3
    e662:	b2ed      	uxtb	r5, r5
	ftr->aux_phy = phy_aux;
    e664:	7335      	strb	r5, [r6, #12]
	lll = ftr->param;
    e666:	f8d6 a008 	ldr.w	sl, [r6, #8]
	if (aux_ptr->offs_units) {
    e66a:	f898 3000 	ldrb.w	r3, [r8]
    e66e:	f998 2000 	ldrsb.w	r2, [r8]
    e672:	2a00      	cmp	r2, #0
    e674:	db6c      	blt.n	e750 <lll_scan_aux_isr_aux_setup+0x108>
		window_size_us = OFFS_UNIT_30_US;
    e676:	f04f 091e 	mov.w	r9, #30
	aux_offset_us = (uint32_t)aux_ptr->offs * window_size_us;
    e67a:	f898 7001 	ldrb.w	r7, [r8, #1]
    e67e:	f898 4002 	ldrb.w	r4, [r8, #2]
    e682:	f004 041f 	and.w	r4, r4, #31
    e686:	ea47 2704 	orr.w	r7, r7, r4, lsl #8
    e68a:	fb09 f707 	mul.w	r7, r9, r7
	if (aux_ptr->ca) {
    e68e:	f013 0f40 	tst.w	r3, #64	; 0x40
    e692:	d060      	beq.n	e756 <lll_scan_aux_isr_aux_setup+0x10e>
		window_widening_us = SCA_DRIFT_50_PPM_US(aux_offset_us);
    e694:	2432      	movs	r4, #50	; 0x32
    e696:	fb07 f404 	mul.w	r4, r7, r4
    e69a:	4b49      	ldr	r3, [pc, #292]	; (e7c0 <lll_scan_aux_isr_aux_setup+0x178>)
    e69c:	fba3 3404 	umull	r3, r4, r3, r4
    e6a0:	0ca4      	lsrs	r4, r4, #18
	trx_cnt = 0U;
    e6a2:	f04f 0b00 	mov.w	fp, #0
    e6a6:	4b47      	ldr	r3, [pc, #284]	; (e7c4 <lll_scan_aux_isr_aux_setup+0x17c>)
    e6a8:	f8a3 b000 	strh.w	fp, [r3]
	radio_phy_set(phy_aux, PHY_FLAGS_S8);
    e6ac:	2101      	movs	r1, #1
    e6ae:	4628      	mov	r0, r5
    e6b0:	f001 fc16 	bl	fee0 <radio_phy_set>
	radio_pkt_configure(RADIO_PKT_CONF_LENGTH_8BIT, LL_EXT_OCTETS_RX_MAX,
    e6b4:	006a      	lsls	r2, r5, #1
    e6b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    e6ba:	21ff      	movs	r1, #255	; 0xff
    e6bc:	2008      	movs	r0, #8
    e6be:	f001 fc59 	bl	ff74 <radio_pkt_configure>
	lll_chan_set(aux_ptr->chan_idx);
    e6c2:	f898 0000 	ldrb.w	r0, [r8]
    e6c6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    e6ca:	f7fe fe35 	bl	d338 <lll_chan_set>
	radio_pkt_rx_set(node_rx->pdu);
    e6ce:	f106 0020 	add.w	r0, r6, #32
    e6d2:	f001 fc81 	bl	ffd8 <radio_pkt_rx_set>
	radio_isr_set(isr_rx_lll_schedule, node_rx);
    e6d6:	4631      	mov	r1, r6
    e6d8:	483b      	ldr	r0, [pc, #236]	; (e7c8 <lll_scan_aux_isr_aux_setup+0x180>)
    e6da:	f001 fbcb 	bl	fe74 <radio_isr_set>
	radio_tmr_tifs_set(EVENT_IFS_US);
    e6de:	2096      	movs	r0, #150	; 0x96
    e6e0:	f001 fe94 	bl	1040c <radio_tmr_tifs_set>
	radio_switch_complete_and_tx(phy_aux, 0, phy_aux, 1);
    e6e4:	2301      	movs	r3, #1
    e6e6:	462a      	mov	r2, r5
    e6e8:	4659      	mov	r1, fp
    e6ea:	4628      	mov	r0, r5
    e6ec:	f001 fdc2 	bl	10274 <radio_switch_complete_and_tx>
	} else if (ull_filter_lll_rl_enabled()) {
    e6f0:	f7fe fae2 	bl	ccb8 <ull_filter_lll_rl_enabled>
    e6f4:	bbc0      	cbnz	r0, e768 <lll_scan_aux_isr_aux_setup+0x120>
	} else if (IS_ENABLED(CONFIG_BT_CTLR_FILTER_ACCEPT_LIST) && lll->filter_policy) {
    e6f6:	f89a 3004 	ldrb.w	r3, [sl, #4]
    e6fa:	f013 0f18 	tst.w	r3, #24
    e6fe:	d151      	bne.n	e7a4 <lll_scan_aux_isr_aux_setup+0x15c>
	aux_start_us = ftr->radio_end_us + aux_offset_us;
    e700:	6971      	ldr	r1, [r6, #20]
    e702:	eb01 0807 	add.w	r8, r1, r7
	aux_start_us -= lll_radio_rx_ready_delay_get(phy_aux, PHY_FLAGS_S8);
    e706:	2101      	movs	r1, #1
    e708:	4628      	mov	r0, r5
    e70a:	f00d fff7 	bl	1c6fc <lll_radio_rx_ready_delay_get>
    e70e:	eba8 0100 	sub.w	r1, r8, r0
	aux_start_us -= window_widening_us;
    e712:	1b09      	subs	r1, r1, r4
	radio_tmr_start_us(0, aux_start_us);
    e714:	3910      	subs	r1, #16
    e716:	2000      	movs	r0, #0
    e718:	f001 ff02 	bl	10520 <radio_tmr_start_us>
	hcto = ftr->radio_end_us + aux_offset_us;
    e71c:	6973      	ldr	r3, [r6, #20]
    e71e:	441f      	add	r7, r3
	hcto += window_size_us;
    e720:	44b9      	add	r9, r7
	hcto += window_widening_us;
    e722:	444c      	add	r4, r9
	hcto += EVENT_JITTER_US;
    e724:	3410      	adds	r4, #16
	hcto += radio_rx_chain_delay_get(phy_aux, PHY_FLAGS_S8);
    e726:	2101      	movs	r1, #1
    e728:	4628      	mov	r0, r5
    e72a:	f00e fa8f 	bl	1cc4c <radio_rx_chain_delay_get>
    e72e:	4404      	add	r4, r0
    e730:	2d02      	cmp	r5, #2
    e732:	d040      	beq.n	e7b6 <lll_scan_aux_isr_aux_setup+0x16e>
    e734:	2d04      	cmp	r5, #4
    e736:	d140      	bne.n	e7ba <lll_scan_aux_isr_aux_setup+0x172>
		return 376;
    e738:	f44f 70bc 	mov.w	r0, #376	; 0x178
	radio_tmr_hcto_configure(hcto);
    e73c:	4420      	add	r0, r4
    e73e:	f001 ff49 	bl	105d4 <radio_tmr_hcto_configure>
	radio_tmr_end_capture();
    e742:	f001 ff8b 	bl	1065c <radio_tmr_end_capture>
	radio_rssi_measure();
    e746:	f001 fdbb 	bl	102c0 <radio_rssi_measure>
}
    e74a:	b003      	add	sp, #12
    e74c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		window_size_us = OFFS_UNIT_300_US;
    e750:	f44f 7996 	mov.w	r9, #300	; 0x12c
    e754:	e791      	b.n	e67a <lll_scan_aux_isr_aux_setup+0x32>
		window_widening_us = SCA_DRIFT_500_PPM_US(aux_offset_us);
    e756:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
    e75a:	fb07 f404 	mul.w	r4, r7, r4
    e75e:	4b18      	ldr	r3, [pc, #96]	; (e7c0 <lll_scan_aux_isr_aux_setup+0x178>)
    e760:	fba3 3404 	umull	r3, r4, r3, r4
    e764:	0ca4      	lsrs	r4, r4, #18
    e766:	e79c      	b.n	e6a2 <lll_scan_aux_isr_aux_setup+0x5a>
			ull_filter_lll_get((lll->filter_policy &
    e768:	f89a 0004 	ldrb.w	r0, [sl, #4]
    e76c:	f3c0 00c0 	ubfx	r0, r0, #3, #1
    e770:	f7fd fcb6 	bl	c0e0 <ull_filter_lll_get>
    e774:	4680      	mov	r8, r0
		uint8_t count, *irks = ull_filter_lll_irks_get(&count);
    e776:	f10d 0007 	add.w	r0, sp, #7
    e77a:	f7fe f8eb 	bl	c954 <ull_filter_lll_irks_get>
    e77e:	4682      	mov	sl, r0
		radio_filter_configure(fal->enable_bitmask,
    e780:	f108 0202 	add.w	r2, r8, #2
    e784:	f898 1001 	ldrb.w	r1, [r8, #1]
    e788:	f898 0000 	ldrb.w	r0, [r8]
    e78c:	f001 fdba 	bl	10304 <radio_filter_configure>
		radio_ar_configure(count, irks, (phy_aux << 2) | BIT(1));
    e790:	00aa      	lsls	r2, r5, #2
    e792:	b2d2      	uxtb	r2, r2
    e794:	f042 0202 	orr.w	r2, r2, #2
    e798:	4651      	mov	r1, sl
    e79a:	f89d 0007 	ldrb.w	r0, [sp, #7]
    e79e:	f001 ff6b 	bl	10678 <radio_ar_configure>
    e7a2:	e7ad      	b.n	e700 <lll_scan_aux_isr_aux_setup+0xb8>
		const struct lll_filter *fal = ull_filter_lll_get(true);
    e7a4:	2001      	movs	r0, #1
    e7a6:	f7fd fc9b 	bl	c0e0 <ull_filter_lll_get>
		radio_filter_configure(fal->enable_bitmask,
    e7aa:	1c82      	adds	r2, r0, #2
    e7ac:	7841      	ldrb	r1, [r0, #1]
    e7ae:	7800      	ldrb	r0, [r0, #0]
    e7b0:	f001 fda8 	bl	10304 <radio_filter_configure>
    e7b4:	e7a4      	b.n	e700 <lll_scan_aux_isr_aux_setup+0xb8>
		return 24;
    e7b6:	2018      	movs	r0, #24
    e7b8:	e7c0      	b.n	e73c <lll_scan_aux_isr_aux_setup+0xf4>
	switch (phy) {
    e7ba:	2028      	movs	r0, #40	; 0x28
    e7bc:	e7be      	b.n	e73c <lll_scan_aux_isr_aux_setup+0xf4>
    e7be:	bf00      	nop
    e7c0:	431bde83 	.word	0x431bde83
    e7c4:	2000928e 	.word	0x2000928e
    e7c8:	0001ca17 	.word	0x0001ca17

0000e7cc <lll_scan_aux_prepare>:
{
    e7cc:	b510      	push	{r4, lr}
    e7ce:	b082      	sub	sp, #8
    e7d0:	4604      	mov	r4, r0
	err = lll_hfclock_on();
    e7d2:	f7fe fedf 	bl	d594 <lll_hfclock_on>
	LL_ASSERT(err >= 0);
    e7d6:	2800      	cmp	r0, #0
    e7d8:	db0c      	blt.n	e7f4 <lll_scan_aux_prepare+0x28>
	err = lll_prepare(is_abort_cb, abort_cb, prepare_cb, 0, param);
    e7da:	9400      	str	r4, [sp, #0]
    e7dc:	2300      	movs	r3, #0
    e7de:	4a12      	ldr	r2, [pc, #72]	; (e828 <lll_scan_aux_prepare+0x5c>)
    e7e0:	4912      	ldr	r1, [pc, #72]	; (e82c <lll_scan_aux_prepare+0x60>)
    e7e2:	4813      	ldr	r0, [pc, #76]	; (e830 <lll_scan_aux_prepare+0x64>)
    e7e4:	f00d fb58 	bl	1be98 <lll_prepare>
	LL_ASSERT(!err || err == -EINPROGRESS);
    e7e8:	b110      	cbz	r0, e7f0 <lll_scan_aux_prepare+0x24>
    e7ea:	f110 0f77 	cmn.w	r0, #119	; 0x77
    e7ee:	d10e      	bne.n	e80e <lll_scan_aux_prepare+0x42>
}
    e7f0:	b002      	add	sp, #8
    e7f2:	bd10      	pop	{r4, pc}
	LL_ASSERT(err >= 0);
    e7f4:	2370      	movs	r3, #112	; 0x70
    e7f6:	4a0f      	ldr	r2, [pc, #60]	; (e834 <lll_scan_aux_prepare+0x68>)
    e7f8:	490f      	ldr	r1, [pc, #60]	; (e838 <lll_scan_aux_prepare+0x6c>)
    e7fa:	4810      	ldr	r0, [pc, #64]	; (e83c <lll_scan_aux_prepare+0x70>)
    e7fc:	f00b f965 	bl	19aca <assert_print>
    e800:	4040      	eors	r0, r0
    e802:	f380 8811 	msr	BASEPRI, r0
    e806:	f04f 0003 	mov.w	r0, #3
    e80a:	df02      	svc	2
    e80c:	e7e5      	b.n	e7da <lll_scan_aux_prepare+0xe>
	LL_ASSERT(!err || err == -EINPROGRESS);
    e80e:	2373      	movs	r3, #115	; 0x73
    e810:	4a08      	ldr	r2, [pc, #32]	; (e834 <lll_scan_aux_prepare+0x68>)
    e812:	490b      	ldr	r1, [pc, #44]	; (e840 <lll_scan_aux_prepare+0x74>)
    e814:	4809      	ldr	r0, [pc, #36]	; (e83c <lll_scan_aux_prepare+0x70>)
    e816:	f00b f958 	bl	19aca <assert_print>
    e81a:	4040      	eors	r0, r0
    e81c:	f380 8811 	msr	BASEPRI, r0
    e820:	f04f 0003 	mov.w	r0, #3
    e824:	df02      	svc	2
}
    e826:	e7e3      	b.n	e7f0 <lll_scan_aux_prepare+0x24>
    e828:	0000e1c9 	.word	0x0000e1c9
    e82c:	0000e5b5 	.word	0x0000e5b5
    e830:	0000e605 	.word	0x0000e605
    e834:	0001fc70 	.word	0x0001fc70
    e838:	0001fb9c 	.word	0x0001fb9c
    e83c:	0001f01c 	.word	0x0001f01c
    e840:	0001fc5c 	.word	0x0001fc5c

0000e844 <lll_scan_aux_setup>:
{
    e844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e848:	b085      	sub	sp, #20
    e84a:	4604      	mov	r4, r0
    e84c:	460e      	mov	r6, r1
    e84e:	9200      	str	r2, [sp, #0]
    e850:	9301      	str	r3, [sp, #4]
	LL_ASSERT(pdu->type == PDU_ADV_TYPE_EXT_IND);
    e852:	7803      	ldrb	r3, [r0, #0]
    e854:	f003 030f 	and.w	r3, r3, #15
    e858:	2b07      	cmp	r3, #7
    e85a:	d119      	bne.n	e890 <lll_scan_aux_setup+0x4c>
	if (!pdu->len || !pri_com_hdr->ext_hdr_len) {
    e85c:	7860      	ldrb	r0, [r4, #1]
    e85e:	2800      	cmp	r0, #0
    e860:	f000 80b8 	beq.w	e9d4 <lll_scan_aux_setup+0x190>
    e864:	78a3      	ldrb	r3, [r4, #2]
    e866:	f013 033f 	ands.w	r3, r3, #63	; 0x3f
    e86a:	f000 80b2 	beq.w	e9d2 <lll_scan_aux_setup+0x18e>
	pri_dptr = pri_hdr->data;
    e86e:	1d27      	adds	r7, r4, #4
	if (pri_hdr->adv_addr) {
    e870:	78e3      	ldrb	r3, [r4, #3]
    e872:	f013 0f01 	tst.w	r3, #1
    e876:	d001      	beq.n	e87c <lll_scan_aux_setup+0x38>
		pri_dptr += BDADDR_SIZE;
    e878:	f104 070a 	add.w	r7, r4, #10
	if (pri_hdr->tgt_addr) {
    e87c:	f013 0f02 	tst.w	r3, #2
    e880:	d000      	beq.n	e884 <lll_scan_aux_setup+0x40>
		pri_dptr += BDADDR_SIZE;
    e882:	3706      	adds	r7, #6
	if (pri_hdr->cte_info) {
    e884:	f013 0f04 	tst.w	r3, #4
    e888:	d00f      	beq.n	e8aa <lll_scan_aux_setup+0x66>
		cte_info = (void *)pri_dptr;
    e88a:	9702      	str	r7, [sp, #8]
		pri_dptr += sizeof(struct pdu_cte_info);
    e88c:	3701      	adds	r7, #1
    e88e:	e00e      	b.n	e8ae <lll_scan_aux_setup+0x6a>
	LL_ASSERT(pdu->type == PDU_ADV_TYPE_EXT_IND);
    e890:	2387      	movs	r3, #135	; 0x87
    e892:	4a55      	ldr	r2, [pc, #340]	; (e9e8 <lll_scan_aux_setup+0x1a4>)
    e894:	4955      	ldr	r1, [pc, #340]	; (e9ec <lll_scan_aux_setup+0x1a8>)
    e896:	4856      	ldr	r0, [pc, #344]	; (e9f0 <lll_scan_aux_setup+0x1ac>)
    e898:	f00b f917 	bl	19aca <assert_print>
    e89c:	4040      	eors	r0, r0
    e89e:	f380 8811 	msr	BASEPRI, r0
    e8a2:	f04f 0003 	mov.w	r0, #3
    e8a6:	df02      	svc	2
    e8a8:	e7d8      	b.n	e85c <lll_scan_aux_setup+0x18>
		cte_info = NULL;
    e8aa:	2200      	movs	r2, #0
    e8ac:	9202      	str	r2, [sp, #8]
	if (pri_hdr->adi) {
    e8ae:	f013 0f08 	tst.w	r3, #8
    e8b2:	d000      	beq.n	e8b6 <lll_scan_aux_setup+0x72>
		pri_dptr += sizeof(struct pdu_adv_adi);
    e8b4:	3702      	adds	r7, #2
	if (unlikely(!pri_hdr->aux_ptr || !aux_ptr->offs ||
    e8b6:	f013 0f10 	tst.w	r3, #16
    e8ba:	f000 808e 	beq.w	e9da <lll_scan_aux_setup+0x196>
    e8be:	f897 8001 	ldrb.w	r8, [r7, #1]
    e8c2:	78bb      	ldrb	r3, [r7, #2]
    e8c4:	f003 031f 	and.w	r3, r3, #31
    e8c8:	ea58 2803 	orrs.w	r8, r8, r3, lsl #8
    e8cc:	f000 8087 	beq.w	e9de <lll_scan_aux_setup+0x19a>
    e8d0:	78ba      	ldrb	r2, [r7, #2]
    e8d2:	0951      	lsrs	r1, r2, #5
    e8d4:	2a5f      	cmp	r2, #95	; 0x5f
    e8d6:	f200 8084 	bhi.w	e9e2 <lll_scan_aux_setup+0x19e>
	if (aux_ptr->offs_units) {
    e8da:	783b      	ldrb	r3, [r7, #0]
    e8dc:	f997 2000 	ldrsb.w	r2, [r7]
    e8e0:	2a00      	cmp	r2, #0
    e8e2:	db39      	blt.n	e958 <lll_scan_aux_setup+0x114>
		window_size_us = OFFS_UNIT_30_US;
    e8e4:	221e      	movs	r2, #30
	aux_offset_us = (uint32_t)aux_ptr->offs * window_size_us;
    e8e6:	fb02 f808 	mul.w	r8, r2, r8
	if (aux_ptr->ca) {
    e8ea:	f013 0f40 	tst.w	r3, #64	; 0x40
    e8ee:	d036      	beq.n	e95e <lll_scan_aux_setup+0x11a>
		window_widening_us = SCA_DRIFT_50_PPM_US(aux_offset_us);
    e8f0:	2332      	movs	r3, #50	; 0x32
    e8f2:	fb03 f308 	mul.w	r3, r3, r8
    e8f6:	4a3f      	ldr	r2, [pc, #252]	; (e9f4 <lll_scan_aux_setup+0x1b0>)
    e8f8:	fba2 2303 	umull	r2, r3, r2, r3
    e8fc:	ea4f 4a93 	mov.w	sl, r3, lsr #18
	phy = BIT(aux_ptr->phy);
    e900:	2301      	movs	r3, #1
    e902:	408b      	lsls	r3, r1
    e904:	b2db      	uxtb	r3, r3
    e906:	9303      	str	r3, [sp, #12]
	overhead_us = PDU_AC_US(pdu->len, pdu_phy, pdu_phy_flags_rx);
    e908:	f006 0903 	and.w	r9, r6, #3
    e90c:	f109 0906 	add.w	r9, r9, #6
    e910:	eb09 0500 	add.w	r5, r9, r0
    e914:	3503      	adds	r5, #3
    e916:	00ed      	lsls	r5, r5, #3
    e918:	f3c6 0b40 	ubfx	fp, r6, #1, #1
    e91c:	fa25 f50b 	lsr.w	r5, r5, fp
	if (cte_info && radio_df_iq_samples_amount_get()) {
    e920:	9b02      	ldr	r3, [sp, #8]
    e922:	b143      	cbz	r3, e936 <lll_scan_aux_setup+0xf2>
    e924:	f001 fa0c 	bl	fd40 <radio_df_iq_samples_amount_get>
    e928:	b128      	cbz	r0, e936 <lll_scan_aux_setup+0xf2>
		overhead_us += cte_info->time << 3;
    e92a:	9b02      	ldr	r3, [sp, #8]
    e92c:	781b      	ldrb	r3, [r3, #0]
    e92e:	f003 031f 	and.w	r3, r3, #31
    e932:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
	overhead_us += radio_rx_chain_delay_get(pdu_phy, pdu_phy_flags_rx);
    e936:	9900      	ldr	r1, [sp, #0]
    e938:	4630      	mov	r0, r6
    e93a:	f00e f987 	bl	1cc4c <radio_rx_chain_delay_get>
    e93e:	4405      	add	r5, r0
	overhead_us += lll_radio_rx_ready_delay_get(phy, PHY_FLAGS_S8);
    e940:	2101      	movs	r1, #1
    e942:	9803      	ldr	r0, [sp, #12]
    e944:	f00d feda 	bl	1c6fc <lll_radio_rx_ready_delay_get>
    e948:	4405      	add	r5, r0
	overhead_us += window_widening_us;
    e94a:	4455      	add	r5, sl
	overhead_us += EVENT_OVERHEAD_END_US + EVENT_OVERHEAD_START_US;
    e94c:	f205 2577 	addw	r5, r5, #631	; 0x277
	if (aux_offset_us > overhead_us) {
    e950:	45a8      	cmp	r8, r5
    e952:	d90e      	bls.n	e972 <lll_scan_aux_setup+0x12e>
		return 0;
    e954:	2000      	movs	r0, #0
    e956:	e03d      	b.n	e9d4 <lll_scan_aux_setup+0x190>
		window_size_us = OFFS_UNIT_300_US;
    e958:	f44f 7296 	mov.w	r2, #300	; 0x12c
    e95c:	e7c3      	b.n	e8e6 <lll_scan_aux_setup+0xa2>
		window_widening_us = SCA_DRIFT_500_PPM_US(aux_offset_us);
    e95e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    e962:	fb02 f208 	mul.w	r2, r2, r8
    e966:	4b23      	ldr	r3, [pc, #140]	; (e9f4 <lll_scan_aux_setup+0x1b0>)
    e968:	fba3 3202 	umull	r3, r2, r3, r2
    e96c:	ea4f 4a92 	mov.w	sl, r2, lsr #18
    e970:	e7c6      	b.n	e900 <lll_scan_aux_setup+0xbc>
	node_rx = ull_pdu_rx_alloc_peek(1);
    e972:	2001      	movs	r0, #1
    e974:	f7fb f932 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    e978:	4605      	mov	r5, r0
    e97a:	b1e8      	cbz	r0, e9b8 <lll_scan_aux_setup+0x174>
	ftr->param = param;
    e97c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    e97e:	60ab      	str	r3, [r5, #8]
	ftr->aux_ptr = aux_ptr;
    e980:	60ef      	str	r7, [r5, #12]
	ftr->radio_end_us = radio_tmr_end_get() -
    e982:	f001 fe73 	bl	1066c <radio_tmr_end_get>
    e986:	4607      	mov	r7, r0
			    radio_rx_chain_delay_get(pdu_phy,
    e988:	9900      	ldr	r1, [sp, #0]
    e98a:	4630      	mov	r0, r6
    e98c:	f00e f95e 	bl	1cc4c <radio_rx_chain_delay_get>
	ftr->radio_end_us = radio_tmr_end_get() -
    e990:	1a3f      	subs	r7, r7, r0
			    PDU_AC_US(pdu->len, pdu_phy, pdu_phy_flags_rx);
    e992:	7863      	ldrb	r3, [r4, #1]
    e994:	4499      	add	r9, r3
    e996:	f109 0903 	add.w	r9, r9, #3
    e99a:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    e99e:	fa29 fb0b 	lsr.w	fp, r9, fp
						     pdu_phy_flags_rx) -
    e9a2:	eba7 070b 	sub.w	r7, r7, fp
	ftr->radio_end_us = radio_tmr_end_get() -
    e9a6:	616f      	str	r7, [r5, #20]
	radio_isr_set(setup_cb, node_rx);
    e9a8:	4629      	mov	r1, r5
    e9aa:	9801      	ldr	r0, [sp, #4]
    e9ac:	f001 fa62 	bl	fe74 <radio_isr_set>
	radio_disable();
    e9b0:	f001 fb24 	bl	fffc <radio_disable>
	return 1;
    e9b4:	2001      	movs	r0, #1
    e9b6:	e00d      	b.n	e9d4 <lll_scan_aux_setup+0x190>
	LL_ASSERT(node_rx);
    e9b8:	23e4      	movs	r3, #228	; 0xe4
    e9ba:	4a0b      	ldr	r2, [pc, #44]	; (e9e8 <lll_scan_aux_setup+0x1a4>)
    e9bc:	490e      	ldr	r1, [pc, #56]	; (e9f8 <lll_scan_aux_setup+0x1b4>)
    e9be:	480c      	ldr	r0, [pc, #48]	; (e9f0 <lll_scan_aux_setup+0x1ac>)
    e9c0:	f00b f883 	bl	19aca <assert_print>
    e9c4:	4040      	eors	r0, r0
    e9c6:	f380 8811 	msr	BASEPRI, r0
    e9ca:	f04f 0003 	mov.w	r0, #3
    e9ce:	df02      	svc	2
    e9d0:	e7d4      	b.n	e97c <lll_scan_aux_setup+0x138>
		return 0U;
    e9d2:	4618      	mov	r0, r3
}
    e9d4:	b005      	add	sp, #20
    e9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return 0;
    e9da:	2000      	movs	r0, #0
    e9dc:	e7fa      	b.n	e9d4 <lll_scan_aux_setup+0x190>
    e9de:	2000      	movs	r0, #0
    e9e0:	e7f8      	b.n	e9d4 <lll_scan_aux_setup+0x190>
    e9e2:	2000      	movs	r0, #0
    e9e4:	e7f6      	b.n	e9d4 <lll_scan_aux_setup+0x190>
    e9e6:	bf00      	nop
    e9e8:	0001fc70 	.word	0x0001fc70
    e9ec:	0001fcd4 	.word	0x0001fcd4
    e9f0:	0001f01c 	.word	0x0001f01c
    e9f4:	431bde83 	.word	0x431bde83
    e9f8:	0001fc38 	.word	0x0001fc38

0000e9fc <isr_rx_pdu>:
{
    e9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ea00:	b089      	sub	sp, #36	; 0x24
    ea02:	460d      	mov	r5, r1
    ea04:	4614      	mov	r4, r2
    ea06:	9303      	str	r3, [sp, #12]
    ea08:	f89d b048 	ldrb.w	fp, [sp, #72]	; 0x48
    ea0c:	f89d 904c 	ldrb.w	r9, [sp, #76]	; 0x4c
    ea10:	f89d 8050 	ldrb.w	r8, [sp, #80]	; 0x50
    ea14:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
    ea18:	9304      	str	r3, [sp, #16]
    ea1a:	f89d a060 	ldrb.w	sl, [sp, #96]	; 0x60
    ea1e:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
    ea22:	9305      	str	r3, [sp, #20]
	bool dir_report = false;
    ea24:	2300      	movs	r3, #0
    ea26:	f88d 301f 	strb.w	r3, [sp, #31]
	} else if (lll && lll->type &&
    ea2a:	4606      	mov	r6, r0
    ea2c:	b190      	cbz	r0, ea54 <isr_rx_pdu+0x58>
    ea2e:	7903      	ldrb	r3, [r0, #4]
    ea30:	f013 0f20 	tst.w	r3, #32
    ea34:	d00e      	beq.n	ea54 <isr_rx_pdu+0x58>
    ea36:	b119      	cbz	r1, ea40 <isr_rx_pdu+0x44>
		   ((lll_aux && !lll_aux->state) ||
    ea38:	790b      	ldrb	r3, [r1, #4]
    ea3a:	f013 0f40 	tst.w	r3, #64	; 0x40
    ea3e:	d005      	beq.n	ea4c <isr_rx_pdu+0x50>
		    (lll->lll_aux && !lll->lll_aux->state)) &&
    ea40:	68b3      	ldr	r3, [r6, #8]
		   ((lll_aux && !lll_aux->state) ||
    ea42:	b13b      	cbz	r3, ea54 <isr_rx_pdu+0x58>
		    (lll->lll_aux && !lll->lll_aux->state)) &&
    ea44:	791b      	ldrb	r3, [r3, #4]
    ea46:	f013 0f40 	tst.w	r3, #64	; 0x40
    ea4a:	d103      	bne.n	ea54 <isr_rx_pdu+0x58>
		   (pdu->adv_ext_ind.adv_mode & BT_HCI_LE_ADV_PROP_SCAN) &&
    ea4c:	9b03      	ldr	r3, [sp, #12]
    ea4e:	789b      	ldrb	r3, [r3, #2]
		    (lll->lll_aux && !lll->lll_aux->state)) &&
    ea50:	09db      	lsrs	r3, r3, #7
    ea52:	d172      	bne.n	eb3a <isr_rx_pdu+0x13e>
	} else if ((lll_aux && lll_aux->is_chain_sched) ||
    ea54:	b11d      	cbz	r5, ea5e <isr_rx_pdu+0x62>
    ea56:	f995 3004 	ldrsb.w	r3, [r5, #4]
    ea5a:	2b00      	cmp	r3, #0
    ea5c:	db13      	blt.n	ea86 <isr_rx_pdu+0x8a>
		   (lll->lll_aux && lll->lll_aux->is_chain_sched) ||
    ea5e:	68b3      	ldr	r3, [r6, #8]
	} else if ((lll_aux && lll_aux->is_chain_sched) ||
    ea60:	b11b      	cbz	r3, ea6a <isr_rx_pdu+0x6e>
		   (lll->lll_aux && lll->lll_aux->is_chain_sched) ||
    ea62:	f993 3004 	ldrsb.w	r3, [r3, #4]
    ea66:	2b00      	cmp	r3, #0
    ea68:	db0d      	blt.n	ea86 <isr_rx_pdu+0x8a>
		   lll_scan_ext_tgta_check(lll, false, false, pdu, rl_idx,
    ea6a:	f10d 031f 	add.w	r3, sp, #31
    ea6e:	9301      	str	r3, [sp, #4]
    ea70:	f8cd a000 	str.w	sl, [sp]
    ea74:	9b03      	ldr	r3, [sp, #12]
    ea76:	2200      	movs	r2, #0
    ea78:	4611      	mov	r1, r2
    ea7a:	4630      	mov	r0, r6
    ea7c:	f00d ff26 	bl	1c8cc <lll_scan_ext_tgta_check>
		   (lll->lll_aux && lll->lll_aux->is_chain_sched) ||
    ea80:	2800      	cmp	r0, #0
    ea82:	f000 813c 	beq.w	ecfe <isr_rx_pdu+0x302>
		if (lll_aux) {
    ea86:	2d00      	cmp	r5, #0
    ea88:	f000 8115 	beq.w	ecb6 <isr_rx_pdu+0x2ba>
			ftr->param = lll_aux;
    ea8c:	60a5      	str	r5, [r4, #8]
			ftr->scan_rsp = lll_aux->state;
    ea8e:	792b      	ldrb	r3, [r5, #4]
    ea90:	f3c3 1380 	ubfx	r3, r3, #6, #1
    ea94:	7ea2      	ldrb	r2, [r4, #26]
    ea96:	f363 1204 	bfi	r2, r3, #4, #1
    ea9a:	76a2      	strb	r2, [r4, #26]
			lll_aux->is_chain_sched = 1U;
    ea9c:	792b      	ldrb	r3, [r5, #4]
    ea9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    eaa2:	712b      	strb	r3, [r5, #4]
		(void)ull_pdu_rx_alloc();
    eaa4:	f7fb f8ba 	bl	9c1c <ull_pdu_rx_alloc>
		ftr->ticks_anchor = radio_tmr_start_get();
    eaa8:	f001 fd82 	bl	105b0 <radio_tmr_start_get>
    eaac:	6120      	str	r0, [r4, #16]
		ftr->radio_end_us = radio_tmr_end_get() -
    eaae:	f001 fddd 	bl	1066c <radio_tmr_end_get>
    eab2:	4607      	mov	r7, r0
				    radio_rx_chain_delay_get(phy_aux,
    eab4:	4649      	mov	r1, r9
    eab6:	4658      	mov	r0, fp
    eab8:	f00e f8c8 	bl	1cc4c <radio_rx_chain_delay_get>
		ftr->radio_end_us = radio_tmr_end_get() -
    eabc:	1a3f      	subs	r7, r7, r0
    eabe:	6167      	str	r7, [r4, #20]
		ftr->phy_flags = phy_aux_flags_rx;
    eac0:	7ea3      	ldrb	r3, [r4, #26]
    eac2:	f369 0382 	bfi	r3, r9, #2, #1
    eac6:	76a3      	strb	r3, [r4, #26]
		ftr->rssi = (rssi_ready) ? radio_rssi_get() :
    eac8:	9b05      	ldr	r3, [sp, #20]
    eaca:	2b00      	cmp	r3, #0
    eacc:	f040 8104 	bne.w	ecd8 <isr_rx_pdu+0x2dc>
    ead0:	207f      	movs	r0, #127	; 0x7f
    ead2:	7620      	strb	r0, [r4, #24]
		ftr->scan_req = 0U;
    ead4:	7ea3      	ldrb	r3, [r4, #26]
    ead6:	f36f 03c3 	bfc	r3, #3, #1
    eada:	76a3      	strb	r3, [r4, #26]
		ftr->rl_idx = irkmatch_ok ? rl_idx : FILTER_IDX_NONE;
    eadc:	9b04      	ldr	r3, [sp, #16]
    eade:	b90b      	cbnz	r3, eae4 <isr_rx_pdu+0xe8>
    eae0:	f04f 0aff 	mov.w	sl, #255	; 0xff
    eae4:	f884 a019 	strb.w	sl, [r4, #25]
		ftr->direct = dir_report;
    eae8:	7ea3      	ldrb	r3, [r4, #26]
    eaea:	f89d 201f 	ldrb.w	r2, [sp, #31]
    eaee:	f362 0341 	bfi	r3, r2, #1, #1
    eaf2:	76a3      	strb	r3, [r4, #26]
		ftr->devmatch = devmatch_ok;
    eaf4:	7ee3      	ldrb	r3, [r4, #27]
    eaf6:	f368 0341 	bfi	r3, r8, #1, #1
    eafa:	76e3      	strb	r3, [r4, #27]
		ftr->aux_lll_sched = lll_scan_aux_setup(pdu, phy_aux,
    eafc:	9600      	str	r6, [sp, #0]
    eafe:	4b83      	ldr	r3, [pc, #524]	; (ed0c <isr_rx_pdu+0x310>)
    eb00:	464a      	mov	r2, r9
    eb02:	4659      	mov	r1, fp
    eb04:	9803      	ldr	r0, [sp, #12]
    eb06:	f7ff fe9d 	bl	e844 <lll_scan_aux_setup>
    eb0a:	7ee3      	ldrb	r3, [r4, #27]
    eb0c:	f360 03c3 	bfi	r3, r0, #3, #1
    eb10:	76e3      	strb	r3, [r4, #27]
		node_rx->hdr.type = NODE_RX_TYPE_EXT_AUX_REPORT;
    eb12:	2309      	movs	r3, #9
    eb14:	7123      	strb	r3, [r4, #4]
		ull_rx_put(node_rx->hdr.link, node_rx);
    eb16:	4621      	mov	r1, r4
    eb18:	6820      	ldr	r0, [r4, #0]
    eb1a:	f7fb f89b 	bl	9c54 <ull_rx_put>
		ull_rx_sched();
    eb1e:	f7fb f8a1 	bl	9c64 <ull_rx_sched>
		if (ftr->aux_lll_sched) {
    eb22:	7ee3      	ldrb	r3, [r4, #27]
    eb24:	f013 0f08 	tst.w	r3, #8
    eb28:	f000 80df 	beq.w	ecea <isr_rx_pdu+0x2ee>
			if (!lll_aux) {
    eb2c:	2d00      	cmp	r5, #0
    eb2e:	f000 80d7 	beq.w	ece0 <isr_rx_pdu+0x2e4>
			return 0;
    eb32:	2000      	movs	r0, #0
}
    eb34:	b009      	add	sp, #36	; 0x24
    eb36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		   lll_scan_ext_tgta_check(lll, false, false, pdu, rl_idx,
    eb3a:	f10d 031f 	add.w	r3, sp, #31
    eb3e:	9301      	str	r3, [sp, #4]
    eb40:	f8cd a000 	str.w	sl, [sp]
    eb44:	9b03      	ldr	r3, [sp, #12]
    eb46:	2200      	movs	r2, #0
    eb48:	4611      	mov	r1, r2
    eb4a:	4630      	mov	r0, r6
    eb4c:	f00d febe 	bl	1c8cc <lll_scan_ext_tgta_check>
		   (pdu->adv_ext_ind.adv_mode & BT_HCI_LE_ADV_PROP_SCAN) &&
    eb50:	2800      	cmp	r0, #0
    eb52:	f43f af7f 	beq.w	ea54 <isr_rx_pdu+0x58>
		rx = ull_pdu_rx_alloc_peek(4);
    eb56:	2004      	movs	r0, #4
    eb58:	f7fb f840 	bl	9bdc <ull_pdu_rx_alloc_peek>
		if (!rx) {
    eb5c:	2800      	cmp	r0, #0
    eb5e:	f000 80cb 	beq.w	ecf8 <isr_rx_pdu+0x2fc>
		radio_tmr_tifs_set(EVENT_IFS_US);
    eb62:	2096      	movs	r0, #150	; 0x96
    eb64:	f001 fc52 	bl	1040c <radio_tmr_tifs_set>
		radio_switch_complete_and_rx(phy_aux);
    eb68:	4658      	mov	r0, fp
    eb6a:	f001 fb6d 	bl	10248 <radio_switch_complete_and_rx>
		pdu_tx = (void *)radio_pkt_scratch_get();
    eb6e:	f001 fab3 	bl	100d8 <radio_pkt_scratch_get>
    eb72:	4607      	mov	r7, r0
		pdu_tx->type = PDU_ADV_TYPE_SCAN_REQ;
    eb74:	7803      	ldrb	r3, [r0, #0]
    eb76:	2203      	movs	r2, #3
    eb78:	f362 0303 	bfi	r3, r2, #0, #4
    eb7c:	7003      	strb	r3, [r0, #0]
		pdu_tx->rx_addr = pdu->tx_addr;
    eb7e:	9b03      	ldr	r3, [sp, #12]
    eb80:	781b      	ldrb	r3, [r3, #0]
    eb82:	f3c3 1380 	ubfx	r3, r3, #6, #1
    eb86:	7802      	ldrb	r2, [r0, #0]
    eb88:	f363 12c7 	bfi	r2, r3, #7, #1
    eb8c:	7002      	strb	r2, [r0, #0]
		pdu_tx->len = sizeof(struct pdu_adv_scan_req);
    eb8e:	230c      	movs	r3, #12
    eb90:	7043      	strb	r3, [r0, #1]
		lrpa = ull_filter_lll_lrpa_get(rl_idx);
    eb92:	4650      	mov	r0, sl
    eb94:	f7fd febe 	bl	c914 <ull_filter_lll_lrpa_get>
		if (lll->rpa_gen && lrpa) {
    eb98:	7c33      	ldrb	r3, [r6, #16]
    eb9a:	f013 0f40 	tst.w	r3, #64	; 0x40
    eb9e:	d00c      	beq.n	ebba <isr_rx_pdu+0x1be>
    eba0:	b158      	cbz	r0, ebba <isr_rx_pdu+0x1be>
			pdu_tx->tx_addr = 1;
    eba2:	783a      	ldrb	r2, [r7, #0]
    eba4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    eba8:	463b      	mov	r3, r7
    ebaa:	f803 2b02 	strb.w	r2, [r3], #2
    ebae:	6802      	ldr	r2, [r0, #0]
    ebb0:	f8c7 2002 	str.w	r2, [r7, #2]
    ebb4:	8882      	ldrh	r2, [r0, #4]
    ebb6:	809a      	strh	r2, [r3, #4]
    ebb8:	e00e      	b.n	ebd8 <isr_rx_pdu+0x1dc>
			pdu_tx->tx_addr = lll->init_addr_type;
    ebba:	7933      	ldrb	r3, [r6, #4]
    ebbc:	f3c3 1380 	ubfx	r3, r3, #6, #1
    ebc0:	783a      	ldrb	r2, [r7, #0]
    ebc2:	f363 1286 	bfi	r2, r3, #6, #1
    ebc6:	463b      	mov	r3, r7
    ebc8:	f803 2b02 	strb.w	r2, [r3], #2
    ebcc:	f8d6 2012 	ldr.w	r2, [r6, #18]
    ebd0:	f8c7 2002 	str.w	r2, [r7, #2]
    ebd4:	8af2      	ldrh	r2, [r6, #22]
    ebd6:	809a      	strh	r2, [r3, #4]
    ebd8:	9a03      	ldr	r2, [sp, #12]
    ebda:	6853      	ldr	r3, [r2, #4]
    ebdc:	60bb      	str	r3, [r7, #8]
    ebde:	8913      	ldrh	r3, [r2, #8]
    ebe0:	81bb      	strh	r3, [r7, #12]
		radio_pkt_tx_set(pdu_tx);
    ebe2:	4638      	mov	r0, r7
    ebe4:	f001 f9fe 	bl	ffe4 <radio_pkt_tx_set>
		LL_ASSERT(!radio_is_ready());
    ebe8:	f001 fa2a 	bl	10040 <radio_is_ready>
    ebec:	2800      	cmp	r0, #0
    ebee:	d145      	bne.n	ec7c <isr_rx_pdu+0x280>
		radio_tmr_end_capture();
    ebf0:	f001 fd34 	bl	1065c <radio_tmr_end_capture>
		(void)ull_pdu_rx_alloc();
    ebf4:	f7fb f812 	bl	9c1c <ull_pdu_rx_alloc>
		node_rx->hdr.type = NODE_RX_TYPE_EXT_AUX_REPORT;
    ebf8:	2309      	movs	r3, #9
    ebfa:	7123      	strb	r3, [r4, #4]
		if (lll_aux) {
    ebfc:	2d00      	cmp	r5, #0
    ebfe:	d04b      	beq.n	ec98 <isr_rx_pdu+0x29c>
			ftr->param = lll_aux;
    ec00:	60a5      	str	r5, [r4, #8]
			radio_isr_set(isr_tx_scan_req_ull_schedule,
    ec02:	4629      	mov	r1, r5
    ec04:	4842      	ldr	r0, [pc, #264]	; (ed10 <isr_rx_pdu+0x314>)
    ec06:	f001 f935 	bl	fe74 <radio_isr_set>
			lll_aux->state = 1U;
    ec0a:	792b      	ldrb	r3, [r5, #4]
    ec0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ec10:	712b      	strb	r3, [r5, #4]
		ftr->ticks_anchor = radio_tmr_start_get();
    ec12:	f001 fccd 	bl	105b0 <radio_tmr_start_get>
    ec16:	6120      	str	r0, [r4, #16]
		ftr->radio_end_us = radio_tmr_end_get() -
    ec18:	f001 fd28 	bl	1066c <radio_tmr_end_get>
    ec1c:	4605      	mov	r5, r0
				    radio_rx_chain_delay_get(phy_aux,
    ec1e:	4649      	mov	r1, r9
    ec20:	4658      	mov	r0, fp
    ec22:	f00e f813 	bl	1cc4c <radio_rx_chain_delay_get>
		ftr->radio_end_us = radio_tmr_end_get() -
    ec26:	1a2d      	subs	r5, r5, r0
    ec28:	6165      	str	r5, [r4, #20]
		ftr->rssi = (rssi_ready) ? radio_rssi_get() :
    ec2a:	9b05      	ldr	r3, [sp, #20]
    ec2c:	2b00      	cmp	r3, #0
    ec2e:	d13e      	bne.n	ecae <isr_rx_pdu+0x2b2>
    ec30:	237f      	movs	r3, #127	; 0x7f
    ec32:	7623      	strb	r3, [r4, #24]
		ftr->scan_req = 1U;
    ec34:	7ea3      	ldrb	r3, [r4, #26]
    ec36:	f043 0308 	orr.w	r3, r3, #8
    ec3a:	76a3      	strb	r3, [r4, #26]
		ftr->scan_rsp = 0U;
    ec3c:	b2db      	uxtb	r3, r3
    ec3e:	f36f 1304 	bfc	r3, #4, #1
    ec42:	76a3      	strb	r3, [r4, #26]
		ftr->rl_idx = irkmatch_ok ? rl_idx : FILTER_IDX_NONE;
    ec44:	9b04      	ldr	r3, [sp, #16]
    ec46:	b90b      	cbnz	r3, ec4c <isr_rx_pdu+0x250>
    ec48:	f04f 0aff 	mov.w	sl, #255	; 0xff
    ec4c:	f884 a019 	strb.w	sl, [r4, #25]
		ftr->direct = dir_report;
    ec50:	7ea3      	ldrb	r3, [r4, #26]
    ec52:	f89d 201f 	ldrb.w	r2, [sp, #31]
    ec56:	f362 0341 	bfi	r3, r2, #1, #1
    ec5a:	76a3      	strb	r3, [r4, #26]
		ftr->devmatch = devmatch_ok;
    ec5c:	7ee3      	ldrb	r3, [r4, #27]
    ec5e:	f368 0341 	bfi	r3, r8, #1, #1
    ec62:	76e3      	strb	r3, [r4, #27]
		ftr->aux_lll_sched = 0U;
    ec64:	b2db      	uxtb	r3, r3
    ec66:	f36f 03c3 	bfc	r3, #3, #1
    ec6a:	76e3      	strb	r3, [r4, #27]
		ull_rx_put(node_rx->hdr.link, node_rx);
    ec6c:	4621      	mov	r1, r4
    ec6e:	6820      	ldr	r0, [r4, #0]
    ec70:	f7fa fff0 	bl	9c54 <ull_rx_put>
		ull_rx_sched();
    ec74:	f7fa fff6 	bl	9c64 <ull_rx_sched>
		return 0;
    ec78:	2000      	movs	r0, #0
    ec7a:	e75b      	b.n	eb34 <isr_rx_pdu+0x138>
		LL_ASSERT(!radio_is_ready());
    ec7c:	f240 4377 	movw	r3, #1143	; 0x477
    ec80:	4a24      	ldr	r2, [pc, #144]	; (ed14 <isr_rx_pdu+0x318>)
    ec82:	4925      	ldr	r1, [pc, #148]	; (ed18 <isr_rx_pdu+0x31c>)
    ec84:	4825      	ldr	r0, [pc, #148]	; (ed1c <isr_rx_pdu+0x320>)
    ec86:	f00a ff20 	bl	19aca <assert_print>
    ec8a:	4040      	eors	r0, r0
    ec8c:	f380 8811 	msr	BASEPRI, r0
    ec90:	f04f 0003 	mov.w	r0, #3
    ec94:	df02      	svc	2
    ec96:	e7ab      	b.n	ebf0 <isr_rx_pdu+0x1f4>
			ftr->param = lll;
    ec98:	60a6      	str	r6, [r4, #8]
			radio_isr_set(isr_tx_scan_req_lll_schedule,
    ec9a:	4621      	mov	r1, r4
    ec9c:	4820      	ldr	r0, [pc, #128]	; (ed20 <isr_rx_pdu+0x324>)
    ec9e:	f001 f8e9 	bl	fe74 <radio_isr_set>
			lll->lll_aux->state = 1U;
    eca2:	68b2      	ldr	r2, [r6, #8]
    eca4:	7913      	ldrb	r3, [r2, #4]
    eca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ecaa:	7113      	strb	r3, [r2, #4]
    ecac:	e7b1      	b.n	ec12 <isr_rx_pdu+0x216>
		ftr->rssi = (rssi_ready) ? radio_rssi_get() :
    ecae:	f001 fb11 	bl	102d4 <radio_rssi_get>
    ecb2:	b2c3      	uxtb	r3, r0
    ecb4:	e7bd      	b.n	ec32 <isr_rx_pdu+0x236>
		} else if (lll->lll_aux) {
    ecb6:	68b3      	ldr	r3, [r6, #8]
    ecb8:	b323      	cbz	r3, ed04 <isr_rx_pdu+0x308>
			ftr->param = lll;
    ecba:	60a6      	str	r6, [r4, #8]
			ftr->scan_rsp = lll->lll_aux->state;
    ecbc:	68b3      	ldr	r3, [r6, #8]
    ecbe:	791b      	ldrb	r3, [r3, #4]
    ecc0:	f3c3 1380 	ubfx	r3, r3, #6, #1
    ecc4:	7ea2      	ldrb	r2, [r4, #26]
    ecc6:	f363 1204 	bfi	r2, r3, #4, #1
    ecca:	76a2      	strb	r2, [r4, #26]
			lll->lll_aux->is_chain_sched = 1U;
    eccc:	68b2      	ldr	r2, [r6, #8]
    ecce:	7913      	ldrb	r3, [r2, #4]
    ecd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    ecd4:	7113      	strb	r3, [r2, #4]
    ecd6:	e6e5      	b.n	eaa4 <isr_rx_pdu+0xa8>
		ftr->rssi = (rssi_ready) ? radio_rssi_get() :
    ecd8:	f001 fafc 	bl	102d4 <radio_rssi_get>
    ecdc:	b2c0      	uxtb	r0, r0
    ecde:	e6f8      	b.n	ead2 <isr_rx_pdu+0xd6>
				lll->is_aux_sched = 1U;
    ece0:	7c33      	ldrb	r3, [r6, #16]
    ece2:	f043 0310 	orr.w	r3, r3, #16
    ece6:	7433      	strb	r3, [r6, #16]
    ece8:	e723      	b.n	eb32 <isr_rx_pdu+0x136>
		trx_cnt++;
    ecea:	4a0e      	ldr	r2, [pc, #56]	; (ed24 <isr_rx_pdu+0x328>)
    ecec:	8813      	ldrh	r3, [r2, #0]
    ecee:	3301      	adds	r3, #1
    ecf0:	8013      	strh	r3, [r2, #0]
		return -ECANCELED;
    ecf2:	f06f 008b 	mvn.w	r0, #139	; 0x8b
    ecf6:	e71d      	b.n	eb34 <isr_rx_pdu+0x138>
			return -ENOBUFS;
    ecf8:	f06f 0068 	mvn.w	r0, #104	; 0x68
    ecfc:	e71a      	b.n	eb34 <isr_rx_pdu+0x138>
	return -EINVAL;
    ecfe:	f06f 0015 	mvn.w	r0, #21
    ed02:	e717      	b.n	eb34 <isr_rx_pdu+0x138>
			return -ECHILD;
    ed04:	f06f 0009 	mvn.w	r0, #9
    ed08:	e714      	b.n	eb34 <isr_rx_pdu+0x138>
    ed0a:	bf00      	nop
    ed0c:	0000e649 	.word	0x0000e649
    ed10:	0000e569 	.word	0x0000e569
    ed14:	0001fc70 	.word	0x0001fc70
    ed18:	0001fc48 	.word	0x0001fc48
    ed1c:	0001f01c 	.word	0x0001f01c
    ed20:	0000e51d 	.word	0x0000e51d
    ed24:	2000928e 	.word	0x2000928e

0000ed28 <isr_rx>:
{
    ed28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ed2c:	b08d      	sub	sp, #52	; 0x34
    ed2e:	4604      	mov	r4, r0
    ed30:	460d      	mov	r5, r1
    ed32:	9209      	str	r2, [sp, #36]	; 0x24
	trx_done = radio_is_done();
    ed34:	f001 f98e 	bl	10054 <radio_is_done>
	if (trx_done) {
    ed38:	f010 06ff 	ands.w	r6, r0, #255	; 0xff
    ed3c:	d117      	bne.n	ed6e <isr_rx+0x46>
		crc_ok = devmatch_ok = irkmatch_ok = rssi_ready =
    ed3e:	2300      	movs	r3, #0
    ed40:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
    ed44:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
		devmatch_id = irkmatch_id = 0xFF;
    ed48:	23ff      	movs	r3, #255	; 0xff
    ed4a:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    ed4e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
		crc_ok = devmatch_ok = irkmatch_ok = rssi_ready =
    ed52:	46b2      	mov	sl, r6
    ed54:	46b0      	mov	r8, r6
			phy_aux_flags_rx = 0U;
    ed56:	4637      	mov	r7, r6
	lll_isr_rx_status_reset();
    ed58:	f00d fcda 	bl	1c710 <lll_isr_rx_status_reset>
	if (!trx_done || !crc_ok) {
    ed5c:	2e00      	cmp	r6, #0
    ed5e:	f000 808b 	beq.w	ee78 <isr_rx+0x150>
    ed62:	f1ba 0f00 	cmp.w	sl, #0
    ed66:	d11e      	bne.n	eda6 <isr_rx+0x7e>
		err = -EINVAL;
    ed68:	f06f 0315 	mvn.w	r3, #21
    ed6c:	e086      	b.n	ee7c <isr_rx+0x154>
		crc_ok = radio_crc_is_valid();
    ed6e:	f001 f9a9 	bl	100c4 <radio_crc_is_valid>
    ed72:	fa5f fa80 	uxtb.w	sl, r0
		devmatch_ok = radio_filter_has_match();
    ed76:	f001 fb0b 	bl	10390 <radio_filter_has_match>
    ed7a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
		devmatch_id = radio_filter_match_get();
    ed7e:	f001 fb11 	bl	103a4 <radio_filter_match_get>
    ed82:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
		irkmatch_ok = radio_ar_has_match();
    ed86:	f001 fcc9 	bl	1071c <radio_ar_has_match>
    ed8a:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
		irkmatch_id = radio_ar_match_get();
    ed8e:	f001 fcaf 	bl	106f0 <radio_ar_match_get>
    ed92:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
		rssi_ready = radio_rssi_is_ready();
    ed96:	f001 faab 	bl	102f0 <radio_rssi_is_ready>
    ed9a:	fa5f f880 	uxtb.w	r8, r0
		phy_aux_flags_rx = radio_phy_flags_rx_get();
    ed9e:	f00d ff5b 	bl	1cc58 <radio_phy_flags_rx_get>
    eda2:	4607      	mov	r7, r0
    eda4:	e7d8      	b.n	ed58 <isr_rx+0x30>
	node_rx = ull_pdu_rx_alloc_peek(3);
    eda6:	2003      	movs	r0, #3
    eda8:	f7fa ff18 	bl	9bdc <ull_pdu_rx_alloc_peek>
	if (!node_rx) {
    edac:	4681      	mov	r9, r0
    edae:	2800      	cmp	r0, #0
    edb0:	d06e      	beq.n	ee90 <isr_rx+0x168>
	pdu = (void *)node_rx->pdu;
    edb2:	f100 0a20 	add.w	sl, r0, #32
	if ((pdu->type != PDU_ADV_TYPE_EXT_IND) || !pdu->len) {
    edb6:	f890 3020 	ldrb.w	r3, [r0, #32]
    edba:	f003 030f 	and.w	r3, r3, #15
    edbe:	2b07      	cmp	r3, #7
    edc0:	d169      	bne.n	ee96 <isr_rx+0x16e>
    edc2:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
    edc6:	b913      	cbnz	r3, edce <isr_rx+0xa6>
		err = -EINVAL;
    edc8:	f06f 0315 	mvn.w	r3, #21
    edcc:	e056      	b.n	ee7c <isr_rx+0x154>
	has_adva = lll_scan_aux_addr_match_get(lll, pdu, &devmatch_ok,
    edce:	ab0b      	add	r3, sp, #44	; 0x2c
    edd0:	9301      	str	r3, [sp, #4]
    edd2:	f10d 032d 	add.w	r3, sp, #45	; 0x2d
    edd6:	9300      	str	r3, [sp, #0]
    edd8:	f10d 032e 	add.w	r3, sp, #46	; 0x2e
    eddc:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    ede0:	4651      	mov	r1, sl
    ede2:	4620      	mov	r0, r4
    ede4:	f00d fdb8 	bl	1c958 <lll_scan_aux_addr_match_get>
    ede8:	4606      	mov	r6, r0
	rl_idx = devmatch_ok ?
    edea:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    edee:	bb93      	cbnz	r3, ee56 <isr_rx+0x12e>
		 irkmatch_ok ? ull_filter_lll_rl_irk_idx(irkmatch_id) :
    edf0:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
	rl_idx = devmatch_ok ?
    edf4:	2b00      	cmp	r3, #0
    edf6:	d137      	bne.n	ee68 <isr_rx+0x140>
    edf8:	f04f 0bff 	mov.w	fp, #255	; 0xff
	if (has_adva) {
    edfc:	b18e      	cbz	r6, ee22 <isr_rx+0xfa>
		allow = lll_scan_isr_rx_check(lll, irkmatch_ok, devmatch_ok,
    edfe:	465b      	mov	r3, fp
    ee00:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
    ee04:	f89d 102d 	ldrb.w	r1, [sp, #45]	; 0x2d
    ee08:	4620      	mov	r0, r4
    ee0a:	f00d fd25 	bl	1c858 <lll_scan_isr_rx_check>
		} else if (allow || lll->is_sync) {
    ee0e:	4603      	mov	r3, r0
    ee10:	b918      	cbnz	r0, ee1a <isr_rx+0xf2>
    ee12:	7c22      	ldrb	r2, [r4, #16]
    ee14:	f012 0f20 	tst.w	r2, #32
    ee18:	d040      	beq.n	ee9c <isr_rx+0x174>
			devmatch_ok = allow ? 1U : 0U;
    ee1a:	b35b      	cbz	r3, ee74 <isr_rx+0x14c>
    ee1c:	2301      	movs	r3, #1
    ee1e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
	err = isr_rx_pdu(lll, lll_aux, node_rx, pdu, phy_aux, phy_aux_flags_rx,
    ee22:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
    ee26:	f8cd 801c 	str.w	r8, [sp, #28]
    ee2a:	f8cd b018 	str.w	fp, [sp, #24]
    ee2e:	9305      	str	r3, [sp, #20]
    ee30:	9304      	str	r3, [sp, #16]
    ee32:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
    ee36:	9303      	str	r3, [sp, #12]
    ee38:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    ee3c:	9302      	str	r3, [sp, #8]
    ee3e:	9701      	str	r7, [sp, #4]
    ee40:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ee42:	9300      	str	r3, [sp, #0]
    ee44:	4653      	mov	r3, sl
    ee46:	464a      	mov	r2, r9
    ee48:	4629      	mov	r1, r5
    ee4a:	4620      	mov	r0, r4
    ee4c:	f7ff fdd6 	bl	e9fc <isr_rx_pdu>
	if (!err) {
    ee50:	4603      	mov	r3, r0
    ee52:	b998      	cbnz	r0, ee7c <isr_rx+0x154>
    ee54:	e019      	b.n	ee8a <isr_rx+0x162>
		 ull_filter_lll_rl_idx(((lll->filter_policy &
    ee56:	7920      	ldrb	r0, [r4, #4]
    ee58:	f89d 102e 	ldrb.w	r1, [sp, #46]	; 0x2e
    ee5c:	f3c0 00c0 	ubfx	r0, r0, #3, #1
    ee60:	f7fd fd82 	bl	c968 <ull_filter_lll_rl_idx>
    ee64:	4683      	mov	fp, r0
    ee66:	e7c9      	b.n	edfc <isr_rx+0xd4>
		 irkmatch_ok ? ull_filter_lll_rl_irk_idx(irkmatch_id) :
    ee68:	f89d 002c 	ldrb.w	r0, [sp, #44]	; 0x2c
    ee6c:	f7fd fde2 	bl	ca34 <ull_filter_lll_rl_irk_idx>
    ee70:	4683      	mov	fp, r0
    ee72:	e7c3      	b.n	edfc <isr_rx+0xd4>
			devmatch_ok = allow ? 1U : 0U;
    ee74:	2300      	movs	r3, #0
    ee76:	e7d2      	b.n	ee1e <isr_rx+0xf6>
		err = -EINVAL;
    ee78:	f06f 0315 	mvn.w	r3, #21
	if (lll_aux) {
    ee7c:	b18d      	cbz	r5, eea2 <isr_rx+0x17a>
		radio_isr_set(isr_done, NULL);
    ee7e:	2100      	movs	r1, #0
    ee80:	4822      	ldr	r0, [pc, #136]	; (ef0c <isr_rx+0x1e4>)
    ee82:	f000 fff7 	bl	fe74 <radio_isr_set>
	radio_disable();
    ee86:	f001 f8b9 	bl	fffc <radio_disable>
}
    ee8a:	b00d      	add	sp, #52	; 0x34
    ee8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		err = -ENOBUFS;
    ee90:	f06f 0368 	mvn.w	r3, #104	; 0x68
    ee94:	e7f2      	b.n	ee7c <isr_rx+0x154>
		err = -EINVAL;
    ee96:	f06f 0315 	mvn.w	r3, #21
    ee9a:	e7ef      	b.n	ee7c <isr_rx+0x154>
			err = -EINVAL;
    ee9c:	f06f 0315 	mvn.w	r3, #21
    eea0:	e7ec      	b.n	ee7c <isr_rx+0x154>
		if (lll->is_aux_sched && err != -ECANCELED) {
    eea2:	7c22      	ldrb	r2, [r4, #16]
    eea4:	f012 0f10 	tst.w	r2, #16
    eea8:	d002      	beq.n	eeb0 <isr_rx+0x188>
    eeaa:	f113 0f8c 	cmn.w	r3, #140	; 0x8c
    eeae:	d10c      	bne.n	eeca <isr_rx+0x1a2>
		if (lll->is_aux_sched) {
    eeb0:	7c23      	ldrb	r3, [r4, #16]
    eeb2:	f013 0f10 	tst.w	r3, #16
    eeb6:	d024      	beq.n	ef02 <isr_rx+0x1da>
			lll->is_aux_sched = 0U;
    eeb8:	7c23      	ldrb	r3, [r4, #16]
    eeba:	f36f 1304 	bfc	r3, #4, #1
    eebe:	7423      	strb	r3, [r4, #16]
			radio_isr_set(lll_scan_isr_resume, lll);
    eec0:	4621      	mov	r1, r4
    eec2:	4813      	ldr	r0, [pc, #76]	; (ef10 <isr_rx+0x1e8>)
    eec4:	f000 ffd6 	bl	fe74 <radio_isr_set>
    eec8:	e7dd      	b.n	ee86 <isr_rx+0x15e>
			node_rx = ull_pdu_rx_alloc();
    eeca:	f7fa fea7 	bl	9c1c <ull_pdu_rx_alloc>
			LL_ASSERT(node_rx);
    eece:	4605      	mov	r5, r0
    eed0:	b148      	cbz	r0, eee6 <isr_rx+0x1be>
			node_rx->hdr.type = NODE_RX_TYPE_EXT_AUX_RELEASE;
    eed2:	230a      	movs	r3, #10
    eed4:	712b      	strb	r3, [r5, #4]
			node_rx->hdr.rx_ftr.param = lll;
    eed6:	60ac      	str	r4, [r5, #8]
			ull_rx_put(node_rx->hdr.link, node_rx);
    eed8:	4629      	mov	r1, r5
    eeda:	6828      	ldr	r0, [r5, #0]
    eedc:	f7fa feba 	bl	9c54 <ull_rx_put>
			ull_rx_sched();
    eee0:	f7fa fec0 	bl	9c64 <ull_rx_sched>
    eee4:	e7e4      	b.n	eeb0 <isr_rx+0x188>
			LL_ASSERT(node_rx);
    eee6:	f240 334d 	movw	r3, #845	; 0x34d
    eeea:	4a0a      	ldr	r2, [pc, #40]	; (ef14 <isr_rx+0x1ec>)
    eeec:	490a      	ldr	r1, [pc, #40]	; (ef18 <isr_rx+0x1f0>)
    eeee:	480b      	ldr	r0, [pc, #44]	; (ef1c <isr_rx+0x1f4>)
    eef0:	f00a fdeb 	bl	19aca <assert_print>
    eef4:	4040      	eors	r0, r0
    eef6:	f380 8811 	msr	BASEPRI, r0
    eefa:	f04f 0003 	mov.w	r0, #3
    eefe:	df02      	svc	2
    ef00:	e7e7      	b.n	eed2 <isr_rx+0x1aa>
			radio_isr_set(isr_done, NULL);
    ef02:	2100      	movs	r1, #0
    ef04:	4801      	ldr	r0, [pc, #4]	; (ef0c <isr_rx+0x1e4>)
    ef06:	f000 ffb5 	bl	fe74 <radio_isr_set>
    ef0a:	e7bc      	b.n	ee86 <isr_rx+0x15e>
    ef0c:	0000e3b1 	.word	0x0000e3b1
    ef10:	0000ddf9 	.word	0x0000ddf9
    ef14:	0001fc70 	.word	0x0001fc70
    ef18:	0001fc38 	.word	0x0001fc38
    ef1c:	0001f01c 	.word	0x0001f01c

0000ef20 <isr_aux_setup>:

	lll_done(param);
}

static void isr_aux_setup(void *param)
{
    ef20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ef24:	b082      	sub	sp, #8
    ef26:	4606      	mov	r6, r0
	uint32_t aux_start_us;
	struct lll_sync *lll;
	uint8_t phy_aux;
	uint32_t hcto;

	lll_isr_status_reset();
    ef28:	f00d fbfa 	bl	1c720 <lll_isr_status_reset>

	node_rx = param;
	ftr = &node_rx->hdr.rx_ftr;
	aux_ptr = ftr->aux_ptr;
    ef2c:	f8d6 800c 	ldr.w	r8, [r6, #12]
	phy_aux = BIT(aux_ptr->phy);
    ef30:	f898 5002 	ldrb.w	r5, [r8, #2]
    ef34:	096b      	lsrs	r3, r5, #5
    ef36:	2501      	movs	r5, #1
    ef38:	409d      	lsls	r5, r3
    ef3a:	b2ed      	uxtb	r5, r5
	ftr->aux_phy = phy_aux;
    ef3c:	7335      	strb	r5, [r6, #12]

	lll = ftr->param;
    ef3e:	f8d6 a008 	ldr.w	sl, [r6, #8]

	/* Determine the window size */
	if (aux_ptr->offs_units) {
    ef42:	f898 3000 	ldrb.w	r3, [r8]
    ef46:	f998 2000 	ldrsb.w	r2, [r8]
    ef4a:	2a00      	cmp	r2, #0
    ef4c:	db69      	blt.n	f022 <isr_aux_setup+0x102>
		window_size_us = OFFS_UNIT_300_US;
	} else {
		window_size_us = OFFS_UNIT_30_US;
    ef4e:	f04f 091e 	mov.w	r9, #30
	}

	/* Calculate the aux offset from start of the scan window */
	aux_offset_us = (uint32_t) aux_ptr->offs * window_size_us;
    ef52:	f898 7001 	ldrb.w	r7, [r8, #1]
    ef56:	f898 4002 	ldrb.w	r4, [r8, #2]
    ef5a:	f004 041f 	and.w	r4, r4, #31
    ef5e:	ea47 2704 	orr.w	r7, r7, r4, lsl #8
    ef62:	fb09 f707 	mul.w	r7, r9, r7

	/* Calculate the window widening that needs to be deducted */
	if (aux_ptr->ca) {
    ef66:	f013 0f40 	tst.w	r3, #64	; 0x40
    ef6a:	d05d      	beq.n	f028 <isr_aux_setup+0x108>
		window_widening_us = SCA_DRIFT_50_PPM_US(aux_offset_us);
    ef6c:	2432      	movs	r4, #50	; 0x32
    ef6e:	fb07 f404 	mul.w	r4, r7, r4
    ef72:	4b3f      	ldr	r3, [pc, #252]	; (f070 <isr_aux_setup+0x150>)
    ef74:	fba3 3404 	umull	r3, r4, r3, r4
    ef78:	0ca4      	lsrs	r4, r4, #18
	} else {
		window_widening_us = SCA_DRIFT_500_PPM_US(aux_offset_us);
	}

	/* Setup radio for auxiliary PDU scan */
	radio_phy_set(phy_aux, PHY_FLAGS_S8);
    ef7a:	2101      	movs	r1, #1
    ef7c:	4628      	mov	r0, r5
    ef7e:	f000 ffaf 	bl	fee0 <radio_phy_set>
	radio_pkt_configure(RADIO_PKT_CONF_LENGTH_8BIT, LL_EXT_OCTETS_RX_MAX,
    ef82:	006a      	lsls	r2, r5, #1
    ef84:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    ef88:	21ff      	movs	r1, #255	; 0xff
    ef8a:	2008      	movs	r0, #8
    ef8c:	f000 fff2 	bl	ff74 <radio_pkt_configure>
			    RADIO_PKT_CONF_PHY(phy_aux));

	lll_chan_set(aux_ptr->chan_idx);
    ef90:	f898 0000 	ldrb.w	r0, [r8]
    ef94:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    ef98:	f7fe f9ce 	bl	d338 <lll_chan_set>

	radio_pkt_rx_set(node_rx->pdu);
    ef9c:	f106 0020 	add.w	r0, r6, #32
    efa0:	f001 f81a 	bl	ffd8 <radio_pkt_rx_set>

	radio_isr_set(isr_rx_aux_chain, lll);
    efa4:	4651      	mov	r1, sl
    efa6:	4833      	ldr	r0, [pc, #204]	; (f074 <isr_aux_setup+0x154>)
    efa8:	f000 ff64 	bl	fe74 <radio_isr_set>

#if defined(CONFIG_BT_CTLR_DF_SCAN_CTE_RX)
	struct lll_df_sync_cfg *cfg;

	cfg = lll_df_sync_cfg_latest_get(&lll->df_cfg, NULL);
    efac:	2100      	movs	r1, #0
    efae:	f10a 0040 	add.w	r0, sl, #64	; 0x40
    efb2:	f00d fdde 	bl	1cb72 <lll_df_sync_cfg_latest_get>
    efb6:	4682      	mov	sl, r0

	if (cfg->is_enabled && is_max_cte_reached(cfg->max_cte_count, cfg->cte_count)) {
    efb8:	7803      	ldrb	r3, [r0, #0]
    efba:	f013 0f01 	tst.w	r3, #1
    efbe:	d006      	beq.n	efce <isr_aux_setup+0xae>
    efc0:	7841      	ldrb	r1, [r0, #1]
    efc2:	f001 011f 	and.w	r1, r1, #31
    efc6:	08d8      	lsrs	r0, r3, #3
    efc8:	f00d fd37 	bl	1ca3a <is_max_cte_reached>
    efcc:	bba8      	cbnz	r0, f03a <isr_aux_setup+0x11a>
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
					  aux_ptr->chan_idx, CTE_INFO_IN_PAYLOAD, aux_ptr->phy);
	}
#endif /* CONFIG_BT_CTLR_DF_SCAN_CTE_RX */
	radio_switch_complete_and_disable();
    efce:	f001 f967 	bl	102a0 <radio_switch_complete_and_disable>

	/* Setup radio rx on micro second offset. Note that radio_end_us stores
	 * PDU start time in this case.
	 */
	aux_start_us = ftr->radio_end_us + aux_offset_us;
    efd2:	6971      	ldr	r1, [r6, #20]
    efd4:	eb01 0807 	add.w	r8, r1, r7
	aux_start_us -= lll_radio_rx_ready_delay_get(phy_aux, PHY_FLAGS_S8);
    efd8:	2101      	movs	r1, #1
    efda:	4628      	mov	r0, r5
    efdc:	f00d fb8e 	bl	1c6fc <lll_radio_rx_ready_delay_get>
    efe0:	eba8 0100 	sub.w	r1, r8, r0
	aux_start_us -= window_widening_us;
    efe4:	1b09      	subs	r1, r1, r4
	aux_start_us -= EVENT_JITTER_US;
	radio_tmr_start_us(0, aux_start_us);
    efe6:	3910      	subs	r1, #16
    efe8:	2000      	movs	r0, #0
    efea:	f001 fa99 	bl	10520 <radio_tmr_start_us>

	/* Setup header complete timeout */
	hcto = ftr->radio_end_us + aux_offset_us;
    efee:	6973      	ldr	r3, [r6, #20]
    eff0:	441f      	add	r7, r3
	hcto += window_size_us;
    eff2:	44b9      	add	r9, r7
	hcto += window_widening_us;
    eff4:	444c      	add	r4, r9
	hcto += EVENT_JITTER_US;
    eff6:	3410      	adds	r4, #16
	hcto += radio_rx_chain_delay_get(phy_aux, PHY_FLAGS_S8);
    eff8:	2101      	movs	r1, #1
    effa:	4628      	mov	r0, r5
    effc:	f00d fe26 	bl	1cc4c <radio_rx_chain_delay_get>
    f000:	4404      	add	r4, r0
    f002:	2d02      	cmp	r5, #2
    f004:	d030      	beq.n	f068 <isr_aux_setup+0x148>
    f006:	2d04      	cmp	r5, #4
    f008:	d130      	bne.n	f06c <isr_aux_setup+0x14c>
		return 376;
    f00a:	f44f 70bc 	mov.w	r0, #376	; 0x178
	hcto += addr_us_get(phy_aux);
	radio_tmr_hcto_configure(hcto);
    f00e:	4420      	add	r0, r4
    f010:	f001 fae0 	bl	105d4 <radio_tmr_hcto_configure>

	/* capture end of Rx-ed PDU, extended scan to schedule auxiliary
	 * channel chaining, create connection or to create periodic sync.
	 */
	radio_tmr_end_capture();
    f014:	f001 fb22 	bl	1065c <radio_tmr_end_capture>

	/* scanner always measures RSSI */
	radio_rssi_measure();
    f018:	f001 f952 	bl	102c0 <radio_rssi_measure>
	radio_gpio_pa_lna_enable(aux_start_us +
				 radio_rx_ready_delay_get(phy_aux,
							  PHY_FLAGS_S8) -
				 HAL_RADIO_GPIO_LNA_OFFSET);
#endif /* HAL_RADIO_GPIO_HAVE_LNA_PIN */
}
    f01c:	b002      	add	sp, #8
    f01e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		window_size_us = OFFS_UNIT_300_US;
    f022:	f44f 7996 	mov.w	r9, #300	; 0x12c
    f026:	e794      	b.n	ef52 <isr_aux_setup+0x32>
		window_widening_us = SCA_DRIFT_500_PPM_US(aux_offset_us);
    f028:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
    f02c:	fb07 f404 	mul.w	r4, r7, r4
    f030:	4b0f      	ldr	r3, [pc, #60]	; (f070 <isr_aux_setup+0x150>)
    f032:	fba3 3404 	umull	r3, r4, r3, r4
    f036:	0ca4      	lsrs	r4, r4, #18
    f038:	e79f      	b.n	ef7a <isr_aux_setup+0x5a>
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    f03a:	f89a 0000 	ldrb.w	r0, [sl]
    f03e:	f89a 1002 	ldrb.w	r1, [sl, #2]
					  aux_ptr->chan_idx, CTE_INFO_IN_PAYLOAD, aux_ptr->phy);
    f042:	f898 3000 	ldrb.w	r3, [r8]
    f046:	f898 2002 	ldrb.w	r2, [r8, #2]
    f04a:	0952      	lsrs	r2, r2, #5
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    f04c:	9201      	str	r2, [sp, #4]
    f04e:	2200      	movs	r2, #0
    f050:	9200      	str	r2, [sp, #0]
    f052:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    f056:	f10a 0203 	add.w	r2, sl, #3
    f05a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
    f05e:	f3c0 0041 	ubfx	r0, r0, #1, #2
    f062:	f000 fd8d 	bl	fb80 <lll_df_conf_cte_rx_enable>
    f066:	e7b2      	b.n	efce <isr_aux_setup+0xae>
		return 24;
    f068:	2018      	movs	r0, #24
    f06a:	e7d0      	b.n	f00e <isr_aux_setup+0xee>
	switch (phy) {
    f06c:	2028      	movs	r0, #40	; 0x28
    f06e:	e7ce      	b.n	f00e <isr_aux_setup+0xee>
    f070:	431bde83 	.word	0x431bde83
    f074:	0000f78d 	.word	0x0000f78d

0000f078 <isr_rx_done_cleanup>:
		lll_isr_cleanup(lll_aux);
	}
}

static void isr_rx_done_cleanup(struct lll_sync *lll, uint8_t crc_ok, bool sync_term)
{
    f078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f07a:	4605      	mov	r5, r0
    f07c:	460f      	mov	r7, r1
    f07e:	4616      	mov	r6, r2
	struct event_done_extra *e;

	/* Calculate and place the drift information in done event */
	e = ull_event_done_extra_get();
    f080:	f7fa fec0 	bl	9e04 <ull_event_done_extra_get>
	LL_ASSERT(e);
    f084:	4604      	mov	r4, r0
    f086:	b338      	cbz	r0, f0d8 <isr_rx_done_cleanup+0x60>

	e->type = EVENT_DONE_EXTRA_TYPE_SYNC;
    f088:	2303      	movs	r3, #3
    f08a:	7023      	strb	r3, [r4, #0]
	e->trx_cnt = trx_cnt;
    f08c:	4b1b      	ldr	r3, [pc, #108]	; (f0fc <isr_rx_done_cleanup+0x84>)
    f08e:	781b      	ldrb	r3, [r3, #0]
    f090:	80a3      	strh	r3, [r4, #4]
	e->crc_valid = crc_ok;
    f092:	79a2      	ldrb	r2, [r4, #6]
    f094:	f367 0200 	bfi	r2, r7, #0, #1
    f098:	71a2      	strb	r2, [r4, #6]
#if defined(CONFIG_BT_CTLR_SYNC_PERIODIC_CTE_TYPE_FILTERING) && \
	defined(CONFIG_BT_CTLR_CTEINLINE_SUPPORT)
	e->sync_term = sync_term;
    f09a:	b2d2      	uxtb	r2, r2
    f09c:	f366 0241 	bfi	r2, r6, #1, #1
    f0a0:	71a2      	strb	r2, [r4, #6]
#endif /* CONFIG_BT_CTLR_SYNC_PERIODIC_CTE_TYPE_FILTERING && CONFIG_BT_CTLR_CTEINLINE_SUPPORT */
	if (trx_cnt) {
    f0a2:	b1ab      	cbz	r3, f0d0 <isr_rx_done_cleanup+0x58>
		e->drift.preamble_to_addr_us = addr_us_get(lll->phy);
    f0a4:	7aeb      	ldrb	r3, [r5, #11]
    f0a6:	f003 0307 	and.w	r3, r3, #7
    f0aa:	2b02      	cmp	r3, #2
    f0ac:	d022      	beq.n	f0f4 <isr_rx_done_cleanup+0x7c>
    f0ae:	2b04      	cmp	r3, #4
    f0b0:	d122      	bne.n	f0f8 <isr_rx_done_cleanup+0x80>
		return 376;
    f0b2:	f44f 73bc 	mov.w	r3, #376	; 0x178
    f0b6:	6123      	str	r3, [r4, #16]
		e->drift.start_to_address_actual_us =
			radio_tmr_aa_restore() - radio_tmr_ready_restore();
    f0b8:	f001 fab8 	bl	1062c <radio_tmr_aa_restore>
    f0bc:	4606      	mov	r6, r0
    f0be:	f001 fac7 	bl	10650 <radio_tmr_ready_restore>
    f0c2:	1a36      	subs	r6, r6, r0
		e->drift.start_to_address_actual_us =
    f0c4:	60a6      	str	r6, [r4, #8]
		e->drift.window_widening_event_us = lll->window_widening_event_us;
    f0c6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    f0c8:	60e3      	str	r3, [r4, #12]

		/* Reset window widening, as anchor point sync-ed */
		lll->window_widening_event_us = 0U;
    f0ca:	2300      	movs	r3, #0
    f0cc:	636b      	str	r3, [r5, #52]	; 0x34
		lll->window_size_event_us = 0U;
    f0ce:	63ab      	str	r3, [r5, #56]	; 0x38
	}

	lll_isr_cleanup(lll);
    f0d0:	4628      	mov	r0, r5
    f0d2:	f7fe f96b 	bl	d3ac <lll_isr_cleanup>
}
    f0d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	LL_ASSERT(e);
    f0d8:	f240 33d6 	movw	r3, #982	; 0x3d6
    f0dc:	4a08      	ldr	r2, [pc, #32]	; (f100 <isr_rx_done_cleanup+0x88>)
    f0de:	4909      	ldr	r1, [pc, #36]	; (f104 <isr_rx_done_cleanup+0x8c>)
    f0e0:	4809      	ldr	r0, [pc, #36]	; (f108 <isr_rx_done_cleanup+0x90>)
    f0e2:	f00a fcf2 	bl	19aca <assert_print>
    f0e6:	4040      	eors	r0, r0
    f0e8:	f380 8811 	msr	BASEPRI, r0
    f0ec:	f04f 0003 	mov.w	r0, #3
    f0f0:	df02      	svc	2
    f0f2:	e7c9      	b.n	f088 <isr_rx_done_cleanup+0x10>
		return 24;
    f0f4:	2318      	movs	r3, #24
    f0f6:	e7de      	b.n	f0b6 <isr_rx_done_cleanup+0x3e>
	switch (phy) {
    f0f8:	2328      	movs	r3, #40	; 0x28
    f0fa:	e7dc      	b.n	f0b6 <isr_rx_done_cleanup+0x3e>
    f0fc:	2000929e 	.word	0x2000929e
    f100:	0001fcf8 	.word	0x0001fcf8
    f104:	0001fcc0 	.word	0x0001fcc0
    f108:	0001f01c 	.word	0x0001f01c

0000f10c <isr_done>:

static void isr_done(void *param)
{
    f10c:	b538      	push	{r3, r4, r5, lr}
    f10e:	4604      	mov	r4, r0
	struct lll_sync *lll;

	lll_isr_status_reset();
    f110:	f00d fb06 	bl	1c720 <lll_isr_status_reset>
	 * sync event is using LLL scheduling.
	 */
	lll = param;

	/* LLL scheduling used for chain PDU reception is aborted/preempted */
	if (lll->is_aux_sched) {
    f114:	7b23      	ldrb	r3, [r4, #12]
    f116:	f013 0f04 	tst.w	r3, #4
    f11a:	d108      	bne.n	f12e <isr_done+0x22>

		ull_rx_put(node_rx->hdr.link, node_rx);
		ull_rx_sched();
	}

	isr_rx_done_cleanup(param, ((trx_cnt) ? 1U : 0U), false);
    f11c:	4b16      	ldr	r3, [pc, #88]	; (f178 <isr_done+0x6c>)
    f11e:	7819      	ldrb	r1, [r3, #0]
    f120:	b101      	cbz	r1, f124 <isr_done+0x18>
    f122:	2101      	movs	r1, #1
    f124:	2200      	movs	r2, #0
    f126:	4620      	mov	r0, r4
    f128:	f7ff ffa6 	bl	f078 <isr_rx_done_cleanup>
}
    f12c:	bd38      	pop	{r3, r4, r5, pc}
		lll->is_aux_sched = 0U;
    f12e:	7b23      	ldrb	r3, [r4, #12]
    f130:	f36f 0382 	bfc	r3, #2, #1
    f134:	7323      	strb	r3, [r4, #12]
		node_rx = ull_pdu_rx_alloc();
    f136:	f7fa fd71 	bl	9c1c <ull_pdu_rx_alloc>
		LL_ASSERT(node_rx);
    f13a:	4605      	mov	r5, r0
    f13c:	b168      	cbz	r0, f15a <isr_done+0x4e>
		node_rx->hdr.type = NODE_RX_TYPE_EXT_AUX_RELEASE;
    f13e:	230a      	movs	r3, #10
    f140:	712b      	strb	r3, [r5, #4]
		node_rx->hdr.rx_ftr.param = lll;
    f142:	60ac      	str	r4, [r5, #8]
		node_rx->hdr.rx_ftr.aux_failed = 1U;
    f144:	7eeb      	ldrb	r3, [r5, #27]
    f146:	f043 0310 	orr.w	r3, r3, #16
    f14a:	76eb      	strb	r3, [r5, #27]
		ull_rx_put(node_rx->hdr.link, node_rx);
    f14c:	4629      	mov	r1, r5
    f14e:	6828      	ldr	r0, [r5, #0]
    f150:	f7fa fd80 	bl	9c54 <ull_rx_put>
		ull_rx_sched();
    f154:	f7fa fd86 	bl	9c64 <ull_rx_sched>
    f158:	e7e0      	b.n	f11c <isr_done+0x10>
		LL_ASSERT(node_rx);
    f15a:	f240 4302 	movw	r3, #1026	; 0x402
    f15e:	4a07      	ldr	r2, [pc, #28]	; (f17c <isr_done+0x70>)
    f160:	4907      	ldr	r1, [pc, #28]	; (f180 <isr_done+0x74>)
    f162:	4808      	ldr	r0, [pc, #32]	; (f184 <isr_done+0x78>)
    f164:	f00a fcb1 	bl	19aca <assert_print>
    f168:	4040      	eors	r0, r0
    f16a:	f380 8811 	msr	BASEPRI, r0
    f16e:	f04f 0003 	mov.w	r0, #3
    f172:	df02      	svc	2
    f174:	e7e3      	b.n	f13e <isr_done+0x32>
    f176:	bf00      	nop
    f178:	2000929e 	.word	0x2000929e
    f17c:	0001fcf8 	.word	0x0001fcf8
    f180:	0001fc38 	.word	0x0001fc38
    f184:	0001f01c 	.word	0x0001f01c

0000f188 <prepare_cb_common>:
{
    f188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f18a:	4605      	mov	r5, r0
    f18c:	460e      	mov	r6, r1
	lll = p->param;
    f18e:	68c4      	ldr	r4, [r0, #12]
	lll->window_widening_event_us += lll->window_widening_prepare_us;
    f190:	6b23      	ldr	r3, [r4, #48]	; 0x30
    f192:	6b62      	ldr	r2, [r4, #52]	; 0x34
    f194:	4413      	add	r3, r2
    f196:	6363      	str	r3, [r4, #52]	; 0x34
	lll->window_widening_prepare_us = 0;
    f198:	2200      	movs	r2, #0
    f19a:	6322      	str	r2, [r4, #48]	; 0x30
	if (lll->window_widening_event_us > lll->window_widening_max_us) {
    f19c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    f19e:	4293      	cmp	r3, r2
    f1a0:	d900      	bls.n	f1a4 <prepare_cb_common+0x1c>
		lll->window_widening_event_us =	lll->window_widening_max_us;
    f1a2:	6362      	str	r2, [r4, #52]	; 0x34
	lll->is_aux_sched = 0U;
    f1a4:	7b23      	ldrb	r3, [r4, #12]
    f1a6:	f36f 0382 	bfc	r3, #2, #1
    f1aa:	7323      	strb	r3, [r4, #12]
	trx_cnt = 0U;
    f1ac:	4b4a      	ldr	r3, [pc, #296]	; (f2d8 <prepare_cb_common+0x150>)
    f1ae:	2200      	movs	r2, #0
    f1b0:	701a      	strb	r2, [r3, #0]
	radio_reset();
    f1b2:	f000 fe7d 	bl	feb0 <radio_reset>
	radio_phy_set(lll->phy, PHY_FLAGS_S8);
    f1b6:	7ae0      	ldrb	r0, [r4, #11]
    f1b8:	2101      	movs	r1, #1
    f1ba:	f000 0007 	and.w	r0, r0, #7
    f1be:	f000 fe8f 	bl	fee0 <radio_phy_set>
			    RADIO_PKT_CONF_PHY(lll->phy));
    f1c2:	7ae2      	ldrb	r2, [r4, #11]
    f1c4:	f002 0207 	and.w	r2, r2, #7
	radio_pkt_configure(RADIO_PKT_CONF_LENGTH_8BIT, LL_EXT_OCTETS_RX_MAX,
    f1c8:	0052      	lsls	r2, r2, #1
    f1ca:	21ff      	movs	r1, #255	; 0xff
    f1cc:	2008      	movs	r0, #8
    f1ce:	f000 fed1 	bl	ff74 <radio_pkt_configure>
	radio_aa_set(lll->access_addr);
    f1d2:	1d20      	adds	r0, r4, #4
    f1d4:	f000 feb6 	bl	ff44 <radio_aa_set>
	return ((uint32_t)src[2] << 16) | sys_get_le16(&src[0]);
    f1d8:	7aa1      	ldrb	r1, [r4, #10]
	return ((uint16_t)src[1] << 8) | src[0];
    f1da:	7a62      	ldrb	r2, [r4, #9]
    f1dc:	7a23      	ldrb	r3, [r4, #8]
    f1de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	radio_crc_configure(PDU_CRC_POLYNOMIAL,
    f1e2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
    f1e6:	f240 605b 	movw	r0, #1627	; 0x65b
    f1ea:	f000 ff5f 	bl	100ac <radio_crc_configure>
	lll_chan_set(chan_idx);
    f1ee:	4630      	mov	r0, r6
    f1f0:	f7fe f8a2 	bl	d338 <lll_chan_set>
	node_rx = ull_pdu_rx_alloc_peek(1);
    f1f4:	2001      	movs	r0, #1
    f1f6:	f7fa fcf1 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    f1fa:	4606      	mov	r6, r0
    f1fc:	2800      	cmp	r0, #0
    f1fe:	d040      	beq.n	f282 <prepare_cb_common+0xfa>
	radio_pkt_rx_set(node_rx->pdu);
    f200:	f106 0020 	add.w	r0, r6, #32
    f204:	f000 fee8 	bl	ffd8 <radio_pkt_rx_set>
	ticks_at_event = p->ticks_at_expire;
    f208:	682e      	ldr	r6, [r5, #0]
	ull = HDR_LLL2ULL(lll);
    f20a:	6827      	ldr	r7, [r4, #0]
	ticks_at_event += lll_event_offset_get(ull);
    f20c:	4638      	mov	r0, r7
    f20e:	f00d fa57 	bl	1c6c0 <lll_event_offset_get>
    f212:	4406      	add	r6, r0
	remainder_us = radio_tmr_start(0, ticks_at_start, remainder);
    f214:	686a      	ldr	r2, [r5, #4]
    f216:	f106 0109 	add.w	r1, r6, #9
    f21a:	2000      	movs	r0, #0
    f21c:	f001 f902 	bl	10424 <radio_tmr_start>
    f220:	4605      	mov	r5, r0
	radio_tmr_aa_capture();
    f222:	f001 f9e3 	bl	105ec <radio_tmr_aa_capture>
	       ((EVENT_JITTER_US + EVENT_TICKER_RES_MARGIN_US + lll->window_widening_event_us)
    f226:	6b63      	ldr	r3, [r4, #52]	; 0x34
    f228:	3330      	adds	r3, #48	; 0x30
	hcto = remainder_us +
    f22a:	eb05 0543 	add.w	r5, r5, r3, lsl #1
	       lll->window_size_event_us;
    f22e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
	hcto = remainder_us +
    f230:	4405      	add	r5, r0
	hcto += radio_rx_ready_delay_get(lll->phy, PHY_FLAGS_S8);
    f232:	7ae0      	ldrb	r0, [r4, #11]
    f234:	2101      	movs	r1, #1
    f236:	f000 0007 	and.w	r0, r0, #7
    f23a:	f00d fd05 	bl	1cc48 <radio_rx_ready_delay_get>
    f23e:	4405      	add	r5, r0
	hcto += addr_us_get(lll->phy);
    f240:	7ae0      	ldrb	r0, [r4, #11]
    f242:	f000 0007 	and.w	r0, r0, #7
    f246:	2802      	cmp	r0, #2
    f248:	d029      	beq.n	f29e <prepare_cb_common+0x116>
    f24a:	2804      	cmp	r0, #4
    f24c:	d129      	bne.n	f2a2 <prepare_cb_common+0x11a>
		return 376;
    f24e:	f44f 73bc 	mov.w	r3, #376	; 0x178
    f252:	441d      	add	r5, r3
	hcto += radio_rx_chain_delay_get(lll->phy, PHY_FLAGS_S8);
    f254:	2101      	movs	r1, #1
    f256:	f00d fcf9 	bl	1cc4c <radio_rx_chain_delay_get>
	radio_tmr_hcto_configure(hcto);
    f25a:	4428      	add	r0, r5
    f25c:	f001 f9ba 	bl	105d4 <radio_tmr_hcto_configure>
	radio_tmr_end_capture();
    f260:	f001 f9fc 	bl	1065c <radio_tmr_end_capture>
				   ull_sync_lll_handle_get(lll)),
    f264:	4620      	mov	r0, r4
    f266:	f00c ffc2 	bl	1c1ee <ull_sync_lll_handle_get>
	if (lll_preempt_calc(ull, (TICKER_ID_SCAN_SYNC_BASE +
    f26a:	1d01      	adds	r1, r0, #4
    f26c:	4632      	mov	r2, r6
    f26e:	b2c9      	uxtb	r1, r1
    f270:	4638      	mov	r0, r7
    f272:	f00d fa33 	bl	1c6dc <lll_preempt_calc>
    f276:	b9b0      	cbnz	r0, f2a6 <prepare_cb_common+0x11e>
		ret = lll_prepare_done(lll);
    f278:	4620      	mov	r0, r4
    f27a:	f00d fa1f 	bl	1c6bc <lll_prepare_done>
		LL_ASSERT(!ret);
    f27e:	b9d8      	cbnz	r0, f2b8 <prepare_cb_common+0x130>
}
    f280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	LL_ASSERT(node_rx);
    f282:	f240 1391 	movw	r3, #401	; 0x191
    f286:	4a15      	ldr	r2, [pc, #84]	; (f2dc <prepare_cb_common+0x154>)
    f288:	4915      	ldr	r1, [pc, #84]	; (f2e0 <prepare_cb_common+0x158>)
    f28a:	4816      	ldr	r0, [pc, #88]	; (f2e4 <prepare_cb_common+0x15c>)
    f28c:	f00a fc1d 	bl	19aca <assert_print>
    f290:	4040      	eors	r0, r0
    f292:	f380 8811 	msr	BASEPRI, r0
    f296:	f04f 0003 	mov.w	r0, #3
    f29a:	df02      	svc	2
    f29c:	e7b0      	b.n	f200 <prepare_cb_common+0x78>
		return 24;
    f29e:	2318      	movs	r3, #24
    f2a0:	e7d7      	b.n	f252 <prepare_cb_common+0xca>
	switch (phy) {
    f2a2:	2328      	movs	r3, #40	; 0x28
    f2a4:	e7d5      	b.n	f252 <prepare_cb_common+0xca>
		radio_isr_set(isr_done, lll);
    f2a6:	4621      	mov	r1, r4
    f2a8:	480f      	ldr	r0, [pc, #60]	; (f2e8 <prepare_cb_common+0x160>)
    f2aa:	f000 fde3 	bl	fe74 <radio_isr_set>
		radio_disable();
    f2ae:	f000 fea5 	bl	fffc <radio_disable>
		return -ECANCELED;
    f2b2:	f06f 008b 	mvn.w	r0, #139	; 0x8b
    f2b6:	e7e3      	b.n	f280 <prepare_cb_common+0xf8>
		LL_ASSERT(!ret);
    f2b8:	f240 13c5 	movw	r3, #453	; 0x1c5
    f2bc:	4a07      	ldr	r2, [pc, #28]	; (f2dc <prepare_cb_common+0x154>)
    f2be:	490b      	ldr	r1, [pc, #44]	; (f2ec <prepare_cb_common+0x164>)
    f2c0:	4808      	ldr	r0, [pc, #32]	; (f2e4 <prepare_cb_common+0x15c>)
    f2c2:	f00a fc02 	bl	19aca <assert_print>
    f2c6:	4040      	eors	r0, r0
    f2c8:	f380 8811 	msr	BASEPRI, r0
    f2cc:	f04f 0003 	mov.w	r0, #3
    f2d0:	df02      	svc	2
	return 0;
    f2d2:	2000      	movs	r0, #0
    f2d4:	e7d4      	b.n	f280 <prepare_cb_common+0xf8>
    f2d6:	bf00      	nop
    f2d8:	2000929e 	.word	0x2000929e
    f2dc:	0001fcf8 	.word	0x0001fcf8
    f2e0:	0001fc38 	.word	0x0001fc38
    f2e4:	0001f01c 	.word	0x0001f01c
    f2e8:	0000f10d 	.word	0x0000f10d
    f2ec:	0001f3c8 	.word	0x0001f3c8

0000f2f0 <create_prepare_cb>:
{
    f2f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    f2f2:	b083      	sub	sp, #12
    f2f4:	4606      	mov	r6, r0
	lll = p->param;
    f2f6:	68c5      	ldr	r5, [r0, #12]
	lll->skip_event = lll->skip_prepare + p->lazy;
    f2f8:	89eb      	ldrh	r3, [r5, #14]
    f2fa:	8902      	ldrh	r2, [r0, #8]
    f2fc:	4413      	add	r3, r2
    f2fe:	b29b      	uxth	r3, r3
    f300:	822b      	strh	r3, [r5, #16]
	event_counter = lll->event_counter + lll->skip_event;
    f302:	8a6c      	ldrh	r4, [r5, #18]
    f304:	4423      	add	r3, r4
    f306:	b29c      	uxth	r4, r3
	lll->skip_prepare = 0;
    f308:	2300      	movs	r3, #0
    f30a:	81eb      	strh	r3, [r5, #14]
	chan_idx = data_channel_calc(lll);
    f30c:	4628      	mov	r0, r5
    f30e:	f00d fb9d 	bl	1ca4c <data_channel_calc>
    f312:	4607      	mov	r7, r0
	lll->event_counter = (event_counter + 1);
    f314:	3401      	adds	r4, #1
    f316:	826c      	strh	r4, [r5, #18]
	err = prepare_cb_common(p, chan_idx);
    f318:	4601      	mov	r1, r0
    f31a:	4630      	mov	r0, r6
    f31c:	f7ff ff34 	bl	f188 <prepare_cb_common>
	if (err) {
    f320:	b110      	cbz	r0, f328 <create_prepare_cb+0x38>
}
    f322:	2000      	movs	r0, #0
    f324:	b003      	add	sp, #12
    f326:	bdf0      	pop	{r4, r5, r6, r7, pc}
	cfg = lll_df_sync_cfg_latest_get(&lll->df_cfg, NULL);
    f328:	2100      	movs	r1, #0
    f32a:	f105 0040 	add.w	r0, r5, #64	; 0x40
    f32e:	f00d fc20 	bl	1cb72 <lll_df_sync_cfg_latest_get>
    f332:	4604      	mov	r4, r0
	} else if (cfg->is_enabled) {
    f334:	7803      	ldrb	r3, [r0, #0]
    f336:	f013 0f01 	tst.w	r3, #1
    f33a:	d01c      	beq.n	f376 <create_prepare_cb+0x86>
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    f33c:	4618      	mov	r0, r3
    f33e:	78a1      	ldrb	r1, [r4, #2]
					  chan_idx, CTE_INFO_IN_PAYLOAD, lll->phy);
    f340:	7aeb      	ldrb	r3, [r5, #11]
    f342:	f003 0307 	and.w	r3, r3, #7
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    f346:	9301      	str	r3, [sp, #4]
    f348:	2600      	movs	r6, #0
    f34a:	9600      	str	r6, [sp, #0]
    f34c:	463b      	mov	r3, r7
    f34e:	1ce2      	adds	r2, r4, #3
    f350:	f001 017f 	and.w	r1, r1, #127	; 0x7f
    f354:	f3c0 0041 	ubfx	r0, r0, #1, #2
    f358:	f000 fc12 	bl	fb80 <lll_df_conf_cte_rx_enable>
		cfg->cte_count = 0;
    f35c:	7863      	ldrb	r3, [r4, #1]
    f35e:	f366 0304 	bfi	r3, r6, #0, #5
    f362:	7063      	strb	r3, [r4, #1]
	radio_switch_complete_and_disable();
    f364:	f000 ff9c 	bl	102a0 <radio_switch_complete_and_disable>
	radio_rssi_measure();
    f368:	f000 ffaa 	bl	102c0 <radio_rssi_measure>
	radio_isr_set(isr_rx_adv_sync_estab, lll);
    f36c:	4629      	mov	r1, r5
    f36e:	4804      	ldr	r0, [pc, #16]	; (f380 <create_prepare_cb+0x90>)
    f370:	f000 fd80 	bl	fe74 <radio_isr_set>
	return 0;
    f374:	e7d5      	b.n	f322 <create_prepare_cb+0x32>
		radio_df_cte_inline_set_enabled(false);
    f376:	2000      	movs	r0, #0
    f378:	f001 fa2e 	bl	107d8 <radio_df_cte_inline_set_enabled>
    f37c:	e7f2      	b.n	f364 <create_prepare_cb+0x74>
    f37e:	bf00      	nop
    f380:	0000faad 	.word	0x0000faad

0000f384 <prepare_cb>:
{
    f384:	b5f0      	push	{r4, r5, r6, r7, lr}
    f386:	b083      	sub	sp, #12
    f388:	4606      	mov	r6, r0
	lll = p->param;
    f38a:	68c5      	ldr	r5, [r0, #12]
	lll->skip_event = lll->skip_prepare + p->lazy;
    f38c:	89eb      	ldrh	r3, [r5, #14]
    f38e:	8902      	ldrh	r2, [r0, #8]
    f390:	4413      	add	r3, r2
    f392:	b29b      	uxth	r3, r3
    f394:	822b      	strh	r3, [r5, #16]
	event_counter = lll->event_counter + lll->skip_event;
    f396:	8a6c      	ldrh	r4, [r5, #18]
    f398:	4423      	add	r3, r4
    f39a:	b29c      	uxth	r4, r3
	lll->skip_prepare = 0;
    f39c:	2300      	movs	r3, #0
    f39e:	81eb      	strh	r3, [r5, #14]
	chan_idx = data_channel_calc(lll);
    f3a0:	4628      	mov	r0, r5
    f3a2:	f00d fb53 	bl	1ca4c <data_channel_calc>
    f3a6:	4607      	mov	r7, r0
	lll->event_counter = (event_counter + 1);
    f3a8:	3401      	adds	r4, #1
    f3aa:	826c      	strh	r4, [r5, #18]
	err = prepare_cb_common(p, chan_idx);
    f3ac:	4601      	mov	r1, r0
    f3ae:	4630      	mov	r0, r6
    f3b0:	f7ff feea 	bl	f188 <prepare_cb_common>
	if (err) {
    f3b4:	b110      	cbz	r0, f3bc <prepare_cb+0x38>
}
    f3b6:	2000      	movs	r0, #0
    f3b8:	b003      	add	sp, #12
    f3ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
	cfg = lll_df_sync_cfg_latest_get(&lll->df_cfg, NULL);
    f3bc:	2100      	movs	r1, #0
    f3be:	f105 0040 	add.w	r0, r5, #64	; 0x40
    f3c2:	f00d fbd6 	bl	1cb72 <lll_df_sync_cfg_latest_get>
    f3c6:	4604      	mov	r4, r0
	if (cfg->is_enabled) {
    f3c8:	7803      	ldrb	r3, [r0, #0]
    f3ca:	f013 0f01 	tst.w	r3, #1
    f3ce:	d108      	bne.n	f3e2 <prepare_cb+0x5e>
	radio_switch_complete_and_disable();
    f3d0:	f000 ff66 	bl	102a0 <radio_switch_complete_and_disable>
	radio_rssi_measure();
    f3d4:	f000 ff74 	bl	102c0 <radio_rssi_measure>
	radio_isr_set(isr_rx_adv_sync, lll);
    f3d8:	4629      	mov	r1, r5
    f3da:	480c      	ldr	r0, [pc, #48]	; (f40c <prepare_cb+0x88>)
    f3dc:	f000 fd4a 	bl	fe74 <radio_isr_set>
	return 0;
    f3e0:	e7e9      	b.n	f3b6 <prepare_cb+0x32>
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    f3e2:	4618      	mov	r0, r3
    f3e4:	78a1      	ldrb	r1, [r4, #2]
					  chan_idx, CTE_INFO_IN_PAYLOAD, lll->phy);
    f3e6:	7aeb      	ldrb	r3, [r5, #11]
    f3e8:	f003 0307 	and.w	r3, r3, #7
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    f3ec:	9301      	str	r3, [sp, #4]
    f3ee:	2600      	movs	r6, #0
    f3f0:	9600      	str	r6, [sp, #0]
    f3f2:	463b      	mov	r3, r7
    f3f4:	1ce2      	adds	r2, r4, #3
    f3f6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
    f3fa:	f3c0 0041 	ubfx	r0, r0, #1, #2
    f3fe:	f000 fbbf 	bl	fb80 <lll_df_conf_cte_rx_enable>
		cfg->cte_count = 0;
    f402:	7863      	ldrb	r3, [r4, #1]
    f404:	f366 0304 	bfi	r3, r6, #0, #5
    f408:	7063      	strb	r3, [r4, #1]
    f40a:	e7e1      	b.n	f3d0 <prepare_cb+0x4c>
    f40c:	0000f86d 	.word	0x0000f86d

0000f410 <abort_cb>:
{
    f410:	b538      	push	{r3, r4, r5, lr}
    f412:	460d      	mov	r5, r1
	if (!prepare_param) {
    f414:	b170      	cbz	r0, f434 <abort_cb+0x24>
    f416:	4604      	mov	r4, r0
	err = lll_hfclock_off();
    f418:	f7fe f8d2 	bl	d5c0 <lll_hfclock_off>
	LL_ASSERT(err >= 0);
    f41c:	2800      	cmp	r0, #0
    f41e:	db0f      	blt.n	f440 <abort_cb+0x30>
	lll = prepare_param->param;
    f420:	68e2      	ldr	r2, [r4, #12]
	lll->skip_prepare += (prepare_param->lazy + 1);
    f422:	8923      	ldrh	r3, [r4, #8]
    f424:	89d1      	ldrh	r1, [r2, #14]
    f426:	440b      	add	r3, r1
    f428:	3301      	adds	r3, #1
    f42a:	81d3      	strh	r3, [r2, #14]
	lll_done(param);
    f42c:	4628      	mov	r0, r5
    f42e:	f7fd ff21 	bl	d274 <lll_done>
}
    f432:	bd38      	pop	{r3, r4, r5, pc}
		radio_isr_set(isr_done, param);
    f434:	4809      	ldr	r0, [pc, #36]	; (f45c <abort_cb+0x4c>)
    f436:	f000 fd1d 	bl	fe74 <radio_isr_set>
		radio_disable();
    f43a:	f000 fddf 	bl	fffc <radio_disable>
		return;
    f43e:	e7f8      	b.n	f432 <abort_cb+0x22>
	LL_ASSERT(err >= 0);
    f440:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
    f444:	4a06      	ldr	r2, [pc, #24]	; (f460 <abort_cb+0x50>)
    f446:	4907      	ldr	r1, [pc, #28]	; (f464 <abort_cb+0x54>)
    f448:	4807      	ldr	r0, [pc, #28]	; (f468 <abort_cb+0x58>)
    f44a:	f00a fb3e 	bl	19aca <assert_print>
    f44e:	4040      	eors	r0, r0
    f450:	f380 8811 	msr	BASEPRI, r0
    f454:	f04f 0003 	mov.w	r0, #3
    f458:	df02      	svc	2
    f45a:	e7e1      	b.n	f420 <abort_cb+0x10>
    f45c:	0000f10d 	.word	0x0000f10d
    f460:	0001fcf8 	.word	0x0001fcf8
    f464:	0001fb9c 	.word	0x0001fb9c
    f468:	0001f01c 	.word	0x0001f01c

0000f46c <prepare>:
{
    f46c:	b510      	push	{r4, lr}
    f46e:	4604      	mov	r4, r0
	err = lll_hfclock_on();
    f470:	f7fe f890 	bl	d594 <lll_hfclock_on>
	LL_ASSERT(err >= 0);
    f474:	2800      	cmp	r0, #0
    f476:	db0c      	blt.n	f492 <prepare+0x26>
	lll = p->param;
    f478:	68e2      	ldr	r2, [r4, #12]
	lll->window_widening_prepare_us += lll->window_widening_periodic_us *
    f47a:	6a93      	ldr	r3, [r2, #40]	; 0x28
					   (p->lazy + 1);
    f47c:	8921      	ldrh	r1, [r4, #8]
	lll->window_widening_prepare_us += lll->window_widening_periodic_us *
    f47e:	fb01 3303 	mla	r3, r1, r3, r3
    f482:	6b11      	ldr	r1, [r2, #48]	; 0x30
    f484:	440b      	add	r3, r1
    f486:	6313      	str	r3, [r2, #48]	; 0x30
	if (lll->window_widening_prepare_us > lll->window_widening_max_us) {
    f488:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    f48a:	428b      	cmp	r3, r1
    f48c:	d900      	bls.n	f490 <prepare+0x24>
		lll->window_widening_prepare_us = lll->window_widening_max_us;
    f48e:	6311      	str	r1, [r2, #48]	; 0x30
}
    f490:	bd10      	pop	{r4, pc}
	LL_ASSERT(err >= 0);
    f492:	237e      	movs	r3, #126	; 0x7e
    f494:	4a05      	ldr	r2, [pc, #20]	; (f4ac <prepare+0x40>)
    f496:	4906      	ldr	r1, [pc, #24]	; (f4b0 <prepare+0x44>)
    f498:	4806      	ldr	r0, [pc, #24]	; (f4b4 <prepare+0x48>)
    f49a:	f00a fb16 	bl	19aca <assert_print>
    f49e:	4040      	eors	r0, r0
    f4a0:	f380 8811 	msr	BASEPRI, r0
    f4a4:	f04f 0003 	mov.w	r0, #3
    f4a8:	df02      	svc	2
    f4aa:	e7e5      	b.n	f478 <prepare+0xc>
    f4ac:	0001fcf8 	.word	0x0001fcf8
    f4b0:	0001fb9c 	.word	0x0001fb9c
    f4b4:	0001f01c 	.word	0x0001f01c

0000f4b8 <isr_rx>:
{
    f4b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f4bc:	b084      	sub	sp, #16
    f4be:	4604      	mov	r4, r0
    f4c0:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
    f4c4:	f89d 9034 	ldrb.w	r9, [sp, #52]	; 0x34
	if (crc_ok) {
    f4c8:	b93a      	cbnz	r2, f4da <isr_rx+0x22>
		if (cte_ready) {
    f4ca:	2f00      	cmp	r7, #0
    f4cc:	f040 80e3 	bne.w	f696 <isr_rx+0x1de>
		err = 0;
    f4d0:	2600      	movs	r6, #0
}
    f4d2:	4630      	mov	r0, r6
    f4d4:	b004      	add	sp, #16
    f4d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f4da:	4688      	mov	r8, r1
    f4dc:	461e      	mov	r6, r3
		node_rx = ull_pdu_rx_alloc_peek(4);
    f4de:	2004      	movs	r0, #4
    f4e0:	f7fa fb7c 	bl	9bdc <ull_pdu_rx_alloc_peek>
		if (node_rx) {
    f4e4:	4605      	mov	r5, r0
    f4e6:	2800      	cmp	r0, #0
    f4e8:	d063      	beq.n	f5b2 <isr_rx+0xfa>
			ull_pdu_rx_alloc();
    f4ea:	f7fa fb97 	bl	9c1c <ull_pdu_rx_alloc>
			node_rx->hdr.type = node_type;
    f4ee:	f885 8004 	strb.w	r8, [r5, #4]
			ftr->param = lll;
    f4f2:	60ac      	str	r4, [r5, #8]
			ftr->aux_failed = 0U;
    f4f4:	7eeb      	ldrb	r3, [r5, #27]
    f4f6:	f36f 1304 	bfc	r3, #4, #1
    f4fa:	76eb      	strb	r3, [r5, #27]
			ftr->rssi = (rssi_ready) ? radio_rssi_get() :
    f4fc:	f1b9 0f00 	cmp.w	r9, #0
    f500:	d140      	bne.n	f584 <isr_rx+0xcc>
    f502:	207f      	movs	r0, #127	; 0x7f
    f504:	7628      	strb	r0, [r5, #24]
			ftr->ticks_anchor = radio_tmr_start_get();
    f506:	f001 f853 	bl	105b0 <radio_tmr_start_get>
    f50a:	6128      	str	r0, [r5, #16]
			ftr->radio_end_us = radio_tmr_end_get() -
    f50c:	f001 f8ae 	bl	1066c <radio_tmr_end_get>
    f510:	4682      	mov	sl, r0
					    radio_rx_chain_delay_get(lll->phy,
    f512:	7ae0      	ldrb	r0, [r4, #11]
    f514:	4631      	mov	r1, r6
    f516:	f000 0007 	and.w	r0, r0, #7
    f51a:	f00d fb97 	bl	1cc4c <radio_rx_chain_delay_get>
			ftr->radio_end_us = radio_tmr_end_get() -
    f51e:	ebaa 0000 	sub.w	r0, sl, r0
    f522:	6168      	str	r0, [r5, #20]
			ftr->phy_flags = phy_flags_rx;
    f524:	7eab      	ldrb	r3, [r5, #26]
    f526:	f366 0382 	bfi	r3, r6, #2, #1
    f52a:	76ab      	strb	r3, [r5, #26]
			ftr->sync_status = status;
    f52c:	b2db      	uxtb	r3, r3
    f52e:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
    f532:	f362 1387 	bfi	r3, r2, #6, #2
    f536:	76ab      	strb	r3, [r5, #26]
			ftr->sync_rx_enabled = lll->is_rx_enabled;
    f538:	7b23      	ldrb	r3, [r4, #12]
    f53a:	f3c3 0340 	ubfx	r3, r3, #1, #1
    f53e:	7eea      	ldrb	r2, [r5, #27]
    f540:	f363 0200 	bfi	r2, r3, #0, #1
    f544:	76ea      	strb	r2, [r5, #27]
			if (node_type != NODE_RX_TYPE_EXT_AUX_REPORT) {
    f546:	f1b8 0f09 	cmp.w	r8, #9
    f54a:	d11f      	bne.n	f58c <isr_rx+0xd4>
			ftr->aux_lll_sched = lll_scan_aux_setup(pdu, lll->phy,
    f54c:	7ae1      	ldrb	r1, [r4, #11]
    f54e:	9400      	str	r4, [sp, #0]
    f550:	4b8a      	ldr	r3, [pc, #552]	; (f77c <isr_rx+0x2c4>)
    f552:	4632      	mov	r2, r6
    f554:	f001 0107 	and.w	r1, r1, #7
    f558:	f105 0020 	add.w	r0, r5, #32
    f55c:	f7ff f972 	bl	e844 <lll_scan_aux_setup>
    f560:	7eeb      	ldrb	r3, [r5, #27]
    f562:	f360 03c3 	bfi	r3, r0, #3, #1
    f566:	76eb      	strb	r3, [r5, #27]
			if (ftr->aux_lll_sched) {
    f568:	b2db      	uxtb	r3, r3
    f56a:	f013 0f08 	tst.w	r3, #8
    f56e:	d011      	beq.n	f594 <isr_rx+0xdc>
				if (node_type != NODE_RX_TYPE_EXT_AUX_REPORT) {
    f570:	f1b8 0f09 	cmp.w	r8, #9
    f574:	d01a      	beq.n	f5ac <isr_rx+0xf4>
					lll->is_aux_sched = 1U;
    f576:	7b23      	ldrb	r3, [r4, #12]
    f578:	f043 0304 	orr.w	r3, r3, #4
    f57c:	7323      	strb	r3, [r4, #12]
				err = -EBUSY;
    f57e:	f06f 060f 	mvn.w	r6, #15
    f582:	e008      	b.n	f596 <isr_rx+0xde>
			ftr->rssi = (rssi_ready) ? radio_rssi_get() :
    f584:	f000 fea6 	bl	102d4 <radio_rssi_get>
    f588:	b2c0      	uxtb	r0, r0
    f58a:	e7bb      	b.n	f504 <isr_rx+0x4c>
				ftr->extra = ull_pdu_rx_alloc();
    f58c:	f7fa fb46 	bl	9c1c <ull_pdu_rx_alloc>
    f590:	60e8      	str	r0, [r5, #12]
    f592:	e7db      	b.n	f54c <isr_rx+0x94>
				err = 0;
    f594:	2600      	movs	r6, #0
			ull_rx_put(node_rx->hdr.link, node_rx);
    f596:	4629      	mov	r1, r5
    f598:	6828      	ldr	r0, [r5, #0]
    f59a:	f7fa fb5b 	bl	9c54 <ull_rx_put>
			sched = true;
    f59e:	2301      	movs	r3, #1
		if (cte_ready) {
    f5a0:	b98f      	cbnz	r7, f5c6 <isr_rx+0x10e>
	if (sched) {
    f5a2:	2b00      	cmp	r3, #0
    f5a4:	d095      	beq.n	f4d2 <isr_rx+0x1a>
		ull_rx_sched();
    f5a6:	f7fa fb5d 	bl	9c64 <ull_rx_sched>
    f5aa:	e792      	b.n	f4d2 <isr_rx+0x1a>
				err = -EBUSY;
    f5ac:	f06f 060f 	mvn.w	r6, #15
    f5b0:	e7f1      	b.n	f596 <isr_rx+0xde>
		} else if (node_type == NODE_RX_TYPE_EXT_AUX_REPORT) {
    f5b2:	f1b8 0f09 	cmp.w	r8, #9
    f5b6:	d002      	beq.n	f5be <isr_rx+0x106>
			err = 0;
    f5b8:	2600      	movs	r6, #0
	bool sched = false;
    f5ba:	4633      	mov	r3, r6
    f5bc:	e7f0      	b.n	f5a0 <isr_rx+0xe8>
			err = -ENOMEM;
    f5be:	f06f 060b 	mvn.w	r6, #11
	bool sched = false;
    f5c2:	2300      	movs	r3, #0
    f5c4:	e7ec      	b.n	f5a0 <isr_rx+0xe8>
	return &df_cfg->cfg[df_cfg->first];
    f5c6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
    f5ca:	b2dd      	uxtb	r5, r3
	uint8_t cte_info;
	uint8_t ant;

	cfg = lll_df_sync_cfg_curr_get(&lll->df_cfg);

	if (cfg->is_enabled) {
    f5cc:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
    f5d0:	4423      	add	r3, r4
    f5d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
    f5d6:	f013 0f01 	tst.w	r3, #1
    f5da:	d0e4      	beq.n	f5a6 <isr_rx+0xee>
		if (is_max_cte_reached(cfg->max_cte_count, cfg->cte_count)) {
    f5dc:	ebc5 1305 	rsb	r3, r5, r5, lsl #4
    f5e0:	4423      	add	r3, r4
    f5e2:	f893 0042 	ldrb.w	r0, [r3, #66]	; 0x42
    f5e6:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
    f5ea:	f001 011f 	and.w	r1, r1, #31
    f5ee:	08c0      	lsrs	r0, r0, #3
    f5f0:	f00d fa23 	bl	1ca3a <is_max_cte_reached>
    f5f4:	2800      	cmp	r0, #0
    f5f6:	d0d6      	beq.n	f5a6 <isr_rx+0xee>
			cte_info = radio_df_cte_status_get();
    f5f8:	f000 fba8 	bl	fd4c <radio_df_cte_status_get>
    f5fc:	f88d 000f 	strb.w	r0, [sp, #15]
			ant = radio_df_pdu_antenna_switch_pattern_get();
    f600:	f00d fad5 	bl	1cbae <radio_df_pdu_antenna_switch_pattern_get>
    f604:	4680      	mov	r8, r0
			iq_report = ull_df_iq_report_alloc();
    f606:	f7fc f973 	bl	b8f0 <ull_df_iq_report_alloc>
			LL_ASSERT(iq_report);
    f60a:	4607      	mov	r7, r0
    f60c:	b388      	cbz	r0, f672 <isr_rx+0x1ba>

			iq_report->hdr.type = NODE_RX_TYPE_SYNC_IQ_SAMPLE_REPORT;
    f60e:	2326      	movs	r3, #38	; 0x26
    f610:	713b      	strb	r3, [r7, #4]
			iq_report->sample_count = radio_df_iq_samples_amount_get();
    f612:	f000 fb95 	bl	fd40 <radio_df_iq_samples_amount_get>
    f616:	f887 0020 	strb.w	r0, [r7, #32]
			iq_report->packet_status = packet_status;
    f61a:	2300      	movs	r3, #0
    f61c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			iq_report->rssi_ant_id = ant;
    f620:	f887 8024 	strb.w	r8, [r7, #36]	; 0x24
			iq_report->cte_info = *(struct pdu_cte_info *)&cte_info;
    f624:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f628:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			iq_report->local_slot_durations = cfg->slot_durations;
    f62c:	ebc5 1305 	rsb	r3, r5, r5, lsl #4
    f630:	4423      	add	r3, r4
    f632:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
    f636:	f3c3 0341 	ubfx	r3, r3, #1, #2
    f63a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			/* Event counter is updated to next value during event preparation, hence
			 * it has to be subtracted to store actual event counter value.
			 */
			iq_report->event_counter = lll->event_counter - 1;
    f63e:	8a63      	ldrh	r3, [r4, #18]
    f640:	3b01      	subs	r3, #1
    f642:	84fb      	strh	r3, [r7, #38]	; 0x26

			ftr = &iq_report->hdr.rx_ftr;
			ftr->param = lll;
    f644:	60bc      	str	r4, [r7, #8]
			ftr->rssi =
    f646:	f1b9 0f00 	cmp.w	r9, #0
    f64a:	d120      	bne.n	f68e <isr_rx+0x1d6>
    f64c:	207f      	movs	r0, #127	; 0x7f
    f64e:	7638      	strb	r0, [r7, #24]
				((rssi_ready) ? radio_rssi_get() : BT_HCI_LE_RSSI_NOT_AVAILABLE);

			cfg->cte_count += 1U;
    f650:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
    f654:	442c      	add	r4, r5
    f656:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    f65a:	f3c3 0204 	ubfx	r2, r3, #0, #5
    f65e:	3201      	adds	r2, #1
    f660:	f362 0304 	bfi	r3, r2, #0, #5
    f664:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43

			ull_rx_put(iq_report->hdr.link, iq_report);
    f668:	4639      	mov	r1, r7
    f66a:	6838      	ldr	r0, [r7, #0]
    f66c:	f7fa faf2 	bl	9c54 <ull_rx_put>

			return 0;
    f670:	e799      	b.n	f5a6 <isr_rx+0xee>
			LL_ASSERT(iq_report);
    f672:	f240 4321 	movw	r3, #1057	; 0x421
    f676:	4a42      	ldr	r2, [pc, #264]	; (f780 <isr_rx+0x2c8>)
    f678:	4942      	ldr	r1, [pc, #264]	; (f784 <isr_rx+0x2cc>)
    f67a:	4843      	ldr	r0, [pc, #268]	; (f788 <isr_rx+0x2d0>)
    f67c:	f00a fa25 	bl	19aca <assert_print>
    f680:	4040      	eors	r0, r0
    f682:	f380 8811 	msr	BASEPRI, r0
    f686:	f04f 0003 	mov.w	r0, #3
    f68a:	df02      	svc	2
    f68c:	e7bf      	b.n	f60e <isr_rx+0x156>
				((rssi_ready) ? radio_rssi_get() : BT_HCI_LE_RSSI_NOT_AVAILABLE);
    f68e:	f000 fe21 	bl	102d4 <radio_rssi_get>
			ftr->rssi =
    f692:	b2c0      	uxtb	r0, r0
    f694:	e7db      	b.n	f64e <isr_rx+0x196>
    f696:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
    f69a:	b2de      	uxtb	r6, r3
	if (cfg->is_enabled) {
    f69c:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
    f6a0:	4403      	add	r3, r0
    f6a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
    f6a6:	f013 0f01 	tst.w	r3, #1
    f6aa:	d061      	beq.n	f770 <isr_rx+0x2b8>
		if (is_max_cte_reached(cfg->max_cte_count, cfg->cte_count)) {
    f6ac:	ebc6 1306 	rsb	r3, r6, r6, lsl #4
    f6b0:	4403      	add	r3, r0
    f6b2:	f893 0042 	ldrb.w	r0, [r3, #66]	; 0x42
    f6b6:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
    f6ba:	f001 011f 	and.w	r1, r1, #31
    f6be:	08c0      	lsrs	r0, r0, #3
    f6c0:	f00d f9bb 	bl	1ca3a <is_max_cte_reached>
    f6c4:	2800      	cmp	r0, #0
    f6c6:	d056      	beq.n	f776 <isr_rx+0x2be>
			cte_info = radio_df_cte_status_get();
    f6c8:	f000 fb40 	bl	fd4c <radio_df_cte_status_get>
    f6cc:	f88d 000f 	strb.w	r0, [sp, #15]
			ant = radio_df_pdu_antenna_switch_pattern_get();
    f6d0:	f00d fa6d 	bl	1cbae <radio_df_pdu_antenna_switch_pattern_get>
    f6d4:	4607      	mov	r7, r0
			iq_report = ull_df_iq_report_alloc();
    f6d6:	f7fc f90b 	bl	b8f0 <ull_df_iq_report_alloc>
			LL_ASSERT(iq_report);
    f6da:	4605      	mov	r5, r0
    f6dc:	b3b0      	cbz	r0, f74c <isr_rx+0x294>
			iq_report->hdr.type = NODE_RX_TYPE_SYNC_IQ_SAMPLE_REPORT;
    f6de:	2326      	movs	r3, #38	; 0x26
    f6e0:	712b      	strb	r3, [r5, #4]
			iq_report->sample_count = radio_df_iq_samples_amount_get();
    f6e2:	f000 fb2d 	bl	fd40 <radio_df_iq_samples_amount_get>
    f6e6:	f885 0020 	strb.w	r0, [r5, #32]
			iq_report->packet_status = packet_status;
    f6ea:	2301      	movs	r3, #1
    f6ec:	f885 3023 	strb.w	r3, [r5, #35]	; 0x23
			iq_report->rssi_ant_id = ant;
    f6f0:	f885 7024 	strb.w	r7, [r5, #36]	; 0x24
			iq_report->cte_info = *(struct pdu_cte_info *)&cte_info;
    f6f4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f6f8:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
			iq_report->local_slot_durations = cfg->slot_durations;
    f6fc:	ebc6 1306 	rsb	r3, r6, r6, lsl #4
    f700:	4423      	add	r3, r4
    f702:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
    f706:	f3c3 0341 	ubfx	r3, r3, #1, #2
    f70a:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
			iq_report->event_counter = lll->event_counter - 1;
    f70e:	8a63      	ldrh	r3, [r4, #18]
    f710:	3b01      	subs	r3, #1
    f712:	84eb      	strh	r3, [r5, #38]	; 0x26
			ftr->param = lll;
    f714:	60ac      	str	r4, [r5, #8]
			ftr->rssi =
    f716:	f1b9 0f00 	cmp.w	r9, #0
    f71a:	d125      	bne.n	f768 <isr_rx+0x2b0>
    f71c:	207f      	movs	r0, #127	; 0x7f
    f71e:	7628      	strb	r0, [r5, #24]
			cfg->cte_count += 1U;
    f720:	ebc6 1606 	rsb	r6, r6, r6, lsl #4
    f724:	4434      	add	r4, r6
    f726:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    f72a:	f3c3 0204 	ubfx	r2, r3, #0, #5
    f72e:	3201      	adds	r2, #1
    f730:	f362 0304 	bfi	r3, r2, #0, #5
    f734:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
			ull_rx_put(iq_report->hdr.link, iq_report);
    f738:	4629      	mov	r1, r5
    f73a:	6828      	ldr	r0, [r5, #0]
    f73c:	f7fa fa8a 	bl	9c54 <ull_rx_put>
			return 0;
    f740:	2600      	movs	r6, #0
			if (!err) {
    f742:	2e00      	cmp	r6, #0
    f744:	f43f af2f 	beq.w	f5a6 <isr_rx+0xee>
		err = 0;
    f748:	2600      	movs	r6, #0
    f74a:	e6c2      	b.n	f4d2 <isr_rx+0x1a>
			LL_ASSERT(iq_report);
    f74c:	f240 4321 	movw	r3, #1057	; 0x421
    f750:	4a0b      	ldr	r2, [pc, #44]	; (f780 <isr_rx+0x2c8>)
    f752:	490c      	ldr	r1, [pc, #48]	; (f784 <isr_rx+0x2cc>)
    f754:	480c      	ldr	r0, [pc, #48]	; (f788 <isr_rx+0x2d0>)
    f756:	f00a f9b8 	bl	19aca <assert_print>
    f75a:	4040      	eors	r0, r0
    f75c:	f380 8811 	msr	BASEPRI, r0
    f760:	f04f 0003 	mov.w	r0, #3
    f764:	df02      	svc	2
    f766:	e7ba      	b.n	f6de <isr_rx+0x226>
				((rssi_ready) ? radio_rssi_get() : BT_HCI_LE_RSSI_NOT_AVAILABLE);
    f768:	f000 fdb4 	bl	102d4 <radio_rssi_get>
			ftr->rssi =
    f76c:	b2c0      	uxtb	r0, r0
    f76e:	e7d6      	b.n	f71e <isr_rx+0x266>
		}
	}

	return -ENODATA;
    f770:	f06f 063c 	mvn.w	r6, #60	; 0x3c
    f774:	e7e5      	b.n	f742 <isr_rx+0x28a>
    f776:	f06f 063c 	mvn.w	r6, #60	; 0x3c
    f77a:	e7e2      	b.n	f742 <isr_rx+0x28a>
    f77c:	0000ef21 	.word	0x0000ef21
    f780:	0001fcf8 	.word	0x0001fcf8
    f784:	0001fd44 	.word	0x0001fd44
    f788:	0001f01c 	.word	0x0001f01c

0000f78c <isr_rx_aux_chain>:
{
    f78c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f790:	b084      	sub	sp, #16
    f792:	4604      	mov	r4, r0
	lll_aux = lll->lll_aux;
    f794:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
	if (!lll_aux) {
    f796:	b387      	cbz	r7, f7fa <isr_rx_aux_chain+0x6e>
	trx_done = radio_is_done();
    f798:	f000 fc5c 	bl	10054 <radio_is_done>
	if (trx_done) {
    f79c:	f010 05ff 	ands.w	r5, r0, #255	; 0xff
    f7a0:	d12e      	bne.n	f800 <isr_rx_aux_chain+0x74>
		crc_ok = phy_flags_rx = rssi_ready = cte_ready = 0U;
    f7a2:	462e      	mov	r6, r5
    f7a4:	46a9      	mov	r9, r5
    f7a6:	46aa      	mov	sl, r5
    f7a8:	46a8      	mov	r8, r5
	lll_isr_rx_status_reset();
    f7aa:	f00c ffb1 	bl	1c710 <lll_isr_rx_status_reset>
	if (!trx_done) {
    f7ae:	bbad      	cbnz	r5, f81c <isr_rx_aux_chain+0x90>
		err = 0;
    f7b0:	2000      	movs	r0, #0
	if (!crc_ok || err) {
    f7b2:	b106      	cbz	r6, f7b6 <isr_rx_aux_chain+0x2a>
    f7b4:	b188      	cbz	r0, f7da <isr_rx_aux_chain+0x4e>
		node_rx = ull_pdu_rx_alloc();
    f7b6:	f7fa fa31 	bl	9c1c <ull_pdu_rx_alloc>
		LL_ASSERT(node_rx);
    f7ba:	4605      	mov	r5, r0
    f7bc:	2800      	cmp	r0, #0
    f7be:	d03d      	beq.n	f83c <isr_rx_aux_chain+0xb0>
		node_rx->hdr.type = NODE_RX_TYPE_EXT_AUX_RELEASE;
    f7c0:	230a      	movs	r3, #10
    f7c2:	712b      	strb	r3, [r5, #4]
		node_rx->hdr.rx_ftr.param = lll;
    f7c4:	60ac      	str	r4, [r5, #8]
		node_rx->hdr.rx_ftr.aux_failed = 1U;
    f7c6:	7eeb      	ldrb	r3, [r5, #27]
    f7c8:	f043 0310 	orr.w	r3, r3, #16
    f7cc:	76eb      	strb	r3, [r5, #27]
		ull_rx_put(node_rx->hdr.link, node_rx);
    f7ce:	4629      	mov	r1, r5
    f7d0:	6828      	ldr	r0, [r5, #0]
    f7d2:	f7fa fa3f 	bl	9c54 <ull_rx_put>
		ull_rx_sched();
    f7d6:	f7fa fa45 	bl	9c64 <ull_rx_sched>
	if (lll->is_aux_sched) {
    f7da:	7b23      	ldrb	r3, [r4, #12]
    f7dc:	f013 0f04 	tst.w	r3, #4
    f7e0:	d03a      	beq.n	f858 <isr_rx_aux_chain+0xcc>
		lll->is_aux_sched = 0U;
    f7e2:	7b23      	ldrb	r3, [r4, #12]
    f7e4:	f36f 0382 	bfc	r3, #2, #1
    f7e8:	7323      	strb	r3, [r4, #12]
		isr_rx_done_cleanup(lll, 1U, false);
    f7ea:	2200      	movs	r2, #0
    f7ec:	2101      	movs	r1, #1
    f7ee:	4620      	mov	r0, r4
    f7f0:	f7ff fc42 	bl	f078 <isr_rx_done_cleanup>
}
    f7f4:	b004      	add	sp, #16
    f7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		lll_isr_status_reset();
    f7fa:	f00c ff91 	bl	1c720 <lll_isr_status_reset>
	if (!crc_ok || err) {
    f7fe:	e7da      	b.n	f7b6 <isr_rx_aux_chain+0x2a>
		crc_ok = radio_crc_is_valid();
    f800:	f000 fc60 	bl	100c4 <radio_crc_is_valid>
    f804:	b2c6      	uxtb	r6, r0
		phy_flags_rx = radio_phy_flags_rx_get();
    f806:	f00d fa27 	bl	1cc58 <radio_phy_flags_rx_get>
    f80a:	4680      	mov	r8, r0
		rssi_ready = radio_rssi_is_ready();
    f80c:	f000 fd70 	bl	102f0 <radio_rssi_is_ready>
    f810:	fa5f fa80 	uxtb.w	sl, r0
			cte_ready = radio_df_cte_ready();
    f814:	f000 faa2 	bl	fd5c <radio_df_cte_ready>
    f818:	4681      	mov	r9, r0
    f81a:	e7c6      	b.n	f7aa <isr_rx_aux_chain+0x1e>
	err = isr_rx(lll, NODE_RX_TYPE_EXT_AUX_REPORT, crc_ok, phy_flags_rx,
    f81c:	2301      	movs	r3, #1
    f81e:	9302      	str	r3, [sp, #8]
    f820:	f8cd a004 	str.w	sl, [sp, #4]
    f824:	f8cd 9000 	str.w	r9, [sp]
    f828:	4643      	mov	r3, r8
    f82a:	4632      	mov	r2, r6
    f82c:	2109      	movs	r1, #9
    f82e:	4620      	mov	r0, r4
    f830:	f7ff fe42 	bl	f4b8 <isr_rx>
	if (err == -EBUSY) {
    f834:	f110 0f10 	cmn.w	r0, #16
    f838:	d1bb      	bne.n	f7b2 <isr_rx_aux_chain+0x26>
    f83a:	e7db      	b.n	f7f4 <isr_rx_aux_chain+0x68>
		LL_ASSERT(node_rx);
    f83c:	f44f 736f 	mov.w	r3, #956	; 0x3bc
    f840:	4a07      	ldr	r2, [pc, #28]	; (f860 <isr_rx_aux_chain+0xd4>)
    f842:	4908      	ldr	r1, [pc, #32]	; (f864 <isr_rx_aux_chain+0xd8>)
    f844:	4808      	ldr	r0, [pc, #32]	; (f868 <isr_rx_aux_chain+0xdc>)
    f846:	f00a f940 	bl	19aca <assert_print>
    f84a:	4040      	eors	r0, r0
    f84c:	f380 8811 	msr	BASEPRI, r0
    f850:	f04f 0003 	mov.w	r0, #3
    f854:	df02      	svc	2
    f856:	e7b3      	b.n	f7c0 <isr_rx_aux_chain+0x34>
		lll_isr_cleanup(lll_aux);
    f858:	4638      	mov	r0, r7
    f85a:	f7fd fda7 	bl	d3ac <lll_isr_cleanup>
    f85e:	e7c9      	b.n	f7f4 <isr_rx_aux_chain+0x68>
    f860:	0001fcf8 	.word	0x0001fcf8
    f864:	0001fc38 	.word	0x0001fc38
    f868:	0001f01c 	.word	0x0001f01c

0000f86c <isr_rx_adv_sync>:
{
    f86c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f870:	b085      	sub	sp, #20
    f872:	4605      	mov	r5, r0
	trx_done = radio_is_done();
    f874:	f000 fbee 	bl	10054 <radio_is_done>
	if (trx_done) {
    f878:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
    f87c:	d10e      	bne.n	f89c <isr_rx_adv_sync+0x30>
		crc_ok = phy_flags_rx = rssi_ready = cte_ready = 0U;
    f87e:	4626      	mov	r6, r4
    f880:	46a0      	mov	r8, r4
    f882:	46a1      	mov	r9, r4
    f884:	4627      	mov	r7, r4
	lll_isr_rx_status_reset();
    f886:	f00c ff43 	bl	1c710 <lll_isr_rx_status_reset>
	if (!trx_done) {
    f88a:	b9c4      	cbnz	r4, f8be <isr_rx_adv_sync+0x52>
	isr_rx_done_cleanup(lll, crc_ok, false);
    f88c:	2200      	movs	r2, #0
    f88e:	4631      	mov	r1, r6
    f890:	4628      	mov	r0, r5
    f892:	f7ff fbf1 	bl	f078 <isr_rx_done_cleanup>
}
    f896:	b005      	add	sp, #20
    f898:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		crc_ok = radio_crc_is_valid();
    f89c:	f000 fc12 	bl	100c4 <radio_crc_is_valid>
    f8a0:	b2c6      	uxtb	r6, r0
		rssi_ready = radio_rssi_is_ready();
    f8a2:	f000 fd25 	bl	102f0 <radio_rssi_is_ready>
    f8a6:	fa5f f980 	uxtb.w	r9, r0
		phy_flags_rx = radio_phy_flags_rx_get();
    f8aa:	f00d f9d5 	bl	1cc58 <radio_phy_flags_rx_get>
    f8ae:	4607      	mov	r7, r0
		trx_cnt = 1U;
    f8b0:	4b0f      	ldr	r3, [pc, #60]	; (f8f0 <isr_rx_adv_sync+0x84>)
    f8b2:	2201      	movs	r2, #1
    f8b4:	701a      	strb	r2, [r3, #0]
			cte_ready = radio_df_cte_ready();
    f8b6:	f000 fa51 	bl	fd5c <radio_df_cte_ready>
    f8ba:	4680      	mov	r8, r0
    f8bc:	e7e3      	b.n	f886 <isr_rx_adv_sync+0x1a>
	radio_tmr_aa_save(radio_tmr_aa_get());
    f8be:	f000 fea9 	bl	10614 <radio_tmr_aa_get>
    f8c2:	f000 fead 	bl	10620 <radio_tmr_aa_save>
	radio_tmr_ready_save(radio_tmr_ready_get());
    f8c6:	f000 feb7 	bl	10638 <radio_tmr_ready_get>
    f8ca:	f000 febb 	bl	10644 <radio_tmr_ready_save>
	err = isr_rx(lll, NODE_RX_TYPE_SYNC_REPORT, crc_ok, phy_flags_rx,
    f8ce:	2301      	movs	r3, #1
    f8d0:	9302      	str	r3, [sp, #8]
    f8d2:	f8cd 9004 	str.w	r9, [sp, #4]
    f8d6:	f8cd 8000 	str.w	r8, [sp]
    f8da:	463b      	mov	r3, r7
    f8dc:	4632      	mov	r2, r6
    f8de:	210d      	movs	r1, #13
    f8e0:	4628      	mov	r0, r5
    f8e2:	f7ff fde9 	bl	f4b8 <isr_rx>
	if (err == -EBUSY) {
    f8e6:	f110 0f10 	cmn.w	r0, #16
    f8ea:	d1cf      	bne.n	f88c <isr_rx_adv_sync+0x20>
    f8ec:	e7d3      	b.n	f896 <isr_rx_adv_sync+0x2a>
    f8ee:	bf00      	nop
    f8f0:	2000929e 	.word	0x2000929e

0000f8f4 <lll_sync_create_prepare>:
{
    f8f4:	b510      	push	{r4, lr}
    f8f6:	b082      	sub	sp, #8
    f8f8:	4604      	mov	r4, r0
	prepare(param);
    f8fa:	f7ff fdb7 	bl	f46c <prepare>
	err = lll_prepare(is_abort_cb, abort_cb, create_prepare_cb, 0, param);
    f8fe:	9400      	str	r4, [sp, #0]
    f900:	2300      	movs	r3, #0
    f902:	4a0c      	ldr	r2, [pc, #48]	; (f934 <lll_sync_create_prepare+0x40>)
    f904:	490c      	ldr	r1, [pc, #48]	; (f938 <lll_sync_create_prepare+0x44>)
    f906:	480d      	ldr	r0, [pc, #52]	; (f93c <lll_sync_create_prepare+0x48>)
    f908:	f00c fac6 	bl	1be98 <lll_prepare>
	LL_ASSERT(!err || err == -EINPROGRESS);
    f90c:	b110      	cbz	r0, f914 <lll_sync_create_prepare+0x20>
    f90e:	f110 0f77 	cmn.w	r0, #119	; 0x77
    f912:	d101      	bne.n	f918 <lll_sync_create_prepare+0x24>
}
    f914:	b002      	add	sp, #8
    f916:	bd10      	pop	{r4, pc}
	LL_ASSERT(!err || err == -EINPROGRESS);
    f918:	2368      	movs	r3, #104	; 0x68
    f91a:	4a09      	ldr	r2, [pc, #36]	; (f940 <lll_sync_create_prepare+0x4c>)
    f91c:	4909      	ldr	r1, [pc, #36]	; (f944 <lll_sync_create_prepare+0x50>)
    f91e:	480a      	ldr	r0, [pc, #40]	; (f948 <lll_sync_create_prepare+0x54>)
    f920:	f00a f8d3 	bl	19aca <assert_print>
    f924:	4040      	eors	r0, r0
    f926:	f380 8811 	msr	BASEPRI, r0
    f92a:	f04f 0003 	mov.w	r0, #3
    f92e:	df02      	svc	2
}
    f930:	e7f0      	b.n	f914 <lll_sync_create_prepare+0x20>
    f932:	bf00      	nop
    f934:	0000f2f1 	.word	0x0000f2f1
    f938:	0000f411 	.word	0x0000f411
    f93c:	0001caa3 	.word	0x0001caa3
    f940:	0001fcf8 	.word	0x0001fcf8
    f944:	0001fc5c 	.word	0x0001fc5c
    f948:	0001f01c 	.word	0x0001f01c

0000f94c <lll_sync_prepare>:
{
    f94c:	b510      	push	{r4, lr}
    f94e:	b082      	sub	sp, #8
    f950:	4604      	mov	r4, r0
	prepare(param);
    f952:	f7ff fd8b 	bl	f46c <prepare>
	err = lll_prepare(is_abort_cb, abort_cb, prepare_cb, 0, param);
    f956:	9400      	str	r4, [sp, #0]
    f958:	2300      	movs	r3, #0
    f95a:	4a0c      	ldr	r2, [pc, #48]	; (f98c <lll_sync_prepare+0x40>)
    f95c:	490c      	ldr	r1, [pc, #48]	; (f990 <lll_sync_prepare+0x44>)
    f95e:	480d      	ldr	r0, [pc, #52]	; (f994 <lll_sync_prepare+0x48>)
    f960:	f00c fa9a 	bl	1be98 <lll_prepare>
	LL_ASSERT(!err || err == -EINPROGRESS);
    f964:	b110      	cbz	r0, f96c <lll_sync_prepare+0x20>
    f966:	f110 0f77 	cmn.w	r0, #119	; 0x77
    f96a:	d101      	bne.n	f970 <lll_sync_prepare+0x24>
}
    f96c:	b002      	add	sp, #8
    f96e:	bd10      	pop	{r4, pc}
	LL_ASSERT(!err || err == -EINPROGRESS);
    f970:	2373      	movs	r3, #115	; 0x73
    f972:	4a09      	ldr	r2, [pc, #36]	; (f998 <lll_sync_prepare+0x4c>)
    f974:	4909      	ldr	r1, [pc, #36]	; (f99c <lll_sync_prepare+0x50>)
    f976:	480a      	ldr	r0, [pc, #40]	; (f9a0 <lll_sync_prepare+0x54>)
    f978:	f00a f8a7 	bl	19aca <assert_print>
    f97c:	4040      	eors	r0, r0
    f97e:	f380 8811 	msr	BASEPRI, r0
    f982:	f04f 0003 	mov.w	r0, #3
    f986:	df02      	svc	2
}
    f988:	e7f0      	b.n	f96c <lll_sync_prepare+0x20>
    f98a:	bf00      	nop
    f98c:	0000f385 	.word	0x0000f385
    f990:	0000f411 	.word	0x0000f411
    f994:	0001caa3 	.word	0x0001caa3
    f998:	0001fcf8 	.word	0x0001fcf8
    f99c:	0001fc5c 	.word	0x0001fc5c
    f9a0:	0001f01c 	.word	0x0001f01c

0000f9a4 <lll_sync_aux_prepare_cb>:
{
    f9a4:	b570      	push	{r4, r5, r6, lr}
    f9a6:	b082      	sub	sp, #8
    f9a8:	4604      	mov	r4, r0
    f9aa:	460d      	mov	r5, r1
	trx_cnt = 0U;
    f9ac:	4b32      	ldr	r3, [pc, #200]	; (fa78 <lll_sync_aux_prepare_cb+0xd4>)
    f9ae:	2200      	movs	r2, #0
    f9b0:	701a      	strb	r2, [r3, #0]
	radio_reset();
    f9b2:	f000 fa7d 	bl	feb0 <radio_reset>
	radio_phy_set(lll_aux->phy, PHY_FLAGS_S8);
    f9b6:	7968      	ldrb	r0, [r5, #5]
    f9b8:	2101      	movs	r1, #1
    f9ba:	f000 0007 	and.w	r0, r0, #7
    f9be:	f000 fa8f 	bl	fee0 <radio_phy_set>
			    RADIO_PKT_CONF_PHY(lll_aux->phy));
    f9c2:	796a      	ldrb	r2, [r5, #5]
    f9c4:	f002 0207 	and.w	r2, r2, #7
	radio_pkt_configure(RADIO_PKT_CONF_LENGTH_8BIT, LL_EXT_OCTETS_RX_MAX,
    f9c8:	0052      	lsls	r2, r2, #1
    f9ca:	21ff      	movs	r1, #255	; 0xff
    f9cc:	2008      	movs	r0, #8
    f9ce:	f000 fad1 	bl	ff74 <radio_pkt_configure>
	node_rx = ull_pdu_rx_alloc_peek(1);
    f9d2:	2001      	movs	r0, #1
    f9d4:	f7fa f902 	bl	9bdc <ull_pdu_rx_alloc_peek>
	LL_ASSERT(node_rx);
    f9d8:	4606      	mov	r6, r0
    f9da:	b340      	cbz	r0, fa2e <lll_sync_aux_prepare_cb+0x8a>
	radio_pkt_rx_set(node_rx->pdu);
    f9dc:	f106 0020 	add.w	r0, r6, #32
    f9e0:	f000 fafa 	bl	ffd8 <radio_pkt_rx_set>
	radio_aa_set(lll->access_addr);
    f9e4:	1d20      	adds	r0, r4, #4
    f9e6:	f000 faad 	bl	ff44 <radio_aa_set>
	return ((uint32_t)src[2] << 16) | sys_get_le16(&src[0]);
    f9ea:	7aa1      	ldrb	r1, [r4, #10]
	return ((uint16_t)src[1] << 8) | src[0];
    f9ec:	7a62      	ldrb	r2, [r4, #9]
    f9ee:	7a23      	ldrb	r3, [r4, #8]
    f9f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	radio_crc_configure(PDU_CRC_POLYNOMIAL,
    f9f4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
    f9f8:	f240 605b 	movw	r0, #1627	; 0x65b
    f9fc:	f000 fb56 	bl	100ac <radio_crc_configure>
	lll_chan_set(lll_aux->chan);
    fa00:	7928      	ldrb	r0, [r5, #4]
    fa02:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    fa06:	f7fd fc97 	bl	d338 <lll_chan_set>
	radio_isr_set(isr_rx_aux_chain, lll);
    fa0a:	4621      	mov	r1, r4
    fa0c:	481b      	ldr	r0, [pc, #108]	; (fa7c <lll_sync_aux_prepare_cb+0xd8>)
    fa0e:	f000 fa31 	bl	fe74 <radio_isr_set>
	cfg = lll_df_sync_cfg_latest_get(&lll->df_cfg, NULL);
    fa12:	2100      	movs	r1, #0
    fa14:	f104 0040 	add.w	r0, r4, #64	; 0x40
    fa18:	f00d f8ab 	bl	1cb72 <lll_df_sync_cfg_latest_get>
    fa1c:	4604      	mov	r4, r0
	if (cfg->is_enabled) {
    fa1e:	7803      	ldrb	r3, [r0, #0]
    fa20:	f013 0f01 	tst.w	r3, #1
    fa24:	d110      	bne.n	fa48 <lll_sync_aux_prepare_cb+0xa4>
	radio_switch_complete_and_disable();
    fa26:	f000 fc3b 	bl	102a0 <radio_switch_complete_and_disable>
}
    fa2a:	b002      	add	sp, #8
    fa2c:	bd70      	pop	{r4, r5, r6, pc}
	LL_ASSERT(node_rx);
    fa2e:	239c      	movs	r3, #156	; 0x9c
    fa30:	4a13      	ldr	r2, [pc, #76]	; (fa80 <lll_sync_aux_prepare_cb+0xdc>)
    fa32:	4914      	ldr	r1, [pc, #80]	; (fa84 <lll_sync_aux_prepare_cb+0xe0>)
    fa34:	4814      	ldr	r0, [pc, #80]	; (fa88 <lll_sync_aux_prepare_cb+0xe4>)
    fa36:	f00a f848 	bl	19aca <assert_print>
    fa3a:	4040      	eors	r0, r0
    fa3c:	f380 8811 	msr	BASEPRI, r0
    fa40:	f04f 0003 	mov.w	r0, #3
    fa44:	df02      	svc	2
    fa46:	e7c9      	b.n	f9dc <lll_sync_aux_prepare_cb+0x38>
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    fa48:	4618      	mov	r0, r3
    fa4a:	78a1      	ldrb	r1, [r4, #2]
					  lll_aux->chan, CTE_INFO_IN_PAYLOAD, lll_aux->phy);
    fa4c:	792b      	ldrb	r3, [r5, #4]
    fa4e:	796a      	ldrb	r2, [r5, #5]
    fa50:	f002 0207 	and.w	r2, r2, #7
		lll_df_conf_cte_rx_enable(cfg->slot_durations, cfg->ant_sw_len, cfg->ant_ids,
    fa54:	9201      	str	r2, [sp, #4]
    fa56:	2500      	movs	r5, #0
    fa58:	9500      	str	r5, [sp, #0]
    fa5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    fa5e:	1ce2      	adds	r2, r4, #3
    fa60:	f001 017f 	and.w	r1, r1, #127	; 0x7f
    fa64:	f3c0 0041 	ubfx	r0, r0, #1, #2
    fa68:	f000 f88a 	bl	fb80 <lll_df_conf_cte_rx_enable>
		cfg->cte_count = 0;
    fa6c:	7863      	ldrb	r3, [r4, #1]
    fa6e:	f365 0304 	bfi	r3, r5, #0, #5
    fa72:	7063      	strb	r3, [r4, #1]
    fa74:	e7d7      	b.n	fa26 <lll_sync_aux_prepare_cb+0x82>
    fa76:	bf00      	nop
    fa78:	2000929e 	.word	0x2000929e
    fa7c:	0000f78d 	.word	0x0000f78d
    fa80:	0001fcf8 	.word	0x0001fcf8
    fa84:	0001fc38 	.word	0x0001fc38
    fa88:	0001f01c 	.word	0x0001f01c

0000fa8c <sync_filtrate_by_cte_type>:
	return lll_chan_sel_2(lll->event_counter + lll->skip_event, lll->data_chan_id,
			      data_chan_map, data_chan_count);
}

static enum sync_status sync_filtrate_by_cte_type(uint8_t cte_type_mask, uint8_t filter_policy)
{
    fa8c:	b508      	push	{r3, lr}
}

#if defined(RADIO_CTESTATUS_CTETIME_Msk)
NRF_STATIC_INLINE uint32_t nrf_radio_cte_time_get(NRF_RADIO_Type const * p_reg)
{
    return ((p_reg->CTESTATUS & RADIO_CTESTATUS_CTETIME_Msk) >> RADIO_CTESTATUS_CTETIME_Pos);
    fa8e:	4b06      	ldr	r3, [pc, #24]	; (faa8 <sync_filtrate_by_cte_type+0x1c>)
    fa90:	f8d3 244c 	ldr.w	r2, [r3, #1100]	; 0x44c
}

NRF_STATIC_INLINE uint32_t nrf_radio_cte_type_get(NRF_RADIO_Type const * p_reg)
{
    return ((p_reg->CTESTATUS & RADIO_CTESTATUS_CTETYPE_Msk) >> RADIO_CTESTATUS_CTETYPE_Pos);
    fa94:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
	uint8_t rx_cte_type;

	rx_cte_time = nrf_radio_cte_time_get(NRF_RADIO);
	rx_cte_type = nrf_radio_cte_type_get(NRF_RADIO);

	return lll_sync_cte_is_allowed(cte_type_mask, filter_policy, rx_cte_time, rx_cte_type);
    fa98:	f3c3 1381 	ubfx	r3, r3, #6, #2
    fa9c:	f002 021f 	and.w	r2, r2, #31
    faa0:	f00d f810 	bl	1cac4 <lll_sync_cte_is_allowed>

#endif /* CONFIG_BT_CTLR_SYNC_PERIODIC_CTE_TYPE_FILTERING && CONFIG_BT_CTLR_CTEINLINE_SUPPORT */
	return SYNC_STAT_ALLOWED;
}
    faa4:	bd08      	pop	{r3, pc}
    faa6:	bf00      	nop
    faa8:	40001000 	.word	0x40001000

0000faac <isr_rx_adv_sync_estab>:
{
    faac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    fab0:	b084      	sub	sp, #16
    fab2:	4606      	mov	r6, r0
	trx_done = radio_is_done();
    fab4:	f000 face 	bl	10054 <radio_is_done>
	if (trx_done) {
    fab8:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
    fabc:	d112      	bne.n	fae4 <isr_rx_adv_sync_estab+0x38>
		crc_ok = phy_flags_rx = rssi_ready = cte_ready = 0U;
    fabe:	4627      	mov	r7, r4
    fac0:	46a1      	mov	r9, r4
    fac2:	46a2      	mov	sl, r4
    fac4:	46a0      	mov	r8, r4
		sync_ok = SYNC_STAT_ALLOWED;
    fac6:	4625      	mov	r5, r4
	lll_isr_rx_status_reset();
    fac8:	f00c fe22 	bl	1c710 <lll_isr_rx_status_reset>
	if (!trx_done) {
    facc:	bb1c      	cbnz	r4, fb16 <isr_rx_adv_sync_estab+0x6a>
	isr_rx_done_cleanup(lll, crc_ok, sync_ok == SYNC_STAT_TERM);
    face:	2d02      	cmp	r5, #2
    fad0:	bf14      	ite	ne
    fad2:	2200      	movne	r2, #0
    fad4:	2201      	moveq	r2, #1
    fad6:	4639      	mov	r1, r7
    fad8:	4630      	mov	r0, r6
    fada:	f7ff facd 	bl	f078 <isr_rx_done_cleanup>
}
    fade:	b004      	add	sp, #16
    fae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		crc_ok = radio_crc_is_valid();
    fae4:	f000 faee 	bl	100c4 <radio_crc_is_valid>
    fae8:	b2c7      	uxtb	r7, r0
		rssi_ready = radio_rssi_is_ready();
    faea:	f000 fc01 	bl	102f0 <radio_rssi_is_ready>
    faee:	fa5f fa80 	uxtb.w	sl, r0
		phy_flags_rx = radio_phy_flags_rx_get();
    faf2:	f00d f8b1 	bl	1cc58 <radio_phy_flags_rx_get>
    faf6:	4680      	mov	r8, r0
		sync_ok = sync_filtrate_by_cte_type(lll->cte_type, lll->filter_policy);
    faf8:	7af0      	ldrb	r0, [r6, #11]
    fafa:	7b31      	ldrb	r1, [r6, #12]
    fafc:	f001 0101 	and.w	r1, r1, #1
    fb00:	08c0      	lsrs	r0, r0, #3
    fb02:	f7ff ffc3 	bl	fa8c <sync_filtrate_by_cte_type>
    fb06:	4605      	mov	r5, r0
		trx_cnt = 1U;
    fb08:	4b1c      	ldr	r3, [pc, #112]	; (fb7c <isr_rx_adv_sync_estab+0xd0>)
    fb0a:	2201      	movs	r2, #1
    fb0c:	701a      	strb	r2, [r3, #0]
			cte_ready = radio_df_cte_ready();
    fb0e:	f000 f925 	bl	fd5c <radio_df_cte_ready>
    fb12:	4681      	mov	r9, r0
    fb14:	e7d8      	b.n	fac8 <isr_rx_adv_sync_estab+0x1c>
	radio_tmr_aa_save(radio_tmr_aa_get());
    fb16:	f000 fd7d 	bl	10614 <radio_tmr_aa_get>
    fb1a:	f000 fd81 	bl	10620 <radio_tmr_aa_save>
	radio_tmr_ready_save(radio_tmr_ready_get());
    fb1e:	f000 fd8b 	bl	10638 <radio_tmr_ready_get>
    fb22:	f000 fd8f 	bl	10644 <radio_tmr_ready_save>
	if (sync_ok == SYNC_STAT_ALLOWED) {
    fb26:	b1c5      	cbz	r5, fb5a <isr_rx_adv_sync_estab+0xae>
	} else if (sync_ok == SYNC_STAT_TERM) {
    fb28:	2d02      	cmp	r5, #2
    fb2a:	d1d0      	bne.n	face <isr_rx_adv_sync_estab+0x22>
		node_rx = ull_pdu_rx_alloc_peek(3);
    fb2c:	2003      	movs	r0, #3
    fb2e:	f7fa f855 	bl	9bdc <ull_pdu_rx_alloc_peek>
		if (node_rx) {
    fb32:	4604      	mov	r4, r0
    fb34:	2800      	cmp	r0, #0
    fb36:	d0ca      	beq.n	face <isr_rx_adv_sync_estab+0x22>
			ull_pdu_rx_alloc();
    fb38:	f7fa f870 	bl	9c1c <ull_pdu_rx_alloc>
			node_rx->hdr.type = NODE_RX_TYPE_SYNC;
    fb3c:	230c      	movs	r3, #12
    fb3e:	7123      	strb	r3, [r4, #4]
			ftr->param = lll;
    fb40:	60a6      	str	r6, [r4, #8]
			ftr->sync_status = SYNC_STAT_TERM;
    fb42:	7ea3      	ldrb	r3, [r4, #26]
    fb44:	2202      	movs	r2, #2
    fb46:	f362 1387 	bfi	r3, r2, #6, #2
    fb4a:	76a3      	strb	r3, [r4, #26]
			ull_rx_put(node_rx->hdr.link, node_rx);
    fb4c:	4621      	mov	r1, r4
    fb4e:	6820      	ldr	r0, [r4, #0]
    fb50:	f7fa f880 	bl	9c54 <ull_rx_put>
			ull_rx_sched();
    fb54:	f7fa f886 	bl	9c64 <ull_rx_sched>
    fb58:	e7b9      	b.n	face <isr_rx_adv_sync_estab+0x22>
		err = isr_rx(lll, NODE_RX_TYPE_SYNC, crc_ok, phy_flags_rx,
    fb5a:	2300      	movs	r3, #0
    fb5c:	9302      	str	r3, [sp, #8]
    fb5e:	f8cd a004 	str.w	sl, [sp, #4]
    fb62:	f8cd 9000 	str.w	r9, [sp]
    fb66:	4643      	mov	r3, r8
    fb68:	463a      	mov	r2, r7
    fb6a:	210c      	movs	r1, #12
    fb6c:	4630      	mov	r0, r6
    fb6e:	f7ff fca3 	bl	f4b8 <isr_rx>
		if (err == -EBUSY) {
    fb72:	f110 0f10 	cmn.w	r0, #16
    fb76:	d1aa      	bne.n	face <isr_rx_adv_sync_estab+0x22>
    fb78:	e7b1      	b.n	fade <isr_rx_adv_sync_estab+0x32>
    fb7a:	bf00      	nop
    fb7c:	2000929e 	.word	0x2000929e

0000fb80 <lll_df_conf_cte_rx_enable>:
 *
 * In case of AoA mode ant_num and ant_ids parameters are not used.
 */
void lll_df_conf_cte_rx_enable(uint8_t slot_duration, uint8_t ant_num, const uint8_t *ant_ids,
			       uint8_t chan_idx, bool cte_info_in_s1, uint8_t phy)
{
    fb80:	b570      	push	{r4, r5, r6, lr}
    fb82:	460e      	mov	r6, r1
    fb84:	4615      	mov	r5, r2
    fb86:	461c      	mov	r4, r3
    fb88:	f89d 3010 	ldrb.w	r3, [sp, #16]
    fb8c:	f89d 1014 	ldrb.w	r1, [sp, #20]
	struct node_rx_iq_report *node_rx;

	/* ToDo change to appropriate HCI constant */
#if defined(CONFIG_BT_CTLR_DF_ANT_SWITCH_1US)
	if (slot_duration == 0x1) {
    fb90:	2801      	cmp	r0, #1
    fb92:	d017      	beq.n	fbc4 <lll_df_conf_cte_rx_enable+0x44>
		radio_df_cte_rx_2us_switching(cte_info_in_s1, phy);
	} else
#endif /* CONFIG_BT_CTLR_DF_ANT_SWITCH_1US */
	{
		radio_df_cte_rx_4us_switching(cte_info_in_s1, phy);
    fb94:	4618      	mov	r0, r3
    fb96:	f000 f8a9 	bl	fcec <radio_df_cte_rx_4us_switching>
	}

#if defined(CONFIG_BT_CTLR_DF_ANT_SWITCH_RX)
	radio_df_ant_switching_pin_sel_cfg();
    fb9a:	f000 f83f 	bl	fc1c <radio_df_ant_switching_pin_sel_cfg>
	radio_df_ant_switch_pattern_clear();
    fb9e:	f000 f8bf 	bl	fd20 <radio_df_ant_switch_pattern_clear>
	radio_df_ant_switch_pattern_set(ant_ids, ant_num);
    fba2:	4631      	mov	r1, r6
    fba4:	4628      	mov	r0, r5
    fba6:	f000 f825 	bl	fbf4 <radio_df_ant_switch_pattern_set>
#endif /* CONFIG_BT_CTLR_DF_ANT_SWITCH_RX */

	node_rx = ull_df_iq_report_alloc_peek(1);
    fbaa:	2001      	movs	r0, #1
    fbac:	f7fb fe80 	bl	b8b0 <ull_df_iq_report_alloc_peek>
	LL_ASSERT(node_rx);
    fbb0:	4605      	mov	r5, r0
    fbb2:	b158      	cbz	r0, fbcc <lll_df_conf_cte_rx_enable+0x4c>

	radio_df_iq_data_packet_set(node_rx->pdu, IQ_SAMPLE_TOTAL_CNT);
    fbb4:	2152      	movs	r1, #82	; 0x52
    fbb6:	f105 0028 	add.w	r0, r5, #40	; 0x28
    fbba:	f000 f8b9 	bl	fd30 <radio_df_iq_data_packet_set>
	node_rx->chan_idx = chan_idx;
    fbbe:	f885 4025 	strb.w	r4, [r5, #37]	; 0x25
}
    fbc2:	bd70      	pop	{r4, r5, r6, pc}
		radio_df_cte_rx_2us_switching(cte_info_in_s1, phy);
    fbc4:	4618      	mov	r0, r3
    fbc6:	f000 f877 	bl	fcb8 <radio_df_cte_rx_2us_switching>
    fbca:	e7e6      	b.n	fb9a <lll_df_conf_cte_rx_enable+0x1a>
	LL_ASSERT(node_rx);
    fbcc:	23f7      	movs	r3, #247	; 0xf7
    fbce:	4a06      	ldr	r2, [pc, #24]	; (fbe8 <lll_df_conf_cte_rx_enable+0x68>)
    fbd0:	4906      	ldr	r1, [pc, #24]	; (fbec <lll_df_conf_cte_rx_enable+0x6c>)
    fbd2:	4807      	ldr	r0, [pc, #28]	; (fbf0 <lll_df_conf_cte_rx_enable+0x70>)
    fbd4:	f009 ff79 	bl	19aca <assert_print>
    fbd8:	4040      	eors	r0, r0
    fbda:	f380 8811 	msr	BASEPRI, r0
    fbde:	f04f 0003 	mov.w	r0, #3
    fbe2:	df02      	svc	2
    fbe4:	e7e6      	b.n	fbb4 <lll_df_conf_cte_rx_enable+0x34>
    fbe6:	bf00      	nop
    fbe8:	0001fd50 	.word	0x0001fd50
    fbec:	0001fc38 	.word	0x0001fc38
    fbf0:	0001f01c 	.word	0x0001f01c

0000fbf4 <radio_df_ant_switch_pattern_set>:
	 * - SWITCHPATTERN[2] and following for switch-sampling slots.
	 * Due to that in SWITCHPATTER[0] there is stored a pattern provided by
	 * DTS property dfe_pdu_antenna. This limits number of supported antenna
	 * switch patterns by one.
	 */
	NRF_RADIO->SWITCHPATTERN = PDU_ANTENNA;
    fbf4:	2300      	movs	r3, #0
    fbf6:	4a08      	ldr	r2, [pc, #32]	; (fc18 <radio_df_ant_switch_pattern_set+0x24>)
    fbf8:	f8c2 3928 	str.w	r3, [r2, #2344]	; 0x928
	for (uint8_t idx = 0; idx < len; ++idx) {
    fbfc:	428b      	cmp	r3, r1
    fbfe:	d20a      	bcs.n	fc16 <radio_df_ant_switch_pattern_set+0x22>
{
    fc00:	b410      	push	{r4}
		NRF_RADIO->SWITCHPATTERN = patterns[idx];
    fc02:	5cc4      	ldrb	r4, [r0, r3]
    fc04:	4a04      	ldr	r2, [pc, #16]	; (fc18 <radio_df_ant_switch_pattern_set+0x24>)
    fc06:	f8c2 4928 	str.w	r4, [r2, #2344]	; 0x928
	for (uint8_t idx = 0; idx < len; ++idx) {
    fc0a:	3301      	adds	r3, #1
    fc0c:	b2db      	uxtb	r3, r3
    fc0e:	428b      	cmp	r3, r1
    fc10:	d3f7      	bcc.n	fc02 <radio_df_ant_switch_pattern_set+0xe>
	}
}
    fc12:	bc10      	pop	{r4}
    fc14:	4770      	bx	lr
    fc16:	4770      	bx	lr
    fc18:	40001000 	.word	0x40001000

0000fc1c <radio_df_ant_switching_pin_sel_cfg>:
 */
void radio_df_ant_switching_pin_sel_cfg(void)
{
	uint8_t pin_sel;

	for (uint8_t idx = 0; idx < MAX_DFE_GPIO; ++idx) {
    fc1c:	2300      	movs	r3, #0
    fc1e:	e008      	b.n	fc32 <radio_df_ant_switching_pin_sel_cfg+0x16>
#if defined(RADIO_SWITCHPATTERN_SWITCHPATTERN_Msk)
NRF_STATIC_INLINE void nrf_radio_dfe_pattern_pin_set(NRF_RADIO_Type * p_reg,
                                                     uint32_t         pin,
                                                     uint8_t          pos)
{
    p_reg->PSEL.DFEGPIO[pos] = pin;
    fc20:	f503 7213 	add.w	r2, r3, #588	; 0x24c
    fc24:	490a      	ldr	r1, [pc, #40]	; (fc50 <radio_df_ant_switching_pin_sel_cfg+0x34>)
    fc26:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    fc2a:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
    fc2e:	3301      	adds	r3, #1
    fc30:	b2db      	uxtb	r3, r3
    fc32:	2b07      	cmp	r3, #7
    fc34:	d80a      	bhi.n	fc4c <radio_df_ant_switching_pin_sel_cfg+0x30>
		pin_sel = ant_cfg.dfe_gpio[idx];
    fc36:	4a07      	ldr	r2, [pc, #28]	; (fc54 <radio_df_ant_switching_pin_sel_cfg+0x38>)
    fc38:	441a      	add	r2, r3
    fc3a:	7852      	ldrb	r2, [r2, #1]

		if (pin_sel != DFE_PSEL_NOT_SET) {
    fc3c:	2aff      	cmp	r2, #255	; 0xff
    fc3e:	d0ef      	beq.n	fc20 <radio_df_ant_switching_pin_sel_cfg+0x4>
    fc40:	f503 7113 	add.w	r1, r3, #588	; 0x24c
    fc44:	4802      	ldr	r0, [pc, #8]	; (fc50 <radio_df_ant_switching_pin_sel_cfg+0x34>)
    fc46:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
}
    fc4a:	e7f0      	b.n	fc2e <radio_df_ant_switching_pin_sel_cfg+0x12>
			nrf_radio_dfe_pattern_pin_set(NRF_RADIO,
						      DFE_GPIO_PIN_DISCONNECT,
						      idx);
		}
	}
}
    fc4c:	4770      	bx	lr
    fc4e:	bf00      	nop
    fc50:	40001000 	.word	0x40001000
    fc54:	0001fd9c 	.word	0x0001fd9c

0000fc58 <radio_df_ant_switching_gpios_cfg>:
 */
void radio_df_ant_switching_gpios_cfg(void)
{
	uint8_t pin_sel;

	for (uint8_t idx = 0; idx < MAX_DFE_GPIO; ++idx) {
    fc58:	2300      	movs	r3, #0
    fc5a:	e01e      	b.n	fc9a <radio_df_ant_switching_gpios_cfg+0x42>
        /* FALLTHROUGH */
        case 0: return NRF_P0;
#endif
#if defined(P1_FEATURE_PINS_PRESENT)
        /* FALLTHROUGH */
        case 1: return NRF_P1;
    fc5c:	4914      	ldr	r1, [pc, #80]	; (fcb0 <radio_df_ant_switching_gpios_cfg+0x58>)
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
           ((uint32_t)sense << GPIO_PIN_CNF_SENSE_Pos);

    reg->PIN_CNF[pin_number] = cnf;
    fc5e:	f500 72e0 	add.w	r2, r0, #448	; 0x1c0
    fc62:	2403      	movs	r4, #3
    fc64:	f841 4022 	str.w	r4, [r1, r2, lsl #2]

NRF_STATIC_INLINE void nrf_gpio_pin_clear(uint32_t pin_number)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);

    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    fc68:	2201      	movs	r2, #1
    fc6a:	4082      	lsls	r2, r0
}


NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
    fc6c:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
    fc70:	3301      	adds	r3, #1
    fc72:	b2db      	uxtb	r3, r3
    fc74:	2b07      	cmp	r3, #7
    fc76:	d80c      	bhi.n	fc92 <radio_df_ant_switching_gpios_cfg+0x3a>
		pin_sel = ant_cfg.dfe_gpio[idx];
    fc78:	4a0e      	ldr	r2, [pc, #56]	; (fcb4 <radio_df_ant_switching_gpios_cfg+0x5c>)
    fc7a:	441a      	add	r2, r3
    fc7c:	7852      	ldrb	r2, [r2, #1]
		if (pin_sel != DFE_PSEL_NOT_SET) {
    fc7e:	2aff      	cmp	r2, #255	; 0xff
    fc80:	d0f6      	beq.n	fc70 <radio_df_ant_switching_gpios_cfg+0x18>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    fc82:	f002 001f 	and.w	r0, r2, #31

    return pin_number >> 5;
    fc86:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    fc88:	2a01      	cmp	r2, #1
    fc8a:	d0e7      	beq.n	fc5c <radio_df_ant_switching_gpios_cfg+0x4>
        case 0: return NRF_P0;
    fc8c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    fc90:	e7e5      	b.n	fc5e <radio_df_ant_switching_gpios_cfg+0x6>
			} else {
				nrf_gpio_pin_clear(pin_sel);
			}
		}
	}
}
    fc92:	bc10      	pop	{r4}
    fc94:	4770      	bx	lr
	for (uint8_t idx = 0; idx < MAX_DFE_GPIO; ++idx) {
    fc96:	3301      	adds	r3, #1
    fc98:	b2db      	uxtb	r3, r3
    fc9a:	2b07      	cmp	r3, #7
    fc9c:	d806      	bhi.n	fcac <radio_df_ant_switching_gpios_cfg+0x54>
		pin_sel = ant_cfg.dfe_gpio[idx];
    fc9e:	4a05      	ldr	r2, [pc, #20]	; (fcb4 <radio_df_ant_switching_gpios_cfg+0x5c>)
    fca0:	441a      	add	r2, r3
    fca2:	7852      	ldrb	r2, [r2, #1]
		if (pin_sel != DFE_PSEL_NOT_SET) {
    fca4:	2aff      	cmp	r2, #255	; 0xff
    fca6:	d0f6      	beq.n	fc96 <radio_df_ant_switching_gpios_cfg+0x3e>
{
    fca8:	b410      	push	{r4}
    fcaa:	e7ea      	b.n	fc82 <radio_df_ant_switching_gpios_cfg+0x2a>
    fcac:	4770      	bx	lr
    fcae:	bf00      	nop
    fcb0:	50000300 	.word	0x50000300
    fcb4:	0001fd9c 	.word	0x0001fd9c

0000fcb8 <radio_df_cte_rx_2us_switching>:
	radio_df_ctrl_set(cte_len, RADIO_DFECTRL1_TSWITCHSPACING_4us,
			  RADIO_DFECTRL1_TSAMPLESPACING_2us, PHY_LEGACY);
}

void radio_df_cte_rx_2us_switching(bool cte_info_in_s1, uint8_t phy)
{
    fcb8:	b508      	push	{r3, lr}
	NRF_RADIO->DFECTRL1 = conf;
    fcba:	4b0a      	ldr	r3, [pc, #40]	; (fce4 <radio_df_cte_rx_2us_switching+0x2c>)
    fcbc:	4a0a      	ldr	r2, [pc, #40]	; (fce8 <radio_df_cte_rx_2us_switching+0x30>)
    fcbe:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
	switch (phy) {
    fcc2:	2901      	cmp	r1, #1
    fcc4:	d009      	beq.n	fcda <radio_df_cte_rx_2us_switching+0x22>
    fcc6:	2902      	cmp	r1, #2
    fcc8:	d109      	bne.n	fcde <radio_df_cte_rx_2us_switching+0x26>
			sample_offset = CONFIG_BT_CTLR_DF_SAMPLE_OFFSET_PHY_2M_SAMPLING_1US;
    fcca:	230f      	movs	r3, #15
	conf = ((((uint32_t)sample_offset << RADIO_DFECTRL2_TSAMPLEOFFSET_Pos) &
    fccc:	041b      	lsls	r3, r3, #16
	NRF_RADIO->DFECTRL2 = conf;
    fcce:	4a05      	ldr	r2, [pc, #20]	; (fce4 <radio_df_cte_rx_2us_switching+0x2c>)
    fcd0:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
	 * spacing for slot and samples is the same.
	 * CTE duration is used only when CTEINLINE config is disabled.
	 */
	radio_df_ctrl_set(0, RADIO_DFECTRL1_TSWITCHSPACING_2us,
			  RADIO_DFECTRL1_TSAMPLESPACING_2us, phy);
	radio_df_cte_inline_set_enabled(cte_info_in_s1);
    fcd4:	f000 fd80 	bl	107d8 <radio_df_cte_inline_set_enabled>
}
    fcd8:	bd08      	pop	{r3, pc}
			sample_offset = CONFIG_BT_CTLR_DF_SAMPLE_OFFSET_PHY_1M_SAMPLING_1US;
    fcda:	2301      	movs	r3, #1
    fcdc:	e7f6      	b.n	fccc <radio_df_cte_rx_2us_switching+0x14>
	switch (phy) {
    fcde:	2300      	movs	r3, #0
    fce0:	e7f4      	b.n	fccc <radio_df_cte_rx_2us_switching+0x14>
    fce2:	bf00      	nop
    fce4:	40001000 	.word	0x40001000
    fce8:	00023280 	.word	0x00023280

0000fcec <radio_df_cte_rx_4us_switching>:

void radio_df_cte_rx_4us_switching(bool cte_info_in_s1, uint8_t phy)
{
    fcec:	b508      	push	{r3, lr}
	NRF_RADIO->DFECTRL1 = conf;
    fcee:	4b0a      	ldr	r3, [pc, #40]	; (fd18 <radio_df_cte_rx_4us_switching+0x2c>)
    fcf0:	4a0a      	ldr	r2, [pc, #40]	; (fd1c <radio_df_cte_rx_4us_switching+0x30>)
    fcf2:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
	switch (phy) {
    fcf6:	2901      	cmp	r1, #1
    fcf8:	d009      	beq.n	fd0e <radio_df_cte_rx_4us_switching+0x22>
    fcfa:	2902      	cmp	r1, #2
    fcfc:	d109      	bne.n	fd12 <radio_df_cte_rx_4us_switching+0x26>
			sample_offset = CONFIG_BT_CTLR_DF_SAMPLE_OFFSET_PHY_2M_SAMPLING_2US;
    fcfe:	2314      	movs	r3, #20
	conf = ((((uint32_t)sample_offset << RADIO_DFECTRL2_TSAMPLEOFFSET_Pos) &
    fd00:	041b      	lsls	r3, r3, #16
	NRF_RADIO->DFECTRL2 = conf;
    fd02:	4a05      	ldr	r2, [pc, #20]	; (fd18 <radio_df_cte_rx_4us_switching+0x2c>)
    fd04:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
	 * spacing for slot and samples is the same.
	 * CTE duration is used only when CTEINLINE config is disabled.
	 */
	radio_df_ctrl_set(0, RADIO_DFECTRL1_TSWITCHSPACING_4us,
			  RADIO_DFECTRL1_TSAMPLESPACING_4us, phy);
	radio_df_cte_inline_set_enabled(cte_info_in_s1);
    fd08:	f000 fd66 	bl	107d8 <radio_df_cte_inline_set_enabled>
}
    fd0c:	bd08      	pop	{r3, pc}
			sample_offset = CONFIG_BT_CTLR_DF_SAMPLE_OFFSET_PHY_1M_SAMPLING_2US;
    fd0e:	2306      	movs	r3, #6
    fd10:	e7f6      	b.n	fd00 <radio_df_cte_rx_4us_switching+0x14>
	switch (phy) {
    fd12:	2300      	movs	r3, #0
    fd14:	e7f4      	b.n	fd00 <radio_df_cte_rx_4us_switching+0x14>
    fd16:	bf00      	nop
    fd18:	40001000 	.word	0x40001000
    fd1c:	00013180 	.word	0x00013180

0000fd20 <radio_df_ant_switch_pattern_clear>:

void radio_df_ant_switch_pattern_clear(void)
{
	NRF_RADIO->CLEARPATTERN = RADIO_CLEARPATTERN_CLEARPATTERN_Clear;
    fd20:	4b02      	ldr	r3, [pc, #8]	; (fd2c <radio_df_ant_switch_pattern_clear+0xc>)
    fd22:	2201      	movs	r2, #1
    fd24:	f8c3 292c 	str.w	r2, [r3, #2348]	; 0x92c
}
    fd28:	4770      	bx	lr
    fd2a:	bf00      	nop
    fd2c:	40001000 	.word	0x40001000

0000fd30 <radio_df_iq_data_packet_set>:
#if defined(RADIO_DFEPACKET_PTR_PTR_Msk)
NRF_STATIC_INLINE void nrf_radio_dfe_buffer_set(NRF_RADIO_Type * p_reg,
                                                uint32_t *       p_buffer,
                                                size_t           length)
{
    p_reg->DFEPACKET.PTR    = (uint32_t)p_buffer;
    fd30:	4b02      	ldr	r3, [pc, #8]	; (fd3c <radio_df_iq_data_packet_set+0xc>)
    fd32:	f8c3 0950 	str.w	r0, [r3, #2384]	; 0x950
    p_reg->DFEPACKET.MAXCNT = length;
    fd36:	f8c3 1954 	str.w	r1, [r3, #2388]	; 0x954
}

void radio_df_iq_data_packet_set(uint8_t *buffer, size_t len)
{
	nrf_radio_dfe_buffer_set(NRF_RADIO, (uint32_t *)buffer, len);
}
    fd3a:	4770      	bx	lr
    fd3c:	40001000 	.word	0x40001000

0000fd40 <radio_df_iq_samples_amount_get>:
}

NRF_STATIC_INLINE uint32_t nrf_radio_dfe_amount_get(NRF_RADIO_Type const * p_reg)
{
    return p_reg->DFEPACKET.AMOUNT;
    fd40:	4b01      	ldr	r3, [pc, #4]	; (fd48 <radio_df_iq_samples_amount_get+0x8>)
    fd42:	f8d3 0958 	ldr.w	r0, [r3, #2392]	; 0x958

uint32_t radio_df_iq_samples_amount_get(void)
{
	return nrf_radio_dfe_amount_get(NRF_RADIO);
}
    fd46:	4770      	bx	lr
    fd48:	40001000 	.word	0x40001000

0000fd4c <radio_df_cte_status_get>:

uint8_t radio_df_cte_status_get(void)
{
	return NRF_RADIO->CTESTATUS;
    fd4c:	4b02      	ldr	r3, [pc, #8]	; (fd58 <radio_df_cte_status_get+0xc>)
    fd4e:	f8d3 044c 	ldr.w	r0, [r3, #1100]	; 0x44c
}
    fd52:	b2c0      	uxtb	r0, r0
    fd54:	4770      	bx	lr
    fd56:	bf00      	nop
    fd58:	40001000 	.word	0x40001000

0000fd5c <radio_df_cte_ready>:

bool radio_df_cte_ready(void)
{
	return (NRF_RADIO->EVENTS_CTEPRESENT != 0);
    fd5c:	4b03      	ldr	r3, [pc, #12]	; (fd6c <radio_df_cte_ready+0x10>)
    fd5e:	f8d3 0170 	ldr.w	r0, [r3, #368]	; 0x170
}
    fd62:	3800      	subs	r0, #0
    fd64:	bf18      	it	ne
    fd66:	2001      	movne	r0, #1
    fd68:	4770      	bx	lr
    fd6a:	bf00      	nop
    fd6c:	40001000 	.word	0x40001000

0000fd70 <cntr_init>:

static uint8_t _refcount;

void cntr_init(void)
{
	NRF_RTC->PRESCALER = 0;
    fd70:	4b05      	ldr	r3, [pc, #20]	; (fd88 <cntr_init+0x18>)
    fd72:	2200      	movs	r2, #0
    fd74:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    fd78:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    fd7c:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344
    p_reg->INTENSET = mask;
    fd80:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_rtc_event_enable(NRF_RTC, RTC_EVTENSET_COMPARE0_Msk);
	nrf_rtc_int_enable(NRF_RTC, RTC_INTENSET_COMPARE0_Msk);
}
    fd84:	4770      	bx	lr
    fd86:	bf00      	nop
    fd88:	4000b000 	.word	0x4000b000

0000fd8c <cntr_start>:

uint32_t cntr_start(void)
{
	if (_refcount++) {
    fd8c:	4a05      	ldr	r2, [pc, #20]	; (fda4 <cntr_start+0x18>)
    fd8e:	7813      	ldrb	r3, [r2, #0]
    fd90:	1c59      	adds	r1, r3, #1
    fd92:	7011      	strb	r1, [r2, #0]
    fd94:	b923      	cbnz	r3, fda0 <cntr_start+0x14>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    fd96:	4b04      	ldr	r3, [pc, #16]	; (fda8 <cntr_start+0x1c>)
    fd98:	2201      	movs	r2, #1
    fd9a:	601a      	str	r2, [r3, #0]
		return 1;
	}

	nrf_rtc_task_trigger(NRF_RTC, NRF_RTC_TASK_START);

	return 0;
    fd9c:	2000      	movs	r0, #0
    fd9e:	4770      	bx	lr
		return 1;
    fda0:	2001      	movs	r0, #1
}
    fda2:	4770      	bx	lr
    fda4:	2000929f 	.word	0x2000929f
    fda8:	4000b000 	.word	0x4000b000

0000fdac <cntr_stop>:

uint32_t cntr_stop(void)
{
    fdac:	b508      	push	{r3, lr}
	LL_ASSERT(_refcount);
    fdae:	4b0e      	ldr	r3, [pc, #56]	; (fde8 <cntr_stop+0x3c>)
    fdb0:	781b      	ldrb	r3, [r3, #0]
    fdb2:	b153      	cbz	r3, fdca <cntr_stop+0x1e>

	if (--_refcount) {
    fdb4:	4a0c      	ldr	r2, [pc, #48]	; (fde8 <cntr_stop+0x3c>)
    fdb6:	7813      	ldrb	r3, [r2, #0]
    fdb8:	3b01      	subs	r3, #1
    fdba:	b2db      	uxtb	r3, r3
    fdbc:	7013      	strb	r3, [r2, #0]
    fdbe:	b98b      	cbnz	r3, fde4 <cntr_stop+0x38>
    fdc0:	4b0a      	ldr	r3, [pc, #40]	; (fdec <cntr_stop+0x40>)
    fdc2:	2201      	movs	r2, #1
    fdc4:	605a      	str	r2, [r3, #4]
		return 1;
	}

	nrf_rtc_task_trigger(NRF_RTC, NRF_RTC_TASK_STOP);

	return 0;
    fdc6:	2000      	movs	r0, #0
}
    fdc8:	bd08      	pop	{r3, pc}
	LL_ASSERT(_refcount);
    fdca:	232d      	movs	r3, #45	; 0x2d
    fdcc:	4a08      	ldr	r2, [pc, #32]	; (fdf0 <cntr_stop+0x44>)
    fdce:	4909      	ldr	r1, [pc, #36]	; (fdf4 <cntr_stop+0x48>)
    fdd0:	4809      	ldr	r0, [pc, #36]	; (fdf8 <cntr_stop+0x4c>)
    fdd2:	f009 fe7a 	bl	19aca <assert_print>
    fdd6:	4040      	eors	r0, r0
    fdd8:	f380 8811 	msr	BASEPRI, r0
    fddc:	f04f 0003 	mov.w	r0, #3
    fde0:	df02      	svc	2
    fde2:	e7e7      	b.n	fdb4 <cntr_stop+0x8>
		return 1;
    fde4:	2001      	movs	r0, #1
    fde6:	e7ef      	b.n	fdc8 <cntr_stop+0x1c>
    fde8:	2000929f 	.word	0x2000929f
    fdec:	4000b000 	.word	0x4000b000
    fdf0:	0001fda8 	.word	0x0001fda8
    fdf4:	0001fdf4 	.word	0x0001fdf4
    fdf8:	0001f01c 	.word	0x0001f01c

0000fdfc <cntr_cnt_get>:
     return p_reg->COUNTER;
    fdfc:	4b01      	ldr	r3, [pc, #4]	; (fe04 <cntr_cnt_get+0x8>)
    fdfe:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

uint32_t cntr_cnt_get(void)
{
	return nrf_rtc_counter_get(NRF_RTC);
}
    fe02:	4770      	bx	lr
    fe04:	4000b000 	.word	0x4000b000

0000fe08 <cntr_cmp_set>:
    p_reg->CC[ch] = cc_val;
    fe08:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    fe0c:	4b01      	ldr	r3, [pc, #4]	; (fe14 <cntr_cmp_set+0xc>)
    fe0e:	f843 1020 	str.w	r1, [r3, r0, lsl #2]

void cntr_cmp_set(uint8_t cmp, uint32_t value)
{
	nrf_rtc_cc_set(NRF_RTC, cmp, value);
}
    fe12:	4770      	bx	lr
    fe14:	4000b000 	.word	0x4000b000

0000fe18 <do_ecb>:
	uint8_t clear_text[16];
	uint8_t cipher_text[16];
} __packed;

static void do_ecb(struct ecb_param *ecb)
{
    fe18:	e009      	b.n	fe2e <do_ecb+0x16>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_ecb_task_trigger(NRF_ECB_Type * p_reg, nrf_ecb_task_t task)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fe1a:	4b15      	ldr	r3, [pc, #84]	; (fe70 <do_ecb+0x58>)
    fe1c:	2201      	movs	r2, #1
    fe1e:	605a      	str	r2, [r3, #4]
#else
			/*__WFE();*/
#endif
		}
		nrf_ecb_task_trigger(NRF_ECB, NRF_ECB_TASK_STOPECB);
	} while ((NRF_ECB->EVENTS_ERRORECB != 0) || (NRF_ECB->ECBDATAPTR == 0));
    fe20:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    fe24:	b91b      	cbnz	r3, fe2e <do_ecb+0x16>
    fe26:	4b12      	ldr	r3, [pc, #72]	; (fe70 <do_ecb+0x58>)
    fe28:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
    fe2c:	b9d3      	cbnz	r3, fe64 <do_ecb+0x4c>
    fe2e:	4b10      	ldr	r3, [pc, #64]	; (fe70 <do_ecb+0x58>)
    fe30:	2201      	movs	r2, #1
    fe32:	605a      	str	r2, [r3, #4]
		NRF_ECB->ECBDATAPTR = (uint32_t)ecb;
    fe34:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
		NRF_ECB->EVENTS_ENDECB = 0;
    fe38:	2100      	movs	r1, #0
    fe3a:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
		NRF_ECB->EVENTS_ERRORECB = 0;
    fe3e:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    fe42:	601a      	str	r2, [r3, #0]
		while ((NRF_ECB->EVENTS_ENDECB == 0) &&
    fe44:	4b0a      	ldr	r3, [pc, #40]	; (fe70 <do_ecb+0x58>)
    fe46:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    fe4a:	2b00      	cmp	r3, #0
    fe4c:	d1e5      	bne.n	fe1a <do_ecb+0x2>
		       (NRF_ECB->EVENTS_ERRORECB == 0) &&
    fe4e:	4b08      	ldr	r3, [pc, #32]	; (fe70 <do_ecb+0x58>)
    fe50:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		while ((NRF_ECB->EVENTS_ENDECB == 0) &&
    fe54:	2b00      	cmp	r3, #0
    fe56:	d1e0      	bne.n	fe1a <do_ecb+0x2>
		       (NRF_ECB->ECBDATAPTR != 0)) {
    fe58:	4b05      	ldr	r3, [pc, #20]	; (fe70 <do_ecb+0x58>)
    fe5a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
		       (NRF_ECB->EVENTS_ERRORECB == 0) &&
    fe5e:	2b00      	cmp	r3, #0
    fe60:	d1f0      	bne.n	fe44 <do_ecb+0x2c>
    fe62:	e7da      	b.n	fe1a <do_ecb+0x2>

	NRF_ECB->ECBDATAPTR = 0;
    fe64:	4b02      	ldr	r3, [pc, #8]	; (fe70 <do_ecb+0x58>)
    fe66:	2200      	movs	r2, #0
    fe68:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    fe6c:	4770      	bx	lr
    fe6e:	bf00      	nop
    fe70:	4000e000 	.word	0x4000e000

0000fe74 <radio_isr_set>:
		isr_cb(isr_cb_param);
	}
}

void radio_isr_set(radio_isr_cb_t cb, void *param)
{
    fe74:	b538      	push	{r3, r4, r5, lr}
    fe76:	4604      	mov	r4, r0
    fe78:	460d      	mov	r5, r1
	irq_disable(RADIO_IRQn);
    fe7a:	2001      	movs	r0, #1
    fe7c:	f7f4 fec4 	bl	4c08 <arch_irq_disable>

	isr_cb_param = param;
    fe80:	4b07      	ldr	r3, [pc, #28]	; (fea0 <radio_isr_set+0x2c>)
    fe82:	601d      	str	r5, [r3, #0]
	isr_cb = cb;
    fe84:	4b07      	ldr	r3, [pc, #28]	; (fea4 <radio_isr_set+0x30>)
    fe86:	601c      	str	r4, [r3, #0]
    p_reg->INTENSET = mask;
    fe88:	4b07      	ldr	r3, [pc, #28]	; (fea8 <radio_isr_set+0x34>)
    fe8a:	2210      	movs	r2, #16
    fe8c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fe90:	4b06      	ldr	r3, [pc, #24]	; (feac <radio_isr_set+0x38>)
    fe92:	2202      	movs	r2, #2
    fe94:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
				/* | RADIO_INTENSET_RSSIEND_Msk |
				 */
	    );

	NVIC_ClearPendingIRQ(RADIO_IRQn);
	irq_enable(RADIO_IRQn);
    fe98:	2001      	movs	r0, #1
    fe9a:	f7f4 fea7 	bl	4bec <arch_irq_enable>
}
    fe9e:	bd38      	pop	{r3, r4, r5, pc}
    fea0:	20008c30 	.word	0x20008c30
    fea4:	20008c2c 	.word	0x20008c2c
    fea8:	40001000 	.word	0x40001000
    feac:	e000e100 	.word	0xe000e100

0000feb0 <radio_reset>:

	hal_radio_ram_prio_setup();
}

void radio_reset(void)
{
    feb0:	b508      	push	{r3, lr}
	irq_disable(RADIO_IRQn);
    feb2:	2001      	movs	r0, #1
    feb4:	f7f4 fea8 	bl	4c08 <arch_irq_disable>
    p_reg->POWER = (radio_power ? RADIO_POWER_POWER_Enabled : RADIO_POWER_POWER_Disabled)
    feb8:	4b08      	ldr	r3, [pc, #32]	; (fedc <radio_reset+0x2c>)
    feba:	2200      	movs	r2, #0
    febc:	f8c3 2ffc 	str.w	r2, [r3, #4092]	; 0xffc
    fec0:	2201      	movs	r2, #1
    fec2:	f8c3 2ffc 	str.w	r2, [r3, #4092]	; 0xffc
static inline void hal_radio_sw_switch_ppi_group_setup(void)
{
	/* Include the appropriate PPI channels in the two PPI Groups. */
#if !defined(CONFIG_BT_CTLR_PHY_CODED) || \
	!defined(CONFIG_HAS_HW_NRF_RADIO_BLE_CODED)
	NRF_PPI->CHG[SW_SWITCH_TIMER_TASK_GROUP(0)] =
    fec6:	f503 33f0 	add.w	r3, r3, #122880	; 0x1e000
    feca:	f44f 5290 	mov.w	r2, #4608	; 0x1200
    fece:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
		BIT(HAL_SW_SWITCH_GROUP_TASK_DISABLE_PPI(0)) |
#if defined(CONFIG_BT_CTLR_DF_PHYEND_OFFSET_COMPENSATION_ENABLE)
		BIT(HAL_SW_SWITCH_RADIO_ENABLE_PHYEND_DELAY_COMPENSATION_PPI(0)) |
#endif /* CONFIG_BT_CTLR_DF_PHYEND_OFFSET_COMPENSATION_ENABLE */
		BIT(HAL_SW_SWITCH_RADIO_ENABLE_PPI(0));
	NRF_PPI->CHG[SW_SWITCH_TIMER_TASK_GROUP(1)] =
    fed2:	f44f 5210 	mov.w	r2, #9216	; 0x2400
    fed6:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
	hal_palna_ppi_setup();
#endif
#if defined(HAL_RADIO_FEM_IS_NRF21540)
	hal_fem_ppi_setup();
#endif
}
    feda:	bd08      	pop	{r3, pc}
    fedc:	40001000 	.word	0x40001000

0000fee0 <radio_phy_set>:

static inline uint32_t hal_radio_phy_mode_get(uint8_t phy, uint8_t flags)
{
	uint32_t mode;

	switch (phy) {
    fee0:	2802      	cmp	r0, #2
    fee2:	d00c      	beq.n	fefe <radio_phy_set+0x1e>
	case BIT(0):
	default:
		mode = RADIO_MODE_MODE_Ble_1Mbit;
    fee4:	2203      	movs	r2, #3
{
	uint32_t mode;

	mode = hal_radio_phy_mode_get(phy, flags);

	NRF_RADIO->MODE = (mode << RADIO_MODE_MODE_Pos) & RADIO_MODE_MODE_Msk;
    fee6:	f002 020f 	and.w	r2, r2, #15
    feea:	4b06      	ldr	r3, [pc, #24]	; (ff04 <radio_phy_set+0x24>)
    feec:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510

#if defined(CONFIG_BT_CTLR_RADIO_ENABLE_FAST)
	NRF_RADIO->MODECNF0 |= (RADIO_MODECNF0_RU_Fast <<
    fef0:	f8d3 2650 	ldr.w	r2, [r3, #1616]	; 0x650
    fef4:	f042 0201 	orr.w	r2, r2, #1
    fef8:	f8c3 2650 	str.w	r2, [r3, #1616]	; 0x650
				RADIO_MODECNF0_RU_Pos) &
			       RADIO_MODECNF0_RU_Msk;
#endif /* CONFIG_BT_CTLR_RADIO_ENABLE_FAST */
}
    fefc:	4770      	bx	lr
		break;

	case BIT(1):
		mode = RADIO_MODE_MODE_Ble_2Mbit;
    fefe:	2204      	movs	r2, #4
    ff00:	e7f1      	b.n	fee6 <radio_phy_set+0x6>
    ff02:	bf00      	nop
    ff04:	40001000 	.word	0x40001000

0000ff08 <radio_tx_power_set>:
	hal_radio_tx_power_high_voltage_set(power);

#else /* !CONFIG_SOC_SERIES_NRF53X */

	/* NOTE: valid value range is passed by Kconfig define. */
	NRF_RADIO->TXPOWER = (uint32_t)power;
    ff08:	4b01      	ldr	r3, [pc, #4]	; (ff10 <radio_tx_power_set+0x8>)
    ff0a:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c

#endif /* !CONFIG_SOC_SERIES_NRF53X */
}
    ff0e:	4770      	bx	lr
    ff10:	40001000 	.word	0x40001000

0000ff14 <radio_freq_chan_set>:
	return (int8_t)hal_radio_tx_power_floor(power);
}

void radio_freq_chan_set(uint32_t chan)
{
	NRF_RADIO->FREQUENCY = chan;
    ff14:	4b01      	ldr	r3, [pc, #4]	; (ff1c <radio_freq_chan_set+0x8>)
    ff16:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
}
    ff1a:	4770      	bx	lr
    ff1c:	40001000 	.word	0x40001000

0000ff20 <radio_whiten_iv_set>:

void radio_whiten_iv_set(uint32_t iv)
{
	NRF_RADIO->DATAWHITEIV = iv;
    ff20:	4b07      	ldr	r3, [pc, #28]	; (ff40 <radio_whiten_iv_set+0x20>)
    ff22:	f8c3 0554 	str.w	r0, [r3, #1364]	; 0x554

	NRF_RADIO->PCNF1 &= ~RADIO_PCNF1_WHITEEN_Msk;
    ff26:	f8d3 2518 	ldr.w	r2, [r3, #1304]	; 0x518
    ff2a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
    ff2e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
	NRF_RADIO->PCNF1 |= ((1UL) << RADIO_PCNF1_WHITEEN_Pos) &
    ff32:	f8d3 2518 	ldr.w	r2, [r3, #1304]	; 0x518
    ff36:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
    ff3a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
			    RADIO_PCNF1_WHITEEN_Msk;
}
    ff3e:	4770      	bx	lr
    ff40:	40001000 	.word	0x40001000

0000ff44 <radio_aa_set>:

void radio_aa_set(uint8_t *aa)
{
	NRF_RADIO->TXADDRESS =
    ff44:	4a0a      	ldr	r2, [pc, #40]	; (ff70 <radio_aa_set+0x2c>)
    ff46:	2300      	movs	r3, #0
    ff48:	f8c2 352c 	str.w	r3, [r2, #1324]	; 0x52c
	    (((0UL) << RADIO_TXADDRESS_TXADDRESS_Pos) &
	     RADIO_TXADDRESS_TXADDRESS_Msk);
	NRF_RADIO->RXADDRESSES =
    ff4c:	2301      	movs	r3, #1
    ff4e:	f8c2 3530 	str.w	r3, [r2, #1328]	; 0x530
	    ((RADIO_RXADDRESSES_ADDR0_Enabled) << RADIO_RXADDRESSES_ADDR0_Pos);
	NRF_RADIO->PREFIX0 = aa[3];
    ff52:	78c3      	ldrb	r3, [r0, #3]
    ff54:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
	NRF_RADIO->BASE0 = (aa[2] << 24) | (aa[1] << 16) | (aa[0] << 8);
    ff58:	7881      	ldrb	r1, [r0, #2]
    ff5a:	7843      	ldrb	r3, [r0, #1]
    ff5c:	041b      	lsls	r3, r3, #16
    ff5e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    ff62:	7801      	ldrb	r1, [r0, #0]
    ff64:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    ff68:	f8c2 351c 	str.w	r3, [r2, #1308]	; 0x51c
}
    ff6c:	4770      	bx	lr
    ff6e:	bf00      	nop
    ff70:	40001000 	.word	0x40001000

0000ff74 <radio_pkt_configure>:

void radio_pkt_configure(uint8_t bits_len, uint8_t max_len, uint8_t flags)
{
	const uint8_t pdu_type = RADIO_PKT_CONF_PDU_TYPE_GET(flags); /* Adv or Data channel */
    ff74:	f002 0301 	and.w	r3, r2, #1
	}
#elif defined(CONFIG_SOC_COMPATIBLE_NRF52X) || \
	defined(CONFIG_SOC_SERIES_NRF53X)
	extra = 0U;

	phy = RADIO_PKT_CONF_PHY_GET(flags);
    ff78:	f3c2 0c42 	ubfx	ip, r2, #1, #3
	switch (phy) {
    ff7c:	f1bc 0f02 	cmp.w	ip, #2
    ff80:	d023      	beq.n	ffca <radio_pkt_configure+0x56>
	case PHY_1M:
	default:
		extra |= (RADIO_PCNF0_PLEN_8bit << RADIO_PCNF0_PLEN_Pos) &
    ff82:	f04f 0c00 	mov.w	ip, #0
	}

	/* To use same Data Channel PDU structure with nRF5 specific overhead
	 * byte, include the S1 field in radio packet configuration.
	 */
	if (pdu_type == RADIO_PKT_CONF_PDU_TYPE_DC) {
    ff86:	b13b      	cbz	r3, ff98 <radio_pkt_configure+0x24>
		extra |= (RADIO_PCNF0_S1INCL_Include <<
    ff88:	f44c 1c80 	orr.w	ip, ip, #1048576	; 0x100000
			  RADIO_PCNF0_S1INCL_Pos) & RADIO_PCNF0_S1INCL_Msk;
#if defined(CONFIG_BT_CTLR_DF)
		if (RADIO_PKT_CONF_CTE_GET(flags) == RADIO_PKT_CONF_CTE_ENABLED) {
    ff8c:	f3c2 1300 	ubfx	r3, r2, #4, #1
    ff90:	f012 0f10 	tst.w	r2, #16
    ff94:	d000      	beq.n	ff98 <radio_pkt_configure+0x24>
			bits_s1 = 8U;
    ff96:	2308      	movs	r3, #8
	}
#endif /* CONFIG_SOC_COMPATIBLE_NRF52X */

	NRF_RADIO->PCNF0 =
		(((1UL) << RADIO_PCNF0_S0LEN_Pos) & RADIO_PCNF0_S0LEN_Msk) |
		((((uint32_t)bits_len) << RADIO_PCNF0_LFLEN_Pos) & RADIO_PCNF0_LFLEN_Msk) |
    ff98:	f000 000f 	and.w	r0, r0, #15
    ff9c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
		((((uint32_t)bits_s1) << RADIO_PCNF0_S1LEN_Pos) & RADIO_PCNF0_S1LEN_Msk) | extra;
    ffa0:	ea40 000c 	orr.w	r0, r0, ip
    ffa4:	f440 7080 	orr.w	r0, r0, #256	; 0x100
	NRF_RADIO->PCNF0 =
    ffa8:	4b09      	ldr	r3, [pc, #36]	; (ffd0 <radio_pkt_configure+0x5c>)
    ffaa:	f8c3 0514 	str.w	r0, [r3, #1300]	; 0x514

	NRF_RADIO->PCNF1 &= ~(RADIO_PCNF1_MAXLEN_Msk | RADIO_PCNF1_STATLEN_Msk |
    ffae:	f8d3 0518 	ldr.w	r0, [r3, #1304]	; 0x518
    ffb2:	4a08      	ldr	r2, [pc, #32]	; (ffd4 <radio_pkt_configure+0x60>)
    ffb4:	4002      	ands	r2, r0
    ffb6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
			      RADIO_PCNF1_BALEN_Msk | RADIO_PCNF1_ENDIAN_Msk);
	NRF_RADIO->PCNF1 |=
    ffba:	f8d3 2518 	ldr.w	r2, [r3, #1304]	; 0x518
    ffbe:	4311      	orrs	r1, r2
    ffc0:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
    ffc4:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
		((((uint32_t)max_len) << RADIO_PCNF1_MAXLEN_Pos) & RADIO_PCNF1_MAXLEN_Msk) |
		(((0UL) << RADIO_PCNF1_STATLEN_Pos) & RADIO_PCNF1_STATLEN_Msk) |
		(((3UL) << RADIO_PCNF1_BALEN_Pos) & RADIO_PCNF1_BALEN_Msk) |
		(((RADIO_PCNF1_ENDIAN_Little) << RADIO_PCNF1_ENDIAN_Pos) & RADIO_PCNF1_ENDIAN_Msk);
}
    ffc8:	4770      	bx	lr
		extra |= (RADIO_PCNF0_PLEN_16bit << RADIO_PCNF0_PLEN_Pos) &
    ffca:	f04f 7c80 	mov.w	ip, #16777216	; 0x1000000
    ffce:	e7da      	b.n	ff86 <radio_pkt_configure+0x12>
    ffd0:	40001000 	.word	0x40001000
    ffd4:	fef80000 	.word	0xfef80000

0000ffd8 <radio_pkt_rx_set>:

void radio_pkt_rx_set(void *rx_packet)
{
	NRF_RADIO->PACKETPTR = (uint32_t)rx_packet;
    ffd8:	4b01      	ldr	r3, [pc, #4]	; (ffe0 <radio_pkt_rx_set+0x8>)
    ffda:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
}
    ffde:	4770      	bx	lr
    ffe0:	40001000 	.word	0x40001000

0000ffe4 <radio_pkt_tx_set>:

void radio_pkt_tx_set(void *tx_packet)
{
	NRF_RADIO->PACKETPTR = (uint32_t)tx_packet;
    ffe4:	4b01      	ldr	r3, [pc, #4]	; (ffec <radio_pkt_tx_set+0x8>)
    ffe6:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
}
    ffea:	4770      	bx	lr
    ffec:	40001000 	.word	0x40001000

0000fff0 <radio_rx_enable>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fff0:	4b01      	ldr	r3, [pc, #4]	; (fff8 <radio_rx_enable+0x8>)
    fff2:	2201      	movs	r2, #1
    fff4:	605a      	str	r2, [r3, #4]
	hal_sw_switch_timer_clear_ppi_config();
#endif /* CONFIG_SOC_SERIES_NRF53X */
#endif /* !CONFIG_BT_CTLR_TIFS_HW */

	nrf_radio_task_trigger(NRF_RADIO, NRF_RADIO_TASK_RXEN);
}
    fff6:	4770      	bx	lr
    fff8:	40001000 	.word	0x40001000

0000fffc <radio_disable>:
    p_reg->CHENSET = mask;
}

NRF_STATIC_INLINE void nrf_ppi_channels_disable(NRF_PPI_Type * p_reg, uint32_t mask)
{
    p_reg->CHENCLR = mask;
    fffc:	4a07      	ldr	r2, [pc, #28]	; (1001c <CONFIG_BT_CTLR_SUBVERSION_NUMBER+0x1d>)
    fffe:	f44f 6310 	mov.w	r3, #2304	; 0x900
   10002:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    p_reg->TASKS_CHG[(uint32_t) group].EN = 1UL;
}

NRF_STATIC_INLINE void nrf_ppi_group_disable(NRF_PPI_Type * p_reg, nrf_ppi_channel_group_t group)
{
    p_reg->TASKS_CHG[(uint32_t) group].DIS = 1UL;
   10006:	2301      	movs	r3, #1
   10008:	6053      	str	r3, [r2, #4]
   1000a:	60d3      	str	r3, [r2, #12]
{
#if !defined(CONFIG_BT_CTLR_TIFS_HW)
	hal_radio_sw_switch_cleanup();
#endif /* !CONFIG_BT_CTLR_TIFS_HW */

	NRF_RADIO->SHORTS = 0;
   1000c:	f5a2 32f0 	sub.w	r2, r2, #122880	; 0x1e000
   10010:	2100      	movs	r1, #0
   10012:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
   10016:	6113      	str	r3, [r2, #16]
	nrf_radio_task_trigger(NRF_RADIO, NRF_RADIO_TASK_DISABLE);
}
   10018:	4770      	bx	lr
   1001a:	bf00      	nop
   1001c:	4001f000 	.word	0x4001f000

00010020 <radio_status_reset>:
	/* NOTE: Only EVENTS_* registers read (checked) by software needs reset
	 *       between Radio IRQs. In PPI use, irrespective of stored EVENT_*
	 *       register value, PPI task will be triggered. Hence, other
	 *       EVENT_* registers are not reset to save code and CPU time.
	 */
	NRF_RADIO->EVENTS_READY = 0;
   10020:	4b06      	ldr	r3, [pc, #24]	; (1003c <radio_status_reset+0x1c>)
   10022:	2200      	movs	r2, #0
   10024:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	NRF_RADIO->EVENTS_END = 0;
   10028:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#if defined(CONFIG_BT_CTLR_DF_SUPPORT) && !defined(CONFIG_ZTEST)
	/* Clear it only for SoCs supporting DF extension */
	NRF_RADIO->EVENTS_PHYEND = 0;
   1002c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	NRF_RADIO->EVENTS_CTEPRESENT = 0;
   10030:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
#endif /* CONFIG_BT_CTLR_DF_SUPPORT && !CONFIG_ZTEST */
	NRF_RADIO->EVENTS_DISABLED = 0;
   10034:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
#if defined(CONFIG_BT_CTLR_PHY_CODED)
#if defined(CONFIG_HAS_HW_NRF_RADIO_BLE_CODED)
	NRF_RADIO->EVENTS_RATEBOOST = 0;
#endif /* CONFIG_HAS_HW_NRF_RADIO_BLE_CODED */
#endif /* CONFIG_BT_CTLR_PHY_CODED */
}
   10038:	4770      	bx	lr
   1003a:	bf00      	nop
   1003c:	40001000 	.word	0x40001000

00010040 <radio_is_ready>:

uint32_t radio_is_ready(void)
{
	return (NRF_RADIO->EVENTS_READY != 0);
   10040:	4b03      	ldr	r3, [pc, #12]	; (10050 <radio_is_ready+0x10>)
   10042:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
}
   10046:	3800      	subs	r0, #0
   10048:	bf18      	it	ne
   1004a:	2001      	movne	r0, #1
   1004c:	4770      	bx	lr
   1004e:	bf00      	nop
   10050:	40001000 	.word	0x40001000

00010054 <radio_is_done>:
}

#else /* !CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER */
uint32_t radio_is_done(void)
{
	return (NRF_RADIO->NRF_RADIO_TXRX_END_EVENT != 0);
   10054:	4b03      	ldr	r3, [pc, #12]	; (10064 <radio_is_done+0x10>)
   10056:	f8d3 016c 	ldr.w	r0, [r3, #364]	; 0x16c
}
   1005a:	3800      	subs	r0, #0
   1005c:	bf18      	it	ne
   1005e:	2001      	movne	r0, #1
   10060:	4770      	bx	lr
   10062:	bf00      	nop
   10064:	40001000 	.word	0x40001000

00010068 <radio_has_disabled>:
#endif /* !CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER */

uint32_t radio_has_disabled(void)
{
	return (NRF_RADIO->EVENTS_DISABLED != 0);
   10068:	4b03      	ldr	r3, [pc, #12]	; (10078 <radio_has_disabled+0x10>)
   1006a:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
   1006e:	3800      	subs	r0, #0
   10070:	bf18      	it	ne
   10072:	2001      	movne	r0, #1
   10074:	4770      	bx	lr
   10076:	bf00      	nop
   10078:	40001000 	.word	0x40001000

0001007c <isr_radio>:
{
   1007c:	b508      	push	{r3, lr}
	if (radio_has_disabled()) {
   1007e:	f7ff fff3 	bl	10068 <radio_has_disabled>
   10082:	b120      	cbz	r0, 1008e <isr_radio+0x12>
		isr_cb(isr_cb_param);
   10084:	4b02      	ldr	r3, [pc, #8]	; (10090 <isr_radio+0x14>)
   10086:	681b      	ldr	r3, [r3, #0]
   10088:	4a02      	ldr	r2, [pc, #8]	; (10094 <isr_radio+0x18>)
   1008a:	6810      	ldr	r0, [r2, #0]
   1008c:	4798      	blx	r3
}
   1008e:	bd08      	pop	{r3, pc}
   10090:	20008c2c 	.word	0x20008c2c
   10094:	20008c30 	.word	0x20008c30

00010098 <radio_is_idle>:

uint32_t radio_is_idle(void)
{
	return (NRF_RADIO->STATE == 0);
   10098:	4b03      	ldr	r3, [pc, #12]	; (100a8 <radio_is_idle+0x10>)
   1009a:	f8d3 0550 	ldr.w	r0, [r3, #1360]	; 0x550
}
   1009e:	fab0 f080 	clz	r0, r0
   100a2:	0940      	lsrs	r0, r0, #5
   100a4:	4770      	bx	lr
   100a6:	bf00      	nop
   100a8:	40001000 	.word	0x40001000

000100ac <radio_crc_configure>:

void radio_crc_configure(uint32_t polynomial, uint32_t iv)
{
	NRF_RADIO->CRCCNF =
   100ac:	4b04      	ldr	r3, [pc, #16]	; (100c0 <radio_crc_configure+0x14>)
   100ae:	f240 1203 	movw	r2, #259	; 0x103
   100b2:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
	    (((RADIO_CRCCNF_SKIPADDR_Skip) << RADIO_CRCCNF_SKIPADDR_Pos) &
	     RADIO_CRCCNF_SKIPADDR_Msk) |
	    (((RADIO_CRCCNF_LEN_Three) << RADIO_CRCCNF_LEN_Pos) &
	       RADIO_CRCCNF_LEN_Msk);
	NRF_RADIO->CRCPOLY = polynomial;
   100b6:	f8c3 0538 	str.w	r0, [r3, #1336]	; 0x538
	NRF_RADIO->CRCINIT = iv;
   100ba:	f8c3 153c 	str.w	r1, [r3, #1340]	; 0x53c
}
   100be:	4770      	bx	lr
   100c0:	40001000 	.word	0x40001000

000100c4 <radio_crc_is_valid>:

uint32_t radio_crc_is_valid(void)
{
	return (NRF_RADIO->CRCSTATUS != 0);
   100c4:	4b03      	ldr	r3, [pc, #12]	; (100d4 <radio_crc_is_valid+0x10>)
   100c6:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
}
   100ca:	3800      	subs	r0, #0
   100cc:	bf18      	it	ne
   100ce:	2001      	movne	r0, #1
   100d0:	4770      	bx	lr
   100d2:	bf00      	nop
   100d4:	40001000 	.word	0x40001000

000100d8 <radio_pkt_scratch_get>:
}

void *radio_pkt_scratch_get(void)
{
	return _pkt_scratch;
}
   100d8:	4800      	ldr	r0, [pc, #0]	; (100dc <radio_pkt_scratch_get+0x4>)
   100da:	4770      	bx	lr
   100dc:	20008b28 	.word	0x20008b28

000100e0 <sw_switch>:
 *                         direction to next direction.
 */
void sw_switch(uint8_t dir_curr, uint8_t dir_next, uint8_t phy_curr, uint8_t flags_curr,
	       uint8_t phy_next, uint8_t flags_next,
	       enum radio_end_evt_delay_state end_evt_delay_en)
{
   100e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   100e2:	f89d 7014 	ldrb.w	r7, [sp, #20]
	uint8_t ppi = HAL_SW_SWITCH_RADIO_ENABLE_PPI(sw_tifs_toggle);
   100e6:	4b50      	ldr	r3, [pc, #320]	; (10228 <sw_switch+0x148>)
   100e8:	781b      	ldrb	r3, [r3, #0]
   100ea:	f103 0c0c 	add.w	ip, r3, #12
   100ee:	fa5f fc8c 	uxtb.w	ip, ip
		HAL_SW_SWITCH_GROUP_TASK_ENABLE_PPI_TASK(ppi_group_index));
   100f2:	00dc      	lsls	r4, r3, #3
   100f4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
   100f8:	f504 34f8 	add.w	r4, r4, #126976	; 0x1f000
    p_reg->CH[(uint32_t) channel].EEP = eep;
   100fc:	4d4b      	ldr	r5, [pc, #300]	; (1022c <sw_switch+0x14c>)
   100fe:	4e4c      	ldr	r6, [pc, #304]	; (10230 <sw_switch+0x150>)
   10100:	f8c5 6568 	str.w	r6, [r5, #1384]	; 0x568
    p_reg->CH[(uint32_t) channel].TEP = tep;
   10104:	f8c5 456c 	str.w	r4, [r5, #1388]	; 0x56c
		HAL_SW_SWITCH_RADIO_ENABLE_PPI_EVT(compare_reg));
   10108:	4c4a      	ldr	r4, [pc, #296]	; (10234 <sw_switch+0x154>)
   1010a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    p_reg->CH[(uint32_t) channel].EEP = eep;
   1010e:	f10c 0ea2 	add.w	lr, ip, #162	; 0xa2
   10112:	f845 403e 	str.w	r4, [r5, lr, lsl #3]

	/* NOTE: As constants are passed to dir_curr and dir_next, the
	 *       compiler should optimize out the redundant code path
	 *       during the optimization.
	 */
	if (dir_next == SW_SWITCH_TX) {
   10116:	2901      	cmp	r1, #1
   10118:	d028      	beq.n	1016c <sw_switch+0x8c>
#endif /* CONFIG_BT_CTLR_PHY_CODED */
	} else {
		/* RX */

		/* Calculate delay with respect to current and next PHY. */
		if (dir_curr) {
   1011a:	2800      	cmp	r0, #0
   1011c:	d062      	beq.n	101e4 <sw_switch+0x104>
    p_reg->CH[(uint32_t) channel].TEP = tep;
   1011e:	f10c 0ca2 	add.w	ip, ip, #162	; 0xa2
   10122:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   10126:	f10c 4c80 	add.w	ip, ip, #1073741824	; 0x40000000
   1012a:	f50c 3cf8 	add.w	ip, ip, #126976	; 0x1f000
   1012e:	4a42      	ldr	r2, [pc, #264]	; (10238 <sw_switch+0x158>)
   10130:	f8cc 2004 	str.w	r2, [ip, #4]
			delay = HAL_RADIO_NS2US_CEIL(
   10134:	222d      	movs	r2, #45	; 0x2d
		}
#endif /* CONFIG_HAS_HW_NRF_RADIO_BLE_CODED */
#endif /* CONFIG_BT_CTLR_PHY_CODED */
	}

	if (delay < SW_SWITCH_TIMER->CC[cc]) {
   10136:	f503 71a8 	add.w	r1, r3, #336	; 0x150
   1013a:	4840      	ldr	r0, [pc, #256]	; (1023c <sw_switch+0x15c>)
   1013c:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
   10140:	4291      	cmp	r1, r2
   10142:	d96a      	bls.n	1021a <sw_switch+0x13a>
		nrf_timer_cc_set(SW_SWITCH_TIMER, cc,
				 (SW_SWITCH_TIMER->CC[cc] - delay));
   10144:	f503 74a8 	add.w	r4, r3, #336	; 0x150
   10148:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
		nrf_timer_cc_set(SW_SWITCH_TIMER, cc,
   1014c:	1a8a      	subs	r2, r1, r2

NRF_STATIC_INLINE void nrf_timer_cc_set(NRF_TIMER_Type *       p_reg,
                                        nrf_timer_cc_channel_t cc_channel,
                                        uint32_t               cc_value)
{
    p_reg->CC[cc_channel] = cc_value;
   1014e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
    p_reg->CHENSET = mask;
   10152:	4a36      	ldr	r2, [pc, #216]	; (1022c <sw_switch+0x14c>)
   10154:	f44f 6110 	mov.w	r1, #2304	; 0x900
   10158:	f8c2 1504 	str.w	r1, [r2, #1284]	; 0x504
	 */
	hal_radio_nrf_ppi_channels_enable(BIT(HAL_RADIO_END_TIME_CAPTURE_PPI));
#endif /* !CONFIG_SOC_SERIES_NRF53X */
#endif /* CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER */

	sw_tifs_toggle += 1U;
   1015c:	3301      	adds	r3, #1
   1015e:	b2db      	uxtb	r3, r3
   10160:	4a31      	ldr	r2, [pc, #196]	; (10228 <sw_switch+0x148>)
   10162:	7013      	strb	r3, [r2, #0]
	sw_tifs_toggle &= 1U;
   10164:	f003 0301 	and.w	r3, r3, #1
   10168:	7013      	strb	r3, [r2, #0]
}
   1016a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dir_curr == SW_SWITCH_TX) {
   1016c:	2801      	cmp	r0, #1
   1016e:	d01a      	beq.n	101a6 <sw_switch+0xc6>
	}
}

static inline uint32_t hal_radio_tx_ready_delay_ns_get(uint8_t phy, uint8_t flags)
{
	switch (phy) {
   10170:	2f02      	cmp	r7, #2
   10172:	d031      	beq.n	101d8 <sw_switch+0xf8>
	default:
	case BIT(0):
		return HAL_RADIO_NRF52833_TXEN_TXIDLE_TX_1M_NS;
   10174:	f649 71c4 	movw	r1, #40900	; 0x9fc4
	}
}

static inline uint32_t hal_radio_rx_chain_delay_ns_get(uint8_t phy, uint8_t flags)
{
	switch (phy) {
   10178:	2a02      	cmp	r2, #2
   1017a:	d030      	beq.n	101de <sw_switch+0xfe>
	default:
	case BIT(0):
		return HAL_RADIO_NRF52833_RX_CHAIN_DELAY_1M_NS;
   1017c:	f242 42b8 	movw	r2, #9400	; 0x24b8
			delay = HAL_RADIO_NS2US_ROUND(
   10180:	440a      	add	r2, r1
   10182:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
   10186:	492e      	ldr	r1, [pc, #184]	; (10240 <sw_switch+0x160>)
   10188:	fba1 1202 	umull	r1, r2, r1, r2
   1018c:	0992      	lsrs	r2, r2, #6
    p_reg->CH[(uint32_t) channel].TEP = tep;
   1018e:	f10c 0ca2 	add.w	ip, ip, #162	; 0xa2
   10192:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   10196:	f10c 4c80 	add.w	ip, ip, #1073741824	; 0x40000000
   1019a:	f50c 3cf8 	add.w	ip, ip, #126976	; 0x1f000
   1019e:	4929      	ldr	r1, [pc, #164]	; (10244 <sw_switch+0x164>)
   101a0:	f8cc 1004 	str.w	r1, [ip, #4]
}
   101a4:	e7c7      	b.n	10136 <sw_switch+0x56>
	switch (phy) {
   101a6:	2f02      	cmp	r7, #2
   101a8:	d013      	beq.n	101d2 <sw_switch+0xf2>
		return HAL_RADIO_NRF52833_TXEN_TXIDLE_TX_1M_NS;
   101aa:	f649 72c4 	movw	r2, #40900	; 0x9fc4
			delay = HAL_RADIO_NS2US_ROUND(
   101ae:	f202 424c 	addw	r2, r2, #1100	; 0x44c
   101b2:	4923      	ldr	r1, [pc, #140]	; (10240 <sw_switch+0x160>)
   101b4:	fba1 1202 	umull	r1, r2, r1, r2
   101b8:	0992      	lsrs	r2, r2, #6
   101ba:	f10c 0ca2 	add.w	ip, ip, #162	; 0xa2
   101be:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   101c2:	f10c 4c80 	add.w	ip, ip, #1073741824	; 0x40000000
   101c6:	f50c 3cf8 	add.w	ip, ip, #126976	; 0x1f000
   101ca:	491e      	ldr	r1, [pc, #120]	; (10244 <sw_switch+0x164>)
   101cc:	f8cc 1004 	str.w	r1, [ip, #4]
}
   101d0:	e7b1      	b.n	10136 <sw_switch+0x56>
		return HAL_RADIO_NRF52833_TXEN_TXIDLE_TX_2M_NS;
   101d2:	f649 4240 	movw	r2, #40000	; 0x9c40
   101d6:	e7ea      	b.n	101ae <sw_switch+0xce>
   101d8:	f649 4140 	movw	r1, #40000	; 0x9c40
   101dc:	e7cc      	b.n	10178 <sw_switch+0x98>
	case BIT(1):
		return HAL_RADIO_NRF52833_RX_CHAIN_DELAY_2M_NS;
   101de:	f241 3288 	movw	r2, #5000	; 0x1388
   101e2:	e7cd      	b.n	10180 <sw_switch+0xa0>
	switch (phy) {
   101e4:	2a02      	cmp	r2, #2
   101e6:	d015      	beq.n	10214 <sw_switch+0x134>
		return HAL_RADIO_NRF52833_RX_CHAIN_DELAY_1M_NS;
   101e8:	f242 42b8 	movw	r2, #9400	; 0x24b8
			delay = HAL_RADIO_NS2US_CEIL(
   101ec:	f502 4221 	add.w	r2, r2, #41216	; 0xa100
   101f0:	3253      	adds	r2, #83	; 0x53
   101f2:	4913      	ldr	r1, [pc, #76]	; (10240 <sw_switch+0x160>)
   101f4:	fba1 1202 	umull	r1, r2, r1, r2
   101f8:	0992      	lsrs	r2, r2, #6
   101fa:	3204      	adds	r2, #4
   101fc:	f10c 0ca2 	add.w	ip, ip, #162	; 0xa2
   10200:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   10204:	f10c 4c80 	add.w	ip, ip, #1073741824	; 0x40000000
   10208:	f50c 3cf8 	add.w	ip, ip, #126976	; 0x1f000
   1020c:	490a      	ldr	r1, [pc, #40]	; (10238 <sw_switch+0x158>)
   1020e:	f8cc 1004 	str.w	r1, [ip, #4]
}
   10212:	e790      	b.n	10136 <sw_switch+0x56>
		return HAL_RADIO_NRF52833_RX_CHAIN_DELAY_2M_NS;
   10214:	f241 3288 	movw	r2, #5000	; 0x1388
   10218:	e7e8      	b.n	101ec <sw_switch+0x10c>
   1021a:	f503 72a8 	add.w	r2, r3, #336	; 0x150
   1021e:	4907      	ldr	r1, [pc, #28]	; (1023c <sw_switch+0x15c>)
   10220:	2001      	movs	r0, #1
   10222:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
}
   10226:	e794      	b.n	10152 <sw_switch+0x72>
   10228:	200092a0 	.word	0x200092a0
   1022c:	4001f000 	.word	0x4001f000
   10230:	4000116c 	.word	0x4000116c
   10234:	40009140 	.word	0x40009140
   10238:	40001004 	.word	0x40001004
   1023c:	40009000 	.word	0x40009000
   10240:	10624dd3 	.word	0x10624dd3
   10244:	40001000 	.word	0x40001000

00010248 <radio_switch_complete_and_rx>:
#endif /* CONFIG_BT_CTLR_TIFS_HW */

void radio_switch_complete_and_rx(uint8_t phy_rx)
{
   10248:	b500      	push	{lr}
   1024a:	b085      	sub	sp, #20
#if defined(CONFIG_BT_CTLR_TIFS_HW)
	NRF_RADIO->SHORTS = RADIO_SHORTS_READY_START_Msk |
			    RADIO_SHORTS_END_DISABLE_Msk |
			    RADIO_SHORTS_DISABLED_RXEN_Msk;
#else /* !CONFIG_BT_CTLR_TIFS_HW */
	NRF_RADIO->SHORTS = RADIO_SHORTS_READY_START_Msk | NRF_RADIO_SHORTS_PDU_END_DISABLE;
   1024c:	4b07      	ldr	r3, [pc, #28]	; (1026c <radio_switch_complete_and_rx+0x24>)
   1024e:	4a08      	ldr	r2, [pc, #32]	; (10270 <radio_switch_complete_and_rx+0x28>)
   10250:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* NOTE: As Tx chain delays are negligible constant values (~1 us)
	 *	 across nRF5x radios, sw_switch assumes the 1M chain delay for
	 *       calculations.
	 */
	sw_switch(SW_SWITCH_TX, SW_SWITCH_RX, SW_SWITCH_PHY_1M, SW_SWITCH_FLAGS_DONTCARE, phy_rx,
   10254:	2100      	movs	r1, #0
   10256:	9102      	str	r1, [sp, #8]
   10258:	9101      	str	r1, [sp, #4]
   1025a:	9000      	str	r0, [sp, #0]
   1025c:	460b      	mov	r3, r1
   1025e:	460a      	mov	r2, r1
   10260:	2001      	movs	r0, #1
   10262:	f7ff ff3d 	bl	100e0 <sw_switch>
		  SW_SWITCH_FLAGS_DONTCARE, END_EVT_DELAY_DISABLED);
#endif /* !CONFIG_BT_CTLR_TIFS_HW */
}
   10266:	b005      	add	sp, #20
   10268:	f85d fb04 	ldr.w	pc, [sp], #4
   1026c:	40001000 	.word	0x40001000
   10270:	00100001 	.word	0x00100001

00010274 <radio_switch_complete_and_tx>:

void radio_switch_complete_and_tx(uint8_t phy_rx, uint8_t flags_rx,
				  uint8_t phy_tx, uint8_t flags_tx)
{
   10274:	b510      	push	{r4, lr}
   10276:	b084      	sub	sp, #16
   10278:	4684      	mov	ip, r0
#if defined(CONFIG_BT_CTLR_TIFS_HW)
	NRF_RADIO->SHORTS = RADIO_SHORTS_READY_START_Msk |
			    RADIO_SHORTS_END_DISABLE_Msk |
			    RADIO_SHORTS_DISABLED_TXEN_Msk;
#else /* !CONFIG_BT_CTLR_TIFS_HW */
	NRF_RADIO->SHORTS = RADIO_SHORTS_READY_START_Msk | NRF_RADIO_SHORTS_PDU_END_DISABLE;
   1027a:	4807      	ldr	r0, [pc, #28]	; (10298 <radio_switch_complete_and_tx+0x24>)
   1027c:	4c07      	ldr	r4, [pc, #28]	; (1029c <radio_switch_complete_and_tx+0x28>)
   1027e:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200

	sw_switch(SW_SWITCH_RX, SW_SWITCH_TX, phy_rx, flags_rx, phy_tx, flags_tx,
   10282:	2000      	movs	r0, #0
   10284:	9002      	str	r0, [sp, #8]
   10286:	9301      	str	r3, [sp, #4]
   10288:	9200      	str	r2, [sp, #0]
   1028a:	460b      	mov	r3, r1
   1028c:	4662      	mov	r2, ip
   1028e:	2101      	movs	r1, #1
   10290:	f7ff ff26 	bl	100e0 <sw_switch>
		  END_EVT_DELAY_DISABLED);
#endif /* !CONFIG_BT_CTLR_TIFS_HW */
}
   10294:	b004      	add	sp, #16
   10296:	bd10      	pop	{r4, pc}
   10298:	40001000 	.word	0x40001000
   1029c:	00100001 	.word	0x00100001

000102a0 <radio_switch_complete_and_disable>:
void radio_switch_complete_and_disable(void)
{
#if defined(CONFIG_BT_CTLR_TIFS_HW)
	NRF_RADIO->SHORTS = (RADIO_SHORTS_READY_START_Msk | RADIO_SHORTS_END_DISABLE_Msk);
#else /* CONFIG_BT_CTLR_TIFS_HW */
	NRF_RADIO->SHORTS = (RADIO_SHORTS_READY_START_Msk | NRF_RADIO_SHORTS_PDU_END_DISABLE);
   102a0:	4b05      	ldr	r3, [pc, #20]	; (102b8 <radio_switch_complete_and_disable+0x18>)
   102a2:	4a06      	ldr	r2, [pc, #24]	; (102bc <radio_switch_complete_and_disable+0x1c>)
   102a4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    p_reg->CHENCLR = mask;
   102a8:	f503 33f0 	add.w	r3, r3, #122880	; 0x1e000
   102ac:	f44f 6210 	mov.w	r2, #2304	; 0x900
   102b0:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
	hal_radio_sw_switch_disable();
#endif /* !CONFIG_BT_CTLR_TIFS_HW */
}
   102b4:	4770      	bx	lr
   102b6:	bf00      	nop
   102b8:	40001000 	.word	0x40001000
   102bc:	00100001 	.word	0x00100001

000102c0 <radio_rssi_measure>:
#endif /* !CONFIG_BT_CTLR_PHY_CODED */
}

void radio_rssi_measure(void)
{
	NRF_RADIO->SHORTS |=
   102c0:	4a03      	ldr	r2, [pc, #12]	; (102d0 <radio_rssi_measure+0x10>)
   102c2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   102c6:	f443 7388 	orr.w	r3, r3, #272	; 0x110
   102ca:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
	    (RADIO_SHORTS_ADDRESS_RSSISTART_Msk |
	     RADIO_SHORTS_DISABLED_RSSISTOP_Msk);
}
   102ce:	4770      	bx	lr
   102d0:	40001000 	.word	0x40001000

000102d4 <radio_rssi_get>:

uint32_t radio_rssi_get(void)
{
	return NRF_RADIO->RSSISAMPLE;
   102d4:	4b01      	ldr	r3, [pc, #4]	; (102dc <radio_rssi_get+0x8>)
   102d6:	f8d3 0548 	ldr.w	r0, [r3, #1352]	; 0x548
}
   102da:	4770      	bx	lr
   102dc:	40001000 	.word	0x40001000

000102e0 <radio_rssi_status_reset>:

void radio_rssi_status_reset(void)
{
	NRF_RADIO->EVENTS_RSSIEND = 0;
   102e0:	4b02      	ldr	r3, [pc, #8]	; (102ec <radio_rssi_status_reset+0xc>)
   102e2:	2200      	movs	r2, #0
   102e4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
}
   102e8:	4770      	bx	lr
   102ea:	bf00      	nop
   102ec:	40001000 	.word	0x40001000

000102f0 <radio_rssi_is_ready>:

uint32_t radio_rssi_is_ready(void)
{
	return (NRF_RADIO->EVENTS_RSSIEND != 0);
   102f0:	4b03      	ldr	r3, [pc, #12]	; (10300 <radio_rssi_is_ready+0x10>)
   102f2:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
}
   102f6:	3800      	subs	r0, #0
   102f8:	bf18      	it	ne
   102fa:	2001      	movne	r0, #1
   102fc:	4770      	bx	lr
   102fe:	bf00      	nop
   10300:	40001000 	.word	0x40001000

00010304 <radio_filter_configure>:
void radio_filter_configure(uint8_t bitmask_enable, uint8_t bitmask_addr_type,
			    uint8_t *bdaddr)
{
	uint8_t index;

	for (index = 0U; index < 8; index++) {
   10304:	f04f 0c00 	mov.w	ip, #0
   10308:	f1bc 0f07 	cmp.w	ip, #7
   1030c:	d826      	bhi.n	1035c <radio_filter_configure+0x58>
{
   1030e:	b510      	push	{r4, lr}
		NRF_RADIO->DAB[index] = ((uint32_t)bdaddr[3] << 24) |
   10310:	78d4      	ldrb	r4, [r2, #3]
			((uint32_t)bdaddr[2] << 16) |
   10312:	7893      	ldrb	r3, [r2, #2]
   10314:	041b      	lsls	r3, r3, #16
		NRF_RADIO->DAB[index] = ((uint32_t)bdaddr[3] << 24) |
   10316:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
			((uint32_t)bdaddr[1] << 8) |
   1031a:	7854      	ldrb	r4, [r2, #1]
			((uint32_t)bdaddr[2] << 16) |
   1031c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
			bdaddr[0];
   10320:	7814      	ldrb	r4, [r2, #0]
			((uint32_t)bdaddr[1] << 8) |
   10322:	4323      	orrs	r3, r4
		NRF_RADIO->DAB[index] = ((uint32_t)bdaddr[3] << 24) |
   10324:	4c10      	ldr	r4, [pc, #64]	; (10368 <radio_filter_configure+0x64>)
   10326:	f50c 7ec0 	add.w	lr, ip, #384	; 0x180
   1032a:	f844 302e 	str.w	r3, [r4, lr, lsl #2]
		NRF_RADIO->DAP[index] = ((uint32_t)bdaddr[5] << 8) | bdaddr[4];
   1032e:	f892 e005 	ldrb.w	lr, [r2, #5]
   10332:	7913      	ldrb	r3, [r2, #4]
   10334:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
   10338:	f50c 7ec4 	add.w	lr, ip, #392	; 0x188
   1033c:	f844 302e 	str.w	r3, [r4, lr, lsl #2]
		bdaddr += 6;
   10340:	3206      	adds	r2, #6
	for (index = 0U; index < 8; index++) {
   10342:	f10c 0c01 	add.w	ip, ip, #1
   10346:	fa5f fc8c 	uxtb.w	ip, ip
   1034a:	f1bc 0f07 	cmp.w	ip, #7
   1034e:	d9df      	bls.n	10310 <radio_filter_configure+0xc>
	}

	NRF_RADIO->DACNF = ((uint32_t)bitmask_addr_type << 8) | bitmask_enable;
   10350:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
   10354:	4b04      	ldr	r3, [pc, #16]	; (10368 <radio_filter_configure+0x64>)
   10356:	f8c3 1640 	str.w	r1, [r3, #1600]	; 0x640
}
   1035a:	bd10      	pop	{r4, pc}
	NRF_RADIO->DACNF = ((uint32_t)bitmask_addr_type << 8) | bitmask_enable;
   1035c:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
   10360:	4b01      	ldr	r3, [pc, #4]	; (10368 <radio_filter_configure+0x64>)
   10362:	f8c3 1640 	str.w	r1, [r3, #1600]	; 0x640
   10366:	4770      	bx	lr
   10368:	40001000 	.word	0x40001000

0001036c <radio_filter_disable>:

void radio_filter_disable(void)
{
	NRF_RADIO->DACNF &= ~(0x000000FF);
   1036c:	4a03      	ldr	r2, [pc, #12]	; (1037c <radio_filter_disable+0x10>)
   1036e:	f8d2 3640 	ldr.w	r3, [r2, #1600]	; 0x640
   10372:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   10376:	f8c2 3640 	str.w	r3, [r2, #1600]	; 0x640
}
   1037a:	4770      	bx	lr
   1037c:	40001000 	.word	0x40001000

00010380 <radio_filter_status_reset>:

void radio_filter_status_reset(void)
{
	NRF_RADIO->EVENTS_DEVMATCH = 0;
   10380:	4b02      	ldr	r3, [pc, #8]	; (1038c <radio_filter_status_reset+0xc>)
   10382:	2200      	movs	r2, #0
   10384:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   10388:	4770      	bx	lr
   1038a:	bf00      	nop
   1038c:	40001000 	.word	0x40001000

00010390 <radio_filter_has_match>:

uint32_t radio_filter_has_match(void)
{
	return (NRF_RADIO->EVENTS_DEVMATCH != 0);
   10390:	4b03      	ldr	r3, [pc, #12]	; (103a0 <radio_filter_has_match+0x10>)
   10392:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
}
   10396:	3800      	subs	r0, #0
   10398:	bf18      	it	ne
   1039a:	2001      	movne	r0, #1
   1039c:	4770      	bx	lr
   1039e:	bf00      	nop
   103a0:	40001000 	.word	0x40001000

000103a4 <radio_filter_match_get>:

uint32_t radio_filter_match_get(void)
{
	return NRF_RADIO->DAI;
   103a4:	4b01      	ldr	r3, [pc, #4]	; (103ac <radio_filter_match_get+0x8>)
   103a6:	f8d3 0410 	ldr.w	r0, [r3, #1040]	; 0x410
}
   103aa:	4770      	bx	lr
   103ac:	40001000 	.word	0x40001000

000103b0 <radio_bc_configure>:
    p_reg->BCC = radio_bcc;
   103b0:	4b04      	ldr	r3, [pc, #16]	; (103c4 <radio_bc_configure+0x14>)
   103b2:	f8c3 0560 	str.w	r0, [r3, #1376]	; 0x560

void radio_bc_configure(uint32_t n)
{
	nrf_radio_bcc_set(NRF_RADIO, n);
	NRF_RADIO->SHORTS |= RADIO_SHORTS_ADDRESS_BCSTART_Msk;
   103b6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   103ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   103be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
   103c2:	4770      	bx	lr
   103c4:	40001000 	.word	0x40001000

000103c8 <radio_bc_status_reset>:

void radio_bc_status_reset(void)
{
	NRF_RADIO->EVENTS_BCMATCH = 0;
   103c8:	4b02      	ldr	r3, [pc, #8]	; (103d4 <radio_bc_status_reset+0xc>)
   103ca:	2200      	movs	r2, #0
   103cc:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
   103d0:	4770      	bx	lr
   103d2:	bf00      	nop
   103d4:	40001000 	.word	0x40001000

000103d8 <radio_bc_has_match>:

uint32_t radio_bc_has_match(void)
{
	return (NRF_RADIO->EVENTS_BCMATCH != 0);
   103d8:	4b03      	ldr	r3, [pc, #12]	; (103e8 <radio_bc_has_match+0x10>)
   103da:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
}
   103de:	3800      	subs	r0, #0
   103e0:	bf18      	it	ne
   103e2:	2001      	movne	r0, #1
   103e4:	4770      	bx	lr
   103e6:	bf00      	nop
   103e8:	40001000 	.word	0x40001000

000103ec <radio_tmr_status_reset>:
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
   103ec:	4b05      	ldr	r3, [pc, #20]	; (10404 <radio_tmr_status_reset+0x18>)
   103ee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   103f2:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
   103f6:	f503 33a0 	add.w	r3, r3, #81920	; 0x14000
   103fa:	4a03      	ldr	r2, [pc, #12]	; (10408 <radio_tmr_status_reset+0x1c>)
   103fc:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
#endif /* CONFIG_BT_CTLR_PHY_CODED */
#if defined(CONFIG_BT_CTLR_DF_PHYEND_OFFSET_COMPENSATION_ENABLE)
			BIT(HAL_SW_SWITCH_TIMER_PHYEND_DELAY_COMPENSATION_DISABLE_PPI) |
#endif /* CONFIG_BT_CTLR_DF_PHYEND_OFFSET_COMPENSATION_ENABLE */
			BIT(HAL_TRIGGER_CRYPT_PPI));
}
   10400:	4770      	bx	lr
   10402:	bf00      	nop
   10404:	4000b000 	.word	0x4000b000
   10408:	0e7000c0 	.word	0x0e7000c0

0001040c <radio_tmr_tifs_set>:
void radio_tmr_tifs_set(uint32_t tifs)
{
#if defined(CONFIG_BT_CTLR_TIFS_HW)
	NRF_RADIO->TIFS = tifs;
#else /* !CONFIG_BT_CTLR_TIFS_HW */
	nrf_timer_cc_set(SW_SWITCH_TIMER,
   1040c:	4b03      	ldr	r3, [pc, #12]	; (1041c <radio_tmr_tifs_set+0x10>)
   1040e:	781b      	ldrb	r3, [r3, #0]
    p_reg->CC[cc_channel] = cc_value;
   10410:	f503 73a8 	add.w	r3, r3, #336	; 0x150
   10414:	4a02      	ldr	r2, [pc, #8]	; (10420 <radio_tmr_tifs_set+0x14>)
   10416:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
			 SW_SWITCH_TIMER_EVTS_COMP(sw_tifs_toggle), tifs);
#endif /* !CONFIG_BT_CTLR_TIFS_HW */
}
   1041a:	4770      	bx	lr
   1041c:	200092a0 	.word	0x200092a0
   10420:	40009000 	.word	0x40009000

00010424 <radio_tmr_start>:

uint32_t radio_tmr_start(uint8_t trx, uint32_t ticks_start, uint32_t remainder)
{
   10424:	b430      	push	{r4, r5}
   10426:	4604      	mov	r4, r0
	if ((!(remainder / 1000000UL)) || (remainder & 0x80000000)) {
   10428:	f5a2 2374 	sub.w	r3, r2, #999424	; 0xf4000
   1042c:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
   10430:	4834      	ldr	r0, [pc, #208]	; (10504 <radio_tmr_start+0xe0>)
   10432:	4283      	cmp	r3, r0
   10434:	d906      	bls.n	10444 <radio_tmr_start+0x20>
		ticks_start--;
   10436:	3901      	subs	r1, #1
		remainder += 30517578UL;
   10438:	f102 72e8 	add.w	r2, r2, #30408704	; 0x1d00000
   1043c:	f502 32d4 	add.w	r2, r2, #108544	; 0x1a800
   10440:	f502 72a5 	add.w	r2, r2, #330	; 0x14a
	}
	remainder /= 1000000UL;
   10444:	4830      	ldr	r0, [pc, #192]	; (10508 <radio_tmr_start+0xe4>)
   10446:	fba0 3202 	umull	r3, r2, r0, r2
   1044a:	0c90      	lsrs	r0, r2, #18
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1044c:	4b2f      	ldr	r3, [pc, #188]	; (1050c <radio_tmr_start+0xe8>)
   1044e:	2201      	movs	r2, #1
   10450:	60da      	str	r2, [r3, #12]

	nrf_timer_task_trigger(EVENT_TIMER, NRF_TIMER_TASK_CLEAR);
	EVENT_TIMER->MODE = 0;
   10452:	2200      	movs	r2, #0
   10454:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	EVENT_TIMER->PRESCALER = 4;
   10458:	2204      	movs	r2, #4
   1045a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
	EVENT_TIMER->BITMODE = 2;	/* 24 - bit */
   1045e:	2202      	movs	r2, #2
   10460:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    p_reg->CC[cc_channel] = cc_value;
   10464:	f8c3 0540 	str.w	r0, [r3, #1344]	; 0x540
    p_reg->CC[ch] = cc_val;
   10468:	4a29      	ldr	r2, [pc, #164]	; (10510 <radio_tmr_start+0xec>)
   1046a:	f8c2 1548 	str.w	r1, [r2, #1352]	; 0x548
    p_reg->EVTENSET = mask;
   1046e:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   10472:	f8c2 1344 	str.w	r1, [r2, #836]	; 0x344
    p_reg->CH[(uint32_t) channel].EEP = eep;
   10476:	f502 32a0 	add.w	r2, r2, #81920	; 0x14000
   1047a:	4926      	ldr	r1, [pc, #152]	; (10514 <radio_tmr_start+0xf0>)
   1047c:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
    p_reg->CH[(uint32_t) channel].TEP = tep;
   10480:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
    p_reg->CHENSET = mask;
   10484:	2340      	movs	r3, #64	; 0x40
   10486:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	nrf_ppi_channels_disable(
   1048a:	b3ac      	cbz	r4, 104f8 <radio_tmr_start+0xd4>
   1048c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    p_reg->CHENCLR = mask;
   10490:	4b21      	ldr	r3, [pc, #132]	; (10518 <radio_tmr_start+0xf4>)
   10492:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
	nrf_ppi_channels_enable(
   10496:	b394      	cbz	r4, 104fe <radio_tmr_start+0xda>
   10498:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    p_reg->CHENSET = mask;
   1049c:	4b1e      	ldr	r3, [pc, #120]	; (10518 <radio_tmr_start+0xf4>)
   1049e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   104a2:	4a1e      	ldr	r2, [pc, #120]	; (1051c <radio_tmr_start+0xf8>)
   104a4:	2101      	movs	r1, #1
   104a6:	60d1      	str	r1, [r2, #12]
#if defined(CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER)
	last_pdu_end_us = 0U;

#else /* !CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER */
	nrf_timer_task_trigger(SW_SWITCH_TIMER, NRF_TIMER_TASK_CLEAR);
	SW_SWITCH_TIMER->MODE = 0;
   104a8:	2400      	movs	r4, #0
   104aa:	f8c2 4504 	str.w	r4, [r2, #1284]	; 0x504
	SW_SWITCH_TIMER->PRESCALER = 4;
   104ae:	2504      	movs	r5, #4
   104b0:	f8c2 5510 	str.w	r5, [r2, #1296]	; 0x510
	SW_SWITCH_TIMER->BITMODE = 0; /* 16 bit */
   104b4:	f8c2 4508 	str.w	r4, [r2, #1288]	; 0x508
   104b8:	6011      	str	r1, [r2, #0]
    p_reg->CH[(uint32_t) channel].EEP = eep;
   104ba:	f5a2 42fd 	sub.w	r2, r2, #32384	; 0x7e80
   104be:	3a14      	subs	r2, #20
   104c0:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    p_reg->CH[(uint32_t) channel].TEP = tep;
   104c4:	f502 42fd 	add.w	r2, r2, #32384	; 0x7e80
   104c8:	3220      	adds	r2, #32
   104ca:	f8c3 2554 	str.w	r2, [r3, #1364]	; 0x554
    p_reg->CH[(uint32_t) channel].EEP = eep;
   104ce:	f502 729a 	add.w	r2, r2, #308	; 0x134
   104d2:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
    p_reg->CH[(uint32_t) channel].TEP = tep;
   104d6:	f502 32af 	add.w	r2, r2, #89600	; 0x15e00
   104da:	32c4      	adds	r2, #196	; 0xc4
   104dc:	f8c3 255c 	str.w	r2, [r3, #1372]	; 0x55c
    p_reg->CH[(uint32_t) channel].EEP = eep;
   104e0:	f5a2 32af 	sub.w	r2, r2, #89600	; 0x15e00
   104e4:	3ac0      	subs	r2, #192	; 0xc0
   104e6:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    p_reg->CH[(uint32_t) channel].TEP = tep;
   104ea:	f502 32af 	add.w	r2, r2, #89600	; 0x15e00
   104ee:	32c8      	adds	r2, #200	; 0xc8
   104f0:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
	 */
#endif /* CONFIG_BT_CTLR_PHY_CODED && CONFIG_HAS_HW_NRF_RADIO_BLE_CODED */
#endif /* !CONFIG_BT_CTLR_TIFS_HW */

	return remainder;
}
   104f4:	bc30      	pop	{r4, r5}
   104f6:	4770      	bx	lr
	nrf_ppi_channels_disable(
   104f8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
   104fc:	e7c8      	b.n	10490 <radio_tmr_start+0x6c>
	nrf_ppi_channels_enable(
   104fe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   10502:	e7cb      	b.n	1049c <radio_tmr_start+0x78>
   10504:	7ff0bdbf 	.word	0x7ff0bdbf
   10508:	431bde83 	.word	0x431bde83
   1050c:	40008000 	.word	0x40008000
   10510:	4000b000 	.word	0x4000b000
   10514:	4000b148 	.word	0x4000b148
   10518:	4001f000 	.word	0x4001f000
   1051c:	40009000 	.word	0x40009000

00010520 <radio_tmr_start_us>:
    p_reg->CC[cc_channel] = cc_value;
   10520:	4b0b      	ldr	r3, [pc, #44]	; (10550 <radio_tmr_start_us+0x30>)
   10522:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
	nrf_ppi_channels_disable(
   10526:	4603      	mov	r3, r0
   10528:	b158      	cbz	r0, 10542 <radio_tmr_start_us+0x22>
   1052a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    p_reg->CHENCLR = mask;
   1052e:	4a09      	ldr	r2, [pc, #36]	; (10554 <radio_tmr_start_us+0x34>)
   10530:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
	nrf_ppi_channels_enable(
   10534:	b143      	cbz	r3, 10548 <radio_tmr_start_us+0x28>
   10536:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    p_reg->CHENSET = mask;
   1053a:	4b06      	ldr	r3, [pc, #24]	; (10554 <radio_tmr_start_us+0x34>)
   1053c:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	 *        radio event but when the radio event is done.
	 */
	hal_sw_switch_timer_clear_ppi_config();
#endif /* CONFIG_SOC_SERIES_NRF53X */
#endif /* !CONFIG_BT_CTLR_TIFS_HW */
}
   10540:	4770      	bx	lr
	nrf_ppi_channels_disable(
   10542:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
   10546:	e7f2      	b.n	1052e <radio_tmr_start_us+0xe>
	nrf_ppi_channels_enable(
   10548:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1054c:	e7f5      	b.n	1053a <radio_tmr_start_us+0x1a>
   1054e:	bf00      	nop
   10550:	40008000 	.word	0x40008000
   10554:	4001f000 	.word	0x4001f000

00010558 <radio_tmr_start_now>:
	nrf_ppi_channels_disable(
   10558:	4603      	mov	r3, r0
   1055a:	b1f0      	cbz	r0, 1059a <radio_tmr_start_now+0x42>
   1055c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    p_reg->CHENCLR = mask;
   10560:	4a11      	ldr	r2, [pc, #68]	; (105a8 <radio_tmr_start_now+0x50>)
   10562:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
	nrf_ppi_channels_enable(
   10566:	b1db      	cbz	r3, 105a0 <radio_tmr_start_now+0x48>
   10568:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    p_reg->CHENSET = mask;
   1056c:	4b0e      	ldr	r3, [pc, #56]	; (105a8 <radio_tmr_start_now+0x50>)
   1056e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   10572:	f5a3 33b8 	sub.w	r3, r3, #94208	; 0x17000
   10576:	2201      	movs	r2, #1
   10578:	645a      	str	r2, [r3, #68]	; 0x44
#endif /* CONFIG_SOC_SERIES_NRF53X */
#endif /* !CONFIG_BT_CTLR_TIFS_HW */

	/* Capture the current time */
	nrf_timer_task_trigger(EVENT_TIMER, NRF_TIMER_TASK_CAPTURE1);
	now = EVENT_TIMER->CC[1];
   1057a:	f8d3 2544 	ldr.w	r2, [r3, #1348]	; 0x544
	start = now;
   1057e:	4613      	mov	r3, r2

	/* Setup PPI while determining the latency in doing so */
	do {
		/* Set start to be, now plus the determined latency */
		start = (now << 1) - start;
   10580:	ebc3 0342 	rsb	r3, r3, r2, lsl #1

		/* Setup compare event with min. 1 us offset */
		nrf_timer_cc_set(EVENT_TIMER, 0, start + 1);
   10584:	1c58      	adds	r0, r3, #1
    p_reg->CC[cc_channel] = cc_value;
   10586:	4a09      	ldr	r2, [pc, #36]	; (105ac <radio_tmr_start_now+0x54>)
   10588:	f8c2 0540 	str.w	r0, [r2, #1344]	; 0x540
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1058c:	2101      	movs	r1, #1
   1058e:	6451      	str	r1, [r2, #68]	; 0x44

		/* Capture the current time */
		nrf_timer_task_trigger(EVENT_TIMER, NRF_TIMER_TASK_CAPTURE1);

		now = EVENT_TIMER->CC[1];
   10590:	f8d2 2544 	ldr.w	r2, [r2, #1348]	; 0x544
	} while (now > start);
   10594:	4293      	cmp	r3, r2
   10596:	d3f3      	bcc.n	10580 <radio_tmr_start_now+0x28>

	return start + 1;
}
   10598:	4770      	bx	lr
	nrf_ppi_channels_disable(
   1059a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
   1059e:	e7df      	b.n	10560 <radio_tmr_start_now+0x8>
	nrf_ppi_channels_enable(
   105a0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   105a4:	e7e2      	b.n	1056c <radio_tmr_start_now+0x14>
   105a6:	bf00      	nop
   105a8:	4001f000 	.word	0x4001f000
   105ac:	40008000 	.word	0x40008000

000105b0 <radio_tmr_start_get>:
    return p_reg->CC[ch];
   105b0:	4b01      	ldr	r3, [pc, #4]	; (105b8 <radio_tmr_start_get+0x8>)
   105b2:	f8d3 0548 	ldr.w	r0, [r3, #1352]	; 0x548

uint32_t radio_tmr_start_get(void)
{
	return nrf_rtc_cc_get(NRF_RTC0, 2);
}
   105b6:	4770      	bx	lr
   105b8:	4000b000 	.word	0x4000b000

000105bc <radio_tmr_stop>:
   105bc:	4a04      	ldr	r2, [pc, #16]	; (105d0 <radio_tmr_stop+0x14>)
   105be:	2301      	movs	r3, #1
   105c0:	6053      	str	r3, [r2, #4]
   105c2:	6113      	str	r3, [r2, #16]
   105c4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   105c8:	6053      	str	r3, [r2, #4]
   105ca:	6113      	str	r3, [r2, #16]

#if !defined(CONFIG_BT_CTLR_TIFS_HW)
	nrf_timer_task_trigger(SW_SWITCH_TIMER, NRF_TIMER_TASK_STOP);
	nrf_timer_task_trigger(SW_SWITCH_TIMER, NRF_TIMER_TASK_SHUTDOWN);
#endif /* !CONFIG_BT_CTLR_TIFS_HW */
}
   105cc:	4770      	bx	lr
   105ce:	bf00      	nop
   105d0:	40008000 	.word	0x40008000

000105d4 <radio_tmr_hcto_configure>:
    p_reg->CC[cc_channel] = cc_value;
   105d4:	4b04      	ldr	r3, [pc, #16]	; (105e8 <radio_tmr_hcto_configure+0x14>)
   105d6:	f8c3 0544 	str.w	r0, [r3, #1348]	; 0x544
   105da:	f503 33b8 	add.w	r3, r3, #94208	; 0x17000
   105de:	f04f 6288 	mov.w	r2, #71303168	; 0x4400000
   105e2:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	hal_radio_recv_timeout_cancel_ppi_config();
	hal_radio_disable_on_hcto_ppi_config();
	hal_radio_nrf_ppi_channels_enable(
		BIT(HAL_RADIO_RECV_TIMEOUT_CANCEL_PPI) |
		BIT(HAL_RADIO_DISABLE_ON_HCTO_PPI));
}
   105e6:	4770      	bx	lr
   105e8:	40008000 	.word	0x40008000

000105ec <radio_tmr_aa_capture>:
    p_reg->CH[(uint32_t) channel].EEP = eep;
   105ec:	4b06      	ldr	r3, [pc, #24]	; (10608 <radio_tmr_aa_capture+0x1c>)
   105ee:	4a07      	ldr	r2, [pc, #28]	; (1060c <radio_tmr_aa_capture+0x20>)
   105f0:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    p_reg->CH[(uint32_t) channel].TEP = tep;
   105f4:	f502 42de 	add.w	r2, r2, #28416	; 0x6f00
   105f8:	3240      	adds	r2, #64	; 0x40
   105fa:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
    p_reg->CHENSET = mask;
   105fe:	4a04      	ldr	r2, [pc, #16]	; (10610 <radio_tmr_aa_capture+0x24>)
   10600:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	hal_radio_ready_time_capture_ppi_config();
	hal_radio_recv_timeout_cancel_ppi_config();
	hal_radio_nrf_ppi_channels_enable(
		BIT(HAL_RADIO_READY_TIME_CAPTURE_PPI) |
		BIT(HAL_RADIO_RECV_TIMEOUT_CANCEL_PPI));
}
   10604:	4770      	bx	lr
   10606:	bf00      	nop
   10608:	4001f000 	.word	0x4001f000
   1060c:	40001100 	.word	0x40001100
   10610:	04000080 	.word	0x04000080

00010614 <radio_tmr_aa_get>:

uint32_t radio_tmr_aa_get(void)
{
	return EVENT_TIMER->CC[1];
   10614:	4b01      	ldr	r3, [pc, #4]	; (1061c <radio_tmr_aa_get+0x8>)
   10616:	f8d3 0544 	ldr.w	r0, [r3, #1348]	; 0x544
}
   1061a:	4770      	bx	lr
   1061c:	40008000 	.word	0x40008000

00010620 <radio_tmr_aa_save>:

static uint32_t radio_tmr_aa;

void radio_tmr_aa_save(uint32_t aa)
{
	radio_tmr_aa = aa;
   10620:	4b01      	ldr	r3, [pc, #4]	; (10628 <radio_tmr_aa_save+0x8>)
   10622:	6018      	str	r0, [r3, #0]
}
   10624:	4770      	bx	lr
   10626:	bf00      	nop
   10628:	20008c34 	.word	0x20008c34

0001062c <radio_tmr_aa_restore>:

uint32_t radio_tmr_aa_restore(void)
{
	/* NOTE: we dont need to restore for now, but return the saved value. */
	return radio_tmr_aa;
}
   1062c:	4b01      	ldr	r3, [pc, #4]	; (10634 <radio_tmr_aa_restore+0x8>)
   1062e:	6818      	ldr	r0, [r3, #0]
   10630:	4770      	bx	lr
   10632:	bf00      	nop
   10634:	20008c34 	.word	0x20008c34

00010638 <radio_tmr_ready_get>:

uint32_t radio_tmr_ready_get(void)
{
	return EVENT_TIMER->CC[0];
   10638:	4b01      	ldr	r3, [pc, #4]	; (10640 <radio_tmr_ready_get+0x8>)
   1063a:	f8d3 0540 	ldr.w	r0, [r3, #1344]	; 0x540
}
   1063e:	4770      	bx	lr
   10640:	40008000 	.word	0x40008000

00010644 <radio_tmr_ready_save>:

static uint32_t radio_tmr_ready;

void radio_tmr_ready_save(uint32_t ready)
{
	radio_tmr_ready = ready;
   10644:	4b01      	ldr	r3, [pc, #4]	; (1064c <radio_tmr_ready_save+0x8>)
   10646:	6018      	str	r0, [r3, #0]
}
   10648:	4770      	bx	lr
   1064a:	bf00      	nop
   1064c:	20008c38 	.word	0x20008c38

00010650 <radio_tmr_ready_restore>:

uint32_t radio_tmr_ready_restore(void)
{
	return radio_tmr_ready;
}
   10650:	4b01      	ldr	r3, [pc, #4]	; (10658 <radio_tmr_ready_restore+0x8>)
   10652:	6818      	ldr	r0, [r3, #0]
   10654:	4770      	bx	lr
   10656:	bf00      	nop
   10658:	20008c38 	.word	0x20008c38

0001065c <radio_tmr_end_capture>:
   1065c:	4b02      	ldr	r3, [pc, #8]	; (10668 <radio_tmr_end_capture+0xc>)
   1065e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   10662:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	hal_radio_end_time_capture_ppi_config();
	hal_radio_nrf_ppi_channels_enable(BIT(HAL_RADIO_END_TIME_CAPTURE_PPI));
#endif /* !CONFIG_SOC_SERIES_NRF53X ||
	* (CONFIG_SOC_SERIES_NRF53X && !CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER)
	*/
}
   10666:	4770      	bx	lr
   10668:	4001f000 	.word	0x4001f000

0001066c <radio_tmr_end_get>:
uint32_t radio_tmr_end_get(void)
{
#if defined(CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER)
	return last_pdu_end_us;
#else /* !CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER */
	return EVENT_TIMER->CC[2];
   1066c:	4b01      	ldr	r3, [pc, #4]	; (10674 <radio_tmr_end_get+0x8>)
   1066e:	f8d3 0548 	ldr.w	r0, [r3, #1352]	; 0x548
#endif /* !CONFIG_BT_CTLR_SW_SWITCH_SINGLE_TIMER */
}
   10672:	4770      	bx	lr
   10674:	40008000 	.word	0x40008000

00010678 <radio_ar_configure>:
}

static uint8_t MALIGN(4) _aar_scratch[3];

void radio_ar_configure(uint32_t nirk, void *irk, uint8_t flags)
{
   10678:	b538      	push	{r3, r4, r5, lr}
   1067a:	4604      	mov	r4, r0
	 */

	phy = flags >> 2;

	/* Check if extended PDU or non-1M and not legacy PDU */
	if (IS_ENABLED(CONFIG_BT_CTLR_ADV_EXT) &&
   1067c:	f012 0f02 	tst.w	r2, #2
   10680:	d105      	bne.n	1068e <radio_ar_configure+0x16>
   10682:	0893      	lsrs	r3, r2, #2
   10684:	f012 0f01 	tst.w	r2, #1
   10688:	d124      	bne.n	106d4 <radio_ar_configure+0x5c>
	    ((flags & BIT(1)) || (!(flags & BIT(0)) && (phy > PHY_1M)))) {
   1068a:	2b01      	cmp	r3, #1
   1068c:	d922      	bls.n	106d4 <radio_ar_configure+0x5c>
		addrptr = NRF_RADIO->PACKETPTR + 1;
   1068e:	4b14      	ldr	r3, [pc, #80]	; (106e0 <radio_ar_configure+0x68>)
   10690:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
   10694:	3201      	adds	r2, #1
		bcc = 80;
   10696:	2050      	movs	r0, #80	; 0x50
	/* For Coded PHY adjust for CI and TERM1 */
	if (IS_ENABLED(CONFIG_BT_CTLR_PHY_CODED) && (phy == PHY_CODED)) {
		bcc += 5;
	}

	NRF_AAR->ENABLE = (AAR_ENABLE_ENABLE_Enabled << AAR_ENABLE_ENABLE_Pos) &
   10698:	4b12      	ldr	r3, [pc, #72]	; (106e4 <radio_ar_configure+0x6c>)
   1069a:	2503      	movs	r5, #3
   1069c:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
			  AAR_ENABLE_ENABLE_Msk;
	NRF_AAR->NIRK = nirk;
   106a0:	f8c3 4504 	str.w	r4, [r3, #1284]	; 0x504
	NRF_AAR->IRKPTR = (uint32_t)irk;
   106a4:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	NRF_AAR->ADDRPTR = addrptr;
   106a8:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
	NRF_AAR->SCRATCHPTR = (uint32_t)&_aar_scratch[0];
   106ac:	4a0e      	ldr	r2, [pc, #56]	; (106e8 <radio_ar_configure+0x70>)
   106ae:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514

	NRF_AAR->EVENTS_END = 0;
   106b2:	2200      	movs	r2, #0
   106b4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	NRF_AAR->EVENTS_RESOLVED = 0;
   106b8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	NRF_AAR->EVENTS_NOTRESOLVED = 0;
   106bc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

	radio_bc_configure(bcc);
   106c0:	f7ff fe76 	bl	103b0 <radio_bc_configure>
	radio_bc_status_reset();
   106c4:	f7ff fe80 	bl	103c8 <radio_bc_status_reset>
   106c8:	4b08      	ldr	r3, [pc, #32]	; (106ec <radio_ar_configure+0x74>)
   106ca:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   106ce:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504

	hal_trigger_aar_ppi_config();
	hal_radio_nrf_ppi_channels_enable(BIT(HAL_TRIGGER_AAR_PPI));
}
   106d2:	bd38      	pop	{r3, r4, r5, pc}
		addrptr = NRF_RADIO->PACKETPTR - 1;
   106d4:	4b02      	ldr	r3, [pc, #8]	; (106e0 <radio_ar_configure+0x68>)
   106d6:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
   106da:	3a01      	subs	r2, #1
		bcc = 64;
   106dc:	2040      	movs	r0, #64	; 0x40
   106de:	e7db      	b.n	10698 <radio_ar_configure+0x20>
   106e0:	40001000 	.word	0x40001000
   106e4:	4000f000 	.word	0x4000f000
   106e8:	20008b24 	.word	0x20008b24
   106ec:	4001f000 	.word	0x4001f000

000106f0 <radio_ar_match_get>:

uint32_t radio_ar_match_get(void)
{
	return NRF_AAR->STATUS;
   106f0:	4b01      	ldr	r3, [pc, #4]	; (106f8 <radio_ar_match_get+0x8>)
   106f2:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
}
   106f6:	4770      	bx	lr
   106f8:	4000f000 	.word	0x4000f000

000106fc <radio_ar_status_reset>:

void radio_ar_status_reset(void)
{
   106fc:	b508      	push	{r3, lr}
	radio_bc_status_reset();
   106fe:	f7ff fe63 	bl	103c8 <radio_bc_status_reset>

	NRF_AAR->ENABLE = (AAR_ENABLE_ENABLE_Disabled << AAR_ENABLE_ENABLE_Pos) &
   10702:	4b05      	ldr	r3, [pc, #20]	; (10718 <radio_ar_status_reset+0x1c>)
   10704:	2200      	movs	r2, #0
   10706:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    p_reg->CHENCLR = mask;
   1070a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
   1070e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   10712:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
			  AAR_ENABLE_ENABLE_Msk;

	hal_radio_nrf_ppi_channels_disable(BIT(HAL_TRIGGER_AAR_PPI));
}
   10716:	bd08      	pop	{r3, pc}
   10718:	4000f000 	.word	0x4000f000

0001071c <radio_ar_has_match>:

uint32_t radio_ar_has_match(void)
{
   1071c:	b508      	push	{r3, lr}
	if (!radio_bc_has_match()) {
   1071e:	f7ff fe5b 	bl	103d8 <radio_bc_has_match>
   10722:	4603      	mov	r3, r0
   10724:	b1e8      	cbz	r0, 10762 <radio_ar_has_match+0x46>
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)aar_event);
}

NRF_STATIC_INLINE void nrf_aar_int_enable(NRF_AAR_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
   10726:	4b11      	ldr	r3, [pc, #68]	; (1076c <radio_ar_has_match+0x50>)
   10728:	2201      	movs	r2, #1
   1072a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   1072e:	e002      	b.n	10736 <radio_ar_has_match+0x1a>
	}

	nrf_aar_int_enable(NRF_AAR, AAR_INTENSET_END_Msk);

	while (NRF_AAR->EVENTS_END == 0U) {
		__WFE();
   10730:	bf20      	wfe
		__SEV();
   10732:	bf40      	sev
		__WFE();
   10734:	bf20      	wfe
	while (NRF_AAR->EVENTS_END == 0U) {
   10736:	4b0d      	ldr	r3, [pc, #52]	; (1076c <radio_ar_has_match+0x50>)
   10738:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
   1073c:	2b00      	cmp	r3, #0
   1073e:	d0f7      	beq.n	10730 <radio_ar_has_match+0x14>
    return p_reg->INTENSET & mask;
}

NRF_STATIC_INLINE void nrf_aar_int_disable(NRF_AAR_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
   10740:	4b0a      	ldr	r3, [pc, #40]	; (1076c <radio_ar_has_match+0x50>)
   10742:	2201      	movs	r2, #1
   10744:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   10748:	4a09      	ldr	r2, [pc, #36]	; (10770 <radio_ar_has_match+0x54>)
   1074a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   1074e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180

	nrf_aar_int_disable(NRF_AAR, AAR_INTENCLR_END_Msk);

	NVIC_ClearPendingIRQ(nrfx_get_irq_number(NRF_AAR));

	if (NRF_AAR->EVENTS_RESOLVED && !NRF_AAR->EVENTS_NOTRESOLVED) {
   10752:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   10756:	b123      	cbz	r3, 10762 <radio_ar_has_match+0x46>
   10758:	4b04      	ldr	r3, [pc, #16]	; (1076c <radio_ar_has_match+0x50>)
   1075a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   1075e:	b113      	cbz	r3, 10766 <radio_ar_has_match+0x4a>
		return 1U;
	}

	return 0U;
   10760:	2300      	movs	r3, #0
}
   10762:	4618      	mov	r0, r3
   10764:	bd08      	pop	{r3, pc}
		return 1U;
   10766:	2301      	movs	r3, #1
   10768:	e7fb      	b.n	10762 <radio_ar_has_match+0x46>
   1076a:	bf00      	nop
   1076c:	4000f000 	.word	0x4000f000
   10770:	e000e100 	.word	0xe000e100

00010774 <radio_ar_resolve>:

void radio_ar_resolve(const uint8_t *addr)
{
	NRF_AAR->ENABLE = (AAR_ENABLE_ENABLE_Enabled << AAR_ENABLE_ENABLE_Pos) &
   10774:	4b16      	ldr	r3, [pc, #88]	; (107d0 <radio_ar_resolve+0x5c>)
   10776:	2203      	movs	r2, #3
   10778:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
			  AAR_ENABLE_ENABLE_Msk;

	NRF_AAR->ADDRPTR = (uint32_t)addr - 3;
   1077c:	3803      	subs	r0, #3
   1077e:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510

	NRF_AAR->EVENTS_END = 0;
   10782:	2200      	movs	r2, #0
   10784:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	NRF_AAR->EVENTS_RESOLVED = 0;
   10788:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	NRF_AAR->EVENTS_NOTRESOLVED = 0;
   1078c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
   10790:	4a10      	ldr	r2, [pc, #64]	; (107d4 <radio_ar_resolve+0x60>)
   10792:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   10796:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    p_reg->INTENSET = mask;
   1079a:	2201      	movs	r2, #1
   1079c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}

NRF_STATIC_INLINE void nrf_aar_task_trigger(NRF_AAR_Type * p_reg, nrf_aar_task_t task)
{
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
   107a0:	601a      	str	r2, [r3, #0]
}
   107a2:	e002      	b.n	107aa <radio_ar_resolve+0x36>
	nrf_aar_int_enable(NRF_AAR, AAR_INTENSET_END_Msk);

	nrf_aar_task_trigger(NRF_AAR, NRF_AAR_TASK_START);

	while (NRF_AAR->EVENTS_END == 0) {
		__WFE();
   107a4:	bf20      	wfe
		__SEV();
   107a6:	bf40      	sev
		__WFE();
   107a8:	bf20      	wfe
	while (NRF_AAR->EVENTS_END == 0) {
   107aa:	4b09      	ldr	r3, [pc, #36]	; (107d0 <radio_ar_resolve+0x5c>)
   107ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
   107b0:	2b00      	cmp	r3, #0
   107b2:	d0f7      	beq.n	107a4 <radio_ar_resolve+0x30>
    p_reg->INTENCLR = mask;
   107b4:	4b06      	ldr	r3, [pc, #24]	; (107d0 <radio_ar_resolve+0x5c>)
   107b6:	2201      	movs	r2, #1
   107b8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   107bc:	4a05      	ldr	r2, [pc, #20]	; (107d4 <radio_ar_resolve+0x60>)
   107be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   107c2:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180

	nrf_aar_int_disable(NRF_AAR, AAR_INTENCLR_END_Msk);

	NVIC_ClearPendingIRQ(nrfx_get_irq_number(NRF_AAR));

	NRF_AAR->ENABLE = (AAR_ENABLE_ENABLE_Disabled << AAR_ENABLE_ENABLE_Pos) &
   107c6:	2200      	movs	r2, #0
   107c8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
			  AAR_ENABLE_ENABLE_Msk;

}
   107cc:	4770      	bx	lr
   107ce:	bf00      	nop
   107d0:	4000f000 	.word	0x4000f000
   107d4:	e000e100 	.word	0xe000e100

000107d8 <radio_df_cte_inline_set_enabled>:
 *
 * @param[in] cte_info_in_s1    Informs where to expect CTEInfo field in PDU:
 *                              in S1 for data pdu, not in S1 for adv. PDU
 */
void radio_df_cte_inline_set_enabled(bool cte_info_in_s1)
{
   107d8:	b082      	sub	sp, #8
	const nrf_radio_cteinline_conf_t inline_conf = {
   107da:	2301      	movs	r3, #1
   107dc:	f88d 3000 	strb.w	r3, [sp]
   107e0:	f88d 0001 	strb.w	r0, [sp, #1]
   107e4:	f88d 3002 	strb.w	r3, [sp, #2]
   107e8:	2200      	movs	r2, #0
   107ea:	f88d 2003 	strb.w	r2, [sp, #3]
   107ee:	2202      	movs	r2, #2
   107f0:	f88d 2004 	strb.w	r2, [sp, #4]
   107f4:	f88d 3005 	strb.w	r3, [sp, #5]
   107f8:	b358      	cbz	r0, 10852 <radio_df_cte_inline_set_enabled+0x7a>
   107fa:	2320      	movs	r3, #32
   107fc:	f88d 3006 	strb.w	r3, [sp, #6]
   10800:	f88d 3007 	strb.w	r3, [sp, #7]
    p_reg->CTEINLINECONF = (((p_config->enable ?
   10804:	f89d 3000 	ldrb.w	r3, [sp]
                                  RADIO_CTEINLINECONF_CTEINLINECTRLEN_Disabled) <<
   10808:	b32b      	cbz	r3, 10856 <radio_df_cte_inline_set_enabled+0x7e>
   1080a:	2301      	movs	r3, #1
                            ((p_config->info_in_s1 ?
   1080c:	f89d 2001 	ldrb.w	r2, [sp, #1]
                                  RADIO_CTEINLINECONF_CTEINFOINS1_NotInS1) <<
   10810:	b31a      	cbz	r2, 1085a <radio_df_cte_inline_set_enabled+0x82>
   10812:	2208      	movs	r2, #8
                                  RADIO_CTEINLINECONF_CTEINLINECTRLEN_Pos ) |
   10814:	4313      	orrs	r3, r2
                            ((p_config->err_handling ?
   10816:	f89d 2002 	ldrb.w	r2, [sp, #2]
                                  RADIO_CTEINLINECONF_CTEERRORHANDLING_No) <<
   1081a:	b302      	cbz	r2, 1085e <radio_df_cte_inline_set_enabled+0x86>
   1081c:	2210      	movs	r2, #16
                                  RADIO_CTEINLINECONF_CTEINFOINS1_Pos ) |
   1081e:	4313      	orrs	r3, r2
                            ((uint32_t)p_config->time_range <<
   10820:	f89d 2003 	ldrb.w	r2, [sp, #3]
                                  RADIO_CTEINLINECONF_CTEERRORHANDLING_Pos ) |
   10824:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
                            ((uint32_t)p_config->rx1us <<
   10828:	f89d 2004 	ldrb.w	r2, [sp, #4]
                                 RADIO_CTEINLINECONF_CTETIMEVALIDRANGE_Pos) |
   1082c:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
                            ((uint32_t)p_config->rx2us <<
   10830:	f89d 2005 	ldrb.w	r2, [sp, #5]
                                 RADIO_CTEINLINECONF_CTEINLINERXMODE1US_Pos) |
   10834:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                            ((uint32_t)p_config->s0_pattern << RADIO_CTEINLINECONF_S0CONF_Pos) |
   10838:	f89d 2006 	ldrb.w	r2, [sp, #6]
                                 RADIO_CTEINLINECONF_CTEINLINERXMODE2US_Pos) |
   1083c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                            ((uint32_t)p_config->s0_mask << RADIO_CTEINLINECONF_S0MASK_Pos));
   10840:	f89d 2007 	ldrb.w	r2, [sp, #7]
                            ((uint32_t)p_config->s0_pattern << RADIO_CTEINLINECONF_S0CONF_Pos) |
   10844:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    p_reg->CTEINLINECONF = (((p_config->enable ?
   10848:	4a06      	ldr	r2, [pc, #24]	; (10864 <radio_df_cte_inline_set_enabled+0x8c>)
   1084a:	f8c2 3904 	str.w	r3, [r2, #2308]	; 0x904
		.s0_mask = (cte_info_in_s1 ? DF_S0_MASK_CP_BIT_IN_DATA_CHANNEL_PDU :
							DF_S0_ALLOW_ALL_PER_ADV_PDU)
	};

	nrf_radio_cteinline_configure(NRF_RADIO, &inline_conf);
}
   1084e:	b002      	add	sp, #8
   10850:	4770      	bx	lr
	const nrf_radio_cteinline_conf_t inline_conf = {
   10852:	2300      	movs	r3, #0
   10854:	e7d2      	b.n	107fc <radio_df_cte_inline_set_enabled+0x24>
                                  RADIO_CTEINLINECONF_CTEINLINECTRLEN_Disabled) <<
   10856:	2300      	movs	r3, #0
   10858:	e7d8      	b.n	1080c <radio_df_cte_inline_set_enabled+0x34>
                                  RADIO_CTEINLINECONF_CTEINFOINS1_NotInS1) <<
   1085a:	2200      	movs	r2, #0
   1085c:	e7da      	b.n	10814 <radio_df_cte_inline_set_enabled+0x3c>
                                  RADIO_CTEINLINECONF_CTEERRORHANDLING_No) <<
   1085e:	2200      	movs	r2, #0
   10860:	e7dd      	b.n	1081e <radio_df_cte_inline_set_enabled+0x46>
   10862:	bf00      	nop
   10864:	40001000 	.word	0x40001000

00010868 <mayfly_enable_cb>:
#define MAYFLY_CALL_ID_LLL    TICKER_USER_ID_LLL
#define MAYFLY_CALL_ID_WORKER TICKER_USER_ID_ULL_HIGH
#define MAYFLY_CALL_ID_JOB    TICKER_USER_ID_ULL_LOW

void mayfly_enable_cb(uint8_t caller_id, uint8_t callee_id, uint8_t enable)
{
   10868:	b510      	push	{r4, lr}
   1086a:	4614      	mov	r4, r2
	(void)caller_id;

	LL_ASSERT(callee_id == MAYFLY_CALL_ID_JOB);
   1086c:	2902      	cmp	r1, #2
   1086e:	d104      	bne.n	1087a <mayfly_enable_cb+0x12>

	if (enable) {
   10870:	b184      	cbz	r4, 10894 <mayfly_enable_cb+0x2c>
		irq_enable(HAL_SWI_JOB_IRQ);
   10872:	200b      	movs	r0, #11
   10874:	f7f4 f9ba 	bl	4bec <arch_irq_enable>
	} else {
		irq_disable(HAL_SWI_JOB_IRQ);
	}
}
   10878:	bd10      	pop	{r4, pc}
	LL_ASSERT(callee_id == MAYFLY_CALL_ID_JOB);
   1087a:	231e      	movs	r3, #30
   1087c:	4a07      	ldr	r2, [pc, #28]	; (1089c <mayfly_enable_cb+0x34>)
   1087e:	4908      	ldr	r1, [pc, #32]	; (108a0 <mayfly_enable_cb+0x38>)
   10880:	4808      	ldr	r0, [pc, #32]	; (108a4 <mayfly_enable_cb+0x3c>)
   10882:	f009 f922 	bl	19aca <assert_print>
   10886:	4040      	eors	r0, r0
   10888:	f380 8811 	msr	BASEPRI, r0
   1088c:	f04f 0003 	mov.w	r0, #3
   10890:	df02      	svc	2
   10892:	e7ed      	b.n	10870 <mayfly_enable_cb+0x8>
		irq_disable(HAL_SWI_JOB_IRQ);
   10894:	200b      	movs	r0, #11
   10896:	f7f4 f9b7 	bl	4c08 <arch_irq_disable>
}
   1089a:	e7ed      	b.n	10878 <mayfly_enable_cb+0x10>
   1089c:	0001fe00 	.word	0x0001fe00
   108a0:	0001fe50 	.word	0x0001fe50
   108a4:	0001f01c 	.word	0x0001f01c

000108a8 <mayfly_is_enabled>:

uint32_t mayfly_is_enabled(uint8_t caller_id, uint8_t callee_id)
{
   108a8:	b508      	push	{r3, lr}
	(void)caller_id;

	switch (callee_id) {
   108aa:	2901      	cmp	r1, #1
   108ac:	d014      	beq.n	108d8 <mayfly_is_enabled+0x30>
   108ae:	2902      	cmp	r1, #2
   108b0:	d016      	beq.n	108e0 <mayfly_is_enabled+0x38>
   108b2:	b169      	cbz	r1, 108d0 <mayfly_is_enabled+0x28>

	case MAYFLY_CALL_ID_JOB:
		return irq_is_enabled(HAL_SWI_JOB_IRQ);

	default:
		LL_ASSERT(0);
   108b4:	2336      	movs	r3, #54	; 0x36
   108b6:	4a0c      	ldr	r2, [pc, #48]	; (108e8 <mayfly_is_enabled+0x40>)
   108b8:	490c      	ldr	r1, [pc, #48]	; (108ec <mayfly_is_enabled+0x44>)
   108ba:	480d      	ldr	r0, [pc, #52]	; (108f0 <mayfly_is_enabled+0x48>)
   108bc:	f009 f905 	bl	19aca <assert_print>
   108c0:	4040      	eors	r0, r0
   108c2:	f380 8811 	msr	BASEPRI, r0
   108c6:	f04f 0003 	mov.w	r0, #3
   108ca:	df02      	svc	2
		break;
	}

	return 0;
   108cc:	2000      	movs	r0, #0
   108ce:	e002      	b.n	108d6 <mayfly_is_enabled+0x2e>
		return irq_is_enabled(HAL_SWI_RADIO_IRQ);
   108d0:	2018      	movs	r0, #24
   108d2:	f7f4 f9ad 	bl	4c30 <arch_irq_is_enabled>
}
   108d6:	bd08      	pop	{r3, pc}
		return irq_is_enabled(HAL_SWI_WORKER_IRQ);
   108d8:	200b      	movs	r0, #11
   108da:	f7f4 f9a9 	bl	4c30 <arch_irq_is_enabled>
   108de:	e7fa      	b.n	108d6 <mayfly_is_enabled+0x2e>
		return irq_is_enabled(HAL_SWI_JOB_IRQ);
   108e0:	200b      	movs	r0, #11
   108e2:	f7f4 f9a5 	bl	4c30 <arch_irq_is_enabled>
   108e6:	e7f6      	b.n	108d6 <mayfly_is_enabled+0x2e>
   108e8:	0001fe00 	.word	0x0001fe00
   108ec:	0001f1d4 	.word	0x0001f1d4
   108f0:	0001f01c 	.word	0x0001f01c

000108f4 <mayfly_pend>:
#endif
	       0;
}

void mayfly_pend(uint8_t caller_id, uint8_t callee_id)
{
   108f4:	b508      	push	{r3, lr}
	(void)caller_id;

	switch (callee_id) {
   108f6:	2901      	cmp	r1, #1
   108f8:	d015      	beq.n	10926 <mayfly_pend+0x32>
   108fa:	2902      	cmp	r1, #2
   108fc:	d019      	beq.n	10932 <mayfly_pend+0x3e>
   108fe:	b161      	cbz	r1, 1091a <mayfly_pend+0x26>
	case MAYFLY_CALL_ID_JOB:
		hal_swi_job_pend();
		break;

	default:
		LL_ASSERT(0);
   10900:	2367      	movs	r3, #103	; 0x67
   10902:	4a0f      	ldr	r2, [pc, #60]	; (10940 <mayfly_pend+0x4c>)
   10904:	490f      	ldr	r1, [pc, #60]	; (10944 <mayfly_pend+0x50>)
   10906:	4810      	ldr	r0, [pc, #64]	; (10948 <mayfly_pend+0x54>)
   10908:	f009 f8df 	bl	19aca <assert_print>
   1090c:	4040      	eors	r0, r0
   1090e:	f380 8811 	msr	BASEPRI, r0
   10912:	f04f 0003 	mov.w	r0, #3
   10916:	df02      	svc	2
		break;
	}
}
   10918:	e004      	b.n	10924 <mayfly_pend+0x30>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1091a:	4b0c      	ldr	r3, [pc, #48]	; (1094c <mayfly_pend+0x58>)
   1091c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   10920:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   10924:	bd08      	pop	{r3, pc}
   10926:	4b09      	ldr	r3, [pc, #36]	; (1094c <mayfly_pend+0x58>)
   10928:	f44f 6200 	mov.w	r2, #2048	; 0x800
   1092c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}

static inline void hal_swi_worker_pend(void)
{
	NVIC_SetPendingIRQ(HAL_SWI_WORKER_IRQ);
}
   10930:	e7f8      	b.n	10924 <mayfly_pend+0x30>
   10932:	4b06      	ldr	r3, [pc, #24]	; (1094c <mayfly_pend+0x58>)
   10934:	f44f 6200 	mov.w	r2, #2048	; 0x800
   10938:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

static inline void hal_swi_job_pend(void)
{
	NVIC_SetPendingIRQ(HAL_SWI_JOB_IRQ);
}
   1093c:	e7f2      	b.n	10924 <mayfly_pend+0x30>
   1093e:	bf00      	nop
   10940:	0001fe00 	.word	0x0001fe00
   10944:	0001f1d4 	.word	0x0001f1d4
   10948:	0001f01c 	.word	0x0001f01c
   1094c:	e000e100 	.word	0xe000e100

00010950 <hal_ticker_instance0_caller_id_get>:
	TICKER_CALL_ID_JOB,
	TICKER_CALL_ID_PROGRAM
};

uint8_t hal_ticker_instance0_caller_id_get(uint8_t user_id)
{
   10950:	b510      	push	{r4, lr}
   10952:	4604      	mov	r4, r0
	uint8_t caller_id;

	LL_ASSERT(user_id < sizeof(caller_id_lut));
   10954:	2803      	cmp	r0, #3
   10956:	d804      	bhi.n	10962 <hal_ticker_instance0_caller_id_get+0x12>

	caller_id = caller_id_lut[user_id];
   10958:	4b0f      	ldr	r3, [pc, #60]	; (10998 <hal_ticker_instance0_caller_id_get+0x48>)
   1095a:	5d1c      	ldrb	r4, [r3, r4]
	LL_ASSERT(caller_id != TICKER_CALL_ID_NONE);
   1095c:	b174      	cbz	r4, 1097c <hal_ticker_instance0_caller_id_get+0x2c>

	return caller_id;
}
   1095e:	4620      	mov	r0, r4
   10960:	bd10      	pop	{r4, pc}
	LL_ASSERT(user_id < sizeof(caller_id_lut));
   10962:	232b      	movs	r3, #43	; 0x2b
   10964:	4a0d      	ldr	r2, [pc, #52]	; (1099c <hal_ticker_instance0_caller_id_get+0x4c>)
   10966:	490e      	ldr	r1, [pc, #56]	; (109a0 <hal_ticker_instance0_caller_id_get+0x50>)
   10968:	480e      	ldr	r0, [pc, #56]	; (109a4 <hal_ticker_instance0_caller_id_get+0x54>)
   1096a:	f009 f8ae 	bl	19aca <assert_print>
   1096e:	4040      	eors	r0, r0
   10970:	f380 8811 	msr	BASEPRI, r0
   10974:	f04f 0003 	mov.w	r0, #3
   10978:	df02      	svc	2
   1097a:	e7ed      	b.n	10958 <hal_ticker_instance0_caller_id_get+0x8>
	LL_ASSERT(caller_id != TICKER_CALL_ID_NONE);
   1097c:	232e      	movs	r3, #46	; 0x2e
   1097e:	4a07      	ldr	r2, [pc, #28]	; (1099c <hal_ticker_instance0_caller_id_get+0x4c>)
   10980:	4909      	ldr	r1, [pc, #36]	; (109a8 <hal_ticker_instance0_caller_id_get+0x58>)
   10982:	4808      	ldr	r0, [pc, #32]	; (109a4 <hal_ticker_instance0_caller_id_get+0x54>)
   10984:	f009 f8a1 	bl	19aca <assert_print>
   10988:	4040      	eors	r0, r0
   1098a:	f380 8811 	msr	BASEPRI, r0
   1098e:	f04f 0003 	mov.w	r0, #3
   10992:	df02      	svc	2
   10994:	e7e3      	b.n	1095e <hal_ticker_instance0_caller_id_get+0xe>
   10996:	bf00      	nop
   10998:	0001fee0 	.word	0x0001fee0
   1099c:	0001fe60 	.word	0x0001fe60
   109a0:	0001feb0 	.word	0x0001feb0
   109a4:	0001f01c 	.word	0x0001f01c
   109a8:	0001fed0 	.word	0x0001fed0

000109ac <hal_ticker_instance0_sched>:

void hal_ticker_instance0_sched(uint8_t caller_id, uint8_t callee_id, uint8_t chain,
				void *instance)
{
   109ac:	b508      	push	{r3, lr}
	/* return value not checked as we allow multiple calls to schedule
	 * before being actually needing the work to complete before new
	 * schedule.
	 */
	switch (caller_id) {
   109ae:	3801      	subs	r0, #1
   109b0:	2804      	cmp	r0, #4
   109b2:	f200 8082 	bhi.w	10aba <hal_ticker_instance0_sched+0x10e>
   109b6:	e8df f000 	tbb	[pc, r0]
   109ba:	1a03      	.short	0x1a03
   109bc:	4831      	.short	0x4831
   109be:	69          	.byte	0x69
   109bf:	00          	.byte	0x00
	case TICKER_CALL_ID_ISR:
		switch (callee_id) {
   109c0:	2904      	cmp	r1, #4
   109c2:	d00c      	beq.n	109de <hal_ticker_instance0_sched+0x32>
				       &m);
		}
		break;

		default:
			LL_ASSERT(0);
   109c4:	234e      	movs	r3, #78	; 0x4e
   109c6:	4a43      	ldr	r2, [pc, #268]	; (10ad4 <hal_ticker_instance0_sched+0x128>)
   109c8:	4943      	ldr	r1, [pc, #268]	; (10ad8 <hal_ticker_instance0_sched+0x12c>)
   109ca:	4844      	ldr	r0, [pc, #272]	; (10adc <hal_ticker_instance0_sched+0x130>)
   109cc:	f009 f87d 	bl	19aca <assert_print>
   109d0:	4040      	eors	r0, r0
   109d2:	f380 8811 	msr	BASEPRI, r0
   109d6:	f04f 0003 	mov.w	r0, #3
   109da:	df02      	svc	2

	default:
		LL_ASSERT(0);
		break;
	}
}
   109dc:	bd08      	pop	{r3, pc}
			m.param = instance;
   109de:	4940      	ldr	r1, [pc, #256]	; (10ae0 <hal_ticker_instance0_sched+0x134>)
   109e0:	608b      	str	r3, [r1, #8]
			mayfly_enqueue(TICKER_MAYFLY_CALL_ID_ISR,
   109e2:	460b      	mov	r3, r1
   109e4:	2102      	movs	r1, #2
   109e6:	2000      	movs	r0, #0
   109e8:	f7f6 fc32 	bl	7250 <mayfly_enqueue>
		break;
   109ec:	e7f6      	b.n	109dc <hal_ticker_instance0_sched+0x30>
		switch (callee_id) {
   109ee:	2903      	cmp	r1, #3
   109f0:	d00c      	beq.n	10a0c <hal_ticker_instance0_sched+0x60>
			LL_ASSERT(0);
   109f2:	2365      	movs	r3, #101	; 0x65
   109f4:	4a37      	ldr	r2, [pc, #220]	; (10ad4 <hal_ticker_instance0_sched+0x128>)
   109f6:	4938      	ldr	r1, [pc, #224]	; (10ad8 <hal_ticker_instance0_sched+0x12c>)
   109f8:	4838      	ldr	r0, [pc, #224]	; (10adc <hal_ticker_instance0_sched+0x130>)
   109fa:	f009 f866 	bl	19aca <assert_print>
   109fe:	4040      	eors	r0, r0
   10a00:	f380 8811 	msr	BASEPRI, r0
   10a04:	f04f 0003 	mov.w	r0, #3
   10a08:	df02      	svc	2
			break;
   10a0a:	e7e7      	b.n	109dc <hal_ticker_instance0_sched+0x30>
			m.param = instance;
   10a0c:	4935      	ldr	r1, [pc, #212]	; (10ae4 <hal_ticker_instance0_sched+0x138>)
   10a0e:	608b      	str	r3, [r1, #8]
			mayfly_enqueue(TICKER_MAYFLY_CALL_ID_TRIGGER,
   10a10:	460b      	mov	r3, r1
   10a12:	2101      	movs	r1, #1
   10a14:	4608      	mov	r0, r1
   10a16:	f7f6 fc1b 	bl	7250 <mayfly_enqueue>
		break;
   10a1a:	e7df      	b.n	109dc <hal_ticker_instance0_sched+0x30>
		switch (callee_id) {
   10a1c:	2904      	cmp	r1, #4
   10a1e:	d00c      	beq.n	10a3a <hal_ticker_instance0_sched+0x8e>
			LL_ASSERT(0);
   10a20:	237c      	movs	r3, #124	; 0x7c
   10a22:	4a2c      	ldr	r2, [pc, #176]	; (10ad4 <hal_ticker_instance0_sched+0x128>)
   10a24:	492c      	ldr	r1, [pc, #176]	; (10ad8 <hal_ticker_instance0_sched+0x12c>)
   10a26:	482d      	ldr	r0, [pc, #180]	; (10adc <hal_ticker_instance0_sched+0x130>)
   10a28:	f009 f84f 	bl	19aca <assert_print>
   10a2c:	4040      	eors	r0, r0
   10a2e:	f380 8811 	msr	BASEPRI, r0
   10a32:	f04f 0003 	mov.w	r0, #3
   10a36:	df02      	svc	2
			break;
   10a38:	e7d0      	b.n	109dc <hal_ticker_instance0_sched+0x30>
			m.param = instance;
   10a3a:	492b      	ldr	r1, [pc, #172]	; (10ae8 <hal_ticker_instance0_sched+0x13c>)
   10a3c:	608b      	str	r3, [r1, #8]
			mayfly_enqueue(TICKER_MAYFLY_CALL_ID_WORKER,
   10a3e:	460b      	mov	r3, r1
   10a40:	2102      	movs	r1, #2
   10a42:	2001      	movs	r0, #1
   10a44:	f7f6 fc04 	bl	7250 <mayfly_enqueue>
		break;
   10a48:	e7c8      	b.n	109dc <hal_ticker_instance0_sched+0x30>
		switch (callee_id) {
   10a4a:	2903      	cmp	r1, #3
   10a4c:	d00e      	beq.n	10a6c <hal_ticker_instance0_sched+0xc0>
   10a4e:	2904      	cmp	r1, #4
   10a50:	d014      	beq.n	10a7c <hal_ticker_instance0_sched+0xd0>
			LL_ASSERT(0);
   10a52:	23a2      	movs	r3, #162	; 0xa2
   10a54:	4a1f      	ldr	r2, [pc, #124]	; (10ad4 <hal_ticker_instance0_sched+0x128>)
   10a56:	4920      	ldr	r1, [pc, #128]	; (10ad8 <hal_ticker_instance0_sched+0x12c>)
   10a58:	4820      	ldr	r0, [pc, #128]	; (10adc <hal_ticker_instance0_sched+0x130>)
   10a5a:	f009 f836 	bl	19aca <assert_print>
   10a5e:	4040      	eors	r0, r0
   10a60:	f380 8811 	msr	BASEPRI, r0
   10a64:	f04f 0003 	mov.w	r0, #3
   10a68:	df02      	svc	2
			break;
   10a6a:	e7b7      	b.n	109dc <hal_ticker_instance0_sched+0x30>
			m.param = instance;
   10a6c:	491f      	ldr	r1, [pc, #124]	; (10aec <hal_ticker_instance0_sched+0x140>)
   10a6e:	608b      	str	r3, [r1, #8]
			mayfly_enqueue(TICKER_MAYFLY_CALL_ID_JOB,
   10a70:	460b      	mov	r3, r1
   10a72:	2101      	movs	r1, #1
   10a74:	2002      	movs	r0, #2
   10a76:	f7f6 fbeb 	bl	7250 <mayfly_enqueue>
		break;
   10a7a:	e7af      	b.n	109dc <hal_ticker_instance0_sched+0x30>
			m.param = instance;
   10a7c:	491c      	ldr	r1, [pc, #112]	; (10af0 <hal_ticker_instance0_sched+0x144>)
   10a7e:	608b      	str	r3, [r1, #8]
			mayfly_enqueue(TICKER_MAYFLY_CALL_ID_JOB,
   10a80:	460b      	mov	r3, r1
   10a82:	2102      	movs	r1, #2
   10a84:	4608      	mov	r0, r1
   10a86:	f7f6 fbe3 	bl	7250 <mayfly_enqueue>
		break;
   10a8a:	e7a7      	b.n	109dc <hal_ticker_instance0_sched+0x30>
		switch (callee_id) {
   10a8c:	2904      	cmp	r1, #4
   10a8e:	d00c      	beq.n	10aaa <hal_ticker_instance0_sched+0xfe>
			LL_ASSERT(0);
   10a90:	23ba      	movs	r3, #186	; 0xba
   10a92:	4a10      	ldr	r2, [pc, #64]	; (10ad4 <hal_ticker_instance0_sched+0x128>)
   10a94:	4910      	ldr	r1, [pc, #64]	; (10ad8 <hal_ticker_instance0_sched+0x12c>)
   10a96:	4811      	ldr	r0, [pc, #68]	; (10adc <hal_ticker_instance0_sched+0x130>)
   10a98:	f009 f817 	bl	19aca <assert_print>
   10a9c:	4040      	eors	r0, r0
   10a9e:	f380 8811 	msr	BASEPRI, r0
   10aa2:	f04f 0003 	mov.w	r0, #3
   10aa6:	df02      	svc	2
			break;
   10aa8:	e798      	b.n	109dc <hal_ticker_instance0_sched+0x30>
			m.param = instance;
   10aaa:	4912      	ldr	r1, [pc, #72]	; (10af4 <hal_ticker_instance0_sched+0x148>)
   10aac:	608b      	str	r3, [r1, #8]
			mayfly_enqueue(TICKER_MAYFLY_CALL_ID_PROGRAM,
   10aae:	460b      	mov	r3, r1
   10ab0:	2102      	movs	r1, #2
   10ab2:	2003      	movs	r0, #3
   10ab4:	f7f6 fbcc 	bl	7250 <mayfly_enqueue>
		break;
   10ab8:	e790      	b.n	109dc <hal_ticker_instance0_sched+0x30>
		LL_ASSERT(0);
   10aba:	23c0      	movs	r3, #192	; 0xc0
   10abc:	4a05      	ldr	r2, [pc, #20]	; (10ad4 <hal_ticker_instance0_sched+0x128>)
   10abe:	4906      	ldr	r1, [pc, #24]	; (10ad8 <hal_ticker_instance0_sched+0x12c>)
   10ac0:	4806      	ldr	r0, [pc, #24]	; (10adc <hal_ticker_instance0_sched+0x130>)
   10ac2:	f009 f802 	bl	19aca <assert_print>
   10ac6:	4040      	eors	r0, r0
   10ac8:	f380 8811 	msr	BASEPRI, r0
   10acc:	f04f 0003 	mov.w	r0, #3
   10ad0:	df02      	svc	2
}
   10ad2:	e783      	b.n	109dc <hal_ticker_instance0_sched+0x30>
   10ad4:	0001fe60 	.word	0x0001fe60
   10ad8:	0001f1d4 	.word	0x0001f1d4
   10adc:	0001f01c 	.word	0x0001f01c
   10ae0:	20000850 	.word	0x20000850
   10ae4:	20000840 	.word	0x20000840
   10ae8:	20000890 	.word	0x20000890
   10aec:	20000880 	.word	0x20000880
   10af0:	20000870 	.word	0x20000870
   10af4:	20000860 	.word	0x20000860

00010af8 <pool_id>:
	return &_net_buf_pool_list[id];
}

static int pool_id(struct net_buf_pool *pool)
{
	return pool - _net_buf_pool_list;
   10af8:	4b03      	ldr	r3, [pc, #12]	; (10b08 <pool_id+0x10>)
   10afa:	1ac0      	subs	r0, r0, r3
   10afc:	1080      	asrs	r0, r0, #2
}
   10afe:	4b03      	ldr	r3, [pc, #12]	; (10b0c <pool_id+0x14>)
   10b00:	fb03 f000 	mul.w	r0, r3, r0
   10b04:	4770      	bx	lr
   10b06:	bf00      	nop
   10b08:	20000f88 	.word	0x20000f88
   10b0c:	ba2e8ba3 	.word	0xba2e8ba3

00010b10 <net_buf_pool_get>:
}
   10b10:	222c      	movs	r2, #44	; 0x2c
   10b12:	4b02      	ldr	r3, [pc, #8]	; (10b1c <net_buf_pool_get+0xc>)
   10b14:	fb02 3000 	mla	r0, r2, r0, r3
   10b18:	4770      	bx	lr
   10b1a:	bf00      	nop
   10b1c:	20000f88 	.word	0x20000f88

00010b20 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
   10b20:	4800      	ldr	r0, [pc, #0]	; (10b24 <get_hf_flags+0x4>)
   10b22:	4770      	bx	lr
   10b24:	20008cbc 	.word	0x20008cbc

00010b28 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
   10b28:	4b03      	ldr	r3, [pc, #12]	; (10b38 <get_subsys+0x10>)
   10b2a:	1ac0      	subs	r0, r0, r3
   10b2c:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
   10b2e:	4b03      	ldr	r3, [pc, #12]	; (10b3c <get_subsys+0x14>)
   10b30:	fb03 f000 	mul.w	r0, r3, r0
   10b34:	4770      	bx	lr
   10b36:	bf00      	nop
   10b38:	20008c7c 	.word	0x20008c7c
   10b3c:	b6db6db7 	.word	0xb6db6db7

00010b40 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
   10b40:	b538      	push	{r3, r4, r5, lr}
   10b42:	4605      	mov	r5, r0
   10b44:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   10b46:	f7ff ffef 	bl	10b28 <get_subsys>
   10b4a:	4601      	mov	r1, r0
   10b4c:	2240      	movs	r2, #64	; 0x40
   10b4e:	4803      	ldr	r0, [pc, #12]	; (10b5c <onoff_stop+0x1c>)
   10b50:	f00c fb6a 	bl	1d228 <stop>
   10b54:	4601      	mov	r1, r0
	notify(mgr, res);
   10b56:	4628      	mov	r0, r5
   10b58:	47a0      	blx	r4
}
   10b5a:	bd38      	pop	{r3, r4, r5, pc}
   10b5c:	0001e754 	.word	0x0001e754

00010b60 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
   10b60:	b530      	push	{r4, r5, lr}
   10b62:	b083      	sub	sp, #12
   10b64:	4605      	mov	r5, r0
   10b66:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   10b68:	f7ff ffde 	bl	10b28 <get_subsys>
   10b6c:	4601      	mov	r1, r0
   10b6e:	2340      	movs	r3, #64	; 0x40
   10b70:	9300      	str	r3, [sp, #0]
   10b72:	4623      	mov	r3, r4
   10b74:	4a05      	ldr	r2, [pc, #20]	; (10b8c <onoff_start+0x2c>)
   10b76:	4806      	ldr	r0, [pc, #24]	; (10b90 <onoff_start+0x30>)
   10b78:	f00c fb70 	bl	1d25c <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
   10b7c:	1e01      	subs	r1, r0, #0
   10b7e:	db01      	blt.n	10b84 <onoff_start+0x24>
		notify(mgr, err);
	}
}
   10b80:	b003      	add	sp, #12
   10b82:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
   10b84:	4628      	mov	r0, r5
   10b86:	47a0      	blx	r4
}
   10b88:	e7fa      	b.n	10b80 <onoff_start+0x20>
   10b8a:	bf00      	nop
   10b8c:	0001d2a5 	.word	0x0001d2a5
   10b90:	0001e754 	.word	0x0001e754

00010b94 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
   10b94:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
   10b96:	b110      	cbz	r0, 10b9e <clock_event_handler+0xa>
   10b98:	2801      	cmp	r0, #1
   10b9a:	d00d      	beq.n	10bb8 <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
   10b9c:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
   10b9e:	2100      	movs	r1, #0
   10ba0:	4808      	ldr	r0, [pc, #32]	; (10bc4 <clock_event_handler+0x30>)
   10ba2:	f00c facc 	bl	1d13e <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
   10ba6:	6883      	ldr	r3, [r0, #8]
   10ba8:	f013 0f07 	tst.w	r3, #7
   10bac:	d1f6      	bne.n	10b9c <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
   10bae:	2100      	movs	r1, #0
   10bb0:	4804      	ldr	r0, [pc, #16]	; (10bc4 <clock_event_handler+0x30>)
   10bb2:	f00c fb27 	bl	1d204 <clkstarted_handle>
   10bb6:	e7f1      	b.n	10b9c <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   10bb8:	2101      	movs	r1, #1
   10bba:	4802      	ldr	r0, [pc, #8]	; (10bc4 <clock_event_handler+0x30>)
   10bbc:	f00c fb22 	bl	1d204 <clkstarted_handle>
}
   10bc0:	e7ec      	b.n	10b9c <clock_event_handler+0x8>
   10bc2:	bf00      	nop
   10bc4:	0001e754 	.word	0x0001e754

00010bc8 <generic_hfclk_start>:
{
   10bc8:	b510      	push	{r4, lr}
	__asm__ volatile(
   10bca:	f04f 0320 	mov.w	r3, #32
   10bce:	f3ef 8411 	mrs	r4, BASEPRI
   10bd2:	f383 8812 	msr	BASEPRI_MAX, r3
   10bd6:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
   10bda:	4a13      	ldr	r2, [pc, #76]	; (10c28 <generic_hfclk_start+0x60>)
   10bdc:	6813      	ldr	r3, [r2, #0]
   10bde:	f043 0302 	orr.w	r3, r3, #2
   10be2:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
   10be4:	f013 0f01 	tst.w	r3, #1
   10be8:	d108      	bne.n	10bfc <generic_hfclk_start+0x34>
	bool already_started = false;
   10bea:	2300      	movs	r3, #0
	__asm__ volatile(
   10bec:	f384 8811 	msr	BASEPRI, r4
   10bf0:	f3bf 8f6f 	isb	sy
	if (already_started) {
   10bf4:	b99b      	cbnz	r3, 10c1e <generic_hfclk_start+0x56>
	hfclk_start();
   10bf6:	f00c fb5d 	bl	1d2b4 <hfclk_start>
}
   10bfa:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   10bfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10c00:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   10c04:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
   10c08:	f012 0f01 	tst.w	r2, #1
   10c0c:	d101      	bne.n	10c12 <generic_hfclk_start+0x4a>
	bool already_started = false;
   10c0e:	2300      	movs	r3, #0
   10c10:	e7ec      	b.n	10bec <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
   10c12:	f7ff ff85 	bl	10b20 <get_hf_flags>
   10c16:	f00c fae2 	bl	1d1de <set_on_state>
			already_started = true;
   10c1a:	2301      	movs	r3, #1
   10c1c:	e7e6      	b.n	10bec <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
   10c1e:	2100      	movs	r1, #0
   10c20:	4802      	ldr	r0, [pc, #8]	; (10c2c <generic_hfclk_start+0x64>)
   10c22:	f00c faef 	bl	1d204 <clkstarted_handle>
		return;
   10c26:	e7e8      	b.n	10bfa <generic_hfclk_start+0x32>
   10c28:	20008ccc 	.word	0x20008ccc
   10c2c:	0001e754 	.word	0x0001e754

00010c30 <generic_hfclk_stop>:
{
   10c30:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   10c32:	4b0a      	ldr	r3, [pc, #40]	; (10c5c <generic_hfclk_stop+0x2c>)
   10c34:	f3bf 8f5b 	dmb	ish
   10c38:	e853 2f00 	ldrex	r2, [r3]
   10c3c:	f022 0102 	bic.w	r1, r2, #2
   10c40:	e843 1000 	strex	r0, r1, [r3]
   10c44:	2800      	cmp	r0, #0
   10c46:	d1f7      	bne.n	10c38 <generic_hfclk_stop+0x8>
   10c48:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
   10c4c:	f012 0f01 	tst.w	r2, #1
   10c50:	d000      	beq.n	10c54 <generic_hfclk_stop+0x24>
}
   10c52:	bd08      	pop	{r3, pc}
	hfclk_stop();
   10c54:	f00c fb38 	bl	1d2c8 <hfclk_stop>
   10c58:	e7fb      	b.n	10c52 <generic_hfclk_stop+0x22>
   10c5a:	bf00      	nop
   10c5c:	20008ccc 	.word	0x20008ccc

00010c60 <api_blocking_start>:
{
   10c60:	b500      	push	{lr}
   10c62:	b087      	sub	sp, #28
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   10c64:	f8cd d000 	str.w	sp, [sp]
   10c68:	f8cd d004 	str.w	sp, [sp, #4]
   10c6c:	2300      	movs	r3, #0
   10c6e:	9302      	str	r3, [sp, #8]
   10c70:	2301      	movs	r3, #1
   10c72:	9303      	str	r3, [sp, #12]
   10c74:	ab04      	add	r3, sp, #16
   10c76:	9304      	str	r3, [sp, #16]
   10c78:	9305      	str	r3, [sp, #20]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   10c7a:	466b      	mov	r3, sp
   10c7c:	4a06      	ldr	r2, [pc, #24]	; (10c98 <api_blocking_start+0x38>)
   10c7e:	f00c fb09 	bl	1d294 <api_start>
	if (err < 0) {
   10c82:	2800      	cmp	r0, #0
   10c84:	db05      	blt.n	10c92 <api_blocking_start+0x32>
	return z_impl_k_sem_take(sem, timeout);
   10c86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   10c8a:	2300      	movs	r3, #0
   10c8c:	4668      	mov	r0, sp
   10c8e:	f002 fae3 	bl	13258 <z_impl_k_sem_take>
}
   10c92:	b007      	add	sp, #28
   10c94:	f85d fb04 	ldr.w	pc, [sp], #4
   10c98:	0001d2dd 	.word	0x0001d2dd

00010c9c <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
   10c9c:	b570      	push	{r4, r5, r6, lr}
   10c9e:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   10ca0:	2200      	movs	r2, #0
   10ca2:	2101      	movs	r1, #1
   10ca4:	4610      	mov	r0, r2
   10ca6:	f7f3 ffd1 	bl	4c4c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
   10caa:	4811      	ldr	r0, [pc, #68]	; (10cf0 <clk_init+0x54>)
   10cac:	f001 f9ba 	bl	12024 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
   10cb0:	4b10      	ldr	r3, [pc, #64]	; (10cf4 <clk_init+0x58>)
   10cb2:	4298      	cmp	r0, r3
   10cb4:	d119      	bne.n	10cea <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
   10cb6:	f00c ff09 	bl	1dacc <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
   10cba:	2400      	movs	r4, #0
   10cbc:	2c01      	cmp	r4, #1
   10cbe:	d812      	bhi.n	10ce6 <clk_init+0x4a>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
   10cc0:	4621      	mov	r1, r4
   10cc2:	4630      	mov	r0, r6
   10cc4:	f00c fa3b 	bl	1d13e <get_sub_data>
   10cc8:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
   10cca:	4621      	mov	r1, r4
   10ccc:	4630      	mov	r0, r6
   10cce:	f00c fa41 	bl	1d154 <get_onoff_manager>
   10cd2:	4909      	ldr	r1, [pc, #36]	; (10cf8 <clk_init+0x5c>)
   10cd4:	f008 fc5a 	bl	1958c <onoff_manager_init>
					 &transitions);
		if (err < 0) {
   10cd8:	2800      	cmp	r0, #0
   10cda:	db05      	blt.n	10ce8 <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   10cdc:	2301      	movs	r3, #1
   10cde:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
   10ce0:	441c      	add	r4, r3
   10ce2:	b2e4      	uxtb	r4, r4
   10ce4:	e7ea      	b.n	10cbc <clk_init+0x20>
	}

	return 0;
   10ce6:	2000      	movs	r0, #0
}
   10ce8:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
   10cea:	f06f 0004 	mvn.w	r0, #4
   10cee:	e7fb      	b.n	10ce8 <clk_init+0x4c>
   10cf0:	00010b95 	.word	0x00010b95
   10cf4:	0bad0000 	.word	0x0bad0000
   10cf8:	0001ff20 	.word	0x0001ff20

00010cfc <lfclk_spinwait>:
{
   10cfc:	b570      	push	{r4, r5, r6, lr}
   10cfe:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
   10d00:	2801      	cmp	r0, #1
   10d02:	d107      	bne.n	10d14 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   10d04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10d08:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
   10d0c:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
   10d10:	2b01      	cmp	r3, #1
   10d12:	d05a      	beq.n	10dca <lfclk_spinwait+0xce>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   10d14:	f00d f812 	bl	1dd3c <k_is_in_isr>
   10d18:	b928      	cbnz	r0, 10d26 <lfclk_spinwait+0x2a>
	return !z_sys_post_kernel;
   10d1a:	4b2f      	ldr	r3, [pc, #188]	; (10dd8 <lfclk_spinwait+0xdc>)
   10d1c:	781b      	ldrb	r3, [r3, #0]
   10d1e:	2b00      	cmp	r3, #0
   10d20:	d043      	beq.n	10daa <lfclk_spinwait+0xae>
   10d22:	2300      	movs	r3, #0
   10d24:	e000      	b.n	10d28 <lfclk_spinwait+0x2c>
   10d26:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
   10d28:	461c      	mov	r4, r3
   10d2a:	2b00      	cmp	r3, #0
   10d2c:	d03f      	beq.n	10dae <lfclk_spinwait+0xb2>
	__asm__ volatile(
   10d2e:	f04f 0320 	mov.w	r3, #32
   10d32:	f3ef 8611 	mrs	r6, BASEPRI
   10d36:	f383 8812 	msr	BASEPRI_MAX, r3
   10d3a:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
   10d3e:	b924      	cbnz	r4, 10d4a <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
   10d40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10d44:	2202      	movs	r2, #2
   10d46:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   10d4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   10d4e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
   10d52:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   10d56:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
   10d5a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
   10d5e:	d12d      	bne.n	10dbc <lfclk_spinwait+0xc0>
    return false;
   10d60:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
   10d62:	b11a      	cbz	r2, 10d6c <lfclk_spinwait+0x70>
   10d64:	2b01      	cmp	r3, #1
   10d66:	d02b      	beq.n	10dc0 <lfclk_spinwait+0xc4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
   10d68:	2d01      	cmp	r5, #1
   10d6a:	d029      	beq.n	10dc0 <lfclk_spinwait+0xc4>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
   10d6c:	b30c      	cbz	r4, 10db2 <lfclk_spinwait+0xb6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
   10d6e:	4630      	mov	r0, r6
   10d70:	f7f3 ff32 	bl	4bd8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
   10d74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10d78:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
   10d7c:	2b00      	cmp	r3, #0
   10d7e:	d1e4      	bne.n	10d4a <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   10d80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10d84:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
   10d88:	2b00      	cmp	r3, #0
   10d8a:	d0de      	beq.n	10d4a <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   10d8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10d90:	2200      	movs	r2, #0
   10d92:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
   10d96:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
   10d9a:	2201      	movs	r2, #1
   10d9c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   10da0:	490e      	ldr	r1, [pc, #56]	; (10ddc <lfclk_spinwait+0xe0>)
   10da2:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   10da6:	609a      	str	r2, [r3, #8]
}
   10da8:	e7cf      	b.n	10d4a <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   10daa:	2301      	movs	r3, #1
   10dac:	e7bc      	b.n	10d28 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
   10dae:	2600      	movs	r6, #0
   10db0:	e7c5      	b.n	10d3e <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
   10db2:	2021      	movs	r0, #33	; 0x21
   10db4:	2100      	movs	r1, #0
   10db6:	f002 ffaf 	bl	13d18 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   10dba:	e7db      	b.n	10d74 <lfclk_spinwait+0x78>
                return true;
   10dbc:	2201      	movs	r2, #1
   10dbe:	e7d0      	b.n	10d62 <lfclk_spinwait+0x66>
	if (isr_mode) {
   10dc0:	b124      	cbz	r4, 10dcc <lfclk_spinwait+0xd0>
	__asm__ volatile(
   10dc2:	f386 8811 	msr	BASEPRI, r6
   10dc6:	f3bf 8f6f 	isb	sy
}
   10dca:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
   10dcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10dd0:	2202      	movs	r2, #2
   10dd2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   10dd6:	e7f8      	b.n	10dca <lfclk_spinwait+0xce>
   10dd8:	200092a1 	.word	0x200092a1
   10ddc:	e000e100 	.word	0xe000e100

00010de0 <z_nrf_clock_control_get_onoff>:
{
   10de0:	b508      	push	{r3, lr}
	return get_onoff_manager(CLOCK_DEVICE,
   10de2:	b2c1      	uxtb	r1, r0
   10de4:	4801      	ldr	r0, [pc, #4]	; (10dec <z_nrf_clock_control_get_onoff+0xc>)
   10de6:	f00c f9b5 	bl	1d154 <get_onoff_manager>
}
   10dea:	bd08      	pop	{r3, pc}
   10dec:	0001e754 	.word	0x0001e754

00010df0 <z_nrf_clock_bt_ctlr_hf_request>:
{
   10df0:	b508      	push	{r3, lr}
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   10df2:	4b0a      	ldr	r3, [pc, #40]	; (10e1c <z_nrf_clock_bt_ctlr_hf_request+0x2c>)
   10df4:	f3bf 8f5b 	dmb	ish
   10df8:	e853 2f00 	ldrex	r2, [r3]
   10dfc:	f042 0101 	orr.w	r1, r2, #1
   10e00:	e843 1000 	strex	r0, r1, [r3]
   10e04:	2800      	cmp	r0, #0
   10e06:	d1f7      	bne.n	10df8 <z_nrf_clock_bt_ctlr_hf_request+0x8>
   10e08:	f3bf 8f5b 	dmb	ish
	if (atomic_or(&hfclk_users, HF_USER_BT) & HF_USER_GENERIC) {
   10e0c:	f012 0f02 	tst.w	r2, #2
   10e10:	d000      	beq.n	10e14 <z_nrf_clock_bt_ctlr_hf_request+0x24>
}
   10e12:	bd08      	pop	{r3, pc}
	hfclk_start();
   10e14:	f00c fa4e 	bl	1d2b4 <hfclk_start>
   10e18:	e7fb      	b.n	10e12 <z_nrf_clock_bt_ctlr_hf_request+0x22>
   10e1a:	bf00      	nop
   10e1c:	20008ccc 	.word	0x20008ccc

00010e20 <z_nrf_clock_bt_ctlr_hf_release>:
{
   10e20:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   10e22:	4b0a      	ldr	r3, [pc, #40]	; (10e4c <z_nrf_clock_bt_ctlr_hf_release+0x2c>)
   10e24:	f3bf 8f5b 	dmb	ish
   10e28:	e853 2f00 	ldrex	r2, [r3]
   10e2c:	f022 0101 	bic.w	r1, r2, #1
   10e30:	e843 1000 	strex	r0, r1, [r3]
   10e34:	2800      	cmp	r0, #0
   10e36:	d1f7      	bne.n	10e28 <z_nrf_clock_bt_ctlr_hf_release+0x8>
   10e38:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_BT) & HF_USER_GENERIC) {
   10e3c:	f012 0f02 	tst.w	r2, #2
   10e40:	d000      	beq.n	10e44 <z_nrf_clock_bt_ctlr_hf_release+0x24>
}
   10e42:	bd08      	pop	{r3, pc}
	hfclk_stop();
   10e44:	f00c fa40 	bl	1d2c8 <hfclk_stop>
   10e48:	e7fb      	b.n	10e42 <z_nrf_clock_bt_ctlr_hf_release+0x22>
   10e4a:	bf00      	nop
   10e4c:	20008ccc 	.word	0x20008ccc

00010e50 <z_nrf_clock_control_lf_on>:
{
   10e50:	b510      	push	{r4, lr}
   10e52:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   10e54:	4b10      	ldr	r3, [pc, #64]	; (10e98 <z_nrf_clock_control_lf_on+0x48>)
   10e56:	2101      	movs	r1, #1
   10e58:	f3bf 8f5b 	dmb	ish
   10e5c:	e853 2f00 	ldrex	r2, [r3]
   10e60:	e843 1000 	strex	r0, r1, [r3]
   10e64:	2800      	cmp	r0, #0
   10e66:	d1f9      	bne.n	10e5c <z_nrf_clock_control_lf_on+0xc>
   10e68:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
   10e6c:	b11a      	cbz	r2, 10e76 <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
   10e6e:	1e63      	subs	r3, r4, #1
   10e70:	2b01      	cmp	r3, #1
   10e72:	d90d      	bls.n	10e90 <z_nrf_clock_control_lf_on+0x40>
}
   10e74:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
   10e76:	4809      	ldr	r0, [pc, #36]	; (10e9c <z_nrf_clock_control_lf_on+0x4c>)
   10e78:	f00c f96c 	bl	1d154 <get_onoff_manager>
   10e7c:	4908      	ldr	r1, [pc, #32]	; (10ea0 <z_nrf_clock_control_lf_on+0x50>)
   10e7e:	2300      	movs	r3, #0
   10e80:	604b      	str	r3, [r1, #4]
   10e82:	608b      	str	r3, [r1, #8]
   10e84:	60cb      	str	r3, [r1, #12]
   10e86:	2301      	movs	r3, #1
   10e88:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
   10e8a:	f008 fb9c 	bl	195c6 <onoff_request>
   10e8e:	e7ee      	b.n	10e6e <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
   10e90:	4620      	mov	r0, r4
   10e92:	f7ff ff33 	bl	10cfc <lfclk_spinwait>
		break;
   10e96:	e7ed      	b.n	10e74 <z_nrf_clock_control_lf_on+0x24>
   10e98:	20008cd0 	.word	0x20008cd0
   10e9c:	0001e754 	.word	0x0001e754
   10ea0:	20008c6c 	.word	0x20008c6c

00010ea4 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
   10ea4:	b510      	push	{r4, lr}
   10ea6:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
   10ea8:	280a      	cmp	r0, #10
   10eaa:	d007      	beq.n	10ebc <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
   10eac:	4b07      	ldr	r3, [pc, #28]	; (10ecc <console_out+0x28>)
   10eae:	6818      	ldr	r0, [r3, #0]
   10eb0:	b2e1      	uxtb	r1, r4
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
   10eb2:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
   10eb4:	685b      	ldr	r3, [r3, #4]
   10eb6:	4798      	blx	r3

	return c;
}
   10eb8:	4620      	mov	r0, r4
   10eba:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
   10ebc:	4b03      	ldr	r3, [pc, #12]	; (10ecc <console_out+0x28>)
   10ebe:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
   10ec0:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
   10ec2:	685b      	ldr	r3, [r3, #4]
   10ec4:	210d      	movs	r1, #13
   10ec6:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
   10ec8:	e7f0      	b.n	10eac <console_out+0x8>
   10eca:	bf00      	nop
   10ecc:	20008cd4 	.word	0x20008cd4

00010ed0 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
   10ed0:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
   10ed2:	4c04      	ldr	r4, [pc, #16]	; (10ee4 <uart_console_hook_install+0x14>)
   10ed4:	4620      	mov	r0, r4
   10ed6:	f7f4 fa3f 	bl	5358 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
   10eda:	4620      	mov	r0, r4
   10edc:	f7f2 ff16 	bl	3d0c <__printk_hook_install>
#endif
}
   10ee0:	bd10      	pop	{r4, pc}
   10ee2:	bf00      	nop
   10ee4:	00010ea5 	.word	0x00010ea5

00010ee8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
   10ee8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
   10eea:	4806      	ldr	r0, [pc, #24]	; (10f04 <uart_console_init+0x1c>)
   10eec:	4b06      	ldr	r3, [pc, #24]	; (10f08 <uart_console_init+0x20>)
   10eee:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
   10ef0:	f00c fe75 	bl	1dbde <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
   10ef4:	b118      	cbz	r0, 10efe <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
   10ef6:	f7ff ffeb 	bl	10ed0 <uart_console_hook_install>

	return 0;
   10efa:	2000      	movs	r0, #0
}
   10efc:	bd08      	pop	{r3, pc}
		return -ENODEV;
   10efe:	f06f 0012 	mvn.w	r0, #18
   10f02:	e7fb      	b.n	10efc <uart_console_init+0x14>
   10f04:	0001e7cc 	.word	0x0001e7cc
   10f08:	20008cd4 	.word	0x20008cd4

00010f0c <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   10f0c:	b128      	cbz	r0, 10f1a <get_dev+0xe>
   10f0e:	2801      	cmp	r0, #1
   10f10:	d101      	bne.n	10f16 <get_dev+0xa>
   10f12:	4803      	ldr	r0, [pc, #12]	; (10f20 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
   10f14:	4770      	bx	lr
	const struct device *dev = NULL;
   10f16:	2000      	movs	r0, #0
   10f18:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   10f1a:	4802      	ldr	r0, [pc, #8]	; (10f24 <get_dev+0x18>)
   10f1c:	4770      	bx	lr
   10f1e:	bf00      	nop
   10f20:	0001e76c 	.word	0x0001e76c
   10f24:	0001e784 	.word	0x0001e784

00010f28 <gpio_nrfx_pin_interrupt_configure>:
{
   10f28:	b5f0      	push	{r4, r5, r6, r7, lr}
   10f2a:	b085      	sub	sp, #20
   10f2c:	460e      	mov	r6, r1
   10f2e:	4619      	mov	r1, r3
	return port->config;
   10f30:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   10f32:	7b1b      	ldrb	r3, [r3, #12]
   10f34:	f006 051f 	and.w	r5, r6, #31
   10f38:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
   10f3c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
   10f40:	d022      	beq.n	10f88 <gpio_nrfx_pin_interrupt_configure+0x60>
   10f42:	4607      	mov	r7, r0
   10f44:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
   10f46:	2300      	movs	r3, #0
   10f48:	9302      	str	r3, [sp, #8]
   10f4a:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
   10f4c:	4610      	mov	r0, r2
   10f4e:	f00c fa43 	bl	1d3d8 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
   10f52:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
   10f56:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
   10f58:	6899      	ldr	r1, [r3, #8]
   10f5a:	40f1      	lsrs	r1, r6
   10f5c:	f011 0f01 	tst.w	r1, #1
   10f60:	d102      	bne.n	10f68 <gpio_nrfx_pin_interrupt_configure+0x40>
   10f62:	f1b4 7fa0 	cmp.w	r4, #20971520	; 0x1400000
   10f66:	d014      	beq.n	10f92 <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   10f68:	2300      	movs	r3, #0
   10f6a:	aa02      	add	r2, sp, #8
   10f6c:	4619      	mov	r1, r3
   10f6e:	4628      	mov	r0, r5
   10f70:	f001 fac2 	bl	124f8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   10f74:	4b1b      	ldr	r3, [pc, #108]	; (10fe4 <gpio_nrfx_pin_interrupt_configure+0xbc>)
   10f76:	4298      	cmp	r0, r3
   10f78:	d131      	bne.n	10fde <gpio_nrfx_pin_interrupt_configure+0xb6>
	nrfx_gpiote_trigger_enable(abs_pin, true);
   10f7a:	2101      	movs	r1, #1
   10f7c:	4628      	mov	r0, r5
   10f7e:	f001 fc99 	bl	128b4 <nrfx_gpiote_trigger_enable>
	return 0;
   10f82:	2000      	movs	r0, #0
}
   10f84:	b005      	add	sp, #20
   10f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
   10f88:	4628      	mov	r0, r5
   10f8a:	f001 fcf7 	bl	1297c <nrfx_gpiote_trigger_disable>
		return 0;
   10f8e:	2000      	movs	r0, #0
   10f90:	e7f8      	b.n	10f84 <gpio_nrfx_pin_interrupt_configure+0x5c>
    *p_pin = pin_number & 0x1F;
   10f92:	f005 031f 	and.w	r3, r5, #31
    return pin_number >> 5;
   10f96:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   10f98:	2a01      	cmp	r2, #1
   10f9a:	d014      	beq.n	10fc6 <gpio_nrfx_pin_interrupt_configure+0x9e>
        case 0: return NRF_P0;
   10f9c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
   10fa0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   10fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
   10fa8:	f013 0f01 	tst.w	r3, #1
   10fac:	d1dc      	bne.n	10f68 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
   10fae:	f10d 0107 	add.w	r1, sp, #7
   10fb2:	4628      	mov	r0, r5
   10fb4:	f001 fc22 	bl	127fc <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
   10fb8:	4b0b      	ldr	r3, [pc, #44]	; (10fe8 <gpio_nrfx_pin_interrupt_configure+0xc0>)
   10fba:	4298      	cmp	r0, r3
   10fbc:	d005      	beq.n	10fca <gpio_nrfx_pin_interrupt_configure+0xa2>
		trigger_config.p_in_channel = &ch;
   10fbe:	f10d 0307 	add.w	r3, sp, #7
   10fc2:	9303      	str	r3, [sp, #12]
   10fc4:	e7d0      	b.n	10f68 <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
   10fc6:	4a09      	ldr	r2, [pc, #36]	; (10fec <gpio_nrfx_pin_interrupt_configure+0xc4>)
   10fc8:	e7ea      	b.n	10fa0 <gpio_nrfx_pin_interrupt_configure+0x78>
			err = nrfx_gpiote_channel_alloc(&ch);
   10fca:	f10d 0007 	add.w	r0, sp, #7
   10fce:	f001 fc69 	bl	128a4 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
   10fd2:	4b04      	ldr	r3, [pc, #16]	; (10fe4 <gpio_nrfx_pin_interrupt_configure+0xbc>)
   10fd4:	4298      	cmp	r0, r3
   10fd6:	d0f2      	beq.n	10fbe <gpio_nrfx_pin_interrupt_configure+0x96>
				return -ENOMEM;
   10fd8:	f06f 000b 	mvn.w	r0, #11
   10fdc:	e7d2      	b.n	10f84 <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
   10fde:	f06f 0004 	mvn.w	r0, #4
   10fe2:	e7cf      	b.n	10f84 <gpio_nrfx_pin_interrupt_configure+0x5c>
   10fe4:	0bad0000 	.word	0x0bad0000
   10fe8:	0bad0004 	.word	0x0bad0004
   10fec:	50000300 	.word	0x50000300

00010ff0 <pin_uninit>:
{
   10ff0:	b530      	push	{r4, r5, lr}
   10ff2:	b083      	sub	sp, #12
   10ff4:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
   10ff6:	f10d 0107 	add.w	r1, sp, #7
   10ffa:	f001 fbff 	bl	127fc <nrfx_gpiote_channel_get>
   10ffe:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
   11000:	4620      	mov	r0, r4
   11002:	f001 fceb 	bl	129dc <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
   11006:	4b0b      	ldr	r3, [pc, #44]	; (11034 <pin_uninit+0x44>)
   11008:	4298      	cmp	r0, r3
   1100a:	d10f      	bne.n	1102c <pin_uninit+0x3c>
	if (free_ch) {
   1100c:	429d      	cmp	r5, r3
   1100e:	d005      	beq.n	1101c <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
   11010:	4b08      	ldr	r3, [pc, #32]	; (11034 <pin_uninit+0x44>)
   11012:	4298      	cmp	r0, r3
   11014:	d107      	bne.n	11026 <pin_uninit+0x36>
   11016:	2000      	movs	r0, #0
}
   11018:	b003      	add	sp, #12
   1101a:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
   1101c:	f89d 0007 	ldrb.w	r0, [sp, #7]
   11020:	f001 fc38 	bl	12894 <nrfx_gpiote_channel_free>
   11024:	e7f4      	b.n	11010 <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
   11026:	f06f 0004 	mvn.w	r0, #4
   1102a:	e7f5      	b.n	11018 <pin_uninit+0x28>
		return -EIO;
   1102c:	f06f 0004 	mvn.w	r0, #4
   11030:	e7f2      	b.n	11018 <pin_uninit+0x28>
   11032:	bf00      	nop
   11034:	0bad0000 	.word	0x0bad0000

00011038 <gpio_nrfx_pin_configure>:
{
   11038:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1103c:	b087      	sub	sp, #28
	return port->config;
   1103e:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   11042:	f898 300c 	ldrb.w	r3, [r8, #12]
   11046:	f001 051f 	and.w	r5, r1, #31
   1104a:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
   1104e:	2a00      	cmp	r2, #0
   11050:	d044      	beq.n	110dc <gpio_nrfx_pin_configure+0xa4>
   11052:	460c      	mov	r4, r1
   11054:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
   11056:	2600      	movs	r6, #0
   11058:	9603      	str	r6, [sp, #12]
   1105a:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
   1105c:	f10d 0117 	add.w	r1, sp, #23
   11060:	4620      	mov	r0, r4
   11062:	f001 fbcb 	bl	127fc <nrfx_gpiote_channel_get>
   11066:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   11068:	4633      	mov	r3, r6
   1106a:	aa03      	add	r2, sp, #12
   1106c:	4631      	mov	r1, r6
   1106e:	4628      	mov	r0, r5
   11070:	f001 fa42 	bl	124f8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   11074:	4b30      	ldr	r3, [pc, #192]	; (11138 <gpio_nrfx_pin_configure+0x100>)
   11076:	4298      	cmp	r0, r3
   11078:	d15b      	bne.n	11132 <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
   1107a:	4599      	cmp	r9, r3
   1107c:	d036      	beq.n	110ec <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
   1107e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
   11082:	d043      	beq.n	1110c <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
   11084:	f10d 0103 	add.w	r1, sp, #3
   11088:	4638      	mov	r0, r7
   1108a:	f00c f92c 	bl	1d2e6 <get_drive>
		if (rv != 0) {
   1108e:	4606      	mov	r6, r0
   11090:	bb40      	cbnz	r0, 110e4 <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
   11092:	f89d 3003 	ldrb.w	r3, [sp, #3]
   11096:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
   1109a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
   1109e:	bf0c      	ite	eq
   110a0:	2301      	moveq	r3, #1
   110a2:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
   110a4:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
   110a8:	4638      	mov	r0, r7
   110aa:	f00c f962 	bl	1d372 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
   110ae:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   110b2:	f417 2f00 	tst.w	r7, #524288	; 0x80000
   110b6:	d01e      	beq.n	110f6 <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
   110b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
   110bc:	2101      	movs	r1, #1
   110be:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
   110c2:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
   110c6:	2200      	movs	r2, #0
   110c8:	a901      	add	r1, sp, #4
   110ca:	4628      	mov	r0, r5
   110cc:	f001 facc 	bl	12668 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   110d0:	4b19      	ldr	r3, [pc, #100]	; (11138 <gpio_nrfx_pin_configure+0x100>)
   110d2:	4298      	cmp	r0, r3
   110d4:	d006      	beq.n	110e4 <gpio_nrfx_pin_configure+0xac>
   110d6:	f06f 0615 	mvn.w	r6, #21
   110da:	e003      	b.n	110e4 <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
   110dc:	4628      	mov	r0, r5
   110de:	f7ff ff87 	bl	10ff0 <pin_uninit>
   110e2:	4606      	mov	r6, r0
}
   110e4:	4630      	mov	r0, r6
   110e6:	b007      	add	sp, #28
   110e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
   110ec:	f89d 0017 	ldrb.w	r0, [sp, #23]
   110f0:	f001 fbd0 	bl	12894 <nrfx_gpiote_channel_free>
   110f4:	e7c3      	b.n	1107e <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
   110f6:	f417 2f80 	tst.w	r7, #262144	; 0x40000
   110fa:	d0e4      	beq.n	110c6 <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
   110fc:	f8d8 2004 	ldr.w	r2, [r8, #4]
   11100:	2301      	movs	r3, #1
   11102:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
   11106:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
   1110a:	e7dc      	b.n	110c6 <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
   1110c:	4638      	mov	r0, r7
   1110e:	f00c f930 	bl	1d372 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
   11112:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   11116:	2300      	movs	r3, #0
   11118:	461a      	mov	r2, r3
   1111a:	a902      	add	r1, sp, #8
   1111c:	4628      	mov	r0, r5
   1111e:	f001 f9eb 	bl	124f8 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   11122:	4b05      	ldr	r3, [pc, #20]	; (11138 <gpio_nrfx_pin_configure+0x100>)
   11124:	4298      	cmp	r0, r3
   11126:	d101      	bne.n	1112c <gpio_nrfx_pin_configure+0xf4>
   11128:	2600      	movs	r6, #0
   1112a:	e7db      	b.n	110e4 <gpio_nrfx_pin_configure+0xac>
   1112c:	f06f 0615 	mvn.w	r6, #21
   11130:	e7d8      	b.n	110e4 <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
   11132:	f06f 0615 	mvn.w	r6, #21
   11136:	e7d5      	b.n	110e4 <gpio_nrfx_pin_configure+0xac>
   11138:	0bad0000 	.word	0x0bad0000

0001113c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
   1113c:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
   1113e:	f001 fb9f 	bl	12880 <nrfx_gpiote_is_init>
   11142:	b108      	cbz	r0, 11148 <gpio_nrfx_init+0xc>
		return 0;
   11144:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
   11146:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
   11148:	f001 fb70 	bl	1282c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
   1114c:	4b08      	ldr	r3, [pc, #32]	; (11170 <gpio_nrfx_init+0x34>)
   1114e:	4298      	cmp	r0, r3
   11150:	d10a      	bne.n	11168 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
   11152:	2100      	movs	r1, #0
   11154:	4807      	ldr	r0, [pc, #28]	; (11174 <gpio_nrfx_init+0x38>)
   11156:	f001 fb4b 	bl	127f0 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
   1115a:	2200      	movs	r2, #0
   1115c:	2105      	movs	r1, #5
   1115e:	2006      	movs	r0, #6
   11160:	f7f3 fd74 	bl	4c4c <z_arm_irq_priority_set>
	return 0;
   11164:	2000      	movs	r0, #0
   11166:	e7ee      	b.n	11146 <gpio_nrfx_init+0xa>
		return -EIO;
   11168:	f06f 0004 	mvn.w	r0, #4
   1116c:	e7eb      	b.n	11146 <gpio_nrfx_init+0xa>
   1116e:	bf00      	nop
   11170:	0bad0000 	.word	0x0bad0000
   11174:	0001d477 	.word	0x0001d477

00011178 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
   11178:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
   1117a:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
   1117c:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
   11180:	d06f      	beq.n	11262 <baudrate_set+0xea>
   11182:	d83a      	bhi.n	111fa <baudrate_set+0x82>
   11184:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
   11188:	d06e      	beq.n	11268 <baudrate_set+0xf0>
   1118a:	d90a      	bls.n	111a2 <baudrate_set+0x2a>
   1118c:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
   11190:	d075      	beq.n	1127e <baudrate_set+0x106>
   11192:	d924      	bls.n	111de <baudrate_set+0x66>
   11194:	f647 2312 	movw	r3, #31250	; 0x7a12
   11198:	4299      	cmp	r1, r3
   1119a:	d12b      	bne.n	111f4 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
   1119c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   111a0:	e013      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   111a2:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
   111a6:	d061      	beq.n	1126c <baudrate_set+0xf4>
   111a8:	d907      	bls.n	111ba <baudrate_set+0x42>
   111aa:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
   111ae:	d063      	beq.n	11278 <baudrate_set+0x100>
   111b0:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
   111b4:	d110      	bne.n	111d8 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
   111b6:	4b3c      	ldr	r3, [pc, #240]	; (112a8 <baudrate_set+0x130>)
   111b8:	e007      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   111ba:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
   111be:	d058      	beq.n	11272 <baudrate_set+0xfa>
   111c0:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
   111c4:	d105      	bne.n	111d2 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
   111c6:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
   111ca:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
   111ce:	2000      	movs	r0, #0
   111d0:	4770      	bx	lr
	switch (baudrate) {
   111d2:	f06f 0015 	mvn.w	r0, #21
   111d6:	4770      	bx	lr
   111d8:	f06f 0015 	mvn.w	r0, #21
   111dc:	4770      	bx	lr
   111de:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
   111e2:	d04e      	beq.n	11282 <baudrate_set+0x10a>
   111e4:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
   111e8:	d101      	bne.n	111ee <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
   111ea:	4b30      	ldr	r3, [pc, #192]	; (112ac <baudrate_set+0x134>)
   111ec:	e7ed      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   111ee:	f06f 0015 	mvn.w	r0, #21
   111f2:	4770      	bx	lr
   111f4:	f06f 0015 	mvn.w	r0, #21
   111f8:	4770      	bx	lr
   111fa:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
   111fe:	d042      	beq.n	11286 <baudrate_set+0x10e>
   11200:	d909      	bls.n	11216 <baudrate_set+0x9e>
   11202:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
   11206:	d046      	beq.n	11296 <baudrate_set+0x11e>
   11208:	d91f      	bls.n	1124a <baudrate_set+0xd2>
   1120a:	4b29      	ldr	r3, [pc, #164]	; (112b0 <baudrate_set+0x138>)
   1120c:	4299      	cmp	r1, r3
   1120e:	d148      	bne.n	112a2 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
   11210:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   11214:	e7d9      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   11216:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
   1121a:	d037      	beq.n	1128c <baudrate_set+0x114>
   1121c:	d905      	bls.n	1122a <baudrate_set+0xb2>
   1121e:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
   11222:	d10f      	bne.n	11244 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
   11224:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
   11228:	e7cf      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   1122a:	f64d 23c0 	movw	r3, #56000	; 0xdac0
   1122e:	4299      	cmp	r1, r3
   11230:	d02e      	beq.n	11290 <baudrate_set+0x118>
   11232:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
   11236:	d102      	bne.n	1123e <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
   11238:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
   1123c:	e7c5      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   1123e:	f06f 0015 	mvn.w	r0, #21
   11242:	4770      	bx	lr
   11244:	f06f 0015 	mvn.w	r0, #21
   11248:	4770      	bx	lr
   1124a:	4b1a      	ldr	r3, [pc, #104]	; (112b4 <baudrate_set+0x13c>)
   1124c:	4299      	cmp	r1, r3
   1124e:	d025      	beq.n	1129c <baudrate_set+0x124>
   11250:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
   11254:	d102      	bne.n	1125c <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
   11256:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
   1125a:	e7b6      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   1125c:	f06f 0015 	mvn.w	r0, #21
   11260:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
   11262:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
   11266:	e7b0      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
   11268:	4b13      	ldr	r3, [pc, #76]	; (112b8 <baudrate_set+0x140>)
   1126a:	e7ae      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
   1126c:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
   11270:	e7ab      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   11272:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
   11276:	e7a8      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
   11278:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
   1127c:	e7a5      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
   1127e:	4b0f      	ldr	r3, [pc, #60]	; (112bc <baudrate_set+0x144>)
   11280:	e7a3      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
   11282:	4b0f      	ldr	r3, [pc, #60]	; (112c0 <baudrate_set+0x148>)
   11284:	e7a1      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
   11286:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
   1128a:	e79e      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
   1128c:	4b0d      	ldr	r3, [pc, #52]	; (112c4 <baudrate_set+0x14c>)
   1128e:	e79c      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
   11290:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
   11294:	e799      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
   11296:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
   1129a:	e796      	b.n	111ca <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
   1129c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   112a0:	e793      	b.n	111ca <baudrate_set+0x52>
	switch (baudrate) {
   112a2:	f06f 0015 	mvn.w	r0, #21
}
   112a6:	4770      	bx	lr
   112a8:	0013b000 	.word	0x0013b000
   112ac:	004ea000 	.word	0x004ea000
   112b0:	000f4240 	.word	0x000f4240
   112b4:	0003d090 	.word	0x0003d090
   112b8:	00275000 	.word	0x00275000
   112bc:	0075c000 	.word	0x0075c000
   112c0:	003af000 	.word	0x003af000
   112c4:	013a9000 	.word	0x013a9000

000112c8 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
   112c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   112cc:	4605      	mov	r5, r0
   112ce:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = dev->data;
   112d0:	f8d0 8010 	ldr.w	r8, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   112d4:	f00c fd32 	bl	1dd3c <k_is_in_isr>
   112d8:	b920      	cbnz	r0, 112e4 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
   112da:	4b16      	ldr	r3, [pc, #88]	; (11334 <uarte_nrfx_poll_out+0x6c>)
   112dc:	781b      	ldrb	r3, [r3, #0]
   112de:	b143      	cbz	r3, 112f2 <uarte_nrfx_poll_out+0x2a>
   112e0:	2300      	movs	r3, #0
   112e2:	e000      	b.n	112e6 <uarte_nrfx_poll_out+0x1e>
   112e4:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
   112e6:	b953      	cbnz	r3, 112fe <uarte_nrfx_poll_out+0x36>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
   112e8:	4628      	mov	r0, r5
   112ea:	f00c f9ea 	bl	1d6c2 <wait_tx_ready>
   112ee:	4606      	mov	r6, r0
   112f0:	e013      	b.n	1131a <uarte_nrfx_poll_out+0x52>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   112f2:	2301      	movs	r3, #1
   112f4:	e7f7      	b.n	112e6 <uarte_nrfx_poll_out+0x1e>
   112f6:	f384 8811 	msr	BASEPRI, r4
   112fa:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   112fe:	f04f 0320 	mov.w	r3, #32
   11302:	f3ef 8411 	mrs	r4, BASEPRI
   11306:	f383 8812 	msr	BASEPRI_MAX, r3
   1130a:	f3bf 8f6f 	isb	sy
			key = irq_lock();
   1130e:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
   11310:	4628      	mov	r0, r5
   11312:	f00c f988 	bl	1d626 <is_tx_ready>
   11316:	2800      	cmp	r0, #0
   11318:	d0ed      	beq.n	112f6 <uarte_nrfx_poll_out+0x2e>
	}

	data->char_out = c;
   1131a:	4641      	mov	r1, r8
   1131c:	f801 7f10 	strb.w	r7, [r1, #16]!
	tx_start(dev, &data->char_out, 1);
   11320:	2201      	movs	r2, #1
   11322:	4628      	mov	r0, r5
   11324:	f00c f999 	bl	1d65a <tx_start>
	__asm__ volatile(
   11328:	f386 8811 	msr	BASEPRI, r6
   1132c:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
   11330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11334:	200092a1 	.word	0x200092a1

00011338 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
   11338:	b538      	push	{r3, r4, r5, lr}
   1133a:	4604      	mov	r4, r0
   1133c:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
   1133e:	f101 0012 	add.w	r0, r1, #18
   11342:	f001 fb9f 	bl	12a84 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
   11346:	4b0c      	ldr	r3, [pc, #48]	; (11378 <endtx_stoptx_ppi_init+0x40>)
   11348:	4298      	cmp	r0, r3
   1134a:	d111      	bne.n	11370 <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
   1134c:	7cab      	ldrb	r3, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
   1134e:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
   11352:	340c      	adds	r4, #12
    p_reg->CH[(uint32_t) channel].EEP = eep;
   11354:	4a09      	ldr	r2, [pc, #36]	; (1137c <endtx_stoptx_ppi_init+0x44>)
   11356:	33a2      	adds	r3, #162	; 0xa2
   11358:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
   1135c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   11360:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
   11362:	7ca9      	ldrb	r1, [r5, #18]
   11364:	2301      	movs	r3, #1
   11366:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
   11368:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
   1136c:	2000      	movs	r0, #0
}
   1136e:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
   11370:	f06f 0004 	mvn.w	r0, #4
   11374:	e7fb      	b.n	1136e <endtx_stoptx_ppi_init+0x36>
   11376:	bf00      	nop
   11378:	0bad0000 	.word	0x0bad0000
   1137c:	4001f000 	.word	0x4001f000

00011380 <random_byte_get>:
	__asm__ volatile(
   11380:	f04f 0320 	mov.w	r3, #32
   11384:	f3ef 8211 	mrs	r2, BASEPRI
   11388:	f383 8812 	msr	BASEPRI_MAX, r3
   1138c:	f3bf 8f6f 	isb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)rng_event);
}

NRF_STATIC_INLINE bool nrf_rng_event_check(NRF_RNG_Type const * p_reg, nrf_rng_event_t rng_event)
{
    return (bool) * ((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_event));
   11390:	4b0a      	ldr	r3, [pc, #40]	; (113bc <random_byte_get+0x3c>)
   11392:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
	int retval = -EAGAIN;
	unsigned int key;

	key = irq_lock();

	if (nrf_rng_event_check(NRF_RNG, NRF_RNG_EVENT_VALRDY)) {
   11396:	b16b      	cbz	r3, 113b4 <random_byte_get+0x34>
     p_reg->SHORTS &= ~mask;
}

NRF_STATIC_INLINE uint8_t nrf_rng_random_value_get(NRF_RNG_Type const * p_reg)
{
    return (uint8_t)(p_reg->VALUE & RNG_VALUE_VALUE_Msk);
   11398:	4b08      	ldr	r3, [pc, #32]	; (113bc <random_byte_get+0x3c>)
   1139a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
		retval = nrf_rng_random_value_get(NRF_RNG);
   1139e:	b2c0      	uxtb	r0, r0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_event)) = 0x0UL;
   113a0:	2100      	movs	r1, #0
   113a2:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
   113a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
	__asm__ volatile(
   113aa:	f382 8811 	msr	BASEPRI, r2
   113ae:	f3bf 8f6f 	isb	sy
	}

	irq_unlock(key);

	return retval;
}
   113b2:	4770      	bx	lr
	int retval = -EAGAIN;
   113b4:	f06f 000a 	mvn.w	r0, #10
   113b8:	e7f7      	b.n	113aa <random_byte_get+0x2a>
   113ba:	bf00      	nop
   113bc:	4000d000 	.word	0x4000d000

000113c0 <rng_pool_get>:
#pragma GCC push_options
#if defined(CONFIG_BT_CTLR_FAST_ENC)
#pragma GCC optimize ("Ofast")
#endif
static uint16_t rng_pool_get(struct rng_pool *rngp, uint8_t *buf, uint16_t len)
{
   113c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   113c2:	4686      	mov	lr, r0
	uint32_t last  = rngp->last;
   113c4:	7885      	ldrb	r5, [r0, #2]
	uint32_t mask  = rngp->mask;
   113c6:	78c4      	ldrb	r4, [r0, #3]
	__asm__ volatile(
   113c8:	f04f 0320 	mov.w	r3, #32
   113cc:	f3ef 8c11 	mrs	ip, BASEPRI
   113d0:	f383 8812 	msr	BASEPRI_MAX, r3
   113d4:	f3bf 8f6f 	isb	sy
	uint32_t first, available;
	uint32_t other_read_in_progress;
	unsigned int key;

	key = irq_lock();
	first = rngp->first_alloc;
   113d8:	7806      	ldrb	r6, [r0, #0]
   113da:	4633      	mov	r3, r6
	/*
	 * The other_read_in_progress is non-zero if rngp->first_read != first,
	 * which means that lower-priority code (which was interrupted by this
	 * call) already allocated area for read.
	 */
	other_read_in_progress = (rngp->first_read ^ first);
   113dc:	7847      	ldrb	r7, [r0, #1]

	available = (last - first) & mask;
   113de:	1bad      	subs	r5, r5, r6
   113e0:	4025      	ands	r5, r4
	if (available < len) {
   113e2:	42aa      	cmp	r2, r5
   113e4:	d900      	bls.n	113e8 <rng_pool_get+0x28>
		len = available;
   113e6:	b2aa      	uxth	r2, r5

	/*
	 * Move alloc index forward to signal, that part of the buffer is
	 * now reserved for this call.
	 */
	rngp->first_alloc = (first + len) & mask;
   113e8:	18b0      	adds	r0, r6, r2
   113ea:	4020      	ands	r0, r4
   113ec:	f88e 0000 	strb.w	r0, [lr]
	__asm__ volatile(
   113f0:	f38c 8811 	msr	BASEPRI, ip
   113f4:	f3bf 8f6f 	isb	sy
	uint8_t *dst   = buf;
   113f8:	4608      	mov	r0, r1
}
   113fa:	e007      	b.n	1140c <rng_pool_get+0x4c>
	irq_unlock(key);

	while (likely(len--)) {
		*dst++ = rngp->buffer[first];
   113fc:	eb0e 0203 	add.w	r2, lr, r3
   11400:	7952      	ldrb	r2, [r2, #5]
   11402:	f800 2b01 	strb.w	r2, [r0], #1
		first = (first + 1) & mask;
   11406:	3301      	adds	r3, #1
   11408:	4023      	ands	r3, r4
	while (likely(len--)) {
   1140a:	4662      	mov	r2, ip
   1140c:	f102 3cff 	add.w	ip, r2, #4294967295
   11410:	fa1f fc8c 	uxth.w	ip, ip
   11414:	2a00      	cmp	r2, #0
   11416:	d1f1      	bne.n	113fc <rng_pool_get+0x3c>
	/*
	 * If this call is the last one accessing the pool, move read index
	 * to signal that all allocated regions are now read and could be
	 * overwritten.
	 */
	if (likely(!other_read_in_progress)) {
   11418:	42be      	cmp	r6, r7
   1141a:	d10f      	bne.n	1143c <rng_pool_get+0x7c>
	__asm__ volatile(
   1141c:	f04f 0220 	mov.w	r2, #32
   11420:	f3ef 8311 	mrs	r3, BASEPRI
   11424:	f382 8812 	msr	BASEPRI_MAX, r2
   11428:	f3bf 8f6f 	isb	sy
		key = irq_lock();
		rngp->first_read = rngp->first_alloc;
   1142c:	f89e 2000 	ldrb.w	r2, [lr]
   11430:	f88e 2001 	strb.w	r2, [lr, #1]
	__asm__ volatile(
   11434:	f383 8811 	msr	BASEPRI, r3
   11438:	f3bf 8f6f 	isb	sy
		irq_unlock(key);
	}

	len = dst - buf;
   1143c:	1a40      	subs	r0, r0, r1
   1143e:	b280      	uxth	r0, r0
	available = available - len;
   11440:	1a2d      	subs	r5, r5, r0
	if (available <= rngp->threshold) {
   11442:	f89e 3004 	ldrb.w	r3, [lr, #4]
   11446:	42ab      	cmp	r3, r5
   11448:	d302      	bcc.n	11450 <rng_pool_get+0x90>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_task)) = 0x1UL;
   1144a:	4b02      	ldr	r3, [pc, #8]	; (11454 <rng_pool_get+0x94>)
   1144c:	2201      	movs	r2, #1
   1144e:	601a      	str	r2, [r3, #0]
		nrf_rng_task_trigger(NRF_RNG, NRF_RNG_TASK_START);
	}

	return len;
}
   11450:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11452:	bf00      	nop
   11454:	4000d000 	.word	0x4000d000

00011458 <entropy_nrf5_get_entropy_isr>:
}

static int entropy_nrf5_get_entropy_isr(const struct device *dev,
					uint8_t *buf, uint16_t len,
					uint32_t flags)
{
   11458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1145a:	460d      	mov	r5, r1
   1145c:	4614      	mov	r4, r2
	uint16_t cnt = len;

	/* Check if this API is called on correct driver instance. */
	__ASSERT_NO_MSG(&entropy_nrf5_data == dev->data);

	if (likely((flags & ENTROPY_BUSYWAIT) == 0U)) {
   1145e:	f013 0f01 	tst.w	r3, #1
   11462:	d103      	bne.n	1146c <entropy_nrf5_get_entropy_isr+0x14>
		return rng_pool_get((struct rng_pool *)(entropy_nrf5_data.isr),
   11464:	4823      	ldr	r0, [pc, #140]	; (114f4 <entropy_nrf5_get_entropy_isr+0x9c>)
   11466:	f7ff ffab 	bl	113c0 <rng_pool_get>
			irq_enable(IRQN);
		}
	}

	return cnt;
}
   1146a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (len) {
   1146c:	b90a      	cbnz	r2, 11472 <entropy_nrf5_get_entropy_isr+0x1a>
	return cnt;
   1146e:	4620      	mov	r0, r4
   11470:	e7fb      	b.n	1146a <entropy_nrf5_get_entropy_isr+0x12>
	__asm__ volatile(
   11472:	f04f 0320 	mov.w	r3, #32
   11476:	f3ef 8611 	mrs	r6, BASEPRI
   1147a:	f383 8812 	msr	BASEPRI_MAX, r3
   1147e:	f3bf 8f6f 	isb	sy
		irq_enabled = irq_is_enabled(IRQN);
   11482:	200d      	movs	r0, #13
   11484:	f7f3 fbd4 	bl	4c30 <arch_irq_is_enabled>
   11488:	4607      	mov	r7, r0
		irq_disable(IRQN);
   1148a:	200d      	movs	r0, #13
   1148c:	f7f3 fbbc 	bl	4c08 <arch_irq_disable>
	__asm__ volatile(
   11490:	f386 8811 	msr	BASEPRI, r6
   11494:	f3bf 8f6f 	isb	sy
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_event)) = 0x0UL;
   11498:	4b17      	ldr	r3, [pc, #92]	; (114f8 <entropy_nrf5_get_entropy_isr+0xa0>)
   1149a:	2200      	movs	r2, #0
   1149c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   114a0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_task)) = 0x1UL;
   114a4:	2201      	movs	r2, #1
   114a6:	601a      	str	r2, [r3, #0]
   114a8:	4b14      	ldr	r3, [pc, #80]	; (114fc <entropy_nrf5_get_entropy_isr+0xa4>)
   114aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   114ae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   114b2:	4626      	mov	r6, r4
   114b4:	e004      	b.n	114c0 <entropy_nrf5_get_entropy_isr+0x68>
   114b6:	f3bf 8f4f 	dsb	sy
				__WFE();
   114ba:	bf20      	wfe
				__SEV();
   114bc:	bf40      	sev
				__WFE();
   114be:	bf20      	wfe
    return (bool) * ((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_event));
   114c0:	4b0d      	ldr	r3, [pc, #52]	; (114f8 <entropy_nrf5_get_entropy_isr+0xa0>)
   114c2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
			while (!nrf_rng_event_check(NRF_RNG,
   114c6:	2b00      	cmp	r3, #0
   114c8:	d0f5      	beq.n	114b6 <entropy_nrf5_get_entropy_isr+0x5e>
			byte = random_byte_get();
   114ca:	f7ff ff59 	bl	11380 <random_byte_get>
   114ce:	4b0b      	ldr	r3, [pc, #44]	; (114fc <entropy_nrf5_get_entropy_isr+0xa4>)
   114d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   114d4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
			if (byte < 0) {
   114d8:	2800      	cmp	r0, #0
   114da:	db02      	blt.n	114e2 <entropy_nrf5_get_entropy_isr+0x8a>
			buf[--len] = byte;
   114dc:	3e01      	subs	r6, #1
   114de:	b2b6      	uxth	r6, r6
   114e0:	55a8      	strb	r0, [r5, r6]
		} while (len);
   114e2:	2e00      	cmp	r6, #0
   114e4:	d1ec      	bne.n	114c0 <entropy_nrf5_get_entropy_isr+0x68>
		if (irq_enabled) {
   114e6:	2f00      	cmp	r7, #0
   114e8:	d0c1      	beq.n	1146e <entropy_nrf5_get_entropy_isr+0x16>
			irq_enable(IRQN);
   114ea:	200d      	movs	r0, #13
   114ec:	f7f3 fb7e 	bl	4bec <arch_irq_enable>
   114f0:	e7bd      	b.n	1146e <entropy_nrf5_get_entropy_isr+0x16>
   114f2:	bf00      	nop
   114f4:	20008d20 	.word	0x20008d20
   114f8:	4000d000 	.word	0x4000d000
   114fc:	e000e100 	.word	0xe000e100

00011500 <isr>:
{
   11500:	b510      	push	{r4, lr}
	byte = random_byte_get();
   11502:	f7ff ff3d 	bl	11380 <random_byte_get>
	if (byte < 0) {
   11506:	2800      	cmp	r0, #0
   11508:	db06      	blt.n	11518 <isr+0x18>
	ret = rng_pool_put((struct rng_pool *)(entropy_nrf5_data.isr), byte);
   1150a:	b2c4      	uxtb	r4, r0
   1150c:	4621      	mov	r1, r4
   1150e:	480a      	ldr	r0, [pc, #40]	; (11538 <isr+0x38>)
   11510:	f00c f97d 	bl	1d80e <rng_pool_put>
	if (ret < 0) {
   11514:	2800      	cmp	r0, #0
   11516:	db00      	blt.n	1151a <isr+0x1a>
}
   11518:	bd10      	pop	{r4, pc}
		ret = rng_pool_put((struct rng_pool *)(entropy_nrf5_data.thr),
   1151a:	4621      	mov	r1, r4
   1151c:	4807      	ldr	r0, [pc, #28]	; (1153c <isr+0x3c>)
   1151e:	f00c f976 	bl	1d80e <rng_pool_put>
		if (ret < 0) {
   11522:	2800      	cmp	r0, #0
   11524:	db03      	blt.n	1152e <isr+0x2e>
	z_impl_k_sem_give(sem);
   11526:	4806      	ldr	r0, [pc, #24]	; (11540 <isr+0x40>)
   11528:	f001 fe6e 	bl	13208 <z_impl_k_sem_give>
}
   1152c:	e7f4      	b.n	11518 <isr+0x18>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_task)) = 0x1UL;
   1152e:	4b05      	ldr	r3, [pc, #20]	; (11544 <isr+0x44>)
   11530:	2201      	movs	r2, #1
   11532:	605a      	str	r2, [r3, #4]
}
   11534:	e7f7      	b.n	11526 <isr+0x26>
   11536:	bf00      	nop
   11538:	20008d20 	.word	0x20008d20
   1153c:	20008d35 	.word	0x20008d35
   11540:	20008d08 	.word	0x20008d08
   11544:	4000d000 	.word	0x4000d000

00011548 <entropy_nrf5_get_entropy>:
{
   11548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1154a:	460f      	mov	r7, r1
   1154c:	4614      	mov	r4, r2
	while (len) {
   1154e:	e007      	b.n	11560 <entropy_nrf5_get_entropy+0x18>
	return z_impl_k_sem_take(sem, timeout);
   11550:	f04f 32ff 	mov.w	r2, #4294967295
   11554:	f04f 33ff 	mov.w	r3, #4294967295
   11558:	f106 0018 	add.w	r0, r6, #24
   1155c:	f001 fe7c 	bl	13258 <z_impl_k_sem_take>
   11560:	b1bc      	cbz	r4, 11592 <entropy_nrf5_get_entropy+0x4a>
   11562:	4e0d      	ldr	r6, [pc, #52]	; (11598 <entropy_nrf5_get_entropy+0x50>)
   11564:	f04f 32ff 	mov.w	r2, #4294967295
   11568:	f04f 33ff 	mov.w	r3, #4294967295
   1156c:	4630      	mov	r0, r6
   1156e:	f001 fe73 	bl	13258 <z_impl_k_sem_take>
		bytes = rng_pool_get((struct rng_pool *)(entropy_nrf5_data.thr),
   11572:	4622      	mov	r2, r4
   11574:	4639      	mov	r1, r7
   11576:	f106 0045 	add.w	r0, r6, #69	; 0x45
   1157a:	f7ff ff21 	bl	113c0 <rng_pool_get>
   1157e:	4605      	mov	r5, r0
	z_impl_k_sem_give(sem);
   11580:	4630      	mov	r0, r6
   11582:	f001 fe41 	bl	13208 <z_impl_k_sem_give>
		if (bytes == 0U) {
   11586:	2d00      	cmp	r5, #0
   11588:	d0e2      	beq.n	11550 <entropy_nrf5_get_entropy+0x8>
		len -= bytes;
   1158a:	1b64      	subs	r4, r4, r5
   1158c:	b2a4      	uxth	r4, r4
		buf += bytes;
   1158e:	442f      	add	r7, r5
   11590:	e7e6      	b.n	11560 <entropy_nrf5_get_entropy+0x18>
}
   11592:	2000      	movs	r0, #0
   11594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11596:	bf00      	nop
   11598:	20008cf0 	.word	0x20008cf0

0001159c <entropy_nrf5_init>:
		    &entropy_nrf5_data, NULL,
		    PRE_KERNEL_1, CONFIG_ENTROPY_INIT_PRIORITY,
		    &entropy_nrf5_api_funcs);

static int entropy_nrf5_init(const struct device *dev)
{
   1159c:	b510      	push	{r4, lr}
	return z_impl_k_sem_init(sem, initial_count, limit);
   1159e:	4c18      	ldr	r4, [pc, #96]	; (11600 <entropy_nrf5_init+0x64>)
   115a0:	2201      	movs	r2, #1
   115a2:	4611      	mov	r1, r2
   115a4:	4620      	mov	r0, r4
   115a6:	f00c fcfe 	bl	1dfa6 <z_impl_k_sem_init>
   115aa:	2201      	movs	r2, #1
   115ac:	2100      	movs	r1, #0
   115ae:	f104 0018 	add.w	r0, r4, #24
   115b2:	f00c fcf8 	bl	1dfa6 <z_impl_k_sem_init>
	k_sem_init(&entropy_nrf5_data.sem_lock, 1, 1);

	/* Synching semaphore */
	k_sem_init(&entropy_nrf5_data.sem_sync, 0, 1);

	rng_pool_init((struct rng_pool *)(entropy_nrf5_data.thr),
   115b6:	2204      	movs	r2, #4
   115b8:	2108      	movs	r1, #8
   115ba:	f104 0045 	add.w	r0, r4, #69	; 0x45
   115be:	f00c f93a 	bl	1d836 <rng_pool_init>
		      CONFIG_ENTROPY_NRF5_THR_POOL_SIZE,
		      CONFIG_ENTROPY_NRF5_THR_THRESHOLD);
	rng_pool_init((struct rng_pool *)(entropy_nrf5_data.isr),
   115c2:	220c      	movs	r2, #12
   115c4:	2110      	movs	r1, #16
   115c6:	f104 0030 	add.w	r0, r4, #48	; 0x30
   115ca:	f00c f934 	bl	1d836 <rng_pool_init>
}

NRF_STATIC_INLINE void nrf_rng_error_correction_enable(NRF_RNG_Type * p_reg)
{
    p_reg->CONFIG |= RNG_CONFIG_DERCEN_Msk;
   115ce:	4b0d      	ldr	r3, [pc, #52]	; (11604 <entropy_nrf5_init+0x68>)
   115d0:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
   115d4:	f042 0201 	orr.w	r2, r2, #1
   115d8:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_event)) = 0x0UL;
   115dc:	2400      	movs	r4, #0
   115de:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
   115e2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
   115e6:	2101      	movs	r1, #1
   115e8:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)rng_task)) = 0x1UL;
   115ec:	6019      	str	r1, [r3, #0]

	nrf_rng_event_clear(NRF_RNG, NRF_RNG_EVENT_VALRDY);
	nrf_rng_int_enable(NRF_RNG, NRF_RNG_INT_VALRDY_MASK);
	nrf_rng_task_trigger(NRF_RNG, NRF_RNG_TASK_START);

	IRQ_CONNECT(IRQN, IRQ_PRIO, isr, &entropy_nrf5_data, 0);
   115ee:	4622      	mov	r2, r4
   115f0:	200d      	movs	r0, #13
   115f2:	f7f3 fb2b 	bl	4c4c <z_arm_irq_priority_set>
	irq_enable(IRQN);
   115f6:	200d      	movs	r0, #13
   115f8:	f7f3 faf8 	bl	4bec <arch_irq_enable>

	return 0;
}
   115fc:	4620      	mov	r0, r4
   115fe:	bd10      	pop	{r4, pc}
   11600:	20008cf0 	.word	0x20008cf0
   11604:	4000d000 	.word	0x4000d000

00011608 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   11608:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
   1160c:	f500 70a8 	add.w	r0, r0, #336	; 0x150
   11610:	4b01      	ldr	r3, [pc, #4]	; (11618 <set_comparator+0x10>)
   11612:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
   11616:	4770      	bx	lr
   11618:	40011000 	.word	0x40011000

0001161c <get_comparator>:
    return p_reg->CC[ch];
   1161c:	f500 70a8 	add.w	r0, r0, #336	; 0x150
   11620:	4b01      	ldr	r3, [pc, #4]	; (11628 <get_comparator+0xc>)
   11622:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
   11626:	4770      	bx	lr
   11628:	40011000 	.word	0x40011000

0001162c <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1162c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   11630:	4083      	lsls	r3, r0
    p_reg->EVTENSET = mask;
   11632:	4a02      	ldr	r2, [pc, #8]	; (1163c <event_enable+0x10>)
   11634:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
   11638:	4770      	bx	lr
   1163a:	bf00      	nop
   1163c:	40011000 	.word	0x40011000

00011640 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
   11640:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   11644:	4083      	lsls	r3, r0
    p_reg->EVTENCLR = mask;
   11646:	4a02      	ldr	r2, [pc, #8]	; (11650 <event_disable+0x10>)
   11648:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
   1164c:	4770      	bx	lr
   1164e:	bf00      	nop
   11650:	40011000 	.word	0x40011000

00011654 <counter>:
     return p_reg->COUNTER;
   11654:	4b01      	ldr	r3, [pc, #4]	; (1165c <counter+0x8>)
   11656:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
   1165a:	4770      	bx	lr
   1165c:	40011000 	.word	0x40011000

00011660 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
   11660:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   11662:	2301      	movs	r3, #1
   11664:	4083      	lsls	r3, r0
   11666:	ea6f 0c03 	mvn.w	ip, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1166a:	4a10      	ldr	r2, [pc, #64]	; (116ac <compare_int_lock+0x4c>)
   1166c:	f3bf 8f5b 	dmb	ish
   11670:	e852 1f00 	ldrex	r1, [r2]
   11674:	ea01 0e0c 	and.w	lr, r1, ip
   11678:	e842 e400 	strex	r4, lr, [r2]
   1167c:	2c00      	cmp	r4, #0
   1167e:	d1f7      	bne.n	11670 <compare_int_lock+0x10>
   11680:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
   11684:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   11688:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
   1168c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
   11690:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   11694:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
   11698:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
   1169c:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
   116a0:	420b      	tst	r3, r1
}
   116a2:	bf14      	ite	ne
   116a4:	2001      	movne	r0, #1
   116a6:	2000      	moveq	r0, #0
   116a8:	bd10      	pop	{r4, pc}
   116aa:	bf00      	nop
   116ac:	20008d48 	.word	0x20008d48

000116b0 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
   116b0:	b570      	push	{r4, r5, r6, lr}
   116b2:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
   116b4:	f00c f8db 	bl	1d86e <full_int_lock>
   116b8:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
   116ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   116be:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
   116c0:	4a17      	ldr	r2, [pc, #92]	; (11720 <channel_processing_check_and_clear+0x70>)
   116c2:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
   116c6:	4213      	tst	r3, r2
   116c8:	d105      	bne.n	116d6 <channel_processing_check_and_clear+0x26>
	bool result = false;
   116ca:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
   116cc:	4628      	mov	r0, r5
   116ce:	f00c f8d7 	bl	1d880 <full_int_unlock>

	return result;
}
   116d2:	4630      	mov	r0, r6
   116d4:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
   116d6:	2301      	movs	r3, #1
   116d8:	40a3      	lsls	r3, r4
   116da:	43db      	mvns	r3, r3
   116dc:	4a11      	ldr	r2, [pc, #68]	; (11724 <channel_processing_check_and_clear+0x74>)
   116de:	f3bf 8f5b 	dmb	ish
   116e2:	e852 1f00 	ldrex	r1, [r2]
   116e6:	ea01 0003 	and.w	r0, r1, r3
   116ea:	e842 0600 	strex	r6, r0, [r2]
   116ee:	2e00      	cmp	r6, #0
   116f0:	d1f7      	bne.n	116e2 <channel_processing_check_and_clear+0x32>
   116f2:	f3bf 8f5b 	dmb	ish
   116f6:	b959      	cbnz	r1, 11710 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   116f8:	f104 0350 	add.w	r3, r4, #80	; 0x50
   116fc:	009b      	lsls	r3, r3, #2
   116fe:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   11700:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11704:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
   11708:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
   1170a:	b113      	cbz	r3, 11712 <channel_processing_check_and_clear+0x62>
   1170c:	2301      	movs	r3, #1
   1170e:	e000      	b.n	11712 <channel_processing_check_and_clear+0x62>
   11710:	2301      	movs	r3, #1
		if (result) {
   11712:	461e      	mov	r6, r3
   11714:	2b00      	cmp	r3, #0
   11716:	d0d9      	beq.n	116cc <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
   11718:	4620      	mov	r0, r4
   1171a:	f00c f899 	bl	1d850 <event_clear>
   1171e:	e7d5      	b.n	116cc <channel_processing_check_and_clear+0x1c>
   11720:	40011000 	.word	0x40011000
   11724:	20008d44 	.word	0x20008d44

00011728 <compare_int_unlock>:
	if (key) {
   11728:	b901      	cbnz	r1, 1172c <compare_int_unlock+0x4>
}
   1172a:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
   1172c:	2301      	movs	r3, #1
   1172e:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   11730:	4a11      	ldr	r2, [pc, #68]	; (11778 <compare_int_unlock+0x50>)
   11732:	f3bf 8f5b 	dmb	ish
   11736:	e852 1f00 	ldrex	r1, [r2]
   1173a:	4319      	orrs	r1, r3
   1173c:	e842 1c00 	strex	ip, r1, [r2]
   11740:	f1bc 0f00 	cmp.w	ip, #0
   11744:	d1f7      	bne.n	11736 <compare_int_unlock+0xe>
   11746:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1174a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   1174e:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
   11750:	4a0a      	ldr	r2, [pc, #40]	; (1177c <compare_int_unlock+0x54>)
   11752:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   11756:	f3bf 8f5b 	dmb	ish
   1175a:	4b09      	ldr	r3, [pc, #36]	; (11780 <compare_int_unlock+0x58>)
   1175c:	681b      	ldr	r3, [r3, #0]
   1175e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
   11762:	fa23 f000 	lsr.w	r0, r3, r0
   11766:	f010 0f01 	tst.w	r0, #1
   1176a:	d0de      	beq.n	1172a <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1176c:	4b05      	ldr	r3, [pc, #20]	; (11784 <compare_int_unlock+0x5c>)
   1176e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   11772:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
   11776:	e7d8      	b.n	1172a <compare_int_unlock+0x2>
   11778:	20008d48 	.word	0x20008d48
   1177c:	40011000 	.word	0x40011000
   11780:	20008d44 	.word	0x20008d44
   11784:	e000e100 	.word	0xe000e100

00011788 <sys_clock_timeout_handler>:
{
   11788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1178c:	4607      	mov	r7, r0
   1178e:	4614      	mov	r4, r2
   11790:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
   11792:	4610      	mov	r0, r2
   11794:	4619      	mov	r1, r3
   11796:	f00c f867 	bl	1d868 <absolute_time_to_cc>
   1179a:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1179c:	4b15      	ldr	r3, [pc, #84]	; (117f4 <sys_clock_timeout_handler+0x6c>)
   1179e:	681a      	ldr	r2, [r3, #0]
   117a0:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
   117a2:	601c      	str	r4, [r3, #0]
   117a4:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
   117a6:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
   117aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
   117ae:	d309      	bcc.n	117c4 <sys_clock_timeout_handler+0x3c>
	return false;
   117b0:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   117b2:	f002 fc0d 	bl	13fd0 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
   117b6:	4638      	mov	r0, r7
   117b8:	f7ff ff30 	bl	1161c <get_comparator>
   117bc:	42a8      	cmp	r0, r5
   117be:	d00e      	beq.n	117de <sys_clock_timeout_handler+0x56>
}
   117c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
   117c4:	4b0c      	ldr	r3, [pc, #48]	; (117f8 <sys_clock_timeout_handler+0x70>)
   117c6:	681b      	ldr	r3, [r3, #0]
   117c8:	0a1a      	lsrs	r2, r3, #8
   117ca:	061b      	lsls	r3, r3, #24
   117cc:	eb15 0803 	adds.w	r8, r5, r3
   117d0:	f142 0900 	adc.w	r9, r2, #0
   117d4:	4b09      	ldr	r3, [pc, #36]	; (117fc <sys_clock_timeout_handler+0x74>)
   117d6:	e9c3 8900 	strd	r8, r9, [r3]
		return true;
   117da:	2401      	movs	r4, #1
   117dc:	e7e9      	b.n	117b2 <sys_clock_timeout_handler+0x2a>
		if (!anchor_updated) {
   117de:	b11c      	cbz	r4, 117e8 <sys_clock_timeout_handler+0x60>
		event_enable(chan);
   117e0:	4638      	mov	r0, r7
   117e2:	f7ff ff23 	bl	1162c <event_enable>
}
   117e6:	e7eb      	b.n	117c0 <sys_clock_timeout_handler+0x38>
			set_comparator(chan, COUNTER_HALF_SPAN);
   117e8:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   117ec:	4638      	mov	r0, r7
   117ee:	f7ff ff0b 	bl	11608 <set_comparator>
   117f2:	e7f5      	b.n	117e0 <sys_clock_timeout_handler+0x58>
   117f4:	20001290 	.word	0x20001290
   117f8:	20008d4c 	.word	0x20008d4c
   117fc:	20001278 	.word	0x20001278

00011800 <z_nrf_rtc_timer_read>:
{
   11800:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
   11802:	4b0d      	ldr	r3, [pc, #52]	; (11838 <z_nrf_rtc_timer_read+0x38>)
   11804:	681c      	ldr	r4, [r3, #0]
   11806:	0a25      	lsrs	r5, r4, #8
   11808:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
   1180a:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
   1180e:	f7ff ff21 	bl	11654 <counter>
   11812:	4603      	mov	r3, r0
	val += cntr;
   11814:	1900      	adds	r0, r0, r4
   11816:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
   1181a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   1181e:	d20a      	bcs.n	11836 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
   11820:	4b06      	ldr	r3, [pc, #24]	; (1183c <z_nrf_rtc_timer_read+0x3c>)
   11822:	e9d3 2300 	ldrd	r2, r3, [r3]
   11826:	4290      	cmp	r0, r2
   11828:	eb71 0303 	sbcs.w	r3, r1, r3
   1182c:	d203      	bcs.n	11836 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
   1182e:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
   11832:	f141 0100 	adc.w	r1, r1, #0
}
   11836:	bd38      	pop	{r3, r4, r5, pc}
   11838:	20008d4c 	.word	0x20008d4c
   1183c:	20001278 	.word	0x20001278

00011840 <compare_set_nolocks>:
{
   11840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11842:	4606      	mov	r6, r0
   11844:	4614      	mov	r4, r2
   11846:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
   11848:	4610      	mov	r0, r2
   1184a:	4619      	mov	r1, r3
   1184c:	f00c f80c 	bl	1d868 <absolute_time_to_cc>
   11850:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
   11852:	f7ff ffd5 	bl	11800 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
   11856:	42a0      	cmp	r0, r4
   11858:	eb71 0305 	sbcs.w	r3, r1, r5
   1185c:	d21d      	bcs.n	1189a <compare_set_nolocks+0x5a>
		if (target_time - curr_time > COUNTER_SPAN) {
   1185e:	1a23      	subs	r3, r4, r0
   11860:	eb65 0101 	sbc.w	r1, r5, r1
   11864:	4a1b      	ldr	r2, [pc, #108]	; (118d4 <compare_set_nolocks+0x94>)
   11866:	4293      	cmp	r3, r2
   11868:	f171 0300 	sbcs.w	r3, r1, #0
   1186c:	d22f      	bcs.n	118ce <compare_set_nolocks+0x8e>
		if (target_time != cc_data[chan].target_time) {
   1186e:	4b1a      	ldr	r3, [pc, #104]	; (118d8 <compare_set_nolocks+0x98>)
   11870:	eb03 1306 	add.w	r3, r3, r6, lsl #4
   11874:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
   11878:	42ab      	cmp	r3, r5
   1187a:	bf08      	it	eq
   1187c:	42a2      	cmpeq	r2, r4
   1187e:	d01a      	beq.n	118b6 <compare_set_nolocks+0x76>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
   11880:	4639      	mov	r1, r7
   11882:	4630      	mov	r0, r6
   11884:	f00c f801 	bl	1d88a <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
   11888:	4639      	mov	r1, r7
   1188a:	f00b ffdd 	bl	1d848 <counter_sub>
   1188e:	1900      	adds	r0, r0, r4
   11890:	f145 0300 	adc.w	r3, r5, #0
   11894:	4604      	mov	r4, r0
   11896:	461d      	mov	r5, r3
   11898:	e00d      	b.n	118b6 <compare_set_nolocks+0x76>
		atomic_or(&force_isr_mask, BIT(chan));
   1189a:	2301      	movs	r3, #1
   1189c:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1189e:	4a0f      	ldr	r2, [pc, #60]	; (118dc <compare_set_nolocks+0x9c>)
   118a0:	f3bf 8f5b 	dmb	ish
   118a4:	e852 1f00 	ldrex	r1, [r2]
   118a8:	4319      	orrs	r1, r3
   118aa:	e842 1000 	strex	r0, r1, [r2]
   118ae:	2800      	cmp	r0, #0
   118b0:	d1f8      	bne.n	118a4 <compare_set_nolocks+0x64>
   118b2:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
   118b6:	4b08      	ldr	r3, [pc, #32]	; (118d8 <compare_set_nolocks+0x98>)
   118b8:	0132      	lsls	r2, r6, #4
   118ba:	eb03 1606 	add.w	r6, r3, r6, lsl #4
   118be:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
   118c2:	9906      	ldr	r1, [sp, #24]
   118c4:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
   118c6:	9b07      	ldr	r3, [sp, #28]
   118c8:	6073      	str	r3, [r6, #4]
	return ret;
   118ca:	2000      	movs	r0, #0
}
   118cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
   118ce:	f06f 0015 	mvn.w	r0, #21
   118d2:	e7fb      	b.n	118cc <compare_set_nolocks+0x8c>
   118d4:	01000001 	.word	0x01000001
   118d8:	20001280 	.word	0x20001280
   118dc:	20008d44 	.word	0x20008d44

000118e0 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
   118e0:	b530      	push	{r4, r5, lr}
   118e2:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
   118e4:	2300      	movs	r3, #0
   118e6:	4a1d      	ldr	r2, [pc, #116]	; (1195c <sys_clock_driver_init+0x7c>)
   118e8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   118ec:	2b00      	cmp	r3, #0
   118ee:	dd24      	ble.n	1193a <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
   118f0:	4c1a      	ldr	r4, [pc, #104]	; (1195c <sys_clock_driver_init+0x7c>)
   118f2:	2502      	movs	r5, #2
   118f4:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   118f8:	4b19      	ldr	r3, [pc, #100]	; (11960 <sys_clock_driver_init+0x80>)
   118fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   118fe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
   11902:	2200      	movs	r2, #0
   11904:	2101      	movs	r1, #1
   11906:	2011      	movs	r0, #17
   11908:	f7f3 f9a0 	bl	4c4c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
   1190c:	2011      	movs	r0, #17
   1190e:	f7f3 f96d 	bl	4bec <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
   11912:	2301      	movs	r3, #1
   11914:	60a3      	str	r3, [r4, #8]
   11916:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
   11918:	4a12      	ldr	r2, [pc, #72]	; (11964 <sys_clock_driver_init+0x84>)
   1191a:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1191c:	2400      	movs	r4, #0
   1191e:	9401      	str	r4, [sp, #4]
   11920:	4b11      	ldr	r3, [pc, #68]	; (11968 <sys_clock_driver_init+0x88>)
   11922:	9300      	str	r3, [sp, #0]
   11924:	4a11      	ldr	r2, [pc, #68]	; (1196c <sys_clock_driver_init+0x8c>)
   11926:	2300      	movs	r3, #0
   11928:	4620      	mov	r0, r4
   1192a:	f00b ffe9 	bl	1d900 <compare_set>

	z_nrf_clock_control_lf_on(mode);
   1192e:	4628      	mov	r0, r5
   11930:	f7ff fa8e 	bl	10e50 <z_nrf_clock_control_lf_on>

	return 0;
}
   11934:	4620      	mov	r0, r4
   11936:	b003      	add	sp, #12
   11938:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
   1193a:	4a0d      	ldr	r2, [pc, #52]	; (11970 <sys_clock_driver_init+0x90>)
   1193c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
   11940:	f04f 30ff 	mov.w	r0, #4294967295
   11944:	f04f 31ff 	mov.w	r1, #4294967295
   11948:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1194c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   11950:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
   11952:	4902      	ldr	r1, [pc, #8]	; (1195c <sys_clock_driver_init+0x7c>)
   11954:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   11958:	3301      	adds	r3, #1
   1195a:	e7c7      	b.n	118ec <sys_clock_driver_init+0xc>
   1195c:	40011000 	.word	0x40011000
   11960:	e000e100 	.word	0xe000e100
   11964:	20008d48 	.word	0x20008d48
   11968:	00011789 	.word	0x00011789
   1196c:	007fffff 	.word	0x007fffff
   11970:	20001280 	.word	0x20001280

00011974 <process_channel>:
{
   11974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   11978:	b082      	sub	sp, #8
   1197a:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
   1197c:	f7ff fe98 	bl	116b0 <channel_processing_check_and_clear>
   11980:	b910      	cbnz	r0, 11988 <process_channel+0x14>
}
   11982:	b002      	add	sp, #8
   11984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
   11988:	f7ff ff3a 	bl	11800 <z_nrf_rtc_timer_read>
   1198c:	4682      	mov	sl, r0
   1198e:	460e      	mov	r6, r1
		mcu_critical_state = full_int_lock();
   11990:	f00b ff6d 	bl	1d86e <full_int_lock>
   11994:	4605      	mov	r5, r0
		expire_time = cc_data[chan].target_time;
   11996:	4b13      	ldr	r3, [pc, #76]	; (119e4 <process_channel+0x70>)
   11998:	eb03 1304 	add.w	r3, r3, r4, lsl #4
   1199c:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
   119a0:	45c2      	cmp	sl, r8
   119a2:	eb76 0309 	sbcs.w	r3, r6, r9
   119a6:	d20b      	bcs.n	119c0 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
   119a8:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
   119aa:	4628      	mov	r0, r5
   119ac:	f00b ff68 	bl	1d880 <full_int_unlock>
		if (handler) {
   119b0:	2e00      	cmp	r6, #0
   119b2:	d0e6      	beq.n	11982 <process_channel+0xe>
			handler(chan, expire_time, user_context);
   119b4:	9700      	str	r7, [sp, #0]
   119b6:	4642      	mov	r2, r8
   119b8:	464b      	mov	r3, r9
   119ba:	4620      	mov	r0, r4
   119bc:	47b0      	blx	r6
}
   119be:	e7e0      	b.n	11982 <process_channel+0xe>
			handler = cc_data[chan].callback;
   119c0:	4a08      	ldr	r2, [pc, #32]	; (119e4 <process_channel+0x70>)
   119c2:	0123      	lsls	r3, r4, #4
   119c4:	eb02 1104 	add.w	r1, r2, r4, lsl #4
   119c8:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
   119ca:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
   119cc:	2000      	movs	r0, #0
   119ce:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   119d0:	f04f 32ff 	mov.w	r2, #4294967295
   119d4:	f04f 33ff 	mov.w	r3, #4294967295
   119d8:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
   119dc:	4620      	mov	r0, r4
   119de:	f7ff fe2f 	bl	11640 <event_disable>
   119e2:	e7e2      	b.n	119aa <process_channel+0x36>
   119e4:	20001280 	.word	0x20001280

000119e8 <rtc_nrf_isr>:
{
   119e8:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
   119ea:	4b0e      	ldr	r3, [pc, #56]	; (11a24 <rtc_nrf_isr+0x3c>)
   119ec:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
   119f0:	f013 0f02 	tst.w	r3, #2
   119f4:	d00d      	beq.n	11a12 <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   119f6:	4b0b      	ldr	r3, [pc, #44]	; (11a24 <rtc_nrf_isr+0x3c>)
   119f8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   119fc:	b14b      	cbz	r3, 11a12 <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   119fe:	4b09      	ldr	r3, [pc, #36]	; (11a24 <rtc_nrf_isr+0x3c>)
   11a00:	2200      	movs	r2, #0
   11a02:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   11a06:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
   11a0a:	4a07      	ldr	r2, [pc, #28]	; (11a28 <rtc_nrf_isr+0x40>)
   11a0c:	6813      	ldr	r3, [r2, #0]
   11a0e:	3301      	adds	r3, #1
   11a10:	6013      	str	r3, [r2, #0]
{
   11a12:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   11a14:	2c00      	cmp	r4, #0
   11a16:	dd00      	ble.n	11a1a <rtc_nrf_isr+0x32>
}
   11a18:	bd10      	pop	{r4, pc}
		process_channel(chan);
   11a1a:	4620      	mov	r0, r4
   11a1c:	f7ff ffaa 	bl	11974 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   11a20:	3401      	adds	r4, #1
   11a22:	e7f7      	b.n	11a14 <rtc_nrf_isr+0x2c>
   11a24:	40011000 	.word	0x40011000
   11a28:	20008d4c 	.word	0x20008d4c

00011a2c <sys_clock_set_timeout>:
{
   11a2c:	b510      	push	{r4, lr}
   11a2e:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   11a30:	f1b0 3fff 	cmp.w	r0, #4294967295
   11a34:	d006      	beq.n	11a44 <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   11a36:	2801      	cmp	r0, #1
   11a38:	dd06      	ble.n	11a48 <sys_clock_set_timeout+0x1c>
   11a3a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   11a3e:	da05      	bge.n	11a4c <sys_clock_set_timeout+0x20>
   11a40:	1e44      	subs	r4, r0, #1
   11a42:	e004      	b.n	11a4e <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   11a44:	480f      	ldr	r0, [pc, #60]	; (11a84 <sys_clock_set_timeout+0x58>)
   11a46:	e7f8      	b.n	11a3a <sys_clock_set_timeout+0xe>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   11a48:	2400      	movs	r4, #0
   11a4a:	e000      	b.n	11a4e <sys_clock_set_timeout+0x22>
   11a4c:	4c0d      	ldr	r4, [pc, #52]	; (11a84 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
   11a4e:	f7ff fed7 	bl	11800 <z_nrf_rtc_timer_read>
   11a52:	4b0d      	ldr	r3, [pc, #52]	; (11a88 <sys_clock_set_timeout+0x5c>)
   11a54:	6819      	ldr	r1, [r3, #0]
   11a56:	685b      	ldr	r3, [r3, #4]
   11a58:	1a40      	subs	r0, r0, r1
	if (unannounced >= COUNTER_HALF_SPAN) {
   11a5a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   11a5e:	d300      	bcc.n	11a62 <sys_clock_set_timeout+0x36>
		ticks = 0;
   11a60:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
   11a62:	4420      	add	r0, r4
   11a64:	1c42      	adds	r2, r0, #1
	if (cyc > MAX_CYCLES) {
   11a66:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
   11a6a:	d300      	bcc.n	11a6e <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
   11a6c:	4a05      	ldr	r2, [pc, #20]	; (11a84 <sys_clock_set_timeout+0x58>)
	uint64_t target_time = cyc + last_count;
   11a6e:	2000      	movs	r0, #0
   11a70:	188a      	adds	r2, r1, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
   11a72:	9001      	str	r0, [sp, #4]
   11a74:	4905      	ldr	r1, [pc, #20]	; (11a8c <sys_clock_set_timeout+0x60>)
   11a76:	9100      	str	r1, [sp, #0]
   11a78:	f143 0300 	adc.w	r3, r3, #0
   11a7c:	f00b ff40 	bl	1d900 <compare_set>
}
   11a80:	b002      	add	sp, #8
   11a82:	bd10      	pop	{r4, pc}
   11a84:	007fffff 	.word	0x007fffff
   11a88:	20001290 	.word	0x20001290
   11a8c:	00011789 	.word	0x00011789

00011a90 <sys_clock_elapsed>:
{
   11a90:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
   11a92:	f7ff feb5 	bl	11800 <z_nrf_rtc_timer_read>
   11a96:	4b02      	ldr	r3, [pc, #8]	; (11aa0 <sys_clock_elapsed+0x10>)
   11a98:	681b      	ldr	r3, [r3, #0]
}
   11a9a:	1ac0      	subs	r0, r0, r3
   11a9c:	bd08      	pop	{r3, pc}
   11a9e:	bf00      	nop
   11aa0:	20001290 	.word	0x20001290

00011aa4 <nrf_pin_configure>:
 * @param input Pin input buffer connection.
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
   11aa4:	b500      	push	{lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
   11aa6:	f410 5f80 	tst.w	r0, #4096	; 0x1000
   11aaa:	d001      	beq.n	11ab0 <nrf_pin_configure+0xc>
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   11aac:	2201      	movs	r2, #1
		dir = NRF_GPIO_PIN_DIR_INPUT;
   11aae:	2100      	movs	r1, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
   11ab0:	f3c0 1e81 	ubfx	lr, r0, #6, #2
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
   11ab4:	f3c0 2c03 	ubfx	ip, r0, #8, #4
    *p_pin = pin_number & 0x1F;
   11ab8:	f000 031f 	and.w	r3, r0, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11abc:	f010 0f20 	tst.w	r0, #32
   11ac0:	d10d      	bne.n	11ade <nrf_pin_configure+0x3a>
        case 0: return NRF_P0;
   11ac2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   11ac6:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
   11aca:	ea41 018e 	orr.w	r1, r1, lr, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   11ace:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
   11ad2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   11ad6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
}
   11ada:	f85d fb04 	ldr.w	pc, [sp], #4
        case 1: return NRF_P1;
   11ade:	4801      	ldr	r0, [pc, #4]	; (11ae4 <nrf_pin_configure+0x40>)
   11ae0:	e7f1      	b.n	11ac6 <nrf_pin_configure+0x22>
   11ae2:	bf00      	nop
   11ae4:	50000300 	.word	0x50000300

00011ae8 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
   11ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11aea:	4605      	mov	r5, r0
   11aec:	460e      	mov	r6, r1
   11aee:	4617      	mov	r7, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   11af0:	2400      	movs	r4, #0
   11af2:	e017      	b.n	11b24 <pinctrl_configure_pins+0x3c>
		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
   11af4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11af8:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
   11afc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
   11b00:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11b04:	f012 0f20 	tst.w	r2, #32
   11b08:	d14e      	bne.n	11ba8 <pinctrl_configure_pins+0xc0>
        case 0: return NRF_P0;
   11b0a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   11b0e:	2101      	movs	r1, #1
   11b10:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTSET = set_mask;
   11b14:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11b18:	460a      	mov	r2, r1
   11b1a:	5828      	ldr	r0, [r5, r0]
   11b1c:	f7ff ffc2 	bl	11aa4 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   11b20:	3401      	adds	r4, #1
   11b22:	b2e4      	uxtb	r4, r4
   11b24:	42b4      	cmp	r4, r6
   11b26:	f080 816b 	bcs.w	11e00 <pinctrl_configure_pins+0x318>
		switch (NRF_GET_FUN(pins[i])) {
   11b2a:	00a0      	lsls	r0, r4, #2
   11b2c:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   11b30:	0c1a      	lsrs	r2, r3, #16
   11b32:	2a19      	cmp	r2, #25
   11b34:	f200 8166 	bhi.w	11e04 <pinctrl_configure_pins+0x31c>
   11b38:	a101      	add	r1, pc, #4	; (adr r1, 11b40 <pinctrl_configure_pins+0x58>)
   11b3a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
   11b3e:	bf00      	nop
   11b40:	00011af5 	.word	0x00011af5
   11b44:	00011bad 	.word	0x00011bad
   11b48:	00011bc3 	.word	0x00011bc3
   11b4c:	00011bf5 	.word	0x00011bf5
   11b50:	00011c0b 	.word	0x00011c0b
   11b54:	00011c3d 	.word	0x00011c3d
   11b58:	00011c6f 	.word	0x00011c6f
   11b5c:	00011e05 	.word	0x00011e05
   11b60:	00011e05 	.word	0x00011e05
   11b64:	00011e05 	.word	0x00011e05
   11b68:	00011e05 	.word	0x00011e05
   11b6c:	00011c85 	.word	0x00011c85
   11b70:	00011c9b 	.word	0x00011c9b
   11b74:	00011e05 	.word	0x00011e05
   11b78:	00011e05 	.word	0x00011e05
   11b7c:	00011e05 	.word	0x00011e05
   11b80:	00011e05 	.word	0x00011e05
   11b84:	00011e05 	.word	0x00011e05
   11b88:	00011e05 	.word	0x00011e05
   11b8c:	00011e05 	.word	0x00011e05
   11b90:	00011e05 	.word	0x00011e05
   11b94:	00011e05 	.word	0x00011e05
   11b98:	00011cb1 	.word	0x00011cb1
   11b9c:	00011d05 	.word	0x00011d05
   11ba0:	00011d59 	.word	0x00011d59
   11ba4:	00011dad 	.word	0x00011dad
        case 1: return NRF_P1;
   11ba8:	4a98      	ldr	r2, [pc, #608]	; (11e0c <pinctrl_configure_pins+0x324>)
   11baa:	e7b0      	b.n	11b0e <pinctrl_configure_pins+0x26>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
		case NRF_FUN_UART_RX:
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
   11bac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11bb0:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   11bb4:	2200      	movs	r2, #0
   11bb6:	4611      	mov	r1, r2
   11bb8:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   11bbc:	f7ff ff72 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
   11bc0:	e7ae      	b.n	11b20 <pinctrl_configure_pins+0x38>
		case NRF_FUN_UART_RTS:
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
   11bc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11bc6:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
   11bca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
   11bce:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11bd2:	f012 0f20 	tst.w	r2, #32
   11bd6:	d10b      	bne.n	11bf0 <pinctrl_configure_pins+0x108>
        case 0: return NRF_P0;
   11bd8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   11bdc:	2101      	movs	r1, #1
   11bde:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTSET = set_mask;
   11be2:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11be6:	460a      	mov	r2, r1
   11be8:	5828      	ldr	r0, [r5, r0]
   11bea:	f7ff ff5b 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
   11bee:	e797      	b.n	11b20 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
   11bf0:	4a86      	ldr	r2, [pc, #536]	; (11e0c <pinctrl_configure_pins+0x324>)
   11bf2:	e7f3      	b.n	11bdc <pinctrl_configure_pins+0xf4>
		case NRF_FUN_UART_CTS:
			NRF_PSEL_UART(reg, CTS) = NRF_GET_PIN(pins[i]);
   11bf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11bf8:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   11bfc:	2200      	movs	r2, #0
   11bfe:	4611      	mov	r1, r2
   11c00:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   11c04:	f7ff ff4e 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
   11c08:	e78a      	b.n	11b20 <pinctrl_configure_pins+0x38>
#endif /* defined(NRF_PSEL_UART) */
#if defined(NRF_PSEL_SPIM)
		case NRF_FUN_SPIM_SCK:
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
   11c0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11c0e:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
   11c12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
   11c16:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11c1a:	f012 0f20 	tst.w	r2, #32
   11c1e:	d10b      	bne.n	11c38 <pinctrl_configure_pins+0x150>
        case 0: return NRF_P0;
   11c20:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   11c24:	2101      	movs	r1, #1
   11c26:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTCLR = clr_mask;
   11c2a:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11c2e:	2200      	movs	r2, #0
   11c30:	5828      	ldr	r0, [r5, r0]
   11c32:	f7ff ff37 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
   11c36:	e773      	b.n	11b20 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
   11c38:	4a74      	ldr	r2, [pc, #464]	; (11e0c <pinctrl_configure_pins+0x324>)
   11c3a:	e7f3      	b.n	11c24 <pinctrl_configure_pins+0x13c>
		case NRF_FUN_SPIM_MOSI:
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
   11c3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11c40:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
   11c44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
   11c48:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11c4c:	f012 0f20 	tst.w	r2, #32
   11c50:	d10b      	bne.n	11c6a <pinctrl_configure_pins+0x182>
        case 0: return NRF_P0;
   11c52:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   11c56:	2101      	movs	r1, #1
   11c58:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTCLR = clr_mask;
   11c5c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11c60:	460a      	mov	r2, r1
   11c62:	5828      	ldr	r0, [r5, r0]
   11c64:	f7ff ff1e 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
   11c68:	e75a      	b.n	11b20 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
   11c6a:	4a68      	ldr	r2, [pc, #416]	; (11e0c <pinctrl_configure_pins+0x324>)
   11c6c:	e7f3      	b.n	11c56 <pinctrl_configure_pins+0x16e>
		case NRF_FUN_SPIM_MISO:
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
   11c6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11c72:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   11c76:	2200      	movs	r2, #0
   11c78:	4611      	mov	r1, r2
   11c7a:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   11c7e:	f7ff ff11 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
   11c82:	e74d      	b.n	11b20 <pinctrl_configure_pins+0x38>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_SPIS) */
#if defined(NRF_PSEL_TWIM)
		case NRF_FUN_TWIM_SCL:
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
   11c84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11c88:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   11c8c:	2200      	movs	r2, #0
   11c8e:	4611      	mov	r1, r2
   11c90:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   11c94:	f7ff ff06 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
   11c98:	e742      	b.n	11b20 <pinctrl_configure_pins+0x38>
		case NRF_FUN_TWIM_SDA:
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
   11c9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11c9e:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   11ca2:	2200      	movs	r2, #0
   11ca4:	4611      	mov	r1, r2
   11ca6:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   11caa:	f7ff fefb 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
   11cae:	e737      	b.n	11b20 <pinctrl_configure_pins+0x38>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_PDM) */
#if defined(NRF_PSEL_PWM)
		case NRF_FUN_PWM_OUT0:
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
   11cb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11cb4:	f8c7 3560 	str.w	r3, [r7, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
   11cb8:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   11cbc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
   11cc0:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   11cc4:	d111      	bne.n	11cea <pinctrl_configure_pins+0x202>
    *p_pin = pin_number & 0x1F;
   11cc6:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11cca:	0953      	lsrs	r3, r2, #5
   11ccc:	d10b      	bne.n	11ce6 <pinctrl_configure_pins+0x1fe>
        case 0: return NRF_P0;
   11cce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   11cd2:	2301      	movs	r3, #1
   11cd4:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
   11cd6:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11cda:	2201      	movs	r2, #1
   11cdc:	4611      	mov	r1, r2
   11cde:	5828      	ldr	r0, [r5, r0]
   11ce0:	f7ff fee0 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
   11ce4:	e71c      	b.n	11b20 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
   11ce6:	4a49      	ldr	r2, [pc, #292]	; (11e0c <pinctrl_configure_pins+0x324>)
   11ce8:	e7f3      	b.n	11cd2 <pinctrl_configure_pins+0x1ea>
    *p_pin = pin_number & 0x1F;
   11cea:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11cee:	0953      	lsrs	r3, r2, #5
   11cf0:	d106      	bne.n	11d00 <pinctrl_configure_pins+0x218>
        case 0: return NRF_P0;
   11cf2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   11cf6:	2301      	movs	r3, #1
   11cf8:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
   11cfa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
   11cfe:	e7ec      	b.n	11cda <pinctrl_configure_pins+0x1f2>
        case 1: return NRF_P1;
   11d00:	4a42      	ldr	r2, [pc, #264]	; (11e0c <pinctrl_configure_pins+0x324>)
   11d02:	e7f8      	b.n	11cf6 <pinctrl_configure_pins+0x20e>
		case NRF_FUN_PWM_OUT1:
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
   11d04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11d08:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
   11d0c:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   11d10:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
   11d14:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   11d18:	d111      	bne.n	11d3e <pinctrl_configure_pins+0x256>
    *p_pin = pin_number & 0x1F;
   11d1a:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11d1e:	0953      	lsrs	r3, r2, #5
   11d20:	d10b      	bne.n	11d3a <pinctrl_configure_pins+0x252>
        case 0: return NRF_P0;
   11d22:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   11d26:	2301      	movs	r3, #1
   11d28:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
   11d2a:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11d2e:	2201      	movs	r2, #1
   11d30:	4611      	mov	r1, r2
   11d32:	5828      	ldr	r0, [r5, r0]
   11d34:	f7ff feb6 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
   11d38:	e6f2      	b.n	11b20 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
   11d3a:	4a34      	ldr	r2, [pc, #208]	; (11e0c <pinctrl_configure_pins+0x324>)
   11d3c:	e7f3      	b.n	11d26 <pinctrl_configure_pins+0x23e>
    *p_pin = pin_number & 0x1F;
   11d3e:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11d42:	0953      	lsrs	r3, r2, #5
   11d44:	d106      	bne.n	11d54 <pinctrl_configure_pins+0x26c>
        case 0: return NRF_P0;
   11d46:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   11d4a:	2301      	movs	r3, #1
   11d4c:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
   11d4e:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
   11d52:	e7ec      	b.n	11d2e <pinctrl_configure_pins+0x246>
        case 1: return NRF_P1;
   11d54:	4a2d      	ldr	r2, [pc, #180]	; (11e0c <pinctrl_configure_pins+0x324>)
   11d56:	e7f8      	b.n	11d4a <pinctrl_configure_pins+0x262>
		case NRF_FUN_PWM_OUT2:
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
   11d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11d5c:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
   11d60:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   11d64:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
   11d68:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   11d6c:	d111      	bne.n	11d92 <pinctrl_configure_pins+0x2aa>
    *p_pin = pin_number & 0x1F;
   11d6e:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11d72:	0953      	lsrs	r3, r2, #5
   11d74:	d10b      	bne.n	11d8e <pinctrl_configure_pins+0x2a6>
        case 0: return NRF_P0;
   11d76:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   11d7a:	2301      	movs	r3, #1
   11d7c:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
   11d7e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11d82:	2201      	movs	r2, #1
   11d84:	4611      	mov	r1, r2
   11d86:	5828      	ldr	r0, [r5, r0]
   11d88:	f7ff fe8c 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
   11d8c:	e6c8      	b.n	11b20 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
   11d8e:	4a1f      	ldr	r2, [pc, #124]	; (11e0c <pinctrl_configure_pins+0x324>)
   11d90:	e7f3      	b.n	11d7a <pinctrl_configure_pins+0x292>
    *p_pin = pin_number & 0x1F;
   11d92:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11d96:	0953      	lsrs	r3, r2, #5
   11d98:	d106      	bne.n	11da8 <pinctrl_configure_pins+0x2c0>
        case 0: return NRF_P0;
   11d9a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   11d9e:	2301      	movs	r3, #1
   11da0:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
   11da2:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
   11da6:	e7ec      	b.n	11d82 <pinctrl_configure_pins+0x29a>
        case 1: return NRF_P1;
   11da8:	4a18      	ldr	r2, [pc, #96]	; (11e0c <pinctrl_configure_pins+0x324>)
   11daa:	e7f8      	b.n	11d9e <pinctrl_configure_pins+0x2b6>
		case NRF_FUN_PWM_OUT3:
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
   11dac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   11db0:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
   11db4:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   11db8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
   11dbc:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   11dc0:	d111      	bne.n	11de6 <pinctrl_configure_pins+0x2fe>
    *p_pin = pin_number & 0x1F;
   11dc2:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11dc6:	0953      	lsrs	r3, r2, #5
   11dc8:	d10b      	bne.n	11de2 <pinctrl_configure_pins+0x2fa>
        case 0: return NRF_P0;
   11dca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   11dce:	2301      	movs	r3, #1
   11dd0:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
   11dd2:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   11dd6:	2201      	movs	r2, #1
   11dd8:	4611      	mov	r1, r2
   11dda:	5828      	ldr	r0, [r5, r0]
   11ddc:	f7ff fe62 	bl	11aa4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
   11de0:	e69e      	b.n	11b20 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
   11de2:	4a0a      	ldr	r2, [pc, #40]	; (11e0c <pinctrl_configure_pins+0x324>)
   11de4:	e7f3      	b.n	11dce <pinctrl_configure_pins+0x2e6>
    *p_pin = pin_number & 0x1F;
   11de6:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   11dea:	0953      	lsrs	r3, r2, #5
   11dec:	d106      	bne.n	11dfc <pinctrl_configure_pins+0x314>
        case 0: return NRF_P0;
   11dee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   11df2:	2301      	movs	r3, #1
   11df4:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
   11df6:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
   11dfa:	e7ec      	b.n	11dd6 <pinctrl_configure_pins+0x2ee>
        case 1: return NRF_P1;
   11dfc:	4a03      	ldr	r2, [pc, #12]	; (11e0c <pinctrl_configure_pins+0x324>)
   11dfe:	e7f8      	b.n	11df2 <pinctrl_configure_pins+0x30a>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
   11e00:	2000      	movs	r0, #0
   11e02:	e001      	b.n	11e08 <pinctrl_configure_pins+0x320>
		switch (NRF_GET_FUN(pins[i])) {
   11e04:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
   11e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11e0a:	bf00      	nop
   11e0c:	50000300 	.word	0x50000300

00011e10 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   11e10:	4b02      	ldr	r3, [pc, #8]	; (11e1c <nvmc_wait+0xc>)
   11e12:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
   11e16:	2b00      	cmp	r3, #0
   11e18:	d0fa      	beq.n	11e10 <nvmc_wait>
}
   11e1a:	4770      	bx	lr
   11e1c:	4001e000 	.word	0x4001e000

00011e20 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
   11e20:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
   11e22:	4b03      	ldr	r3, [pc, #12]	; (11e30 <nvmc_config+0x10>)
   11e24:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
   11e28:	f7ff fff2 	bl	11e10 <nvmc_wait>
}
   11e2c:	bd08      	pop	{r3, pc}
   11e2e:	bf00      	nop
   11e30:	4001e000 	.word	0x4001e000

00011e34 <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
   11e34:	4b01      	ldr	r3, [pc, #4]	; (11e3c <SystemCoreClockUpdate+0x8>)
   11e36:	4a02      	ldr	r2, [pc, #8]	; (11e40 <SystemCoreClockUpdate+0xc>)
   11e38:	601a      	str	r2, [r3, #0]
}
   11e3a:	4770      	bx	lr
   11e3c:	200008c8 	.word	0x200008c8
   11e40:	03d09000 	.word	0x03d09000

00011e44 <SystemInit>:

void SystemInit(void)
{
   11e44:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
   11e46:	f00b fd92 	bl	1d96e <nrf52_errata_36>
   11e4a:	b140      	cbz	r0, 11e5e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
   11e4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   11e50:	2200      	movs	r2, #0
   11e52:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
   11e56:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
   11e5a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
   11e5e:	f00b fd90 	bl	1d982 <nrf52_errata_66>
   11e62:	2800      	cmp	r0, #0
   11e64:	d046      	beq.n	11ef4 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
   11e66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11e6a:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
   11e6e:	4b45      	ldr	r3, [pc, #276]	; (11f84 <SystemInit+0x140>)
   11e70:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
   11e74:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
   11e78:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
   11e7c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
   11e80:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
   11e84:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
   11e88:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
   11e8c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
   11e90:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
   11e94:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
   11e98:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
   11e9c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
   11ea0:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
   11ea4:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
   11ea8:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
   11eac:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
   11eb0:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
   11eb4:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
   11eb8:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
   11ebc:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
   11ec0:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
   11ec4:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
   11ec8:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
   11ecc:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
   11ed0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
   11ed4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
   11ed8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
   11edc:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
   11ee0:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
   11ee4:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
   11ee8:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
   11eec:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
   11ef0:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
   11ef4:	f00b fd4f 	bl	1d996 <nrf52_errata_136>
   11ef8:	b160      	cbz	r0, 11f14 <SystemInit+0xd0>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
   11efa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   11efe:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
   11f02:	f013 0f01 	tst.w	r3, #1
   11f06:	d005      	beq.n	11f14 <SystemInit+0xd0>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
   11f08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   11f0c:	f06f 0201 	mvn.w	r2, #1
   11f10:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
   11f14:	f00b fd49 	bl	1d9aa <nrf52_configuration_249>
   11f18:	b138      	cbz	r0, 11f2a <SystemInit+0xe6>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
   11f1a:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   11f1e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
   11f22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   11f26:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
   11f2a:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   11f2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
   11f32:	2b00      	cmp	r3, #0
   11f34:	db08      	blt.n	11f48 <SystemInit+0x104>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
   11f36:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   11f3a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
   11f3e:	2b00      	cmp	r3, #0
   11f40:	db02      	blt.n	11f48 <SystemInit+0x104>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
   11f42:	f7ff ff77 	bl	11e34 <SystemCoreClockUpdate>
}
   11f46:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
   11f48:	2001      	movs	r0, #1
   11f4a:	f7ff ff69 	bl	11e20 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
   11f4e:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
   11f52:	2512      	movs	r5, #18
   11f54:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
   11f58:	f7ff ff5a 	bl	11e10 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
   11f5c:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
   11f60:	f7ff ff56 	bl	11e10 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
   11f64:	2000      	movs	r0, #0
   11f66:	f7ff ff5b 	bl	11e20 <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
   11f6a:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   11f6e:	4906      	ldr	r1, [pc, #24]	; (11f88 <SystemInit+0x144>)
   11f70:	68ca      	ldr	r2, [r1, #12]
   11f72:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   11f76:	4b05      	ldr	r3, [pc, #20]	; (11f8c <SystemInit+0x148>)
   11f78:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   11f7a:	60cb      	str	r3, [r1, #12]
   11f7c:	f3bf 8f4f 	dsb	sy
    __NOP();
   11f80:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   11f82:	e7fd      	b.n	11f80 <SystemInit+0x13c>
   11f84:	4000c000 	.word	0x4000c000
   11f88:	e000ed00 	.word	0xe000ed00
   11f8c:	05fa0004 	.word	0x05fa0004

00011f90 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
   11f90:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
   11f92:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
   11f94:	fab4 f384 	clz	r3, r4
   11f98:	f1c3 031f 	rsb	r3, r3, #31
   11f9c:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
   11fa0:	2b00      	cmp	r3, #0
   11fa2:	db16      	blt.n	11fd2 <nrfx_flag32_alloc+0x42>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
   11fa4:	2201      	movs	r2, #1
   11fa6:	fa02 f303 	lsl.w	r3, r2, r3
   11faa:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   11fae:	f3bf 8f5b 	dmb	ish
   11fb2:	e850 2f00 	ldrex	r2, [r0]
   11fb6:	42a2      	cmp	r2, r4
   11fb8:	d104      	bne.n	11fc4 <nrfx_flag32_alloc+0x34>
   11fba:	e840 3e00 	strex	lr, r3, [r0]
   11fbe:	f1be 0f00 	cmp.w	lr, #0
   11fc2:	d1f6      	bne.n	11fb2 <nrfx_flag32_alloc+0x22>
   11fc4:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   11fc8:	d1e3      	bne.n	11f92 <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
   11fca:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
   11fce:	4802      	ldr	r0, [pc, #8]	; (11fd8 <nrfx_flag32_alloc+0x48>)
}
   11fd0:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
   11fd2:	4802      	ldr	r0, [pc, #8]	; (11fdc <nrfx_flag32_alloc+0x4c>)
   11fd4:	e7fc      	b.n	11fd0 <nrfx_flag32_alloc+0x40>
   11fd6:	bf00      	nop
   11fd8:	0bad0000 	.word	0x0bad0000
   11fdc:	0bad0002 	.word	0x0bad0002

00011fe0 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
   11fe0:	6803      	ldr	r3, [r0, #0]
   11fe2:	40cb      	lsrs	r3, r1
   11fe4:	f013 0f01 	tst.w	r3, #1
   11fe8:	d115      	bne.n	12016 <nrfx_flag32_free+0x36>
{
   11fea:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
   11fec:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
   11fee:	2301      	movs	r3, #1
   11ff0:	408b      	lsls	r3, r1
   11ff2:	4313      	orrs	r3, r2
   11ff4:	f3bf 8f5b 	dmb	ish
   11ff8:	e850 cf00 	ldrex	ip, [r0]
   11ffc:	4594      	cmp	ip, r2
   11ffe:	d104      	bne.n	1200a <nrfx_flag32_free+0x2a>
   12000:	e840 3e00 	strex	lr, r3, [r0]
   12004:	f1be 0f00 	cmp.w	lr, #0
   12008:	d1f6      	bne.n	11ff8 <nrfx_flag32_free+0x18>
   1200a:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1200e:	d1ed      	bne.n	11fec <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
   12010:	4802      	ldr	r0, [pc, #8]	; (1201c <nrfx_flag32_free+0x3c>)
}
   12012:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
   12016:	4802      	ldr	r0, [pc, #8]	; (12020 <nrfx_flag32_free+0x40>)
}
   12018:	4770      	bx	lr
   1201a:	bf00      	nop
   1201c:	0bad0000 	.word	0x0bad0000
   12020:	0bad0004 	.word	0x0bad0004

00012024 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
   12024:	4b05      	ldr	r3, [pc, #20]	; (1203c <nrfx_clock_init+0x18>)
   12026:	791b      	ldrb	r3, [r3, #4]
   12028:	b92b      	cbnz	r3, 12036 <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
   1202a:	4b04      	ldr	r3, [pc, #16]	; (1203c <nrfx_clock_init+0x18>)
   1202c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
   1202e:	2201      	movs	r2, #1
   12030:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
   12032:	4803      	ldr	r0, [pc, #12]	; (12040 <nrfx_clock_init+0x1c>)
   12034:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
   12036:	4803      	ldr	r0, [pc, #12]	; (12044 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
   12038:	4770      	bx	lr
   1203a:	bf00      	nop
   1203c:	20008d50 	.word	0x20008d50
   12040:	0bad0000 	.word	0x0bad0000
   12044:	0bad000c 	.word	0x0bad000c

00012048 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
   12048:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1204a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1204e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
   12052:	b163      	cbz	r3, 1206e <nrfx_power_clock_irq_handler+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12054:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   12058:	2000      	movs	r0, #0
   1205a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
   1205e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
   12062:	2201      	movs	r2, #1
   12064:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
   12068:	4b13      	ldr	r3, [pc, #76]	; (120b8 <nrfx_power_clock_irq_handler+0x70>)
   1206a:	681b      	ldr	r3, [r3, #0]
   1206c:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1206e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   12072:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
   12076:	b19b      	cbz	r3, 120a0 <nrfx_power_clock_irq_handler+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12078:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1207c:	2200      	movs	r2, #0
   1207e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   12082:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   12086:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1208a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
   1208e:	f012 0f03 	tst.w	r2, #3
   12092:	d106      	bne.n	120a2 <nrfx_power_clock_irq_handler+0x5a>
    p_reg->LFCLKSRC = (uint32_t)(source);
   12094:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   12098:	2201      	movs	r2, #1
   1209a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1209e:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
   120a0:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
   120a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   120a6:	2202      	movs	r2, #2
   120a8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   120ac:	4b02      	ldr	r3, [pc, #8]	; (120b8 <nrfx_power_clock_irq_handler+0x70>)
   120ae:	681b      	ldr	r3, [r3, #0]
   120b0:	2001      	movs	r0, #1
   120b2:	4798      	blx	r3
}
   120b4:	e7f4      	b.n	120a0 <nrfx_power_clock_irq_handler+0x58>
   120b6:	bf00      	nop
   120b8:	20008d50 	.word	0x20008d50

000120bc <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
   120bc:	3008      	adds	r0, #8
   120be:	4b03      	ldr	r3, [pc, #12]	; (120cc <pin_in_use+0x10>)
   120c0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   120c4:	f000 0001 	and.w	r0, r0, #1
   120c8:	4770      	bx	lr
   120ca:	bf00      	nop
   120cc:	200008cc 	.word	0x200008cc

000120d0 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
   120d0:	3008      	adds	r0, #8
   120d2:	4b03      	ldr	r3, [pc, #12]	; (120e0 <pin_in_use_by_te+0x10>)
   120d4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   120d8:	f3c0 1040 	ubfx	r0, r0, #5, #1
   120dc:	4770      	bx	lr
   120de:	bf00      	nop
   120e0:	200008cc 	.word	0x200008cc

000120e4 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
   120e4:	3008      	adds	r0, #8
   120e6:	4b04      	ldr	r3, [pc, #16]	; (120f8 <pin_has_trigger+0x14>)
   120e8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   120ec:	f010 001c 	ands.w	r0, r0, #28
   120f0:	bf18      	it	ne
   120f2:	2001      	movne	r0, #1
   120f4:	4770      	bx	lr
   120f6:	bf00      	nop
   120f8:	200008cc 	.word	0x200008cc

000120fc <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   120fc:	3008      	adds	r0, #8
   120fe:	4b03      	ldr	r3, [pc, #12]	; (1210c <pin_is_output+0x10>)
   12100:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   12104:	f3c0 0040 	ubfx	r0, r0, #1, #1
   12108:	4770      	bx	lr
   1210a:	bf00      	nop
   1210c:	200008cc 	.word	0x200008cc

00012110 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   12110:	3008      	adds	r0, #8
   12112:	4b02      	ldr	r3, [pc, #8]	; (1211c <pin_te_get+0xc>)
   12114:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   12118:	0b40      	lsrs	r0, r0, #13
   1211a:	4770      	bx	lr
   1211c:	200008cc 	.word	0x200008cc

00012120 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   12120:	2200      	movs	r2, #0
   12122:	e004      	b.n	1212e <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
   12124:	f04f 33ff 	mov.w	r3, #4294967295
   12128:	4283      	cmp	r3, r0
   1212a:	d00f      	beq.n	1214c <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1212c:	3201      	adds	r2, #1
   1212e:	2a29      	cmp	r2, #41	; 0x29
   12130:	d80a      	bhi.n	12148 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
   12132:	f102 0308 	add.w	r3, r2, #8
   12136:	4906      	ldr	r1, [pc, #24]	; (12150 <handler_in_use+0x30>)
   12138:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
   1213c:	f413 7f80 	tst.w	r3, #256	; 0x100
   12140:	d0f0      	beq.n	12124 <handler_in_use+0x4>
   12142:	f3c3 2343 	ubfx	r3, r3, #9, #4
   12146:	e7ef      	b.n	12128 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
   12148:	2000      	movs	r0, #0
   1214a:	4770      	bx	lr
            return true;
   1214c:	2001      	movs	r0, #1
}
   1214e:	4770      	bx	lr
   12150:	200008cc 	.word	0x200008cc

00012154 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
   12154:	2300      	movs	r3, #0
   12156:	b113      	cbz	r3, 1215e <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
   12158:	f04f 30ff 	mov.w	r0, #4294967295
}
   1215c:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1215e:	4a07      	ldr	r2, [pc, #28]	; (1217c <find_handler+0x28>)
   12160:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
   12164:	4282      	cmp	r2, r0
   12166:	d001      	beq.n	1216c <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
   12168:	3301      	adds	r3, #1
   1216a:	e7f4      	b.n	12156 <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1216c:	4a03      	ldr	r2, [pc, #12]	; (1217c <find_handler+0x28>)
   1216e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
   12172:	6852      	ldr	r2, [r2, #4]
   12174:	428a      	cmp	r2, r1
   12176:	d1f7      	bne.n	12168 <find_handler+0x14>
            return i;
   12178:	4618      	mov	r0, r3
   1217a:	4770      	bx	lr
   1217c:	200008cc 	.word	0x200008cc

00012180 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   12180:	3008      	adds	r0, #8
   12182:	4b06      	ldr	r3, [pc, #24]	; (1219c <channel_handler_get+0x1c>)
   12184:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
   12188:	f410 7f80 	tst.w	r0, #256	; 0x100
   1218c:	d004      	beq.n	12198 <channel_handler_get+0x18>
   1218e:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
   12192:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   12196:	4770      	bx	lr
        return NULL;
   12198:	2000      	movs	r0, #0
}
   1219a:	4770      	bx	lr
   1219c:	200008cc 	.word	0x200008cc

000121a0 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
   121a0:	b570      	push	{r4, r5, r6, lr}
   121a2:	4604      	mov	r4, r0
   121a4:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
   121a6:	f7ff ffeb 	bl	12180 <channel_handler_get>

    if (handler)
   121aa:	b120      	cbz	r0, 121b6 <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
   121ac:	6806      	ldr	r6, [r0, #0]
   121ae:	6842      	ldr	r2, [r0, #4]
   121b0:	4629      	mov	r1, r5
   121b2:	4620      	mov	r0, r4
   121b4:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
   121b6:	4b04      	ldr	r3, [pc, #16]	; (121c8 <call_handler+0x28>)
   121b8:	689b      	ldr	r3, [r3, #8]
   121ba:	b123      	cbz	r3, 121c6 <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   121bc:	4a02      	ldr	r2, [pc, #8]	; (121c8 <call_handler+0x28>)
   121be:	68d2      	ldr	r2, [r2, #12]
   121c0:	4629      	mov	r1, r5
   121c2:	4620      	mov	r0, r4
   121c4:	4798      	blx	r3
    }
}
   121c6:	bd70      	pop	{r4, r5, r6, pc}
   121c8:	200008cc 	.word	0x200008cc

000121cc <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   121cc:	f100 0208 	add.w	r2, r0, #8
   121d0:	4b0e      	ldr	r3, [pc, #56]	; (1220c <release_handler+0x40>)
   121d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   121d6:	f413 7f80 	tst.w	r3, #256	; 0x100
   121da:	d016      	beq.n	1220a <release_handler+0x3e>
{
   121dc:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   121de:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
   121e2:	4610      	mov	r0, r2
   121e4:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   121e8:	4a08      	ldr	r2, [pc, #32]	; (1220c <release_handler+0x40>)
   121ea:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
   121ee:	4620      	mov	r0, r4
   121f0:	f7ff ff96 	bl	12120 <handler_in_use>
   121f4:	b100      	cbz	r0, 121f8 <release_handler+0x2c>
}
   121f6:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
   121f8:	4804      	ldr	r0, [pc, #16]	; (1220c <release_handler+0x40>)
   121fa:	2300      	movs	r3, #0
   121fc:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   12200:	4621      	mov	r1, r4
   12202:	3068      	adds	r0, #104	; 0x68
   12204:	f7ff feec 	bl	11fe0 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
   12208:	e7f5      	b.n	121f6 <release_handler+0x2a>
   1220a:	4770      	bx	lr
   1220c:	200008cc 	.word	0x200008cc

00012210 <pin_handler_trigger_uninit>:
{
   12210:	b510      	push	{r4, lr}
   12212:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
   12214:	f7ff ff5c 	bl	120d0 <pin_in_use_by_te>
   12218:	b140      	cbz	r0, 1222c <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
   1221a:	4620      	mov	r0, r4
   1221c:	f7ff ff78 	bl	12110 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
   12220:	f500 70a2 	add.w	r0, r0, #324	; 0x144
   12224:	4b06      	ldr	r3, [pc, #24]	; (12240 <pin_handler_trigger_uninit+0x30>)
   12226:	2200      	movs	r2, #0
   12228:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
   1222c:	4620      	mov	r0, r4
   1222e:	f7ff ffcd 	bl	121cc <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
   12232:	3408      	adds	r4, #8
   12234:	4b03      	ldr	r3, [pc, #12]	; (12244 <pin_handler_trigger_uninit+0x34>)
   12236:	2200      	movs	r2, #0
   12238:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
   1223c:	bd10      	pop	{r4, pc}
   1223e:	bf00      	nop
   12240:	40006000 	.word	0x40006000
   12244:	200008cc 	.word	0x200008cc

00012248 <pin_handler_set>:
{
   12248:	b570      	push	{r4, r5, r6, lr}
   1224a:	b082      	sub	sp, #8
   1224c:	4606      	mov	r6, r0
   1224e:	460c      	mov	r4, r1
   12250:	4615      	mov	r5, r2
    release_handler(pin);
   12252:	f7ff ffbb 	bl	121cc <release_handler>
    if (!handler)
   12256:	b324      	cbz	r4, 122a2 <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
   12258:	4629      	mov	r1, r5
   1225a:	4620      	mov	r0, r4
   1225c:	f7ff ff7a 	bl	12154 <find_handler>
    if (handler_id < 0)
   12260:	1e03      	subs	r3, r0, #0
   12262:	db13      	blt.n	1228c <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
   12264:	4a10      	ldr	r2, [pc, #64]	; (122a8 <pin_handler_set+0x60>)
   12266:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
   1226a:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
   1226e:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   12270:	025b      	lsls	r3, r3, #9
   12272:	b29b      	uxth	r3, r3
   12274:	f106 0008 	add.w	r0, r6, #8
   12278:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
   1227c:	430b      	orrs	r3, r1
   1227e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   12282:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
   12286:	4809      	ldr	r0, [pc, #36]	; (122ac <pin_handler_set+0x64>)
}
   12288:	b002      	add	sp, #8
   1228a:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
   1228c:	f10d 0107 	add.w	r1, sp, #7
   12290:	4807      	ldr	r0, [pc, #28]	; (122b0 <pin_handler_set+0x68>)
   12292:	f7ff fe7d 	bl	11f90 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
   12296:	4b05      	ldr	r3, [pc, #20]	; (122ac <pin_handler_set+0x64>)
   12298:	4298      	cmp	r0, r3
   1229a:	d1f5      	bne.n	12288 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
   1229c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   122a0:	e7e0      	b.n	12264 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
   122a2:	4802      	ldr	r0, [pc, #8]	; (122ac <pin_handler_set+0x64>)
   122a4:	e7f0      	b.n	12288 <pin_handler_set+0x40>
   122a6:	bf00      	nop
   122a8:	200008cc 	.word	0x200008cc
   122ac:	0bad0000 	.word	0x0bad0000
   122b0:	20000934 	.word	0x20000934

000122b4 <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
   122b4:	b538      	push	{r3, r4, r5, lr}
   122b6:	4604      	mov	r4, r0
    while (mask)
   122b8:	e018      	b.n	122ec <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
   122ba:	fa94 f3a4 	rbit	r3, r4
   122be:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
   122c2:	2201      	movs	r2, #1
   122c4:	409a      	lsls	r2, r3
   122c6:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
   122ca:	4a0a      	ldr	r2, [pc, #40]	; (122f4 <gpiote_evt_handle+0x40>)
   122cc:	f503 73a2 	add.w	r3, r3, #324	; 0x144
   122d0:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
   122d4:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
   122d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   122dc:	f3c0 4001 	ubfx	r0, r0, #16, #2
   122e0:	f00b fc6d 	bl	1dbbe <gpiote_polarity_to_trigger>
   122e4:	4601      	mov	r1, r0
   122e6:	4628      	mov	r0, r5
   122e8:	f7ff ff5a 	bl	121a0 <call_handler>
    while (mask)
   122ec:	2c00      	cmp	r4, #0
   122ee:	d1e4      	bne.n	122ba <gpiote_evt_handle+0x6>
    }
}
   122f0:	bd38      	pop	{r3, r4, r5, pc}
   122f2:	bf00      	nop
   122f4:	40006000 	.word	0x40006000

000122f8 <latch_pending_read_and_check>:
{
   122f8:	b082      	sub	sp, #8
   122fa:	4684      	mov	ip, r0
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
   122fc:	4b11      	ldr	r3, [pc, #68]	; (12344 <latch_pending_read_and_check+0x4c>)
   122fe:	e893 0003 	ldmia.w	r3, {r0, r1}
   12302:	ab02      	add	r3, sp, #8
   12304:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
   12308:	4660      	mov	r0, ip
   1230a:	2300      	movs	r3, #0
   1230c:	e00b      	b.n	12326 <latch_pending_read_and_check+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
   1230e:	aa02      	add	r2, sp, #8
   12310:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   12314:	f852 2c08 	ldr.w	r2, [r2, #-8]
   12318:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
   1231c:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
   12320:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
   12324:	3301      	adds	r3, #1
   12326:	2b01      	cmp	r3, #1
   12328:	d9f1      	bls.n	1230e <latch_pending_read_and_check+0x16>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
   1232a:	2300      	movs	r3, #0
   1232c:	2b01      	cmp	r3, #1
   1232e:	d804      	bhi.n	1233a <latch_pending_read_and_check+0x42>
        if (latch[port_idx])
   12330:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
   12334:	b922      	cbnz	r2, 12340 <latch_pending_read_and_check+0x48>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
   12336:	3301      	adds	r3, #1
   12338:	e7f8      	b.n	1232c <latch_pending_read_and_check+0x34>
    return false;
   1233a:	2000      	movs	r0, #0
}
   1233c:	b002      	add	sp, #8
   1233e:	4770      	bx	lr
            return true;
   12340:	2001      	movs	r0, #1
   12342:	e7fb      	b.n	1233c <latch_pending_read_and_check+0x44>
   12344:	0001e9e8 	.word	0x0001e9e8

00012348 <next_sense_cond_call_handler>:
{
   12348:	b570      	push	{r4, r5, r6, lr}
   1234a:	4604      	mov	r4, r0
   1234c:	460d      	mov	r5, r1
   1234e:	4616      	mov	r6, r2
    if (is_level(trigger))
   12350:	4608      	mov	r0, r1
   12352:	f00b fc36 	bl	1dbc2 <is_level>
   12356:	b9d0      	cbnz	r0, 1238e <next_sense_cond_call_handler+0x46>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   12358:	2e02      	cmp	r6, #2
   1235a:	d052      	beq.n	12402 <next_sense_cond_call_handler+0xba>
   1235c:	2002      	movs	r0, #2
    *p_pin = pin_number & 0x1F;
   1235e:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
   12362:	0961      	lsrs	r1, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   12364:	2901      	cmp	r1, #1
   12366:	d04e      	beq.n	12406 <next_sense_cond_call_handler+0xbe>
        case 0: return NRF_P0;
   12368:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
   1236c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
   12370:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
   12374:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   12378:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
   1237c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   12380:	2d03      	cmp	r5, #3
   12382:	d044      	beq.n	1240e <next_sense_cond_call_handler+0xc6>
   12384:	2e02      	cmp	r6, #2
   12386:	d040      	beq.n	1240a <next_sense_cond_call_handler+0xc2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
   12388:	2e03      	cmp	r6, #3
   1238a:	d045      	beq.n	12418 <next_sense_cond_call_handler+0xd0>
}
   1238c:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
   1238e:	4629      	mov	r1, r5
   12390:	4620      	mov	r0, r4
   12392:	f7ff ff05 	bl	121a0 <call_handler>
    *p_pin = pin_number & 0x1F;
   12396:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
   1239a:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1239c:	2a01      	cmp	r2, #1
   1239e:	d02a      	beq.n	123f6 <next_sense_cond_call_handler+0xae>
        case 0: return NRF_P0;
   123a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   123a4:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   123a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   123ac:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
   123b0:	429e      	cmp	r6, r3
   123b2:	d1eb      	bne.n	1238c <next_sense_cond_call_handler+0x44>
    *p_pin = pin_number & 0x1F;
   123b4:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
   123b8:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   123ba:	2a01      	cmp	r2, #1
   123bc:	d01d      	beq.n	123fa <next_sense_cond_call_handler+0xb2>
        case 0: return NRF_P0;
   123be:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
   123c2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   123c6:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
   123ca:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
   123ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
   123d2:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
   123d6:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   123d8:	2c01      	cmp	r4, #1
   123da:	d010      	beq.n	123fe <next_sense_cond_call_handler+0xb6>
        case 0: return NRF_P0;
   123dc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
   123e0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   123e4:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
   123e8:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   123ec:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
   123f0:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
   123f4:	e7ca      	b.n	1238c <next_sense_cond_call_handler+0x44>
        case 1: return NRF_P1;
   123f6:	4a0a      	ldr	r2, [pc, #40]	; (12420 <next_sense_cond_call_handler+0xd8>)
   123f8:	e7d4      	b.n	123a4 <next_sense_cond_call_handler+0x5c>
   123fa:	4909      	ldr	r1, [pc, #36]	; (12420 <next_sense_cond_call_handler+0xd8>)
   123fc:	e7e1      	b.n	123c2 <next_sense_cond_call_handler+0x7a>
   123fe:	4908      	ldr	r1, [pc, #32]	; (12420 <next_sense_cond_call_handler+0xd8>)
   12400:	e7ee      	b.n	123e0 <next_sense_cond_call_handler+0x98>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   12402:	2003      	movs	r0, #3
   12404:	e7ab      	b.n	1235e <next_sense_cond_call_handler+0x16>
   12406:	4906      	ldr	r1, [pc, #24]	; (12420 <next_sense_cond_call_handler+0xd8>)
   12408:	e7b0      	b.n	1236c <next_sense_cond_call_handler+0x24>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
   1240a:	2d01      	cmp	r5, #1
   1240c:	d1bc      	bne.n	12388 <next_sense_cond_call_handler+0x40>
            call_handler(pin, trigger);
   1240e:	4629      	mov	r1, r5
   12410:	4620      	mov	r0, r4
   12412:	f7ff fec5 	bl	121a0 <call_handler>
}
   12416:	e7b9      	b.n	1238c <next_sense_cond_call_handler+0x44>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
   12418:	2d02      	cmp	r5, #2
   1241a:	d1b7      	bne.n	1238c <next_sense_cond_call_handler+0x44>
   1241c:	e7f7      	b.n	1240e <next_sense_cond_call_handler+0xc6>
   1241e:	bf00      	nop
   12420:	50000300 	.word	0x50000300

00012424 <port_event_handle>:
{
   12424:	b570      	push	{r4, r5, r6, lr}
   12426:	b084      	sub	sp, #16
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
   12428:	4a2f      	ldr	r2, [pc, #188]	; (124e8 <port_event_handle+0xc4>)
   1242a:	466b      	mov	r3, sp
   1242c:	e892 0003 	ldmia.w	r2, {r0, r1}
   12430:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
   12434:	2300      	movs	r3, #0
   12436:	a802      	add	r0, sp, #8
   12438:	e00b      	b.n	12452 <port_event_handle+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
   1243a:	aa04      	add	r2, sp, #16
   1243c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   12440:	f852 2c10 	ldr.w	r2, [r2, #-16]
   12444:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
   12448:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
   1244c:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
   12450:	3301      	adds	r3, #1
   12452:	2b01      	cmp	r3, #1
   12454:	d9f1      	bls.n	1243a <port_event_handle+0x16>
   12456:	e042      	b.n	124de <port_event_handle+0xba>
        case 1: return NRF_P1;
   12458:	4e24      	ldr	r6, [pc, #144]	; (124ec <port_event_handle+0xc8>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1245a:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
   1245e:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                next_sense_cond_call_handler(pin, trigger, sense);
   12462:	f3c2 4201 	ubfx	r2, r2, #16, #2
   12466:	f7ff ff6f 	bl	12348 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
   1246a:	2301      	movs	r3, #1
   1246c:	40ab      	lsls	r3, r5
   1246e:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
            while (latch[i])
   12472:	ab04      	add	r3, sp, #16
   12474:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   12478:	f853 0c08 	ldr.w	r0, [r3, #-8]
   1247c:	b310      	cbz	r0, 124c4 <port_event_handle+0xa0>
                uint32_t pin = NRF_CTZ(latch[i]);
   1247e:	fa90 f0a0 	rbit	r0, r0
   12482:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
   12486:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1248a:	f100 0208 	add.w	r2, r0, #8
   1248e:	4b18      	ldr	r3, [pc, #96]	; (124f0 <port_event_handle+0xcc>)
   12490:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
   12494:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   12498:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
   1249a:	f000 0207 	and.w	r2, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
   1249e:	f10d 0c08 	add.w	ip, sp, #8
   124a2:	2301      	movs	r3, #1
   124a4:	fa03 f202 	lsl.w	r2, r3, r2
   124a8:	f81c 3005 	ldrb.w	r3, [ip, r5]
   124ac:	ea23 0302 	bic.w	r3, r3, r2
   124b0:	f80c 3005 	strb.w	r3, [ip, r5]
    *p_pin = pin_number & 0x1F;
   124b4:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
   124b8:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   124ba:	2b01      	cmp	r3, #1
   124bc:	d0cc      	beq.n	12458 <port_event_handle+0x34>
        case 0: return NRF_P0;
   124be:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
   124c2:	e7ca      	b.n	1245a <port_event_handle+0x36>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   124c4:	3401      	adds	r4, #1
   124c6:	2c01      	cmp	r4, #1
   124c8:	d9d3      	bls.n	12472 <port_event_handle+0x4e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   124ca:	4b0a      	ldr	r3, [pc, #40]	; (124f4 <port_event_handle+0xd0>)
   124cc:	2200      	movs	r2, #0
   124ce:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
   124d2:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    } while (latch_pending_read_and_check(latch));
   124d6:	a802      	add	r0, sp, #8
   124d8:	f7ff ff0e 	bl	122f8 <latch_pending_read_and_check>
   124dc:	b108      	cbz	r0, 124e2 <port_event_handle+0xbe>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   124de:	2400      	movs	r4, #0
   124e0:	e7f1      	b.n	124c6 <port_event_handle+0xa2>
}
   124e2:	b004      	add	sp, #16
   124e4:	bd70      	pop	{r4, r5, r6, pc}
   124e6:	bf00      	nop
   124e8:	0001e9e8 	.word	0x0001e9e8
   124ec:	50000300 	.word	0x50000300
   124f0:	200008cc 	.word	0x200008cc
   124f4:	40006000 	.word	0x40006000

000124f8 <nrfx_gpiote_input_configure>:
{
   124f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   124fc:	4604      	mov	r4, r0
   124fe:	4615      	mov	r5, r2
   12500:	461e      	mov	r6, r3
    if (p_input_config)
   12502:	b371      	cbz	r1, 12562 <nrfx_gpiote_input_configure+0x6a>
   12504:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
   12506:	f00b fb44 	bl	1db92 <pin_is_task_output>
   1250a:	2800      	cmp	r0, #0
   1250c:	f040 8099 	bne.w	12642 <nrfx_gpiote_input_configure+0x14a>
    *p_pin = pin_number & 0x1F;
   12510:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
   12514:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   12516:	2b01      	cmp	r3, #1
   12518:	d045      	beq.n	125a6 <nrfx_gpiote_input_configure+0xae>
        case 0: return NRF_P0;
   1251a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
   1251e:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
   12522:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   12526:	2f00      	cmp	r7, #0
   12528:	d03f      	beq.n	125aa <nrfx_gpiote_input_configure+0xb2>
   1252a:	210c      	movs	r1, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   1252c:	f041 0103 	orr.w	r1, r1, #3
    cnf &= ~to_update;
   12530:	ea23 0301 	bic.w	r3, r3, r1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   12534:	2f00      	cmp	r7, #0
   12536:	d03a      	beq.n	125ae <nrfx_gpiote_input_configure+0xb6>
   12538:	7839      	ldrb	r1, [r7, #0]
   1253a:	0089      	lsls	r1, r1, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   1253c:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
   1253e:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
   12542:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
   12546:	4a43      	ldr	r2, [pc, #268]	; (12654 <nrfx_gpiote_input_configure+0x15c>)
   12548:	f104 0108 	add.w	r1, r4, #8
   1254c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   12550:	f023 0302 	bic.w	r3, r3, #2
   12554:	b29b      	uxth	r3, r3
   12556:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   1255a:	f043 0301 	orr.w	r3, r3, #1
   1255e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
   12562:	b1bd      	cbz	r5, 12594 <nrfx_gpiote_input_configure+0x9c>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
   12564:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
   12566:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
   1256a:	4620      	mov	r0, r4
   1256c:	f7ff fdc6 	bl	120fc <pin_is_output>
   12570:	b1f8      	cbz	r0, 125b2 <nrfx_gpiote_input_configure+0xba>
            if (use_evt)
   12572:	f1b8 0f00 	cmp.w	r8, #0
   12576:	d166      	bne.n	12646 <nrfx_gpiote_input_configure+0x14e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
   12578:	4a36      	ldr	r2, [pc, #216]	; (12654 <nrfx_gpiote_input_configure+0x15c>)
   1257a:	f104 0108 	add.w	r1, r4, #8
   1257e:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   12582:	f023 031c 	bic.w	r3, r3, #28
   12586:	b29b      	uxth	r3, r3
   12588:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   1258c:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
   12590:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
   12594:	2e00      	cmp	r6, #0
   12596:	d05a      	beq.n	1264e <nrfx_gpiote_input_configure+0x156>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
   12598:	6872      	ldr	r2, [r6, #4]
   1259a:	6831      	ldr	r1, [r6, #0]
   1259c:	4620      	mov	r0, r4
   1259e:	f7ff fe53 	bl	12248 <pin_handler_set>
}
   125a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        case 1: return NRF_P1;
   125a6:	482c      	ldr	r0, [pc, #176]	; (12658 <nrfx_gpiote_input_configure+0x160>)
   125a8:	e7b9      	b.n	1251e <nrfx_gpiote_input_configure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   125aa:	2100      	movs	r1, #0
   125ac:	e7be      	b.n	1252c <nrfx_gpiote_input_configure+0x34>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   125ae:	2100      	movs	r1, #0
   125b0:	e7c4      	b.n	1253c <nrfx_gpiote_input_configure+0x44>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
   125b2:	4a28      	ldr	r2, [pc, #160]	; (12654 <nrfx_gpiote_input_configure+0x15c>)
   125b4:	f104 0108 	add.w	r1, r4, #8
   125b8:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   125bc:	f023 0320 	bic.w	r3, r3, #32
   125c0:	04db      	lsls	r3, r3, #19
   125c2:	0cdb      	lsrs	r3, r3, #19
   125c4:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
   125c8:	f1b8 0f00 	cmp.w	r8, #0
   125cc:	d0d4      	beq.n	12578 <nrfx_gpiote_input_configure+0x80>
                if (!edge)
   125ce:	2f03      	cmp	r7, #3
   125d0:	d83b      	bhi.n	1264a <nrfx_gpiote_input_configure+0x152>
                uint8_t ch = *p_trigger_config->p_in_channel;
   125d2:	686b      	ldr	r3, [r5, #4]
   125d4:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
   125d6:	b937      	cbnz	r7, 125e6 <nrfx_gpiote_input_configure+0xee>
    p_reg->CONFIG[idx] = 0;
   125d8:	f505 75a2 	add.w	r5, r5, #324	; 0x144
   125dc:	4b1f      	ldr	r3, [pc, #124]	; (1265c <nrfx_gpiote_input_configure+0x164>)
   125de:	2200      	movs	r2, #0
   125e0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
   125e4:	e7c8      	b.n	12578 <nrfx_gpiote_input_configure+0x80>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
   125e6:	4638      	mov	r0, r7
   125e8:	f00b faea 	bl	1dbc0 <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   125ec:	4b1b      	ldr	r3, [pc, #108]	; (1265c <nrfx_gpiote_input_configure+0x164>)
   125ee:	f505 72a2 	add.w	r2, r5, #324	; 0x144
   125f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   125f6:	f021 0103 	bic.w	r1, r1, #3
   125fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
   125fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   12602:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
   12606:	f421 7140 	bic.w	r1, r1, #768	; 0x300
   1260a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1260e:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
   12612:	0221      	lsls	r1, r4, #8
   12614:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
   12618:	0400      	lsls	r0, r0, #16
   1261a:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1261e:	4301      	orrs	r1, r0
   12620:	ea4c 0101 	orr.w	r1, ip, r1
   12624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   12628:	036b      	lsls	r3, r5, #13
   1262a:	b29b      	uxth	r3, r3
   1262c:	4a09      	ldr	r2, [pc, #36]	; (12654 <nrfx_gpiote_input_configure+0x15c>)
   1262e:	f104 0108 	add.w	r1, r4, #8
   12632:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
   12636:	4303      	orrs	r3, r0
   12638:	f043 0320 	orr.w	r3, r3, #32
   1263c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
   12640:	e79a      	b.n	12578 <nrfx_gpiote_input_configure+0x80>
            return NRFX_ERROR_INVALID_PARAM;
   12642:	4807      	ldr	r0, [pc, #28]	; (12660 <nrfx_gpiote_input_configure+0x168>)
   12644:	e7ad      	b.n	125a2 <nrfx_gpiote_input_configure+0xaa>
                return NRFX_ERROR_INVALID_PARAM;
   12646:	4806      	ldr	r0, [pc, #24]	; (12660 <nrfx_gpiote_input_configure+0x168>)
   12648:	e7ab      	b.n	125a2 <nrfx_gpiote_input_configure+0xaa>
                    return NRFX_ERROR_INVALID_PARAM;
   1264a:	4805      	ldr	r0, [pc, #20]	; (12660 <nrfx_gpiote_input_configure+0x168>)
   1264c:	e7a9      	b.n	125a2 <nrfx_gpiote_input_configure+0xaa>
        err = NRFX_SUCCESS;
   1264e:	4805      	ldr	r0, [pc, #20]	; (12664 <nrfx_gpiote_input_configure+0x16c>)
   12650:	e7a7      	b.n	125a2 <nrfx_gpiote_input_configure+0xaa>
   12652:	bf00      	nop
   12654:	200008cc 	.word	0x200008cc
   12658:	50000300 	.word	0x50000300
   1265c:	40006000 	.word	0x40006000
   12660:	0bad0004 	.word	0x0bad0004
   12664:	0bad0000 	.word	0x0bad0000

00012668 <nrfx_gpiote_output_configure>:
{
   12668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1266a:	4604      	mov	r4, r0
   1266c:	4615      	mov	r5, r2
    if (p_config)
   1266e:	2900      	cmp	r1, #0
   12670:	d055      	beq.n	1271e <nrfx_gpiote_output_configure+0xb6>
   12672:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
   12674:	f00b fa9c 	bl	1dbb0 <pin_is_input>
   12678:	b128      	cbz	r0, 12686 <nrfx_gpiote_output_configure+0x1e>
   1267a:	4620      	mov	r0, r4
   1267c:	f7ff fd28 	bl	120d0 <pin_in_use_by_te>
   12680:	2800      	cmp	r0, #0
   12682:	f040 80a2 	bne.w	127ca <nrfx_gpiote_output_configure+0x162>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
   12686:	4620      	mov	r0, r4
   12688:	f7ff fd2c 	bl	120e4 <pin_has_trigger>
   1268c:	b118      	cbz	r0, 12696 <nrfx_gpiote_output_configure+0x2e>
   1268e:	7873      	ldrb	r3, [r6, #1]
   12690:	2b01      	cmp	r3, #1
   12692:	f000 809c 	beq.w	127ce <nrfx_gpiote_output_configure+0x166>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
   12696:	f106 0c01 	add.w	ip, r6, #1
   1269a:	1cb7      	adds	r7, r6, #2
    *p_pin = pin_number & 0x1F;
   1269c:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
   126a0:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   126a2:	2b01      	cmp	r3, #1
   126a4:	d057      	beq.n	12756 <nrfx_gpiote_output_configure+0xee>
        case 0: return NRF_P0;
   126a6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
   126aa:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
   126ae:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   126b2:	f1bc 0f00 	cmp.w	ip, #0
   126b6:	d050      	beq.n	1275a <nrfx_gpiote_output_configure+0xf2>
   126b8:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   126ba:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   126be:	2f00      	cmp	r7, #0
   126c0:	d04d      	beq.n	1275e <nrfx_gpiote_output_configure+0xf6>
   126c2:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   126c6:	ea43 030e 	orr.w	r3, r3, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   126ca:	2e00      	cmp	r6, #0
   126cc:	d04a      	beq.n	12764 <nrfx_gpiote_output_configure+0xfc>
   126ce:	f44f 6ee0 	mov.w	lr, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   126d2:	ea43 030e 	orr.w	r3, r3, lr
    cnf &= ~to_update;
   126d6:	ea20 0003 	bic.w	r0, r0, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
   126da:	f1bc 0f00 	cmp.w	ip, #0
   126de:	d044      	beq.n	1276a <nrfx_gpiote_output_configure+0x102>
   126e0:	7873      	ldrb	r3, [r6, #1]
   126e2:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   126e4:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   126e8:	2f00      	cmp	r7, #0
   126ea:	d040      	beq.n	1276e <nrfx_gpiote_output_configure+0x106>
   126ec:	f896 c002 	ldrb.w	ip, [r6, #2]
   126f0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
   126f4:	ea43 030c 	orr.w	r3, r3, ip
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   126f8:	2e00      	cmp	r6, #0
   126fa:	d03b      	beq.n	12774 <nrfx_gpiote_output_configure+0x10c>
   126fc:	7836      	ldrb	r6, [r6, #0]
   126fe:	0236      	lsls	r6, r6, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   12700:	4333      	orrs	r3, r6
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   12702:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
   12704:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
   12708:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
   1270c:	4a33      	ldr	r2, [pc, #204]	; (127dc <nrfx_gpiote_output_configure+0x174>)
   1270e:	f104 0108 	add.w	r1, r4, #8
   12712:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   12716:	f043 0303 	orr.w	r3, r3, #3
   1271a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
   1271e:	2d00      	cmp	r5, #0
   12720:	d057      	beq.n	127d2 <nrfx_gpiote_output_configure+0x16a>
        if (pin_is_input(pin))
   12722:	4620      	mov	r0, r4
   12724:	f00b fa44 	bl	1dbb0 <pin_is_input>
   12728:	2800      	cmp	r0, #0
   1272a:	d154      	bne.n	127d6 <nrfx_gpiote_output_configure+0x16e>
        uint32_t ch = p_task_config->task_ch;
   1272c:	782b      	ldrb	r3, [r5, #0]
    p_reg->CONFIG[idx] = 0;
   1272e:	f503 71a2 	add.w	r1, r3, #324	; 0x144
   12732:	4a2b      	ldr	r2, [pc, #172]	; (127e0 <nrfx_gpiote_output_configure+0x178>)
   12734:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
   12738:	4928      	ldr	r1, [pc, #160]	; (127dc <nrfx_gpiote_output_configure+0x174>)
   1273a:	f104 0008 	add.w	r0, r4, #8
   1273e:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
   12742:	f022 0220 	bic.w	r2, r2, #32
   12746:	04d2      	lsls	r2, r2, #19
   12748:	0cd2      	lsrs	r2, r2, #19
   1274a:	f821 2010 	strh.w	r2, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
   1274e:	786a      	ldrb	r2, [r5, #1]
   12750:	b992      	cbnz	r2, 12778 <nrfx_gpiote_output_configure+0x110>
    return NRFX_SUCCESS;
   12752:	4824      	ldr	r0, [pc, #144]	; (127e4 <nrfx_gpiote_output_configure+0x17c>)
}
   12754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
   12756:	4924      	ldr	r1, [pc, #144]	; (127e8 <nrfx_gpiote_output_configure+0x180>)
   12758:	e7a7      	b.n	126aa <nrfx_gpiote_output_configure+0x42>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   1275a:	2300      	movs	r3, #0
   1275c:	e7ad      	b.n	126ba <nrfx_gpiote_output_configure+0x52>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   1275e:	f04f 0e00 	mov.w	lr, #0
   12762:	e7b0      	b.n	126c6 <nrfx_gpiote_output_configure+0x5e>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   12764:	f04f 0e00 	mov.w	lr, #0
   12768:	e7b3      	b.n	126d2 <nrfx_gpiote_output_configure+0x6a>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
   1276a:	2300      	movs	r3, #0
   1276c:	e7ba      	b.n	126e4 <nrfx_gpiote_output_configure+0x7c>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   1276e:	f04f 0c00 	mov.w	ip, #0
   12772:	e7bf      	b.n	126f4 <nrfx_gpiote_output_configure+0x8c>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   12774:	2600      	movs	r6, #0
   12776:	e7c3      	b.n	12700 <nrfx_gpiote_output_configure+0x98>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
   12778:	78af      	ldrb	r7, [r5, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
   1277a:	4819      	ldr	r0, [pc, #100]	; (127e0 <nrfx_gpiote_output_configure+0x178>)
   1277c:	f503 75a2 	add.w	r5, r3, #324	; 0x144
   12780:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
   12784:	f421 1199 	bic.w	r1, r1, #1253376	; 0x132000
   12788:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
   1278c:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   12790:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
   12794:	0221      	lsls	r1, r4, #8
   12796:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
   1279a:	0412      	lsls	r2, r2, #16
   1279c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   127a0:	430a      	orrs	r2, r1
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
   127a2:	0539      	lsls	r1, r7, #20
   127a4:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
   127a8:	430a      	orrs	r2, r1
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   127aa:	4332      	orrs	r2, r6
   127ac:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   127b0:	035b      	lsls	r3, r3, #13
   127b2:	b29b      	uxth	r3, r3
   127b4:	4a09      	ldr	r2, [pc, #36]	; (127dc <nrfx_gpiote_output_configure+0x174>)
   127b6:	3408      	adds	r4, #8
   127b8:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
   127bc:	430b      	orrs	r3, r1
   127be:	f043 0320 	orr.w	r3, r3, #32
   127c2:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
   127c6:	4807      	ldr	r0, [pc, #28]	; (127e4 <nrfx_gpiote_output_configure+0x17c>)
   127c8:	e7c4      	b.n	12754 <nrfx_gpiote_output_configure+0xec>
   127ca:	4808      	ldr	r0, [pc, #32]	; (127ec <nrfx_gpiote_output_configure+0x184>)
   127cc:	e7c2      	b.n	12754 <nrfx_gpiote_output_configure+0xec>
   127ce:	4807      	ldr	r0, [pc, #28]	; (127ec <nrfx_gpiote_output_configure+0x184>)
   127d0:	e7c0      	b.n	12754 <nrfx_gpiote_output_configure+0xec>
   127d2:	4804      	ldr	r0, [pc, #16]	; (127e4 <nrfx_gpiote_output_configure+0x17c>)
   127d4:	e7be      	b.n	12754 <nrfx_gpiote_output_configure+0xec>
            return NRFX_ERROR_INVALID_PARAM;
   127d6:	4805      	ldr	r0, [pc, #20]	; (127ec <nrfx_gpiote_output_configure+0x184>)
   127d8:	e7bc      	b.n	12754 <nrfx_gpiote_output_configure+0xec>
   127da:	bf00      	nop
   127dc:	200008cc 	.word	0x200008cc
   127e0:	40006000 	.word	0x40006000
   127e4:	0bad0000 	.word	0x0bad0000
   127e8:	50000300 	.word	0x50000300
   127ec:	0bad0004 	.word	0x0bad0004

000127f0 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
   127f0:	4b01      	ldr	r3, [pc, #4]	; (127f8 <nrfx_gpiote_global_callback_set+0x8>)
   127f2:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
   127f4:	60d9      	str	r1, [r3, #12]
}
   127f6:	4770      	bx	lr
   127f8:	200008cc 	.word	0x200008cc

000127fc <nrfx_gpiote_channel_get>:
{
   127fc:	b538      	push	{r3, r4, r5, lr}
   127fe:	4604      	mov	r4, r0
   12800:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
   12802:	f7ff fc65 	bl	120d0 <pin_in_use_by_te>
   12806:	b140      	cbz	r0, 1281a <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   12808:	f104 0008 	add.w	r0, r4, #8
   1280c:	4b04      	ldr	r3, [pc, #16]	; (12820 <nrfx_gpiote_channel_get+0x24>)
   1280e:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
   12812:	0b5b      	lsrs	r3, r3, #13
   12814:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
   12816:	4803      	ldr	r0, [pc, #12]	; (12824 <nrfx_gpiote_channel_get+0x28>)
}
   12818:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1281a:	4803      	ldr	r0, [pc, #12]	; (12828 <nrfx_gpiote_channel_get+0x2c>)
   1281c:	e7fc      	b.n	12818 <nrfx_gpiote_channel_get+0x1c>
   1281e:	bf00      	nop
   12820:	200008cc 	.word	0x200008cc
   12824:	0bad0000 	.word	0x0bad0000
   12828:	0bad0004 	.word	0x0bad0004

0001282c <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1282c:	4b10      	ldr	r3, [pc, #64]	; (12870 <nrfx_gpiote_init+0x44>)
   1282e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
   12832:	b10b      	cbz	r3, 12838 <nrfx_gpiote_init+0xc>
        return err_code;
   12834:	480f      	ldr	r0, [pc, #60]	; (12874 <nrfx_gpiote_init+0x48>)
}
   12836:	4770      	bx	lr
{
   12838:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
   1283a:	4c0d      	ldr	r4, [pc, #52]	; (12870 <nrfx_gpiote_init+0x44>)
   1283c:	2254      	movs	r2, #84	; 0x54
   1283e:	2100      	movs	r1, #0
   12840:	f104 0010 	add.w	r0, r4, #16
   12844:	f002 fa54 	bl	14cf0 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
   12848:	2006      	movs	r0, #6
   1284a:	f7f2 f9cf 	bl	4bec <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1284e:	4b0a      	ldr	r3, [pc, #40]	; (12878 <nrfx_gpiote_init+0x4c>)
   12850:	2200      	movs	r2, #0
   12852:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
   12856:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
   1285a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   1285e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
   12862:	2301      	movs	r3, #1
   12864:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
   12868:	66a3      	str	r3, [r4, #104]	; 0x68
    return err_code;
   1286a:	4804      	ldr	r0, [pc, #16]	; (1287c <nrfx_gpiote_init+0x50>)
}
   1286c:	bd10      	pop	{r4, pc}
   1286e:	bf00      	nop
   12870:	200008cc 	.word	0x200008cc
   12874:	0bad0005 	.word	0x0bad0005
   12878:	40006000 	.word	0x40006000
   1287c:	0bad0000 	.word	0x0bad0000

00012880 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
   12880:	4b03      	ldr	r3, [pc, #12]	; (12890 <nrfx_gpiote_is_init+0x10>)
   12882:	f893 006c 	ldrb.w	r0, [r3, #108]	; 0x6c
}
   12886:	3800      	subs	r0, #0
   12888:	bf18      	it	ne
   1288a:	2001      	movne	r0, #1
   1288c:	4770      	bx	lr
   1288e:	bf00      	nop
   12890:	200008cc 	.word	0x200008cc

00012894 <nrfx_gpiote_channel_free>:
{
   12894:	b508      	push	{r3, lr}
   12896:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
   12898:	4801      	ldr	r0, [pc, #4]	; (128a0 <nrfx_gpiote_channel_free+0xc>)
   1289a:	f7ff fba1 	bl	11fe0 <nrfx_flag32_free>
}
   1289e:	bd08      	pop	{r3, pc}
   128a0:	20000930 	.word	0x20000930

000128a4 <nrfx_gpiote_channel_alloc>:
{
   128a4:	b508      	push	{r3, lr}
   128a6:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
   128a8:	4801      	ldr	r0, [pc, #4]	; (128b0 <nrfx_gpiote_channel_alloc+0xc>)
   128aa:	f7ff fb71 	bl	11f90 <nrfx_flag32_alloc>
}
   128ae:	bd08      	pop	{r3, pc}
   128b0:	20000930 	.word	0x20000930

000128b4 <nrfx_gpiote_trigger_enable>:
{
   128b4:	b538      	push	{r3, r4, r5, lr}
   128b6:	4604      	mov	r4, r0
   128b8:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   128ba:	f7ff fc09 	bl	120d0 <pin_in_use_by_te>
   128be:	b308      	cbz	r0, 12904 <nrfx_gpiote_trigger_enable+0x50>
   128c0:	4620      	mov	r0, r4
   128c2:	f00b f975 	bl	1dbb0 <pin_is_input>
   128c6:	b1e8      	cbz	r0, 12904 <nrfx_gpiote_trigger_enable+0x50>
        uint8_t ch = pin_te_get(pin);
   128c8:	4620      	mov	r0, r4
   128ca:	f7ff fc21 	bl	12110 <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
   128ce:	0083      	lsls	r3, r0, #2
   128d0:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
   128d4:	b29b      	uxth	r3, r3
   128d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   128da:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   128de:	2200      	movs	r2, #0
   128e0:	601a      	str	r2, [r3, #0]
   128e2:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
   128e4:	4a22      	ldr	r2, [pc, #136]	; (12970 <nrfx_gpiote_trigger_enable+0xbc>)
   128e6:	f500 71a2 	add.w	r1, r0, #324	; 0x144
   128ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   128ee:	f043 0301 	orr.w	r3, r3, #1
   128f2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
   128f6:	b39d      	cbz	r5, 12960 <nrfx_gpiote_trigger_enable+0xac>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
   128f8:	2301      	movs	r3, #1
   128fa:	fa03 f000 	lsl.w	r0, r3, r0
    p_reg->INTENSET = mask;
   128fe:	f8c2 0304 	str.w	r0, [r2, #772]	; 0x304
}
   12902:	e02d      	b.n	12960 <nrfx_gpiote_trigger_enable+0xac>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   12904:	f104 0308 	add.w	r3, r4, #8
   12908:	4a1a      	ldr	r2, [pc, #104]	; (12974 <nrfx_gpiote_trigger_enable+0xc0>)
   1290a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
   1290e:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
   12912:	2b04      	cmp	r3, #4
   12914:	d012      	beq.n	1293c <nrfx_gpiote_trigger_enable+0x88>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
   12916:	2b05      	cmp	r3, #5
   12918:	d023      	beq.n	12962 <nrfx_gpiote_trigger_enable+0xae>
    *p_pin = pin_number & 0x1F;
   1291a:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
   1291e:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   12920:	2b01      	cmp	r3, #1
   12922:	d009      	beq.n	12938 <nrfx_gpiote_trigger_enable+0x84>
        case 0: return NRF_P0;
   12924:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return p_reg->IN;
   12928:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1292c:	40d3      	lsrs	r3, r2
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   1292e:	f013 0f01 	tst.w	r3, #1
   12932:	d018      	beq.n	12966 <nrfx_gpiote_trigger_enable+0xb2>
   12934:	2003      	movs	r0, #3
   12936:	e002      	b.n	1293e <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
   12938:	4b0f      	ldr	r3, [pc, #60]	; (12978 <nrfx_gpiote_trigger_enable+0xc4>)
   1293a:	e7f5      	b.n	12928 <nrfx_gpiote_trigger_enable+0x74>
        sense = NRF_GPIO_PIN_SENSE_LOW;
   1293c:	2003      	movs	r0, #3
    *p_pin = pin_number & 0x1F;
   1293e:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
   12942:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   12944:	2c01      	cmp	r4, #1
   12946:	d010      	beq.n	1296a <nrfx_gpiote_trigger_enable+0xb6>
        case 0: return NRF_P0;
   12948:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
   1294c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
   12950:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
   12954:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   12958:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
   1295c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
   12960:	bd38      	pop	{r3, r4, r5, pc}
        sense = NRF_GPIO_PIN_SENSE_HIGH;
   12962:	2002      	movs	r0, #2
   12964:	e7eb      	b.n	1293e <nrfx_gpiote_trigger_enable+0x8a>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   12966:	2002      	movs	r0, #2
   12968:	e7e9      	b.n	1293e <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
   1296a:	4903      	ldr	r1, [pc, #12]	; (12978 <nrfx_gpiote_trigger_enable+0xc4>)
   1296c:	e7ee      	b.n	1294c <nrfx_gpiote_trigger_enable+0x98>
   1296e:	bf00      	nop
   12970:	40006000 	.word	0x40006000
   12974:	200008cc 	.word	0x200008cc
   12978:	50000300 	.word	0x50000300

0001297c <nrfx_gpiote_trigger_disable>:
{
   1297c:	b510      	push	{r4, lr}
   1297e:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   12980:	f7ff fba6 	bl	120d0 <pin_in_use_by_te>
   12984:	b1a0      	cbz	r0, 129b0 <nrfx_gpiote_trigger_disable+0x34>
   12986:	4620      	mov	r0, r4
   12988:	f00b f912 	bl	1dbb0 <pin_is_input>
   1298c:	b180      	cbz	r0, 129b0 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
   1298e:	4620      	mov	r0, r4
   12990:	f7ff fbbe 	bl	12110 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   12994:	2201      	movs	r2, #1
   12996:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
   12998:	4b0e      	ldr	r3, [pc, #56]	; (129d4 <nrfx_gpiote_trigger_disable+0x58>)
   1299a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   1299e:	f500 70a2 	add.w	r0, r0, #324	; 0x144
   129a2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
   129a6:	f022 0203 	bic.w	r2, r2, #3
   129aa:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
   129ae:	e00e      	b.n	129ce <nrfx_gpiote_trigger_disable+0x52>
    *p_pin = pin_number & 0x1F;
   129b0:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
   129b4:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   129b6:	2c01      	cmp	r4, #1
   129b8:	d00a      	beq.n	129d0 <nrfx_gpiote_trigger_disable+0x54>
        case 0: return NRF_P0;
   129ba:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
   129be:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   129c2:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
   129c6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
   129ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   129ce:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
   129d0:	4901      	ldr	r1, [pc, #4]	; (129d8 <nrfx_gpiote_trigger_disable+0x5c>)
   129d2:	e7f4      	b.n	129be <nrfx_gpiote_trigger_disable+0x42>
   129d4:	40006000 	.word	0x40006000
   129d8:	50000300 	.word	0x50000300

000129dc <nrfx_gpiote_pin_uninit>:
{
   129dc:	b510      	push	{r4, lr}
   129de:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
   129e0:	f7ff fb6c 	bl	120bc <pin_in_use>
   129e4:	b908      	cbnz	r0, 129ea <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
   129e6:	480c      	ldr	r0, [pc, #48]	; (12a18 <nrfx_gpiote_pin_uninit+0x3c>)
}
   129e8:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
   129ea:	4620      	mov	r0, r4
   129ec:	f7ff ffc6 	bl	1297c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
   129f0:	4620      	mov	r0, r4
   129f2:	f7ff fc0d 	bl	12210 <pin_handler_trigger_uninit>
    *p_pin = pin_number & 0x1F;
   129f6:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
   129fa:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   129fc:	2c01      	cmp	r4, #1
   129fe:	d008      	beq.n	12a12 <nrfx_gpiote_pin_uninit+0x36>
        case 0: return NRF_P0;
   12a00:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
   12a04:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   12a08:	2102      	movs	r1, #2
   12a0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return NRFX_SUCCESS;
   12a0e:	4803      	ldr	r0, [pc, #12]	; (12a1c <nrfx_gpiote_pin_uninit+0x40>)
   12a10:	e7ea      	b.n	129e8 <nrfx_gpiote_pin_uninit+0xc>
        case 1: return NRF_P1;
   12a12:	4a03      	ldr	r2, [pc, #12]	; (12a20 <nrfx_gpiote_pin_uninit+0x44>)
   12a14:	e7f6      	b.n	12a04 <nrfx_gpiote_pin_uninit+0x28>
   12a16:	bf00      	nop
   12a18:	0bad0004 	.word	0x0bad0004
   12a1c:	0bad0000 	.word	0x0bad0000
   12a20:	50000300 	.word	0x50000300

00012a24 <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
   12a24:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
   12a26:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
   12a28:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   12a2c:	2100      	movs	r1, #0
    uint32_t status = 0;
   12a2e:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   12a30:	e003      	b.n	12a3a <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
   12a32:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
   12a34:	3304      	adds	r3, #4
   12a36:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   12a38:	3101      	adds	r1, #1
   12a3a:	2907      	cmp	r1, #7
   12a3c:	d814      	bhi.n	12a68 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12a3e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   12a42:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
   12a46:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
   12a48:	2a00      	cmp	r2, #0
   12a4a:	d0f2      	beq.n	12a32 <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
   12a4c:	4a0c      	ldr	r2, [pc, #48]	; (12a80 <nrfx_gpiote_irq_handler+0x5c>)
   12a4e:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
   12a52:	4210      	tst	r0, r2
   12a54:	d0ed      	beq.n	12a32 <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
   12a56:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   12a5a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   12a5e:	2500      	movs	r5, #0
   12a60:	6015      	str	r5, [r2, #0]
   12a62:	6812      	ldr	r2, [r2, #0]
            status |= mask;
   12a64:	4304      	orrs	r4, r0
   12a66:	e7e4      	b.n	12a32 <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12a68:	4b05      	ldr	r3, [pc, #20]	; (12a80 <nrfx_gpiote_irq_handler+0x5c>)
   12a6a:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
   12a6e:	b91b      	cbnz	r3, 12a78 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
   12a70:	4620      	mov	r0, r4
   12a72:	f7ff fc1f 	bl	122b4 <gpiote_evt_handle>
}
   12a76:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
   12a78:	f7ff fcd4 	bl	12424 <port_event_handle>
   12a7c:	e7f8      	b.n	12a70 <nrfx_gpiote_irq_handler+0x4c>
   12a7e:	bf00      	nop
   12a80:	40006000 	.word	0x40006000

00012a84 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
   12a84:	b508      	push	{r3, lr}
   12a86:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
   12a88:	4801      	ldr	r0, [pc, #4]	; (12a90 <nrfx_ppi_channel_alloc+0xc>)
   12a8a:	f7ff fa81 	bl	11f90 <nrfx_flag32_alloc>
}
   12a8e:	bd08      	pop	{r3, pc}
   12a90:	2000093c 	.word	0x2000093c

00012a94 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   12a94:	4b15      	ldr	r3, [pc, #84]	; (12aec <_DoInit+0x58>)
   12a96:	2203      	movs	r2, #3
   12a98:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
   12a9a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
   12a9c:	4914      	ldr	r1, [pc, #80]	; (12af0 <_DoInit+0x5c>)
   12a9e:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
   12aa0:	4a14      	ldr	r2, [pc, #80]	; (12af4 <_DoInit+0x60>)
   12aa2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
   12aa4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   12aa8:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
   12aaa:	2200      	movs	r2, #0
   12aac:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
   12aae:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   12ab0:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
   12ab2:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
   12ab4:	4910      	ldr	r1, [pc, #64]	; (12af8 <_DoInit+0x64>)
   12ab6:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
   12ab8:	2110      	movs	r1, #16
   12aba:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
   12abc:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
   12abe:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   12ac0:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
   12ac2:	4a0e      	ldr	r2, [pc, #56]	; (12afc <_DoInit+0x68>)
   12ac4:	6810      	ldr	r0, [r2, #0]
   12ac6:	f8c3 0007 	str.w	r0, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
   12aca:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
   12ace:	4a0c      	ldr	r2, [pc, #48]	; (12b00 <_DoInit+0x6c>)
   12ad0:	e892 0003 	ldmia.w	r2, {r0, r1}
   12ad4:	6018      	str	r0, [r3, #0]
   12ad6:	8099      	strh	r1, [r3, #4]
   12ad8:	0c09      	lsrs	r1, r1, #16
   12ada:	7199      	strb	r1, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
   12adc:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
   12ae0:	2220      	movs	r2, #32
   12ae2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
   12ae4:	f3bf 8f5f 	dmb	sy
}
   12ae8:	4770      	bx	lr
   12aea:	bf00      	nop
   12aec:	20008d58 	.word	0x20008d58
   12af0:	0002000c 	.word	0x0002000c
   12af4:	20008e10 	.word	0x20008e10
   12af8:	20008e00 	.word	0x20008e00
   12afc:	00020018 	.word	0x00020018
   12b00:	0002001c 	.word	0x0002001c

00012b04 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
   12b04:	4b03      	ldr	r3, [pc, #12]	; (12b14 <z_device_state_init+0x10>)

	while (dev < __device_end) {
   12b06:	e000      	b.n	12b0a <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
   12b08:	3318      	adds	r3, #24
	while (dev < __device_end) {
   12b0a:	4a03      	ldr	r2, [pc, #12]	; (12b18 <z_device_state_init+0x14>)
   12b0c:	4293      	cmp	r3, r2
   12b0e:	d3fb      	bcc.n	12b08 <z_device_state_init+0x4>
	}
}
   12b10:	4770      	bx	lr
   12b12:	bf00      	nop
   12b14:	0001e754 	.word	0x0001e754
   12b18:	0001e7e4 	.word	0x0001e7e4

00012b1c <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
   12b1c:	b570      	push	{r4, r5, r6, lr}
   12b1e:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   12b20:	4b11      	ldr	r3, [pc, #68]	; (12b68 <z_sys_init_run_level+0x4c>)
   12b22:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
   12b26:	e009      	b.n	12b3c <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
   12b28:	4240      	negs	r0, r0
   12b2a:	e017      	b.n	12b5c <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
   12b2c:	68eb      	ldr	r3, [r5, #12]
   12b2e:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
   12b30:	68ea      	ldr	r2, [r5, #12]
   12b32:	7853      	ldrb	r3, [r2, #1]
   12b34:	f043 0301 	orr.w	r3, r3, #1
   12b38:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   12b3a:	3408      	adds	r4, #8
   12b3c:	1c73      	adds	r3, r6, #1
   12b3e:	4a0a      	ldr	r2, [pc, #40]	; (12b68 <z_sys_init_run_level+0x4c>)
   12b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12b44:	42a3      	cmp	r3, r4
   12b46:	d90d      	bls.n	12b64 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
   12b48:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
   12b4a:	6823      	ldr	r3, [r4, #0]
   12b4c:	4628      	mov	r0, r5
   12b4e:	4798      	blx	r3
		if (dev != NULL) {
   12b50:	2d00      	cmp	r5, #0
   12b52:	d0f2      	beq.n	12b3a <z_sys_init_run_level+0x1e>
			if (rc != 0) {
   12b54:	2800      	cmp	r0, #0
   12b56:	d0eb      	beq.n	12b30 <z_sys_init_run_level+0x14>
				if (rc < 0) {
   12b58:	2800      	cmp	r0, #0
   12b5a:	dbe5      	blt.n	12b28 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
   12b5c:	28ff      	cmp	r0, #255	; 0xff
   12b5e:	dde5      	ble.n	12b2c <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
   12b60:	20ff      	movs	r0, #255	; 0xff
   12b62:	e7e3      	b.n	12b2c <z_sys_init_run_level+0x10>
		}
	}
}
   12b64:	bd70      	pop	{r4, r5, r6, pc}
   12b66:	bf00      	nop
   12b68:	00020024 	.word	0x00020024

00012b6c <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
   12b6c:	b538      	push	{r3, r4, r5, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
   12b6e:	4605      	mov	r5, r0
   12b70:	b328      	cbz	r0, 12bbe <z_impl_device_get_binding+0x52>
   12b72:	7803      	ldrb	r3, [r0, #0]
   12b74:	b32b      	cbz	r3, 12bc2 <z_impl_device_get_binding+0x56>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
   12b76:	4c14      	ldr	r4, [pc, #80]	; (12bc8 <z_impl_device_get_binding+0x5c>)
   12b78:	e000      	b.n	12b7c <z_impl_device_get_binding+0x10>
   12b7a:	3418      	adds	r4, #24
   12b7c:	4b13      	ldr	r3, [pc, #76]	; (12bcc <z_impl_device_get_binding+0x60>)
   12b7e:	429c      	cmp	r4, r3
   12b80:	d008      	beq.n	12b94 <z_impl_device_get_binding+0x28>
		if (z_device_is_ready(dev) && (dev->name == name)) {
   12b82:	4620      	mov	r0, r4
   12b84:	f00b f82b 	bl	1dbde <z_device_is_ready>
   12b88:	2800      	cmp	r0, #0
   12b8a:	d0f6      	beq.n	12b7a <z_impl_device_get_binding+0xe>
   12b8c:	6823      	ldr	r3, [r4, #0]
   12b8e:	42ab      	cmp	r3, r5
   12b90:	d1f3      	bne.n	12b7a <z_impl_device_get_binding+0xe>
   12b92:	e012      	b.n	12bba <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
   12b94:	4c0c      	ldr	r4, [pc, #48]	; (12bc8 <z_impl_device_get_binding+0x5c>)
   12b96:	e000      	b.n	12b9a <z_impl_device_get_binding+0x2e>
   12b98:	3418      	adds	r4, #24
   12b9a:	4b0c      	ldr	r3, [pc, #48]	; (12bcc <z_impl_device_get_binding+0x60>)
   12b9c:	429c      	cmp	r4, r3
   12b9e:	d00b      	beq.n	12bb8 <z_impl_device_get_binding+0x4c>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
   12ba0:	4620      	mov	r0, r4
   12ba2:	f00b f81c 	bl	1dbde <z_device_is_ready>
   12ba6:	2800      	cmp	r0, #0
   12ba8:	d0f6      	beq.n	12b98 <z_impl_device_get_binding+0x2c>
   12baa:	6821      	ldr	r1, [r4, #0]
   12bac:	4628      	mov	r0, r5
   12bae:	f7ed fb1b 	bl	1e8 <strcmp>
   12bb2:	2800      	cmp	r0, #0
   12bb4:	d1f0      	bne.n	12b98 <z_impl_device_get_binding+0x2c>
   12bb6:	e000      	b.n	12bba <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	return NULL;
   12bb8:	2400      	movs	r4, #0
}
   12bba:	4620      	mov	r0, r4
   12bbc:	bd38      	pop	{r3, r4, r5, pc}
		return NULL;
   12bbe:	4604      	mov	r4, r0
   12bc0:	e7fb      	b.n	12bba <z_impl_device_get_binding+0x4e>
   12bc2:	2400      	movs	r4, #0
   12bc4:	e7f9      	b.n	12bba <z_impl_device_get_binding+0x4e>
   12bc6:	bf00      	nop
   12bc8:	0001e754 	.word	0x0001e754
   12bcc:	0001e7e4 	.word	0x0001e7e4

00012bd0 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
   12bd0:	b510      	push	{r4, lr}
   12bd2:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
   12bd4:	4c11      	ldr	r4, [pc, #68]	; (12c1c <init_idle_thread+0x4c>)
   12bd6:	23b8      	movs	r3, #184	; 0xb8
   12bd8:	fb03 4400 	mla	r4, r3, r0, r4
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   12bdc:	eb00 0240 	add.w	r2, r0, r0, lsl #1
   12be0:	4b0f      	ldr	r3, [pc, #60]	; (12c20 <init_idle_thread+0x50>)
   12be2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
   12be6:	4a0f      	ldr	r2, [pc, #60]	; (12c24 <init_idle_thread+0x54>)
   12be8:	9205      	str	r2, [sp, #20]
   12bea:	2201      	movs	r2, #1
   12bec:	9204      	str	r2, [sp, #16]
   12bee:	220f      	movs	r2, #15
   12bf0:	9203      	str	r2, [sp, #12]
   12bf2:	2200      	movs	r2, #0
   12bf4:	9202      	str	r2, [sp, #8]
   12bf6:	9201      	str	r2, [sp, #4]
   12bf8:	9300      	str	r3, [sp, #0]
   12bfa:	4b0b      	ldr	r3, [pc, #44]	; (12c28 <init_idle_thread+0x58>)
   12bfc:	f44f 72a0 	mov.w	r2, #320	; 0x140
   12c00:	490a      	ldr	r1, [pc, #40]	; (12c2c <init_idle_thread+0x5c>)
   12c02:	f44f 7cb0 	mov.w	ip, #352	; 0x160
   12c06:	fb0c 1100 	mla	r1, ip, r0, r1
   12c0a:	4620      	mov	r0, r4
   12c0c:	f000 f928 	bl	12e60 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
   12c10:	7b63      	ldrb	r3, [r4, #13]
   12c12:	f023 0304 	bic.w	r3, r3, #4
   12c16:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
   12c18:	b006      	add	sp, #24
   12c1a:	bd10      	pop	{r4, pc}
   12c1c:	20001298 	.word	0x20001298
   12c20:	20009210 	.word	0x20009210
   12c24:	0002003c 	.word	0x0002003c
   12c28:	00012fbd 	.word	0x00012fbd
   12c2c:	20009f80 	.word	0x20009f80

00012c30 <bg_thread_main>:
{
   12c30:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
   12c32:	4b0a      	ldr	r3, [pc, #40]	; (12c5c <bg_thread_main+0x2c>)
   12c34:	2201      	movs	r2, #1
   12c36:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
   12c38:	2002      	movs	r0, #2
   12c3a:	f7ff ff6f 	bl	12b1c <z_sys_init_run_level>
	boot_banner();
   12c3e:	f001 fd2d 	bl	1469c <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
   12c42:	2003      	movs	r0, #3
   12c44:	f7ff ff6a 	bl	12b1c <z_sys_init_run_level>
	z_init_static_threads();
   12c48:	f000 f96e 	bl	12f28 <z_init_static_threads>
	main();
   12c4c:	f7f0 ffc2 	bl	3bd4 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
   12c50:	4a03      	ldr	r2, [pc, #12]	; (12c60 <bg_thread_main+0x30>)
   12c52:	7b13      	ldrb	r3, [r2, #12]
   12c54:	f023 0301 	bic.w	r3, r3, #1
   12c58:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
   12c5a:	bd08      	pop	{r3, pc}
   12c5c:	200092a1 	.word	0x200092a1
   12c60:	20001350 	.word	0x20001350

00012c64 <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
   12c64:	b508      	push	{r3, lr}
   12c66:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
   12c68:	4a01      	ldr	r2, [pc, #4]	; (12c70 <switch_to_main_thread+0xc>)
   12c6a:	4802      	ldr	r0, [pc, #8]	; (12c74 <switch_to_main_thread+0x10>)
   12c6c:	f7f2 f8d6 	bl	4e1c <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
   12c70:	00012c31 	.word	0x00012c31
   12c74:	20001350 	.word	0x20001350

00012c78 <z_bss_zero>:
{
   12c78:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
   12c7a:	4803      	ldr	r0, [pc, #12]	; (12c88 <z_bss_zero+0x10>)
   12c7c:	4a03      	ldr	r2, [pc, #12]	; (12c8c <z_bss_zero+0x14>)
   12c7e:	1a12      	subs	r2, r2, r0
   12c80:	2100      	movs	r1, #0
   12c82:	f00a ffd3 	bl	1dc2c <z_early_memset>
}
   12c86:	bd08      	pop	{r3, pc}
   12c88:	20001010 	.word	0x20001010
   12c8c:	200092a4 	.word	0x200092a4

00012c90 <z_init_cpu>:
{
   12c90:	b510      	push	{r4, lr}
   12c92:	4604      	mov	r4, r0
	init_idle_thread(id);
   12c94:	f7ff ff9c 	bl	12bd0 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
   12c98:	490b      	ldr	r1, [pc, #44]	; (12cc8 <z_init_cpu+0x38>)
   12c9a:	23b8      	movs	r3, #184	; 0xb8
   12c9c:	fb03 1104 	mla	r1, r3, r4, r1
   12ca0:	4a0a      	ldr	r2, [pc, #40]	; (12ccc <z_init_cpu+0x3c>)
   12ca2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   12ca6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   12caa:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
   12cac:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
   12cae:	eb04 1184 	add.w	r1, r4, r4, lsl #6
   12cb2:	4b07      	ldr	r3, [pc, #28]	; (12cd0 <z_init_cpu+0x40>)
   12cb4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
   12cb8:	f503 6302 	add.w	r3, r3, #2080	; 0x820
	_kernel.cpus[id].irq_stack =
   12cbc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   12cc0:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
   12cc4:	6063      	str	r3, [r4, #4]
}
   12cc6:	bd10      	pop	{r4, pc}
   12cc8:	20001298 	.word	0x20001298
   12ccc:	20009210 	.word	0x20009210
   12cd0:	2000a0e0 	.word	0x2000a0e0

00012cd4 <prepare_multithreading>:
{
   12cd4:	b570      	push	{r4, r5, r6, lr}
   12cd6:	b086      	sub	sp, #24
	z_sched_init();
   12cd8:	f000 ff82 	bl	13be0 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
   12cdc:	4d10      	ldr	r5, [pc, #64]	; (12d20 <prepare_multithreading+0x4c>)
   12cde:	4b11      	ldr	r3, [pc, #68]	; (12d24 <prepare_multithreading+0x50>)
   12ce0:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   12ce2:	4b11      	ldr	r3, [pc, #68]	; (12d28 <prepare_multithreading+0x54>)
   12ce4:	9305      	str	r3, [sp, #20]
   12ce6:	2301      	movs	r3, #1
   12ce8:	9304      	str	r3, [sp, #16]
   12cea:	2400      	movs	r4, #0
   12cec:	9403      	str	r4, [sp, #12]
   12cee:	9402      	str	r4, [sp, #8]
   12cf0:	9401      	str	r4, [sp, #4]
   12cf2:	9400      	str	r4, [sp, #0]
   12cf4:	4b0d      	ldr	r3, [pc, #52]	; (12d2c <prepare_multithreading+0x58>)
   12cf6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   12cfa:	490d      	ldr	r1, [pc, #52]	; (12d30 <prepare_multithreading+0x5c>)
   12cfc:	4628      	mov	r0, r5
   12cfe:	f000 f8af 	bl	12e60 <z_setup_new_thread>
   12d02:	4606      	mov	r6, r0
   12d04:	7b6b      	ldrb	r3, [r5, #13]
   12d06:	f023 0304 	bic.w	r3, r3, #4
   12d0a:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
   12d0c:	4628      	mov	r0, r5
   12d0e:	f00b fa7a 	bl	1e206 <z_ready_thread>
	z_init_cpu(0);
   12d12:	4620      	mov	r0, r4
   12d14:	f7ff ffbc 	bl	12c90 <z_init_cpu>
}
   12d18:	4630      	mov	r0, r6
   12d1a:	b006      	add	sp, #24
   12d1c:	bd70      	pop	{r4, r5, r6, pc}
   12d1e:	bf00      	nop
   12d20:	20001350 	.word	0x20001350
   12d24:	20009210 	.word	0x20009210
   12d28:	00020044 	.word	0x00020044
   12d2c:	00012c31 	.word	0x00012c31
   12d30:	20009b60 	.word	0x20009b60

00012d34 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
   12d34:	b500      	push	{lr}
   12d36:	b0af      	sub	sp, #188	; 0xbc
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
   12d38:	4b1d      	ldr	r3, [pc, #116]	; (12db0 <z_cstart+0x7c>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
   12d3a:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
   12d3e:	4c1d      	ldr	r4, [pc, #116]	; (12db4 <z_cstart+0x80>)
   12d40:	6963      	ldr	r3, [r4, #20]
   12d42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   12d46:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12d48:	23e0      	movs	r3, #224	; 0xe0
   12d4a:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
   12d4e:	2500      	movs	r5, #0
   12d50:	77e5      	strb	r5, [r4, #31]
   12d52:	7625      	strb	r5, [r4, #24]
   12d54:	7665      	strb	r5, [r4, #25]
   12d56:	76a5      	strb	r5, [r4, #26]
   12d58:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
   12d5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   12d5e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
   12d62:	6263      	str	r3, [r4, #36]	; 0x24
   12d64:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
   12d68:	f7f2 f9b8 	bl	50dc <z_arm_fault_init>
	z_arm_cpu_idle_init();
   12d6c:	f7f1 ff20 	bl	4bb0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
   12d70:	f04f 33ff 	mov.w	r3, #4294967295
   12d74:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
   12d76:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
   12d78:	f7f2 facc 	bl	5314 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
   12d7c:	f7f2 fa5c 	bl	5238 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
   12d80:	2401      	movs	r4, #1
   12d82:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
   12d86:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
   12d8a:	9527      	str	r5, [sp, #156]	; 0x9c
	dummy_thread->stack_info.size = 0U;
   12d8c:	9528      	str	r5, [sp, #160]	; 0xa0
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
   12d8e:	952a      	str	r5, [sp, #168]	; 0xa8
#endif

	_current_cpu->current = dummy_thread;
   12d90:	4b09      	ldr	r3, [pc, #36]	; (12db8 <z_cstart+0x84>)
   12d92:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
   12d96:	f7ff feb5 	bl	12b04 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
   12d9a:	4628      	mov	r0, r5
   12d9c:	f7ff febe 	bl	12b1c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
   12da0:	4620      	mov	r0, r4
   12da2:	f7ff febb 	bl	12b1c <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
   12da6:	f7ff ff95 	bl	12cd4 <prepare_multithreading>
   12daa:	f7ff ff5b 	bl	12c64 <switch_to_main_thread>
   12dae:	bf00      	nop
   12db0:	2000a900 	.word	0x2000a900
   12db4:	e000ed00 	.word	0xe000ed00
   12db8:	20009210 	.word	0x20009210

00012dbc <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
   12dbc:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
   12dbe:	4c06      	ldr	r4, [pc, #24]	; (12dd8 <statics_init+0x1c>)
   12dc0:	e005      	b.n	12dce <statics_init+0x12>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
   12dc2:	68a2      	ldr	r2, [r4, #8]
   12dc4:	6861      	ldr	r1, [r4, #4]
   12dc6:	4620      	mov	r0, r4
   12dc8:	f00a ff38 	bl	1dc3c <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
   12dcc:	3414      	adds	r4, #20
   12dce:	4b03      	ldr	r3, [pc, #12]	; (12ddc <statics_init+0x20>)
   12dd0:	429c      	cmp	r4, r3
   12dd2:	d3f6      	bcc.n	12dc2 <statics_init+0x6>
		}
	}
	return 0;
}
   12dd4:	2000      	movs	r0, #0
   12dd6:	bd10      	pop	{r4, pc}
   12dd8:	20000ee8 	.word	0x20000ee8
   12ddc:	20000ee8 	.word	0x20000ee8

00012de0 <z_thread_monitor_exit>:
	__asm__ volatile(
   12de0:	f04f 0320 	mov.w	r3, #32
   12de4:	f3ef 8111 	mrs	r1, BASEPRI
   12de8:	f383 8812 	msr	BASEPRI_MAX, r3
   12dec:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
   12df0:	4b0a      	ldr	r3, [pc, #40]	; (12e1c <z_thread_monitor_exit+0x3c>)
   12df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12df4:	4283      	cmp	r3, r0
   12df6:	d104      	bne.n	12e02 <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
   12df8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
   12dfa:	4b08      	ldr	r3, [pc, #32]	; (12e1c <z_thread_monitor_exit+0x3c>)
   12dfc:	629a      	str	r2, [r3, #40]	; 0x28
   12dfe:	e007      	b.n	12e10 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
   12e00:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
   12e02:	b113      	cbz	r3, 12e0a <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
   12e04:	6f5a      	ldr	r2, [r3, #116]	; 0x74
		while ((prev_thread != NULL) &&
   12e06:	4282      	cmp	r2, r0
   12e08:	d1fa      	bne.n	12e00 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
   12e0a:	b10b      	cbz	r3, 12e10 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
   12e0c:	6f42      	ldr	r2, [r0, #116]	; 0x74
   12e0e:	675a      	str	r2, [r3, #116]	; 0x74
	__asm__ volatile(
   12e10:	f381 8811 	msr	BASEPRI, r1
   12e14:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
   12e18:	4770      	bx	lr
   12e1a:	bf00      	nop
   12e1c:	20009210 	.word	0x20009210

00012e20 <z_impl_k_thread_name_set>:
#endif

int z_impl_k_thread_name_set(struct k_thread *thread, const char *value)
{
   12e20:	b510      	push	{r4, lr}
#ifdef CONFIG_THREAD_NAME
	if (thread == NULL) {
   12e22:	4604      	mov	r4, r0
   12e24:	b140      	cbz	r0, 12e38 <z_impl_k_thread_name_set+0x18>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
   12e26:	221f      	movs	r2, #31
   12e28:	f104 0078 	add.w	r0, r4, #120	; 0x78
   12e2c:	f001 ffe4 	bl	14df8 <strncpy>
		thread = _current;
	}

	strncpy(thread->name, value, CONFIG_THREAD_MAX_NAME_LEN - 1);
	thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
   12e30:	2000      	movs	r0, #0
   12e32:	f884 0097 	strb.w	r0, [r4, #151]	; 0x97

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, name_set, thread, -ENOSYS);

	return -ENOSYS;
#endif /* CONFIG_THREAD_NAME */
}
   12e36:	bd10      	pop	{r4, pc}
		thread = _current;
   12e38:	4b01      	ldr	r3, [pc, #4]	; (12e40 <z_impl_k_thread_name_set+0x20>)
   12e3a:	689c      	ldr	r4, [r3, #8]
   12e3c:	e7f3      	b.n	12e26 <z_impl_k_thread_name_set+0x6>
   12e3e:	bf00      	nop
   12e40:	20009210 	.word	0x20009210

00012e44 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
   12e44:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   12e46:	ea53 0102 	orrs.w	r1, r3, r2
   12e4a:	d102      	bne.n	12e52 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
   12e4c:	f00a ff7c 	bl	1dd48 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
   12e50:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   12e52:	4902      	ldr	r1, [pc, #8]	; (12e5c <schedule_new_thread+0x18>)
   12e54:	3018      	adds	r0, #24
   12e56:	f001 f82f 	bl	13eb8 <z_add_timeout>
   12e5a:	e7f9      	b.n	12e50 <schedule_new_thread+0xc>
   12e5c:	0001e23f 	.word	0x0001e23f

00012e60 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
   12e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e64:	b085      	sub	sp, #20
   12e66:	4604      	mov	r4, r0
   12e68:	460f      	mov	r7, r1
   12e6a:	4615      	mov	r5, r2
   12e6c:	461e      	mov	r6, r3
   12e6e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   12e72:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
   12e76:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
   12e7a:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
   12e7e:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
   12e82:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
   12e84:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
   12e86:	9b12      	ldr	r3, [sp, #72]	; 0x48
   12e88:	2204      	movs	r2, #4
   12e8a:	9911      	ldr	r1, [sp, #68]	; 0x44
   12e8c:	f00a ff60 	bl	1dd50 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
   12e90:	462a      	mov	r2, r5
   12e92:	4639      	mov	r1, r7
   12e94:	4620      	mov	r0, r4
   12e96:	f00a ff3f 	bl	1dd18 <setup_thread_stack>
   12e9a:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   12e9c:	f8cd 8008 	str.w	r8, [sp, #8]
   12ea0:	f8cd 9004 	str.w	r9, [sp, #4]
   12ea4:	f8cd a000 	str.w	sl, [sp]
   12ea8:	4633      	mov	r3, r6
   12eaa:	4602      	mov	r2, r0
   12eac:	4639      	mov	r1, r7
   12eae:	4620      	mov	r0, r4
   12eb0:	f7f1 ff6a 	bl	4d88 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
   12eb4:	2300      	movs	r3, #0
   12eb6:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
   12eb8:	6666      	str	r6, [r4, #100]	; 0x64
	new_thread->entry.parameter1 = p1;
   12eba:	f8c4 a068 	str.w	sl, [r4, #104]	; 0x68
	new_thread->entry.parameter2 = p2;
   12ebe:	f8c4 906c 	str.w	r9, [r4, #108]	; 0x6c
	new_thread->entry.parameter3 = p3;
   12ec2:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	__asm__ volatile(
   12ec6:	f04f 0320 	mov.w	r3, #32
   12eca:	f3ef 8211 	mrs	r2, BASEPRI
   12ece:	f383 8812 	msr	BASEPRI_MAX, r3
   12ed2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
   12ed6:	4b13      	ldr	r3, [pc, #76]	; (12f24 <z_setup_new_thread+0xc4>)
   12ed8:	6a99      	ldr	r1, [r3, #40]	; 0x28
   12eda:	6761      	str	r1, [r4, #116]	; 0x74
	_kernel.threads = new_thread;
   12edc:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
   12ede:	f382 8811 	msr	BASEPRI, r2
   12ee2:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
   12ee6:	f1bb 0f00 	cmp.w	fp, #0
   12eea:	d013      	beq.n	12f14 <z_setup_new_thread+0xb4>
   12eec:	221f      	movs	r2, #31
   12eee:	4659      	mov	r1, fp
   12ef0:	f104 0078 	add.w	r0, r4, #120	; 0x78
   12ef4:	f001 ff80 	bl	14df8 <strncpy>
		strncpy(new_thread->name, name,
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
   12ef8:	2300      	movs	r3, #0
   12efa:	f884 3097 	strb.w	r3, [r4, #151]	; 0x97
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
   12efe:	4b09      	ldr	r3, [pc, #36]	; (12f24 <z_setup_new_thread+0xc4>)
   12f00:	689b      	ldr	r3, [r3, #8]
   12f02:	b15b      	cbz	r3, 12f1c <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
   12f04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
   12f08:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
   12f0c:	4628      	mov	r0, r5
   12f0e:	b005      	add	sp, #20
   12f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
   12f14:	2300      	movs	r3, #0
   12f16:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
   12f1a:	e7f0      	b.n	12efe <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
   12f1c:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
		return stack_ptr;
   12f20:	e7f4      	b.n	12f0c <z_setup_new_thread+0xac>
   12f22:	bf00      	nop
   12f24:	20009210 	.word	0x20009210

00012f28 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
   12f28:	b530      	push	{r4, r5, lr}
   12f2a:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
   12f2c:	4c21      	ldr	r4, [pc, #132]	; (12fb4 <z_init_static_threads+0x8c>)
   12f2e:	e014      	b.n	12f5a <z_init_static_threads+0x32>
		z_setup_new_thread(
   12f30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   12f32:	9305      	str	r3, [sp, #20]
   12f34:	6a23      	ldr	r3, [r4, #32]
   12f36:	9304      	str	r3, [sp, #16]
   12f38:	69e3      	ldr	r3, [r4, #28]
   12f3a:	9303      	str	r3, [sp, #12]
   12f3c:	69a3      	ldr	r3, [r4, #24]
   12f3e:	9302      	str	r3, [sp, #8]
   12f40:	6963      	ldr	r3, [r4, #20]
   12f42:	9301      	str	r3, [sp, #4]
   12f44:	6923      	ldr	r3, [r4, #16]
   12f46:	9300      	str	r3, [sp, #0]
   12f48:	68e3      	ldr	r3, [r4, #12]
   12f4a:	68a2      	ldr	r2, [r4, #8]
   12f4c:	6861      	ldr	r1, [r4, #4]
   12f4e:	6820      	ldr	r0, [r4, #0]
   12f50:	f7ff ff86 	bl	12e60 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
   12f54:	6823      	ldr	r3, [r4, #0]
   12f56:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
   12f58:	3430      	adds	r4, #48	; 0x30
   12f5a:	4b17      	ldr	r3, [pc, #92]	; (12fb8 <z_init_static_threads+0x90>)
   12f5c:	429c      	cmp	r4, r3
   12f5e:	d3e7      	bcc.n	12f30 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
   12f60:	f000 fba6 	bl	136b0 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
   12f64:	4c13      	ldr	r4, [pc, #76]	; (12fb4 <z_init_static_threads+0x8c>)
   12f66:	e000      	b.n	12f6a <z_init_static_threads+0x42>
   12f68:	3430      	adds	r4, #48	; 0x30
   12f6a:	4b13      	ldr	r3, [pc, #76]	; (12fb8 <z_init_static_threads+0x90>)
   12f6c:	429c      	cmp	r4, r3
   12f6e:	d21c      	bcs.n	12faa <z_init_static_threads+0x82>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
   12f70:	6a60      	ldr	r0, [r4, #36]	; 0x24
   12f72:	f1b0 3fff 	cmp.w	r0, #4294967295
   12f76:	d0f7      	beq.n	12f68 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
   12f78:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
   12f7a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   12f7e:	17c1      	asrs	r1, r0, #31
   12f80:	03c9      	lsls	r1, r1, #15
   12f82:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
   12f86:	03c0      	lsls	r0, r0, #15
   12f88:	f240 33e7 	movw	r3, #999	; 0x3e7
   12f8c:	18c0      	adds	r0, r0, r3
   12f8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   12f92:	f04f 0300 	mov.w	r3, #0
   12f96:	f141 0100 	adc.w	r1, r1, #0
   12f9a:	f7ee f90d 	bl	11b8 <__aeabi_uldivmod>
   12f9e:	4602      	mov	r2, r0
   12fa0:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
   12fa2:	4628      	mov	r0, r5
   12fa4:	f7ff ff4e 	bl	12e44 <schedule_new_thread>
   12fa8:	e7de      	b.n	12f68 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
   12faa:	f000 fda3 	bl	13af4 <k_sched_unlock>
}
   12fae:	b007      	add	sp, #28
   12fb0:	bd30      	pop	{r4, r5, pc}
   12fb2:	bf00      	nop
   12fb4:	20000ee8 	.word	0x20000ee8
   12fb8:	20000ee8 	.word	0x20000ee8

00012fbc <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
   12fbc:	b508      	push	{r3, lr}
   12fbe:	e001      	b.n	12fc4 <idle+0x8>
	arch_cpu_idle();
   12fc0:	f7f1 fdfc 	bl	4bbc <arch_cpu_idle>
	__asm__ volatile(
   12fc4:	f04f 0220 	mov.w	r2, #32
   12fc8:	f3ef 8311 	mrs	r3, BASEPRI
   12fcc:	f382 8812 	msr	BASEPRI_MAX, r2
   12fd0:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
   12fd4:	f00b fa62 	bl	1e49c <z_get_next_timeout_expiry>
   12fd8:	4b05      	ldr	r3, [pc, #20]	; (12ff0 <idle+0x34>)
   12fda:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
   12fdc:	4b05      	ldr	r3, [pc, #20]	; (12ff4 <idle+0x38>)
   12fde:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   12fe0:	2b00      	cmp	r3, #0
   12fe2:	d0ed      	beq.n	12fc0 <idle+0x4>
   12fe4:	f7f1 fcc2 	bl	496c <pm_system_suspend>
   12fe8:	2800      	cmp	r0, #0
   12fea:	d1eb      	bne.n	12fc4 <idle+0x8>
   12fec:	e7e8      	b.n	12fc0 <idle+0x4>
   12fee:	bf00      	nop
   12ff0:	20009210 	.word	0x20009210
   12ff4:	200092a1 	.word	0x200092a1

00012ff8 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
   12ff8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   12ffc:	b083      	sub	sp, #12
   12ffe:	4604      	mov	r4, r0
   13000:	461d      	mov	r5, r3
   13002:	f04f 0320 	mov.w	r3, #32
   13006:	f3ef 8711 	mrs	r7, BASEPRI
   1300a:	f383 8812 	msr	BASEPRI_MAX, r3
   1300e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
   13012:	68c1      	ldr	r1, [r0, #12]
   13014:	b999      	cbnz	r1, 1303e <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
   13016:	2900      	cmp	r1, #0
   13018:	d14f      	bne.n	130ba <z_impl_k_mutex_lock+0xc2>
   1301a:	4b3a      	ldr	r3, [pc, #232]	; (13104 <z_impl_k_mutex_lock+0x10c>)
   1301c:	689b      	ldr	r3, [r3, #8]
   1301e:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
   13022:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
   13024:	3101      	adds	r1, #1
   13026:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
   13028:	4b36      	ldr	r3, [pc, #216]	; (13104 <z_impl_k_mutex_lock+0x10c>)
   1302a:	689b      	ldr	r3, [r3, #8]
   1302c:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
   1302e:	f387 8811 	msr	BASEPRI, r7
   13032:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
   13036:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
   13038:	b003      	add	sp, #12
   1303a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1303e:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
   13040:	6882      	ldr	r2, [r0, #8]
   13042:	4b30      	ldr	r3, [pc, #192]	; (13104 <z_impl_k_mutex_lock+0x10c>)
   13044:	689b      	ldr	r3, [r3, #8]
   13046:	429a      	cmp	r2, r3
   13048:	d0e5      	beq.n	13016 <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
   1304a:	ea55 0106 	orrs.w	r1, r5, r6
   1304e:	bf0c      	ite	eq
   13050:	f04f 0801 	moveq.w	r8, #1
   13054:	f04f 0800 	movne.w	r8, #0
   13058:	d031      	beq.n	130be <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
   1305a:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
   1305e:	4649      	mov	r1, r9
   13060:	f993 000e 	ldrsb.w	r0, [r3, #14]
   13064:	f00a fea7 	bl	1ddb6 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
   13068:	4581      	cmp	r9, r0
   1306a:	dc2f      	bgt.n	130cc <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
   1306c:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
   13070:	9600      	str	r6, [sp, #0]
   13072:	9501      	str	r5, [sp, #4]
   13074:	4622      	mov	r2, r4
   13076:	4639      	mov	r1, r7
   13078:	4823      	ldr	r0, [pc, #140]	; (13108 <z_impl_k_mutex_lock+0x110>)
   1307a:	f000 fc85 	bl	13988 <z_pend_curr>
	if (got_mutex == 0) {
   1307e:	2800      	cmp	r0, #0
   13080:	d0da      	beq.n	13038 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
   13082:	f04f 0320 	mov.w	r3, #32
   13086:	f3ef 8511 	mrs	r5, BASEPRI
   1308a:	f383 8812 	msr	BASEPRI_MAX, r3
   1308e:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
   13092:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
   13094:	429c      	cmp	r4, r3
   13096:	d01f      	beq.n	130d8 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
   13098:	b1f3      	cbz	r3, 130d8 <z_impl_k_mutex_lock+0xe0>
   1309a:	6921      	ldr	r1, [r4, #16]
   1309c:	f993 000e 	ldrsb.w	r0, [r3, #14]
   130a0:	f00a fe89 	bl	1ddb6 <new_prio_for_inheritance>
   130a4:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
   130a6:	4620      	mov	r0, r4
   130a8:	f00a fe90 	bl	1ddcc <adjust_owner_prio>
   130ac:	b9b0      	cbnz	r0, 130dc <z_impl_k_mutex_lock+0xe4>
   130ae:	f1b9 0f00 	cmp.w	r9, #0
   130b2:	d015      	beq.n	130e0 <z_impl_k_mutex_lock+0xe8>
   130b4:	f04f 0801 	mov.w	r8, #1
   130b8:	e012      	b.n	130e0 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
   130ba:	6923      	ldr	r3, [r4, #16]
   130bc:	e7b1      	b.n	13022 <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
   130be:	f387 8811 	msr	BASEPRI, r7
   130c2:	f3bf 8f6f 	isb	sy
		return -EBUSY;
   130c6:	f06f 000f 	mvn.w	r0, #15
   130ca:	e7b5      	b.n	13038 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
   130cc:	4601      	mov	r1, r0
   130ce:	4620      	mov	r0, r4
   130d0:	f00a fe7c 	bl	1ddcc <adjust_owner_prio>
   130d4:	4681      	mov	r9, r0
   130d6:	e7cb      	b.n	13070 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
   130d8:	6921      	ldr	r1, [r4, #16]
   130da:	e7e4      	b.n	130a6 <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
   130dc:	f04f 0801 	mov.w	r8, #1
	if (resched) {
   130e0:	f1b8 0f00 	cmp.w	r8, #0
   130e4:	d106      	bne.n	130f4 <z_impl_k_mutex_lock+0xfc>
   130e6:	f385 8811 	msr	BASEPRI, r5
   130ea:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
   130ee:	f06f 000a 	mvn.w	r0, #10
   130f2:	e7a1      	b.n	13038 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
   130f4:	4629      	mov	r1, r5
   130f6:	4804      	ldr	r0, [pc, #16]	; (13108 <z_impl_k_mutex_lock+0x110>)
   130f8:	f000 fabe 	bl	13678 <z_reschedule>
	return -EAGAIN;
   130fc:	f06f 000a 	mvn.w	r0, #10
   13100:	e79a      	b.n	13038 <z_impl_k_mutex_lock+0x40>
   13102:	bf00      	nop
   13104:	20009210 	.word	0x20009210
   13108:	2000923c 	.word	0x2000923c

0001310c <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
   1310c:	6882      	ldr	r2, [r0, #8]
   1310e:	2a00      	cmp	r2, #0
   13110:	d035      	beq.n	1317e <z_impl_k_mutex_unlock+0x72>
{
   13112:	b538      	push	{r3, r4, r5, lr}
   13114:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
   13116:	4b1d      	ldr	r3, [pc, #116]	; (1318c <z_impl_k_mutex_unlock+0x80>)
   13118:	689b      	ldr	r3, [r3, #8]
   1311a:	429a      	cmp	r2, r3
   1311c:	d132      	bne.n	13184 <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
   1311e:	7bda      	ldrb	r2, [r3, #15]
   13120:	3a01      	subs	r2, #1
   13122:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
   13124:	68c3      	ldr	r3, [r0, #12]
   13126:	2b01      	cmp	r3, #1
   13128:	d905      	bls.n	13136 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
   1312a:	3b01      	subs	r3, #1
   1312c:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
   1312e:	f000 fce1 	bl	13af4 <k_sched_unlock>

	return 0;
   13132:	2000      	movs	r0, #0
}
   13134:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
   13136:	f04f 0320 	mov.w	r3, #32
   1313a:	f3ef 8511 	mrs	r5, BASEPRI
   1313e:	f383 8812 	msr	BASEPRI_MAX, r3
   13142:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
   13146:	6901      	ldr	r1, [r0, #16]
   13148:	f00a fe40 	bl	1ddcc <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
   1314c:	4620      	mov	r0, r4
   1314e:	f00b f8fa 	bl	1e346 <z_unpend_first_thread>
	mutex->owner = new_owner;
   13152:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
   13154:	b160      	cbz	r0, 13170 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
   13156:	f990 300e 	ldrsb.w	r3, [r0, #14]
   1315a:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
   1315c:	2300      	movs	r3, #0
   1315e:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
		z_ready_thread(new_owner);
   13162:	f00b f850 	bl	1e206 <z_ready_thread>
		z_reschedule(&lock, key);
   13166:	4629      	mov	r1, r5
   13168:	4809      	ldr	r0, [pc, #36]	; (13190 <z_impl_k_mutex_unlock+0x84>)
   1316a:	f000 fa85 	bl	13678 <z_reschedule>
   1316e:	e7de      	b.n	1312e <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
   13170:	2300      	movs	r3, #0
   13172:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
   13174:	f385 8811 	msr	BASEPRI, r5
   13178:	f3bf 8f6f 	isb	sy
   1317c:	e7d7      	b.n	1312e <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
   1317e:	f06f 0015 	mvn.w	r0, #21
}
   13182:	4770      	bx	lr
		return -EPERM;
   13184:	f04f 30ff 	mov.w	r0, #4294967295
   13188:	e7d4      	b.n	13134 <z_impl_k_mutex_unlock+0x28>
   1318a:	bf00      	nop
   1318c:	20009210 	.word	0x20009210
   13190:	2000923c 	.word	0x2000923c

00013194 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
   13194:	b510      	push	{r4, lr}
   13196:	b082      	sub	sp, #8
   13198:	4601      	mov	r1, r0
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1319a:	4684      	mov	ip, r0
	__asm__ volatile(
   1319c:	f04f 0020 	mov.w	r0, #32
   131a0:	f3ef 8411 	mrs	r4, BASEPRI
   131a4:	f380 8812 	msr	BASEPRI_MAX, r0
   131a8:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
   131ac:	f85c 0b08 	ldr.w	r0, [ip], #8
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
   131b0:	b188      	cbz	r0, 131d6 <z_impl_k_queue_get+0x42>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   131b2:	6803      	ldr	r3, [r0, #0]
   131b4:	f023 0303 	bic.w	r3, r3, #3
	list->head = node;
   131b8:	600b      	str	r3, [r1, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_tail(sys_sflist_t *list)
{
	return list->tail;
   131ba:	684a      	ldr	r2, [r1, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   131bc:	4290      	cmp	r0, r2
   131be:	d008      	beq.n	131d2 <z_impl_k_queue_get+0x3e>
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
   131c0:	2101      	movs	r1, #1
   131c2:	f00a fe8b 	bl	1dedc <z_queue_node_peek>
	__asm__ volatile(
   131c6:	f384 8811 	msr	BASEPRI, r4
   131ca:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
   131ce:	b002      	add	sp, #8
   131d0:	bd10      	pop	{r4, pc}
	list->tail = node;
   131d2:	604b      	str	r3, [r1, #4]
}
   131d4:	e7f4      	b.n	131c0 <z_impl_k_queue_get+0x2c>
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   131d6:	ea53 0102 	orrs.w	r1, r3, r2
   131da:	d00b      	beq.n	131f4 <z_impl_k_queue_get+0x60>
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
   131dc:	9200      	str	r2, [sp, #0]
   131de:	9301      	str	r3, [sp, #4]
   131e0:	4662      	mov	r2, ip
   131e2:	4621      	mov	r1, r4
   131e4:	4660      	mov	r0, ip
   131e6:	f000 fbcf 	bl	13988 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
   131ea:	b948      	cbnz	r0, 13200 <z_impl_k_queue_get+0x6c>
   131ec:	4b05      	ldr	r3, [pc, #20]	; (13204 <z_impl_k_queue_get+0x70>)
   131ee:	689b      	ldr	r3, [r3, #8]
   131f0:	6958      	ldr	r0, [r3, #20]
   131f2:	e7ec      	b.n	131ce <z_impl_k_queue_get+0x3a>
   131f4:	f384 8811 	msr	BASEPRI, r4
   131f8:	f3bf 8f6f 	isb	sy
		return NULL;
   131fc:	2000      	movs	r0, #0
   131fe:	e7e6      	b.n	131ce <z_impl_k_queue_get+0x3a>
	return (ret != 0) ? NULL : _current->base.swap_data;
   13200:	2000      	movs	r0, #0
   13202:	e7e4      	b.n	131ce <z_impl_k_queue_get+0x3a>
   13204:	20009210 	.word	0x20009210

00013208 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
   13208:	b538      	push	{r3, r4, r5, lr}
   1320a:	4604      	mov	r4, r0
	__asm__ volatile(
   1320c:	f04f 0320 	mov.w	r3, #32
   13210:	f3ef 8511 	mrs	r5, BASEPRI
   13214:	f383 8812 	msr	BASEPRI_MAX, r3
   13218:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
   1321c:	f00b f893 	bl	1e346 <z_unpend_first_thread>

	if (thread != NULL) {
   13220:	b148      	cbz	r0, 13236 <z_impl_k_sem_give+0x2e>
   13222:	2200      	movs	r2, #0
   13224:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
   13228:	f00a ffed 	bl	1e206 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
   1322c:	4629      	mov	r1, r5
   1322e:	4809      	ldr	r0, [pc, #36]	; (13254 <z_impl_k_sem_give+0x4c>)
   13230:	f000 fa22 	bl	13678 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
   13234:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   13236:	68a3      	ldr	r3, [r4, #8]
   13238:	68e2      	ldr	r2, [r4, #12]
   1323a:	4293      	cmp	r3, r2
   1323c:	d008      	beq.n	13250 <z_impl_k_sem_give+0x48>
   1323e:	2201      	movs	r2, #1
   13240:	4413      	add	r3, r2
   13242:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
   13244:	2102      	movs	r1, #2
   13246:	f104 0010 	add.w	r0, r4, #16
   1324a:	f00b fa12 	bl	1e672 <z_handle_obj_poll_events>
}
   1324e:	e7ed      	b.n	1322c <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   13250:	2200      	movs	r2, #0
   13252:	e7f5      	b.n	13240 <z_impl_k_sem_give+0x38>
   13254:	2000923c 	.word	0x2000923c

00013258 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
   13258:	b510      	push	{r4, lr}
   1325a:	b082      	sub	sp, #8
   1325c:	f04f 0420 	mov.w	r4, #32
   13260:	f3ef 8111 	mrs	r1, BASEPRI
   13264:	f384 8812 	msr	BASEPRI_MAX, r4
   13268:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
   1326c:	6884      	ldr	r4, [r0, #8]
   1326e:	b144      	cbz	r4, 13282 <z_impl_k_sem_take+0x2a>
		sem->count--;
   13270:	3c01      	subs	r4, #1
   13272:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
   13274:	f381 8811 	msr	BASEPRI, r1
   13278:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
   1327c:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
   1327e:	b002      	add	sp, #8
   13280:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   13282:	ea53 0402 	orrs.w	r4, r3, r2
   13286:	d006      	beq.n	13296 <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
   13288:	9200      	str	r2, [sp, #0]
   1328a:	9301      	str	r3, [sp, #4]
   1328c:	4602      	mov	r2, r0
   1328e:	4805      	ldr	r0, [pc, #20]	; (132a4 <z_impl_k_sem_take+0x4c>)
   13290:	f000 fb7a 	bl	13988 <z_pend_curr>
	return ret;
   13294:	e7f3      	b.n	1327e <z_impl_k_sem_take+0x26>
   13296:	f381 8811 	msr	BASEPRI, r1
   1329a:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
   1329e:	f06f 000f 	mvn.w	r0, #15
   132a2:	e7ec      	b.n	1327e <z_impl_k_sem_take+0x26>
   132a4:	2000923c 	.word	0x2000923c

000132a8 <submit_to_queue_locked>:
 * @retval -EINVAL if no queue is provided
 * @retval -ENODEV if the queue is not started
 */
static int submit_to_queue_locked(struct k_work *work,
				  struct k_work_q **queuep)
{
   132a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   132aa:	460d      	mov	r5, r1
	return (*flagp & BIT(bit)) != 0U;
   132ac:	68c3      	ldr	r3, [r0, #12]
	int ret = 0;

	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   132ae:	f013 0f02 	tst.w	r3, #2
   132b2:	d15c      	bne.n	1336e <submit_to_queue_locked+0xc6>
   132b4:	4604      	mov	r4, r0
		/* Disallowed */
		ret = -EBUSY;
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
   132b6:	f013 0f04 	tst.w	r3, #4
   132ba:	d15d      	bne.n	13378 <submit_to_queue_locked+0xd0>
		/* Not currently queued */
		ret = 1;

		/* If no queue specified resubmit to last queue.
		 */
		if (*queuep == NULL) {
   132bc:	680b      	ldr	r3, [r1, #0]
   132be:	2b00      	cmp	r3, #0
   132c0:	d038      	beq.n	13334 <submit_to_queue_locked+0x8c>
	return (*flagp & BIT(bit)) != 0U;
   132c2:	68e3      	ldr	r3, [r4, #12]

		/* If the work is currently running we have to use the
		 * queue it's running on to prevent handler
		 * re-entrancy.
		 */
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
   132c4:	f013 0f01 	tst.w	r3, #1
   132c8:	d037      	beq.n	1333a <submit_to_queue_locked+0x92>
			__ASSERT_NO_MSG(work->queue != NULL);
			*queuep = work->queue;
   132ca:	68a3      	ldr	r3, [r4, #8]
   132cc:	602b      	str	r3, [r5, #0]
			ret = 2;
   132ce:	2702      	movs	r7, #2
		}

		int rc = queue_submit_locked(*queuep, work);
   132d0:	682e      	ldr	r6, [r5, #0]
	if (queue == NULL) {
   132d2:	2e00      	cmp	r6, #0
   132d4:	d03f      	beq.n	13356 <submit_to_queue_locked+0xae>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   132d6:	4b29      	ldr	r3, [pc, #164]	; (1337c <submit_to_queue_locked+0xd4>)
   132d8:	689b      	ldr	r3, [r3, #8]
   132da:	42b3      	cmp	r3, r6
   132dc:	d02f      	beq.n	1333e <submit_to_queue_locked+0x96>
   132de:	2300      	movs	r3, #0
   132e0:	461a      	mov	r2, r3
	return (*flagp & BIT(bit)) != 0U;
   132e2:	f8d6 30d0 	ldr.w	r3, [r6, #208]	; 0xd0
   132e6:	f3c3 0180 	ubfx	r1, r3, #2, #1
   132ea:	f3c3 00c0 	ubfx	r0, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   132ee:	f013 0f01 	tst.w	r3, #1
   132f2:	d033      	beq.n	1335c <submit_to_queue_locked+0xb4>
	} else if (draining && !chained) {
   132f4:	b101      	cbz	r1, 132f8 <submit_to_queue_locked+0x50>
   132f6:	b3a2      	cbz	r2, 13362 <submit_to_queue_locked+0xba>
	} else if (plugged && !draining) {
   132f8:	b100      	cbz	r0, 132fc <submit_to_queue_locked+0x54>
   132fa:	b3a9      	cbz	r1, 13368 <submit_to_queue_locked+0xc0>
	parent->next = child;
   132fc:	2300      	movs	r3, #0
   132fe:	6023      	str	r3, [r4, #0]
	return list->tail;
   13300:	f8d6 30bc 	ldr.w	r3, [r6, #188]	; 0xbc
Z_GENLIST_APPEND(slist, snode)
   13304:	b313      	cbz	r3, 1334c <submit_to_queue_locked+0xa4>
	parent->next = child;
   13306:	601c      	str	r4, [r3, #0]
	list->tail = node;
   13308:	f8c6 40bc 	str.w	r4, [r6, #188]	; 0xbc
	if (queue != NULL) {
   1330c:	b12e      	cbz	r6, 1331a <submit_to_queue_locked+0x72>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
   1330e:	2200      	movs	r2, #0
   13310:	4611      	mov	r1, r2
   13312:	f106 00c0 	add.w	r0, r6, #192	; 0xc0
   13316:	f00b f855 	bl	1e3c4 <z_sched_wake>
		ret = 1;
   1331a:	2001      	movs	r0, #1

		if (rc < 0) {
   1331c:	2800      	cmp	r0, #0
   1331e:	db06      	blt.n	1332e <submit_to_queue_locked+0x86>
	*flagp |= BIT(bit);
   13320:	68e3      	ldr	r3, [r4, #12]
   13322:	f043 0304 	orr.w	r3, r3, #4
   13326:	60e3      	str	r3, [r4, #12]
			ret = rc;
		} else {
			flag_set(&work->flags, K_WORK_QUEUED_BIT);
			work->queue = *queuep;
   13328:	682b      	ldr	r3, [r5, #0]
   1332a:	60a3      	str	r3, [r4, #8]
   1332c:	4638      	mov	r0, r7
		}
	} else {
		/* Already queued, do nothing. */
	}

	if (ret <= 0) {
   1332e:	2800      	cmp	r0, #0
   13330:	dc21      	bgt.n	13376 <submit_to_queue_locked+0xce>
   13332:	e01e      	b.n	13372 <submit_to_queue_locked+0xca>
			*queuep = work->queue;
   13334:	6883      	ldr	r3, [r0, #8]
   13336:	600b      	str	r3, [r1, #0]
   13338:	e7c3      	b.n	132c2 <submit_to_queue_locked+0x1a>
		ret = 1;
   1333a:	2701      	movs	r7, #1
   1333c:	e7c8      	b.n	132d0 <submit_to_queue_locked+0x28>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   1333e:	f00a fcfd 	bl	1dd3c <k_is_in_isr>
   13342:	b908      	cbnz	r0, 13348 <submit_to_queue_locked+0xa0>
   13344:	2301      	movs	r3, #1
   13346:	e7cb      	b.n	132e0 <submit_to_queue_locked+0x38>
   13348:	2300      	movs	r3, #0
   1334a:	e7c9      	b.n	132e0 <submit_to_queue_locked+0x38>
   1334c:	f8c6 40bc 	str.w	r4, [r6, #188]	; 0xbc
	list->head = node;
   13350:	f8c6 40b8 	str.w	r4, [r6, #184]	; 0xb8
}
   13354:	e7da      	b.n	1330c <submit_to_queue_locked+0x64>
		return -EINVAL;
   13356:	f06f 0015 	mvn.w	r0, #21
   1335a:	e7df      	b.n	1331c <submit_to_queue_locked+0x74>
		ret = -ENODEV;
   1335c:	f06f 0012 	mvn.w	r0, #18
   13360:	e7dc      	b.n	1331c <submit_to_queue_locked+0x74>
		ret = -EBUSY;
   13362:	f06f 000f 	mvn.w	r0, #15
   13366:	e7d9      	b.n	1331c <submit_to_queue_locked+0x74>
		ret = -EBUSY;
   13368:	f06f 000f 	mvn.w	r0, #15
   1336c:	e7d6      	b.n	1331c <submit_to_queue_locked+0x74>
		ret = -EBUSY;
   1336e:	f06f 000f 	mvn.w	r0, #15
		*queuep = NULL;
   13372:	2300      	movs	r3, #0
   13374:	602b      	str	r3, [r5, #0]
	}

	return ret;
}
   13376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int ret = 0;
   13378:	2000      	movs	r0, #0
   1337a:	e7fa      	b.n	13372 <submit_to_queue_locked+0xca>
   1337c:	20009210 	.word	0x20009210

00013380 <schedule_for_queue_locked>:
 * @retval 1 to indicate successfully scheduled.
 */
static int schedule_for_queue_locked(struct k_work_q **queuep,
				     struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
   13380:	b508      	push	{r3, lr}
   13382:	4684      	mov	ip, r0
   13384:	4608      	mov	r0, r1
	int ret = 1;
	struct k_work *work = &dwork->work;

	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   13386:	ea53 0102 	orrs.w	r1, r3, r2
   1338a:	d00c      	beq.n	133a6 <schedule_for_queue_locked+0x26>
	*flagp |= BIT(bit);
   1338c:	68c1      	ldr	r1, [r0, #12]
   1338e:	f041 0108 	orr.w	r1, r1, #8
   13392:	60c1      	str	r1, [r0, #12]
		return submit_to_queue_locked(work, queuep);
	}

	flag_set(&work->flags, K_WORK_DELAYED_BIT);
	dwork->queue = *queuep;
   13394:	f8dc 1000 	ldr.w	r1, [ip]
   13398:	6281      	str	r1, [r0, #40]	; 0x28

	/* Add timeout */
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   1339a:	4905      	ldr	r1, [pc, #20]	; (133b0 <schedule_for_queue_locked+0x30>)
   1339c:	3010      	adds	r0, #16
   1339e:	f000 fd8b 	bl	13eb8 <z_add_timeout>

	return ret;
   133a2:	2001      	movs	r0, #1
}
   133a4:	bd08      	pop	{r3, pc}
		return submit_to_queue_locked(work, queuep);
   133a6:	4661      	mov	r1, ip
   133a8:	f7ff ff7e 	bl	132a8 <submit_to_queue_locked>
   133ac:	e7fa      	b.n	133a4 <schedule_for_queue_locked+0x24>
   133ae:	bf00      	nop
   133b0:	0001e03f 	.word	0x0001e03f

000133b4 <finalize_cancel_locked>:
{
   133b4:	b570      	push	{r4, r5, r6, lr}
   133b6:	4605      	mov	r5, r0
	*flagp &= ~BIT(bit);
   133b8:	68c3      	ldr	r3, [r0, #12]
   133ba:	f023 0302 	bic.w	r3, r3, #2
   133be:	60c3      	str	r3, [r0, #12]
	return list->head;
   133c0:	4b1a      	ldr	r3, [pc, #104]	; (1342c <finalize_cancel_locked+0x78>)
   133c2:	681b      	ldr	r3, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   133c4:	b1fb      	cbz	r3, 13406 <finalize_cancel_locked+0x52>
   133c6:	461c      	mov	r4, r3
Z_GENLIST_PEEK_NEXT(slist, snode)
   133c8:	b103      	cbz	r3, 133cc <finalize_cancel_locked+0x18>
	return node->next;
   133ca:	681c      	ldr	r4, [r3, #0]
   133cc:	2600      	movs	r6, #0
   133ce:	e01f      	b.n	13410 <finalize_cancel_locked+0x5c>
			sys_slist_remove(&pending_cancels, prev, &wc->node);
   133d0:	461a      	mov	r2, r3
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
   133d2:	b166      	cbz	r6, 133ee <finalize_cancel_locked+0x3a>
	return node->next;
   133d4:	6819      	ldr	r1, [r3, #0]
	parent->next = child;
   133d6:	6031      	str	r1, [r6, #0]
	return list->tail;
   133d8:	4914      	ldr	r1, [pc, #80]	; (1342c <finalize_cancel_locked+0x78>)
   133da:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
   133dc:	428b      	cmp	r3, r1
   133de:	d00f      	beq.n	13400 <finalize_cancel_locked+0x4c>
	parent->next = child;
   133e0:	2100      	movs	r1, #0
   133e2:	6011      	str	r1, [r2, #0]
			k_sem_give(&wc->sem);
   133e4:	f103 0008 	add.w	r0, r3, #8
	z_impl_k_sem_give(sem);
   133e8:	f7ff ff0e 	bl	13208 <z_impl_k_sem_give>
}
   133ec:	e015      	b.n	1341a <finalize_cancel_locked+0x66>
	return node->next;
   133ee:	6818      	ldr	r0, [r3, #0]
	list->head = node;
   133f0:	490e      	ldr	r1, [pc, #56]	; (1342c <finalize_cancel_locked+0x78>)
   133f2:	6008      	str	r0, [r1, #0]
	return list->tail;
   133f4:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
   133f6:	428b      	cmp	r3, r1
   133f8:	d1f2      	bne.n	133e0 <finalize_cancel_locked+0x2c>
	list->tail = node;
   133fa:	490c      	ldr	r1, [pc, #48]	; (1342c <finalize_cancel_locked+0x78>)
   133fc:	6048      	str	r0, [r1, #4]
}
   133fe:	e7ef      	b.n	133e0 <finalize_cancel_locked+0x2c>
	list->tail = node;
   13400:	490a      	ldr	r1, [pc, #40]	; (1342c <finalize_cancel_locked+0x78>)
   13402:	604e      	str	r6, [r1, #4]
}
   13404:	e7ec      	b.n	133e0 <finalize_cancel_locked+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   13406:	461c      	mov	r4, r3
   13408:	e7e0      	b.n	133cc <finalize_cancel_locked+0x18>
   1340a:	4622      	mov	r2, r4
   1340c:	4623      	mov	r3, r4
   1340e:	4614      	mov	r4, r2
   13410:	b153      	cbz	r3, 13428 <finalize_cancel_locked+0x74>
		if (wc->work == work) {
   13412:	685a      	ldr	r2, [r3, #4]
   13414:	42aa      	cmp	r2, r5
   13416:	d0db      	beq.n	133d0 <finalize_cancel_locked+0x1c>
			prev = &wc->node;
   13418:	461e      	mov	r6, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   1341a:	2c00      	cmp	r4, #0
   1341c:	d0f5      	beq.n	1340a <finalize_cancel_locked+0x56>
   1341e:	4622      	mov	r2, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
   13420:	2c00      	cmp	r4, #0
   13422:	d0f3      	beq.n	1340c <finalize_cancel_locked+0x58>
	return node->next;
   13424:	6822      	ldr	r2, [r4, #0]
   13426:	e7f1      	b.n	1340c <finalize_cancel_locked+0x58>
}
   13428:	bd70      	pop	{r4, r5, r6, pc}
   1342a:	bf00      	nop
   1342c:	2000923c 	.word	0x2000923c

00013430 <work_queue_main>:
{
   13430:	b5f0      	push	{r4, r5, r6, r7, lr}
   13432:	b085      	sub	sp, #20
   13434:	4605      	mov	r5, r0
	struct k_work_q *queue = (struct k_work_q *)workq_ptr;
   13436:	e016      	b.n	13466 <work_queue_main+0x36>
	return (*flagp & BIT(bit)) != 0U;
   13438:	f8d5 30d0 	ldr.w	r3, [r5, #208]	; 0xd0
	*flagp &= ~BIT(bit);
   1343c:	f023 0204 	bic.w	r2, r3, #4
   13440:	f8c5 20d0 	str.w	r2, [r5, #208]	; 0xd0
		} else if (flag_test_and_clear(&queue->flags,
   13444:	f013 0f04 	tst.w	r3, #4
   13448:	d159      	bne.n	134fe <work_queue_main+0xce>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
   1344a:	2300      	movs	r3, #0
   1344c:	9302      	str	r3, [sp, #8]
   1344e:	f04f 32ff 	mov.w	r2, #4294967295
   13452:	f04f 33ff 	mov.w	r3, #4294967295
   13456:	e9cd 2300 	strd	r2, r3, [sp]
   1345a:	f105 02c0 	add.w	r2, r5, #192	; 0xc0
   1345e:	4631      	mov	r1, r6
   13460:	482e      	ldr	r0, [pc, #184]	; (1351c <work_queue_main+0xec>)
   13462:	f000 fcb3 	bl	13dcc <z_sched_wait>
	__asm__ volatile(
   13466:	f04f 0320 	mov.w	r3, #32
   1346a:	f3ef 8611 	mrs	r6, BASEPRI
   1346e:	f383 8812 	msr	BASEPRI_MAX, r3
   13472:	f3bf 8f6f 	isb	sy
	return list->head;
   13476:	f8d5 40b8 	ldr.w	r4, [r5, #184]	; 0xb8
Z_GENLIST_GET(slist, snode)
   1347a:	2c00      	cmp	r4, #0
   1347c:	d0dc      	beq.n	13438 <work_queue_main+0x8>
	return node->next;
   1347e:	6823      	ldr	r3, [r4, #0]
	list->head = node;
   13480:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
	return list->tail;
   13484:	f8d5 20bc 	ldr.w	r2, [r5, #188]	; 0xbc
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   13488:	4294      	cmp	r4, r2
   1348a:	d035      	beq.n	134f8 <work_queue_main+0xc8>
	*flagp |= BIT(bit);
   1348c:	f8d5 30d0 	ldr.w	r3, [r5, #208]	; 0xd0
   13490:	f043 0302 	orr.w	r3, r3, #2
   13494:	f8c5 30d0 	str.w	r3, [r5, #208]	; 0xd0
   13498:	68e3      	ldr	r3, [r4, #12]
   1349a:	f043 0301 	orr.w	r3, r3, #1
   1349e:	60e3      	str	r3, [r4, #12]
	*flagp &= ~BIT(bit);
   134a0:	f023 0304 	bic.w	r3, r3, #4
   134a4:	60e3      	str	r3, [r4, #12]
			handler = work->handler;
   134a6:	6863      	ldr	r3, [r4, #4]
		if (work == NULL) {
   134a8:	2c00      	cmp	r4, #0
   134aa:	d0ce      	beq.n	1344a <work_queue_main+0x1a>
	__asm__ volatile(
   134ac:	f386 8811 	msr	BASEPRI, r6
   134b0:	f3bf 8f6f 	isb	sy
		handler(work);
   134b4:	4620      	mov	r0, r4
   134b6:	4798      	blx	r3
	__asm__ volatile(
   134b8:	f04f 0320 	mov.w	r3, #32
   134bc:	f3ef 8611 	mrs	r6, BASEPRI
   134c0:	f383 8812 	msr	BASEPRI_MAX, r3
   134c4:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
   134c8:	68e3      	ldr	r3, [r4, #12]
   134ca:	f023 0301 	bic.w	r3, r3, #1
   134ce:	60e3      	str	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   134d0:	f013 0f02 	tst.w	r3, #2
   134d4:	d11e      	bne.n	13514 <work_queue_main+0xe4>
	*flagp &= ~BIT(bit);
   134d6:	f8d5 30d0 	ldr.w	r3, [r5, #208]	; 0xd0
   134da:	f023 0302 	bic.w	r3, r3, #2
   134de:	f8c5 30d0 	str.w	r3, [r5, #208]	; 0xd0
	return (*flagp & BIT(bit)) != 0U;
   134e2:	f3c3 2300 	ubfx	r3, r3, #8, #1
	__asm__ volatile(
   134e6:	f386 8811 	msr	BASEPRI, r6
   134ea:	f3bf 8f6f 	isb	sy
		if (yield) {
   134ee:	2b00      	cmp	r3, #0
   134f0:	d1b9      	bne.n	13466 <work_queue_main+0x36>
	z_impl_k_yield();
   134f2:	f000 fb81 	bl	13bf8 <z_impl_k_yield>
}
   134f6:	e7b6      	b.n	13466 <work_queue_main+0x36>
	list->tail = node;
   134f8:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
}
   134fc:	e7c6      	b.n	1348c <work_queue_main+0x5c>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
   134fe:	f105 07c8 	add.w	r7, r5, #200	; 0xc8
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
   13502:	2200      	movs	r2, #0
   13504:	2101      	movs	r1, #1
   13506:	4638      	mov	r0, r7
   13508:	f00a ff5c 	bl	1e3c4 <z_sched_wake>
   1350c:	2800      	cmp	r0, #0
   1350e:	d1f8      	bne.n	13502 <work_queue_main+0xd2>
		k_work_handler_t handler = NULL;
   13510:	2300      	movs	r3, #0
   13512:	e7c9      	b.n	134a8 <work_queue_main+0x78>
			finalize_cancel_locked(work);
   13514:	4620      	mov	r0, r4
   13516:	f7ff ff4d 	bl	133b4 <finalize_cancel_locked>
   1351a:	e7dc      	b.n	134d6 <work_queue_main+0xa6>
   1351c:	2000923c 	.word	0x2000923c

00013520 <k_work_submit>:
{
   13520:	b508      	push	{r3, lr}
   13522:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
   13524:	4801      	ldr	r0, [pc, #4]	; (1352c <k_work_submit+0xc>)
   13526:	f00a fdbe 	bl	1e0a6 <k_work_submit_to_queue>
}
   1352a:	bd08      	pop	{r3, pc}
   1352c:	20001410 	.word	0x20001410

00013530 <k_work_queue_start>:
{
   13530:	b5f0      	push	{r4, r5, r6, r7, lr}
   13532:	b089      	sub	sp, #36	; 0x24
   13534:	4604      	mov	r4, r0
   13536:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	list->head = NULL;
   13538:	2000      	movs	r0, #0
   1353a:	f8c4 00b8 	str.w	r0, [r4, #184]	; 0xb8
	list->tail = NULL;
   1353e:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc
   13542:	f104 00c0 	add.w	r0, r4, #192	; 0xc0
	list->head = (sys_dnode_t *)list;
   13546:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	list->tail = (sys_dnode_t *)list;
   1354a:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
   1354e:	f104 00c8 	add.w	r0, r4, #200	; 0xc8
	list->head = (sys_dnode_t *)list;
   13552:	f8c4 00c8 	str.w	r0, [r4, #200]	; 0xc8
	list->tail = (sys_dnode_t *)list;
   13556:	f8c4 00cc 	str.w	r0, [r4, #204]	; 0xcc
	if ((cfg != NULL) && cfg->no_yield) {
   1355a:	b1fd      	cbz	r5, 1359c <k_work_queue_start+0x6c>
   1355c:	7928      	ldrb	r0, [r5, #4]
   1355e:	b9f8      	cbnz	r0, 135a0 <k_work_queue_start+0x70>
	uint32_t flags = K_WORK_QUEUE_STARTED;
   13560:	2001      	movs	r0, #1
	*flagp = flags;
   13562:	f8c4 00d0 	str.w	r0, [r4, #208]	; 0xd0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   13566:	f04f 36ff 	mov.w	r6, #4294967295
   1356a:	f04f 37ff 	mov.w	r7, #4294967295
   1356e:	e9cd 6706 	strd	r6, r7, [sp, #24]
   13572:	2000      	movs	r0, #0
   13574:	9004      	str	r0, [sp, #16]
   13576:	9303      	str	r3, [sp, #12]
   13578:	9002      	str	r0, [sp, #8]
   1357a:	9001      	str	r0, [sp, #4]
   1357c:	9400      	str	r4, [sp, #0]
   1357e:	4b0a      	ldr	r3, [pc, #40]	; (135a8 <k_work_queue_start+0x78>)
   13580:	4620      	mov	r0, r4
   13582:	f00a fbf0 	bl	1dd66 <z_impl_k_thread_create>
	if ((cfg != NULL) && (cfg->name != NULL)) {
   13586:	b125      	cbz	r5, 13592 <k_work_queue_start+0x62>
   13588:	6829      	ldr	r1, [r5, #0]
   1358a:	b111      	cbz	r1, 13592 <k_work_queue_start+0x62>
	return z_impl_k_thread_name_set(thread, str);
   1358c:	4620      	mov	r0, r4
   1358e:	f7ff fc47 	bl	12e20 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
   13592:	4620      	mov	r0, r4
   13594:	f00a fbd8 	bl	1dd48 <z_impl_k_thread_start>
}
   13598:	b009      	add	sp, #36	; 0x24
   1359a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t flags = K_WORK_QUEUE_STARTED;
   1359c:	2001      	movs	r0, #1
   1359e:	e7e0      	b.n	13562 <k_work_queue_start+0x32>
		flags |= K_WORK_QUEUE_NO_YIELD;
   135a0:	f240 1001 	movw	r0, #257	; 0x101
   135a4:	e7dd      	b.n	13562 <k_work_queue_start+0x32>
   135a6:	bf00      	nop
   135a8:	00013431 	.word	0x00013431

000135ac <k_work_schedule>:
	return ret;
}

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
   135ac:	b508      	push	{r3, lr}
   135ae:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
   135b0:	4801      	ldr	r0, [pc, #4]	; (135b8 <k_work_schedule+0xc>)
   135b2:	f00a fda8 	bl	1e106 <k_work_schedule_for_queue>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule, dwork, delay, ret);

	return ret;
}
   135b6:	bd08      	pop	{r3, pc}
   135b8:	20001410 	.word	0x20001410

000135bc <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   135bc:	f1b3 3fff 	cmp.w	r3, #4294967295
   135c0:	bf08      	it	eq
   135c2:	f1b2 3fff 	cmpeq.w	r2, #4294967295
   135c6:	d100      	bne.n	135ca <add_thread_timeout+0xe>
   135c8:	4770      	bx	lr
{
   135ca:	b508      	push	{r3, lr}
   135cc:	4902      	ldr	r1, [pc, #8]	; (135d8 <add_thread_timeout+0x1c>)
   135ce:	3018      	adds	r0, #24
   135d0:	f000 fc72 	bl	13eb8 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
   135d4:	bd08      	pop	{r3, pc}
   135d6:	bf00      	nop
   135d8:	0001e23f 	.word	0x0001e23f

000135dc <z_reset_time_slice>:
{
   135dc:	b510      	push	{r4, lr}
	int ret = slice_ticks;
   135de:	4b07      	ldr	r3, [pc, #28]	; (135fc <z_reset_time_slice+0x20>)
   135e0:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
   135e2:	b904      	cbnz	r4, 135e6 <z_reset_time_slice+0xa>
}
   135e4:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
   135e6:	f7fe fa53 	bl	11a90 <sys_clock_elapsed>
   135ea:	4404      	add	r4, r0
   135ec:	4b04      	ldr	r3, [pc, #16]	; (13600 <z_reset_time_slice+0x24>)
   135ee:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
   135f0:	2100      	movs	r1, #0
   135f2:	4b02      	ldr	r3, [pc, #8]	; (135fc <z_reset_time_slice+0x20>)
   135f4:	6818      	ldr	r0, [r3, #0]
   135f6:	f00a ff68 	bl	1e4ca <z_set_timeout_expiry>
}
   135fa:	e7f3      	b.n	135e4 <z_reset_time_slice+0x8>
   135fc:	2000924c 	.word	0x2000924c
   13600:	20009210 	.word	0x20009210

00013604 <k_sched_time_slice_set>:
{
   13604:	b570      	push	{r4, r5, r6, lr}
   13606:	4604      	mov	r4, r0
   13608:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
   1360a:	2300      	movs	r3, #0
	__asm__ volatile(
   1360c:	f04f 0220 	mov.w	r2, #32
   13610:	f3ef 8611 	mrs	r6, BASEPRI
   13614:	f382 8812 	msr	BASEPRI_MAX, r2
   13618:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
   1361c:	e00e      	b.n	1363c <k_sched_time_slice_set+0x38>
			slice_ticks = MAX(2, slice_ticks);
   1361e:	2802      	cmp	r0, #2
   13620:	bfb8      	it	lt
   13622:	2002      	movlt	r0, #2
   13624:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
   13626:	4b11      	ldr	r3, [pc, #68]	; (1366c <k_sched_time_slice_set+0x68>)
   13628:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
   1362a:	4b11      	ldr	r3, [pc, #68]	; (13670 <k_sched_time_slice_set+0x6c>)
   1362c:	6898      	ldr	r0, [r3, #8]
   1362e:	f7ff ffd5 	bl	135dc <z_reset_time_slice>
	__asm__ volatile(
   13632:	f386 8811 	msr	BASEPRI, r6
   13636:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   1363a:	2301      	movs	r3, #1
   1363c:	b9a3      	cbnz	r3, 13668 <k_sched_time_slice_set+0x64>
		_current_cpu->slice_ticks = 0;
   1363e:	4b0c      	ldr	r3, [pc, #48]	; (13670 <k_sched_time_slice_set+0x6c>)
   13640:	2200      	movs	r2, #0
   13642:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
   13644:	0c61      	lsrs	r1, r4, #17
   13646:	03e3      	lsls	r3, r4, #15
   13648:	f240 30e7 	movw	r0, #999	; 0x3e7
   1364c:	1818      	adds	r0, r3, r0
   1364e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   13652:	f04f 0300 	mov.w	r3, #0
   13656:	f141 0100 	adc.w	r1, r1, #0
   1365a:	f7ed fdad 	bl	11b8 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
   1365e:	4b05      	ldr	r3, [pc, #20]	; (13674 <k_sched_time_slice_set+0x70>)
   13660:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
   13662:	2c00      	cmp	r4, #0
   13664:	dcdb      	bgt.n	1361e <k_sched_time_slice_set+0x1a>
   13666:	e7de      	b.n	13626 <k_sched_time_slice_set+0x22>
}
   13668:	bd70      	pop	{r4, r5, r6, pc}
   1366a:	bf00      	nop
   1366c:	20009248 	.word	0x20009248
   13670:	20009210 	.word	0x20009210
   13674:	2000924c 	.word	0x2000924c

00013678 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
   13678:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
   1367a:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   1367c:	b921      	cbnz	r1, 13688 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1367e:	f3ef 8305 	mrs	r3, IPSR
   13682:	b913      	cbnz	r3, 1368a <z_reschedule+0x12>
   13684:	2101      	movs	r1, #1
   13686:	e000      	b.n	1368a <z_reschedule+0x12>
   13688:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
   1368a:	f011 0f01 	tst.w	r1, #1
   1368e:	d007      	beq.n	136a0 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
   13690:	4b06      	ldr	r3, [pc, #24]	; (136ac <z_reschedule+0x34>)
   13692:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
   13694:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
   13696:	429a      	cmp	r2, r3
   13698:	d002      	beq.n	136a0 <z_reschedule+0x28>
	ret = arch_swap(key);
   1369a:	f7f1 fb1d 	bl	4cd8 <arch_swap>
		z_swap(lock, key);
   1369e:	e003      	b.n	136a8 <z_reschedule+0x30>
   136a0:	f380 8811 	msr	BASEPRI, r0
   136a4:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
   136a8:	bd08      	pop	{r3, pc}
   136aa:	bf00      	nop
   136ac:	20009210 	.word	0x20009210

000136b0 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
   136b0:	2300      	movs	r3, #0
	__asm__ volatile(
   136b2:	f04f 0220 	mov.w	r2, #32
   136b6:	f3ef 8111 	mrs	r1, BASEPRI
   136ba:	f382 8812 	msr	BASEPRI_MAX, r2
   136be:	f3bf 8f6f 	isb	sy
   136c2:	e009      	b.n	136d8 <k_sched_lock+0x28>
	--_current->base.sched_locked;
   136c4:	4b06      	ldr	r3, [pc, #24]	; (136e0 <k_sched_lock+0x30>)
   136c6:	689a      	ldr	r2, [r3, #8]
   136c8:	7bd3      	ldrb	r3, [r2, #15]
   136ca:	3b01      	subs	r3, #1
   136cc:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
   136ce:	f381 8811 	msr	BASEPRI, r1
   136d2:	f3bf 8f6f 	isb	sy
   136d6:	2301      	movs	r3, #1
   136d8:	2b00      	cmp	r3, #0
   136da:	d0f3      	beq.n	136c4 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
   136dc:	4770      	bx	lr
   136de:	bf00      	nop
   136e0:	20009210 	.word	0x20009210

000136e4 <update_cache>:
{
   136e4:	b538      	push	{r3, r4, r5, lr}
   136e6:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
   136e8:	4810      	ldr	r0, [pc, #64]	; (1372c <update_cache+0x48>)
   136ea:	f00a fd85 	bl	1e1f8 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
   136ee:	4605      	mov	r5, r0
   136f0:	b170      	cbz	r0, 13710 <update_cache+0x2c>
	if (preempt_ok != 0) {
   136f2:	b984      	cbnz	r4, 13716 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
   136f4:	4b0e      	ldr	r3, [pc, #56]	; (13730 <update_cache+0x4c>)
   136f6:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
   136f8:	7b5a      	ldrb	r2, [r3, #13]
   136fa:	f012 0f1f 	tst.w	r2, #31
   136fe:	d10a      	bne.n	13716 <update_cache+0x32>
	return node->next != NULL;
   13700:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
   13702:	b942      	cbnz	r2, 13716 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
   13704:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
   13706:	2a7f      	cmp	r2, #127	; 0x7f
   13708:	d905      	bls.n	13716 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
   1370a:	4a09      	ldr	r2, [pc, #36]	; (13730 <update_cache+0x4c>)
   1370c:	61d3      	str	r3, [r2, #28]
   1370e:	e00b      	b.n	13728 <update_cache+0x44>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
   13710:	4b07      	ldr	r3, [pc, #28]	; (13730 <update_cache+0x4c>)
   13712:	68dd      	ldr	r5, [r3, #12]
   13714:	e7ed      	b.n	136f2 <update_cache+0xe>
		if (thread != _current) {
   13716:	4b06      	ldr	r3, [pc, #24]	; (13730 <update_cache+0x4c>)
   13718:	689b      	ldr	r3, [r3, #8]
   1371a:	42ab      	cmp	r3, r5
   1371c:	d002      	beq.n	13724 <update_cache+0x40>
			z_reset_time_slice(thread);
   1371e:	4628      	mov	r0, r5
   13720:	f7ff ff5c 	bl	135dc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
   13724:	4b02      	ldr	r3, [pc, #8]	; (13730 <update_cache+0x4c>)
   13726:	61dd      	str	r5, [r3, #28]
}
   13728:	bd38      	pop	{r3, r4, r5, pc}
   1372a:	bf00      	nop
   1372c:	20009230 	.word	0x20009230
   13730:	20009210 	.word	0x20009210

00013734 <move_thread_to_end_of_prio_q>:
{
   13734:	b538      	push	{r3, r4, r5, lr}
   13736:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
   13738:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
   1373a:	f990 300d 	ldrsb.w	r3, [r0, #13]
   1373e:	2b00      	cmp	r3, #0
   13740:	db28      	blt.n	13794 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
   13742:	7b6b      	ldrb	r3, [r5, #13]
   13744:	f063 037f 	orn	r3, r3, #127	; 0x7f
   13748:	736b      	strb	r3, [r5, #13]
	return list->head == list;
   1374a:	4b1a      	ldr	r3, [pc, #104]	; (137b4 <move_thread_to_end_of_prio_q+0x80>)
   1374c:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   13750:	429c      	cmp	r4, r3
   13752:	d02d      	beq.n	137b0 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   13754:	b16c      	cbz	r4, 13772 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
   13756:	4621      	mov	r1, r4
   13758:	4628      	mov	r0, r5
   1375a:	f00a fd02 	bl	1e162 <z_sched_prio_cmp>
   1375e:	2800      	cmp	r0, #0
   13760:	dc20      	bgt.n	137a4 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   13762:	b134      	cbz	r4, 13772 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
   13764:	4b13      	ldr	r3, [pc, #76]	; (137b4 <move_thread_to_end_of_prio_q+0x80>)
   13766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13768:	429c      	cmp	r4, r3
   1376a:	d002      	beq.n	13772 <move_thread_to_end_of_prio_q+0x3e>
   1376c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1376e:	2c00      	cmp	r4, #0
   13770:	d1f0      	bne.n	13754 <move_thread_to_end_of_prio_q+0x20>
 * @param node the element to append
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
   13772:	4b10      	ldr	r3, [pc, #64]	; (137b4 <move_thread_to_end_of_prio_q+0x80>)
   13774:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
   13776:	f103 0120 	add.w	r1, r3, #32
   1377a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
   1377c:	606a      	str	r2, [r5, #4]

	tail->next = node;
   1377e:	6015      	str	r5, [r2, #0]
	list->tail = node;
   13780:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
   13782:	4b0c      	ldr	r3, [pc, #48]	; (137b4 <move_thread_to_end_of_prio_q+0x80>)
   13784:	6898      	ldr	r0, [r3, #8]
   13786:	42a8      	cmp	r0, r5
   13788:	bf14      	ite	ne
   1378a:	2000      	movne	r0, #0
   1378c:	2001      	moveq	r0, #1
   1378e:	f7ff ffa9 	bl	136e4 <update_cache>
}
   13792:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
   13794:	f002 027f 	and.w	r2, r2, #127	; 0x7f
   13798:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   1379a:	4601      	mov	r1, r0
   1379c:	4806      	ldr	r0, [pc, #24]	; (137b8 <move_thread_to_end_of_prio_q+0x84>)
   1379e:	f00a fcff 	bl	1e1a0 <z_priq_dumb_remove>
}
   137a2:	e7ce      	b.n	13742 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
   137a4:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
   137a6:	606b      	str	r3, [r5, #4]
	node->next = successor;
   137a8:	602c      	str	r4, [r5, #0]
	prev->next = node;
   137aa:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   137ac:	6065      	str	r5, [r4, #4]
}
   137ae:	e7e8      	b.n	13782 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   137b0:	2400      	movs	r4, #0
   137b2:	e7cf      	b.n	13754 <move_thread_to_end_of_prio_q+0x20>
   137b4:	20009210 	.word	0x20009210
   137b8:	20009230 	.word	0x20009230

000137bc <slice_expired_locked>:
{
   137bc:	b538      	push	{r3, r4, r5, lr}
   137be:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
   137c0:	4b07      	ldr	r3, [pc, #28]	; (137e0 <slice_expired_locked+0x24>)
   137c2:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
   137c4:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
   137c6:	f013 0f1f 	tst.w	r3, #31
   137ca:	d004      	beq.n	137d6 <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
   137cc:	4628      	mov	r0, r5
   137ce:	f7ff ff05 	bl	135dc <z_reset_time_slice>
}
   137d2:	4620      	mov	r0, r4
   137d4:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
   137d6:	4628      	mov	r0, r5
   137d8:	f7ff ffac 	bl	13734 <move_thread_to_end_of_prio_q>
   137dc:	e7f6      	b.n	137cc <slice_expired_locked+0x10>
   137de:	bf00      	nop
   137e0:	20009210 	.word	0x20009210

000137e4 <z_time_slice>:
{
   137e4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   137e6:	f04f 0320 	mov.w	r3, #32
   137ea:	f3ef 8411 	mrs	r4, BASEPRI
   137ee:	f383 8812 	msr	BASEPRI_MAX, r3
   137f2:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
   137f6:	4b22      	ldr	r3, [pc, #136]	; (13880 <z_time_slice+0x9c>)
   137f8:	689b      	ldr	r3, [r3, #8]
   137fa:	4a22      	ldr	r2, [pc, #136]	; (13884 <z_time_slice+0xa0>)
   137fc:	6812      	ldr	r2, [r2, #0]
   137fe:	4293      	cmp	r3, r2
   13800:	d018      	beq.n	13834 <z_time_slice+0x50>
   13802:	4621      	mov	r1, r4
	pending_current = NULL;
   13804:	4a1f      	ldr	r2, [pc, #124]	; (13884 <z_time_slice+0xa0>)
   13806:	2500      	movs	r5, #0
   13808:	6015      	str	r5, [r2, #0]
	int ret = slice_ticks;
   1380a:	4a1f      	ldr	r2, [pc, #124]	; (13888 <z_time_slice+0xa4>)
   1380c:	6812      	ldr	r2, [r2, #0]
	if (slice_time(_current) && sliceable(_current)) {
   1380e:	b372      	cbz	r2, 1386e <z_time_slice+0x8a>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
   13810:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
   13812:	2a7f      	cmp	r2, #127	; 0x7f
   13814:	d816      	bhi.n	13844 <z_time_slice+0x60>
   13816:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
   13818:	f012 0f1f 	tst.w	r2, #31
   1381c:	d11c      	bne.n	13858 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
   1381e:	f993 500e 	ldrsb.w	r5, [r3, #14]
   13822:	4a1a      	ldr	r2, [pc, #104]	; (1388c <z_time_slice+0xa8>)
   13824:	6812      	ldr	r2, [r2, #0]
   13826:	4295      	cmp	r5, r2
   13828:	db18      	blt.n	1385c <z_time_slice+0x78>
		&& !z_is_idle_thread_object(thread);
   1382a:	4a19      	ldr	r2, [pc, #100]	; (13890 <z_time_slice+0xac>)
   1382c:	4293      	cmp	r3, r2
   1382e:	d017      	beq.n	13860 <z_time_slice+0x7c>
   13830:	2301      	movs	r3, #1
   13832:	e008      	b.n	13846 <z_time_slice+0x62>
		z_reset_time_slice(_current);
   13834:	4618      	mov	r0, r3
   13836:	f7ff fed1 	bl	135dc <z_reset_time_slice>
	__asm__ volatile(
   1383a:	f384 8811 	msr	BASEPRI, r4
   1383e:	f3bf 8f6f 	isb	sy
		return;
   13842:	e01b      	b.n	1387c <z_time_slice+0x98>
		&& !z_is_idle_thread_object(thread);
   13844:	2300      	movs	r3, #0
	if (slice_time(_current) && sliceable(_current)) {
   13846:	b193      	cbz	r3, 1386e <z_time_slice+0x8a>
		if (ticks >= _current_cpu->slice_ticks) {
   13848:	4b0d      	ldr	r3, [pc, #52]	; (13880 <z_time_slice+0x9c>)
   1384a:	691b      	ldr	r3, [r3, #16]
   1384c:	4283      	cmp	r3, r0
   1384e:	dd09      	ble.n	13864 <z_time_slice+0x80>
			_current_cpu->slice_ticks -= ticks;
   13850:	1a18      	subs	r0, r3, r0
   13852:	4b0b      	ldr	r3, [pc, #44]	; (13880 <z_time_slice+0x9c>)
   13854:	6118      	str	r0, [r3, #16]
   13856:	e00d      	b.n	13874 <z_time_slice+0x90>
		&& !z_is_idle_thread_object(thread);
   13858:	2300      	movs	r3, #0
   1385a:	e7f4      	b.n	13846 <z_time_slice+0x62>
   1385c:	2300      	movs	r3, #0
   1385e:	e7f2      	b.n	13846 <z_time_slice+0x62>
   13860:	2300      	movs	r3, #0
   13862:	e7f0      	b.n	13846 <z_time_slice+0x62>
			key = slice_expired_locked(key);
   13864:	4620      	mov	r0, r4
   13866:	f7ff ffa9 	bl	137bc <slice_expired_locked>
   1386a:	4601      	mov	r1, r0
   1386c:	e002      	b.n	13874 <z_time_slice+0x90>
		_current_cpu->slice_ticks = 0;
   1386e:	4b04      	ldr	r3, [pc, #16]	; (13880 <z_time_slice+0x9c>)
   13870:	2200      	movs	r2, #0
   13872:	611a      	str	r2, [r3, #16]
   13874:	f381 8811 	msr	BASEPRI, r1
   13878:	f3bf 8f6f 	isb	sy
}
   1387c:	bd38      	pop	{r3, r4, r5, pc}
   1387e:	bf00      	nop
   13880:	20009210 	.word	0x20009210
   13884:	20009244 	.word	0x20009244
   13888:	2000924c 	.word	0x2000924c
   1388c:	20009248 	.word	0x20009248
   13890:	20001298 	.word	0x20001298

00013894 <ready_thread>:
{
   13894:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
   13896:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
   13898:	f990 200d 	ldrsb.w	r2, [r0, #13]
   1389c:	2a00      	cmp	r2, #0
   1389e:	db2d      	blt.n	138fc <ready_thread+0x68>
   138a0:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   138a2:	f013 0f1f 	tst.w	r3, #31
   138a6:	d105      	bne.n	138b4 <ready_thread+0x20>
	return node->next != NULL;
   138a8:	6982      	ldr	r2, [r0, #24]
   138aa:	b10a      	cbz	r2, 138b0 <ready_thread+0x1c>
   138ac:	2200      	movs	r2, #0
   138ae:	e002      	b.n	138b6 <ready_thread+0x22>
   138b0:	2201      	movs	r2, #1
   138b2:	e000      	b.n	138b6 <ready_thread+0x22>
   138b4:	2200      	movs	r2, #0
   138b6:	b30a      	cbz	r2, 138fc <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
   138b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
   138bc:	7363      	strb	r3, [r4, #13]
	return list->head == list;
   138be:	4b14      	ldr	r3, [pc, #80]	; (13910 <ready_thread+0x7c>)
   138c0:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   138c4:	429d      	cmp	r5, r3
   138c6:	d020      	beq.n	1390a <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   138c8:	b16d      	cbz	r5, 138e6 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
   138ca:	4629      	mov	r1, r5
   138cc:	4620      	mov	r0, r4
   138ce:	f00a fc48 	bl	1e162 <z_sched_prio_cmp>
   138d2:	2800      	cmp	r0, #0
   138d4:	dc13      	bgt.n	138fe <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   138d6:	b135      	cbz	r5, 138e6 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
   138d8:	4b0d      	ldr	r3, [pc, #52]	; (13910 <ready_thread+0x7c>)
   138da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   138dc:	429d      	cmp	r5, r3
   138de:	d002      	beq.n	138e6 <ready_thread+0x52>
   138e0:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   138e2:	2d00      	cmp	r5, #0
   138e4:	d1f0      	bne.n	138c8 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
   138e6:	4b0a      	ldr	r3, [pc, #40]	; (13910 <ready_thread+0x7c>)
   138e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
   138ea:	f103 0120 	add.w	r1, r3, #32
   138ee:	6021      	str	r1, [r4, #0]
	node->prev = tail;
   138f0:	6062      	str	r2, [r4, #4]
	tail->next = node;
   138f2:	6014      	str	r4, [r2, #0]
	list->tail = node;
   138f4:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
   138f6:	2000      	movs	r0, #0
   138f8:	f7ff fef4 	bl	136e4 <update_cache>
}
   138fc:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
   138fe:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
   13900:	6063      	str	r3, [r4, #4]
	node->next = successor;
   13902:	6025      	str	r5, [r4, #0]
	prev->next = node;
   13904:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   13906:	606c      	str	r4, [r5, #4]
}
   13908:	e7f5      	b.n	138f6 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1390a:	2500      	movs	r5, #0
   1390c:	e7dc      	b.n	138c8 <ready_thread+0x34>
   1390e:	bf00      	nop
   13910:	20009210 	.word	0x20009210

00013914 <z_sched_start>:
{
   13914:	b510      	push	{r4, lr}
	__asm__ volatile(
   13916:	f04f 0320 	mov.w	r3, #32
   1391a:	f3ef 8411 	mrs	r4, BASEPRI
   1391e:	f383 8812 	msr	BASEPRI_MAX, r3
   13922:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
   13926:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
   13928:	f013 0f04 	tst.w	r3, #4
   1392c:	d104      	bne.n	13938 <z_sched_start+0x24>
	__asm__ volatile(
   1392e:	f384 8811 	msr	BASEPRI, r4
   13932:	f3bf 8f6f 	isb	sy
}
   13936:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
   13938:	f023 0304 	bic.w	r3, r3, #4
   1393c:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
   1393e:	f7ff ffa9 	bl	13894 <ready_thread>
	z_reschedule(&sched_spinlock, key);
   13942:	4621      	mov	r1, r4
   13944:	4801      	ldr	r0, [pc, #4]	; (1394c <z_sched_start+0x38>)
   13946:	f7ff fe97 	bl	13678 <z_reschedule>
   1394a:	e7f4      	b.n	13936 <z_sched_start+0x22>
   1394c:	20009248 	.word	0x20009248

00013950 <unready_thread>:
{
   13950:	b510      	push	{r4, lr}
   13952:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
   13954:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
   13956:	f990 300d 	ldrsb.w	r3, [r0, #13]
   1395a:	2b00      	cmp	r3, #0
   1395c:	db08      	blt.n	13970 <unready_thread+0x20>
	update_cache(thread == _current);
   1395e:	4b08      	ldr	r3, [pc, #32]	; (13980 <unready_thread+0x30>)
   13960:	6898      	ldr	r0, [r3, #8]
   13962:	42a0      	cmp	r0, r4
   13964:	bf14      	ite	ne
   13966:	2000      	movne	r0, #0
   13968:	2001      	moveq	r0, #1
   1396a:	f7ff febb 	bl	136e4 <update_cache>
}
   1396e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
   13970:	f002 027f 	and.w	r2, r2, #127	; 0x7f
   13974:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   13976:	4601      	mov	r1, r0
   13978:	4802      	ldr	r0, [pc, #8]	; (13984 <unready_thread+0x34>)
   1397a:	f00a fc11 	bl	1e1a0 <z_priq_dumb_remove>
}
   1397e:	e7ee      	b.n	1395e <unready_thread+0xe>
   13980:	20009210 	.word	0x20009210
   13984:	20009230 	.word	0x20009230

00013988 <z_pend_curr>:
{
   13988:	b510      	push	{r4, lr}
   1398a:	460c      	mov	r4, r1
   1398c:	4611      	mov	r1, r2
	pending_current = _current;
   1398e:	4b06      	ldr	r3, [pc, #24]	; (139a8 <z_pend_curr+0x20>)
   13990:	6898      	ldr	r0, [r3, #8]
   13992:	4b06      	ldr	r3, [pc, #24]	; (139ac <z_pend_curr+0x24>)
   13994:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
   13996:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1399a:	f00a fcb2 	bl	1e302 <pend>
   1399e:	4620      	mov	r0, r4
   139a0:	f7f1 f99a 	bl	4cd8 <arch_swap>
}
   139a4:	bd10      	pop	{r4, pc}
   139a6:	bf00      	nop
   139a8:	20009210 	.word	0x20009210
   139ac:	20009244 	.word	0x20009244

000139b0 <z_set_prio>:
{
   139b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   139b4:	4604      	mov	r4, r0
   139b6:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
   139b8:	2300      	movs	r3, #0
	__asm__ volatile(
   139ba:	f04f 0220 	mov.w	r2, #32
   139be:	f3ef 8811 	mrs	r8, BASEPRI
   139c2:	f382 8812 	msr	BASEPRI_MAX, r2
   139c6:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
   139ca:	461f      	mov	r7, r3
   139cc:	e008      	b.n	139e0 <z_set_prio+0x30>
		if (need_sched) {
   139ce:	f012 0701 	ands.w	r7, r2, #1
   139d2:	d111      	bne.n	139f8 <z_set_prio+0x48>
			thread->base.prio = prio;
   139d4:	73a6      	strb	r6, [r4, #14]
	__asm__ volatile(
   139d6:	f388 8811 	msr	BASEPRI, r8
   139da:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   139de:	2301      	movs	r3, #1
   139e0:	461a      	mov	r2, r3
   139e2:	2b00      	cmp	r3, #0
   139e4:	d13d      	bne.n	13a62 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
   139e6:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   139e8:	f013 0f1f 	tst.w	r3, #31
   139ec:	d1ef      	bne.n	139ce <z_set_prio+0x1e>
	return node->next != NULL;
   139ee:	69a1      	ldr	r1, [r4, #24]
   139f0:	2900      	cmp	r1, #0
   139f2:	d1ec      	bne.n	139ce <z_set_prio+0x1e>
   139f4:	2201      	movs	r2, #1
   139f6:	e7ea      	b.n	139ce <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   139f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   139fc:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   139fe:	f8df 9068 	ldr.w	r9, [pc, #104]	; 13a68 <z_set_prio+0xb8>
   13a02:	4621      	mov	r1, r4
   13a04:	4648      	mov	r0, r9
   13a06:	f00a fbcb 	bl	1e1a0 <z_priq_dumb_remove>
				thread->base.prio = prio;
   13a0a:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
   13a0c:	7b63      	ldrb	r3, [r4, #13]
   13a0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
   13a12:	7363      	strb	r3, [r4, #13]
	return list->head == list;
   13a14:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   13a18:	454d      	cmp	r5, r9
   13a1a:	d020      	beq.n	13a5e <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   13a1c:	b16d      	cbz	r5, 13a3a <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
   13a1e:	4629      	mov	r1, r5
   13a20:	4620      	mov	r0, r4
   13a22:	f00a fb9e 	bl	1e162 <z_sched_prio_cmp>
   13a26:	2800      	cmp	r0, #0
   13a28:	dc13      	bgt.n	13a52 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   13a2a:	b135      	cbz	r5, 13a3a <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
   13a2c:	4b0f      	ldr	r3, [pc, #60]	; (13a6c <z_set_prio+0xbc>)
   13a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13a30:	429d      	cmp	r5, r3
   13a32:	d002      	beq.n	13a3a <z_set_prio+0x8a>
   13a34:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   13a36:	2d00      	cmp	r5, #0
   13a38:	d1f0      	bne.n	13a1c <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
   13a3a:	4b0c      	ldr	r3, [pc, #48]	; (13a6c <z_set_prio+0xbc>)
   13a3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
   13a3e:	f103 0120 	add.w	r1, r3, #32
   13a42:	6021      	str	r1, [r4, #0]
	node->prev = tail;
   13a44:	6062      	str	r2, [r4, #4]
	tail->next = node;
   13a46:	6014      	str	r4, [r2, #0]
	list->tail = node;
   13a48:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
   13a4a:	2001      	movs	r0, #1
   13a4c:	f7ff fe4a 	bl	136e4 <update_cache>
   13a50:	e7c1      	b.n	139d6 <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
   13a52:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
   13a54:	6063      	str	r3, [r4, #4]
	node->next = successor;
   13a56:	6025      	str	r5, [r4, #0]
	prev->next = node;
   13a58:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   13a5a:	606c      	str	r4, [r5, #4]
}
   13a5c:	e7f5      	b.n	13a4a <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   13a5e:	2500      	movs	r5, #0
   13a60:	e7dc      	b.n	13a1c <z_set_prio+0x6c>
}
   13a62:	4638      	mov	r0, r7
   13a64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13a68:	20009230 	.word	0x20009230
   13a6c:	20009210 	.word	0x20009210

00013a70 <z_impl_k_thread_suspend>:
{
   13a70:	b538      	push	{r3, r4, r5, lr}
   13a72:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
   13a74:	3018      	adds	r0, #24
   13a76:	f00a fcf3 	bl	1e460 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
   13a7a:	2300      	movs	r3, #0
	__asm__ volatile(
   13a7c:	f04f 0220 	mov.w	r2, #32
   13a80:	f3ef 8511 	mrs	r5, BASEPRI
   13a84:	f382 8812 	msr	BASEPRI_MAX, r2
   13a88:	f3bf 8f6f 	isb	sy
   13a8c:	e010      	b.n	13ab0 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
   13a8e:	7b63      	ldrb	r3, [r4, #13]
   13a90:	f043 0310 	orr.w	r3, r3, #16
   13a94:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
   13a96:	4b15      	ldr	r3, [pc, #84]	; (13aec <z_impl_k_thread_suspend+0x7c>)
   13a98:	6898      	ldr	r0, [r3, #8]
   13a9a:	42a0      	cmp	r0, r4
   13a9c:	bf14      	ite	ne
   13a9e:	2000      	movne	r0, #0
   13aa0:	2001      	moveq	r0, #1
   13aa2:	f7ff fe1f 	bl	136e4 <update_cache>
	__asm__ volatile(
   13aa6:	f385 8811 	msr	BASEPRI, r5
   13aaa:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   13aae:	2301      	movs	r3, #1
   13ab0:	b963      	cbnz	r3, 13acc <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
   13ab2:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
   13ab4:	f994 300d 	ldrsb.w	r3, [r4, #13]
   13ab8:	2b00      	cmp	r3, #0
   13aba:	dae8      	bge.n	13a8e <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   13abc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
   13ac0:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   13ac2:	4621      	mov	r1, r4
   13ac4:	480a      	ldr	r0, [pc, #40]	; (13af0 <z_impl_k_thread_suspend+0x80>)
   13ac6:	f00a fb6b 	bl	1e1a0 <z_priq_dumb_remove>
}
   13aca:	e7e0      	b.n	13a8e <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
   13acc:	4b07      	ldr	r3, [pc, #28]	; (13aec <z_impl_k_thread_suspend+0x7c>)
   13ace:	689b      	ldr	r3, [r3, #8]
   13ad0:	42a3      	cmp	r3, r4
   13ad2:	d000      	beq.n	13ad6 <z_impl_k_thread_suspend+0x66>
}
   13ad4:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
   13ad6:	f04f 0320 	mov.w	r3, #32
   13ada:	f3ef 8011 	mrs	r0, BASEPRI
   13ade:	f383 8812 	msr	BASEPRI_MAX, r3
   13ae2:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   13ae6:	f00a fb46 	bl	1e176 <z_reschedule_irqlock>
   13aea:	e7f3      	b.n	13ad4 <z_impl_k_thread_suspend+0x64>
   13aec:	20009210 	.word	0x20009210
   13af0:	20009230 	.word	0x20009230

00013af4 <k_sched_unlock>:

void k_sched_unlock(void)
{
   13af4:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
   13af6:	2300      	movs	r3, #0
   13af8:	f04f 0220 	mov.w	r2, #32
   13afc:	f3ef 8411 	mrs	r4, BASEPRI
   13b00:	f382 8812 	msr	BASEPRI_MAX, r2
   13b04:	f3bf 8f6f 	isb	sy
   13b08:	e00c      	b.n	13b24 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
   13b0a:	4b0d      	ldr	r3, [pc, #52]	; (13b40 <k_sched_unlock+0x4c>)
   13b0c:	689a      	ldr	r2, [r3, #8]
   13b0e:	7bd3      	ldrb	r3, [r2, #15]
   13b10:	3301      	adds	r3, #1
   13b12:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
   13b14:	2000      	movs	r0, #0
   13b16:	f7ff fde5 	bl	136e4 <update_cache>
	__asm__ volatile(
   13b1a:	f384 8811 	msr	BASEPRI, r4
   13b1e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   13b22:	2301      	movs	r3, #1
   13b24:	2b00      	cmp	r3, #0
   13b26:	d0f0      	beq.n	13b0a <k_sched_unlock+0x16>
	__asm__ volatile(
   13b28:	f04f 0320 	mov.w	r3, #32
   13b2c:	f3ef 8011 	mrs	r0, BASEPRI
   13b30:	f383 8812 	msr	BASEPRI_MAX, r3
   13b34:	f3bf 8f6f 	isb	sy
   13b38:	f00a fb1d 	bl	1e176 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
   13b3c:	bd10      	pop	{r4, pc}
   13b3e:	bf00      	nop
   13b40:	20009210 	.word	0x20009210

00013b44 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
   13b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
   13b46:	7b43      	ldrb	r3, [r0, #13]
   13b48:	f013 0f08 	tst.w	r3, #8
   13b4c:	d145      	bne.n	13bda <end_thread+0x96>
   13b4e:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
   13b50:	f043 0308 	orr.w	r3, r3, #8
   13b54:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
   13b56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   13b5a:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
   13b5c:	f013 0f80 	tst.w	r3, #128	; 0x80
   13b60:	d12d      	bne.n	13bbe <end_thread+0x7a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
   13b62:	68ab      	ldr	r3, [r5, #8]
   13b64:	b15b      	cbz	r3, 13b7e <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   13b66:	4628      	mov	r0, r5
   13b68:	f00a faf9 	bl	1e15e <pended_on_thread>
   13b6c:	4629      	mov	r1, r5
   13b6e:	f00a fb17 	bl	1e1a0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   13b72:	7b6b      	ldrb	r3, [r5, #13]
   13b74:	f023 0302 	bic.w	r3, r3, #2
   13b78:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
   13b7a:	2300      	movs	r3, #0
   13b7c:	60ab      	str	r3, [r5, #8]
   13b7e:	f105 0018 	add.w	r0, r5, #24
   13b82:	f00a fc6d 	bl	1e460 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
   13b86:	f105 0758 	add.w	r7, r5, #88	; 0x58
	return list->head == list;
   13b8a:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   13b8c:	42bc      	cmp	r4, r7
   13b8e:	d01e      	beq.n	13bce <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   13b90:	b1ec      	cbz	r4, 13bce <end_thread+0x8a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   13b92:	4620      	mov	r0, r4
   13b94:	f00a fae3 	bl	1e15e <pended_on_thread>
   13b98:	4621      	mov	r1, r4
   13b9a:	f00a fb01 	bl	1e1a0 <z_priq_dumb_remove>
   13b9e:	7b63      	ldrb	r3, [r4, #13]
   13ba0:	f023 0302 	bic.w	r3, r3, #2
   13ba4:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   13ba6:	2600      	movs	r6, #0
   13ba8:	60a6      	str	r6, [r4, #8]
   13baa:	f104 0018 	add.w	r0, r4, #24
   13bae:	f00a fc57 	bl	1e460 <z_abort_timeout>
   13bb2:	f8c4 60b0 	str.w	r6, [r4, #176]	; 0xb0
		ready_thread(thread);
   13bb6:	4620      	mov	r0, r4
   13bb8:	f7ff fe6c 	bl	13894 <ready_thread>
   13bbc:	e7e5      	b.n	13b8a <end_thread+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   13bbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   13bc2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   13bc4:	4601      	mov	r1, r0
   13bc6:	4805      	ldr	r0, [pc, #20]	; (13bdc <end_thread+0x98>)
   13bc8:	f00a faea 	bl	1e1a0 <z_priq_dumb_remove>
}
   13bcc:	e7c9      	b.n	13b62 <end_thread+0x1e>
		update_cache(1);
   13bce:	2001      	movs	r0, #1
   13bd0:	f7ff fd88 	bl	136e4 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
   13bd4:	4628      	mov	r0, r5
   13bd6:	f7ff f903 	bl	12de0 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
   13bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13bdc:	20009230 	.word	0x20009230

00013be0 <z_sched_init>:
{
   13be0:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
   13be2:	4804      	ldr	r0, [pc, #16]	; (13bf4 <z_sched_init+0x14>)
   13be4:	f00a fbea 	bl	1e3bc <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
   13be8:	2100      	movs	r1, #0
   13bea:	4608      	mov	r0, r1
   13bec:	f7ff fd0a 	bl	13604 <k_sched_time_slice_set>
}
   13bf0:	bd08      	pop	{r3, pc}
   13bf2:	bf00      	nop
   13bf4:	2000922c 	.word	0x2000922c

00013bf8 <z_impl_k_yield>:
{
   13bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13bfa:	f04f 0320 	mov.w	r3, #32
   13bfe:	f3ef 8611 	mrs	r6, BASEPRI
   13c02:	f383 8812 	msr	BASEPRI_MAX, r3
   13c06:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
   13c0a:	4c1c      	ldr	r4, [pc, #112]	; (13c7c <z_impl_k_yield+0x84>)
   13c0c:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
   13c0e:	7b4b      	ldrb	r3, [r1, #13]
   13c10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   13c14:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
   13c16:	f104 0720 	add.w	r7, r4, #32
   13c1a:	4638      	mov	r0, r7
   13c1c:	f00a fac0 	bl	1e1a0 <z_priq_dumb_remove>
	queue_thread(_current);
   13c20:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
   13c22:	7b6b      	ldrb	r3, [r5, #13]
   13c24:	f063 037f 	orn	r3, r3, #127	; 0x7f
   13c28:	736b      	strb	r3, [r5, #13]
	return list->head == list;
   13c2a:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   13c2c:	42bc      	cmp	r4, r7
   13c2e:	d023      	beq.n	13c78 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   13c30:	b16c      	cbz	r4, 13c4e <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
   13c32:	4621      	mov	r1, r4
   13c34:	4628      	mov	r0, r5
   13c36:	f00a fa94 	bl	1e162 <z_sched_prio_cmp>
   13c3a:	2800      	cmp	r0, #0
   13c3c:	dc16      	bgt.n	13c6c <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   13c3e:	b134      	cbz	r4, 13c4e <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
   13c40:	4b0e      	ldr	r3, [pc, #56]	; (13c7c <z_impl_k_yield+0x84>)
   13c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13c44:	429c      	cmp	r4, r3
   13c46:	d002      	beq.n	13c4e <z_impl_k_yield+0x56>
   13c48:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   13c4a:	2c00      	cmp	r4, #0
   13c4c:	d1f0      	bne.n	13c30 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
   13c4e:	4b0b      	ldr	r3, [pc, #44]	; (13c7c <z_impl_k_yield+0x84>)
   13c50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
   13c52:	f103 0120 	add.w	r1, r3, #32
   13c56:	6029      	str	r1, [r5, #0]
	node->prev = tail;
   13c58:	606a      	str	r2, [r5, #4]
	tail->next = node;
   13c5a:	6015      	str	r5, [r2, #0]
	list->tail = node;
   13c5c:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
   13c5e:	2001      	movs	r0, #1
   13c60:	f7ff fd40 	bl	136e4 <update_cache>
   13c64:	4630      	mov	r0, r6
   13c66:	f7f1 f837 	bl	4cd8 <arch_swap>
}
   13c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
   13c6c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
   13c6e:	606b      	str	r3, [r5, #4]
	node->next = successor;
   13c70:	602c      	str	r4, [r5, #0]
	prev->next = node;
   13c72:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   13c74:	6065      	str	r5, [r4, #4]
}
   13c76:	e7f2      	b.n	13c5e <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   13c78:	2400      	movs	r4, #0
   13c7a:	e7d9      	b.n	13c30 <z_impl_k_yield+0x38>
   13c7c:	20009210 	.word	0x20009210

00013c80 <z_tick_sleep>:
{
   13c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
   13c84:	ea50 0301 	orrs.w	r3, r0, r1
   13c88:	d038      	beq.n	13cfc <z_tick_sleep+0x7c>
   13c8a:	4604      	mov	r4, r0
   13c8c:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
   13c8e:	f06f 0301 	mvn.w	r3, #1
   13c92:	1a1b      	subs	r3, r3, r0
   13c94:	f04f 32ff 	mov.w	r2, #4294967295
   13c98:	eb62 0201 	sbc.w	r2, r2, r1
   13c9c:	2b01      	cmp	r3, #1
   13c9e:	f172 0300 	sbcs.w	r3, r2, #0
   13ca2:	db2f      	blt.n	13d04 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
   13ca4:	f06f 0501 	mvn.w	r5, #1
   13ca8:	1a2d      	subs	r5, r5, r0
   13caa:	f04f 0320 	mov.w	r3, #32
   13cae:	f3ef 8811 	mrs	r8, BASEPRI
   13cb2:	f383 8812 	msr	BASEPRI_MAX, r3
   13cb6:	f3bf 8f6f 	isb	sy
	pending_current = _current;
   13cba:	4f14      	ldr	r7, [pc, #80]	; (13d0c <z_tick_sleep+0x8c>)
   13cbc:	68b8      	ldr	r0, [r7, #8]
   13cbe:	4b14      	ldr	r3, [pc, #80]	; (13d10 <z_tick_sleep+0x90>)
   13cc0:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
   13cc2:	f7ff fe45 	bl	13950 <unready_thread>
	z_add_thread_timeout(_current, timeout);
   13cc6:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   13cc8:	4622      	mov	r2, r4
   13cca:	4633      	mov	r3, r6
   13ccc:	4911      	ldr	r1, [pc, #68]	; (13d14 <z_tick_sleep+0x94>)
   13cce:	3018      	adds	r0, #24
   13cd0:	f000 f8f2 	bl	13eb8 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
   13cd4:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
   13cd6:	7b53      	ldrb	r3, [r2, #13]
   13cd8:	f043 0310 	orr.w	r3, r3, #16
   13cdc:	7353      	strb	r3, [r2, #13]
   13cde:	4640      	mov	r0, r8
   13ce0:	f7f0 fffa 	bl	4cd8 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
   13ce4:	f00a fc1c 	bl	1e520 <sys_clock_tick_get_32>
   13ce8:	1a28      	subs	r0, r5, r0
   13cea:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
   13cee:	2801      	cmp	r0, #1
   13cf0:	f173 0300 	sbcs.w	r3, r3, #0
   13cf4:	da00      	bge.n	13cf8 <z_tick_sleep+0x78>
	return 0;
   13cf6:	2000      	movs	r0, #0
}
   13cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
   13cfc:	f7ff ff7c 	bl	13bf8 <z_impl_k_yield>
		return 0;
   13d00:	2000      	movs	r0, #0
   13d02:	e7f9      	b.n	13cf8 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
   13d04:	f00a fc0c 	bl	1e520 <sys_clock_tick_get_32>
   13d08:	1905      	adds	r5, r0, r4
   13d0a:	e7ce      	b.n	13caa <z_tick_sleep+0x2a>
   13d0c:	20009210 	.word	0x20009210
   13d10:	20009244 	.word	0x20009244
   13d14:	0001e23f 	.word	0x0001e23f

00013d18 <z_impl_k_sleep>:
{
   13d18:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   13d1a:	f1b1 3fff 	cmp.w	r1, #4294967295
   13d1e:	bf08      	it	eq
   13d20:	f1b0 3fff 	cmpeq.w	r0, #4294967295
   13d24:	d01a      	beq.n	13d5c <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
   13d26:	f7ff ffab 	bl	13c80 <z_tick_sleep>
   13d2a:	4684      	mov	ip, r0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
   13d2c:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
   13d2e:	0151      	lsls	r1, r2, #5
   13d30:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
   13d34:	0143      	lsls	r3, r0, #5
   13d36:	1a1b      	subs	r3, r3, r0
   13d38:	eb61 0102 	sbc.w	r1, r1, r2
   13d3c:	0088      	lsls	r0, r1, #2
   13d3e:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
   13d42:	009b      	lsls	r3, r3, #2
   13d44:	eb13 030c 	adds.w	r3, r3, ip
   13d48:	eb42 0000 	adc.w	r0, r2, r0
   13d4c:	00c0      	lsls	r0, r0, #3
   13d4e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
   13d52:	f3c3 3310 	ubfx	r3, r3, #12, #17
   13d56:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
}
   13d5a:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
   13d5c:	4b03      	ldr	r3, [pc, #12]	; (13d6c <z_impl_k_sleep+0x54>)
   13d5e:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
   13d60:	f7ff fe86 	bl	13a70 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
   13d64:	f04f 30ff 	mov.w	r0, #4294967295
   13d68:	e7f7      	b.n	13d5a <z_impl_k_sleep+0x42>
   13d6a:	bf00      	nop
   13d6c:	20009210 	.word	0x20009210

00013d70 <z_impl_z_current_get>:
}
   13d70:	4b01      	ldr	r3, [pc, #4]	; (13d78 <z_impl_z_current_get+0x8>)
   13d72:	6898      	ldr	r0, [r3, #8]
   13d74:	4770      	bx	lr
   13d76:	bf00      	nop
   13d78:	20009210 	.word	0x20009210

00013d7c <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
   13d7c:	b538      	push	{r3, r4, r5, lr}
   13d7e:	f04f 0320 	mov.w	r3, #32
   13d82:	f3ef 8511 	mrs	r5, BASEPRI
   13d86:	f383 8812 	msr	BASEPRI_MAX, r3
   13d8a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
   13d8e:	7b43      	ldrb	r3, [r0, #13]
   13d90:	f013 0f08 	tst.w	r3, #8
   13d94:	d004      	beq.n	13da0 <z_thread_abort+0x24>
	__asm__ volatile(
   13d96:	f385 8811 	msr	BASEPRI, r5
   13d9a:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
   13d9e:	bd38      	pop	{r3, r4, r5, pc}
   13da0:	4604      	mov	r4, r0
	end_thread(thread);
   13da2:	f7ff fecf 	bl	13b44 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
   13da6:	4b08      	ldr	r3, [pc, #32]	; (13dc8 <z_thread_abort+0x4c>)
   13da8:	689b      	ldr	r3, [r3, #8]
   13daa:	42a3      	cmp	r3, r4
   13dac:	d004      	beq.n	13db8 <z_thread_abort+0x3c>
   13dae:	f385 8811 	msr	BASEPRI, r5
   13db2:	f3bf 8f6f 	isb	sy
   13db6:	e7f2      	b.n	13d9e <z_thread_abort+0x22>
   13db8:	f3ef 8305 	mrs	r3, IPSR
   13dbc:	2b00      	cmp	r3, #0
   13dbe:	d1f6      	bne.n	13dae <z_thread_abort+0x32>
   13dc0:	4628      	mov	r0, r5
   13dc2:	f7f0 ff89 	bl	4cd8 <arch_swap>
	return ret;
   13dc6:	e7f2      	b.n	13dae <z_thread_abort+0x32>
   13dc8:	20009210 	.word	0x20009210

00013dcc <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
   13dcc:	e92d 4810 	stmdb	sp!, {r4, fp, lr}
   13dd0:	b083      	sub	sp, #12
   13dd2:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   13dd4:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
   13dd8:	e9cd bc00 	strd	fp, ip, [sp]
   13ddc:	f7ff fdd4 	bl	13988 <z_pend_curr>

	if (data != NULL) {
   13de0:	b11c      	cbz	r4, 13dea <z_sched_wait+0x1e>
		*data = _current->base.swap_data;
   13de2:	4b03      	ldr	r3, [pc, #12]	; (13df0 <z_sched_wait+0x24>)
   13de4:	689b      	ldr	r3, [r3, #8]
   13de6:	695b      	ldr	r3, [r3, #20]
   13de8:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
   13dea:	b003      	add	sp, #12
   13dec:	e8bd 8810 	ldmia.w	sp!, {r4, fp, pc}
   13df0:	20009210 	.word	0x20009210

00013df4 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
   13df4:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
   13df6:	4806      	ldr	r0, [pc, #24]	; (13e10 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
   13df8:	4a06      	ldr	r2, [pc, #24]	; (13e14 <z_data_copy+0x20>)
   13dfa:	1a12      	subs	r2, r2, r0
   13dfc:	4906      	ldr	r1, [pc, #24]	; (13e18 <z_data_copy+0x24>)
   13dfe:	f009 ff19 	bl	1dc34 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
   13e02:	4a06      	ldr	r2, [pc, #24]	; (13e1c <z_data_copy+0x28>)
   13e04:	4906      	ldr	r1, [pc, #24]	; (13e20 <z_data_copy+0x2c>)
   13e06:	4807      	ldr	r0, [pc, #28]	; (13e24 <z_data_copy+0x30>)
   13e08:	f009 ff14 	bl	1dc34 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
   13e0c:	bd08      	pop	{r3, pc}
   13e0e:	bf00      	nop
   13e10:	20000000 	.word	0x20000000
   13e14:	2000100c 	.word	0x2000100c
   13e18:	00020370 	.word	0x00020370
   13e1c:	00000000 	.word	0x00000000
   13e20:	00020370 	.word	0x00020370
   13e24:	20000000 	.word	0x20000000

00013e28 <first>:
	return list->head == list;
   13e28:	4b03      	ldr	r3, [pc, #12]	; (13e38 <first+0x10>)
   13e2a:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   13e2c:	4298      	cmp	r0, r3
   13e2e:	d000      	beq.n	13e32 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
   13e30:	4770      	bx	lr
   13e32:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
   13e34:	e7fc      	b.n	13e30 <first+0x8>
   13e36:	bf00      	nop
   13e38:	20000940 	.word	0x20000940

00013e3c <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   13e3c:	b130      	cbz	r0, 13e4c <next+0x10>
	return (node == list->tail) ? NULL : node->next;
   13e3e:	4a04      	ldr	r2, [pc, #16]	; (13e50 <next+0x14>)
   13e40:	6852      	ldr	r2, [r2, #4]
   13e42:	4290      	cmp	r0, r2
   13e44:	d001      	beq.n	13e4a <next+0xe>
   13e46:	6800      	ldr	r0, [r0, #0]
   13e48:	4770      	bx	lr
   13e4a:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
   13e4c:	4770      	bx	lr
   13e4e:	bf00      	nop
   13e50:	20000940 	.word	0x20000940

00013e54 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
   13e54:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
   13e56:	4b04      	ldr	r3, [pc, #16]	; (13e68 <elapsed+0x14>)
   13e58:	681b      	ldr	r3, [r3, #0]
   13e5a:	b10b      	cbz	r3, 13e60 <elapsed+0xc>
   13e5c:	2000      	movs	r0, #0
}
   13e5e:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
   13e60:	f7fd fe16 	bl	11a90 <sys_clock_elapsed>
   13e64:	e7fb      	b.n	13e5e <elapsed+0xa>
   13e66:	bf00      	nop
   13e68:	20009250 	.word	0x20009250

00013e6c <next_timeout>:

static int32_t next_timeout(void)
{
   13e6c:	b510      	push	{r4, lr}
	struct _timeout *to = first();
   13e6e:	f7ff ffdb 	bl	13e28 <first>
   13e72:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
   13e74:	f7ff ffee 	bl	13e54 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
   13e78:	b17c      	cbz	r4, 13e9a <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
   13e7a:	6923      	ldr	r3, [r4, #16]
   13e7c:	6962      	ldr	r2, [r4, #20]
   13e7e:	1a1b      	subs	r3, r3, r0
   13e80:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
   13e84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   13e88:	f170 0200 	sbcs.w	r2, r0, #0
   13e8c:	da08      	bge.n	13ea0 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
   13e8e:	2800      	cmp	r0, #0
   13e90:	db01      	blt.n	13e96 <next_timeout+0x2a>
   13e92:	4618      	mov	r0, r3
   13e94:	e006      	b.n	13ea4 <next_timeout+0x38>
   13e96:	2300      	movs	r3, #0
   13e98:	e7fb      	b.n	13e92 <next_timeout+0x26>
		ret = MAX_WAIT;
   13e9a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
   13e9e:	e001      	b.n	13ea4 <next_timeout+0x38>
   13ea0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
   13ea4:	4b03      	ldr	r3, [pc, #12]	; (13eb4 <next_timeout+0x48>)
   13ea6:	691b      	ldr	r3, [r3, #16]
   13ea8:	b113      	cbz	r3, 13eb0 <next_timeout+0x44>
   13eaa:	4283      	cmp	r3, r0
   13eac:	da00      	bge.n	13eb0 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
   13eae:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
   13eb0:	bd10      	pop	{r4, pc}
   13eb2:	bf00      	nop
   13eb4:	20009210 	.word	0x20009210

00013eb8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   13eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
   13ebc:	bf08      	it	eq
   13ebe:	f1b2 3fff 	cmpeq.w	r2, #4294967295
   13ec2:	d07d      	beq.n	13fc0 <z_add_timeout+0x108>
{
   13ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13ec8:	4604      	mov	r4, r0
   13eca:	4692      	mov	sl, r2
   13ecc:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
   13ece:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
   13ed0:	2300      	movs	r3, #0
	__asm__ volatile(
   13ed2:	f04f 0220 	mov.w	r2, #32
   13ed6:	f3ef 8711 	mrs	r7, BASEPRI
   13eda:	f382 8812 	msr	BASEPRI_MAX, r2
   13ede:	f3bf 8f6f 	isb	sy
   13ee2:	e021      	b.n	13f28 <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
   13ee4:	f11a 0801 	adds.w	r8, sl, #1
   13ee8:	f145 0900 	adc.w	r9, r5, #0
   13eec:	f7ff ffb2 	bl	13e54 <elapsed>
   13ef0:	eb18 0300 	adds.w	r3, r8, r0
   13ef4:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
   13ef8:	6123      	str	r3, [r4, #16]
   13efa:	6160      	str	r0, [r4, #20]
   13efc:	e036      	b.n	13f6c <z_add_timeout+0xb4>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
   13efe:	1a51      	subs	r1, r2, r1
   13f00:	eb66 0303 	sbc.w	r3, r6, r3
   13f04:	6101      	str	r1, [r0, #16]
   13f06:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
   13f08:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
   13f0a:	6063      	str	r3, [r4, #4]
	node->next = successor;
   13f0c:	6020      	str	r0, [r4, #0]
	prev->next = node;
   13f0e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   13f10:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
   13f12:	2800      	cmp	r0, #0
   13f14:	d03e      	beq.n	13f94 <z_add_timeout+0xdc>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
   13f16:	f7ff ff87 	bl	13e28 <first>
   13f1a:	4284      	cmp	r4, r0
   13f1c:	d041      	beq.n	13fa2 <z_add_timeout+0xea>
	__asm__ volatile(
   13f1e:	f387 8811 	msr	BASEPRI, r7
   13f22:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   13f26:	2301      	movs	r3, #1
   13f28:	2b00      	cmp	r3, #0
   13f2a:	d147      	bne.n	13fbc <z_add_timeout+0x104>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
   13f2c:	4653      	mov	r3, sl
   13f2e:	f06f 0101 	mvn.w	r1, #1
   13f32:	ebb1 010a 	subs.w	r1, r1, sl
   13f36:	f04f 30ff 	mov.w	r0, #4294967295
   13f3a:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
   13f3e:	2a00      	cmp	r2, #0
   13f40:	dbd0      	blt.n	13ee4 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
   13f42:	4a20      	ldr	r2, [pc, #128]	; (13fc4 <z_add_timeout+0x10c>)
   13f44:	6811      	ldr	r1, [r2, #0]
   13f46:	6852      	ldr	r2, [r2, #4]
   13f48:	185b      	adds	r3, r3, r1
   13f4a:	eb42 0205 	adc.w	r2, r2, r5
   13f4e:	f06f 0101 	mvn.w	r1, #1
   13f52:	1acb      	subs	r3, r1, r3
   13f54:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
   13f58:	4618      	mov	r0, r3
   13f5a:	4611      	mov	r1, r2
   13f5c:	2b01      	cmp	r3, #1
   13f5e:	f172 0300 	sbcs.w	r3, r2, #0
   13f62:	da01      	bge.n	13f68 <z_add_timeout+0xb0>
   13f64:	2001      	movs	r0, #1
   13f66:	2100      	movs	r1, #0
   13f68:	6120      	str	r0, [r4, #16]
   13f6a:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
   13f6c:	f7ff ff5c 	bl	13e28 <first>
   13f70:	2800      	cmp	r0, #0
   13f72:	d0ce      	beq.n	13f12 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
   13f74:	6902      	ldr	r2, [r0, #16]
   13f76:	6946      	ldr	r6, [r0, #20]
   13f78:	6921      	ldr	r1, [r4, #16]
   13f7a:	6963      	ldr	r3, [r4, #20]
   13f7c:	4291      	cmp	r1, r2
   13f7e:	eb73 0c06 	sbcs.w	ip, r3, r6
   13f82:	dbbc      	blt.n	13efe <z_add_timeout+0x46>
			to->dticks -= t->dticks;
   13f84:	1a89      	subs	r1, r1, r2
   13f86:	eb63 0306 	sbc.w	r3, r3, r6
   13f8a:	6121      	str	r1, [r4, #16]
   13f8c:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
   13f8e:	f7ff ff55 	bl	13e3c <next>
   13f92:	e7ed      	b.n	13f70 <z_add_timeout+0xb8>
	sys_dnode_t *const tail = list->tail;
   13f94:	4b0c      	ldr	r3, [pc, #48]	; (13fc8 <z_add_timeout+0x110>)
   13f96:	685a      	ldr	r2, [r3, #4]
	node->next = list;
   13f98:	6023      	str	r3, [r4, #0]
	node->prev = tail;
   13f9a:	6062      	str	r2, [r4, #4]
	tail->next = node;
   13f9c:	6014      	str	r4, [r2, #0]
	list->tail = node;
   13f9e:	605c      	str	r4, [r3, #4]
}
   13fa0:	e7b9      	b.n	13f16 <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   13fa2:	f7ff ff63 	bl	13e6c <next_timeout>

			if (next_time == 0 ||
   13fa6:	4603      	mov	r3, r0
   13fa8:	b118      	cbz	r0, 13fb2 <z_add_timeout+0xfa>
			    _current_cpu->slice_ticks != next_time) {
   13faa:	4a08      	ldr	r2, [pc, #32]	; (13fcc <z_add_timeout+0x114>)
   13fac:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
   13fae:	4282      	cmp	r2, r0
   13fb0:	d0b5      	beq.n	13f1e <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
   13fb2:	2100      	movs	r1, #0
   13fb4:	4618      	mov	r0, r3
   13fb6:	f7fd fd39 	bl	11a2c <sys_clock_set_timeout>
   13fba:	e7b0      	b.n	13f1e <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   13fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13fc0:	4770      	bx	lr
   13fc2:	bf00      	nop
   13fc4:	20001408 	.word	0x20001408
   13fc8:	20000940 	.word	0x20000940
   13fcc:	20009210 	.word	0x20009210

00013fd0 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
   13fd0:	b570      	push	{r4, r5, r6, lr}
   13fd2:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   13fd4:	f7ff fc06 	bl	137e4 <z_time_slice>
	__asm__ volatile(
   13fd8:	f04f 0320 	mov.w	r3, #32
   13fdc:	f3ef 8511 	mrs	r5, BASEPRI
   13fe0:	f383 8812 	msr	BASEPRI_MAX, r3
   13fe4:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
   13fe8:	4b28      	ldr	r3, [pc, #160]	; (1408c <sys_clock_announce+0xbc>)
   13fea:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
   13fec:	e020      	b.n	14030 <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
   13fee:	4828      	ldr	r0, [pc, #160]	; (14090 <sys_clock_announce+0xc0>)
   13ff0:	6801      	ldr	r1, [r0, #0]
   13ff2:	6846      	ldr	r6, [r0, #4]
   13ff4:	1889      	adds	r1, r1, r2
   13ff6:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
   13ffa:	6001      	str	r1, [r0, #0]
   13ffc:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
   13ffe:	1a9b      	subs	r3, r3, r2
   14000:	4a22      	ldr	r2, [pc, #136]	; (1408c <sys_clock_announce+0xbc>)
   14002:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
   14004:	2200      	movs	r2, #0
   14006:	2300      	movs	r3, #0
   14008:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
   1400c:	4620      	mov	r0, r4
   1400e:	f00a fa10 	bl	1e432 <remove_timeout>
	__asm__ volatile(
   14012:	f385 8811 	msr	BASEPRI, r5
   14016:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
   1401a:	68a3      	ldr	r3, [r4, #8]
   1401c:	4620      	mov	r0, r4
   1401e:	4798      	blx	r3
	__asm__ volatile(
   14020:	f04f 0320 	mov.w	r3, #32
   14024:	f3ef 8511 	mrs	r5, BASEPRI
   14028:	f383 8812 	msr	BASEPRI_MAX, r3
   1402c:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
   14030:	f7ff fefa 	bl	13e28 <first>
   14034:	4604      	mov	r4, r0
   14036:	b140      	cbz	r0, 1404a <sys_clock_announce+0x7a>
   14038:	6902      	ldr	r2, [r0, #16]
   1403a:	6941      	ldr	r1, [r0, #20]
   1403c:	4b13      	ldr	r3, [pc, #76]	; (1408c <sys_clock_announce+0xbc>)
   1403e:	681b      	ldr	r3, [r3, #0]
   14040:	17d8      	asrs	r0, r3, #31
   14042:	4293      	cmp	r3, r2
   14044:	eb70 0101 	sbcs.w	r1, r0, r1
   14048:	dad1      	bge.n	13fee <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
   1404a:	b144      	cbz	r4, 1405e <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
   1404c:	4b0f      	ldr	r3, [pc, #60]	; (1408c <sys_clock_announce+0xbc>)
   1404e:	6819      	ldr	r1, [r3, #0]
   14050:	6923      	ldr	r3, [r4, #16]
   14052:	6962      	ldr	r2, [r4, #20]
   14054:	1a5b      	subs	r3, r3, r1
   14056:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
   1405a:	6123      	str	r3, [r4, #16]
   1405c:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
   1405e:	4a0c      	ldr	r2, [pc, #48]	; (14090 <sys_clock_announce+0xc0>)
   14060:	4e0a      	ldr	r6, [pc, #40]	; (1408c <sys_clock_announce+0xbc>)
   14062:	6830      	ldr	r0, [r6, #0]
   14064:	6813      	ldr	r3, [r2, #0]
   14066:	6851      	ldr	r1, [r2, #4]
   14068:	181b      	adds	r3, r3, r0
   1406a:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
   1406e:	6013      	str	r3, [r2, #0]
   14070:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
   14072:	2400      	movs	r4, #0
   14074:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
   14076:	f7ff fef9 	bl	13e6c <next_timeout>
   1407a:	4621      	mov	r1, r4
   1407c:	f7fd fcd6 	bl	11a2c <sys_clock_set_timeout>
	__asm__ volatile(
   14080:	f385 8811 	msr	BASEPRI, r5
   14084:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   14088:	bd70      	pop	{r4, r5, r6, pc}
   1408a:	bf00      	nop
   1408c:	20009250 	.word	0x20009250
   14090:	20001408 	.word	0x20001408

00014094 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   14094:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
   14096:	2300      	movs	r3, #0
	__asm__ volatile(
   14098:	f04f 0220 	mov.w	r2, #32
   1409c:	f3ef 8411 	mrs	r4, BASEPRI
   140a0:	f382 8812 	msr	BASEPRI_MAX, r2
   140a4:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
   140a8:	4618      	mov	r0, r3
   140aa:	4619      	mov	r1, r3
   140ac:	e00c      	b.n	140c8 <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
   140ae:	f7fd fcef 	bl	11a90 <sys_clock_elapsed>
   140b2:	4a07      	ldr	r2, [pc, #28]	; (140d0 <sys_clock_tick_get+0x3c>)
   140b4:	6813      	ldr	r3, [r2, #0]
   140b6:	6851      	ldr	r1, [r2, #4]
   140b8:	18c0      	adds	r0, r0, r3
   140ba:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
   140be:	f384 8811 	msr	BASEPRI, r4
   140c2:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   140c6:	2301      	movs	r3, #1
   140c8:	2b00      	cmp	r3, #0
   140ca:	d0f0      	beq.n	140ae <sys_clock_tick_get+0x1a>
	}
	return t;
}
   140cc:	bd10      	pop	{r4, pc}
   140ce:	bf00      	nop
   140d0:	20001408 	.word	0x20001408

000140d4 <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
   140d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140d8:	b087      	sub	sp, #28
   140da:	4682      	mov	sl, r0
   140dc:	460f      	mov	r7, r1
   140de:	4693      	mov	fp, r2
   140e0:	9300      	str	r3, [sp, #0]
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
   140e2:	2500      	movs	r5, #0
	int events_registered = 0;
   140e4:	9501      	str	r5, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
   140e6:	e02f      	b.n	14148 <register_events+0x74>
		if (k_sem_count_get(event->sem) > 0U) {
   140e8:	6923      	ldr	r3, [r4, #16]
	return sem->count;
   140ea:	689b      	ldr	r3, [r3, #8]
   140ec:	b1cb      	cbz	r3, 14122 <register_events+0x4e>
			*state = K_POLL_STATE_SEM_AVAILABLE;
   140ee:	f04f 0902 	mov.w	r9, #2
			return true;
   140f2:	2301      	movs	r3, #1
   140f4:	e015      	b.n	14122 <register_events+0x4e>
		if (!k_queue_is_empty(event->queue)) {
   140f6:	6923      	ldr	r3, [r4, #16]
	return list->head;
   140f8:	681b      	ldr	r3, [r3, #0]
   140fa:	b193      	cbz	r3, 14122 <register_events+0x4e>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
   140fc:	f04f 0904 	mov.w	r9, #4
			return true;
   14100:	2301      	movs	r3, #1
   14102:	e00e      	b.n	14122 <register_events+0x4e>
		if (event->signal->signaled != 0U) {
   14104:	6923      	ldr	r3, [r4, #16]
   14106:	689b      	ldr	r3, [r3, #8]
   14108:	b15b      	cbz	r3, 14122 <register_events+0x4e>
			*state = K_POLL_STATE_SIGNALED;
   1410a:	f04f 0901 	mov.w	r9, #1
			return true;
   1410e:	464b      	mov	r3, r9
   14110:	e007      	b.n	14122 <register_events+0x4e>
		if (event->msgq->used_msgs > 0) {
   14112:	6923      	ldr	r3, [r4, #16]
   14114:	6a1b      	ldr	r3, [r3, #32]
   14116:	b123      	cbz	r3, 14122 <register_events+0x4e>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
   14118:	f04f 0910 	mov.w	r9, #16
			return true;
   1411c:	2301      	movs	r3, #1
   1411e:	e000      	b.n	14122 <register_events+0x4e>
	switch (event->type) {
   14120:	2300      	movs	r3, #0
		k_spinlock_key_t key;
		uint32_t state;

		key = k_spin_lock(&lock);
		if (is_condition_met(&events[ii], &state)) {
   14122:	2b00      	cmp	r3, #0
   14124:	d03a      	beq.n	1419c <register_events+0xc8>
	event->poller = NULL;
   14126:	2100      	movs	r1, #0
   14128:	60a1      	str	r1, [r4, #8]
	event->state |= state;
   1412a:	68e3      	ldr	r3, [r4, #12]
   1412c:	f3c3 3245 	ubfx	r2, r3, #13, #6
   14130:	ea49 0202 	orr.w	r2, r9, r2
   14134:	f362 3352 	bfi	r3, r2, #13, #6
   14138:	60e3      	str	r3, [r4, #12]
			set_event_ready(&events[ii], state);
			poller->is_polling = false;
   1413a:	f88b 1000 	strb.w	r1, [fp]
   1413e:	f386 8811 	msr	BASEPRI, r6
   14142:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
   14146:	3501      	adds	r5, #1
   14148:	42bd      	cmp	r5, r7
   1414a:	f280 81b9 	bge.w	144c0 <register_events+0x3ec>
	__asm__ volatile(
   1414e:	f04f 0320 	mov.w	r3, #32
   14152:	f3ef 8611 	mrs	r6, BASEPRI
   14156:	f383 8812 	msr	BASEPRI_MAX, r3
   1415a:	f3bf 8f6f 	isb	sy
		if (is_condition_met(&events[ii], &state)) {
   1415e:	eb05 0485 	add.w	r4, r5, r5, lsl #2
   14162:	ea4f 0884 	mov.w	r8, r4, lsl #2
   14166:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
	switch (event->type) {
   1416a:	7b63      	ldrb	r3, [r4, #13]
   1416c:	f003 031f 	and.w	r3, r3, #31
   14170:	3b01      	subs	r3, #1
   14172:	2b07      	cmp	r3, #7
   14174:	d8d4      	bhi.n	14120 <register_events+0x4c>
   14176:	a201      	add	r2, pc, #4	; (adr r2, 1417c <register_events+0xa8>)
   14178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1417c:	00014105 	.word	0x00014105
   14180:	000140e9 	.word	0x000140e9
   14184:	00014121 	.word	0x00014121
   14188:	000140f7 	.word	0x000140f7
   1418c:	00014121 	.word	0x00014121
   14190:	00014121 	.word	0x00014121
   14194:	00014121 	.word	0x00014121
   14198:	00014113 	.word	0x00014113
		} else if (!just_check && poller->is_polling) {
   1419c:	9b00      	ldr	r3, [sp, #0]
   1419e:	2b00      	cmp	r3, #0
   141a0:	d1cd      	bne.n	1413e <register_events+0x6a>
   141a2:	f89b 3000 	ldrb.w	r3, [fp]
   141a6:	2b00      	cmp	r3, #0
   141a8:	d0c9      	beq.n	1413e <register_events+0x6a>
	switch (event->type) {
   141aa:	7b63      	ldrb	r3, [r4, #13]
   141ac:	f003 031f 	and.w	r3, r3, #31
   141b0:	3b01      	subs	r3, #1
   141b2:	2b07      	cmp	r3, #7
   141b4:	d848      	bhi.n	14248 <register_events+0x174>
   141b6:	e8df f013 	tbh	[pc, r3, lsl #1]
   141ba:	00cb      	.short	0x00cb
   141bc:	00470008 	.word	0x00470008
   141c0:	0047006d 	.word	0x0047006d
   141c4:	00470047 	.word	0x00470047
   141c8:	0125      	.short	0x0125
		add_event(&event->sem->poll_events, event, poller);
   141ca:	6923      	ldr	r3, [r4, #16]
   141cc:	9304      	str	r3, [sp, #16]
   141ce:	f103 0210 	add.w	r2, r3, #16
   141d2:	9202      	str	r2, [sp, #8]
	return list->head == list;
   141d4:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
   141d6:	429a      	cmp	r2, r3
   141d8:	d02f      	beq.n	1423a <register_events+0x166>
   141da:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
   141dc:	2b00      	cmp	r3, #0
   141de:	d02c      	beq.n	1423a <register_events+0x166>
		(z_sched_prio_cmp(poller_thread(pending->poller),
   141e0:	6898      	ldr	r0, [r3, #8]
   141e2:	f00a f9d7 	bl	1e594 <poller_thread>
   141e6:	9005      	str	r0, [sp, #20]
   141e8:	4658      	mov	r0, fp
   141ea:	f00a f9d3 	bl	1e594 <poller_thread>
   141ee:	4601      	mov	r1, r0
   141f0:	9003      	str	r0, [sp, #12]
   141f2:	9805      	ldr	r0, [sp, #20]
   141f4:	f009 ffb5 	bl	1e162 <z_sched_prio_cmp>
	if ((pending == NULL) ||
   141f8:	2800      	cmp	r0, #0
   141fa:	dc1e      	bgt.n	1423a <register_events+0x166>
	return list->head == list;
   141fc:	9b04      	ldr	r3, [sp, #16]
   141fe:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   14200:	9a02      	ldr	r2, [sp, #8]
   14202:	429a      	cmp	r2, r3
   14204:	d030      	beq.n	14268 <register_events+0x194>
   14206:	9404      	str	r4, [sp, #16]
   14208:	9505      	str	r5, [sp, #20]
   1420a:	9d02      	ldr	r5, [sp, #8]
   1420c:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   1420e:	2c00      	cmp	r4, #0
   14210:	d030      	beq.n	14274 <register_events+0x1a0>
		if (z_sched_prio_cmp(poller_thread(poller),
   14212:	68a0      	ldr	r0, [r4, #8]
   14214:	f00a f9be 	bl	1e594 <poller_thread>
   14218:	4601      	mov	r1, r0
   1421a:	9803      	ldr	r0, [sp, #12]
   1421c:	f009 ffa1 	bl	1e162 <z_sched_prio_cmp>
   14220:	2800      	cmp	r0, #0
   14222:	dc17      	bgt.n	14254 <register_events+0x180>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   14224:	2c00      	cmp	r4, #0
   14226:	d028      	beq.n	1427a <register_events+0x1a6>
	return (node == list->tail) ? NULL : node->next;
   14228:	686b      	ldr	r3, [r5, #4]
   1422a:	429c      	cmp	r4, r3
   1422c:	d02f      	beq.n	1428e <register_events+0x1ba>
   1422e:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   14230:	2c00      	cmp	r4, #0
   14232:	d1ec      	bne.n	1420e <register_events+0x13a>
   14234:	9c04      	ldr	r4, [sp, #16]
   14236:	9d05      	ldr	r5, [sp, #20]
   14238:	e021      	b.n	1427e <register_events+0x1aa>
	sys_dnode_t *const tail = list->tail;
   1423a:	9a02      	ldr	r2, [sp, #8]
   1423c:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   1423e:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   14242:	6063      	str	r3, [r4, #4]
	tail->next = node;
   14244:	601c      	str	r4, [r3, #0]
	list->tail = node;
   14246:	6054      	str	r4, [r2, #4]
	event->poller = poller;
   14248:	f8c4 b008 	str.w	fp, [r4, #8]
			register_event(&events[ii], poller);
			events_registered += 1;
   1424c:	9b01      	ldr	r3, [sp, #4]
   1424e:	3301      	adds	r3, #1
   14250:	9301      	str	r3, [sp, #4]
   14252:	e774      	b.n	1413e <register_events+0x6a>
	sys_dnode_t *const prev = successor->prev;
   14254:	9d05      	ldr	r5, [sp, #20]
   14256:	4622      	mov	r2, r4
   14258:	9c04      	ldr	r4, [sp, #16]
   1425a:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
   1425c:	6063      	str	r3, [r4, #4]
	node->next = successor;
   1425e:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
   14262:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   14264:	6054      	str	r4, [r2, #4]
			return;
   14266:	e7ef      	b.n	14248 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   14268:	2300      	movs	r3, #0
   1426a:	9404      	str	r4, [sp, #16]
   1426c:	9505      	str	r5, [sp, #20]
   1426e:	9d02      	ldr	r5, [sp, #8]
   14270:	461c      	mov	r4, r3
   14272:	e7cc      	b.n	1420e <register_events+0x13a>
   14274:	9c04      	ldr	r4, [sp, #16]
   14276:	9d05      	ldr	r5, [sp, #20]
   14278:	e001      	b.n	1427e <register_events+0x1aa>
   1427a:	9c04      	ldr	r4, [sp, #16]
   1427c:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
   1427e:	9a02      	ldr	r2, [sp, #8]
   14280:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   14282:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   14286:	6063      	str	r3, [r4, #4]
	tail->next = node;
   14288:	601c      	str	r4, [r3, #0]
	list->tail = node;
   1428a:	6054      	str	r4, [r2, #4]
}
   1428c:	e7dc      	b.n	14248 <register_events+0x174>
   1428e:	9c04      	ldr	r4, [sp, #16]
   14290:	9d05      	ldr	r5, [sp, #20]
   14292:	e7f4      	b.n	1427e <register_events+0x1aa>
		add_event(&event->queue->poll_events, event, poller);
   14294:	6923      	ldr	r3, [r4, #16]
   14296:	9304      	str	r3, [sp, #16]
   14298:	f103 0210 	add.w	r2, r3, #16
   1429c:	9202      	str	r2, [sp, #8]
	return list->head == list;
   1429e:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
   142a0:	429a      	cmp	r2, r3
   142a2:	d02d      	beq.n	14300 <register_events+0x22c>
   142a4:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
   142a6:	b35b      	cbz	r3, 14300 <register_events+0x22c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
   142a8:	6898      	ldr	r0, [r3, #8]
   142aa:	f00a f973 	bl	1e594 <poller_thread>
   142ae:	9005      	str	r0, [sp, #20]
   142b0:	4658      	mov	r0, fp
   142b2:	f00a f96f 	bl	1e594 <poller_thread>
   142b6:	4601      	mov	r1, r0
   142b8:	9003      	str	r0, [sp, #12]
   142ba:	9805      	ldr	r0, [sp, #20]
   142bc:	f009 ff51 	bl	1e162 <z_sched_prio_cmp>
	if ((pending == NULL) ||
   142c0:	2800      	cmp	r0, #0
   142c2:	dc1d      	bgt.n	14300 <register_events+0x22c>
	return list->head == list;
   142c4:	9b04      	ldr	r3, [sp, #16]
   142c6:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   142c8:	9a02      	ldr	r2, [sp, #8]
   142ca:	429a      	cmp	r2, r3
   142cc:	d02a      	beq.n	14324 <register_events+0x250>
   142ce:	9404      	str	r4, [sp, #16]
   142d0:	9505      	str	r5, [sp, #20]
   142d2:	9d02      	ldr	r5, [sp, #8]
   142d4:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   142d6:	2c00      	cmp	r4, #0
   142d8:	d02a      	beq.n	14330 <register_events+0x25c>
		if (z_sched_prio_cmp(poller_thread(poller),
   142da:	68a0      	ldr	r0, [r4, #8]
   142dc:	f00a f95a 	bl	1e594 <poller_thread>
   142e0:	4601      	mov	r1, r0
   142e2:	9803      	ldr	r0, [sp, #12]
   142e4:	f009 ff3d 	bl	1e162 <z_sched_prio_cmp>
   142e8:	2800      	cmp	r0, #0
   142ea:	dc11      	bgt.n	14310 <register_events+0x23c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   142ec:	b31c      	cbz	r4, 14336 <register_events+0x262>
	return (node == list->tail) ? NULL : node->next;
   142ee:	686b      	ldr	r3, [r5, #4]
   142f0:	429c      	cmp	r4, r3
   142f2:	d02a      	beq.n	1434a <register_events+0x276>
   142f4:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   142f6:	2c00      	cmp	r4, #0
   142f8:	d1ed      	bne.n	142d6 <register_events+0x202>
   142fa:	9c04      	ldr	r4, [sp, #16]
   142fc:	9d05      	ldr	r5, [sp, #20]
   142fe:	e01c      	b.n	1433a <register_events+0x266>
	sys_dnode_t *const tail = list->tail;
   14300:	9a02      	ldr	r2, [sp, #8]
   14302:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   14304:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   14308:	6063      	str	r3, [r4, #4]
	tail->next = node;
   1430a:	601c      	str	r4, [r3, #0]
	list->tail = node;
   1430c:	6054      	str	r4, [r2, #4]
		return;
   1430e:	e79b      	b.n	14248 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
   14310:	9d05      	ldr	r5, [sp, #20]
   14312:	4622      	mov	r2, r4
   14314:	9c04      	ldr	r4, [sp, #16]
   14316:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
   14318:	6063      	str	r3, [r4, #4]
	node->next = successor;
   1431a:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
   1431e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   14320:	6054      	str	r4, [r2, #4]
			return;
   14322:	e791      	b.n	14248 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   14324:	2300      	movs	r3, #0
   14326:	9404      	str	r4, [sp, #16]
   14328:	9505      	str	r5, [sp, #20]
   1432a:	9d02      	ldr	r5, [sp, #8]
   1432c:	461c      	mov	r4, r3
   1432e:	e7d2      	b.n	142d6 <register_events+0x202>
   14330:	9c04      	ldr	r4, [sp, #16]
   14332:	9d05      	ldr	r5, [sp, #20]
   14334:	e001      	b.n	1433a <register_events+0x266>
   14336:	9c04      	ldr	r4, [sp, #16]
   14338:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
   1433a:	9a02      	ldr	r2, [sp, #8]
   1433c:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   1433e:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   14342:	6063      	str	r3, [r4, #4]
	tail->next = node;
   14344:	601c      	str	r4, [r3, #0]
	list->tail = node;
   14346:	6054      	str	r4, [r2, #4]
}
   14348:	e77e      	b.n	14248 <register_events+0x174>
   1434a:	9c04      	ldr	r4, [sp, #16]
   1434c:	9d05      	ldr	r5, [sp, #20]
   1434e:	e7f4      	b.n	1433a <register_events+0x266>
		add_event(&event->signal->poll_events, event, poller);
   14350:	6922      	ldr	r2, [r4, #16]
   14352:	9202      	str	r2, [sp, #8]
	return list->head == list;
   14354:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
   14356:	429a      	cmp	r2, r3
   14358:	d02c      	beq.n	143b4 <register_events+0x2e0>
   1435a:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
   1435c:	b353      	cbz	r3, 143b4 <register_events+0x2e0>
		(z_sched_prio_cmp(poller_thread(pending->poller),
   1435e:	6898      	ldr	r0, [r3, #8]
   14360:	f00a f918 	bl	1e594 <poller_thread>
   14364:	9004      	str	r0, [sp, #16]
   14366:	4658      	mov	r0, fp
   14368:	f00a f914 	bl	1e594 <poller_thread>
   1436c:	4601      	mov	r1, r0
   1436e:	9003      	str	r0, [sp, #12]
   14370:	9804      	ldr	r0, [sp, #16]
   14372:	f009 fef6 	bl	1e162 <z_sched_prio_cmp>
	if ((pending == NULL) ||
   14376:	2800      	cmp	r0, #0
   14378:	dc1c      	bgt.n	143b4 <register_events+0x2e0>
	return list->head == list;
   1437a:	9b02      	ldr	r3, [sp, #8]
   1437c:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1437e:	4293      	cmp	r3, r2
   14380:	d02a      	beq.n	143d8 <register_events+0x304>
   14382:	9404      	str	r4, [sp, #16]
   14384:	9505      	str	r5, [sp, #20]
   14386:	9d02      	ldr	r5, [sp, #8]
   14388:	4614      	mov	r4, r2
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   1438a:	2c00      	cmp	r4, #0
   1438c:	d02a      	beq.n	143e4 <register_events+0x310>
		if (z_sched_prio_cmp(poller_thread(poller),
   1438e:	68a0      	ldr	r0, [r4, #8]
   14390:	f00a f900 	bl	1e594 <poller_thread>
   14394:	4601      	mov	r1, r0
   14396:	9803      	ldr	r0, [sp, #12]
   14398:	f009 fee3 	bl	1e162 <z_sched_prio_cmp>
   1439c:	2800      	cmp	r0, #0
   1439e:	dc11      	bgt.n	143c4 <register_events+0x2f0>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   143a0:	b31c      	cbz	r4, 143ea <register_events+0x316>
	return (node == list->tail) ? NULL : node->next;
   143a2:	686b      	ldr	r3, [r5, #4]
   143a4:	429c      	cmp	r4, r3
   143a6:	d02a      	beq.n	143fe <register_events+0x32a>
   143a8:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   143aa:	2c00      	cmp	r4, #0
   143ac:	d1ed      	bne.n	1438a <register_events+0x2b6>
   143ae:	9c04      	ldr	r4, [sp, #16]
   143b0:	9d05      	ldr	r5, [sp, #20]
   143b2:	e01c      	b.n	143ee <register_events+0x31a>
	sys_dnode_t *const tail = list->tail;
   143b4:	9a02      	ldr	r2, [sp, #8]
   143b6:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   143b8:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   143bc:	6063      	str	r3, [r4, #4]
	tail->next = node;
   143be:	601c      	str	r4, [r3, #0]
	list->tail = node;
   143c0:	6054      	str	r4, [r2, #4]
		return;
   143c2:	e741      	b.n	14248 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
   143c4:	9d05      	ldr	r5, [sp, #20]
   143c6:	4622      	mov	r2, r4
   143c8:	9c04      	ldr	r4, [sp, #16]
   143ca:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
   143cc:	6063      	str	r3, [r4, #4]
	node->next = successor;
   143ce:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
   143d2:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   143d4:	6054      	str	r4, [r2, #4]
			return;
   143d6:	e737      	b.n	14248 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   143d8:	2300      	movs	r3, #0
   143da:	9404      	str	r4, [sp, #16]
   143dc:	9505      	str	r5, [sp, #20]
   143de:	9d02      	ldr	r5, [sp, #8]
   143e0:	461c      	mov	r4, r3
   143e2:	e7d2      	b.n	1438a <register_events+0x2b6>
   143e4:	9c04      	ldr	r4, [sp, #16]
   143e6:	9d05      	ldr	r5, [sp, #20]
   143e8:	e001      	b.n	143ee <register_events+0x31a>
   143ea:	9c04      	ldr	r4, [sp, #16]
   143ec:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
   143ee:	9a02      	ldr	r2, [sp, #8]
   143f0:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   143f2:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   143f6:	6063      	str	r3, [r4, #4]
	tail->next = node;
   143f8:	601c      	str	r4, [r3, #0]
	list->tail = node;
   143fa:	6054      	str	r4, [r2, #4]
}
   143fc:	e724      	b.n	14248 <register_events+0x174>
   143fe:	9c04      	ldr	r4, [sp, #16]
   14400:	9d05      	ldr	r5, [sp, #20]
   14402:	e7f4      	b.n	143ee <register_events+0x31a>
		add_event(&event->msgq->poll_events, event, poller);
   14404:	6923      	ldr	r3, [r4, #16]
   14406:	9304      	str	r3, [sp, #16]
   14408:	f103 0224 	add.w	r2, r3, #36	; 0x24
   1440c:	9202      	str	r2, [sp, #8]
	return list->head == list;
   1440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->tail;
   14410:	429a      	cmp	r2, r3
   14412:	d02d      	beq.n	14470 <register_events+0x39c>
   14414:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
   14416:	b35b      	cbz	r3, 14470 <register_events+0x39c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
   14418:	6898      	ldr	r0, [r3, #8]
   1441a:	f00a f8bb 	bl	1e594 <poller_thread>
   1441e:	9005      	str	r0, [sp, #20]
   14420:	4658      	mov	r0, fp
   14422:	f00a f8b7 	bl	1e594 <poller_thread>
   14426:	4601      	mov	r1, r0
   14428:	9003      	str	r0, [sp, #12]
   1442a:	9805      	ldr	r0, [sp, #20]
   1442c:	f009 fe99 	bl	1e162 <z_sched_prio_cmp>
	if ((pending == NULL) ||
   14430:	2800      	cmp	r0, #0
   14432:	dc1d      	bgt.n	14470 <register_events+0x39c>
	return list->head == list;
   14434:	9b04      	ldr	r3, [sp, #16]
   14436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
   14438:	9a02      	ldr	r2, [sp, #8]
   1443a:	429a      	cmp	r2, r3
   1443c:	d02a      	beq.n	14494 <register_events+0x3c0>
   1443e:	9404      	str	r4, [sp, #16]
   14440:	9505      	str	r5, [sp, #20]
   14442:	9d02      	ldr	r5, [sp, #8]
   14444:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   14446:	2c00      	cmp	r4, #0
   14448:	d02a      	beq.n	144a0 <register_events+0x3cc>
		if (z_sched_prio_cmp(poller_thread(poller),
   1444a:	68a0      	ldr	r0, [r4, #8]
   1444c:	f00a f8a2 	bl	1e594 <poller_thread>
   14450:	4601      	mov	r1, r0
   14452:	9803      	ldr	r0, [sp, #12]
   14454:	f009 fe85 	bl	1e162 <z_sched_prio_cmp>
   14458:	2800      	cmp	r0, #0
   1445a:	dc11      	bgt.n	14480 <register_events+0x3ac>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   1445c:	b31c      	cbz	r4, 144a6 <register_events+0x3d2>
	return (node == list->tail) ? NULL : node->next;
   1445e:	686b      	ldr	r3, [r5, #4]
   14460:	429c      	cmp	r4, r3
   14462:	d02a      	beq.n	144ba <register_events+0x3e6>
   14464:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   14466:	2c00      	cmp	r4, #0
   14468:	d1ed      	bne.n	14446 <register_events+0x372>
   1446a:	9c04      	ldr	r4, [sp, #16]
   1446c:	9d05      	ldr	r5, [sp, #20]
   1446e:	e01c      	b.n	144aa <register_events+0x3d6>
	sys_dnode_t *const tail = list->tail;
   14470:	9a02      	ldr	r2, [sp, #8]
   14472:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   14474:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   14478:	6063      	str	r3, [r4, #4]
	tail->next = node;
   1447a:	601c      	str	r4, [r3, #0]
	list->tail = node;
   1447c:	6054      	str	r4, [r2, #4]
		return;
   1447e:	e6e3      	b.n	14248 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
   14480:	9d05      	ldr	r5, [sp, #20]
   14482:	4622      	mov	r2, r4
   14484:	9c04      	ldr	r4, [sp, #16]
   14486:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
   14488:	6063      	str	r3, [r4, #4]
	node->next = successor;
   1448a:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
   1448e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   14490:	6054      	str	r4, [r2, #4]
			return;
   14492:	e6d9      	b.n	14248 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   14494:	2300      	movs	r3, #0
   14496:	9404      	str	r4, [sp, #16]
   14498:	9505      	str	r5, [sp, #20]
   1449a:	9d02      	ldr	r5, [sp, #8]
   1449c:	461c      	mov	r4, r3
   1449e:	e7d2      	b.n	14446 <register_events+0x372>
   144a0:	9c04      	ldr	r4, [sp, #16]
   144a2:	9d05      	ldr	r5, [sp, #20]
   144a4:	e001      	b.n	144aa <register_events+0x3d6>
   144a6:	9c04      	ldr	r4, [sp, #16]
   144a8:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
   144aa:	9a02      	ldr	r2, [sp, #8]
   144ac:	6853      	ldr	r3, [r2, #4]
	node->next = list;
   144ae:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
   144b2:	6063      	str	r3, [r4, #4]
	tail->next = node;
   144b4:	601c      	str	r4, [r3, #0]
	list->tail = node;
   144b6:	6054      	str	r4, [r2, #4]
}
   144b8:	e6c6      	b.n	14248 <register_events+0x174>
   144ba:	9c04      	ldr	r4, [sp, #16]
   144bc:	9d05      	ldr	r5, [sp, #20]
   144be:	e7f4      	b.n	144aa <register_events+0x3d6>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
   144c0:	9801      	ldr	r0, [sp, #4]
   144c2:	b007      	add	sp, #28
   144c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000144c8 <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
   144c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   144cc:	b082      	sub	sp, #8
   144ce:	4605      	mov	r5, r0
   144d0:	4690      	mov	r8, r2
   144d2:	461f      	mov	r7, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
   144d4:	4b4f      	ldr	r3, [pc, #316]	; (14614 <z_impl_k_poll+0x14c>)
   144d6:	689e      	ldr	r6, [r3, #8]

	poller->is_polling = true;
   144d8:	2301      	movs	r3, #1
   144da:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60
	poller->mode = MODE_POLL;
   144de:	f886 3061 	strb.w	r3, [r6, #97]	; 0x61
	__ASSERT(events != NULL, "NULL events\n");
	__ASSERT(num_events >= 0, "<0 events\n");

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
   144e2:	ea57 0302 	orrs.w	r3, r7, r2
   144e6:	bf0c      	ite	eq
   144e8:	2301      	moveq	r3, #1
   144ea:	2300      	movne	r3, #0
   144ec:	f106 0260 	add.w	r2, r6, #96	; 0x60
   144f0:	f7ff fdf0 	bl	140d4 <register_events>
   144f4:	4604      	mov	r4, r0
   144f6:	f04f 0320 	mov.w	r3, #32
   144fa:	f3ef 8111 	mrs	r1, BASEPRI
   144fe:	f383 8812 	msr	BASEPRI_MAX, r3
   14502:	f3bf 8f6f 	isb	sy
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
   14506:	f896 3060 	ldrb.w	r3, [r6, #96]	; 0x60
   1450a:	b1b3      	cbz	r3, 1453a <z_impl_k_poll+0x72>
		SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, 0);

		return 0;
	}

	poller->is_polling = false;
   1450c:	2300      	movs	r3, #0
   1450e:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   14512:	ea57 0308 	orrs.w	r3, r7, r8
   14516:	d043      	beq.n	145a0 <z_impl_k_poll+0xd8>
		return -EAGAIN;
	}

	static _wait_q_t wait_q = Z_WAIT_Q_INIT(&wait_q);

	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
   14518:	f8cd 8000 	str.w	r8, [sp]
   1451c:	9701      	str	r7, [sp, #4]
   1451e:	4a3e      	ldr	r2, [pc, #248]	; (14618 <z_impl_k_poll+0x150>)
   14520:	483e      	ldr	r0, [pc, #248]	; (1461c <z_impl_k_poll+0x154>)
   14522:	f7ff fa31 	bl	13988 <z_pend_curr>
   14526:	f04f 0320 	mov.w	r3, #32
   1452a:	f3ef 8611 	mrs	r6, BASEPRI
   1452e:	f383 8812 	msr	BASEPRI_MAX, r3
   14532:	f3bf 8f6f 	isb	sy
   14536:	46b4      	mov	ip, r6
	while (num_events--) {
   14538:	e04c      	b.n	145d4 <z_impl_k_poll+0x10c>
		clear_event_registrations(events, events_registered, key);
   1453a:	460e      	mov	r6, r1
	while (num_events--) {
   1453c:	e00c      	b.n	14558 <z_impl_k_poll+0x90>
	__asm__ volatile(
   1453e:	f386 8811 	msr	BASEPRI, r6
   14542:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   14546:	f04f 0320 	mov.w	r3, #32
   1454a:	f3ef 8611 	mrs	r6, BASEPRI
   1454e:	f383 8812 	msr	BASEPRI_MAX, r3
   14552:	f3bf 8f6f 	isb	sy
   14556:	4604      	mov	r4, r0
   14558:	1e60      	subs	r0, r4, #1
   1455a:	b1dc      	cbz	r4, 14594 <z_impl_k_poll+0xcc>
		clear_event_registration(&events[num_events]);
   1455c:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   14560:	009f      	lsls	r7, r3, #2
   14562:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
   14566:	2200      	movs	r2, #0
   14568:	609a      	str	r2, [r3, #8]
	switch (event->type) {
   1456a:	7b5a      	ldrb	r2, [r3, #13]
   1456c:	f002 021f 	and.w	r2, r2, #31
   14570:	2a08      	cmp	r2, #8
   14572:	d8e4      	bhi.n	1453e <z_impl_k_poll+0x76>
   14574:	2401      	movs	r4, #1
   14576:	fa04 f202 	lsl.w	r2, r4, r2
   1457a:	f412 7f8b 	tst.w	r2, #278	; 0x116
   1457e:	d0de      	beq.n	1453e <z_impl_k_poll+0x76>
	return node->next != NULL;
   14580:	59ea      	ldr	r2, [r5, r7]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
   14582:	2a00      	cmp	r2, #0
   14584:	d0db      	beq.n	1453e <z_impl_k_poll+0x76>
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
   14586:	685c      	ldr	r4, [r3, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
   14588:	6022      	str	r2, [r4, #0]
	next->prev = prev;
   1458a:	6054      	str	r4, [r2, #4]
	node->next = NULL;
   1458c:	2200      	movs	r2, #0
   1458e:	51ea      	str	r2, [r5, r7]
	node->prev = NULL;
   14590:	605a      	str	r2, [r3, #4]
	sys_dnode_init(node);
}
   14592:	e7d4      	b.n	1453e <z_impl_k_poll+0x76>
	__asm__ volatile(
   14594:	f381 8811 	msr	BASEPRI, r1
   14598:	f3bf 8f6f 	isb	sy
		return 0;
   1459c:	4620      	mov	r0, r4
   1459e:	e036      	b.n	1460e <z_impl_k_poll+0x146>
   145a0:	f381 8811 	msr	BASEPRI, r1
   145a4:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
   145a8:	f06f 000a 	mvn.w	r0, #10
   145ac:	e02f      	b.n	1460e <z_impl_k_poll+0x146>
	sys_dnode_t *const prev = node->prev;
   145ae:	6859      	ldr	r1, [r3, #4]
	prev->next = next;
   145b0:	600a      	str	r2, [r1, #0]
	next->prev = prev;
   145b2:	6051      	str	r1, [r2, #4]
	node->next = NULL;
   145b4:	2200      	movs	r2, #0
   145b6:	512a      	str	r2, [r5, r4]
	node->prev = NULL;
   145b8:	605a      	str	r2, [r3, #4]
   145ba:	f38c 8811 	msr	BASEPRI, ip
   145be:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   145c2:	f04f 0320 	mov.w	r3, #32
   145c6:	f3ef 8c11 	mrs	ip, BASEPRI
   145ca:	f383 8812 	msr	BASEPRI_MAX, r3
   145ce:	f3bf 8f6f 	isb	sy
	while (num_events--) {
   145d2:	4674      	mov	r4, lr
   145d4:	f104 3eff 	add.w	lr, r4, #4294967295
   145d8:	b1ac      	cbz	r4, 14606 <z_impl_k_poll+0x13e>
		clear_event_registration(&events[num_events]);
   145da:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
   145de:	009c      	lsls	r4, r3, #2
   145e0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
   145e4:	2200      	movs	r2, #0
   145e6:	609a      	str	r2, [r3, #8]
	switch (event->type) {
   145e8:	7b5a      	ldrb	r2, [r3, #13]
   145ea:	f002 021f 	and.w	r2, r2, #31
   145ee:	2a08      	cmp	r2, #8
   145f0:	d8e3      	bhi.n	145ba <z_impl_k_poll+0xf2>
   145f2:	2101      	movs	r1, #1
   145f4:	fa01 f202 	lsl.w	r2, r1, r2
   145f8:	f412 7f8b 	tst.w	r2, #278	; 0x116
   145fc:	d0dd      	beq.n	145ba <z_impl_k_poll+0xf2>
	return node->next != NULL;
   145fe:	592a      	ldr	r2, [r5, r4]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
   14600:	2a00      	cmp	r2, #0
   14602:	d1d4      	bne.n	145ae <z_impl_k_poll+0xe6>
   14604:	e7d9      	b.n	145ba <z_impl_k_poll+0xf2>
	__asm__ volatile(
   14606:	f386 8811 	msr	BASEPRI, r6
   1460a:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
   1460e:	b002      	add	sp, #8
   14610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14614:	20009210 	.word	0x20009210
   14618:	20000948 	.word	0x20000948
   1461c:	20009254 	.word	0x20009254

00014620 <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
   14620:	b538      	push	{r3, r4, r5, lr}
   14622:	4603      	mov	r3, r0
	__asm__ volatile(
   14624:	f04f 0220 	mov.w	r2, #32
   14628:	f3ef 8511 	mrs	r5, BASEPRI
   1462c:	f382 8812 	msr	BASEPRI_MAX, r2
   14630:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
   14634:	60c1      	str	r1, [r0, #12]
	sig->signaled = 1U;
   14636:	2201      	movs	r2, #1
   14638:	6082      	str	r2, [r0, #8]
	return list->head == list;
   1463a:	6800      	ldr	r0, [r0, #0]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
   1463c:	4283      	cmp	r3, r0
   1463e:	d011      	beq.n	14664 <z_impl_k_poll_signal_raise+0x44>
	sys_dnode_t *const prev = node->prev;
   14640:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
   14642:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
   14644:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   14646:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   14648:	2300      	movs	r3, #0
   1464a:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
   1464c:	6043      	str	r3, [r0, #4]

	poll_event = (struct k_poll_event *)sys_dlist_get(&sig->poll_events);
	if (poll_event == NULL) {
   1464e:	b148      	cbz	r0, 14664 <z_impl_k_poll_signal_raise+0x44>
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
   14650:	2101      	movs	r1, #1
   14652:	f009 ffec 	bl	1e62e <signal_poll_event>
   14656:	4604      	mov	r4, r0

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
   14658:	4629      	mov	r1, r5
   1465a:	4805      	ldr	r0, [pc, #20]	; (14670 <z_impl_k_poll_signal_raise+0x50>)
   1465c:	f7ff f80c 	bl	13678 <z_reschedule>
	return rc;
}
   14660:	4620      	mov	r0, r4
   14662:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
   14664:	f385 8811 	msr	BASEPRI, r5
   14668:	f3bf 8f6f 	isb	sy
		return 0;
   1466c:	2400      	movs	r4, #0
   1466e:	e7f7      	b.n	14660 <z_impl_k_poll_signal_raise+0x40>
   14670:	20009254 	.word	0x20009254

00014674 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
   14674:	b538      	push	{r3, r4, r5, lr}
   14676:	4604      	mov	r4, r0
   14678:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
   1467a:	f009 fb5f 	bl	1dd3c <k_is_in_isr>
   1467e:	b948      	cbnz	r0, 14694 <z_thread_aligned_alloc+0x20>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
   14680:	4b05      	ldr	r3, [pc, #20]	; (14698 <z_thread_aligned_alloc+0x24>)
   14682:	689b      	ldr	r3, [r3, #8]
   14684:	f8d3 00a8 	ldr.w	r0, [r3, #168]	; 0xa8
	}

	if (heap != NULL) {
   14688:	b118      	cbz	r0, 14692 <z_thread_aligned_alloc+0x1e>
		ret = z_heap_aligned_alloc(heap, align, size);
   1468a:	462a      	mov	r2, r5
   1468c:	4621      	mov	r1, r4
   1468e:	f00a f800 	bl	1e692 <z_heap_aligned_alloc>
	} else {
		ret = NULL;
	}

	return ret;
}
   14692:	bd38      	pop	{r3, r4, r5, pc}
		ret = NULL;
   14694:	2000      	movs	r0, #0
	return ret;
   14696:	e7fc      	b.n	14692 <z_thread_aligned_alloc+0x1e>
   14698:	20009210 	.word	0x20009210

0001469c <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
   1469c:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
   1469e:	4a03      	ldr	r2, [pc, #12]	; (146ac <boot_banner+0x10>)
   146a0:	4903      	ldr	r1, [pc, #12]	; (146b0 <boot_banner+0x14>)
   146a2:	4804      	ldr	r0, [pc, #16]	; (146b4 <boot_banner+0x18>)
   146a4:	f004 fe7a 	bl	1939c <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
   146a8:	bd08      	pop	{r3, pc}
   146aa:	bf00      	nop
   146ac:	0001ecbc 	.word	0x0001ecbc
   146b0:	0002004c 	.word	0x0002004c
   146b4:	0002005c 	.word	0x0002005c

000146b8 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
   146b8:	b510      	push	{r4, lr}
   146ba:	b084      	sub	sp, #16
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
   146bc:	4b08      	ldr	r3, [pc, #32]	; (146e0 <k_sys_work_q_init+0x28>)
   146be:	9302      	str	r3, [sp, #8]
   146c0:	2400      	movs	r4, #0
   146c2:	f88d 400c 	strb.w	r4, [sp, #12]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
   146c6:	ab02      	add	r3, sp, #8
   146c8:	9300      	str	r3, [sp, #0]
   146ca:	f04f 33ff 	mov.w	r3, #4294967295
   146ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
   146d2:	4904      	ldr	r1, [pc, #16]	; (146e4 <k_sys_work_q_init+0x2c>)
   146d4:	4804      	ldr	r0, [pc, #16]	; (146e8 <k_sys_work_q_init+0x30>)
   146d6:	f7fe ff2b 	bl	13530 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
   146da:	4620      	mov	r0, r4
   146dc:	b004      	add	sp, #16
   146de:	bd10      	pop	{r4, pc}
   146e0:	00020084 	.word	0x00020084
   146e4:	2000a900 	.word	0x2000a900
   146e8:	20001410 	.word	0x20001410

000146ec <malloc>:
   146ec:	4b02      	ldr	r3, [pc, #8]	; (146f8 <malloc+0xc>)
   146ee:	4601      	mov	r1, r0
   146f0:	6818      	ldr	r0, [r3, #0]
   146f2:	f000 b80b 	b.w	1470c <_malloc_r>
   146f6:	bf00      	nop
   146f8:	20000d60 	.word	0x20000d60

000146fc <free>:
   146fc:	4b02      	ldr	r3, [pc, #8]	; (14708 <free+0xc>)
   146fe:	4601      	mov	r1, r0
   14700:	6818      	ldr	r0, [r3, #0]
   14702:	f002 bbad 	b.w	16e60 <_free_r>
   14706:	bf00      	nop
   14708:	20000d60 	.word	0x20000d60

0001470c <_malloc_r>:
   1470c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14710:	f101 060b 	add.w	r6, r1, #11
   14714:	2e16      	cmp	r6, #22
   14716:	b083      	sub	sp, #12
   14718:	4605      	mov	r5, r0
   1471a:	d824      	bhi.n	14766 <_malloc_r+0x5a>
   1471c:	2910      	cmp	r1, #16
   1471e:	f200 80a8 	bhi.w	14872 <_malloc_r+0x166>
   14722:	f000 fb37 	bl	14d94 <__malloc_lock>
   14726:	2610      	movs	r6, #16
   14728:	2218      	movs	r2, #24
   1472a:	f04f 0c02 	mov.w	ip, #2
   1472e:	4fb3      	ldr	r7, [pc, #716]	; (149fc <_malloc_r+0x2f0>)
   14730:	443a      	add	r2, r7
   14732:	f1a2 0308 	sub.w	r3, r2, #8
   14736:	6854      	ldr	r4, [r2, #4]
   14738:	429c      	cmp	r4, r3
   1473a:	f000 80a7 	beq.w	1488c <_malloc_r+0x180>
   1473e:	6863      	ldr	r3, [r4, #4]
   14740:	68e2      	ldr	r2, [r4, #12]
   14742:	68a1      	ldr	r1, [r4, #8]
   14744:	f023 0303 	bic.w	r3, r3, #3
   14748:	4423      	add	r3, r4
   1474a:	60ca      	str	r2, [r1, #12]
   1474c:	6091      	str	r1, [r2, #8]
   1474e:	685a      	ldr	r2, [r3, #4]
   14750:	f042 0201 	orr.w	r2, r2, #1
   14754:	4628      	mov	r0, r5
   14756:	605a      	str	r2, [r3, #4]
   14758:	3408      	adds	r4, #8
   1475a:	f000 fb21 	bl	14da0 <__malloc_unlock>
   1475e:	4620      	mov	r0, r4
   14760:	b003      	add	sp, #12
   14762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14766:	f036 0607 	bics.w	r6, r6, #7
   1476a:	f100 8082 	bmi.w	14872 <_malloc_r+0x166>
   1476e:	42b1      	cmp	r1, r6
   14770:	d87f      	bhi.n	14872 <_malloc_r+0x166>
   14772:	f000 fb0f 	bl	14d94 <__malloc_lock>
   14776:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   1477a:	f0c0 819d 	bcc.w	14ab8 <_malloc_r+0x3ac>
   1477e:	0a73      	lsrs	r3, r6, #9
   14780:	d07e      	beq.n	14880 <_malloc_r+0x174>
   14782:	2b04      	cmp	r3, #4
   14784:	f200 8169 	bhi.w	14a5a <_malloc_r+0x34e>
   14788:	09b3      	lsrs	r3, r6, #6
   1478a:	f103 0c39 	add.w	ip, r3, #57	; 0x39
   1478e:	f103 0438 	add.w	r4, r3, #56	; 0x38
   14792:	ea4f 03cc 	mov.w	r3, ip, lsl #3
   14796:	4f99      	ldr	r7, [pc, #612]	; (149fc <_malloc_r+0x2f0>)
   14798:	443b      	add	r3, r7
   1479a:	f1a3 0008 	sub.w	r0, r3, #8
   1479e:	685b      	ldr	r3, [r3, #4]
   147a0:	4298      	cmp	r0, r3
   147a2:	d106      	bne.n	147b2 <_malloc_r+0xa6>
   147a4:	e00c      	b.n	147c0 <_malloc_r+0xb4>
   147a6:	2900      	cmp	r1, #0
   147a8:	f280 8118 	bge.w	149dc <_malloc_r+0x2d0>
   147ac:	68db      	ldr	r3, [r3, #12]
   147ae:	4298      	cmp	r0, r3
   147b0:	d006      	beq.n	147c0 <_malloc_r+0xb4>
   147b2:	685a      	ldr	r2, [r3, #4]
   147b4:	f022 0203 	bic.w	r2, r2, #3
   147b8:	1b91      	subs	r1, r2, r6
   147ba:	290f      	cmp	r1, #15
   147bc:	ddf3      	ble.n	147a6 <_malloc_r+0x9a>
   147be:	46a4      	mov	ip, r4
   147c0:	693c      	ldr	r4, [r7, #16]
   147c2:	f8df 823c 	ldr.w	r8, [pc, #572]	; 14a00 <_malloc_r+0x2f4>
   147c6:	4544      	cmp	r4, r8
   147c8:	d06c      	beq.n	148a4 <_malloc_r+0x198>
   147ca:	6863      	ldr	r3, [r4, #4]
   147cc:	f023 0e03 	bic.w	lr, r3, #3
   147d0:	ebae 0306 	sub.w	r3, lr, r6
   147d4:	2b0f      	cmp	r3, #15
   147d6:	f300 8180 	bgt.w	14ada <_malloc_r+0x3ce>
   147da:	2b00      	cmp	r3, #0
   147dc:	e9c7 8804 	strd	r8, r8, [r7, #16]
   147e0:	f280 816f 	bge.w	14ac2 <_malloc_r+0x3b6>
   147e4:	f5be 7f00 	cmp.w	lr, #512	; 0x200
   147e8:	f080 8116 	bcs.w	14a18 <_malloc_r+0x30c>
   147ec:	ea4f 03de 	mov.w	r3, lr, lsr #3
   147f0:	6879      	ldr	r1, [r7, #4]
   147f2:	3301      	adds	r3, #1
   147f4:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
   147f8:	2201      	movs	r2, #1
   147fa:	fa02 f20e 	lsl.w	r2, r2, lr
   147fe:	f857 0033 	ldr.w	r0, [r7, r3, lsl #3]
   14802:	60a0      	str	r0, [r4, #8]
   14804:	430a      	orrs	r2, r1
   14806:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
   1480a:	3908      	subs	r1, #8
   1480c:	60e1      	str	r1, [r4, #12]
   1480e:	607a      	str	r2, [r7, #4]
   14810:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   14814:	60c4      	str	r4, [r0, #12]
   14816:	ea4f 03ac 	mov.w	r3, ip, asr #2
   1481a:	2001      	movs	r0, #1
   1481c:	4098      	lsls	r0, r3
   1481e:	4290      	cmp	r0, r2
   14820:	d847      	bhi.n	148b2 <_malloc_r+0x1a6>
   14822:	4210      	tst	r0, r2
   14824:	d106      	bne.n	14834 <_malloc_r+0x128>
   14826:	f02c 0c03 	bic.w	ip, ip, #3
   1482a:	0040      	lsls	r0, r0, #1
   1482c:	4210      	tst	r0, r2
   1482e:	f10c 0c04 	add.w	ip, ip, #4
   14832:	d0fa      	beq.n	1482a <_malloc_r+0x11e>
   14834:	eb07 0acc 	add.w	sl, r7, ip, lsl #3
   14838:	4653      	mov	r3, sl
   1483a:	46e1      	mov	r9, ip
   1483c:	68d9      	ldr	r1, [r3, #12]
   1483e:	e00e      	b.n	1485e <_malloc_r+0x152>
   14840:	684a      	ldr	r2, [r1, #4]
   14842:	f022 0203 	bic.w	r2, r2, #3
   14846:	eba2 0e06 	sub.w	lr, r2, r6
   1484a:	f1be 0f0f 	cmp.w	lr, #15
   1484e:	460c      	mov	r4, r1
   14850:	68c9      	ldr	r1, [r1, #12]
   14852:	f300 810f 	bgt.w	14a74 <_malloc_r+0x368>
   14856:	f1be 0f00 	cmp.w	lr, #0
   1485a:	f280 8120 	bge.w	14a9e <_malloc_r+0x392>
   1485e:	428b      	cmp	r3, r1
   14860:	d1ee      	bne.n	14840 <_malloc_r+0x134>
   14862:	f109 0901 	add.w	r9, r9, #1
   14866:	f019 0f03 	tst.w	r9, #3
   1486a:	f103 0308 	add.w	r3, r3, #8
   1486e:	d1e5      	bne.n	1483c <_malloc_r+0x130>
   14870:	e16a      	b.n	14b48 <_malloc_r+0x43c>
   14872:	2400      	movs	r4, #0
   14874:	230c      	movs	r3, #12
   14876:	4620      	mov	r0, r4
   14878:	602b      	str	r3, [r5, #0]
   1487a:	b003      	add	sp, #12
   1487c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14880:	f44f 7300 	mov.w	r3, #512	; 0x200
   14884:	f04f 0c40 	mov.w	ip, #64	; 0x40
   14888:	243f      	movs	r4, #63	; 0x3f
   1488a:	e784      	b.n	14796 <_malloc_r+0x8a>
   1488c:	68d4      	ldr	r4, [r2, #12]
   1488e:	42a2      	cmp	r2, r4
   14890:	bf08      	it	eq
   14892:	f10c 0c02 	addeq.w	ip, ip, #2
   14896:	f47f af52 	bne.w	1473e <_malloc_r+0x32>
   1489a:	693c      	ldr	r4, [r7, #16]
   1489c:	f8df 8160 	ldr.w	r8, [pc, #352]	; 14a00 <_malloc_r+0x2f4>
   148a0:	4544      	cmp	r4, r8
   148a2:	d192      	bne.n	147ca <_malloc_r+0xbe>
   148a4:	687a      	ldr	r2, [r7, #4]
   148a6:	ea4f 03ac 	mov.w	r3, ip, asr #2
   148aa:	2001      	movs	r0, #1
   148ac:	4098      	lsls	r0, r3
   148ae:	4290      	cmp	r0, r2
   148b0:	d9b7      	bls.n	14822 <_malloc_r+0x116>
   148b2:	68bc      	ldr	r4, [r7, #8]
   148b4:	6863      	ldr	r3, [r4, #4]
   148b6:	f023 0903 	bic.w	r9, r3, #3
   148ba:	454e      	cmp	r6, r9
   148bc:	d803      	bhi.n	148c6 <_malloc_r+0x1ba>
   148be:	eba9 0306 	sub.w	r3, r9, r6
   148c2:	2b0f      	cmp	r3, #15
   148c4:	dc7a      	bgt.n	149bc <_malloc_r+0x2b0>
   148c6:	f8df b13c 	ldr.w	fp, [pc, #316]	; 14a04 <_malloc_r+0x2f8>
   148ca:	4b4f      	ldr	r3, [pc, #316]	; (14a08 <_malloc_r+0x2fc>)
   148cc:	f8db 2000 	ldr.w	r2, [fp]
   148d0:	681b      	ldr	r3, [r3, #0]
   148d2:	3201      	adds	r2, #1
   148d4:	4433      	add	r3, r6
   148d6:	eb04 0a09 	add.w	sl, r4, r9
   148da:	f000 814b 	beq.w	14b74 <_malloc_r+0x468>
   148de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   148e2:	330f      	adds	r3, #15
   148e4:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
   148e8:	f028 080f 	bic.w	r8, r8, #15
   148ec:	4641      	mov	r1, r8
   148ee:	4628      	mov	r0, r5
   148f0:	f000 fa70 	bl	14dd4 <_sbrk_r>
   148f4:	1c41      	adds	r1, r0, #1
   148f6:	4602      	mov	r2, r0
   148f8:	f000 810a 	beq.w	14b10 <_malloc_r+0x404>
   148fc:	4582      	cmp	sl, r0
   148fe:	f200 8105 	bhi.w	14b0c <_malloc_r+0x400>
   14902:	4b42      	ldr	r3, [pc, #264]	; (14a0c <_malloc_r+0x300>)
   14904:	6819      	ldr	r1, [r3, #0]
   14906:	4441      	add	r1, r8
   14908:	6019      	str	r1, [r3, #0]
   1490a:	4608      	mov	r0, r1
   1490c:	f000 8168 	beq.w	14be0 <_malloc_r+0x4d4>
   14910:	f8db 1000 	ldr.w	r1, [fp]
   14914:	9301      	str	r3, [sp, #4]
   14916:	3101      	adds	r1, #1
   14918:	bf1b      	ittet	ne
   1491a:	eba2 0a0a 	subne.w	sl, r2, sl
   1491e:	4450      	addne	r0, sl
   14920:	f8cb 2000 	streq.w	r2, [fp]
   14924:	6018      	strne	r0, [r3, #0]
   14926:	f012 0b07 	ands.w	fp, r2, #7
   1492a:	f000 812f 	beq.w	14b8c <_malloc_r+0x480>
   1492e:	f1cb 0108 	rsb	r1, fp, #8
   14932:	440a      	add	r2, r1
   14934:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
   14938:	4490      	add	r8, r2
   1493a:	3108      	adds	r1, #8
   1493c:	eba1 0108 	sub.w	r1, r1, r8
   14940:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
   14944:	4651      	mov	r1, sl
   14946:	4628      	mov	r0, r5
   14948:	9200      	str	r2, [sp, #0]
   1494a:	f000 fa43 	bl	14dd4 <_sbrk_r>
   1494e:	1c42      	adds	r2, r0, #1
   14950:	e9dd 2300 	ldrd	r2, r3, [sp]
   14954:	f000 816b 	beq.w	14c2e <_malloc_r+0x522>
   14958:	1a80      	subs	r0, r0, r2
   1495a:	eb00 080a 	add.w	r8, r0, sl
   1495e:	6819      	ldr	r1, [r3, #0]
   14960:	60ba      	str	r2, [r7, #8]
   14962:	f048 0001 	orr.w	r0, r8, #1
   14966:	4451      	add	r1, sl
   14968:	42bc      	cmp	r4, r7
   1496a:	6050      	str	r0, [r2, #4]
   1496c:	6019      	str	r1, [r3, #0]
   1496e:	f000 8143 	beq.w	14bf8 <_malloc_r+0x4ec>
   14972:	f1b9 0f0f 	cmp.w	r9, #15
   14976:	f240 8141 	bls.w	14bfc <_malloc_r+0x4f0>
   1497a:	6860      	ldr	r0, [r4, #4]
   1497c:	f1a9 0c0c 	sub.w	ip, r9, #12
   14980:	f02c 0c07 	bic.w	ip, ip, #7
   14984:	f000 0001 	and.w	r0, r0, #1
   14988:	ea40 000c 	orr.w	r0, r0, ip
   1498c:	6060      	str	r0, [r4, #4]
   1498e:	f04f 0e05 	mov.w	lr, #5
   14992:	eb04 000c 	add.w	r0, r4, ip
   14996:	f1bc 0f0f 	cmp.w	ip, #15
   1499a:	e9c0 ee01 	strd	lr, lr, [r0, #4]
   1499e:	f200 814e 	bhi.w	14c3e <_malloc_r+0x532>
   149a2:	6850      	ldr	r0, [r2, #4]
   149a4:	4614      	mov	r4, r2
   149a6:	4b1a      	ldr	r3, [pc, #104]	; (14a10 <_malloc_r+0x304>)
   149a8:	681a      	ldr	r2, [r3, #0]
   149aa:	428a      	cmp	r2, r1
   149ac:	bf38      	it	cc
   149ae:	6019      	strcc	r1, [r3, #0]
   149b0:	4b18      	ldr	r3, [pc, #96]	; (14a14 <_malloc_r+0x308>)
   149b2:	681a      	ldr	r2, [r3, #0]
   149b4:	428a      	cmp	r2, r1
   149b6:	bf38      	it	cc
   149b8:	6019      	strcc	r1, [r3, #0]
   149ba:	e0ab      	b.n	14b14 <_malloc_r+0x408>
   149bc:	19a2      	adds	r2, r4, r6
   149be:	f043 0301 	orr.w	r3, r3, #1
   149c2:	f046 0601 	orr.w	r6, r6, #1
   149c6:	6066      	str	r6, [r4, #4]
   149c8:	4628      	mov	r0, r5
   149ca:	60ba      	str	r2, [r7, #8]
   149cc:	6053      	str	r3, [r2, #4]
   149ce:	f000 f9e7 	bl	14da0 <__malloc_unlock>
   149d2:	3408      	adds	r4, #8
   149d4:	4620      	mov	r0, r4
   149d6:	b003      	add	sp, #12
   149d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   149dc:	e9d3 4102 	ldrd	r4, r1, [r3, #8]
   149e0:	441a      	add	r2, r3
   149e2:	60e1      	str	r1, [r4, #12]
   149e4:	608c      	str	r4, [r1, #8]
   149e6:	6851      	ldr	r1, [r2, #4]
   149e8:	f041 0101 	orr.w	r1, r1, #1
   149ec:	4628      	mov	r0, r5
   149ee:	6051      	str	r1, [r2, #4]
   149f0:	f103 0408 	add.w	r4, r3, #8
   149f4:	f000 f9d4 	bl	14da0 <__malloc_unlock>
   149f8:	e6b1      	b.n	1475e <_malloc_r+0x52>
   149fa:	bf00      	nop
   149fc:	20000950 	.word	0x20000950
   14a00:	20000958 	.word	0x20000958
   14a04:	20000d58 	.word	0x20000d58
   14a08:	20009284 	.word	0x20009284
   14a0c:	20009254 	.word	0x20009254
   14a10:	2000927c 	.word	0x2000927c
   14a14:	20009280 	.word	0x20009280
   14a18:	f5be 6f20 	cmp.w	lr, #2560	; 0xa00
   14a1c:	ea4f 225e 	mov.w	r2, lr, lsr #9
   14a20:	d36d      	bcc.n	14afe <_malloc_r+0x3f2>
   14a22:	2a14      	cmp	r2, #20
   14a24:	f200 80c3 	bhi.w	14bae <_malloc_r+0x4a2>
   14a28:	f102 035c 	add.w	r3, r2, #92	; 0x5c
   14a2c:	00db      	lsls	r3, r3, #3
   14a2e:	325b      	adds	r2, #91	; 0x5b
   14a30:	18f9      	adds	r1, r7, r3
   14a32:	58fb      	ldr	r3, [r7, r3]
   14a34:	3908      	subs	r1, #8
   14a36:	4299      	cmp	r1, r3
   14a38:	f000 809f 	beq.w	14b7a <_malloc_r+0x46e>
   14a3c:	685a      	ldr	r2, [r3, #4]
   14a3e:	f022 0203 	bic.w	r2, r2, #3
   14a42:	4572      	cmp	r2, lr
   14a44:	d902      	bls.n	14a4c <_malloc_r+0x340>
   14a46:	689b      	ldr	r3, [r3, #8]
   14a48:	4299      	cmp	r1, r3
   14a4a:	d1f7      	bne.n	14a3c <_malloc_r+0x330>
   14a4c:	68d9      	ldr	r1, [r3, #12]
   14a4e:	687a      	ldr	r2, [r7, #4]
   14a50:	e9c4 3102 	strd	r3, r1, [r4, #8]
   14a54:	608c      	str	r4, [r1, #8]
   14a56:	60dc      	str	r4, [r3, #12]
   14a58:	e6dd      	b.n	14816 <_malloc_r+0x10a>
   14a5a:	2b14      	cmp	r3, #20
   14a5c:	d968      	bls.n	14b30 <_malloc_r+0x424>
   14a5e:	2b54      	cmp	r3, #84	; 0x54
   14a60:	f200 80ae 	bhi.w	14bc0 <_malloc_r+0x4b4>
   14a64:	0b33      	lsrs	r3, r6, #12
   14a66:	f103 0c6f 	add.w	ip, r3, #111	; 0x6f
   14a6a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
   14a6e:	ea4f 03cc 	mov.w	r3, ip, lsl #3
   14a72:	e690      	b.n	14796 <_malloc_r+0x8a>
   14a74:	4628      	mov	r0, r5
   14a76:	68a5      	ldr	r5, [r4, #8]
   14a78:	19a3      	adds	r3, r4, r6
   14a7a:	f046 0601 	orr.w	r6, r6, #1
   14a7e:	6066      	str	r6, [r4, #4]
   14a80:	60e9      	str	r1, [r5, #12]
   14a82:	608d      	str	r5, [r1, #8]
   14a84:	f04e 0101 	orr.w	r1, lr, #1
   14a88:	e9c7 3304 	strd	r3, r3, [r7, #16]
   14a8c:	e9c3 8802 	strd	r8, r8, [r3, #8]
   14a90:	6059      	str	r1, [r3, #4]
   14a92:	f844 e002 	str.w	lr, [r4, r2]
   14a96:	f000 f983 	bl	14da0 <__malloc_unlock>
   14a9a:	3408      	adds	r4, #8
   14a9c:	e65f      	b.n	1475e <_malloc_r+0x52>
   14a9e:	4422      	add	r2, r4
   14aa0:	4628      	mov	r0, r5
   14aa2:	6853      	ldr	r3, [r2, #4]
   14aa4:	f043 0301 	orr.w	r3, r3, #1
   14aa8:	6053      	str	r3, [r2, #4]
   14aaa:	f854 3f08 	ldr.w	r3, [r4, #8]!
   14aae:	60d9      	str	r1, [r3, #12]
   14ab0:	608b      	str	r3, [r1, #8]
   14ab2:	f000 f975 	bl	14da0 <__malloc_unlock>
   14ab6:	e652      	b.n	1475e <_malloc_r+0x52>
   14ab8:	ea4f 0cd6 	mov.w	ip, r6, lsr #3
   14abc:	f106 0208 	add.w	r2, r6, #8
   14ac0:	e635      	b.n	1472e <_malloc_r+0x22>
   14ac2:	44a6      	add	lr, r4
   14ac4:	4628      	mov	r0, r5
   14ac6:	f8de 3004 	ldr.w	r3, [lr, #4]
   14aca:	f043 0301 	orr.w	r3, r3, #1
   14ace:	f8ce 3004 	str.w	r3, [lr, #4]
   14ad2:	3408      	adds	r4, #8
   14ad4:	f000 f964 	bl	14da0 <__malloc_unlock>
   14ad8:	e641      	b.n	1475e <_malloc_r+0x52>
   14ada:	19a2      	adds	r2, r4, r6
   14adc:	f043 0101 	orr.w	r1, r3, #1
   14ae0:	f046 0601 	orr.w	r6, r6, #1
   14ae4:	6066      	str	r6, [r4, #4]
   14ae6:	4628      	mov	r0, r5
   14ae8:	e9c7 2204 	strd	r2, r2, [r7, #16]
   14aec:	e9c2 8802 	strd	r8, r8, [r2, #8]
   14af0:	6051      	str	r1, [r2, #4]
   14af2:	f844 300e 	str.w	r3, [r4, lr]
   14af6:	f000 f953 	bl	14da0 <__malloc_unlock>
   14afa:	3408      	adds	r4, #8
   14afc:	e62f      	b.n	1475e <_malloc_r+0x52>
   14afe:	ea4f 129e 	mov.w	r2, lr, lsr #6
   14b02:	f102 0339 	add.w	r3, r2, #57	; 0x39
   14b06:	00db      	lsls	r3, r3, #3
   14b08:	3238      	adds	r2, #56	; 0x38
   14b0a:	e791      	b.n	14a30 <_malloc_r+0x324>
   14b0c:	42bc      	cmp	r4, r7
   14b0e:	d062      	beq.n	14bd6 <_malloc_r+0x4ca>
   14b10:	68bc      	ldr	r4, [r7, #8]
   14b12:	6860      	ldr	r0, [r4, #4]
   14b14:	f020 0803 	bic.w	r8, r0, #3
   14b18:	4546      	cmp	r6, r8
   14b1a:	eba8 0306 	sub.w	r3, r8, r6
   14b1e:	d802      	bhi.n	14b26 <_malloc_r+0x41a>
   14b20:	2b0f      	cmp	r3, #15
   14b22:	f73f af4b 	bgt.w	149bc <_malloc_r+0x2b0>
   14b26:	4628      	mov	r0, r5
   14b28:	f000 f93a 	bl	14da0 <__malloc_unlock>
   14b2c:	2400      	movs	r4, #0
   14b2e:	e616      	b.n	1475e <_malloc_r+0x52>
   14b30:	f103 0c5c 	add.w	ip, r3, #92	; 0x5c
   14b34:	f103 045b 	add.w	r4, r3, #91	; 0x5b
   14b38:	ea4f 03cc 	mov.w	r3, ip, lsl #3
   14b3c:	e62b      	b.n	14796 <_malloc_r+0x8a>
   14b3e:	f85a 3908 	ldr.w	r3, [sl], #-8
   14b42:	4553      	cmp	r3, sl
   14b44:	f040 809b 	bne.w	14c7e <_malloc_r+0x572>
   14b48:	f01c 0f03 	tst.w	ip, #3
   14b4c:	f10c 3cff 	add.w	ip, ip, #4294967295
   14b50:	d1f5      	bne.n	14b3e <_malloc_r+0x432>
   14b52:	687b      	ldr	r3, [r7, #4]
   14b54:	ea23 0300 	bic.w	r3, r3, r0
   14b58:	607b      	str	r3, [r7, #4]
   14b5a:	0040      	lsls	r0, r0, #1
   14b5c:	4298      	cmp	r0, r3
   14b5e:	f63f aea8 	bhi.w	148b2 <_malloc_r+0x1a6>
   14b62:	b918      	cbnz	r0, 14b6c <_malloc_r+0x460>
   14b64:	e6a5      	b.n	148b2 <_malloc_r+0x1a6>
   14b66:	0040      	lsls	r0, r0, #1
   14b68:	f109 0904 	add.w	r9, r9, #4
   14b6c:	4218      	tst	r0, r3
   14b6e:	d0fa      	beq.n	14b66 <_malloc_r+0x45a>
   14b70:	46cc      	mov	ip, r9
   14b72:	e65f      	b.n	14834 <_malloc_r+0x128>
   14b74:	f103 0810 	add.w	r8, r3, #16
   14b78:	e6b8      	b.n	148ec <_malloc_r+0x1e0>
   14b7a:	1090      	asrs	r0, r2, #2
   14b7c:	f04f 0e01 	mov.w	lr, #1
   14b80:	687a      	ldr	r2, [r7, #4]
   14b82:	fa0e f000 	lsl.w	r0, lr, r0
   14b86:	4302      	orrs	r2, r0
   14b88:	607a      	str	r2, [r7, #4]
   14b8a:	e761      	b.n	14a50 <_malloc_r+0x344>
   14b8c:	eb02 0108 	add.w	r1, r2, r8
   14b90:	4249      	negs	r1, r1
   14b92:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
   14b96:	4651      	mov	r1, sl
   14b98:	4628      	mov	r0, r5
   14b9a:	9200      	str	r2, [sp, #0]
   14b9c:	f000 f91a 	bl	14dd4 <_sbrk_r>
   14ba0:	1c43      	adds	r3, r0, #1
   14ba2:	e9dd 2300 	ldrd	r2, r3, [sp]
   14ba6:	f47f aed7 	bne.w	14958 <_malloc_r+0x24c>
   14baa:	46da      	mov	sl, fp
   14bac:	e6d7      	b.n	1495e <_malloc_r+0x252>
   14bae:	2a54      	cmp	r2, #84	; 0x54
   14bb0:	d827      	bhi.n	14c02 <_malloc_r+0x4f6>
   14bb2:	ea4f 321e 	mov.w	r2, lr, lsr #12
   14bb6:	f102 036f 	add.w	r3, r2, #111	; 0x6f
   14bba:	00db      	lsls	r3, r3, #3
   14bbc:	326e      	adds	r2, #110	; 0x6e
   14bbe:	e737      	b.n	14a30 <_malloc_r+0x324>
   14bc0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   14bc4:	d827      	bhi.n	14c16 <_malloc_r+0x50a>
   14bc6:	0bf3      	lsrs	r3, r6, #15
   14bc8:	f103 0c78 	add.w	ip, r3, #120	; 0x78
   14bcc:	f103 0477 	add.w	r4, r3, #119	; 0x77
   14bd0:	ea4f 03cc 	mov.w	r3, ip, lsl #3
   14bd4:	e5df      	b.n	14796 <_malloc_r+0x8a>
   14bd6:	4b2b      	ldr	r3, [pc, #172]	; (14c84 <_malloc_r+0x578>)
   14bd8:	6818      	ldr	r0, [r3, #0]
   14bda:	4440      	add	r0, r8
   14bdc:	6018      	str	r0, [r3, #0]
   14bde:	e697      	b.n	14910 <_malloc_r+0x204>
   14be0:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
   14be4:	f1bc 0f00 	cmp.w	ip, #0
   14be8:	f47f ae92 	bne.w	14910 <_malloc_r+0x204>
   14bec:	68bc      	ldr	r4, [r7, #8]
   14bee:	44c8      	add	r8, r9
   14bf0:	f048 0001 	orr.w	r0, r8, #1
   14bf4:	6060      	str	r0, [r4, #4]
   14bf6:	e6d6      	b.n	149a6 <_malloc_r+0x29a>
   14bf8:	4614      	mov	r4, r2
   14bfa:	e6d4      	b.n	149a6 <_malloc_r+0x29a>
   14bfc:	2301      	movs	r3, #1
   14bfe:	6053      	str	r3, [r2, #4]
   14c00:	e791      	b.n	14b26 <_malloc_r+0x41a>
   14c02:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   14c06:	d825      	bhi.n	14c54 <_malloc_r+0x548>
   14c08:	ea4f 32de 	mov.w	r2, lr, lsr #15
   14c0c:	f102 0378 	add.w	r3, r2, #120	; 0x78
   14c10:	00db      	lsls	r3, r3, #3
   14c12:	3277      	adds	r2, #119	; 0x77
   14c14:	e70c      	b.n	14a30 <_malloc_r+0x324>
   14c16:	f240 5254 	movw	r2, #1364	; 0x554
   14c1a:	4293      	cmp	r3, r2
   14c1c:	d825      	bhi.n	14c6a <_malloc_r+0x55e>
   14c1e:	0cb3      	lsrs	r3, r6, #18
   14c20:	f103 0c7d 	add.w	ip, r3, #125	; 0x7d
   14c24:	f103 047c 	add.w	r4, r3, #124	; 0x7c
   14c28:	ea4f 03cc 	mov.w	r3, ip, lsl #3
   14c2c:	e5b3      	b.n	14796 <_malloc_r+0x8a>
   14c2e:	f1ab 0b08 	sub.w	fp, fp, #8
   14c32:	44d8      	add	r8, fp
   14c34:	eba8 0802 	sub.w	r8, r8, r2
   14c38:	f04f 0a00 	mov.w	sl, #0
   14c3c:	e68f      	b.n	1495e <_malloc_r+0x252>
   14c3e:	f104 0108 	add.w	r1, r4, #8
   14c42:	4628      	mov	r0, r5
   14c44:	9300      	str	r3, [sp, #0]
   14c46:	f002 f90b 	bl	16e60 <_free_r>
   14c4a:	68bc      	ldr	r4, [r7, #8]
   14c4c:	9b00      	ldr	r3, [sp, #0]
   14c4e:	6860      	ldr	r0, [r4, #4]
   14c50:	6819      	ldr	r1, [r3, #0]
   14c52:	e6a8      	b.n	149a6 <_malloc_r+0x29a>
   14c54:	f240 5354 	movw	r3, #1364	; 0x554
   14c58:	429a      	cmp	r2, r3
   14c5a:	d80c      	bhi.n	14c76 <_malloc_r+0x56a>
   14c5c:	ea4f 429e 	mov.w	r2, lr, lsr #18
   14c60:	f102 037d 	add.w	r3, r2, #125	; 0x7d
   14c64:	00db      	lsls	r3, r3, #3
   14c66:	327c      	adds	r2, #124	; 0x7c
   14c68:	e6e2      	b.n	14a30 <_malloc_r+0x324>
   14c6a:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
   14c6e:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
   14c72:	247e      	movs	r4, #126	; 0x7e
   14c74:	e58f      	b.n	14796 <_malloc_r+0x8a>
   14c76:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
   14c7a:	227e      	movs	r2, #126	; 0x7e
   14c7c:	e6d8      	b.n	14a30 <_malloc_r+0x324>
   14c7e:	687b      	ldr	r3, [r7, #4]
   14c80:	e76b      	b.n	14b5a <_malloc_r+0x44e>
   14c82:	bf00      	nop
   14c84:	20009254 	.word	0x20009254

00014c88 <memcmp>:
   14c88:	2a03      	cmp	r2, #3
   14c8a:	b510      	push	{r4, lr}
   14c8c:	d917      	bls.n	14cbe <memcmp+0x36>
   14c8e:	ea40 0c01 	orr.w	ip, r0, r1
   14c92:	f01c 0f03 	tst.w	ip, #3
   14c96:	4604      	mov	r4, r0
   14c98:	460b      	mov	r3, r1
   14c9a:	d123      	bne.n	14ce4 <memcmp+0x5c>
   14c9c:	4619      	mov	r1, r3
   14c9e:	4620      	mov	r0, r4
   14ca0:	f8d1 e000 	ldr.w	lr, [r1]
   14ca4:	f8d0 c000 	ldr.w	ip, [r0]
   14ca8:	45f4      	cmp	ip, lr
   14caa:	f104 0404 	add.w	r4, r4, #4
   14cae:	f103 0304 	add.w	r3, r3, #4
   14cb2:	d117      	bne.n	14ce4 <memcmp+0x5c>
   14cb4:	3a04      	subs	r2, #4
   14cb6:	2a03      	cmp	r2, #3
   14cb8:	4620      	mov	r0, r4
   14cba:	4619      	mov	r1, r3
   14cbc:	d8ee      	bhi.n	14c9c <memcmp+0x14>
   14cbe:	1e54      	subs	r4, r2, #1
   14cc0:	b1a2      	cbz	r2, 14cec <memcmp+0x64>
   14cc2:	f100 3cff 	add.w	ip, r0, #4294967295
   14cc6:	3901      	subs	r1, #1
   14cc8:	e001      	b.n	14cce <memcmp+0x46>
   14cca:	18c3      	adds	r3, r0, r3
   14ccc:	d00c      	beq.n	14ce8 <memcmp+0x60>
   14cce:	f81c ef01 	ldrb.w	lr, [ip, #1]!
   14cd2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   14cd6:	4596      	cmp	lr, r2
   14cd8:	eba4 030c 	sub.w	r3, r4, ip
   14cdc:	d0f5      	beq.n	14cca <memcmp+0x42>
   14cde:	ebae 0002 	sub.w	r0, lr, r2
   14ce2:	bd10      	pop	{r4, pc}
   14ce4:	1e54      	subs	r4, r2, #1
   14ce6:	e7ec      	b.n	14cc2 <memcmp+0x3a>
   14ce8:	4618      	mov	r0, r3
   14cea:	bd10      	pop	{r4, pc}
   14cec:	4610      	mov	r0, r2
   14cee:	bd10      	pop	{r4, pc}

00014cf0 <memset>:
   14cf0:	0783      	lsls	r3, r0, #30
   14cf2:	b530      	push	{r4, r5, lr}
   14cf4:	d048      	beq.n	14d88 <memset+0x98>
   14cf6:	1e54      	subs	r4, r2, #1
   14cf8:	2a00      	cmp	r2, #0
   14cfa:	d03f      	beq.n	14d7c <memset+0x8c>
   14cfc:	b2ca      	uxtb	r2, r1
   14cfe:	4603      	mov	r3, r0
   14d00:	e001      	b.n	14d06 <memset+0x16>
   14d02:	3c01      	subs	r4, #1
   14d04:	d33a      	bcc.n	14d7c <memset+0x8c>
   14d06:	f803 2b01 	strb.w	r2, [r3], #1
   14d0a:	079d      	lsls	r5, r3, #30
   14d0c:	d1f9      	bne.n	14d02 <memset+0x12>
   14d0e:	2c03      	cmp	r4, #3
   14d10:	d92d      	bls.n	14d6e <memset+0x7e>
   14d12:	b2cd      	uxtb	r5, r1
   14d14:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   14d18:	2c0f      	cmp	r4, #15
   14d1a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   14d1e:	d936      	bls.n	14d8e <memset+0x9e>
   14d20:	f1a4 0210 	sub.w	r2, r4, #16
   14d24:	f022 0c0f 	bic.w	ip, r2, #15
   14d28:	f103 0e20 	add.w	lr, r3, #32
   14d2c:	44e6      	add	lr, ip
   14d2e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   14d32:	f103 0210 	add.w	r2, r3, #16
   14d36:	e942 5504 	strd	r5, r5, [r2, #-16]
   14d3a:	e942 5502 	strd	r5, r5, [r2, #-8]
   14d3e:	3210      	adds	r2, #16
   14d40:	4572      	cmp	r2, lr
   14d42:	d1f8      	bne.n	14d36 <memset+0x46>
   14d44:	f10c 0201 	add.w	r2, ip, #1
   14d48:	f014 0f0c 	tst.w	r4, #12
   14d4c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
   14d50:	f004 0c0f 	and.w	ip, r4, #15
   14d54:	d013      	beq.n	14d7e <memset+0x8e>
   14d56:	f1ac 0304 	sub.w	r3, ip, #4
   14d5a:	f023 0303 	bic.w	r3, r3, #3
   14d5e:	3304      	adds	r3, #4
   14d60:	4413      	add	r3, r2
   14d62:	f842 5b04 	str.w	r5, [r2], #4
   14d66:	4293      	cmp	r3, r2
   14d68:	d1fb      	bne.n	14d62 <memset+0x72>
   14d6a:	f00c 0403 	and.w	r4, ip, #3
   14d6e:	b12c      	cbz	r4, 14d7c <memset+0x8c>
   14d70:	b2ca      	uxtb	r2, r1
   14d72:	441c      	add	r4, r3
   14d74:	f803 2b01 	strb.w	r2, [r3], #1
   14d78:	429c      	cmp	r4, r3
   14d7a:	d1fb      	bne.n	14d74 <memset+0x84>
   14d7c:	bd30      	pop	{r4, r5, pc}
   14d7e:	4664      	mov	r4, ip
   14d80:	4613      	mov	r3, r2
   14d82:	2c00      	cmp	r4, #0
   14d84:	d1f4      	bne.n	14d70 <memset+0x80>
   14d86:	e7f9      	b.n	14d7c <memset+0x8c>
   14d88:	4603      	mov	r3, r0
   14d8a:	4614      	mov	r4, r2
   14d8c:	e7bf      	b.n	14d0e <memset+0x1e>
   14d8e:	461a      	mov	r2, r3
   14d90:	46a4      	mov	ip, r4
   14d92:	e7e0      	b.n	14d56 <memset+0x66>

00014d94 <__malloc_lock>:
   14d94:	4801      	ldr	r0, [pc, #4]	; (14d9c <__malloc_lock+0x8>)
   14d96:	f004 bf83 	b.w	19ca0 <__retarget_lock_acquire_recursive>
   14d9a:	bf00      	nop
   14d9c:	20000ee8 	.word	0x20000ee8

00014da0 <__malloc_unlock>:
   14da0:	4801      	ldr	r0, [pc, #4]	; (14da8 <__malloc_unlock+0x8>)
   14da2:	f004 bf85 	b.w	19cb0 <__retarget_lock_release_recursive>
   14da6:	bf00      	nop
   14da8:	20000ee8 	.word	0x20000ee8

00014dac <printf>:
   14dac:	b40f      	push	{r0, r1, r2, r3}
   14dae:	b500      	push	{lr}
   14db0:	4907      	ldr	r1, [pc, #28]	; (14dd0 <printf+0x24>)
   14db2:	b083      	sub	sp, #12
   14db4:	ab04      	add	r3, sp, #16
   14db6:	6808      	ldr	r0, [r1, #0]
   14db8:	f853 2b04 	ldr.w	r2, [r3], #4
   14dbc:	6881      	ldr	r1, [r0, #8]
   14dbe:	9301      	str	r3, [sp, #4]
   14dc0:	f000 f85e 	bl	14e80 <_vfprintf_r>
   14dc4:	b003      	add	sp, #12
   14dc6:	f85d eb04 	ldr.w	lr, [sp], #4
   14dca:	b004      	add	sp, #16
   14dcc:	4770      	bx	lr
   14dce:	bf00      	nop
   14dd0:	20000d60 	.word	0x20000d60

00014dd4 <_sbrk_r>:
   14dd4:	b538      	push	{r3, r4, r5, lr}
   14dd6:	4d07      	ldr	r5, [pc, #28]	; (14df4 <_sbrk_r+0x20>)
   14dd8:	2200      	movs	r2, #0
   14dda:	4604      	mov	r4, r0
   14ddc:	4608      	mov	r0, r1
   14dde:	602a      	str	r2, [r5, #0]
   14de0:	f7f0 fafa 	bl	53d8 <_sbrk>
   14de4:	1c43      	adds	r3, r0, #1
   14de6:	d000      	beq.n	14dea <_sbrk_r+0x16>
   14de8:	bd38      	pop	{r3, r4, r5, pc}
   14dea:	682b      	ldr	r3, [r5, #0]
   14dec:	2b00      	cmp	r3, #0
   14dee:	d0fb      	beq.n	14de8 <_sbrk_r+0x14>
   14df0:	6023      	str	r3, [r4, #0]
   14df2:	bd38      	pop	{r3, r4, r5, pc}
   14df4:	20009288 	.word	0x20009288

00014df8 <strncpy>:
   14df8:	b530      	push	{r4, r5, lr}
   14dfa:	ea40 0401 	orr.w	r4, r0, r1
   14dfe:	07a3      	lsls	r3, r4, #30
   14e00:	d101      	bne.n	14e06 <strncpy+0xe>
   14e02:	2a03      	cmp	r2, #3
   14e04:	d80f      	bhi.n	14e26 <strncpy+0x2e>
   14e06:	4684      	mov	ip, r0
   14e08:	f101 3eff 	add.w	lr, r1, #4294967295
   14e0c:	e007      	b.n	14e1e <strncpy+0x26>
   14e0e:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
   14e12:	f803 1b01 	strb.w	r1, [r3], #1
   14e16:	1e54      	subs	r4, r2, #1
   14e18:	b1c1      	cbz	r1, 14e4c <strncpy+0x54>
   14e1a:	469c      	mov	ip, r3
   14e1c:	4622      	mov	r2, r4
   14e1e:	4663      	mov	r3, ip
   14e20:	2a00      	cmp	r2, #0
   14e22:	d1f4      	bne.n	14e0e <strncpy+0x16>
   14e24:	bd30      	pop	{r4, r5, pc}
   14e26:	460b      	mov	r3, r1
   14e28:	4684      	mov	ip, r0
   14e2a:	4619      	mov	r1, r3
   14e2c:	f853 5b04 	ldr.w	r5, [r3], #4
   14e30:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
   14e34:	ea24 0405 	bic.w	r4, r4, r5
   14e38:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
   14e3c:	d1e4      	bne.n	14e08 <strncpy+0x10>
   14e3e:	3a04      	subs	r2, #4
   14e40:	2a03      	cmp	r2, #3
   14e42:	f84c 5b04 	str.w	r5, [ip], #4
   14e46:	4619      	mov	r1, r3
   14e48:	d8ef      	bhi.n	14e2a <strncpy+0x32>
   14e4a:	e7dd      	b.n	14e08 <strncpy+0x10>
   14e4c:	4462      	add	r2, ip
   14e4e:	2c00      	cmp	r4, #0
   14e50:	d0e8      	beq.n	14e24 <strncpy+0x2c>
   14e52:	f803 1b01 	strb.w	r1, [r3], #1
   14e56:	4293      	cmp	r3, r2
   14e58:	d1fb      	bne.n	14e52 <strncpy+0x5a>
   14e5a:	bd30      	pop	{r4, r5, pc}

00014e5c <strnlen>:
   14e5c:	b171      	cbz	r1, 14e7c <strnlen+0x20>
   14e5e:	4603      	mov	r3, r0
   14e60:	eb00 0c01 	add.w	ip, r0, r1
   14e64:	e001      	b.n	14e6a <strnlen+0xe>
   14e66:	4563      	cmp	r3, ip
   14e68:	d006      	beq.n	14e78 <strnlen+0x1c>
   14e6a:	461a      	mov	r2, r3
   14e6c:	3301      	adds	r3, #1
   14e6e:	7811      	ldrb	r1, [r2, #0]
   14e70:	2900      	cmp	r1, #0
   14e72:	d1f8      	bne.n	14e66 <strnlen+0xa>
   14e74:	1a10      	subs	r0, r2, r0
   14e76:	4770      	bx	lr
   14e78:	1a18      	subs	r0, r3, r0
   14e7a:	4770      	bx	lr
   14e7c:	4608      	mov	r0, r1
   14e7e:	4770      	bx	lr

00014e80 <_vfprintf_r>:
   14e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e84:	b0d7      	sub	sp, #348	; 0x15c
   14e86:	461c      	mov	r4, r3
   14e88:	9109      	str	r1, [sp, #36]	; 0x24
   14e8a:	4691      	mov	r9, r2
   14e8c:	4605      	mov	r5, r0
   14e8e:	9018      	str	r0, [sp, #96]	; 0x60
   14e90:	f002 f906 	bl	170a0 <_localeconv_r>
   14e94:	6802      	ldr	r2, [r0, #0]
   14e96:	921a      	str	r2, [sp, #104]	; 0x68
   14e98:	4610      	mov	r0, r2
   14e9a:	940d      	str	r4, [sp, #52]	; 0x34
   14e9c:	f7eb f930 	bl	100 <strlen>
   14ea0:	9019      	str	r0, [sp, #100]	; 0x64
   14ea2:	b11d      	cbz	r5, 14eac <_vfprintf_r+0x2c>
   14ea4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   14ea6:	2b00      	cmp	r3, #0
   14ea8:	f000 8244 	beq.w	15334 <_vfprintf_r+0x4b4>
   14eac:	9a09      	ldr	r2, [sp, #36]	; 0x24
   14eae:	6e53      	ldr	r3, [r2, #100]	; 0x64
   14eb0:	8992      	ldrh	r2, [r2, #12]
   14eb2:	07d8      	lsls	r0, r3, #31
   14eb4:	d402      	bmi.n	14ebc <_vfprintf_r+0x3c>
   14eb6:	0591      	lsls	r1, r2, #22
   14eb8:	f140 8686 	bpl.w	15bc8 <_vfprintf_r+0xd48>
   14ebc:	0713      	lsls	r3, r2, #28
   14ebe:	f140 80cb 	bpl.w	15058 <_vfprintf_r+0x1d8>
   14ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14ec4:	691b      	ldr	r3, [r3, #16]
   14ec6:	2b00      	cmp	r3, #0
   14ec8:	f000 80c6 	beq.w	15058 <_vfprintf_r+0x1d8>
   14ecc:	f002 031a 	and.w	r3, r2, #26
   14ed0:	2b0a      	cmp	r3, #10
   14ed2:	f000 80cf 	beq.w	15074 <_vfprintf_r+0x1f4>
   14ed6:	2400      	movs	r4, #0
   14ed8:	ab2d      	add	r3, sp, #180	; 0xb4
   14eda:	464d      	mov	r5, r9
   14edc:	e9cd 442b 	strd	r4, r4, [sp, #172]	; 0xac
   14ee0:	e9cd 441b 	strd	r4, r4, [sp, #108]	; 0x6c
   14ee4:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
   14ee8:	9414      	str	r4, [sp, #80]	; 0x50
   14eea:	932a      	str	r3, [sp, #168]	; 0xa8
   14eec:	4698      	mov	r8, r3
   14eee:	941d      	str	r4, [sp, #116]	; 0x74
   14ef0:	2300      	movs	r3, #0
   14ef2:	940b      	str	r4, [sp, #44]	; 0x2c
   14ef4:	2400      	movs	r4, #0
   14ef6:	e9cd 3416 	strd	r3, r4, [sp, #88]	; 0x58
   14efa:	782b      	ldrb	r3, [r5, #0]
   14efc:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
   14f00:	2b00      	cmp	r3, #0
   14f02:	f000 818d 	beq.w	15220 <_vfprintf_r+0x3a0>
   14f06:	46ab      	mov	fp, r5
   14f08:	e004      	b.n	14f14 <_vfprintf_r+0x94>
   14f0a:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
   14f0e:	2b00      	cmp	r3, #0
   14f10:	f000 80c5 	beq.w	1509e <_vfprintf_r+0x21e>
   14f14:	2b25      	cmp	r3, #37	; 0x25
   14f16:	d1f8      	bne.n	14f0a <_vfprintf_r+0x8a>
   14f18:	ebbb 0605 	subs.w	r6, fp, r5
   14f1c:	f040 80c3 	bne.w	150a6 <_vfprintf_r+0x226>
   14f20:	f89b 3000 	ldrb.w	r3, [fp]
   14f24:	2b00      	cmp	r3, #0
   14f26:	f000 817b 	beq.w	15220 <_vfprintf_r+0x3a0>
   14f2a:	2300      	movs	r3, #0
   14f2c:	f04f 32ff 	mov.w	r2, #4294967295
   14f30:	f89b 7001 	ldrb.w	r7, [fp, #1]
   14f34:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
   14f38:	930a      	str	r3, [sp, #40]	; 0x28
   14f3a:	f10b 0b01 	add.w	fp, fp, #1
   14f3e:	9208      	str	r2, [sp, #32]
   14f40:	469a      	mov	sl, r3
   14f42:	242b      	movs	r4, #43	; 0x2b
   14f44:	2120      	movs	r1, #32
   14f46:	f10b 0b01 	add.w	fp, fp, #1
   14f4a:	f1a7 0320 	sub.w	r3, r7, #32
   14f4e:	2b5a      	cmp	r3, #90	; 0x5a
   14f50:	f200 80dd 	bhi.w	1510e <_vfprintf_r+0x28e>
   14f54:	e8df f013 	tbh	[pc, r3, lsl #1]
   14f58:	00db031d 	.word	0x00db031d
   14f5c:	031800db 	.word	0x031800db
   14f60:	00db00db 	.word	0x00db00db
   14f64:	006a00db 	.word	0x006a00db
   14f68:	00db00db 	.word	0x00db00db
   14f6c:	028f027f 	.word	0x028f027f
   14f70:	028a00db 	.word	0x028a00db
   14f74:	00db0299 	.word	0x00db0299
   14f78:	005b0294 	.word	0x005b0294
   14f7c:	005b005b 	.word	0x005b005b
   14f80:	005b005b 	.word	0x005b005b
   14f84:	005b005b 	.word	0x005b005b
   14f88:	005b005b 	.word	0x005b005b
   14f8c:	00db00db 	.word	0x00db00db
   14f90:	00db00db 	.word	0x00db00db
   14f94:	00db00db 	.word	0x00db00db
   14f98:	016b00db 	.word	0x016b00db
   14f9c:	021f00db 	.word	0x021f00db
   14fa0:	016b01f7 	.word	0x016b01f7
   14fa4:	016b016b 	.word	0x016b016b
   14fa8:	00db00db 	.word	0x00db00db
   14fac:	00db00db 	.word	0x00db00db
   14fb0:	00db0313 	.word	0x00db0313
   14fb4:	024e00db 	.word	0x024e00db
   14fb8:	00db00db 	.word	0x00db00db
   14fbc:	022900db 	.word	0x022900db
   14fc0:	030100db 	.word	0x030100db
   14fc4:	00db00db 	.word	0x00db00db
   14fc8:	00db0787 	.word	0x00db0787
   14fcc:	00db00db 	.word	0x00db00db
   14fd0:	00db00db 	.word	0x00db00db
   14fd4:	00db00db 	.word	0x00db00db
   14fd8:	016b00db 	.word	0x016b00db
   14fdc:	021f00db 	.word	0x021f00db
   14fe0:	016b01f9 	.word	0x016b01f9
   14fe4:	016b016b 	.word	0x016b016b
   14fe8:	01f902f4 	.word	0x01f902f4
   14fec:	00db01f2 	.word	0x00db01f2
   14ff0:	00db02dd 	.word	0x00db02dd
   14ff4:	025002b3 	.word	0x025002b3
   14ff8:	01f202cb 	.word	0x01f202cb
   14ffc:	022900db 	.word	0x022900db
   15000:	0783007d 	.word	0x0783007d
   15004:	00db00db 	.word	0x00db00db
   15008:	00db0763 	.word	0x00db0763
   1500c:	007d      	.short	0x007d
   1500e:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   15012:	2200      	movs	r2, #0
   15014:	f81b 7b01 	ldrb.w	r7, [fp], #1
   15018:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   1501c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
   15020:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   15024:	2b09      	cmp	r3, #9
   15026:	d9f5      	bls.n	15014 <_vfprintf_r+0x194>
   15028:	920a      	str	r2, [sp, #40]	; 0x28
   1502a:	e78e      	b.n	14f4a <_vfprintf_r+0xca>
   1502c:	4648      	mov	r0, r9
   1502e:	f002 f837 	bl	170a0 <_localeconv_r>
   15032:	6843      	ldr	r3, [r0, #4]
   15034:	931e      	str	r3, [sp, #120]	; 0x78
   15036:	4618      	mov	r0, r3
   15038:	f7eb f862 	bl	100 <strlen>
   1503c:	901f      	str	r0, [sp, #124]	; 0x7c
   1503e:	4606      	mov	r6, r0
   15040:	4648      	mov	r0, r9
   15042:	f002 f82d 	bl	170a0 <_localeconv_r>
   15046:	6883      	ldr	r3, [r0, #8]
   15048:	931d      	str	r3, [sp, #116]	; 0x74
   1504a:	2120      	movs	r1, #32
   1504c:	2e00      	cmp	r6, #0
   1504e:	f040 86d8 	bne.w	15e02 <_vfprintf_r+0xf82>
   15052:	f89b 7000 	ldrb.w	r7, [fp]
   15056:	e776      	b.n	14f46 <_vfprintf_r+0xc6>
   15058:	9d09      	ldr	r5, [sp, #36]	; 0x24
   1505a:	9818      	ldr	r0, [sp, #96]	; 0x60
   1505c:	4629      	mov	r1, r5
   1505e:	f001 fc6b 	bl	16938 <__swsetup_r>
   15062:	2800      	cmp	r0, #0
   15064:	f041 82e1 	bne.w	1662a <_vfprintf_r+0x17aa>
   15068:	89aa      	ldrh	r2, [r5, #12]
   1506a:	f002 031a 	and.w	r3, r2, #26
   1506e:	2b0a      	cmp	r3, #10
   15070:	f47f af31 	bne.w	14ed6 <_vfprintf_r+0x56>
   15074:	9909      	ldr	r1, [sp, #36]	; 0x24
   15076:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
   1507a:	2b00      	cmp	r3, #0
   1507c:	f6ff af2b 	blt.w	14ed6 <_vfprintf_r+0x56>
   15080:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   15082:	07dd      	lsls	r5, r3, #31
   15084:	d402      	bmi.n	1508c <_vfprintf_r+0x20c>
   15086:	0590      	lsls	r0, r2, #22
   15088:	f141 80fd 	bpl.w	16286 <_vfprintf_r+0x1406>
   1508c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1508e:	9818      	ldr	r0, [sp, #96]	; 0x60
   15090:	4623      	mov	r3, r4
   15092:	464a      	mov	r2, r9
   15094:	b057      	add	sp, #348	; 0x15c
   15096:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1509a:	f001 bc0d 	b.w	168b8 <__sbprintf>
   1509e:	ebbb 0605 	subs.w	r6, fp, r5
   150a2:	f000 80bd 	beq.w	15220 <_vfprintf_r+0x3a0>
   150a6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   150a8:	4433      	add	r3, r6
   150aa:	932c      	str	r3, [sp, #176]	; 0xb0
   150ac:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   150ae:	3301      	adds	r3, #1
   150b0:	2b07      	cmp	r3, #7
   150b2:	e9c8 5600 	strd	r5, r6, [r8]
   150b6:	932b      	str	r3, [sp, #172]	; 0xac
   150b8:	dc05      	bgt.n	150c6 <_vfprintf_r+0x246>
   150ba:	f108 0808 	add.w	r8, r8, #8
   150be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   150c0:	4433      	add	r3, r6
   150c2:	930b      	str	r3, [sp, #44]	; 0x2c
   150c4:	e72c      	b.n	14f20 <_vfprintf_r+0xa0>
   150c6:	9909      	ldr	r1, [sp, #36]	; 0x24
   150c8:	aa2a      	add	r2, sp, #168	; 0xa8
   150ca:	4648      	mov	r0, r9
   150cc:	f002 fc74 	bl	179b8 <__sprint_r>
   150d0:	b980      	cbnz	r0, 150f4 <_vfprintf_r+0x274>
   150d2:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   150d6:	e7f2      	b.n	150be <_vfprintf_r+0x23e>
   150d8:	9909      	ldr	r1, [sp, #36]	; 0x24
   150da:	aa2a      	add	r2, sp, #168	; 0xa8
   150dc:	4648      	mov	r0, r9
   150de:	f002 fc6b 	bl	179b8 <__sprint_r>
   150e2:	2800      	cmp	r0, #0
   150e4:	f000 808d 	beq.w	15202 <_vfprintf_r+0x382>
   150e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   150ea:	b11b      	cbz	r3, 150f4 <_vfprintf_r+0x274>
   150ec:	9818      	ldr	r0, [sp, #96]	; 0x60
   150ee:	4619      	mov	r1, r3
   150f0:	f001 feb6 	bl	16e60 <_free_r>
   150f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   150f6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
   150f8:	899b      	ldrh	r3, [r3, #12]
   150fa:	07d4      	lsls	r4, r2, #31
   150fc:	f140 8111 	bpl.w	15322 <_vfprintf_r+0x4a2>
   15100:	0659      	lsls	r1, r3, #25
   15102:	f101 829e 	bmi.w	16642 <_vfprintf_r+0x17c2>
   15106:	980b      	ldr	r0, [sp, #44]	; 0x2c
   15108:	b057      	add	sp, #348	; 0x15c
   1510a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1510e:	2f00      	cmp	r7, #0
   15110:	f000 8086 	beq.w	15220 <_vfprintf_r+0x3a0>
   15114:	2200      	movs	r2, #0
   15116:	f88d 70f4 	strb.w	r7, [sp, #244]	; 0xf4
   1511a:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
   1511e:	2301      	movs	r3, #1
   15120:	9307      	str	r3, [sp, #28]
   15122:	920e      	str	r2, [sp, #56]	; 0x38
   15124:	930c      	str	r3, [sp, #48]	; 0x30
   15126:	9208      	str	r2, [sp, #32]
   15128:	9210      	str	r2, [sp, #64]	; 0x40
   1512a:	9215      	str	r2, [sp, #84]	; 0x54
   1512c:	9213      	str	r2, [sp, #76]	; 0x4c
   1512e:	ad3d      	add	r5, sp, #244	; 0xf4
   15130:	f01a 0302 	ands.w	r3, sl, #2
   15134:	930f      	str	r3, [sp, #60]	; 0x3c
   15136:	d002      	beq.n	1513e <_vfprintf_r+0x2be>
   15138:	9b07      	ldr	r3, [sp, #28]
   1513a:	3302      	adds	r3, #2
   1513c:	9307      	str	r3, [sp, #28]
   1513e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   15142:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15144:	9312      	str	r3, [sp, #72]	; 0x48
   15146:	d105      	bne.n	15154 <_vfprintf_r+0x2d4>
   15148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1514a:	9907      	ldr	r1, [sp, #28]
   1514c:	1a5e      	subs	r6, r3, r1
   1514e:	2e00      	cmp	r6, #0
   15150:	f300 80af 	bgt.w	152b2 <_vfprintf_r+0x432>
   15154:	b18a      	cbz	r2, 1517a <_vfprintf_r+0x2fa>
   15156:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   15158:	f10d 018b 	add.w	r1, sp, #139	; 0x8b
   1515c:	3201      	adds	r2, #1
   1515e:	3401      	adds	r4, #1
   15160:	f8c8 1000 	str.w	r1, [r8]
   15164:	2a07      	cmp	r2, #7
   15166:	f04f 0101 	mov.w	r1, #1
   1516a:	942c      	str	r4, [sp, #176]	; 0xb0
   1516c:	922b      	str	r2, [sp, #172]	; 0xac
   1516e:	f8c8 1004 	str.w	r1, [r8, #4]
   15172:	f300 83bf 	bgt.w	158f4 <_vfprintf_r+0xa74>
   15176:	f108 0808 	add.w	r8, r8, #8
   1517a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1517c:	b183      	cbz	r3, 151a0 <_vfprintf_r+0x320>
   1517e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15180:	aa23      	add	r2, sp, #140	; 0x8c
   15182:	3301      	adds	r3, #1
   15184:	3402      	adds	r4, #2
   15186:	f8c8 2000 	str.w	r2, [r8]
   1518a:	2b07      	cmp	r3, #7
   1518c:	f04f 0202 	mov.w	r2, #2
   15190:	942c      	str	r4, [sp, #176]	; 0xb0
   15192:	932b      	str	r3, [sp, #172]	; 0xac
   15194:	f8c8 2004 	str.w	r2, [r8, #4]
   15198:	f300 83b8 	bgt.w	1590c <_vfprintf_r+0xa8c>
   1519c:	f108 0808 	add.w	r8, r8, #8
   151a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   151a2:	2b80      	cmp	r3, #128	; 0x80
   151a4:	f000 82a0 	beq.w	156e8 <_vfprintf_r+0x868>
   151a8:	9b08      	ldr	r3, [sp, #32]
   151aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   151ac:	1a9e      	subs	r6, r3, r2
   151ae:	2e00      	cmp	r6, #0
   151b0:	f300 82e6 	bgt.w	15780 <_vfprintf_r+0x900>
   151b4:	f41a 7f80 	tst.w	sl, #256	; 0x100
   151b8:	f040 823d 	bne.w	15636 <_vfprintf_r+0x7b6>
   151bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   151be:	f8c8 3004 	str.w	r3, [r8, #4]
   151c2:	441c      	add	r4, r3
   151c4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   151c6:	f8c8 5000 	str.w	r5, [r8]
   151ca:	3301      	adds	r3, #1
   151cc:	2b07      	cmp	r3, #7
   151ce:	942c      	str	r4, [sp, #176]	; 0xb0
   151d0:	932b      	str	r3, [sp, #172]	; 0xac
   151d2:	f300 832c 	bgt.w	1582e <_vfprintf_r+0x9ae>
   151d6:	f108 0808 	add.w	r8, r8, #8
   151da:	f01a 0f04 	tst.w	sl, #4
   151de:	d005      	beq.n	151ec <_vfprintf_r+0x36c>
   151e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   151e2:	9a07      	ldr	r2, [sp, #28]
   151e4:	1a9d      	subs	r5, r3, r2
   151e6:	2d00      	cmp	r5, #0
   151e8:	f300 839c 	bgt.w	15924 <_vfprintf_r+0xaa4>
   151ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
   151f0:	9907      	ldr	r1, [sp, #28]
   151f2:	428a      	cmp	r2, r1
   151f4:	bfac      	ite	ge
   151f6:	189b      	addge	r3, r3, r2
   151f8:	185b      	addlt	r3, r3, r1
   151fa:	930b      	str	r3, [sp, #44]	; 0x2c
   151fc:	2c00      	cmp	r4, #0
   151fe:	f47f af6b 	bne.w	150d8 <_vfprintf_r+0x258>
   15202:	2300      	movs	r3, #0
   15204:	932b      	str	r3, [sp, #172]	; 0xac
   15206:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15208:	b11b      	cbz	r3, 15212 <_vfprintf_r+0x392>
   1520a:	990e      	ldr	r1, [sp, #56]	; 0x38
   1520c:	4648      	mov	r0, r9
   1520e:	f001 fe27 	bl	16e60 <_free_r>
   15212:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15216:	465d      	mov	r5, fp
   15218:	782b      	ldrb	r3, [r5, #0]
   1521a:	2b00      	cmp	r3, #0
   1521c:	f47f ae73 	bne.w	14f06 <_vfprintf_r+0x86>
   15220:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   15222:	2b00      	cmp	r3, #0
   15224:	f041 81b1 	bne.w	1658a <_vfprintf_r+0x170a>
   15228:	2300      	movs	r3, #0
   1522a:	932b      	str	r3, [sp, #172]	; 0xac
   1522c:	e762      	b.n	150f4 <_vfprintf_r+0x274>
   1522e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15230:	3307      	adds	r3, #7
   15232:	f023 0207 	bic.w	r2, r3, #7
   15236:	e8f2 3402 	ldrd	r3, r4, [r2], #8
   1523a:	e9cd 3416 	strd	r3, r4, [sp, #88]	; 0x58
   1523e:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
   15242:	920d      	str	r2, [sp, #52]	; 0x34
   15244:	461e      	mov	r6, r3
   15246:	4618      	mov	r0, r3
   15248:	4621      	mov	r1, r4
   1524a:	4bb8      	ldr	r3, [pc, #736]	; (1552c <_vfprintf_r+0x6ac>)
   1524c:	f04f 32ff 	mov.w	r2, #4294967295
   15250:	f7ec f8ee 	bl	1430 <__aeabi_dcmpun>
   15254:	2800      	cmp	r0, #0
   15256:	f040 8506 	bne.w	15c66 <_vfprintf_r+0xde6>
   1525a:	4bb4      	ldr	r3, [pc, #720]	; (1552c <_vfprintf_r+0x6ac>)
   1525c:	4630      	mov	r0, r6
   1525e:	4621      	mov	r1, r4
   15260:	f04f 32ff 	mov.w	r2, #4294967295
   15264:	f7ec f82c 	bl	12c0 <__aeabi_dcmple>
   15268:	2800      	cmp	r0, #0
   1526a:	f040 84fc 	bne.w	15c66 <_vfprintf_r+0xde6>
   1526e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   15272:	2200      	movs	r2, #0
   15274:	2300      	movs	r3, #0
   15276:	f7ec f819 	bl	12ac <__aeabi_dcmplt>
   1527a:	2800      	cmp	r0, #0
   1527c:	f040 873c 	bne.w	160f8 <_vfprintf_r+0x1278>
   15280:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   15284:	4daa      	ldr	r5, [pc, #680]	; (15530 <_vfprintf_r+0x6b0>)
   15286:	4bab      	ldr	r3, [pc, #684]	; (15534 <_vfprintf_r+0x6b4>)
   15288:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   1528c:	2103      	movs	r1, #3
   1528e:	2f47      	cmp	r7, #71	; 0x47
   15290:	bfc8      	it	gt
   15292:	461d      	movgt	r5, r3
   15294:	2300      	movs	r3, #0
   15296:	930e      	str	r3, [sp, #56]	; 0x38
   15298:	9107      	str	r1, [sp, #28]
   1529a:	910c      	str	r1, [sp, #48]	; 0x30
   1529c:	9308      	str	r3, [sp, #32]
   1529e:	9310      	str	r3, [sp, #64]	; 0x40
   152a0:	9315      	str	r3, [sp, #84]	; 0x54
   152a2:	9313      	str	r3, [sp, #76]	; 0x4c
   152a4:	2a00      	cmp	r2, #0
   152a6:	f43f af43 	beq.w	15130 <_vfprintf_r+0x2b0>
   152aa:	9b07      	ldr	r3, [sp, #28]
   152ac:	3301      	adds	r3, #1
   152ae:	9307      	str	r3, [sp, #28]
   152b0:	e73e      	b.n	15130 <_vfprintf_r+0x2b0>
   152b2:	2e10      	cmp	r6, #16
   152b4:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   152b6:	dd23      	ble.n	15300 <_vfprintf_r+0x480>
   152b8:	4621      	mov	r1, r4
   152ba:	2310      	movs	r3, #16
   152bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
   152be:	e004      	b.n	152ca <_vfprintf_r+0x44a>
   152c0:	3e10      	subs	r6, #16
   152c2:	2e10      	cmp	r6, #16
   152c4:	f108 0808 	add.w	r8, r8, #8
   152c8:	dd19      	ble.n	152fe <_vfprintf_r+0x47e>
   152ca:	3201      	adds	r2, #1
   152cc:	489a      	ldr	r0, [pc, #616]	; (15538 <_vfprintf_r+0x6b8>)
   152ce:	3110      	adds	r1, #16
   152d0:	2a07      	cmp	r2, #7
   152d2:	e9c8 0300 	strd	r0, r3, [r8]
   152d6:	e9cd 212b 	strd	r2, r1, [sp, #172]	; 0xac
   152da:	ddf1      	ble.n	152c0 <_vfprintf_r+0x440>
   152dc:	aa2a      	add	r2, sp, #168	; 0xa8
   152de:	4621      	mov	r1, r4
   152e0:	4648      	mov	r0, r9
   152e2:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   152e6:	f002 fb67 	bl	179b8 <__sprint_r>
   152ea:	2800      	cmp	r0, #0
   152ec:	f47f aefc 	bne.w	150e8 <_vfprintf_r+0x268>
   152f0:	3e10      	subs	r6, #16
   152f2:	2e10      	cmp	r6, #16
   152f4:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	; 0xac
   152f8:	f04f 0310 	mov.w	r3, #16
   152fc:	dce5      	bgt.n	152ca <_vfprintf_r+0x44a>
   152fe:	460c      	mov	r4, r1
   15300:	3201      	adds	r2, #1
   15302:	4b8d      	ldr	r3, [pc, #564]	; (15538 <_vfprintf_r+0x6b8>)
   15304:	f8c8 6004 	str.w	r6, [r8, #4]
   15308:	4434      	add	r4, r6
   1530a:	2a07      	cmp	r2, #7
   1530c:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
   15310:	f8c8 3000 	str.w	r3, [r8]
   15314:	f300 8632 	bgt.w	15f7c <_vfprintf_r+0x10fc>
   15318:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   1531c:	f108 0808 	add.w	r8, r8, #8
   15320:	e718      	b.n	15154 <_vfprintf_r+0x2d4>
   15322:	0598      	lsls	r0, r3, #22
   15324:	f53f aeec 	bmi.w	15100 <_vfprintf_r+0x280>
   15328:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1532a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1532c:	f004 fcc0 	bl	19cb0 <__retarget_lock_release_recursive>
   15330:	89a3      	ldrh	r3, [r4, #12]
   15332:	e6e5      	b.n	15100 <_vfprintf_r+0x280>
   15334:	9818      	ldr	r0, [sp, #96]	; 0x60
   15336:	f001 fcbd 	bl	16cb4 <__sinit>
   1533a:	e5b7      	b.n	14eac <_vfprintf_r+0x2c>
   1533c:	f89b 7000 	ldrb.w	r7, [fp]
   15340:	f04a 0a20 	orr.w	sl, sl, #32
   15344:	e5ff      	b.n	14f46 <_vfprintf_r+0xc6>
   15346:	f04a 0a10 	orr.w	sl, sl, #16
   1534a:	f01a 0f20 	tst.w	sl, #32
   1534e:	f000 841b 	beq.w	15b88 <_vfprintf_r+0xd08>
   15352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15354:	3307      	adds	r3, #7
   15356:	f023 0307 	bic.w	r3, r3, #7
   1535a:	461a      	mov	r2, r3
   1535c:	685b      	ldr	r3, [r3, #4]
   1535e:	f852 4b08 	ldr.w	r4, [r2], #8
   15362:	920d      	str	r2, [sp, #52]	; 0x34
   15364:	461e      	mov	r6, r3
   15366:	2b00      	cmp	r3, #0
   15368:	f2c0 841f 	blt.w	15baa <_vfprintf_r+0xd2a>
   1536c:	9b08      	ldr	r3, [sp, #32]
   1536e:	3301      	adds	r3, #1
   15370:	f000 82af 	beq.w	158d2 <_vfprintf_r+0xa52>
   15374:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   15378:	ea54 0306 	orrs.w	r3, r4, r6
   1537c:	f8cd a01c 	str.w	sl, [sp, #28]
   15380:	f040 82a9 	bne.w	158d6 <_vfprintf_r+0xa56>
   15384:	9b08      	ldr	r3, [sp, #32]
   15386:	2b00      	cmp	r3, #0
   15388:	f040 82aa 	bne.w	158e0 <_vfprintf_r+0xa60>
   1538c:	2300      	movs	r3, #0
   1538e:	9308      	str	r3, [sp, #32]
   15390:	930c      	str	r3, [sp, #48]	; 0x30
   15392:	ad56      	add	r5, sp, #344	; 0x158
   15394:	e121      	b.n	155da <_vfprintf_r+0x75a>
   15396:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15398:	2200      	movs	r2, #0
   1539a:	f853 1b04 	ldr.w	r1, [r3], #4
   1539e:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
   153a2:	f88d 10f4 	strb.w	r1, [sp, #244]	; 0xf4
   153a6:	930d      	str	r3, [sp, #52]	; 0x34
   153a8:	e6b9      	b.n	1511e <_vfprintf_r+0x29e>
   153aa:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   153ac:	9b08      	ldr	r3, [sp, #32]
   153ae:	f854 5b04 	ldr.w	r5, [r4], #4
   153b2:	2600      	movs	r6, #0
   153b4:	f88d 608b 	strb.w	r6, [sp, #139]	; 0x8b
   153b8:	2d00      	cmp	r5, #0
   153ba:	f000 8571 	beq.w	15ea0 <_vfprintf_r+0x1020>
   153be:	1c5a      	adds	r2, r3, #1
   153c0:	f000 865a 	beq.w	16078 <_vfprintf_r+0x11f8>
   153c4:	461a      	mov	r2, r3
   153c6:	4631      	mov	r1, r6
   153c8:	4628      	mov	r0, r5
   153ca:	f7eb f879 	bl	4c0 <memchr>
   153ce:	900e      	str	r0, [sp, #56]	; 0x38
   153d0:	2800      	cmp	r0, #0
   153d2:	f001 80b5 	beq.w	16540 <_vfprintf_r+0x16c0>
   153d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   153d8:	9608      	str	r6, [sp, #32]
   153da:	1b5b      	subs	r3, r3, r5
   153dc:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
   153e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   153e4:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   153e8:	9307      	str	r3, [sp, #28]
   153ea:	960e      	str	r6, [sp, #56]	; 0x38
   153ec:	9610      	str	r6, [sp, #64]	; 0x40
   153ee:	9615      	str	r6, [sp, #84]	; 0x54
   153f0:	9613      	str	r6, [sp, #76]	; 0x4c
   153f2:	e757      	b.n	152a4 <_vfprintf_r+0x424>
   153f4:	f04a 0a10 	orr.w	sl, sl, #16
   153f8:	f01a 0620 	ands.w	r6, sl, #32
   153fc:	f000 83b5 	beq.w	15b6a <_vfprintf_r+0xcea>
   15400:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15402:	3307      	adds	r3, #7
   15404:	f023 0307 	bic.w	r3, r3, #7
   15408:	685e      	ldr	r6, [r3, #4]
   1540a:	f853 4b08 	ldr.w	r4, [r3], #8
   1540e:	930d      	str	r3, [sp, #52]	; 0x34
   15410:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
   15414:	9307      	str	r3, [sp, #28]
   15416:	2300      	movs	r3, #0
   15418:	2200      	movs	r2, #0
   1541a:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
   1541e:	9a08      	ldr	r2, [sp, #32]
   15420:	1c55      	adds	r5, r2, #1
   15422:	f000 80c2 	beq.w	155aa <_vfprintf_r+0x72a>
   15426:	9907      	ldr	r1, [sp, #28]
   15428:	f021 0a80 	bic.w	sl, r1, #128	; 0x80
   1542c:	ea54 0106 	orrs.w	r1, r4, r6
   15430:	f040 80b9 	bne.w	155a6 <_vfprintf_r+0x726>
   15434:	2a00      	cmp	r2, #0
   15436:	f040 85d4 	bne.w	15fe2 <_vfprintf_r+0x1162>
   1543a:	2b00      	cmp	r3, #0
   1543c:	d1a6      	bne.n	1538c <_vfprintf_r+0x50c>
   1543e:	9b07      	ldr	r3, [sp, #28]
   15440:	f013 0301 	ands.w	r3, r3, #1
   15444:	930c      	str	r3, [sp, #48]	; 0x30
   15446:	f000 83f3 	beq.w	15c30 <_vfprintf_r+0xdb0>
   1544a:	2330      	movs	r3, #48	; 0x30
   1544c:	f88d 3157 	strb.w	r3, [sp, #343]	; 0x157
   15450:	f20d 1557 	addw	r5, sp, #343	; 0x157
   15454:	e0c1      	b.n	155da <_vfprintf_r+0x75a>
   15456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15458:	f853 2b04 	ldr.w	r2, [r3], #4
   1545c:	920a      	str	r2, [sp, #40]	; 0x28
   1545e:	2a00      	cmp	r2, #0
   15460:	f280 83b9 	bge.w	15bd6 <_vfprintf_r+0xd56>
   15464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15466:	930d      	str	r3, [sp, #52]	; 0x34
   15468:	4252      	negs	r2, r2
   1546a:	920a      	str	r2, [sp, #40]	; 0x28
   1546c:	f89b 7000 	ldrb.w	r7, [fp]
   15470:	f04a 0a04 	orr.w	sl, sl, #4
   15474:	e567      	b.n	14f46 <_vfprintf_r+0xc6>
   15476:	f89b 7000 	ldrb.w	r7, [fp]
   1547a:	f88d 408b 	strb.w	r4, [sp, #139]	; 0x8b
   1547e:	e562      	b.n	14f46 <_vfprintf_r+0xc6>
   15480:	f89b 7000 	ldrb.w	r7, [fp]
   15484:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   15488:	e55d      	b.n	14f46 <_vfprintf_r+0xc6>
   1548a:	465a      	mov	r2, fp
   1548c:	f812 7b01 	ldrb.w	r7, [r2], #1
   15490:	2f2a      	cmp	r7, #42	; 0x2a
   15492:	f001 81e7 	beq.w	16864 <_vfprintf_r+0x19e4>
   15496:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   1549a:	2b09      	cmp	r3, #9
   1549c:	4693      	mov	fp, r2
   1549e:	bf98      	it	ls
   154a0:	2200      	movls	r2, #0
   154a2:	f201 8086 	bhi.w	165b2 <_vfprintf_r+0x1732>
   154a6:	f81b 7b01 	ldrb.w	r7, [fp], #1
   154aa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   154ae:	eb03 0242 	add.w	r2, r3, r2, lsl #1
   154b2:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   154b6:	2b09      	cmp	r3, #9
   154b8:	d9f5      	bls.n	154a6 <_vfprintf_r+0x626>
   154ba:	9208      	str	r2, [sp, #32]
   154bc:	e545      	b.n	14f4a <_vfprintf_r+0xca>
   154be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   154c0:	f01a 0f20 	tst.w	sl, #32
   154c4:	f852 3b04 	ldr.w	r3, [r2], #4
   154c8:	920d      	str	r2, [sp, #52]	; 0x34
   154ca:	f040 8493 	bne.w	15df4 <_vfprintf_r+0xf74>
   154ce:	f01a 0f10 	tst.w	sl, #16
   154d2:	f040 858c 	bne.w	15fee <_vfprintf_r+0x116e>
   154d6:	f01a 0f40 	tst.w	sl, #64	; 0x40
   154da:	f040 861b 	bne.w	16114 <_vfprintf_r+0x1294>
   154de:	f41a 7f00 	tst.w	sl, #512	; 0x200
   154e2:	f000 8584 	beq.w	15fee <_vfprintf_r+0x116e>
   154e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   154e8:	701a      	strb	r2, [r3, #0]
   154ea:	465d      	mov	r5, fp
   154ec:	e694      	b.n	15218 <_vfprintf_r+0x398>
   154ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   154f0:	f853 4b04 	ldr.w	r4, [r3], #4
   154f4:	930d      	str	r3, [sp, #52]	; 0x34
   154f6:	2330      	movs	r3, #48	; 0x30
   154f8:	f04a 0202 	orr.w	r2, sl, #2
   154fc:	2778      	movs	r7, #120	; 0x78
   154fe:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   15502:	4b0e      	ldr	r3, [pc, #56]	; (1553c <_vfprintf_r+0x6bc>)
   15504:	931b      	str	r3, [sp, #108]	; 0x6c
   15506:	9207      	str	r2, [sp, #28]
   15508:	f88d 708d 	strb.w	r7, [sp, #141]	; 0x8d
   1550c:	2600      	movs	r6, #0
   1550e:	2302      	movs	r3, #2
   15510:	e782      	b.n	15418 <_vfprintf_r+0x598>
   15512:	f89b 7000 	ldrb.w	r7, [fp]
   15516:	2f6c      	cmp	r7, #108	; 0x6c
   15518:	bf03      	ittte	eq
   1551a:	f89b 7001 	ldrbeq.w	r7, [fp, #1]
   1551e:	f04a 0a20 	orreq.w	sl, sl, #32
   15522:	f10b 0b01 	addeq.w	fp, fp, #1
   15526:	f04a 0a10 	orrne.w	sl, sl, #16
   1552a:	e50c      	b.n	14f46 <_vfprintf_r+0xc6>
   1552c:	7fefffff 	.word	0x7fefffff
   15530:	00020194 	.word	0x00020194
   15534:	00020198 	.word	0x00020198
   15538:	000201d4 	.word	0x000201d4
   1553c:	000201a4 	.word	0x000201a4
   15540:	f89b 7000 	ldrb.w	r7, [fp]
   15544:	2f68      	cmp	r7, #104	; 0x68
   15546:	bf03      	ittte	eq
   15548:	f89b 7001 	ldrbeq.w	r7, [fp, #1]
   1554c:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
   15550:	f10b 0b01 	addeq.w	fp, fp, #1
   15554:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
   15558:	e4f5      	b.n	14f46 <_vfprintf_r+0xc6>
   1555a:	f04a 0310 	orr.w	r3, sl, #16
   1555e:	9307      	str	r3, [sp, #28]
   15560:	9b07      	ldr	r3, [sp, #28]
   15562:	f013 0620 	ands.w	r6, r3, #32
   15566:	f000 82ed 	beq.w	15b44 <_vfprintf_r+0xcc4>
   1556a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1556c:	3307      	adds	r3, #7
   1556e:	f023 0307 	bic.w	r3, r3, #7
   15572:	685e      	ldr	r6, [r3, #4]
   15574:	f853 4b08 	ldr.w	r4, [r3], #8
   15578:	930d      	str	r3, [sp, #52]	; 0x34
   1557a:	2301      	movs	r3, #1
   1557c:	e74c      	b.n	15418 <_vfprintf_r+0x598>
   1557e:	f89b 7000 	ldrb.w	r7, [fp]
   15582:	f04a 0a08 	orr.w	sl, sl, #8
   15586:	e4de      	b.n	14f46 <_vfprintf_r+0xc6>
   15588:	f89b 7000 	ldrb.w	r7, [fp]
   1558c:	f04a 0a01 	orr.w	sl, sl, #1
   15590:	e4d9      	b.n	14f46 <_vfprintf_r+0xc6>
   15592:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
   15596:	f89b 7000 	ldrb.w	r7, [fp]
   1559a:	2b00      	cmp	r3, #0
   1559c:	f47f acd3 	bne.w	14f46 <_vfprintf_r+0xc6>
   155a0:	f88d 108b 	strb.w	r1, [sp, #139]	; 0x8b
   155a4:	e4cf      	b.n	14f46 <_vfprintf_r+0xc6>
   155a6:	f8cd a01c 	str.w	sl, [sp, #28]
   155aa:	2b01      	cmp	r3, #1
   155ac:	f000 8193 	beq.w	158d6 <_vfprintf_r+0xa56>
   155b0:	2b02      	cmp	r3, #2
   155b2:	ad56      	add	r5, sp, #344	; 0x158
   155b4:	d120      	bne.n	155f8 <_vfprintf_r+0x778>
   155b6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   155b8:	f004 030f 	and.w	r3, r4, #15
   155bc:	0924      	lsrs	r4, r4, #4
   155be:	5cd3      	ldrb	r3, [r2, r3]
   155c0:	f805 3d01 	strb.w	r3, [r5, #-1]!
   155c4:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
   155c8:	0936      	lsrs	r6, r6, #4
   155ca:	ea54 0306 	orrs.w	r3, r4, r6
   155ce:	d1f3      	bne.n	155b8 <_vfprintf_r+0x738>
   155d0:	f8dd a01c 	ldr.w	sl, [sp, #28]
   155d4:	ab56      	add	r3, sp, #344	; 0x158
   155d6:	1b5b      	subs	r3, r3, r5
   155d8:	930c      	str	r3, [sp, #48]	; 0x30
   155da:	9908      	ldr	r1, [sp, #32]
   155dc:	980c      	ldr	r0, [sp, #48]	; 0x30
   155de:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   155e2:	4281      	cmp	r1, r0
   155e4:	f04f 0300 	mov.w	r3, #0
   155e8:	bfb8      	it	lt
   155ea:	4601      	movlt	r1, r0
   155ec:	930e      	str	r3, [sp, #56]	; 0x38
   155ee:	9107      	str	r1, [sp, #28]
   155f0:	9310      	str	r3, [sp, #64]	; 0x40
   155f2:	9315      	str	r3, [sp, #84]	; 0x54
   155f4:	9313      	str	r3, [sp, #76]	; 0x4c
   155f6:	e655      	b.n	152a4 <_vfprintf_r+0x424>
   155f8:	f004 0307 	and.w	r3, r4, #7
   155fc:	08e4      	lsrs	r4, r4, #3
   155fe:	ea44 7446 	orr.w	r4, r4, r6, lsl #29
   15602:	08f6      	lsrs	r6, r6, #3
   15604:	3330      	adds	r3, #48	; 0x30
   15606:	ea54 0106 	orrs.w	r1, r4, r6
   1560a:	462a      	mov	r2, r5
   1560c:	f805 3d01 	strb.w	r3, [r5, #-1]!
   15610:	d1f2      	bne.n	155f8 <_vfprintf_r+0x778>
   15612:	f8dd a01c 	ldr.w	sl, [sp, #28]
   15616:	f01a 0f01 	tst.w	sl, #1
   1561a:	d0db      	beq.n	155d4 <_vfprintf_r+0x754>
   1561c:	2b30      	cmp	r3, #48	; 0x30
   1561e:	d0d7      	beq.n	155d0 <_vfprintf_r+0x750>
   15620:	2330      	movs	r3, #48	; 0x30
   15622:	3a02      	subs	r2, #2
   15624:	f805 3c01 	strb.w	r3, [r5, #-1]
   15628:	ab56      	add	r3, sp, #344	; 0x158
   1562a:	1a9b      	subs	r3, r3, r2
   1562c:	f8dd a01c 	ldr.w	sl, [sp, #28]
   15630:	930c      	str	r3, [sp, #48]	; 0x30
   15632:	4615      	mov	r5, r2
   15634:	e7d1      	b.n	155da <_vfprintf_r+0x75a>
   15636:	2f65      	cmp	r7, #101	; 0x65
   15638:	f340 8105 	ble.w	15846 <_vfprintf_r+0x9c6>
   1563c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   15640:	2200      	movs	r2, #0
   15642:	2300      	movs	r3, #0
   15644:	f7eb fe28 	bl	1298 <__aeabi_dcmpeq>
   15648:	2800      	cmp	r0, #0
   1564a:	f000 81a8 	beq.w	1599e <_vfprintf_r+0xb1e>
   1564e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15650:	4ab7      	ldr	r2, [pc, #732]	; (15930 <_vfprintf_r+0xab0>)
   15652:	f8c8 2000 	str.w	r2, [r8]
   15656:	3301      	adds	r3, #1
   15658:	3401      	adds	r4, #1
   1565a:	2201      	movs	r2, #1
   1565c:	2b07      	cmp	r3, #7
   1565e:	942c      	str	r4, [sp, #176]	; 0xb0
   15660:	932b      	str	r3, [sp, #172]	; 0xac
   15662:	f8c8 2004 	str.w	r2, [r8, #4]
   15666:	f300 84a1 	bgt.w	15fac <_vfprintf_r+0x112c>
   1566a:	f108 0808 	add.w	r8, r8, #8
   1566e:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15670:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15672:	4293      	cmp	r3, r2
   15674:	f280 82a3 	bge.w	15bbe <_vfprintf_r+0xd3e>
   15678:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1567a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   1567c:	441c      	add	r4, r3
   1567e:	e9c8 2300 	strd	r2, r3, [r8]
   15682:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15684:	942c      	str	r4, [sp, #176]	; 0xb0
   15686:	3301      	adds	r3, #1
   15688:	2b07      	cmp	r3, #7
   1568a:	932b      	str	r3, [sp, #172]	; 0xac
   1568c:	f300 83fb 	bgt.w	15e86 <_vfprintf_r+0x1006>
   15690:	f108 0808 	add.w	r8, r8, #8
   15694:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15696:	1e5d      	subs	r5, r3, #1
   15698:	2d00      	cmp	r5, #0
   1569a:	f77f ad9e 	ble.w	151da <_vfprintf_r+0x35a>
   1569e:	2d10      	cmp	r5, #16
   156a0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   156a2:	f341 80d5 	ble.w	16850 <_vfprintf_r+0x19d0>
   156a6:	4fa3      	ldr	r7, [pc, #652]	; (15934 <_vfprintf_r+0xab4>)
   156a8:	970f      	str	r7, [sp, #60]	; 0x3c
   156aa:	4622      	mov	r2, r4
   156ac:	2610      	movs	r6, #16
   156ae:	9c09      	ldr	r4, [sp, #36]	; 0x24
   156b0:	e005      	b.n	156be <_vfprintf_r+0x83e>
   156b2:	f108 0808 	add.w	r8, r8, #8
   156b6:	3d10      	subs	r5, #16
   156b8:	2d10      	cmp	r5, #16
   156ba:	f340 8484 	ble.w	15fc6 <_vfprintf_r+0x1146>
   156be:	3301      	adds	r3, #1
   156c0:	3210      	adds	r2, #16
   156c2:	2b07      	cmp	r3, #7
   156c4:	e9c8 7600 	strd	r7, r6, [r8]
   156c8:	e9cd 322b 	strd	r3, r2, [sp, #172]	; 0xac
   156cc:	ddf1      	ble.n	156b2 <_vfprintf_r+0x832>
   156ce:	aa2a      	add	r2, sp, #168	; 0xa8
   156d0:	4621      	mov	r1, r4
   156d2:	4648      	mov	r0, r9
   156d4:	f002 f970 	bl	179b8 <__sprint_r>
   156d8:	2800      	cmp	r0, #0
   156da:	f47f ad05 	bne.w	150e8 <_vfprintf_r+0x268>
   156de:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	; 0xac
   156e2:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   156e6:	e7e6      	b.n	156b6 <_vfprintf_r+0x836>
   156e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   156ea:	9a07      	ldr	r2, [sp, #28]
   156ec:	1a9e      	subs	r6, r3, r2
   156ee:	2e00      	cmp	r6, #0
   156f0:	f77f ad5a 	ble.w	151a8 <_vfprintf_r+0x328>
   156f4:	2e10      	cmp	r6, #16
   156f6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   156f8:	f340 87e5 	ble.w	166c6 <_vfprintf_r+0x1846>
   156fc:	488d      	ldr	r0, [pc, #564]	; (15934 <_vfprintf_r+0xab4>)
   156fe:	9712      	str	r7, [sp, #72]	; 0x48
   15700:	4621      	mov	r1, r4
   15702:	464f      	mov	r7, r9
   15704:	900f      	str	r0, [sp, #60]	; 0x3c
   15706:	46a9      	mov	r9, r5
   15708:	461a      	mov	r2, r3
   1570a:	9d09      	ldr	r5, [sp, #36]	; 0x24
   1570c:	4604      	mov	r4, r0
   1570e:	e004      	b.n	1571a <_vfprintf_r+0x89a>
   15710:	3e10      	subs	r6, #16
   15712:	2e10      	cmp	r6, #16
   15714:	f108 0808 	add.w	r8, r8, #8
   15718:	dd19      	ble.n	1574e <_vfprintf_r+0x8ce>
   1571a:	3201      	adds	r2, #1
   1571c:	3110      	adds	r1, #16
   1571e:	2310      	movs	r3, #16
   15720:	2a07      	cmp	r2, #7
   15722:	e9cd 212b 	strd	r2, r1, [sp, #172]	; 0xac
   15726:	f8c8 4000 	str.w	r4, [r8]
   1572a:	f8c8 3004 	str.w	r3, [r8, #4]
   1572e:	ddef      	ble.n	15710 <_vfprintf_r+0x890>
   15730:	aa2a      	add	r2, sp, #168	; 0xa8
   15732:	4629      	mov	r1, r5
   15734:	4638      	mov	r0, r7
   15736:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   1573a:	f002 f93d 	bl	179b8 <__sprint_r>
   1573e:	2800      	cmp	r0, #0
   15740:	f47f acd2 	bne.w	150e8 <_vfprintf_r+0x268>
   15744:	3e10      	subs	r6, #16
   15746:	2e10      	cmp	r6, #16
   15748:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	; 0xac
   1574c:	dce5      	bgt.n	1571a <_vfprintf_r+0x89a>
   1574e:	464d      	mov	r5, r9
   15750:	46b9      	mov	r9, r7
   15752:	9f12      	ldr	r7, [sp, #72]	; 0x48
   15754:	4613      	mov	r3, r2
   15756:	460c      	mov	r4, r1
   15758:	3301      	adds	r3, #1
   1575a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1575c:	f8c8 2000 	str.w	r2, [r8]
   15760:	4434      	add	r4, r6
   15762:	2b07      	cmp	r3, #7
   15764:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   15768:	f8c8 6004 	str.w	r6, [r8, #4]
   1576c:	f300 837e 	bgt.w	15e6c <_vfprintf_r+0xfec>
   15770:	9b08      	ldr	r3, [sp, #32]
   15772:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15774:	1a9e      	subs	r6, r3, r2
   15776:	2e00      	cmp	r6, #0
   15778:	f108 0808 	add.w	r8, r8, #8
   1577c:	f77f ad1a 	ble.w	151b4 <_vfprintf_r+0x334>
   15780:	2e10      	cmp	r6, #16
   15782:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15784:	f340 84a0 	ble.w	160c8 <_vfprintf_r+0x1248>
   15788:	486a      	ldr	r0, [pc, #424]	; (15934 <_vfprintf_r+0xab4>)
   1578a:	900f      	str	r0, [sp, #60]	; 0x3c
   1578c:	4642      	mov	r2, r8
   1578e:	4621      	mov	r1, r4
   15790:	46a8      	mov	r8, r5
   15792:	4604      	mov	r4, r0
   15794:	9d09      	ldr	r5, [sp, #36]	; 0x24
   15796:	e004      	b.n	157a2 <_vfprintf_r+0x922>
   15798:	3e10      	subs	r6, #16
   1579a:	2e10      	cmp	r6, #16
   1579c:	f102 0208 	add.w	r2, r2, #8
   157a0:	dd16      	ble.n	157d0 <_vfprintf_r+0x950>
   157a2:	3301      	adds	r3, #1
   157a4:	3110      	adds	r1, #16
   157a6:	2010      	movs	r0, #16
   157a8:	2b07      	cmp	r3, #7
   157aa:	e9cd 312b 	strd	r3, r1, [sp, #172]	; 0xac
   157ae:	6014      	str	r4, [r2, #0]
   157b0:	6050      	str	r0, [r2, #4]
   157b2:	ddf1      	ble.n	15798 <_vfprintf_r+0x918>
   157b4:	aa2a      	add	r2, sp, #168	; 0xa8
   157b6:	4629      	mov	r1, r5
   157b8:	4648      	mov	r0, r9
   157ba:	f002 f8fd 	bl	179b8 <__sprint_r>
   157be:	2800      	cmp	r0, #0
   157c0:	f47f ac92 	bne.w	150e8 <_vfprintf_r+0x268>
   157c4:	3e10      	subs	r6, #16
   157c6:	2e10      	cmp	r6, #16
   157c8:	e9dd 312b 	ldrd	r3, r1, [sp, #172]	; 0xac
   157cc:	aa2d      	add	r2, sp, #180	; 0xb4
   157ce:	dce8      	bgt.n	157a2 <_vfprintf_r+0x922>
   157d0:	4645      	mov	r5, r8
   157d2:	460c      	mov	r4, r1
   157d4:	4690      	mov	r8, r2
   157d6:	3301      	adds	r3, #1
   157d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   157da:	f8c8 2000 	str.w	r2, [r8]
   157de:	4434      	add	r4, r6
   157e0:	2b07      	cmp	r3, #7
   157e2:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   157e6:	f8c8 6004 	str.w	r6, [r8, #4]
   157ea:	f300 819e 	bgt.w	15b2a <_vfprintf_r+0xcaa>
   157ee:	f108 0808 	add.w	r8, r8, #8
   157f2:	e4df      	b.n	151b4 <_vfprintf_r+0x334>
   157f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
   157f6:	991a      	ldr	r1, [sp, #104]	; 0x68
   157f8:	441c      	add	r4, r3
   157fa:	e9c8 1300 	strd	r1, r3, [r8]
   157fe:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15800:	942c      	str	r4, [sp, #176]	; 0xb0
   15802:	3301      	adds	r3, #1
   15804:	2b07      	cmp	r3, #7
   15806:	932b      	str	r3, [sp, #172]	; 0xac
   15808:	f300 852e 	bgt.w	16268 <_vfprintf_r+0x13e8>
   1580c:	f108 0808 	add.w	r8, r8, #8
   15810:	2a00      	cmp	r2, #0
   15812:	f2c0 86e5 	blt.w	165e0 <_vfprintf_r+0x1760>
   15816:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15818:	f8c8 5000 	str.w	r5, [r8]
   1581c:	3301      	adds	r3, #1
   1581e:	4414      	add	r4, r2
   15820:	2b07      	cmp	r3, #7
   15822:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   15826:	f8c8 2004 	str.w	r2, [r8, #4]
   1582a:	f77f acd4 	ble.w	151d6 <_vfprintf_r+0x356>
   1582e:	9909      	ldr	r1, [sp, #36]	; 0x24
   15830:	aa2a      	add	r2, sp, #168	; 0xa8
   15832:	4648      	mov	r0, r9
   15834:	f002 f8c0 	bl	179b8 <__sprint_r>
   15838:	2800      	cmp	r0, #0
   1583a:	f47f ac55 	bne.w	150e8 <_vfprintf_r+0x268>
   1583e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15840:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15844:	e4c9      	b.n	151da <_vfprintf_r+0x35a>
   15846:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15848:	9e2b      	ldr	r6, [sp, #172]	; 0xac
   1584a:	2b01      	cmp	r3, #1
   1584c:	f104 0401 	add.w	r4, r4, #1
   15850:	f106 0601 	add.w	r6, r6, #1
   15854:	f108 0708 	add.w	r7, r8, #8
   15858:	f340 811f 	ble.w	15a9a <_vfprintf_r+0xc1a>
   1585c:	2301      	movs	r3, #1
   1585e:	2e07      	cmp	r6, #7
   15860:	e9cd 642b 	strd	r6, r4, [sp, #172]	; 0xac
   15864:	f8c8 5000 	str.w	r5, [r8]
   15868:	f8c8 3004 	str.w	r3, [r8, #4]
   1586c:	f300 8331 	bgt.w	15ed2 <_vfprintf_r+0x1052>
   15870:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15872:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   15874:	3601      	adds	r6, #1
   15876:	441c      	add	r4, r3
   15878:	2e07      	cmp	r6, #7
   1587a:	e9c7 2300 	strd	r2, r3, [r7]
   1587e:	e9cd 642b 	strd	r6, r4, [sp, #172]	; 0xac
   15882:	f300 8332 	bgt.w	15eea <_vfprintf_r+0x106a>
   15886:	3708      	adds	r7, #8
   15888:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1588a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   1588e:	f103 38ff 	add.w	r8, r3, #4294967295
   15892:	2200      	movs	r2, #0
   15894:	2300      	movs	r3, #0
   15896:	f7eb fcff 	bl	1298 <__aeabi_dcmpeq>
   1589a:	2800      	cmp	r0, #0
   1589c:	f040 8117 	bne.w	15ace <_vfprintf_r+0xc4e>
   158a0:	3601      	adds	r6, #1
   158a2:	3501      	adds	r5, #1
   158a4:	4444      	add	r4, r8
   158a6:	2e07      	cmp	r6, #7
   158a8:	e9cd 642b 	strd	r6, r4, [sp, #172]	; 0xac
   158ac:	603d      	str	r5, [r7, #0]
   158ae:	f8c7 8004 	str.w	r8, [r7, #4]
   158b2:	f300 8100 	bgt.w	15ab6 <_vfprintf_r+0xc36>
   158b6:	3708      	adds	r7, #8
   158b8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   158ba:	607b      	str	r3, [r7, #4]
   158bc:	3601      	adds	r6, #1
   158be:	441c      	add	r4, r3
   158c0:	2e07      	cmp	r6, #7
   158c2:	ab26      	add	r3, sp, #152	; 0x98
   158c4:	e9cd 642b 	strd	r6, r4, [sp, #172]	; 0xac
   158c8:	603b      	str	r3, [r7, #0]
   158ca:	dcb0      	bgt.n	1582e <_vfprintf_r+0x9ae>
   158cc:	f107 0808 	add.w	r8, r7, #8
   158d0:	e483      	b.n	151da <_vfprintf_r+0x35a>
   158d2:	f8cd a01c 	str.w	sl, [sp, #28]
   158d6:	2c0a      	cmp	r4, #10
   158d8:	f176 0300 	sbcs.w	r3, r6, #0
   158dc:	f080 8311 	bcs.w	15f02 <_vfprintf_r+0x1082>
   158e0:	3430      	adds	r4, #48	; 0x30
   158e2:	2301      	movs	r3, #1
   158e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
   158e8:	f88d 4157 	strb.w	r4, [sp, #343]	; 0x157
   158ec:	930c      	str	r3, [sp, #48]	; 0x30
   158ee:	f20d 1557 	addw	r5, sp, #343	; 0x157
   158f2:	e672      	b.n	155da <_vfprintf_r+0x75a>
   158f4:	9909      	ldr	r1, [sp, #36]	; 0x24
   158f6:	aa2a      	add	r2, sp, #168	; 0xa8
   158f8:	4648      	mov	r0, r9
   158fa:	f002 f85d 	bl	179b8 <__sprint_r>
   158fe:	2800      	cmp	r0, #0
   15900:	f47f abf2 	bne.w	150e8 <_vfprintf_r+0x268>
   15904:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15906:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   1590a:	e436      	b.n	1517a <_vfprintf_r+0x2fa>
   1590c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1590e:	aa2a      	add	r2, sp, #168	; 0xa8
   15910:	4648      	mov	r0, r9
   15912:	f002 f851 	bl	179b8 <__sprint_r>
   15916:	2800      	cmp	r0, #0
   15918:	f47f abe6 	bne.w	150e8 <_vfprintf_r+0x268>
   1591c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   1591e:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15922:	e43d      	b.n	151a0 <_vfprintf_r+0x320>
   15924:	2d10      	cmp	r5, #16
   15926:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15928:	dd23      	ble.n	15972 <_vfprintf_r+0xaf2>
   1592a:	9f09      	ldr	r7, [sp, #36]	; 0x24
   1592c:	2610      	movs	r6, #16
   1592e:	e008      	b.n	15942 <_vfprintf_r+0xac2>
   15930:	0001f1d4 	.word	0x0001f1d4
   15934:	000201e4 	.word	0x000201e4
   15938:	3d10      	subs	r5, #16
   1593a:	2d10      	cmp	r5, #16
   1593c:	f108 0808 	add.w	r8, r8, #8
   15940:	dd17      	ble.n	15972 <_vfprintf_r+0xaf2>
   15942:	3301      	adds	r3, #1
   15944:	4abb      	ldr	r2, [pc, #748]	; (15c34 <_vfprintf_r+0xdb4>)
   15946:	3410      	adds	r4, #16
   15948:	2b07      	cmp	r3, #7
   1594a:	e9c8 2600 	strd	r2, r6, [r8]
   1594e:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   15952:	ddf1      	ble.n	15938 <_vfprintf_r+0xab8>
   15954:	aa2a      	add	r2, sp, #168	; 0xa8
   15956:	4639      	mov	r1, r7
   15958:	4648      	mov	r0, r9
   1595a:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   1595e:	f002 f82b 	bl	179b8 <__sprint_r>
   15962:	2800      	cmp	r0, #0
   15964:	f47f abc0 	bne.w	150e8 <_vfprintf_r+0x268>
   15968:	3d10      	subs	r5, #16
   1596a:	2d10      	cmp	r5, #16
   1596c:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   15970:	dce7      	bgt.n	15942 <_vfprintf_r+0xac2>
   15972:	3301      	adds	r3, #1
   15974:	4aaf      	ldr	r2, [pc, #700]	; (15c34 <_vfprintf_r+0xdb4>)
   15976:	f8c8 5004 	str.w	r5, [r8, #4]
   1597a:	442c      	add	r4, r5
   1597c:	2b07      	cmp	r3, #7
   1597e:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   15982:	f8c8 2000 	str.w	r2, [r8]
   15986:	f77f ac31 	ble.w	151ec <_vfprintf_r+0x36c>
   1598a:	9909      	ldr	r1, [sp, #36]	; 0x24
   1598c:	aa2a      	add	r2, sp, #168	; 0xa8
   1598e:	4648      	mov	r0, r9
   15990:	f002 f812 	bl	179b8 <__sprint_r>
   15994:	2800      	cmp	r0, #0
   15996:	f47f aba7 	bne.w	150e8 <_vfprintf_r+0x268>
   1599a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   1599c:	e426      	b.n	151ec <_vfprintf_r+0x36c>
   1599e:	9a24      	ldr	r2, [sp, #144]	; 0x90
   159a0:	2a00      	cmp	r2, #0
   159a2:	f340 811d 	ble.w	15be0 <_vfprintf_r+0xd60>
   159a6:	e9dd 7313 	ldrd	r7, r3, [sp, #76]	; 0x4c
   159aa:	429f      	cmp	r7, r3
   159ac:	bfa8      	it	ge
   159ae:	461f      	movge	r7, r3
   159b0:	2f00      	cmp	r7, #0
   159b2:	dd0b      	ble.n	159cc <_vfprintf_r+0xb4c>
   159b4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   159b6:	3301      	adds	r3, #1
   159b8:	443c      	add	r4, r7
   159ba:	2b07      	cmp	r3, #7
   159bc:	e9c8 5700 	strd	r5, r7, [r8]
   159c0:	942c      	str	r4, [sp, #176]	; 0xb0
   159c2:	932b      	str	r3, [sp, #172]	; 0xac
   159c4:	f300 8565 	bgt.w	16492 <_vfprintf_r+0x1612>
   159c8:	f108 0808 	add.w	r8, r8, #8
   159cc:	9e13      	ldr	r6, [sp, #76]	; 0x4c
   159ce:	2f00      	cmp	r7, #0
   159d0:	bfa8      	it	ge
   159d2:	1bf6      	subge	r6, r6, r7
   159d4:	2e00      	cmp	r6, #0
   159d6:	f300 830f 	bgt.w	15ff8 <_vfprintf_r+0x1178>
   159da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   159dc:	f41a 6f80 	tst.w	sl, #1024	; 0x400
   159e0:	442b      	add	r3, r5
   159e2:	930c      	str	r3, [sp, #48]	; 0x30
   159e4:	f040 849e 	bne.w	16324 <_vfprintf_r+0x14a4>
   159e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
   159ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
   159ec:	4293      	cmp	r3, r2
   159ee:	db03      	blt.n	159f8 <_vfprintf_r+0xb78>
   159f0:	f01a 0f01 	tst.w	sl, #1
   159f4:	f000 8385 	beq.w	16102 <_vfprintf_r+0x1282>
   159f8:	9a19      	ldr	r2, [sp, #100]	; 0x64
   159fa:	991a      	ldr	r1, [sp, #104]	; 0x68
   159fc:	4414      	add	r4, r2
   159fe:	e9c8 1200 	strd	r1, r2, [r8]
   15a02:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   15a04:	942c      	str	r4, [sp, #176]	; 0xb0
   15a06:	3201      	adds	r2, #1
   15a08:	2a07      	cmp	r2, #7
   15a0a:	922b      	str	r2, [sp, #172]	; 0xac
   15a0c:	f300 858a 	bgt.w	16524 <_vfprintf_r+0x16a4>
   15a10:	f108 0808 	add.w	r8, r8, #8
   15a14:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15a16:	990c      	ldr	r1, [sp, #48]	; 0x30
   15a18:	18ae      	adds	r6, r5, r2
   15a1a:	1a76      	subs	r6, r6, r1
   15a1c:	1ad5      	subs	r5, r2, r3
   15a1e:	42ae      	cmp	r6, r5
   15a20:	bfa8      	it	ge
   15a22:	462e      	movge	r6, r5
   15a24:	2e00      	cmp	r6, #0
   15a26:	dd0d      	ble.n	15a44 <_vfprintf_r+0xbc4>
   15a28:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15a2a:	f8c8 1000 	str.w	r1, [r8]
   15a2e:	3301      	adds	r3, #1
   15a30:	4434      	add	r4, r6
   15a32:	2b07      	cmp	r3, #7
   15a34:	f8c8 6004 	str.w	r6, [r8, #4]
   15a38:	942c      	str	r4, [sp, #176]	; 0xb0
   15a3a:	932b      	str	r3, [sp, #172]	; 0xac
   15a3c:	f300 85bd 	bgt.w	165ba <_vfprintf_r+0x173a>
   15a40:	f108 0808 	add.w	r8, r8, #8
   15a44:	2e00      	cmp	r6, #0
   15a46:	bfa8      	it	ge
   15a48:	1bad      	subge	r5, r5, r6
   15a4a:	2d00      	cmp	r5, #0
   15a4c:	f77f abc5 	ble.w	151da <_vfprintf_r+0x35a>
   15a50:	2d10      	cmp	r5, #16
   15a52:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15a54:	f340 86fc 	ble.w	16850 <_vfprintf_r+0x19d0>
   15a58:	4f77      	ldr	r7, [pc, #476]	; (15c38 <_vfprintf_r+0xdb8>)
   15a5a:	970f      	str	r7, [sp, #60]	; 0x3c
   15a5c:	4622      	mov	r2, r4
   15a5e:	2610      	movs	r6, #16
   15a60:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15a62:	e005      	b.n	15a70 <_vfprintf_r+0xbf0>
   15a64:	f108 0808 	add.w	r8, r8, #8
   15a68:	3d10      	subs	r5, #16
   15a6a:	2d10      	cmp	r5, #16
   15a6c:	f340 82ab 	ble.w	15fc6 <_vfprintf_r+0x1146>
   15a70:	3301      	adds	r3, #1
   15a72:	3210      	adds	r2, #16
   15a74:	2b07      	cmp	r3, #7
   15a76:	e9c8 7600 	strd	r7, r6, [r8]
   15a7a:	e9cd 322b 	strd	r3, r2, [sp, #172]	; 0xac
   15a7e:	ddf1      	ble.n	15a64 <_vfprintf_r+0xbe4>
   15a80:	aa2a      	add	r2, sp, #168	; 0xa8
   15a82:	4621      	mov	r1, r4
   15a84:	4648      	mov	r0, r9
   15a86:	f001 ff97 	bl	179b8 <__sprint_r>
   15a8a:	2800      	cmp	r0, #0
   15a8c:	f47f ab2c 	bne.w	150e8 <_vfprintf_r+0x268>
   15a90:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	; 0xac
   15a94:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15a98:	e7e6      	b.n	15a68 <_vfprintf_r+0xbe8>
   15a9a:	f01a 0f01 	tst.w	sl, #1
   15a9e:	f47f aedd 	bne.w	1585c <_vfprintf_r+0x9dc>
   15aa2:	2301      	movs	r3, #1
   15aa4:	2e07      	cmp	r6, #7
   15aa6:	e9cd 642b 	strd	r6, r4, [sp, #172]	; 0xac
   15aaa:	f8c8 5000 	str.w	r5, [r8]
   15aae:	f8c8 3004 	str.w	r3, [r8, #4]
   15ab2:	f77f af01 	ble.w	158b8 <_vfprintf_r+0xa38>
   15ab6:	9909      	ldr	r1, [sp, #36]	; 0x24
   15ab8:	aa2a      	add	r2, sp, #168	; 0xa8
   15aba:	4648      	mov	r0, r9
   15abc:	f001 ff7c 	bl	179b8 <__sprint_r>
   15ac0:	2800      	cmp	r0, #0
   15ac2:	f47f ab11 	bne.w	150e8 <_vfprintf_r+0x268>
   15ac6:	e9dd 642b 	ldrd	r6, r4, [sp, #172]	; 0xac
   15aca:	af2d      	add	r7, sp, #180	; 0xb4
   15acc:	e6f4      	b.n	158b8 <_vfprintf_r+0xa38>
   15ace:	f1b8 0f00 	cmp.w	r8, #0
   15ad2:	f77f aef1 	ble.w	158b8 <_vfprintf_r+0xa38>
   15ad6:	4b58      	ldr	r3, [pc, #352]	; (15c38 <_vfprintf_r+0xdb8>)
   15ad8:	930f      	str	r3, [sp, #60]	; 0x3c
   15ada:	f1b8 0f10 	cmp.w	r8, #16
   15ade:	f340 82bf 	ble.w	16060 <_vfprintf_r+0x11e0>
   15ae2:	4622      	mov	r2, r4
   15ae4:	f8cd a020 	str.w	sl, [sp, #32]
   15ae8:	2510      	movs	r5, #16
   15aea:	46ca      	mov	sl, r9
   15aec:	461c      	mov	r4, r3
   15aee:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
   15af2:	e006      	b.n	15b02 <_vfprintf_r+0xc82>
   15af4:	3708      	adds	r7, #8
   15af6:	f1a8 0810 	sub.w	r8, r8, #16
   15afa:	f1b8 0f10 	cmp.w	r8, #16
   15afe:	f340 82ab 	ble.w	16058 <_vfprintf_r+0x11d8>
   15b02:	3601      	adds	r6, #1
   15b04:	3210      	adds	r2, #16
   15b06:	2e07      	cmp	r6, #7
   15b08:	e9c7 4500 	strd	r4, r5, [r7]
   15b0c:	e9cd 622b 	strd	r6, r2, [sp, #172]	; 0xac
   15b10:	ddf0      	ble.n	15af4 <_vfprintf_r+0xc74>
   15b12:	aa2a      	add	r2, sp, #168	; 0xa8
   15b14:	4649      	mov	r1, r9
   15b16:	4650      	mov	r0, sl
   15b18:	f001 ff4e 	bl	179b8 <__sprint_r>
   15b1c:	2800      	cmp	r0, #0
   15b1e:	f47f aae3 	bne.w	150e8 <_vfprintf_r+0x268>
   15b22:	e9dd 622b 	ldrd	r6, r2, [sp, #172]	; 0xac
   15b26:	af2d      	add	r7, sp, #180	; 0xb4
   15b28:	e7e5      	b.n	15af6 <_vfprintf_r+0xc76>
   15b2a:	9909      	ldr	r1, [sp, #36]	; 0x24
   15b2c:	aa2a      	add	r2, sp, #168	; 0xa8
   15b2e:	4648      	mov	r0, r9
   15b30:	f001 ff42 	bl	179b8 <__sprint_r>
   15b34:	2800      	cmp	r0, #0
   15b36:	f47f aad7 	bne.w	150e8 <_vfprintf_r+0x268>
   15b3a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15b3c:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15b40:	f7ff bb38 	b.w	151b4 <_vfprintf_r+0x334>
   15b44:	9a07      	ldr	r2, [sp, #28]
   15b46:	990d      	ldr	r1, [sp, #52]	; 0x34
   15b48:	f012 0210 	ands.w	r2, r2, #16
   15b4c:	f101 0304 	add.w	r3, r1, #4
   15b50:	f040 8084 	bne.w	15c5c <_vfprintf_r+0xddc>
   15b54:	9907      	ldr	r1, [sp, #28]
   15b56:	f011 0140 	ands.w	r1, r1, #64	; 0x40
   15b5a:	f000 82a0 	beq.w	1609e <_vfprintf_r+0x121e>
   15b5e:	990d      	ldr	r1, [sp, #52]	; 0x34
   15b60:	930d      	str	r3, [sp, #52]	; 0x34
   15b62:	880c      	ldrh	r4, [r1, #0]
   15b64:	4616      	mov	r6, r2
   15b66:	2301      	movs	r3, #1
   15b68:	e456      	b.n	15418 <_vfprintf_r+0x598>
   15b6a:	990d      	ldr	r1, [sp, #52]	; 0x34
   15b6c:	f01a 0210 	ands.w	r2, sl, #16
   15b70:	f101 0304 	add.w	r3, r1, #4
   15b74:	d16e      	bne.n	15c54 <_vfprintf_r+0xdd4>
   15b76:	f01a 0140 	ands.w	r1, sl, #64	; 0x40
   15b7a:	f000 8286 	beq.w	1608a <_vfprintf_r+0x120a>
   15b7e:	990d      	ldr	r1, [sp, #52]	; 0x34
   15b80:	930d      	str	r3, [sp, #52]	; 0x34
   15b82:	880c      	ldrh	r4, [r1, #0]
   15b84:	4616      	mov	r6, r2
   15b86:	e443      	b.n	15410 <_vfprintf_r+0x590>
   15b88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15b8a:	f01a 0f10 	tst.w	sl, #16
   15b8e:	f102 0304 	add.w	r3, r2, #4
   15b92:	d159      	bne.n	15c48 <_vfprintf_r+0xdc8>
   15b94:	f01a 0f40 	tst.w	sl, #64	; 0x40
   15b98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15b9a:	d051      	beq.n	15c40 <_vfprintf_r+0xdc0>
   15b9c:	f9b2 4000 	ldrsh.w	r4, [r2]
   15ba0:	930d      	str	r3, [sp, #52]	; 0x34
   15ba2:	17e6      	asrs	r6, r4, #31
   15ba4:	4633      	mov	r3, r6
   15ba6:	f7ff bbde 	b.w	15366 <_vfprintf_r+0x4e6>
   15baa:	232d      	movs	r3, #45	; 0x2d
   15bac:	4264      	negs	r4, r4
   15bae:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
   15bb2:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
   15bb6:	f8cd a01c 	str.w	sl, [sp, #28]
   15bba:	2301      	movs	r3, #1
   15bbc:	e42f      	b.n	1541e <_vfprintf_r+0x59e>
   15bbe:	f01a 0f01 	tst.w	sl, #1
   15bc2:	f43f ab0a 	beq.w	151da <_vfprintf_r+0x35a>
   15bc6:	e557      	b.n	15678 <_vfprintf_r+0x7f8>
   15bc8:	9d09      	ldr	r5, [sp, #36]	; 0x24
   15bca:	6da8      	ldr	r0, [r5, #88]	; 0x58
   15bcc:	f004 f868 	bl	19ca0 <__retarget_lock_acquire_recursive>
   15bd0:	89aa      	ldrh	r2, [r5, #12]
   15bd2:	f7ff b973 	b.w	14ebc <_vfprintf_r+0x3c>
   15bd6:	f89b 7000 	ldrb.w	r7, [fp]
   15bda:	930d      	str	r3, [sp, #52]	; 0x34
   15bdc:	f7ff b9b3 	b.w	14f46 <_vfprintf_r+0xc6>
   15be0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15be2:	4916      	ldr	r1, [pc, #88]	; (15c3c <_vfprintf_r+0xdbc>)
   15be4:	f8c8 1000 	str.w	r1, [r8]
   15be8:	3301      	adds	r3, #1
   15bea:	3401      	adds	r4, #1
   15bec:	2101      	movs	r1, #1
   15bee:	2b07      	cmp	r3, #7
   15bf0:	942c      	str	r4, [sp, #176]	; 0xb0
   15bf2:	932b      	str	r3, [sp, #172]	; 0xac
   15bf4:	f8c8 1004 	str.w	r1, [r8, #4]
   15bf8:	f300 843d 	bgt.w	16476 <_vfprintf_r+0x15f6>
   15bfc:	f108 0808 	add.w	r8, r8, #8
   15c00:	2a00      	cmp	r2, #0
   15c02:	f47f adf7 	bne.w	157f4 <_vfprintf_r+0x974>
   15c06:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15c08:	f00a 0301 	and.w	r3, sl, #1
   15c0c:	4313      	orrs	r3, r2
   15c0e:	f43f aae4 	beq.w	151da <_vfprintf_r+0x35a>
   15c12:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15c14:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   15c16:	441c      	add	r4, r3
   15c18:	e9c8 2300 	strd	r2, r3, [r8]
   15c1c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15c1e:	942c      	str	r4, [sp, #176]	; 0xb0
   15c20:	3301      	adds	r3, #1
   15c22:	2b07      	cmp	r3, #7
   15c24:	932b      	str	r3, [sp, #172]	; 0xac
   15c26:	f300 831f 	bgt.w	16268 <_vfprintf_r+0x13e8>
   15c2a:	f108 0808 	add.w	r8, r8, #8
   15c2e:	e5f2      	b.n	15816 <_vfprintf_r+0x996>
   15c30:	ad56      	add	r5, sp, #344	; 0x158
   15c32:	e4d2      	b.n	155da <_vfprintf_r+0x75a>
   15c34:	000201d4 	.word	0x000201d4
   15c38:	000201e4 	.word	0x000201e4
   15c3c:	0001f1d4 	.word	0x0001f1d4
   15c40:	f41a 7f00 	tst.w	sl, #512	; 0x200
   15c44:	f040 826b 	bne.w	1611e <_vfprintf_r+0x129e>
   15c48:	6814      	ldr	r4, [r2, #0]
   15c4a:	930d      	str	r3, [sp, #52]	; 0x34
   15c4c:	17e6      	asrs	r6, r4, #31
   15c4e:	4633      	mov	r3, r6
   15c50:	f7ff bb89 	b.w	15366 <_vfprintf_r+0x4e6>
   15c54:	680c      	ldr	r4, [r1, #0]
   15c56:	930d      	str	r3, [sp, #52]	; 0x34
   15c58:	f7ff bbda 	b.w	15410 <_vfprintf_r+0x590>
   15c5c:	930d      	str	r3, [sp, #52]	; 0x34
   15c5e:	680c      	ldr	r4, [r1, #0]
   15c60:	2301      	movs	r3, #1
   15c62:	f7ff bbd9 	b.w	15418 <_vfprintf_r+0x598>
   15c66:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   15c6a:	4602      	mov	r2, r0
   15c6c:	460b      	mov	r3, r1
   15c6e:	f7eb fbdf 	bl	1430 <__aeabi_dcmpun>
   15c72:	2800      	cmp	r0, #0
   15c74:	f040 8559 	bne.w	1672a <_vfprintf_r+0x18aa>
   15c78:	2f61      	cmp	r7, #97	; 0x61
   15c7a:	f000 851f 	beq.w	166bc <_vfprintf_r+0x183c>
   15c7e:	2f41      	cmp	r7, #65	; 0x41
   15c80:	f000 8254 	beq.w	1612c <_vfprintf_r+0x12ac>
   15c84:	9a08      	ldr	r2, [sp, #32]
   15c86:	f027 0320 	bic.w	r3, r7, #32
   15c8a:	1c51      	adds	r1, r2, #1
   15c8c:	9307      	str	r3, [sp, #28]
   15c8e:	f000 851e 	beq.w	166ce <_vfprintf_r+0x184e>
   15c92:	2b47      	cmp	r3, #71	; 0x47
   15c94:	d104      	bne.n	15ca0 <_vfprintf_r+0xe20>
   15c96:	2a00      	cmp	r2, #0
   15c98:	4613      	mov	r3, r2
   15c9a:	bf08      	it	eq
   15c9c:	2301      	moveq	r3, #1
   15c9e:	9308      	str	r3, [sp, #32]
   15ca0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   15ca4:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
   15ca8:	1e0e      	subs	r6, r1, #0
   15caa:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   15cae:	469a      	mov	sl, r3
   15cb0:	f04f 0300 	mov.w	r3, #0
   15cb4:	f2c0 83d6 	blt.w	16464 <_vfprintf_r+0x15e4>
   15cb8:	9312      	str	r3, [sp, #72]	; 0x48
   15cba:	900c      	str	r0, [sp, #48]	; 0x30
   15cbc:	930e      	str	r3, [sp, #56]	; 0x38
   15cbe:	9b07      	ldr	r3, [sp, #28]
   15cc0:	2b46      	cmp	r3, #70	; 0x46
   15cc2:	f000 8400 	beq.w	164c6 <_vfprintf_r+0x1646>
   15cc6:	2b45      	cmp	r3, #69	; 0x45
   15cc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15cca:	9908      	ldr	r1, [sp, #32]
   15ccc:	4633      	mov	r3, r6
   15cce:	f000 84c7 	beq.w	16660 <_vfprintf_r+0x17e0>
   15cd2:	9101      	str	r1, [sp, #4]
   15cd4:	a928      	add	r1, sp, #160	; 0xa0
   15cd6:	9104      	str	r1, [sp, #16]
   15cd8:	a925      	add	r1, sp, #148	; 0x94
   15cda:	9103      	str	r1, [sp, #12]
   15cdc:	a924      	add	r1, sp, #144	; 0x90
   15cde:	9102      	str	r1, [sp, #8]
   15ce0:	2102      	movs	r1, #2
   15ce2:	9100      	str	r1, [sp, #0]
   15ce4:	4648      	mov	r0, r9
   15ce6:	f7ec fc9f 	bl	2628 <_dtoa_r>
   15cea:	9b07      	ldr	r3, [sp, #28]
   15cec:	2b47      	cmp	r3, #71	; 0x47
   15cee:	4605      	mov	r5, r0
   15cf0:	f040 85c4 	bne.w	1687c <_vfprintf_r+0x19fc>
   15cf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15cf6:	07db      	lsls	r3, r3, #31
   15cf8:	f100 846f 	bmi.w	165da <_vfprintf_r+0x175a>
   15cfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   15cfe:	1b5b      	subs	r3, r3, r5
   15d00:	9314      	str	r3, [sp, #80]	; 0x50
   15d02:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15d04:	9313      	str	r3, [sp, #76]	; 0x4c
   15d06:	9b07      	ldr	r3, [sp, #28]
   15d08:	2b47      	cmp	r3, #71	; 0x47
   15d0a:	f000 82c1 	beq.w	16290 <_vfprintf_r+0x1410>
   15d0e:	9b07      	ldr	r3, [sp, #28]
   15d10:	2b46      	cmp	r3, #70	; 0x46
   15d12:	f000 8421 	beq.w	16558 <_vfprintf_r+0x16d8>
   15d16:	9907      	ldr	r1, [sp, #28]
   15d18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15d1a:	b2fa      	uxtb	r2, r7
   15d1c:	2941      	cmp	r1, #65	; 0x41
   15d1e:	bf08      	it	eq
   15d20:	320f      	addeq	r2, #15
   15d22:	f103 33ff 	add.w	r3, r3, #4294967295
   15d26:	bf06      	itte	eq
   15d28:	b2d2      	uxtbeq	r2, r2
   15d2a:	2101      	moveq	r1, #1
   15d2c:	2100      	movne	r1, #0
   15d2e:	2b00      	cmp	r3, #0
   15d30:	9324      	str	r3, [sp, #144]	; 0x90
   15d32:	bfb8      	it	lt
   15d34:	9b13      	ldrlt	r3, [sp, #76]	; 0x4c
   15d36:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
   15d3a:	bfba      	itte	lt
   15d3c:	f1c3 0301 	rsblt	r3, r3, #1
   15d40:	222d      	movlt	r2, #45	; 0x2d
   15d42:	222b      	movge	r2, #43	; 0x2b
   15d44:	2b09      	cmp	r3, #9
   15d46:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
   15d4a:	f340 8518 	ble.w	1677e <_vfprintf_r+0x18fe>
   15d4e:	f10d 04a7 	add.w	r4, sp, #167	; 0xa7
   15d52:	4ebc      	ldr	r6, [pc, #752]	; (16044 <_vfprintf_r+0x11c4>)
   15d54:	4622      	mov	r2, r4
   15d56:	4610      	mov	r0, r2
   15d58:	fb86 2103 	smull	r2, r1, r6, r3
   15d5c:	17da      	asrs	r2, r3, #31
   15d5e:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   15d62:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   15d66:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   15d6a:	3130      	adds	r1, #48	; 0x30
   15d6c:	f800 1c01 	strb.w	r1, [r0, #-1]
   15d70:	4619      	mov	r1, r3
   15d72:	2963      	cmp	r1, #99	; 0x63
   15d74:	4613      	mov	r3, r2
   15d76:	f100 32ff 	add.w	r2, r0, #4294967295
   15d7a:	dcec      	bgt.n	15d56 <_vfprintf_r+0xed6>
   15d7c:	3330      	adds	r3, #48	; 0x30
   15d7e:	b2d9      	uxtb	r1, r3
   15d80:	1e83      	subs	r3, r0, #2
   15d82:	429c      	cmp	r4, r3
   15d84:	f802 1c01 	strb.w	r1, [r2, #-1]
   15d88:	f240 857e 	bls.w	16888 <_vfprintf_r+0x1a08>
   15d8c:	4613      	mov	r3, r2
   15d8e:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
   15d92:	e001      	b.n	15d98 <_vfprintf_r+0xf18>
   15d94:	f813 1b01 	ldrb.w	r1, [r3], #1
   15d98:	f802 1b01 	strb.w	r1, [r2], #1
   15d9c:	429c      	cmp	r4, r3
   15d9e:	d1f9      	bne.n	15d94 <_vfprintf_r+0xf14>
   15da0:	f10d 03a9 	add.w	r3, sp, #169	; 0xa9
   15da4:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
   15da8:	1a1b      	subs	r3, r3, r0
   15daa:	4413      	add	r3, r2
   15dac:	aa26      	add	r2, sp, #152	; 0x98
   15dae:	1a9b      	subs	r3, r3, r2
   15db0:	931c      	str	r3, [sp, #112]	; 0x70
   15db2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15db4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   15db6:	2b01      	cmp	r3, #1
   15db8:	441a      	add	r2, r3
   15dba:	920c      	str	r2, [sp, #48]	; 0x30
   15dbc:	f340 8532 	ble.w	16824 <_vfprintf_r+0x19a4>
   15dc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15dc2:	9a19      	ldr	r2, [sp, #100]	; 0x64
   15dc4:	4413      	add	r3, r2
   15dc6:	930c      	str	r3, [sp, #48]	; 0x30
   15dc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15dca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15dcc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
   15dd0:	f443 7a80 	orr.w	sl, r3, #256	; 0x100
   15dd4:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   15dd8:	2300      	movs	r3, #0
   15dda:	9310      	str	r3, [sp, #64]	; 0x40
   15ddc:	9207      	str	r2, [sp, #28]
   15dde:	9315      	str	r3, [sp, #84]	; 0x54
   15de0:	9313      	str	r3, [sp, #76]	; 0x4c
   15de2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15de4:	2b00      	cmp	r3, #0
   15de6:	f040 827a 	bne.w	162de <_vfprintf_r+0x145e>
   15dea:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   15dee:	9308      	str	r3, [sp, #32]
   15df0:	f7ff ba58 	b.w	152a4 <_vfprintf_r+0x424>
   15df4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15df6:	601a      	str	r2, [r3, #0]
   15df8:	17d2      	asrs	r2, r2, #31
   15dfa:	605a      	str	r2, [r3, #4]
   15dfc:	465d      	mov	r5, fp
   15dfe:	f7ff ba0b 	b.w	15218 <_vfprintf_r+0x398>
   15e02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   15e04:	f89b 7000 	ldrb.w	r7, [fp]
   15e08:	2b00      	cmp	r3, #0
   15e0a:	f43f a89c 	beq.w	14f46 <_vfprintf_r+0xc6>
   15e0e:	781b      	ldrb	r3, [r3, #0]
   15e10:	2b00      	cmp	r3, #0
   15e12:	f43f a898 	beq.w	14f46 <_vfprintf_r+0xc6>
   15e16:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
   15e1a:	f7ff b894 	b.w	14f46 <_vfprintf_r+0xc6>
   15e1e:	4b8a      	ldr	r3, [pc, #552]	; (16048 <_vfprintf_r+0x11c8>)
   15e20:	931b      	str	r3, [sp, #108]	; 0x6c
   15e22:	f01a 0620 	ands.w	r6, sl, #32
   15e26:	d04b      	beq.n	15ec0 <_vfprintf_r+0x1040>
   15e28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15e2a:	3307      	adds	r3, #7
   15e2c:	f023 0307 	bic.w	r3, r3, #7
   15e30:	685e      	ldr	r6, [r3, #4]
   15e32:	f853 4b08 	ldr.w	r4, [r3], #8
   15e36:	930d      	str	r3, [sp, #52]	; 0x34
   15e38:	f01a 0f01 	tst.w	sl, #1
   15e3c:	d009      	beq.n	15e52 <_vfprintf_r+0xfd2>
   15e3e:	ea54 0306 	orrs.w	r3, r4, r6
   15e42:	d006      	beq.n	15e52 <_vfprintf_r+0xfd2>
   15e44:	2330      	movs	r3, #48	; 0x30
   15e46:	f88d 708d 	strb.w	r7, [sp, #141]	; 0x8d
   15e4a:	f04a 0a02 	orr.w	sl, sl, #2
   15e4e:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   15e52:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
   15e56:	9307      	str	r3, [sp, #28]
   15e58:	2302      	movs	r3, #2
   15e5a:	f7ff badd 	b.w	15418 <_vfprintf_r+0x598>
   15e5e:	f8cd a01c 	str.w	sl, [sp, #28]
   15e62:	f7ff bb7d 	b.w	15560 <_vfprintf_r+0x6e0>
   15e66:	4b79      	ldr	r3, [pc, #484]	; (1604c <_vfprintf_r+0x11cc>)
   15e68:	931b      	str	r3, [sp, #108]	; 0x6c
   15e6a:	e7da      	b.n	15e22 <_vfprintf_r+0xfa2>
   15e6c:	9909      	ldr	r1, [sp, #36]	; 0x24
   15e6e:	aa2a      	add	r2, sp, #168	; 0xa8
   15e70:	4648      	mov	r0, r9
   15e72:	f001 fda1 	bl	179b8 <__sprint_r>
   15e76:	2800      	cmp	r0, #0
   15e78:	f47f a936 	bne.w	150e8 <_vfprintf_r+0x268>
   15e7c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15e7e:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15e82:	f7ff b991 	b.w	151a8 <_vfprintf_r+0x328>
   15e86:	9909      	ldr	r1, [sp, #36]	; 0x24
   15e88:	aa2a      	add	r2, sp, #168	; 0xa8
   15e8a:	4648      	mov	r0, r9
   15e8c:	f001 fd94 	bl	179b8 <__sprint_r>
   15e90:	2800      	cmp	r0, #0
   15e92:	f47f a929 	bne.w	150e8 <_vfprintf_r+0x268>
   15e96:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15e98:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15e9c:	f7ff bbfa 	b.w	15694 <_vfprintf_r+0x814>
   15ea0:	2b06      	cmp	r3, #6
   15ea2:	4629      	mov	r1, r5
   15ea4:	bf28      	it	cs
   15ea6:	2306      	movcs	r3, #6
   15ea8:	9508      	str	r5, [sp, #32]
   15eaa:	950e      	str	r5, [sp, #56]	; 0x38
   15eac:	462a      	mov	r2, r5
   15eae:	9307      	str	r3, [sp, #28]
   15eb0:	4d67      	ldr	r5, [pc, #412]	; (16050 <_vfprintf_r+0x11d0>)
   15eb2:	940d      	str	r4, [sp, #52]	; 0x34
   15eb4:	930c      	str	r3, [sp, #48]	; 0x30
   15eb6:	9110      	str	r1, [sp, #64]	; 0x40
   15eb8:	9115      	str	r1, [sp, #84]	; 0x54
   15eba:	9113      	str	r1, [sp, #76]	; 0x4c
   15ebc:	f7ff b9f2 	b.w	152a4 <_vfprintf_r+0x424>
   15ec0:	990d      	ldr	r1, [sp, #52]	; 0x34
   15ec2:	f01a 0210 	ands.w	r2, sl, #16
   15ec6:	f101 0304 	add.w	r3, r1, #4
   15eca:	d066      	beq.n	15f9a <_vfprintf_r+0x111a>
   15ecc:	680c      	ldr	r4, [r1, #0]
   15ece:	930d      	str	r3, [sp, #52]	; 0x34
   15ed0:	e7b2      	b.n	15e38 <_vfprintf_r+0xfb8>
   15ed2:	9909      	ldr	r1, [sp, #36]	; 0x24
   15ed4:	aa2a      	add	r2, sp, #168	; 0xa8
   15ed6:	4648      	mov	r0, r9
   15ed8:	f001 fd6e 	bl	179b8 <__sprint_r>
   15edc:	2800      	cmp	r0, #0
   15ede:	f47f a903 	bne.w	150e8 <_vfprintf_r+0x268>
   15ee2:	e9dd 642b 	ldrd	r6, r4, [sp, #172]	; 0xac
   15ee6:	af2d      	add	r7, sp, #180	; 0xb4
   15ee8:	e4c2      	b.n	15870 <_vfprintf_r+0x9f0>
   15eea:	9909      	ldr	r1, [sp, #36]	; 0x24
   15eec:	aa2a      	add	r2, sp, #168	; 0xa8
   15eee:	4648      	mov	r0, r9
   15ef0:	f001 fd62 	bl	179b8 <__sprint_r>
   15ef4:	2800      	cmp	r0, #0
   15ef6:	f47f a8f7 	bne.w	150e8 <_vfprintf_r+0x268>
   15efa:	e9dd 642b 	ldrd	r6, r4, [sp, #172]	; 0xac
   15efe:	af2d      	add	r7, sp, #180	; 0xb4
   15f00:	e4c2      	b.n	15888 <_vfprintf_r+0xa08>
   15f02:	9b07      	ldr	r3, [sp, #28]
   15f04:	970c      	str	r7, [sp, #48]	; 0x30
   15f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   15f0a:	2200      	movs	r2, #0
   15f0c:	e9cd b80e 	strd	fp, r8, [sp, #56]	; 0x38
   15f10:	f50d 7aac 	add.w	sl, sp, #344	; 0x158
   15f14:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
   15f18:	4617      	mov	r7, r2
   15f1a:	469b      	mov	fp, r3
   15f1c:	e00c      	b.n	15f38 <_vfprintf_r+0x10b8>
   15f1e:	2300      	movs	r3, #0
   15f20:	4620      	mov	r0, r4
   15f22:	4631      	mov	r1, r6
   15f24:	220a      	movs	r2, #10
   15f26:	f7eb f947 	bl	11b8 <__aeabi_uldivmod>
   15f2a:	2c0a      	cmp	r4, #10
   15f2c:	f176 0300 	sbcs.w	r3, r6, #0
   15f30:	d31c      	bcc.n	15f6c <_vfprintf_r+0x10ec>
   15f32:	4604      	mov	r4, r0
   15f34:	460e      	mov	r6, r1
   15f36:	46aa      	mov	sl, r5
   15f38:	4620      	mov	r0, r4
   15f3a:	220a      	movs	r2, #10
   15f3c:	2300      	movs	r3, #0
   15f3e:	4631      	mov	r1, r6
   15f40:	f7eb f93a 	bl	11b8 <__aeabi_uldivmod>
   15f44:	3230      	adds	r2, #48	; 0x30
   15f46:	f10a 35ff 	add.w	r5, sl, #4294967295
   15f4a:	3701      	adds	r7, #1
   15f4c:	f80a 2c01 	strb.w	r2, [sl, #-1]
   15f50:	f1bb 0f00 	cmp.w	fp, #0
   15f54:	d0e3      	beq.n	15f1e <_vfprintf_r+0x109e>
   15f56:	f898 3000 	ldrb.w	r3, [r8]
   15f5a:	429f      	cmp	r7, r3
   15f5c:	d1df      	bne.n	15f1e <_vfprintf_r+0x109e>
   15f5e:	2fff      	cmp	r7, #255	; 0xff
   15f60:	d0dd      	beq.n	15f1e <_vfprintf_r+0x109e>
   15f62:	2c0a      	cmp	r4, #10
   15f64:	f176 0300 	sbcs.w	r3, r6, #0
   15f68:	f080 80b2 	bcs.w	160d0 <_vfprintf_r+0x1250>
   15f6c:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
   15f70:	9714      	str	r7, [sp, #80]	; 0x50
   15f72:	e9dd b80e 	ldrd	fp, r8, [sp, #56]	; 0x38
   15f76:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   15f78:	f7ff bb2a 	b.w	155d0 <_vfprintf_r+0x750>
   15f7c:	9909      	ldr	r1, [sp, #36]	; 0x24
   15f7e:	aa2a      	add	r2, sp, #168	; 0xa8
   15f80:	4648      	mov	r0, r9
   15f82:	f001 fd19 	bl	179b8 <__sprint_r>
   15f86:	2800      	cmp	r0, #0
   15f88:	f47f a8ae 	bne.w	150e8 <_vfprintf_r+0x268>
   15f8c:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   15f90:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15f92:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15f96:	f7ff b8dd 	b.w	15154 <_vfprintf_r+0x2d4>
   15f9a:	f01a 0140 	ands.w	r1, sl, #64	; 0x40
   15f9e:	f000 808a 	beq.w	160b6 <_vfprintf_r+0x1236>
   15fa2:	990d      	ldr	r1, [sp, #52]	; 0x34
   15fa4:	930d      	str	r3, [sp, #52]	; 0x34
   15fa6:	880c      	ldrh	r4, [r1, #0]
   15fa8:	4616      	mov	r6, r2
   15faa:	e745      	b.n	15e38 <_vfprintf_r+0xfb8>
   15fac:	9909      	ldr	r1, [sp, #36]	; 0x24
   15fae:	aa2a      	add	r2, sp, #168	; 0xa8
   15fb0:	4648      	mov	r0, r9
   15fb2:	f001 fd01 	bl	179b8 <__sprint_r>
   15fb6:	2800      	cmp	r0, #0
   15fb8:	f47f a896 	bne.w	150e8 <_vfprintf_r+0x268>
   15fbc:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   15fbe:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   15fc2:	f7ff bb54 	b.w	1566e <_vfprintf_r+0x7ee>
   15fc6:	4614      	mov	r4, r2
   15fc8:	3301      	adds	r3, #1
   15fca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15fcc:	f8c8 2000 	str.w	r2, [r8]
   15fd0:	442c      	add	r4, r5
   15fd2:	2b07      	cmp	r3, #7
   15fd4:	f8c8 5004 	str.w	r5, [r8, #4]
   15fd8:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   15fdc:	f77f a8fb 	ble.w	151d6 <_vfprintf_r+0x356>
   15fe0:	e425      	b.n	1582e <_vfprintf_r+0x9ae>
   15fe2:	2b01      	cmp	r3, #1
   15fe4:	f8cd a01c 	str.w	sl, [sp, #28]
   15fe8:	f47f aae2 	bne.w	155b0 <_vfprintf_r+0x730>
   15fec:	e478      	b.n	158e0 <_vfprintf_r+0xa60>
   15fee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15ff0:	601a      	str	r2, [r3, #0]
   15ff2:	465d      	mov	r5, fp
   15ff4:	f7ff b910 	b.w	15218 <_vfprintf_r+0x398>
   15ff8:	2e10      	cmp	r6, #16
   15ffa:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   15ffc:	f340 842f 	ble.w	1685e <_vfprintf_r+0x19de>
   16000:	4814      	ldr	r0, [pc, #80]	; (16054 <_vfprintf_r+0x11d4>)
   16002:	900f      	str	r0, [sp, #60]	; 0x3c
   16004:	4642      	mov	r2, r8
   16006:	4621      	mov	r1, r4
   16008:	46a8      	mov	r8, r5
   1600a:	2710      	movs	r7, #16
   1600c:	9d09      	ldr	r5, [sp, #36]	; 0x24
   1600e:	4604      	mov	r4, r0
   16010:	e004      	b.n	1601c <_vfprintf_r+0x119c>
   16012:	3208      	adds	r2, #8
   16014:	3e10      	subs	r6, #16
   16016:	2e10      	cmp	r6, #16
   16018:	f340 8168 	ble.w	162ec <_vfprintf_r+0x146c>
   1601c:	3301      	adds	r3, #1
   1601e:	3110      	adds	r1, #16
   16020:	2b07      	cmp	r3, #7
   16022:	e9c2 4700 	strd	r4, r7, [r2]
   16026:	e9cd 312b 	strd	r3, r1, [sp, #172]	; 0xac
   1602a:	ddf2      	ble.n	16012 <_vfprintf_r+0x1192>
   1602c:	aa2a      	add	r2, sp, #168	; 0xa8
   1602e:	4629      	mov	r1, r5
   16030:	4648      	mov	r0, r9
   16032:	f001 fcc1 	bl	179b8 <__sprint_r>
   16036:	2800      	cmp	r0, #0
   16038:	f47f a856 	bne.w	150e8 <_vfprintf_r+0x268>
   1603c:	e9dd 312b 	ldrd	r3, r1, [sp, #172]	; 0xac
   16040:	aa2d      	add	r2, sp, #180	; 0xb4
   16042:	e7e7      	b.n	16014 <_vfprintf_r+0x1194>
   16044:	66666667 	.word	0x66666667
   16048:	000201a4 	.word	0x000201a4
   1604c:	000201b8 	.word	0x000201b8
   16050:	000201cc 	.word	0x000201cc
   16054:	000201e4 	.word	0x000201e4
   16058:	46d1      	mov	r9, sl
   1605a:	f8dd a020 	ldr.w	sl, [sp, #32]
   1605e:	4614      	mov	r4, r2
   16060:	3601      	adds	r6, #1
   16062:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16064:	603b      	str	r3, [r7, #0]
   16066:	4444      	add	r4, r8
   16068:	2e07      	cmp	r6, #7
   1606a:	e9cd 642b 	strd	r6, r4, [sp, #172]	; 0xac
   1606e:	f8c7 8004 	str.w	r8, [r7, #4]
   16072:	f77f ac20 	ble.w	158b6 <_vfprintf_r+0xa36>
   16076:	e51e      	b.n	15ab6 <_vfprintf_r+0xc36>
   16078:	4628      	mov	r0, r5
   1607a:	9608      	str	r6, [sp, #32]
   1607c:	940d      	str	r4, [sp, #52]	; 0x34
   1607e:	f7ea f83f 	bl	100 <strlen>
   16082:	4603      	mov	r3, r0
   16084:	900c      	str	r0, [sp, #48]	; 0x30
   16086:	f7ff b9ab 	b.w	153e0 <_vfprintf_r+0x560>
   1608a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1608c:	930d      	str	r3, [sp, #52]	; 0x34
   1608e:	f41a 7600 	ands.w	r6, sl, #512	; 0x200
   16092:	bf16      	itet	ne
   16094:	7814      	ldrbne	r4, [r2, #0]
   16096:	6814      	ldreq	r4, [r2, #0]
   16098:	460e      	movne	r6, r1
   1609a:	f7ff b9b9 	b.w	15410 <_vfprintf_r+0x590>
   1609e:	9a07      	ldr	r2, [sp, #28]
   160a0:	f412 7600 	ands.w	r6, r2, #512	; 0x200
   160a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   160a6:	930d      	str	r3, [sp, #52]	; 0x34
   160a8:	bf16      	itet	ne
   160aa:	7814      	ldrbne	r4, [r2, #0]
   160ac:	6814      	ldreq	r4, [r2, #0]
   160ae:	460e      	movne	r6, r1
   160b0:	2301      	movs	r3, #1
   160b2:	f7ff b9b1 	b.w	15418 <_vfprintf_r+0x598>
   160b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   160b8:	930d      	str	r3, [sp, #52]	; 0x34
   160ba:	f41a 7600 	ands.w	r6, sl, #512	; 0x200
   160be:	bf16      	itet	ne
   160c0:	7814      	ldrbne	r4, [r2, #0]
   160c2:	6814      	ldreq	r4, [r2, #0]
   160c4:	460e      	movne	r6, r1
   160c6:	e6b7      	b.n	15e38 <_vfprintf_r+0xfb8>
   160c8:	4a92      	ldr	r2, [pc, #584]	; (16314 <_vfprintf_r+0x1494>)
   160ca:	920f      	str	r2, [sp, #60]	; 0x3c
   160cc:	f7ff bb83 	b.w	157d6 <_vfprintf_r+0x956>
   160d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   160d2:	991e      	ldr	r1, [sp, #120]	; 0x78
   160d4:	1aed      	subs	r5, r5, r3
   160d6:	461a      	mov	r2, r3
   160d8:	4628      	mov	r0, r5
   160da:	f7fe fe8d 	bl	14df8 <strncpy>
   160de:	f898 3001 	ldrb.w	r3, [r8, #1]
   160e2:	b10b      	cbz	r3, 160e8 <_vfprintf_r+0x1268>
   160e4:	f108 0801 	add.w	r8, r8, #1
   160e8:	4620      	mov	r0, r4
   160ea:	4631      	mov	r1, r6
   160ec:	220a      	movs	r2, #10
   160ee:	2300      	movs	r3, #0
   160f0:	2700      	movs	r7, #0
   160f2:	f7eb f861 	bl	11b8 <__aeabi_uldivmod>
   160f6:	e71c      	b.n	15f32 <_vfprintf_r+0x10b2>
   160f8:	222d      	movs	r2, #45	; 0x2d
   160fa:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
   160fe:	f7ff b8c1 	b.w	15284 <_vfprintf_r+0x404>
   16102:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16104:	990c      	ldr	r1, [sp, #48]	; 0x30
   16106:	18ae      	adds	r6, r5, r2
   16108:	1a76      	subs	r6, r6, r1
   1610a:	1ad5      	subs	r5, r2, r3
   1610c:	42ae      	cmp	r6, r5
   1610e:	bfa8      	it	ge
   16110:	462e      	movge	r6, r5
   16112:	e497      	b.n	15a44 <_vfprintf_r+0xbc4>
   16114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16116:	801a      	strh	r2, [r3, #0]
   16118:	465d      	mov	r5, fp
   1611a:	f7ff b87d 	b.w	15218 <_vfprintf_r+0x398>
   1611e:	f992 4000 	ldrsb.w	r4, [r2]
   16122:	930d      	str	r3, [sp, #52]	; 0x34
   16124:	17e6      	asrs	r6, r4, #31
   16126:	4633      	mov	r3, r6
   16128:	f7ff b91d 	b.w	15366 <_vfprintf_r+0x4e6>
   1612c:	2330      	movs	r3, #48	; 0x30
   1612e:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   16132:	2358      	movs	r3, #88	; 0x58
   16134:	f88d 308d 	strb.w	r3, [sp, #141]	; 0x8d
   16138:	f04a 0302 	orr.w	r3, sl, #2
   1613c:	930f      	str	r3, [sp, #60]	; 0x3c
   1613e:	9b08      	ldr	r3, [sp, #32]
   16140:	2b63      	cmp	r3, #99	; 0x63
   16142:	f300 8283 	bgt.w	1664c <_vfprintf_r+0x17cc>
   16146:	2300      	movs	r3, #0
   16148:	930e      	str	r3, [sp, #56]	; 0x38
   1614a:	ad3d      	add	r5, sp, #244	; 0xf4
   1614c:	f027 0320 	bic.w	r3, r7, #32
   16150:	9307      	str	r3, [sp, #28]
   16152:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16154:	1e1e      	subs	r6, r3, #0
   16156:	f44a 7a81 	orr.w	sl, sl, #258	; 0x102
   1615a:	f2c0 8184 	blt.w	16466 <_vfprintf_r+0x15e6>
   1615e:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16160:	930c      	str	r3, [sp, #48]	; 0x30
   16162:	2300      	movs	r3, #0
   16164:	9312      	str	r3, [sp, #72]	; 0x48
   16166:	2f61      	cmp	r7, #97	; 0x61
   16168:	f000 82ee 	beq.w	16748 <_vfprintf_r+0x18c8>
   1616c:	2f41      	cmp	r7, #65	; 0x41
   1616e:	f47f ada6 	bne.w	15cbe <_vfprintf_r+0xe3e>
   16172:	aa24      	add	r2, sp, #144	; 0x90
   16174:	980c      	ldr	r0, [sp, #48]	; 0x30
   16176:	4631      	mov	r1, r6
   16178:	f001 fba0 	bl	178bc <frexp>
   1617c:	2200      	movs	r2, #0
   1617e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   16182:	f7ea fba9 	bl	8d8 <__aeabi_dmul>
   16186:	4602      	mov	r2, r0
   16188:	460b      	mov	r3, r1
   1618a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   1618e:	2200      	movs	r2, #0
   16190:	2300      	movs	r3, #0
   16192:	f7eb f881 	bl	1298 <__aeabi_dcmpeq>
   16196:	b108      	cbz	r0, 1619c <_vfprintf_r+0x131c>
   16198:	2301      	movs	r3, #1
   1619a:	9324      	str	r3, [sp, #144]	; 0x90
   1619c:	4b5e      	ldr	r3, [pc, #376]	; (16318 <_vfprintf_r+0x1498>)
   1619e:	930c      	str	r3, [sp, #48]	; 0x30
   161a0:	9b08      	ldr	r3, [sp, #32]
   161a2:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
   161a6:	e9cd 7b13 	strd	r7, fp, [sp, #76]	; 0x4c
   161aa:	f8cd 9084 	str.w	r9, [sp, #132]	; 0x84
   161ae:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   161b2:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
   161b6:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
   161ba:	1e5e      	subs	r6, r3, #1
   161bc:	462c      	mov	r4, r5
   161be:	9510      	str	r5, [sp, #64]	; 0x40
   161c0:	e005      	b.n	161ce <_vfprintf_r+0x134e>
   161c2:	2200      	movs	r2, #0
   161c4:	2300      	movs	r3, #0
   161c6:	3e01      	subs	r6, #1
   161c8:	f7eb f866 	bl	1298 <__aeabi_dcmpeq>
   161cc:	b9e0      	cbnz	r0, 16208 <_vfprintf_r+0x1388>
   161ce:	4b53      	ldr	r3, [pc, #332]	; (1631c <_vfprintf_r+0x149c>)
   161d0:	2200      	movs	r2, #0
   161d2:	4640      	mov	r0, r8
   161d4:	4649      	mov	r1, r9
   161d6:	f7ea fb7f 	bl	8d8 <__aeabi_dmul>
   161da:	4689      	mov	r9, r1
   161dc:	4680      	mov	r8, r0
   161de:	f7eb f93d 	bl	145c <__aeabi_d2iz>
   161e2:	4605      	mov	r5, r0
   161e4:	f7ea fb0e 	bl	804 <__aeabi_i2d>
   161e8:	4602      	mov	r2, r0
   161ea:	460b      	mov	r3, r1
   161ec:	4640      	mov	r0, r8
   161ee:	4649      	mov	r1, r9
   161f0:	f7ea f9ba 	bl	568 <__aeabi_dsub>
   161f4:	f81b 3005 	ldrb.w	r3, [fp, r5]
   161f8:	1c72      	adds	r2, r6, #1
   161fa:	46a2      	mov	sl, r4
   161fc:	4637      	mov	r7, r6
   161fe:	f804 3b01 	strb.w	r3, [r4], #1
   16202:	4680      	mov	r8, r0
   16204:	4689      	mov	r9, r1
   16206:	d1dc      	bne.n	161c2 <_vfprintf_r+0x1342>
   16208:	4640      	mov	r0, r8
   1620a:	4649      	mov	r1, r9
   1620c:	4b44      	ldr	r3, [pc, #272]	; (16320 <_vfprintf_r+0x14a0>)
   1620e:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
   16212:	f8dd 9084 	ldr.w	r9, [sp, #132]	; 0x84
   16216:	2200      	movs	r2, #0
   16218:	463e      	mov	r6, r7
   1621a:	e9dd 7b13 	ldrd	r7, fp, [sp, #76]	; 0x4c
   1621e:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
   16222:	9514      	str	r5, [sp, #80]	; 0x50
   16224:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
   16228:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1622a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   1622e:	f7eb f85b 	bl	12e8 <__aeabi_dcmpgt>
   16232:	2800      	cmp	r0, #0
   16234:	f040 8226 	bne.w	16684 <_vfprintf_r+0x1804>
   16238:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   1623c:	4b38      	ldr	r3, [pc, #224]	; (16320 <_vfprintf_r+0x14a0>)
   1623e:	2200      	movs	r2, #0
   16240:	f7eb f82a 	bl	1298 <__aeabi_dcmpeq>
   16244:	b118      	cbz	r0, 1624e <_vfprintf_r+0x13ce>
   16246:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16248:	07db      	lsls	r3, r3, #31
   1624a:	f100 821b 	bmi.w	16684 <_vfprintf_r+0x1804>
   1624e:	2e00      	cmp	r6, #0
   16250:	4633      	mov	r3, r6
   16252:	db06      	blt.n	16262 <_vfprintf_r+0x13e2>
   16254:	3301      	adds	r3, #1
   16256:	4423      	add	r3, r4
   16258:	2230      	movs	r2, #48	; 0x30
   1625a:	f804 2b01 	strb.w	r2, [r4], #1
   1625e:	42a3      	cmp	r3, r4
   16260:	d1fb      	bne.n	1625a <_vfprintf_r+0x13da>
   16262:	1b63      	subs	r3, r4, r5
   16264:	9314      	str	r3, [sp, #80]	; 0x50
   16266:	e54c      	b.n	15d02 <_vfprintf_r+0xe82>
   16268:	9909      	ldr	r1, [sp, #36]	; 0x24
   1626a:	aa2a      	add	r2, sp, #168	; 0xa8
   1626c:	4648      	mov	r0, r9
   1626e:	f001 fba3 	bl	179b8 <__sprint_r>
   16272:	2800      	cmp	r0, #0
   16274:	f47e af38 	bne.w	150e8 <_vfprintf_r+0x268>
   16278:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   1627c:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1627e:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   16282:	f7ff bac5 	b.w	15810 <_vfprintf_r+0x990>
   16286:	6d88      	ldr	r0, [r1, #88]	; 0x58
   16288:	f003 fd12 	bl	19cb0 <__retarget_lock_release_recursive>
   1628c:	f7fe befe 	b.w	1508c <_vfprintf_r+0x20c>
   16290:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16292:	1cde      	adds	r6, r3, #3
   16294:	db02      	blt.n	1629c <_vfprintf_r+0x141c>
   16296:	9a08      	ldr	r2, [sp, #32]
   16298:	429a      	cmp	r2, r3
   1629a:	da04      	bge.n	162a6 <_vfprintf_r+0x1426>
   1629c:	3f02      	subs	r7, #2
   1629e:	f027 0320 	bic.w	r3, r7, #32
   162a2:	9307      	str	r3, [sp, #28]
   162a4:	e537      	b.n	15d16 <_vfprintf_r+0xe96>
   162a6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
   162aa:	429a      	cmp	r2, r3
   162ac:	f300 8177 	bgt.w	1659e <_vfprintf_r+0x171e>
   162b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   162b2:	07d0      	lsls	r0, r2, #31
   162b4:	f140 8260 	bpl.w	16778 <_vfprintf_r+0x18f8>
   162b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
   162ba:	4413      	add	r3, r2
   162bc:	930c      	str	r3, [sp, #48]	; 0x30
   162be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   162c0:	0559      	lsls	r1, r3, #21
   162c2:	d503      	bpl.n	162cc <_vfprintf_r+0x144c>
   162c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   162c6:	2b00      	cmp	r3, #0
   162c8:	f300 8268 	bgt.w	1679c <_vfprintf_r+0x191c>
   162cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   162ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   162d2:	9307      	str	r3, [sp, #28]
   162d4:	2767      	movs	r7, #103	; 0x67
   162d6:	2300      	movs	r3, #0
   162d8:	9310      	str	r3, [sp, #64]	; 0x40
   162da:	9315      	str	r3, [sp, #84]	; 0x54
   162dc:	e581      	b.n	15de2 <_vfprintf_r+0xf62>
   162de:	222d      	movs	r2, #45	; 0x2d
   162e0:	2300      	movs	r3, #0
   162e2:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
   162e6:	9308      	str	r3, [sp, #32]
   162e8:	f7fe bfdf 	b.w	152aa <_vfprintf_r+0x42a>
   162ec:	4645      	mov	r5, r8
   162ee:	460c      	mov	r4, r1
   162f0:	4690      	mov	r8, r2
   162f2:	3301      	adds	r3, #1
   162f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   162f6:	f8c8 2000 	str.w	r2, [r8]
   162fa:	4434      	add	r4, r6
   162fc:	2b07      	cmp	r3, #7
   162fe:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   16302:	f8c8 6004 	str.w	r6, [r8, #4]
   16306:	f300 81e6 	bgt.w	166d6 <_vfprintf_r+0x1856>
   1630a:	f108 0808 	add.w	r8, r8, #8
   1630e:	f7ff bb64 	b.w	159da <_vfprintf_r+0xb5a>
   16312:	bf00      	nop
   16314:	000201e4 	.word	0x000201e4
   16318:	000201b8 	.word	0x000201b8
   1631c:	40300000 	.word	0x40300000
   16320:	3fe00000 	.word	0x3fe00000
   16324:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16326:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   16328:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
   1632c:	4642      	mov	r2, r8
   1632e:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
   16332:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
   16336:	18eb      	adds	r3, r5, r3
   16338:	9308      	str	r3, [sp, #32]
   1633a:	9f1d      	ldr	r7, [sp, #116]	; 0x74
   1633c:	f8dd a07c 	ldr.w	sl, [sp, #124]	; 0x7c
   16340:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   16344:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16346:	9512      	str	r5, [sp, #72]	; 0x48
   16348:	4621      	mov	r1, r4
   1634a:	f1b8 0f00 	cmp.w	r8, #0
   1634e:	d02e      	beq.n	163ae <_vfprintf_r+0x152e>
   16350:	2b00      	cmp	r3, #0
   16352:	d16c      	bne.n	1642e <_vfprintf_r+0x15ae>
   16354:	3f01      	subs	r7, #1
   16356:	f108 38ff 	add.w	r8, r8, #4294967295
   1635a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1635c:	e9c2 3a00 	strd	r3, sl, [r2]
   16360:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   16362:	3301      	adds	r3, #1
   16364:	4451      	add	r1, sl
   16366:	2b07      	cmp	r3, #7
   16368:	912c      	str	r1, [sp, #176]	; 0xb0
   1636a:	932b      	str	r3, [sp, #172]	; 0xac
   1636c:	dc63      	bgt.n	16436 <_vfprintf_r+0x15b6>
   1636e:	3208      	adds	r2, #8
   16370:	9b08      	ldr	r3, [sp, #32]
   16372:	7838      	ldrb	r0, [r7, #0]
   16374:	1b9b      	subs	r3, r3, r6
   16376:	4283      	cmp	r3, r0
   16378:	bfa8      	it	ge
   1637a:	4603      	movge	r3, r0
   1637c:	2b00      	cmp	r3, #0
   1637e:	461c      	mov	r4, r3
   16380:	dd0a      	ble.n	16398 <_vfprintf_r+0x1518>
   16382:	982b      	ldr	r0, [sp, #172]	; 0xac
   16384:	3001      	adds	r0, #1
   16386:	4419      	add	r1, r3
   16388:	2807      	cmp	r0, #7
   1638a:	e9c2 6300 	strd	r6, r3, [r2]
   1638e:	912c      	str	r1, [sp, #176]	; 0xb0
   16390:	902b      	str	r0, [sp, #172]	; 0xac
   16392:	dc5b      	bgt.n	1644c <_vfprintf_r+0x15cc>
   16394:	7838      	ldrb	r0, [r7, #0]
   16396:	3208      	adds	r2, #8
   16398:	2c00      	cmp	r4, #0
   1639a:	bfac      	ite	ge
   1639c:	1b05      	subge	r5, r0, r4
   1639e:	4605      	movlt	r5, r0
   163a0:	2d00      	cmp	r5, #0
   163a2:	dc16      	bgt.n	163d2 <_vfprintf_r+0x1552>
   163a4:	4406      	add	r6, r0
   163a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
   163a8:	f1b8 0f00 	cmp.w	r8, #0
   163ac:	d1d0      	bne.n	16350 <_vfprintf_r+0x14d0>
   163ae:	2b00      	cmp	r3, #0
   163b0:	d13d      	bne.n	1642e <_vfprintf_r+0x15ae>
   163b2:	9d12      	ldr	r5, [sp, #72]	; 0x48
   163b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   163b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   163ba:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
   163be:	971d      	str	r7, [sp, #116]	; 0x74
   163c0:	18eb      	adds	r3, r5, r3
   163c2:	429e      	cmp	r6, r3
   163c4:	bf28      	it	cs
   163c6:	461e      	movcs	r6, r3
   163c8:	4690      	mov	r8, r2
   163ca:	460c      	mov	r4, r1
   163cc:	960c      	str	r6, [sp, #48]	; 0x30
   163ce:	f7ff bb0b 	b.w	159e8 <_vfprintf_r+0xb68>
   163d2:	2d10      	cmp	r5, #16
   163d4:	982b      	ldr	r0, [sp, #172]	; 0xac
   163d6:	dd1d      	ble.n	16414 <_vfprintf_r+0x1594>
   163d8:	2410      	movs	r4, #16
   163da:	e004      	b.n	163e6 <_vfprintf_r+0x1566>
   163dc:	3d10      	subs	r5, #16
   163de:	2d10      	cmp	r5, #16
   163e0:	f102 0208 	add.w	r2, r2, #8
   163e4:	dd16      	ble.n	16414 <_vfprintf_r+0x1594>
   163e6:	3001      	adds	r0, #1
   163e8:	4ba5      	ldr	r3, [pc, #660]	; (16680 <_vfprintf_r+0x1800>)
   163ea:	3110      	adds	r1, #16
   163ec:	2807      	cmp	r0, #7
   163ee:	e9c2 3400 	strd	r3, r4, [r2]
   163f2:	e9cd 012b 	strd	r0, r1, [sp, #172]	; 0xac
   163f6:	ddf1      	ble.n	163dc <_vfprintf_r+0x155c>
   163f8:	aa2a      	add	r2, sp, #168	; 0xa8
   163fa:	4659      	mov	r1, fp
   163fc:	4648      	mov	r0, r9
   163fe:	f001 fadb 	bl	179b8 <__sprint_r>
   16402:	2800      	cmp	r0, #0
   16404:	f47e ae70 	bne.w	150e8 <_vfprintf_r+0x268>
   16408:	3d10      	subs	r5, #16
   1640a:	2d10      	cmp	r5, #16
   1640c:	e9dd 012b 	ldrd	r0, r1, [sp, #172]	; 0xac
   16410:	aa2d      	add	r2, sp, #180	; 0xb4
   16412:	dce8      	bgt.n	163e6 <_vfprintf_r+0x1566>
   16414:	3001      	adds	r0, #1
   16416:	4b9a      	ldr	r3, [pc, #616]	; (16680 <_vfprintf_r+0x1800>)
   16418:	6055      	str	r5, [r2, #4]
   1641a:	4429      	add	r1, r5
   1641c:	2807      	cmp	r0, #7
   1641e:	e9cd 012b 	strd	r0, r1, [sp, #172]	; 0xac
   16422:	6013      	str	r3, [r2, #0]
   16424:	dc42      	bgt.n	164ac <_vfprintf_r+0x162c>
   16426:	7838      	ldrb	r0, [r7, #0]
   16428:	3208      	adds	r2, #8
   1642a:	4406      	add	r6, r0
   1642c:	e7bb      	b.n	163a6 <_vfprintf_r+0x1526>
   1642e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16430:	3b01      	subs	r3, #1
   16432:	9310      	str	r3, [sp, #64]	; 0x40
   16434:	e791      	b.n	1635a <_vfprintf_r+0x14da>
   16436:	aa2a      	add	r2, sp, #168	; 0xa8
   16438:	4659      	mov	r1, fp
   1643a:	4648      	mov	r0, r9
   1643c:	f001 fabc 	bl	179b8 <__sprint_r>
   16440:	2800      	cmp	r0, #0
   16442:	f47e ae51 	bne.w	150e8 <_vfprintf_r+0x268>
   16446:	992c      	ldr	r1, [sp, #176]	; 0xb0
   16448:	aa2d      	add	r2, sp, #180	; 0xb4
   1644a:	e791      	b.n	16370 <_vfprintf_r+0x14f0>
   1644c:	aa2a      	add	r2, sp, #168	; 0xa8
   1644e:	4659      	mov	r1, fp
   16450:	4648      	mov	r0, r9
   16452:	f001 fab1 	bl	179b8 <__sprint_r>
   16456:	2800      	cmp	r0, #0
   16458:	f47e ae46 	bne.w	150e8 <_vfprintf_r+0x268>
   1645c:	7838      	ldrb	r0, [r7, #0]
   1645e:	992c      	ldr	r1, [sp, #176]	; 0xb0
   16460:	aa2d      	add	r2, sp, #180	; 0xb4
   16462:	e799      	b.n	16398 <_vfprintf_r+0x1518>
   16464:	930e      	str	r3, [sp, #56]	; 0x38
   16466:	e9dd 3416 	ldrd	r3, r4, [sp, #88]	; 0x58
   1646a:	930c      	str	r3, [sp, #48]	; 0x30
   1646c:	232d      	movs	r3, #45	; 0x2d
   1646e:	f104 4600 	add.w	r6, r4, #2147483648	; 0x80000000
   16472:	9312      	str	r3, [sp, #72]	; 0x48
   16474:	e677      	b.n	16166 <_vfprintf_r+0x12e6>
   16476:	9909      	ldr	r1, [sp, #36]	; 0x24
   16478:	aa2a      	add	r2, sp, #168	; 0xa8
   1647a:	4648      	mov	r0, r9
   1647c:	f001 fa9c 	bl	179b8 <__sprint_r>
   16480:	2800      	cmp	r0, #0
   16482:	f47e ae31 	bne.w	150e8 <_vfprintf_r+0x268>
   16486:	9a24      	ldr	r2, [sp, #144]	; 0x90
   16488:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   1648a:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   1648e:	f7ff bbb7 	b.w	15c00 <_vfprintf_r+0xd80>
   16492:	9909      	ldr	r1, [sp, #36]	; 0x24
   16494:	aa2a      	add	r2, sp, #168	; 0xa8
   16496:	4648      	mov	r0, r9
   16498:	f001 fa8e 	bl	179b8 <__sprint_r>
   1649c:	2800      	cmp	r0, #0
   1649e:	f47e ae23 	bne.w	150e8 <_vfprintf_r+0x268>
   164a2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   164a4:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   164a8:	f7ff ba90 	b.w	159cc <_vfprintf_r+0xb4c>
   164ac:	aa2a      	add	r2, sp, #168	; 0xa8
   164ae:	4659      	mov	r1, fp
   164b0:	4648      	mov	r0, r9
   164b2:	f001 fa81 	bl	179b8 <__sprint_r>
   164b6:	2800      	cmp	r0, #0
   164b8:	f47e ae16 	bne.w	150e8 <_vfprintf_r+0x268>
   164bc:	7838      	ldrb	r0, [r7, #0]
   164be:	992c      	ldr	r1, [sp, #176]	; 0xb0
   164c0:	aa2d      	add	r2, sp, #180	; 0xb4
   164c2:	4406      	add	r6, r0
   164c4:	e76f      	b.n	163a6 <_vfprintf_r+0x1526>
   164c6:	9908      	ldr	r1, [sp, #32]
   164c8:	9101      	str	r1, [sp, #4]
   164ca:	a928      	add	r1, sp, #160	; 0xa0
   164cc:	9104      	str	r1, [sp, #16]
   164ce:	a925      	add	r1, sp, #148	; 0x94
   164d0:	9103      	str	r1, [sp, #12]
   164d2:	a924      	add	r1, sp, #144	; 0x90
   164d4:	9102      	str	r1, [sp, #8]
   164d6:	2103      	movs	r1, #3
   164d8:	4633      	mov	r3, r6
   164da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   164dc:	9100      	str	r1, [sp, #0]
   164de:	4648      	mov	r0, r9
   164e0:	f7ec f8a2 	bl	2628 <_dtoa_r>
   164e4:	7803      	ldrb	r3, [r0, #0]
   164e6:	2b30      	cmp	r3, #48	; 0x30
   164e8:	4605      	mov	r5, r0
   164ea:	f000 818d 	beq.w	16808 <_vfprintf_r+0x1988>
   164ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
   164f0:	9a08      	ldr	r2, [sp, #32]
   164f2:	4413      	add	r3, r2
   164f4:	18ec      	adds	r4, r5, r3
   164f6:	980c      	ldr	r0, [sp, #48]	; 0x30
   164f8:	4631      	mov	r1, r6
   164fa:	2200      	movs	r2, #0
   164fc:	2300      	movs	r3, #0
   164fe:	f7ea fecb 	bl	1298 <__aeabi_dcmpeq>
   16502:	b110      	cbz	r0, 1650a <_vfprintf_r+0x168a>
   16504:	4623      	mov	r3, r4
   16506:	f7ff bbfa 	b.w	15cfe <_vfprintf_r+0xe7e>
   1650a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   1650c:	42a3      	cmp	r3, r4
   1650e:	f4bf abf6 	bcs.w	15cfe <_vfprintf_r+0xe7e>
   16512:	2130      	movs	r1, #48	; 0x30
   16514:	1c5a      	adds	r2, r3, #1
   16516:	9228      	str	r2, [sp, #160]	; 0xa0
   16518:	7019      	strb	r1, [r3, #0]
   1651a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   1651c:	429c      	cmp	r4, r3
   1651e:	d8f9      	bhi.n	16514 <_vfprintf_r+0x1694>
   16520:	f7ff bbed 	b.w	15cfe <_vfprintf_r+0xe7e>
   16524:	9909      	ldr	r1, [sp, #36]	; 0x24
   16526:	aa2a      	add	r2, sp, #168	; 0xa8
   16528:	4648      	mov	r0, r9
   1652a:	f001 fa45 	bl	179b8 <__sprint_r>
   1652e:	2800      	cmp	r0, #0
   16530:	f47e adda 	bne.w	150e8 <_vfprintf_r+0x268>
   16534:	9b24      	ldr	r3, [sp, #144]	; 0x90
   16536:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   16538:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   1653c:	f7ff ba6a 	b.w	15a14 <_vfprintf_r+0xb94>
   16540:	9b08      	ldr	r3, [sp, #32]
   16542:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   16546:	940d      	str	r4, [sp, #52]	; 0x34
   16548:	9307      	str	r3, [sp, #28]
   1654a:	930c      	str	r3, [sp, #48]	; 0x30
   1654c:	9008      	str	r0, [sp, #32]
   1654e:	9010      	str	r0, [sp, #64]	; 0x40
   16550:	9015      	str	r0, [sp, #84]	; 0x54
   16552:	9013      	str	r0, [sp, #76]	; 0x4c
   16554:	f7fe bea6 	b.w	152a4 <_vfprintf_r+0x424>
   16558:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1655a:	9913      	ldr	r1, [sp, #76]	; 0x4c
   1655c:	9a08      	ldr	r2, [sp, #32]
   1655e:	f003 0301 	and.w	r3, r3, #1
   16562:	2900      	cmp	r1, #0
   16564:	ea43 0302 	orr.w	r3, r3, r2
   16568:	f340 8162 	ble.w	16830 <_vfprintf_r+0x19b0>
   1656c:	2b00      	cmp	r3, #0
   1656e:	f040 813c 	bne.w	167ea <_vfprintf_r+0x196a>
   16572:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16574:	930c      	str	r3, [sp, #48]	; 0x30
   16576:	2766      	movs	r7, #102	; 0x66
   16578:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1657a:	055a      	lsls	r2, r3, #21
   1657c:	f100 810f 	bmi.w	1679e <_vfprintf_r+0x191e>
   16580:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16582:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   16586:	9307      	str	r3, [sp, #28]
   16588:	e6a5      	b.n	162d6 <_vfprintf_r+0x1456>
   1658a:	9909      	ldr	r1, [sp, #36]	; 0x24
   1658c:	9818      	ldr	r0, [sp, #96]	; 0x60
   1658e:	aa2a      	add	r2, sp, #168	; 0xa8
   16590:	f001 fa12 	bl	179b8 <__sprint_r>
   16594:	2800      	cmp	r0, #0
   16596:	f43e ae47 	beq.w	15228 <_vfprintf_r+0x3a8>
   1659a:	f7fe bdab 	b.w	150f4 <_vfprintf_r+0x274>
   1659e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   165a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
   165a2:	189a      	adds	r2, r3, r2
   165a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   165a6:	920c      	str	r2, [sp, #48]	; 0x30
   165a8:	2b00      	cmp	r3, #0
   165aa:	f340 8124 	ble.w	167f6 <_vfprintf_r+0x1976>
   165ae:	2767      	movs	r7, #103	; 0x67
   165b0:	e7e2      	b.n	16578 <_vfprintf_r+0x16f8>
   165b2:	2300      	movs	r3, #0
   165b4:	9308      	str	r3, [sp, #32]
   165b6:	f7fe bcc8 	b.w	14f4a <_vfprintf_r+0xca>
   165ba:	9909      	ldr	r1, [sp, #36]	; 0x24
   165bc:	aa2a      	add	r2, sp, #168	; 0xa8
   165be:	4648      	mov	r0, r9
   165c0:	f001 f9fa 	bl	179b8 <__sprint_r>
   165c4:	2800      	cmp	r0, #0
   165c6:	f47e ad8f 	bne.w	150e8 <_vfprintf_r+0x268>
   165ca:	9d24      	ldr	r5, [sp, #144]	; 0x90
   165cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   165ce:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   165d0:	1b5d      	subs	r5, r3, r5
   165d2:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   165d6:	f7ff ba35 	b.w	15a44 <_vfprintf_r+0xbc4>
   165da:	9b08      	ldr	r3, [sp, #32]
   165dc:	18ec      	adds	r4, r5, r3
   165de:	e78a      	b.n	164f6 <_vfprintf_r+0x1676>
   165e0:	4256      	negs	r6, r2
   165e2:	3210      	adds	r2, #16
   165e4:	f280 814d 	bge.w	16882 <_vfprintf_r+0x1a02>
   165e8:	4825      	ldr	r0, [pc, #148]	; (16680 <_vfprintf_r+0x1800>)
   165ea:	900f      	str	r0, [sp, #60]	; 0x3c
   165ec:	4642      	mov	r2, r8
   165ee:	4621      	mov	r1, r4
   165f0:	46a8      	mov	r8, r5
   165f2:	2710      	movs	r7, #16
   165f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
   165f6:	4604      	mov	r4, r0
   165f8:	e003      	b.n	16602 <_vfprintf_r+0x1782>
   165fa:	3208      	adds	r2, #8
   165fc:	3e10      	subs	r6, #16
   165fe:	2e10      	cmp	r6, #16
   16600:	dd76      	ble.n	166f0 <_vfprintf_r+0x1870>
   16602:	3301      	adds	r3, #1
   16604:	3110      	adds	r1, #16
   16606:	2b07      	cmp	r3, #7
   16608:	e9c2 4700 	strd	r4, r7, [r2]
   1660c:	e9cd 312b 	strd	r3, r1, [sp, #172]	; 0xac
   16610:	ddf3      	ble.n	165fa <_vfprintf_r+0x177a>
   16612:	aa2a      	add	r2, sp, #168	; 0xa8
   16614:	4629      	mov	r1, r5
   16616:	4648      	mov	r0, r9
   16618:	f001 f9ce 	bl	179b8 <__sprint_r>
   1661c:	2800      	cmp	r0, #0
   1661e:	f47e ad63 	bne.w	150e8 <_vfprintf_r+0x268>
   16622:	e9dd 312b 	ldrd	r3, r1, [sp, #172]	; 0xac
   16626:	aa2d      	add	r2, sp, #180	; 0xb4
   16628:	e7e8      	b.n	165fc <_vfprintf_r+0x177c>
   1662a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1662c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   1662e:	07df      	lsls	r7, r3, #31
   16630:	d407      	bmi.n	16642 <_vfprintf_r+0x17c2>
   16632:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16634:	899b      	ldrh	r3, [r3, #12]
   16636:	059e      	lsls	r6, r3, #22
   16638:	d403      	bmi.n	16642 <_vfprintf_r+0x17c2>
   1663a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1663c:	6d98      	ldr	r0, [r3, #88]	; 0x58
   1663e:	f003 fb37 	bl	19cb0 <__retarget_lock_release_recursive>
   16642:	f04f 33ff 	mov.w	r3, #4294967295
   16646:	930b      	str	r3, [sp, #44]	; 0x2c
   16648:	f7fe bd5d 	b.w	15106 <_vfprintf_r+0x286>
   1664c:	1c59      	adds	r1, r3, #1
   1664e:	4648      	mov	r0, r9
   16650:	f7fe f85c 	bl	1470c <_malloc_r>
   16654:	4605      	mov	r5, r0
   16656:	2800      	cmp	r0, #0
   16658:	f000 811a 	beq.w	16890 <_vfprintf_r+0x1a10>
   1665c:	900e      	str	r0, [sp, #56]	; 0x38
   1665e:	e575      	b.n	1614c <_vfprintf_r+0x12cc>
   16660:	1c4c      	adds	r4, r1, #1
   16662:	a928      	add	r1, sp, #160	; 0xa0
   16664:	9104      	str	r1, [sp, #16]
   16666:	a925      	add	r1, sp, #148	; 0x94
   16668:	9103      	str	r1, [sp, #12]
   1666a:	a924      	add	r1, sp, #144	; 0x90
   1666c:	9102      	str	r1, [sp, #8]
   1666e:	2102      	movs	r1, #2
   16670:	9401      	str	r4, [sp, #4]
   16672:	9100      	str	r1, [sp, #0]
   16674:	4648      	mov	r0, r9
   16676:	f7eb ffd7 	bl	2628 <_dtoa_r>
   1667a:	4605      	mov	r5, r0
   1667c:	442c      	add	r4, r5
   1667e:	e73a      	b.n	164f6 <_vfprintf_r+0x1676>
   16680:	000201e4 	.word	0x000201e4
   16684:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16686:	9328      	str	r3, [sp, #160]	; 0xa0
   16688:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1668a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
   1668e:	7bd9      	ldrb	r1, [r3, #15]
   16690:	428a      	cmp	r2, r1
   16692:	4623      	mov	r3, r4
   16694:	d109      	bne.n	166aa <_vfprintf_r+0x182a>
   16696:	2030      	movs	r0, #48	; 0x30
   16698:	f803 0c01 	strb.w	r0, [r3, #-1]
   1669c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   1669e:	1e5a      	subs	r2, r3, #1
   166a0:	9228      	str	r2, [sp, #160]	; 0xa0
   166a2:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   166a6:	4291      	cmp	r1, r2
   166a8:	d0f6      	beq.n	16698 <_vfprintf_r+0x1818>
   166aa:	2a39      	cmp	r2, #57	; 0x39
   166ac:	bf0b      	itete	eq
   166ae:	9a0c      	ldreq	r2, [sp, #48]	; 0x30
   166b0:	3201      	addne	r2, #1
   166b2:	7a92      	ldrbeq	r2, [r2, #10]
   166b4:	b2d2      	uxtbne	r2, r2
   166b6:	f803 2c01 	strb.w	r2, [r3, #-1]
   166ba:	e5d2      	b.n	16262 <_vfprintf_r+0x13e2>
   166bc:	2330      	movs	r3, #48	; 0x30
   166be:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   166c2:	2378      	movs	r3, #120	; 0x78
   166c4:	e536      	b.n	16134 <_vfprintf_r+0x12b4>
   166c6:	4a78      	ldr	r2, [pc, #480]	; (168a8 <_vfprintf_r+0x1a28>)
   166c8:	920f      	str	r2, [sp, #60]	; 0x3c
   166ca:	f7ff b845 	b.w	15758 <_vfprintf_r+0x8d8>
   166ce:	2306      	movs	r3, #6
   166d0:	9308      	str	r3, [sp, #32]
   166d2:	f7ff bae5 	b.w	15ca0 <_vfprintf_r+0xe20>
   166d6:	9909      	ldr	r1, [sp, #36]	; 0x24
   166d8:	aa2a      	add	r2, sp, #168	; 0xa8
   166da:	4648      	mov	r0, r9
   166dc:	f001 f96c 	bl	179b8 <__sprint_r>
   166e0:	2800      	cmp	r0, #0
   166e2:	f47e ad01 	bne.w	150e8 <_vfprintf_r+0x268>
   166e6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   166e8:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   166ec:	f7ff b975 	b.w	159da <_vfprintf_r+0xb5a>
   166f0:	4645      	mov	r5, r8
   166f2:	460c      	mov	r4, r1
   166f4:	4690      	mov	r8, r2
   166f6:	3301      	adds	r3, #1
   166f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   166fa:	f8c8 2000 	str.w	r2, [r8]
   166fe:	4434      	add	r4, r6
   16700:	2b07      	cmp	r3, #7
   16702:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   16706:	f8c8 6004 	str.w	r6, [r8, #4]
   1670a:	f77f aa8e 	ble.w	15c2a <_vfprintf_r+0xdaa>
   1670e:	9909      	ldr	r1, [sp, #36]	; 0x24
   16710:	aa2a      	add	r2, sp, #168	; 0xa8
   16712:	4648      	mov	r0, r9
   16714:	f001 f950 	bl	179b8 <__sprint_r>
   16718:	2800      	cmp	r0, #0
   1671a:	f47e ace5 	bne.w	150e8 <_vfprintf_r+0x268>
   1671e:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   16722:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   16726:	f7ff b876 	b.w	15816 <_vfprintf_r+0x996>
   1672a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1672c:	4d5f      	ldr	r5, [pc, #380]	; (168ac <_vfprintf_r+0x1a2c>)
   1672e:	2b00      	cmp	r3, #0
   16730:	bfb4      	ite	lt
   16732:	222d      	movlt	r2, #45	; 0x2d
   16734:	f89d 208b 	ldrbge.w	r2, [sp, #139]	; 0x8b
   16738:	4b5d      	ldr	r3, [pc, #372]	; (168b0 <_vfprintf_r+0x1a30>)
   1673a:	bfb8      	it	lt
   1673c:	f88d 208b 	strblt.w	r2, [sp, #139]	; 0x8b
   16740:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   16744:	f7fe bda2 	b.w	1528c <_vfprintf_r+0x40c>
   16748:	aa24      	add	r2, sp, #144	; 0x90
   1674a:	980c      	ldr	r0, [sp, #48]	; 0x30
   1674c:	4631      	mov	r1, r6
   1674e:	f001 f8b5 	bl	178bc <frexp>
   16752:	2200      	movs	r2, #0
   16754:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   16758:	f7ea f8be 	bl	8d8 <__aeabi_dmul>
   1675c:	4602      	mov	r2, r0
   1675e:	460b      	mov	r3, r1
   16760:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   16764:	2200      	movs	r2, #0
   16766:	2300      	movs	r3, #0
   16768:	f7ea fd96 	bl	1298 <__aeabi_dcmpeq>
   1676c:	b108      	cbz	r0, 16772 <_vfprintf_r+0x18f2>
   1676e:	2301      	movs	r3, #1
   16770:	9324      	str	r3, [sp, #144]	; 0x90
   16772:	4b50      	ldr	r3, [pc, #320]	; (168b4 <_vfprintf_r+0x1a34>)
   16774:	930c      	str	r3, [sp, #48]	; 0x30
   16776:	e513      	b.n	161a0 <_vfprintf_r+0x1320>
   16778:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1677a:	930c      	str	r3, [sp, #48]	; 0x30
   1677c:	e59f      	b.n	162be <_vfprintf_r+0x143e>
   1677e:	2900      	cmp	r1, #0
   16780:	d16a      	bne.n	16858 <_vfprintf_r+0x19d8>
   16782:	2230      	movs	r2, #48	; 0x30
   16784:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
   16788:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
   1678c:	3330      	adds	r3, #48	; 0x30
   1678e:	f802 3b01 	strb.w	r3, [r2], #1
   16792:	ab26      	add	r3, sp, #152	; 0x98
   16794:	1ad3      	subs	r3, r2, r3
   16796:	931c      	str	r3, [sp, #112]	; 0x70
   16798:	f7ff bb0b 	b.w	15db2 <_vfprintf_r+0xf32>
   1679c:	2767      	movs	r7, #103	; 0x67
   1679e:	991d      	ldr	r1, [sp, #116]	; 0x74
   167a0:	780b      	ldrb	r3, [r1, #0]
   167a2:	2bff      	cmp	r3, #255	; 0xff
   167a4:	d07b      	beq.n	1689e <_vfprintf_r+0x1a1e>
   167a6:	2400      	movs	r4, #0
   167a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   167aa:	4620      	mov	r0, r4
   167ac:	e003      	b.n	167b6 <_vfprintf_r+0x1936>
   167ae:	3001      	adds	r0, #1
   167b0:	3101      	adds	r1, #1
   167b2:	2bff      	cmp	r3, #255	; 0xff
   167b4:	d008      	beq.n	167c8 <_vfprintf_r+0x1948>
   167b6:	4293      	cmp	r3, r2
   167b8:	da06      	bge.n	167c8 <_vfprintf_r+0x1948>
   167ba:	1ad2      	subs	r2, r2, r3
   167bc:	784b      	ldrb	r3, [r1, #1]
   167be:	2b00      	cmp	r3, #0
   167c0:	d1f5      	bne.n	167ae <_vfprintf_r+0x192e>
   167c2:	780b      	ldrb	r3, [r1, #0]
   167c4:	3401      	adds	r4, #1
   167c6:	e7f4      	b.n	167b2 <_vfprintf_r+0x1932>
   167c8:	911d      	str	r1, [sp, #116]	; 0x74
   167ca:	9213      	str	r2, [sp, #76]	; 0x4c
   167cc:	9015      	str	r0, [sp, #84]	; 0x54
   167ce:	9410      	str	r4, [sp, #64]	; 0x40
   167d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
   167d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   167d4:	991f      	ldr	r1, [sp, #124]	; 0x7c
   167d6:	4413      	add	r3, r2
   167d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   167da:	fb01 2303 	mla	r3, r1, r3, r2
   167de:	930c      	str	r3, [sp, #48]	; 0x30
   167e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   167e4:	9307      	str	r3, [sp, #28]
   167e6:	f7ff bafc 	b.w	15de2 <_vfprintf_r+0xf62>
   167ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
   167ec:	18cb      	adds	r3, r1, r3
   167ee:	441a      	add	r2, r3
   167f0:	920c      	str	r2, [sp, #48]	; 0x30
   167f2:	2766      	movs	r7, #102	; 0x66
   167f4:	e6c0      	b.n	16578 <_vfprintf_r+0x16f8>
   167f6:	f1c3 0301 	rsb	r3, r3, #1
   167fa:	441a      	add	r2, r3
   167fc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   16800:	920c      	str	r2, [sp, #48]	; 0x30
   16802:	9307      	str	r3, [sp, #28]
   16804:	2767      	movs	r7, #103	; 0x67
   16806:	e566      	b.n	162d6 <_vfprintf_r+0x1456>
   16808:	980c      	ldr	r0, [sp, #48]	; 0x30
   1680a:	4631      	mov	r1, r6
   1680c:	2200      	movs	r2, #0
   1680e:	2300      	movs	r3, #0
   16810:	f7ea fd42 	bl	1298 <__aeabi_dcmpeq>
   16814:	2800      	cmp	r0, #0
   16816:	f47f ae6a 	bne.w	164ee <_vfprintf_r+0x166e>
   1681a:	9b08      	ldr	r3, [sp, #32]
   1681c:	f1c3 0301 	rsb	r3, r3, #1
   16820:	9324      	str	r3, [sp, #144]	; 0x90
   16822:	e665      	b.n	164f0 <_vfprintf_r+0x1670>
   16824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16826:	07dc      	lsls	r4, r3, #31
   16828:	f57f aace 	bpl.w	15dc8 <_vfprintf_r+0xf48>
   1682c:	f7ff bac8 	b.w	15dc0 <_vfprintf_r+0xf40>
   16830:	b923      	cbnz	r3, 1683c <_vfprintf_r+0x19bc>
   16832:	2301      	movs	r3, #1
   16834:	9307      	str	r3, [sp, #28]
   16836:	2766      	movs	r7, #102	; 0x66
   16838:	930c      	str	r3, [sp, #48]	; 0x30
   1683a:	e54c      	b.n	162d6 <_vfprintf_r+0x1456>
   1683c:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1683e:	9a08      	ldr	r2, [sp, #32]
   16840:	3301      	adds	r3, #1
   16842:	441a      	add	r2, r3
   16844:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   16848:	920c      	str	r2, [sp, #48]	; 0x30
   1684a:	9307      	str	r3, [sp, #28]
   1684c:	2766      	movs	r7, #102	; 0x66
   1684e:	e542      	b.n	162d6 <_vfprintf_r+0x1456>
   16850:	4a15      	ldr	r2, [pc, #84]	; (168a8 <_vfprintf_r+0x1a28>)
   16852:	920f      	str	r2, [sp, #60]	; 0x3c
   16854:	f7ff bbb8 	b.w	15fc8 <_vfprintf_r+0x1148>
   16858:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
   1685c:	e796      	b.n	1678c <_vfprintf_r+0x190c>
   1685e:	4a12      	ldr	r2, [pc, #72]	; (168a8 <_vfprintf_r+0x1a28>)
   16860:	920f      	str	r2, [sp, #60]	; 0x3c
   16862:	e546      	b.n	162f2 <_vfprintf_r+0x1472>
   16864:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   16866:	f89b 7001 	ldrb.w	r7, [fp, #1]
   1686a:	4693      	mov	fp, r2
   1686c:	f853 2b04 	ldr.w	r2, [r3], #4
   16870:	930d      	str	r3, [sp, #52]	; 0x34
   16872:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
   16876:	9208      	str	r2, [sp, #32]
   16878:	f7fe bb65 	b.w	14f46 <_vfprintf_r+0xc6>
   1687c:	9c08      	ldr	r4, [sp, #32]
   1687e:	442c      	add	r4, r5
   16880:	e639      	b.n	164f6 <_vfprintf_r+0x1676>
   16882:	4a09      	ldr	r2, [pc, #36]	; (168a8 <_vfprintf_r+0x1a28>)
   16884:	920f      	str	r2, [sp, #60]	; 0x3c
   16886:	e736      	b.n	166f6 <_vfprintf_r+0x1876>
   16888:	2302      	movs	r3, #2
   1688a:	931c      	str	r3, [sp, #112]	; 0x70
   1688c:	f7ff ba91 	b.w	15db2 <_vfprintf_r+0xf32>
   16890:	9a09      	ldr	r2, [sp, #36]	; 0x24
   16892:	8993      	ldrh	r3, [r2, #12]
   16894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   16898:	8193      	strh	r3, [r2, #12]
   1689a:	f7fe bc2b 	b.w	150f4 <_vfprintf_r+0x274>
   1689e:	2300      	movs	r3, #0
   168a0:	9310      	str	r3, [sp, #64]	; 0x40
   168a2:	9315      	str	r3, [sp, #84]	; 0x54
   168a4:	e794      	b.n	167d0 <_vfprintf_r+0x1950>
   168a6:	bf00      	nop
   168a8:	000201e4 	.word	0x000201e4
   168ac:	0002019c 	.word	0x0002019c
   168b0:	000201a0 	.word	0x000201a0
   168b4:	000201a4 	.word	0x000201a4

000168b8 <__sbprintf>:
   168b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   168ba:	461f      	mov	r7, r3
   168bc:	898b      	ldrh	r3, [r1, #12]
   168be:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   168c2:	f023 0302 	bic.w	r3, r3, #2
   168c6:	f8ad 300c 	strh.w	r3, [sp, #12]
   168ca:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   168cc:	9319      	str	r3, [sp, #100]	; 0x64
   168ce:	89cb      	ldrh	r3, [r1, #14]
   168d0:	f8ad 300e 	strh.w	r3, [sp, #14]
   168d4:	69cb      	ldr	r3, [r1, #28]
   168d6:	9307      	str	r3, [sp, #28]
   168d8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   168da:	9309      	str	r3, [sp, #36]	; 0x24
   168dc:	ab1a      	add	r3, sp, #104	; 0x68
   168de:	9300      	str	r3, [sp, #0]
   168e0:	9304      	str	r3, [sp, #16]
   168e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
   168e6:	4615      	mov	r5, r2
   168e8:	4606      	mov	r6, r0
   168ea:	9302      	str	r3, [sp, #8]
   168ec:	9305      	str	r3, [sp, #20]
   168ee:	a816      	add	r0, sp, #88	; 0x58
   168f0:	2300      	movs	r3, #0
   168f2:	460c      	mov	r4, r1
   168f4:	9306      	str	r3, [sp, #24]
   168f6:	f003 f9c6 	bl	19c86 <__retarget_lock_init_recursive>
   168fa:	462a      	mov	r2, r5
   168fc:	463b      	mov	r3, r7
   168fe:	4669      	mov	r1, sp
   16900:	4630      	mov	r0, r6
   16902:	f7fe fabd 	bl	14e80 <_vfprintf_r>
   16906:	1e05      	subs	r5, r0, #0
   16908:	db07      	blt.n	1691a <__sbprintf+0x62>
   1690a:	4669      	mov	r1, sp
   1690c:	4630      	mov	r0, r6
   1690e:	f000 f99d 	bl	16c4c <_fflush_r>
   16912:	2800      	cmp	r0, #0
   16914:	bf18      	it	ne
   16916:	f04f 35ff 	movne.w	r5, #4294967295
   1691a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   1691e:	065b      	lsls	r3, r3, #25
   16920:	d503      	bpl.n	1692a <__sbprintf+0x72>
   16922:	89a3      	ldrh	r3, [r4, #12]
   16924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   16928:	81a3      	strh	r3, [r4, #12]
   1692a:	9816      	ldr	r0, [sp, #88]	; 0x58
   1692c:	f003 f9b4 	bl	19c98 <__retarget_lock_close_recursive>
   16930:	4628      	mov	r0, r5
   16932:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   16936:	bdf0      	pop	{r4, r5, r6, r7, pc}

00016938 <__swsetup_r>:
   16938:	b538      	push	{r3, r4, r5, lr}
   1693a:	4b33      	ldr	r3, [pc, #204]	; (16a08 <__swsetup_r+0xd0>)
   1693c:	681b      	ldr	r3, [r3, #0]
   1693e:	4605      	mov	r5, r0
   16940:	460c      	mov	r4, r1
   16942:	b10b      	cbz	r3, 16948 <__swsetup_r+0x10>
   16944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   16946:	b312      	cbz	r2, 1698e <__swsetup_r+0x56>
   16948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   1694c:	0718      	lsls	r0, r3, #28
   1694e:	b29a      	uxth	r2, r3
   16950:	d525      	bpl.n	1699e <__swsetup_r+0x66>
   16952:	6921      	ldr	r1, [r4, #16]
   16954:	2900      	cmp	r1, #0
   16956:	d02d      	beq.n	169b4 <__swsetup_r+0x7c>
   16958:	f012 0001 	ands.w	r0, r2, #1
   1695c:	d007      	beq.n	1696e <__swsetup_r+0x36>
   1695e:	2000      	movs	r0, #0
   16960:	60a0      	str	r0, [r4, #8]
   16962:	6960      	ldr	r0, [r4, #20]
   16964:	4240      	negs	r0, r0
   16966:	61a0      	str	r0, [r4, #24]
   16968:	b139      	cbz	r1, 1697a <__swsetup_r+0x42>
   1696a:	2000      	movs	r0, #0
   1696c:	bd38      	pop	{r3, r4, r5, pc}
   1696e:	0795      	lsls	r5, r2, #30
   16970:	bf58      	it	pl
   16972:	6960      	ldrpl	r0, [r4, #20]
   16974:	60a0      	str	r0, [r4, #8]
   16976:	2900      	cmp	r1, #0
   16978:	d1f7      	bne.n	1696a <__swsetup_r+0x32>
   1697a:	0612      	lsls	r2, r2, #24
   1697c:	bf58      	it	pl
   1697e:	4608      	movpl	r0, r1
   16980:	d5f4      	bpl.n	1696c <__swsetup_r+0x34>
   16982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   16986:	81a3      	strh	r3, [r4, #12]
   16988:	f04f 30ff 	mov.w	r0, #4294967295
   1698c:	bd38      	pop	{r3, r4, r5, pc}
   1698e:	4618      	mov	r0, r3
   16990:	f000 f990 	bl	16cb4 <__sinit>
   16994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   16998:	0718      	lsls	r0, r3, #28
   1699a:	b29a      	uxth	r2, r3
   1699c:	d4d9      	bmi.n	16952 <__swsetup_r+0x1a>
   1699e:	06d1      	lsls	r1, r2, #27
   169a0:	d52a      	bpl.n	169f8 <__swsetup_r+0xc0>
   169a2:	0752      	lsls	r2, r2, #29
   169a4:	d414      	bmi.n	169d0 <__swsetup_r+0x98>
   169a6:	6921      	ldr	r1, [r4, #16]
   169a8:	f043 0308 	orr.w	r3, r3, #8
   169ac:	81a3      	strh	r3, [r4, #12]
   169ae:	b29a      	uxth	r2, r3
   169b0:	2900      	cmp	r1, #0
   169b2:	d1d1      	bne.n	16958 <__swsetup_r+0x20>
   169b4:	f402 7020 	and.w	r0, r2, #640	; 0x280
   169b8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   169bc:	d0cc      	beq.n	16958 <__swsetup_r+0x20>
   169be:	4621      	mov	r1, r4
   169c0:	4628      	mov	r0, r5
   169c2:	f000 fb71 	bl	170a8 <__smakebuf_r>
   169c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   169ca:	6921      	ldr	r1, [r4, #16]
   169cc:	b29a      	uxth	r2, r3
   169ce:	e7c3      	b.n	16958 <__swsetup_r+0x20>
   169d0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   169d2:	b151      	cbz	r1, 169ea <__swsetup_r+0xb2>
   169d4:	f104 0240 	add.w	r2, r4, #64	; 0x40
   169d8:	4291      	cmp	r1, r2
   169da:	d004      	beq.n	169e6 <__swsetup_r+0xae>
   169dc:	4628      	mov	r0, r5
   169de:	f000 fa3f 	bl	16e60 <_free_r>
   169e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   169e6:	2200      	movs	r2, #0
   169e8:	6322      	str	r2, [r4, #48]	; 0x30
   169ea:	6921      	ldr	r1, [r4, #16]
   169ec:	2200      	movs	r2, #0
   169ee:	e9c4 1200 	strd	r1, r2, [r4]
   169f2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   169f6:	e7d7      	b.n	169a8 <__swsetup_r+0x70>
   169f8:	2209      	movs	r2, #9
   169fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   169fe:	602a      	str	r2, [r5, #0]
   16a00:	f04f 30ff 	mov.w	r0, #4294967295
   16a04:	81a3      	strh	r3, [r4, #12]
   16a06:	bd38      	pop	{r3, r4, r5, pc}
   16a08:	20000d60 	.word	0x20000d60

00016a0c <quorem>:
   16a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a10:	6903      	ldr	r3, [r0, #16]
   16a12:	690c      	ldr	r4, [r1, #16]
   16a14:	42a3      	cmp	r3, r4
   16a16:	b083      	sub	sp, #12
   16a18:	f2c0 8086 	blt.w	16b28 <quorem+0x11c>
   16a1c:	3c01      	subs	r4, #1
   16a1e:	f101 0514 	add.w	r5, r1, #20
   16a22:	00a3      	lsls	r3, r4, #2
   16a24:	f100 0814 	add.w	r8, r0, #20
   16a28:	9300      	str	r3, [sp, #0]
   16a2a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   16a2e:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
   16a32:	3301      	adds	r3, #1
   16a34:	468a      	mov	sl, r1
   16a36:	429a      	cmp	r2, r3
   16a38:	eb08 0184 	add.w	r1, r8, r4, lsl #2
   16a3c:	4681      	mov	r9, r0
   16a3e:	eb05 0784 	add.w	r7, r5, r4, lsl #2
   16a42:	9101      	str	r1, [sp, #4]
   16a44:	fbb2 f6f3 	udiv	r6, r2, r3
   16a48:	d338      	bcc.n	16abc <quorem+0xb0>
   16a4a:	2300      	movs	r3, #0
   16a4c:	46ae      	mov	lr, r5
   16a4e:	4640      	mov	r0, r8
   16a50:	469b      	mov	fp, r3
   16a52:	f85e 1b04 	ldr.w	r1, [lr], #4
   16a56:	6802      	ldr	r2, [r0, #0]
   16a58:	fa1f fc81 	uxth.w	ip, r1
   16a5c:	fb06 330c 	mla	r3, r6, ip, r3
   16a60:	0c09      	lsrs	r1, r1, #16
   16a62:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   16a66:	fb06 cc01 	mla	ip, r6, r1, ip
   16a6a:	b299      	uxth	r1, r3
   16a6c:	ebab 0101 	sub.w	r1, fp, r1
   16a70:	fa1f f38c 	uxth.w	r3, ip
   16a74:	fa11 f182 	uxtah	r1, r1, r2
   16a78:	ebc3 4212 	rsb	r2, r3, r2, lsr #16
   16a7c:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16a80:	b289      	uxth	r1, r1
   16a82:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   16a86:	4577      	cmp	r7, lr
   16a88:	f840 1b04 	str.w	r1, [r0], #4
   16a8c:	ea4f 431c 	mov.w	r3, ip, lsr #16
   16a90:	ea4f 4b22 	mov.w	fp, r2, asr #16
   16a94:	d2dd      	bcs.n	16a52 <quorem+0x46>
   16a96:	9b00      	ldr	r3, [sp, #0]
   16a98:	f858 3003 	ldr.w	r3, [r8, r3]
   16a9c:	b973      	cbnz	r3, 16abc <quorem+0xb0>
   16a9e:	9b01      	ldr	r3, [sp, #4]
   16aa0:	3b04      	subs	r3, #4
   16aa2:	4598      	cmp	r8, r3
   16aa4:	d304      	bcc.n	16ab0 <quorem+0xa4>
   16aa6:	e007      	b.n	16ab8 <quorem+0xac>
   16aa8:	4598      	cmp	r8, r3
   16aaa:	f104 34ff 	add.w	r4, r4, #4294967295
   16aae:	d203      	bcs.n	16ab8 <quorem+0xac>
   16ab0:	f853 2904 	ldr.w	r2, [r3], #-4
   16ab4:	2a00      	cmp	r2, #0
   16ab6:	d0f7      	beq.n	16aa8 <quorem+0x9c>
   16ab8:	f8c9 4010 	str.w	r4, [r9, #16]
   16abc:	4651      	mov	r1, sl
   16abe:	4648      	mov	r0, r9
   16ac0:	f000 fdd4 	bl	1766c <__mcmp>
   16ac4:	2800      	cmp	r0, #0
   16ac6:	db2b      	blt.n	16b20 <quorem+0x114>
   16ac8:	3601      	adds	r6, #1
   16aca:	4640      	mov	r0, r8
   16acc:	2300      	movs	r3, #0
   16ace:	f855 1b04 	ldr.w	r1, [r5], #4
   16ad2:	f8d0 c000 	ldr.w	ip, [r0]
   16ad6:	b28a      	uxth	r2, r1
   16ad8:	1a9a      	subs	r2, r3, r2
   16ada:	0c0b      	lsrs	r3, r1, #16
   16adc:	fa12 f28c 	uxtah	r2, r2, ip
   16ae0:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
   16ae4:	eb03 4322 	add.w	r3, r3, r2, asr #16
   16ae8:	b292      	uxth	r2, r2
   16aea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   16aee:	42af      	cmp	r7, r5
   16af0:	f840 2b04 	str.w	r2, [r0], #4
   16af4:	ea4f 4323 	mov.w	r3, r3, asr #16
   16af8:	d2e9      	bcs.n	16ace <quorem+0xc2>
   16afa:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
   16afe:	eb08 0384 	add.w	r3, r8, r4, lsl #2
   16b02:	b96a      	cbnz	r2, 16b20 <quorem+0x114>
   16b04:	3b04      	subs	r3, #4
   16b06:	4598      	cmp	r8, r3
   16b08:	d304      	bcc.n	16b14 <quorem+0x108>
   16b0a:	e007      	b.n	16b1c <quorem+0x110>
   16b0c:	4598      	cmp	r8, r3
   16b0e:	f104 34ff 	add.w	r4, r4, #4294967295
   16b12:	d203      	bcs.n	16b1c <quorem+0x110>
   16b14:	f853 2904 	ldr.w	r2, [r3], #-4
   16b18:	2a00      	cmp	r2, #0
   16b1a:	d0f7      	beq.n	16b0c <quorem+0x100>
   16b1c:	f8c9 4010 	str.w	r4, [r9, #16]
   16b20:	4630      	mov	r0, r6
   16b22:	b003      	add	sp, #12
   16b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b28:	2000      	movs	r0, #0
   16b2a:	b003      	add	sp, #12
   16b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00016b30 <__sflush_r>:
   16b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16b32:	898b      	ldrh	r3, [r1, #12]
   16b34:	460c      	mov	r4, r1
   16b36:	0719      	lsls	r1, r3, #28
   16b38:	4607      	mov	r7, r0
   16b3a:	d43c      	bmi.n	16bb6 <__sflush_r+0x86>
   16b3c:	6862      	ldr	r2, [r4, #4]
   16b3e:	2a00      	cmp	r2, #0
   16b40:	dd55      	ble.n	16bee <__sflush_r+0xbe>
   16b42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   16b44:	2e00      	cmp	r6, #0
   16b46:	d050      	beq.n	16bea <__sflush_r+0xba>
   16b48:	2200      	movs	r2, #0
   16b4a:	683d      	ldr	r5, [r7, #0]
   16b4c:	603a      	str	r2, [r7, #0]
   16b4e:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   16b52:	d150      	bne.n	16bf6 <__sflush_r+0xc6>
   16b54:	69e1      	ldr	r1, [r4, #28]
   16b56:	2301      	movs	r3, #1
   16b58:	4638      	mov	r0, r7
   16b5a:	47b0      	blx	r6
   16b5c:	1c42      	adds	r2, r0, #1
   16b5e:	d05c      	beq.n	16c1a <__sflush_r+0xea>
   16b60:	89a3      	ldrh	r3, [r4, #12]
   16b62:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   16b64:	075b      	lsls	r3, r3, #29
   16b66:	d505      	bpl.n	16b74 <__sflush_r+0x44>
   16b68:	6863      	ldr	r3, [r4, #4]
   16b6a:	1ac0      	subs	r0, r0, r3
   16b6c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16b6e:	b10b      	cbz	r3, 16b74 <__sflush_r+0x44>
   16b70:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   16b72:	1ac0      	subs	r0, r0, r3
   16b74:	4602      	mov	r2, r0
   16b76:	69e1      	ldr	r1, [r4, #28]
   16b78:	2300      	movs	r3, #0
   16b7a:	4638      	mov	r0, r7
   16b7c:	47b0      	blx	r6
   16b7e:	1c46      	adds	r6, r0, #1
   16b80:	d142      	bne.n	16c08 <__sflush_r+0xd8>
   16b82:	683b      	ldr	r3, [r7, #0]
   16b84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   16b88:	2b00      	cmp	r3, #0
   16b8a:	d052      	beq.n	16c32 <__sflush_r+0x102>
   16b8c:	2b1d      	cmp	r3, #29
   16b8e:	d001      	beq.n	16b94 <__sflush_r+0x64>
   16b90:	2b16      	cmp	r3, #22
   16b92:	d156      	bne.n	16c42 <__sflush_r+0x112>
   16b94:	6923      	ldr	r3, [r4, #16]
   16b96:	2200      	movs	r2, #0
   16b98:	e9c4 3200 	strd	r3, r2, [r4]
   16b9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   16b9e:	603d      	str	r5, [r7, #0]
   16ba0:	b319      	cbz	r1, 16bea <__sflush_r+0xba>
   16ba2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   16ba6:	4299      	cmp	r1, r3
   16ba8:	d002      	beq.n	16bb0 <__sflush_r+0x80>
   16baa:	4638      	mov	r0, r7
   16bac:	f000 f958 	bl	16e60 <_free_r>
   16bb0:	2000      	movs	r0, #0
   16bb2:	6320      	str	r0, [r4, #48]	; 0x30
   16bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16bb6:	6926      	ldr	r6, [r4, #16]
   16bb8:	b1be      	cbz	r6, 16bea <__sflush_r+0xba>
   16bba:	6825      	ldr	r5, [r4, #0]
   16bbc:	6026      	str	r6, [r4, #0]
   16bbe:	0799      	lsls	r1, r3, #30
   16bc0:	bf0c      	ite	eq
   16bc2:	6963      	ldreq	r3, [r4, #20]
   16bc4:	2300      	movne	r3, #0
   16bc6:	1bad      	subs	r5, r5, r6
   16bc8:	60a3      	str	r3, [r4, #8]
   16bca:	e00c      	b.n	16be6 <__sflush_r+0xb6>
   16bcc:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   16bd0:	69e1      	ldr	r1, [r4, #28]
   16bd2:	462b      	mov	r3, r5
   16bd4:	4632      	mov	r2, r6
   16bd6:	4638      	mov	r0, r7
   16bd8:	47e0      	blx	ip
   16bda:	f1b0 0c00 	subs.w	ip, r0, #0
   16bde:	eba5 050c 	sub.w	r5, r5, ip
   16be2:	4466      	add	r6, ip
   16be4:	dd09      	ble.n	16bfa <__sflush_r+0xca>
   16be6:	2d00      	cmp	r5, #0
   16be8:	dcf0      	bgt.n	16bcc <__sflush_r+0x9c>
   16bea:	2000      	movs	r0, #0
   16bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16bee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   16bf0:	2a00      	cmp	r2, #0
   16bf2:	dca6      	bgt.n	16b42 <__sflush_r+0x12>
   16bf4:	e7f9      	b.n	16bea <__sflush_r+0xba>
   16bf6:	6d20      	ldr	r0, [r4, #80]	; 0x50
   16bf8:	e7b4      	b.n	16b64 <__sflush_r+0x34>
   16bfa:	89a3      	ldrh	r3, [r4, #12]
   16bfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   16c00:	f04f 30ff 	mov.w	r0, #4294967295
   16c04:	81a3      	strh	r3, [r4, #12]
   16c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16c08:	2300      	movs	r3, #0
   16c0a:	6063      	str	r3, [r4, #4]
   16c0c:	6923      	ldr	r3, [r4, #16]
   16c0e:	6023      	str	r3, [r4, #0]
   16c10:	89a3      	ldrh	r3, [r4, #12]
   16c12:	04da      	lsls	r2, r3, #19
   16c14:	d5c2      	bpl.n	16b9c <__sflush_r+0x6c>
   16c16:	6520      	str	r0, [r4, #80]	; 0x50
   16c18:	e7c0      	b.n	16b9c <__sflush_r+0x6c>
   16c1a:	683b      	ldr	r3, [r7, #0]
   16c1c:	2b00      	cmp	r3, #0
   16c1e:	d09f      	beq.n	16b60 <__sflush_r+0x30>
   16c20:	2b1d      	cmp	r3, #29
   16c22:	d00c      	beq.n	16c3e <__sflush_r+0x10e>
   16c24:	2b16      	cmp	r3, #22
   16c26:	d00a      	beq.n	16c3e <__sflush_r+0x10e>
   16c28:	89a3      	ldrh	r3, [r4, #12]
   16c2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   16c2e:	81a3      	strh	r3, [r4, #12]
   16c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16c32:	6063      	str	r3, [r4, #4]
   16c34:	6923      	ldr	r3, [r4, #16]
   16c36:	6023      	str	r3, [r4, #0]
   16c38:	04d3      	lsls	r3, r2, #19
   16c3a:	d5af      	bpl.n	16b9c <__sflush_r+0x6c>
   16c3c:	e7eb      	b.n	16c16 <__sflush_r+0xe6>
   16c3e:	603d      	str	r5, [r7, #0]
   16c40:	e7d3      	b.n	16bea <__sflush_r+0xba>
   16c42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   16c46:	81a2      	strh	r2, [r4, #12]
   16c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16c4a:	bf00      	nop

00016c4c <_fflush_r>:
   16c4c:	b538      	push	{r3, r4, r5, lr}
   16c4e:	460c      	mov	r4, r1
   16c50:	4605      	mov	r5, r0
   16c52:	b108      	cbz	r0, 16c58 <_fflush_r+0xc>
   16c54:	6b83      	ldr	r3, [r0, #56]	; 0x38
   16c56:	b1a3      	cbz	r3, 16c82 <_fflush_r+0x36>
   16c58:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   16c5c:	b1b8      	cbz	r0, 16c8e <_fflush_r+0x42>
   16c5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   16c60:	07db      	lsls	r3, r3, #31
   16c62:	d401      	bmi.n	16c68 <_fflush_r+0x1c>
   16c64:	0581      	lsls	r1, r0, #22
   16c66:	d515      	bpl.n	16c94 <_fflush_r+0x48>
   16c68:	4628      	mov	r0, r5
   16c6a:	4621      	mov	r1, r4
   16c6c:	f7ff ff60 	bl	16b30 <__sflush_r>
   16c70:	6e63      	ldr	r3, [r4, #100]	; 0x64
   16c72:	07da      	lsls	r2, r3, #31
   16c74:	4605      	mov	r5, r0
   16c76:	d402      	bmi.n	16c7e <_fflush_r+0x32>
   16c78:	89a3      	ldrh	r3, [r4, #12]
   16c7a:	059b      	lsls	r3, r3, #22
   16c7c:	d50e      	bpl.n	16c9c <_fflush_r+0x50>
   16c7e:	4628      	mov	r0, r5
   16c80:	bd38      	pop	{r3, r4, r5, pc}
   16c82:	f000 f817 	bl	16cb4 <__sinit>
   16c86:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   16c8a:	2800      	cmp	r0, #0
   16c8c:	d1e7      	bne.n	16c5e <_fflush_r+0x12>
   16c8e:	4605      	mov	r5, r0
   16c90:	4628      	mov	r0, r5
   16c92:	bd38      	pop	{r3, r4, r5, pc}
   16c94:	6da0      	ldr	r0, [r4, #88]	; 0x58
   16c96:	f003 f803 	bl	19ca0 <__retarget_lock_acquire_recursive>
   16c9a:	e7e5      	b.n	16c68 <_fflush_r+0x1c>
   16c9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   16c9e:	f003 f807 	bl	19cb0 <__retarget_lock_release_recursive>
   16ca2:	4628      	mov	r0, r5
   16ca4:	bd38      	pop	{r3, r4, r5, pc}
   16ca6:	bf00      	nop

00016ca8 <_cleanup_r>:
   16ca8:	4901      	ldr	r1, [pc, #4]	; (16cb0 <_cleanup_r+0x8>)
   16caa:	f000 b9d5 	b.w	17058 <_fwalk_reent>
   16cae:	bf00      	nop
   16cb0:	00016c4d 	.word	0x00016c4d

00016cb4 <__sinit>:
   16cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   16cb8:	4682      	mov	sl, r0
   16cba:	4839      	ldr	r0, [pc, #228]	; (16da0 <__sinit+0xec>)
   16cbc:	f002 fff0 	bl	19ca0 <__retarget_lock_acquire_recursive>
   16cc0:	f8da 4038 	ldr.w	r4, [sl, #56]	; 0x38
   16cc4:	2c00      	cmp	r4, #0
   16cc6:	d166      	bne.n	16d96 <__sinit+0xe2>
   16cc8:	f8da 5004 	ldr.w	r5, [sl, #4]
   16ccc:	4a35      	ldr	r2, [pc, #212]	; (16da4 <__sinit+0xf0>)
   16cce:	f8ca 203c 	str.w	r2, [sl, #60]	; 0x3c
   16cd2:	2303      	movs	r3, #3
   16cd4:	e9ca 4353 	strd	r4, r3, [sl, #332]	; 0x14c
   16cd8:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 16da8 <__sinit+0xf4>
   16cdc:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 16dac <__sinit+0xf8>
   16ce0:	4f33      	ldr	r7, [pc, #204]	; (16db0 <__sinit+0xfc>)
   16ce2:	4e34      	ldr	r6, [pc, #208]	; (16db4 <__sinit+0x100>)
   16ce4:	2304      	movs	r3, #4
   16ce6:	f50a 72ac 	add.w	r2, sl, #344	; 0x158
   16cea:	f8ca 2154 	str.w	r2, [sl, #340]	; 0x154
   16cee:	4621      	mov	r1, r4
   16cf0:	e9c5 4302 	strd	r4, r3, [r5, #8]
   16cf4:	e9c5 4400 	strd	r4, r4, [r5]
   16cf8:	e9c5 4404 	strd	r4, r4, [r5, #16]
   16cfc:	666c      	str	r4, [r5, #100]	; 0x64
   16cfe:	2208      	movs	r2, #8
   16d00:	61ac      	str	r4, [r5, #24]
   16d02:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   16d06:	f7fd fff3 	bl	14cf0 <memset>
   16d0a:	e9c5 5907 	strd	r5, r9, [r5, #28]
   16d0e:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
   16d12:	62ee      	str	r6, [r5, #44]	; 0x2c
   16d14:	f105 0058 	add.w	r0, r5, #88	; 0x58
   16d18:	f002 ffb5 	bl	19c86 <__retarget_lock_init_recursive>
   16d1c:	f8da 5008 	ldr.w	r5, [sl, #8]
   16d20:	4b25      	ldr	r3, [pc, #148]	; (16db8 <__sinit+0x104>)
   16d22:	60eb      	str	r3, [r5, #12]
   16d24:	4621      	mov	r1, r4
   16d26:	e9c5 4400 	strd	r4, r4, [r5]
   16d2a:	e9c5 4404 	strd	r4, r4, [r5, #16]
   16d2e:	666c      	str	r4, [r5, #100]	; 0x64
   16d30:	60ac      	str	r4, [r5, #8]
   16d32:	61ac      	str	r4, [r5, #24]
   16d34:	2208      	movs	r2, #8
   16d36:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   16d3a:	f7fd ffd9 	bl	14cf0 <memset>
   16d3e:	e9c5 5907 	strd	r5, r9, [r5, #28]
   16d42:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
   16d46:	62ee      	str	r6, [r5, #44]	; 0x2c
   16d48:	f105 0058 	add.w	r0, r5, #88	; 0x58
   16d4c:	f002 ff9b 	bl	19c86 <__retarget_lock_init_recursive>
   16d50:	f8da 500c 	ldr.w	r5, [sl, #12]
   16d54:	4b19      	ldr	r3, [pc, #100]	; (16dbc <__sinit+0x108>)
   16d56:	60eb      	str	r3, [r5, #12]
   16d58:	4621      	mov	r1, r4
   16d5a:	e9c5 4400 	strd	r4, r4, [r5]
   16d5e:	e9c5 4404 	strd	r4, r4, [r5, #16]
   16d62:	666c      	str	r4, [r5, #100]	; 0x64
   16d64:	60ac      	str	r4, [r5, #8]
   16d66:	61ac      	str	r4, [r5, #24]
   16d68:	2208      	movs	r2, #8
   16d6a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   16d6e:	f7fd ffbf 	bl	14cf0 <memset>
   16d72:	f105 0058 	add.w	r0, r5, #88	; 0x58
   16d76:	e9c5 5907 	strd	r5, r9, [r5, #28]
   16d7a:	e9c5 760a 	strd	r7, r6, [r5, #40]	; 0x28
   16d7e:	f8c5 8024 	str.w	r8, [r5, #36]	; 0x24
   16d82:	f002 ff80 	bl	19c86 <__retarget_lock_init_recursive>
   16d86:	2301      	movs	r3, #1
   16d88:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
   16d8c:	4804      	ldr	r0, [pc, #16]	; (16da0 <__sinit+0xec>)
   16d8e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   16d92:	f002 bf8d 	b.w	19cb0 <__retarget_lock_release_recursive>
   16d96:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   16d9a:	4801      	ldr	r0, [pc, #4]	; (16da0 <__sinit+0xec>)
   16d9c:	f002 bf88 	b.w	19cb0 <__retarget_lock_release_recursive>
   16da0:	20000efc 	.word	0x20000efc
   16da4:	00016ca9 	.word	0x00016ca9
   16da8:	0001792d 	.word	0x0001792d
   16dac:	00017951 	.word	0x00017951
   16db0:	00017991 	.word	0x00017991
   16db4:	000179b1 	.word	0x000179b1
   16db8:	00010009 	.word	0x00010009
   16dbc:	00020012 	.word	0x00020012

00016dc0 <_malloc_trim_r>:
   16dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16dc2:	4f24      	ldr	r7, [pc, #144]	; (16e54 <_malloc_trim_r+0x94>)
   16dc4:	460c      	mov	r4, r1
   16dc6:	4606      	mov	r6, r0
   16dc8:	f7fd ffe4 	bl	14d94 <__malloc_lock>
   16dcc:	68ba      	ldr	r2, [r7, #8]
   16dce:	6855      	ldr	r5, [r2, #4]
   16dd0:	f5c4 637e 	rsb	r3, r4, #4064	; 0xfe0
   16dd4:	330f      	adds	r3, #15
   16dd6:	f025 0503 	bic.w	r5, r5, #3
   16dda:	442b      	add	r3, r5
   16ddc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
   16de0:	f023 030f 	bic.w	r3, r3, #15
   16de4:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
   16de8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   16dec:	db07      	blt.n	16dfe <_malloc_trim_r+0x3e>
   16dee:	2100      	movs	r1, #0
   16df0:	4630      	mov	r0, r6
   16df2:	f7fd ffef 	bl	14dd4 <_sbrk_r>
   16df6:	68bb      	ldr	r3, [r7, #8]
   16df8:	442b      	add	r3, r5
   16dfa:	4298      	cmp	r0, r3
   16dfc:	d004      	beq.n	16e08 <_malloc_trim_r+0x48>
   16dfe:	4630      	mov	r0, r6
   16e00:	f7fd ffce 	bl	14da0 <__malloc_unlock>
   16e04:	2000      	movs	r0, #0
   16e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16e08:	4261      	negs	r1, r4
   16e0a:	4630      	mov	r0, r6
   16e0c:	f7fd ffe2 	bl	14dd4 <_sbrk_r>
   16e10:	3001      	adds	r0, #1
   16e12:	d00d      	beq.n	16e30 <_malloc_trim_r+0x70>
   16e14:	4a10      	ldr	r2, [pc, #64]	; (16e58 <_malloc_trim_r+0x98>)
   16e16:	68bb      	ldr	r3, [r7, #8]
   16e18:	1b2d      	subs	r5, r5, r4
   16e1a:	f045 0501 	orr.w	r5, r5, #1
   16e1e:	605d      	str	r5, [r3, #4]
   16e20:	6813      	ldr	r3, [r2, #0]
   16e22:	4630      	mov	r0, r6
   16e24:	1b1b      	subs	r3, r3, r4
   16e26:	6013      	str	r3, [r2, #0]
   16e28:	f7fd ffba 	bl	14da0 <__malloc_unlock>
   16e2c:	2001      	movs	r0, #1
   16e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16e30:	2100      	movs	r1, #0
   16e32:	4630      	mov	r0, r6
   16e34:	f7fd ffce 	bl	14dd4 <_sbrk_r>
   16e38:	68ba      	ldr	r2, [r7, #8]
   16e3a:	1a83      	subs	r3, r0, r2
   16e3c:	2b0f      	cmp	r3, #15
   16e3e:	ddde      	ble.n	16dfe <_malloc_trim_r+0x3e>
   16e40:	f043 0301 	orr.w	r3, r3, #1
   16e44:	6053      	str	r3, [r2, #4]
   16e46:	4b05      	ldr	r3, [pc, #20]	; (16e5c <_malloc_trim_r+0x9c>)
   16e48:	4903      	ldr	r1, [pc, #12]	; (16e58 <_malloc_trim_r+0x98>)
   16e4a:	681b      	ldr	r3, [r3, #0]
   16e4c:	1ac0      	subs	r0, r0, r3
   16e4e:	6008      	str	r0, [r1, #0]
   16e50:	e7d5      	b.n	16dfe <_malloc_trim_r+0x3e>
   16e52:	bf00      	nop
   16e54:	20000950 	.word	0x20000950
   16e58:	20009254 	.word	0x20009254
   16e5c:	20000d58 	.word	0x20000d58

00016e60 <_free_r>:
   16e60:	2900      	cmp	r1, #0
   16e62:	d05f      	beq.n	16f24 <_free_r+0xc4>
   16e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16e66:	460c      	mov	r4, r1
   16e68:	4606      	mov	r6, r0
   16e6a:	f7fd ff93 	bl	14d94 <__malloc_lock>
   16e6e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   16e72:	4f76      	ldr	r7, [pc, #472]	; (1704c <_free_r+0x1ec>)
   16e74:	f1a4 0508 	sub.w	r5, r4, #8
   16e78:	f023 0101 	bic.w	r1, r3, #1
   16e7c:	186a      	adds	r2, r5, r1
   16e7e:	f8d7 c008 	ldr.w	ip, [r7, #8]
   16e82:	6850      	ldr	r0, [r2, #4]
   16e84:	4594      	cmp	ip, r2
   16e86:	f020 0003 	bic.w	r0, r0, #3
   16e8a:	f000 8086 	beq.w	16f9a <_free_r+0x13a>
   16e8e:	07db      	lsls	r3, r3, #31
   16e90:	6050      	str	r0, [r2, #4]
   16e92:	eb02 0c00 	add.w	ip, r2, r0
   16e96:	d433      	bmi.n	16f00 <_free_r+0xa0>
   16e98:	f854 4c08 	ldr.w	r4, [r4, #-8]
   16e9c:	f8dc 3004 	ldr.w	r3, [ip, #4]
   16ea0:	1b2d      	subs	r5, r5, r4
   16ea2:	4421      	add	r1, r4
   16ea4:	68ac      	ldr	r4, [r5, #8]
   16ea6:	f107 0c08 	add.w	ip, r7, #8
   16eaa:	4564      	cmp	r4, ip
   16eac:	f003 0301 	and.w	r3, r3, #1
   16eb0:	d063      	beq.n	16f7a <_free_r+0x11a>
   16eb2:	f8d5 e00c 	ldr.w	lr, [r5, #12]
   16eb6:	f8c4 e00c 	str.w	lr, [r4, #12]
   16eba:	f8ce 4008 	str.w	r4, [lr, #8]
   16ebe:	2b00      	cmp	r3, #0
   16ec0:	f000 808f 	beq.w	16fe2 <_free_r+0x182>
   16ec4:	f041 0301 	orr.w	r3, r1, #1
   16ec8:	606b      	str	r3, [r5, #4]
   16eca:	6011      	str	r1, [r2, #0]
   16ecc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   16ed0:	d231      	bcs.n	16f36 <_free_r+0xd6>
   16ed2:	687a      	ldr	r2, [r7, #4]
   16ed4:	08cb      	lsrs	r3, r1, #3
   16ed6:	0948      	lsrs	r0, r1, #5
   16ed8:	2101      	movs	r1, #1
   16eda:	3301      	adds	r3, #1
   16edc:	4081      	lsls	r1, r0
   16ede:	4311      	orrs	r1, r2
   16ee0:	6079      	str	r1, [r7, #4]
   16ee2:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
   16ee6:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
   16eea:	3a08      	subs	r2, #8
   16eec:	e9c5 1202 	strd	r1, r2, [r5, #8]
   16ef0:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
   16ef4:	60cd      	str	r5, [r1, #12]
   16ef6:	4630      	mov	r0, r6
   16ef8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   16efc:	f7fd bf50 	b.w	14da0 <__malloc_unlock>
   16f00:	f8dc 3004 	ldr.w	r3, [ip, #4]
   16f04:	07db      	lsls	r3, r3, #31
   16f06:	d40e      	bmi.n	16f26 <_free_r+0xc6>
   16f08:	4401      	add	r1, r0
   16f0a:	f107 0c08 	add.w	ip, r7, #8
   16f0e:	6893      	ldr	r3, [r2, #8]
   16f10:	4563      	cmp	r3, ip
   16f12:	f041 0001 	orr.w	r0, r1, #1
   16f16:	d06c      	beq.n	16ff2 <_free_r+0x192>
   16f18:	68d2      	ldr	r2, [r2, #12]
   16f1a:	60da      	str	r2, [r3, #12]
   16f1c:	6093      	str	r3, [r2, #8]
   16f1e:	6068      	str	r0, [r5, #4]
   16f20:	5069      	str	r1, [r5, r1]
   16f22:	e7d3      	b.n	16ecc <_free_r+0x6c>
   16f24:	4770      	bx	lr
   16f26:	f041 0301 	orr.w	r3, r1, #1
   16f2a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   16f2e:	f844 3c04 	str.w	r3, [r4, #-4]
   16f32:	6011      	str	r1, [r2, #0]
   16f34:	d3cd      	bcc.n	16ed2 <_free_r+0x72>
   16f36:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
   16f3a:	ea4f 2351 	mov.w	r3, r1, lsr #9
   16f3e:	d245      	bcs.n	16fcc <_free_r+0x16c>
   16f40:	098b      	lsrs	r3, r1, #6
   16f42:	f103 0039 	add.w	r0, r3, #57	; 0x39
   16f46:	f103 0238 	add.w	r2, r3, #56	; 0x38
   16f4a:	00c3      	lsls	r3, r0, #3
   16f4c:	18f8      	adds	r0, r7, r3
   16f4e:	58fb      	ldr	r3, [r7, r3]
   16f50:	3808      	subs	r0, #8
   16f52:	4298      	cmp	r0, r3
   16f54:	d054      	beq.n	17000 <_free_r+0x1a0>
   16f56:	685a      	ldr	r2, [r3, #4]
   16f58:	f022 0203 	bic.w	r2, r2, #3
   16f5c:	428a      	cmp	r2, r1
   16f5e:	d902      	bls.n	16f66 <_free_r+0x106>
   16f60:	689b      	ldr	r3, [r3, #8]
   16f62:	4298      	cmp	r0, r3
   16f64:	d1f7      	bne.n	16f56 <_free_r+0xf6>
   16f66:	68d8      	ldr	r0, [r3, #12]
   16f68:	e9c5 3002 	strd	r3, r0, [r5, #8]
   16f6c:	6085      	str	r5, [r0, #8]
   16f6e:	60dd      	str	r5, [r3, #12]
   16f70:	4630      	mov	r0, r6
   16f72:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   16f76:	f7fd bf13 	b.w	14da0 <__malloc_unlock>
   16f7a:	2b00      	cmp	r3, #0
   16f7c:	d161      	bne.n	17042 <_free_r+0x1e2>
   16f7e:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
   16f82:	4401      	add	r1, r0
   16f84:	60d3      	str	r3, [r2, #12]
   16f86:	609a      	str	r2, [r3, #8]
   16f88:	f041 0301 	orr.w	r3, r1, #1
   16f8c:	606b      	str	r3, [r5, #4]
   16f8e:	4630      	mov	r0, r6
   16f90:	5069      	str	r1, [r5, r1]
   16f92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   16f96:	f7fd bf03 	b.w	14da0 <__malloc_unlock>
   16f9a:	07da      	lsls	r2, r3, #31
   16f9c:	4401      	add	r1, r0
   16f9e:	d407      	bmi.n	16fb0 <_free_r+0x150>
   16fa0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   16fa4:	1aed      	subs	r5, r5, r3
   16fa6:	4419      	add	r1, r3
   16fa8:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
   16fac:	60d3      	str	r3, [r2, #12]
   16fae:	609a      	str	r2, [r3, #8]
   16fb0:	f041 0301 	orr.w	r3, r1, #1
   16fb4:	606b      	str	r3, [r5, #4]
   16fb6:	4b26      	ldr	r3, [pc, #152]	; (17050 <_free_r+0x1f0>)
   16fb8:	60bd      	str	r5, [r7, #8]
   16fba:	681b      	ldr	r3, [r3, #0]
   16fbc:	428b      	cmp	r3, r1
   16fbe:	d89a      	bhi.n	16ef6 <_free_r+0x96>
   16fc0:	4b24      	ldr	r3, [pc, #144]	; (17054 <_free_r+0x1f4>)
   16fc2:	4630      	mov	r0, r6
   16fc4:	6819      	ldr	r1, [r3, #0]
   16fc6:	f7ff fefb 	bl	16dc0 <_malloc_trim_r>
   16fca:	e794      	b.n	16ef6 <_free_r+0x96>
   16fcc:	2b14      	cmp	r3, #20
   16fce:	d90a      	bls.n	16fe6 <_free_r+0x186>
   16fd0:	2b54      	cmp	r3, #84	; 0x54
   16fd2:	d81d      	bhi.n	17010 <_free_r+0x1b0>
   16fd4:	0b0b      	lsrs	r3, r1, #12
   16fd6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   16fda:	f103 026e 	add.w	r2, r3, #110	; 0x6e
   16fde:	00c3      	lsls	r3, r0, #3
   16fe0:	e7b4      	b.n	16f4c <_free_r+0xec>
   16fe2:	4401      	add	r1, r0
   16fe4:	e793      	b.n	16f0e <_free_r+0xae>
   16fe6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   16fea:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   16fee:	00c3      	lsls	r3, r0, #3
   16ff0:	e7ac      	b.n	16f4c <_free_r+0xec>
   16ff2:	e9c7 5504 	strd	r5, r5, [r7, #16]
   16ff6:	e9c5 cc02 	strd	ip, ip, [r5, #8]
   16ffa:	6068      	str	r0, [r5, #4]
   16ffc:	5069      	str	r1, [r5, r1]
   16ffe:	e77a      	b.n	16ef6 <_free_r+0x96>
   17000:	6879      	ldr	r1, [r7, #4]
   17002:	1092      	asrs	r2, r2, #2
   17004:	2401      	movs	r4, #1
   17006:	fa04 f202 	lsl.w	r2, r4, r2
   1700a:	430a      	orrs	r2, r1
   1700c:	607a      	str	r2, [r7, #4]
   1700e:	e7ab      	b.n	16f68 <_free_r+0x108>
   17010:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   17014:	d806      	bhi.n	17024 <_free_r+0x1c4>
   17016:	0bcb      	lsrs	r3, r1, #15
   17018:	f103 0078 	add.w	r0, r3, #120	; 0x78
   1701c:	f103 0277 	add.w	r2, r3, #119	; 0x77
   17020:	00c3      	lsls	r3, r0, #3
   17022:	e793      	b.n	16f4c <_free_r+0xec>
   17024:	f240 5254 	movw	r2, #1364	; 0x554
   17028:	4293      	cmp	r3, r2
   1702a:	d806      	bhi.n	1703a <_free_r+0x1da>
   1702c:	0c8b      	lsrs	r3, r1, #18
   1702e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   17032:	f103 027c 	add.w	r2, r3, #124	; 0x7c
   17036:	00c3      	lsls	r3, r0, #3
   17038:	e788      	b.n	16f4c <_free_r+0xec>
   1703a:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
   1703e:	227e      	movs	r2, #126	; 0x7e
   17040:	e784      	b.n	16f4c <_free_r+0xec>
   17042:	f041 0301 	orr.w	r3, r1, #1
   17046:	606b      	str	r3, [r5, #4]
   17048:	6011      	str	r1, [r2, #0]
   1704a:	e754      	b.n	16ef6 <_free_r+0x96>
   1704c:	20000950 	.word	0x20000950
   17050:	20000d5c 	.word	0x20000d5c
   17054:	20009284 	.word	0x20009284

00017058 <_fwalk_reent>:
   17058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1705c:	4607      	mov	r7, r0
   1705e:	4688      	mov	r8, r1
   17060:	f500 76a6 	add.w	r6, r0, #332	; 0x14c
   17064:	f04f 0900 	mov.w	r9, #0
   17068:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
   1706c:	3d01      	subs	r5, #1
   1706e:	d411      	bmi.n	17094 <_fwalk_reent+0x3c>
   17070:	89a3      	ldrh	r3, [r4, #12]
   17072:	2b01      	cmp	r3, #1
   17074:	f105 35ff 	add.w	r5, r5, #4294967295
   17078:	d908      	bls.n	1708c <_fwalk_reent+0x34>
   1707a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   1707e:	3301      	adds	r3, #1
   17080:	4621      	mov	r1, r4
   17082:	d003      	beq.n	1708c <_fwalk_reent+0x34>
   17084:	4638      	mov	r0, r7
   17086:	47c0      	blx	r8
   17088:	ea49 0900 	orr.w	r9, r9, r0
   1708c:	1c6b      	adds	r3, r5, #1
   1708e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   17092:	d1ed      	bne.n	17070 <_fwalk_reent+0x18>
   17094:	6836      	ldr	r6, [r6, #0]
   17096:	2e00      	cmp	r6, #0
   17098:	d1e6      	bne.n	17068 <_fwalk_reent+0x10>
   1709a:	4648      	mov	r0, r9
   1709c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000170a0 <_localeconv_r>:
   170a0:	4800      	ldr	r0, [pc, #0]	; (170a4 <_localeconv_r+0x4>)
   170a2:	4770      	bx	lr
   170a4:	20000e54 	.word	0x20000e54

000170a8 <__smakebuf_r>:
   170a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   170aa:	898b      	ldrh	r3, [r1, #12]
   170ac:	460c      	mov	r4, r1
   170ae:	0799      	lsls	r1, r3, #30
   170b0:	b097      	sub	sp, #92	; 0x5c
   170b2:	d507      	bpl.n	170c4 <__smakebuf_r+0x1c>
   170b4:	f104 0343 	add.w	r3, r4, #67	; 0x43
   170b8:	2201      	movs	r2, #1
   170ba:	e9c4 3204 	strd	r3, r2, [r4, #16]
   170be:	6023      	str	r3, [r4, #0]
   170c0:	b017      	add	sp, #92	; 0x5c
   170c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   170c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   170c8:	2900      	cmp	r1, #0
   170ca:	4605      	mov	r5, r0
   170cc:	db2d      	blt.n	1712a <__smakebuf_r+0x82>
   170ce:	466a      	mov	r2, sp
   170d0:	f001 fc18 	bl	18904 <_fstat_r>
   170d4:	2800      	cmp	r0, #0
   170d6:	db27      	blt.n	17128 <__smakebuf_r+0x80>
   170d8:	9e01      	ldr	r6, [sp, #4]
   170da:	f406 4670 	and.w	r6, r6, #61440	; 0xf000
   170de:	f44f 6780 	mov.w	r7, #1024	; 0x400
   170e2:	f5a6 5600 	sub.w	r6, r6, #8192	; 0x2000
   170e6:	fab6 f686 	clz	r6, r6
   170ea:	4639      	mov	r1, r7
   170ec:	4628      	mov	r0, r5
   170ee:	0976      	lsrs	r6, r6, #5
   170f0:	f7fd fb0c 	bl	1470c <_malloc_r>
   170f4:	b330      	cbz	r0, 17144 <__smakebuf_r+0x9c>
   170f6:	89a3      	ldrh	r3, [r4, #12]
   170f8:	4a1a      	ldr	r2, [pc, #104]	; (17164 <__smakebuf_r+0xbc>)
   170fa:	63ea      	str	r2, [r5, #60]	; 0x3c
   170fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   17100:	e9c4 0704 	strd	r0, r7, [r4, #16]
   17104:	81a3      	strh	r3, [r4, #12]
   17106:	6020      	str	r0, [r4, #0]
   17108:	2e00      	cmp	r6, #0
   1710a:	d0d9      	beq.n	170c0 <__smakebuf_r+0x18>
   1710c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   17110:	4628      	mov	r0, r5
   17112:	f001 fd83 	bl	18c1c <_isatty_r>
   17116:	2800      	cmp	r0, #0
   17118:	d0d2      	beq.n	170c0 <__smakebuf_r+0x18>
   1711a:	89a3      	ldrh	r3, [r4, #12]
   1711c:	f023 0303 	bic.w	r3, r3, #3
   17120:	f043 0301 	orr.w	r3, r3, #1
   17124:	81a3      	strh	r3, [r4, #12]
   17126:	e7cb      	b.n	170c0 <__smakebuf_r+0x18>
   17128:	89a3      	ldrh	r3, [r4, #12]
   1712a:	f013 0f80 	tst.w	r3, #128	; 0x80
   1712e:	bf14      	ite	ne
   17130:	2740      	movne	r7, #64	; 0x40
   17132:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   17136:	4639      	mov	r1, r7
   17138:	4628      	mov	r0, r5
   1713a:	2600      	movs	r6, #0
   1713c:	f7fd fae6 	bl	1470c <_malloc_r>
   17140:	2800      	cmp	r0, #0
   17142:	d1d8      	bne.n	170f6 <__smakebuf_r+0x4e>
   17144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   17148:	059a      	lsls	r2, r3, #22
   1714a:	d4b9      	bmi.n	170c0 <__smakebuf_r+0x18>
   1714c:	f023 0303 	bic.w	r3, r3, #3
   17150:	f104 0243 	add.w	r2, r4, #67	; 0x43
   17154:	f043 0302 	orr.w	r3, r3, #2
   17158:	2101      	movs	r1, #1
   1715a:	e9c4 2104 	strd	r2, r1, [r4, #16]
   1715e:	81a3      	strh	r3, [r4, #12]
   17160:	6022      	str	r2, [r4, #0]
   17162:	e7ad      	b.n	170c0 <__smakebuf_r+0x18>
   17164:	00016ca9 	.word	0x00016ca9

00017168 <_Balloc>:
   17168:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   1716a:	b570      	push	{r4, r5, r6, lr}
   1716c:	4605      	mov	r5, r0
   1716e:	460c      	mov	r4, r1
   17170:	b14b      	cbz	r3, 17186 <_Balloc+0x1e>
   17172:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   17176:	b180      	cbz	r0, 1719a <_Balloc+0x32>
   17178:	6802      	ldr	r2, [r0, #0]
   1717a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   1717e:	2300      	movs	r3, #0
   17180:	e9c0 3303 	strd	r3, r3, [r0, #12]
   17184:	bd70      	pop	{r4, r5, r6, pc}
   17186:	2221      	movs	r2, #33	; 0x21
   17188:	2104      	movs	r1, #4
   1718a:	f001 fb65 	bl	18858 <_calloc_r>
   1718e:	4603      	mov	r3, r0
   17190:	64e8      	str	r0, [r5, #76]	; 0x4c
   17192:	2800      	cmp	r0, #0
   17194:	d1ed      	bne.n	17172 <_Balloc+0xa>
   17196:	2000      	movs	r0, #0
   17198:	bd70      	pop	{r4, r5, r6, pc}
   1719a:	2101      	movs	r1, #1
   1719c:	fa01 f604 	lsl.w	r6, r1, r4
   171a0:	1d72      	adds	r2, r6, #5
   171a2:	0092      	lsls	r2, r2, #2
   171a4:	4628      	mov	r0, r5
   171a6:	f001 fb57 	bl	18858 <_calloc_r>
   171aa:	2800      	cmp	r0, #0
   171ac:	d0f3      	beq.n	17196 <_Balloc+0x2e>
   171ae:	e9c0 4601 	strd	r4, r6, [r0, #4]
   171b2:	e7e4      	b.n	1717e <_Balloc+0x16>

000171b4 <_Bfree>:
   171b4:	b131      	cbz	r1, 171c4 <_Bfree+0x10>
   171b6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   171b8:	684a      	ldr	r2, [r1, #4]
   171ba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   171be:	6008      	str	r0, [r1, #0]
   171c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   171c4:	4770      	bx	lr
   171c6:	bf00      	nop

000171c8 <__multadd>:
   171c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   171cc:	690d      	ldr	r5, [r1, #16]
   171ce:	4607      	mov	r7, r0
   171d0:	460e      	mov	r6, r1
   171d2:	461c      	mov	r4, r3
   171d4:	f101 0e14 	add.w	lr, r1, #20
   171d8:	2000      	movs	r0, #0
   171da:	f8de 1000 	ldr.w	r1, [lr]
   171de:	b28b      	uxth	r3, r1
   171e0:	fb02 4303 	mla	r3, r2, r3, r4
   171e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   171e8:	0c09      	lsrs	r1, r1, #16
   171ea:	fb02 cc01 	mla	ip, r2, r1, ip
   171ee:	3001      	adds	r0, #1
   171f0:	b29b      	uxth	r3, r3
   171f2:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   171f6:	4285      	cmp	r5, r0
   171f8:	f84e 3b04 	str.w	r3, [lr], #4
   171fc:	ea4f 441c 	mov.w	r4, ip, lsr #16
   17200:	dceb      	bgt.n	171da <__multadd+0x12>
   17202:	b13c      	cbz	r4, 17214 <__multadd+0x4c>
   17204:	68b3      	ldr	r3, [r6, #8]
   17206:	42ab      	cmp	r3, r5
   17208:	dd07      	ble.n	1721a <__multadd+0x52>
   1720a:	eb06 0385 	add.w	r3, r6, r5, lsl #2
   1720e:	3501      	adds	r5, #1
   17210:	615c      	str	r4, [r3, #20]
   17212:	6135      	str	r5, [r6, #16]
   17214:	4630      	mov	r0, r6
   17216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1721a:	6871      	ldr	r1, [r6, #4]
   1721c:	4638      	mov	r0, r7
   1721e:	3101      	adds	r1, #1
   17220:	f7ff ffa2 	bl	17168 <_Balloc>
   17224:	4680      	mov	r8, r0
   17226:	b1a8      	cbz	r0, 17254 <__multadd+0x8c>
   17228:	6932      	ldr	r2, [r6, #16]
   1722a:	3202      	adds	r2, #2
   1722c:	f106 010c 	add.w	r1, r6, #12
   17230:	0092      	lsls	r2, r2, #2
   17232:	300c      	adds	r0, #12
   17234:	f7ea f862 	bl	12fc <memcpy>
   17238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1723a:	6872      	ldr	r2, [r6, #4]
   1723c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   17240:	6031      	str	r1, [r6, #0]
   17242:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   17246:	4646      	mov	r6, r8
   17248:	eb06 0385 	add.w	r3, r6, r5, lsl #2
   1724c:	3501      	adds	r5, #1
   1724e:	615c      	str	r4, [r3, #20]
   17250:	6135      	str	r5, [r6, #16]
   17252:	e7df      	b.n	17214 <__multadd+0x4c>
   17254:	4b02      	ldr	r3, [pc, #8]	; (17260 <__multadd+0x98>)
   17256:	4803      	ldr	r0, [pc, #12]	; (17264 <__multadd+0x9c>)
   17258:	4642      	mov	r2, r8
   1725a:	21b5      	movs	r1, #181	; 0xb5
   1725c:	f001 fadc 	bl	18818 <__assert_func>
   17260:	00020204 	.word	0x00020204
   17264:	00020288 	.word	0x00020288

00017268 <__hi0bits>:
   17268:	0c02      	lsrs	r2, r0, #16
   1726a:	0412      	lsls	r2, r2, #16
   1726c:	4603      	mov	r3, r0
   1726e:	b9ca      	cbnz	r2, 172a4 <__hi0bits+0x3c>
   17270:	0403      	lsls	r3, r0, #16
   17272:	2010      	movs	r0, #16
   17274:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   17278:	bf04      	itt	eq
   1727a:	021b      	lsleq	r3, r3, #8
   1727c:	3008      	addeq	r0, #8
   1727e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   17282:	bf04      	itt	eq
   17284:	011b      	lsleq	r3, r3, #4
   17286:	3004      	addeq	r0, #4
   17288:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   1728c:	bf04      	itt	eq
   1728e:	009b      	lsleq	r3, r3, #2
   17290:	3002      	addeq	r0, #2
   17292:	2b00      	cmp	r3, #0
   17294:	db05      	blt.n	172a2 <__hi0bits+0x3a>
   17296:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   1729a:	f100 0001 	add.w	r0, r0, #1
   1729e:	bf08      	it	eq
   172a0:	2020      	moveq	r0, #32
   172a2:	4770      	bx	lr
   172a4:	2000      	movs	r0, #0
   172a6:	e7e5      	b.n	17274 <__hi0bits+0xc>

000172a8 <__lo0bits>:
   172a8:	6803      	ldr	r3, [r0, #0]
   172aa:	4602      	mov	r2, r0
   172ac:	f013 0007 	ands.w	r0, r3, #7
   172b0:	d007      	beq.n	172c2 <__lo0bits+0x1a>
   172b2:	07d9      	lsls	r1, r3, #31
   172b4:	d41d      	bmi.n	172f2 <__lo0bits+0x4a>
   172b6:	0798      	lsls	r0, r3, #30
   172b8:	d51f      	bpl.n	172fa <__lo0bits+0x52>
   172ba:	085b      	lsrs	r3, r3, #1
   172bc:	6013      	str	r3, [r2, #0]
   172be:	2001      	movs	r0, #1
   172c0:	4770      	bx	lr
   172c2:	b299      	uxth	r1, r3
   172c4:	b909      	cbnz	r1, 172ca <__lo0bits+0x22>
   172c6:	0c1b      	lsrs	r3, r3, #16
   172c8:	2010      	movs	r0, #16
   172ca:	b2d9      	uxtb	r1, r3
   172cc:	b909      	cbnz	r1, 172d2 <__lo0bits+0x2a>
   172ce:	3008      	adds	r0, #8
   172d0:	0a1b      	lsrs	r3, r3, #8
   172d2:	0719      	lsls	r1, r3, #28
   172d4:	bf04      	itt	eq
   172d6:	091b      	lsreq	r3, r3, #4
   172d8:	3004      	addeq	r0, #4
   172da:	0799      	lsls	r1, r3, #30
   172dc:	bf04      	itt	eq
   172de:	089b      	lsreq	r3, r3, #2
   172e0:	3002      	addeq	r0, #2
   172e2:	07d9      	lsls	r1, r3, #31
   172e4:	d403      	bmi.n	172ee <__lo0bits+0x46>
   172e6:	085b      	lsrs	r3, r3, #1
   172e8:	f100 0001 	add.w	r0, r0, #1
   172ec:	d003      	beq.n	172f6 <__lo0bits+0x4e>
   172ee:	6013      	str	r3, [r2, #0]
   172f0:	4770      	bx	lr
   172f2:	2000      	movs	r0, #0
   172f4:	4770      	bx	lr
   172f6:	2020      	movs	r0, #32
   172f8:	4770      	bx	lr
   172fa:	089b      	lsrs	r3, r3, #2
   172fc:	6013      	str	r3, [r2, #0]
   172fe:	2002      	movs	r0, #2
   17300:	4770      	bx	lr
   17302:	bf00      	nop

00017304 <__i2b>:
   17304:	b538      	push	{r3, r4, r5, lr}
   17306:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   17308:	4604      	mov	r4, r0
   1730a:	460d      	mov	r5, r1
   1730c:	b14b      	cbz	r3, 17322 <__i2b+0x1e>
   1730e:	6858      	ldr	r0, [r3, #4]
   17310:	b1b0      	cbz	r0, 17340 <__i2b+0x3c>
   17312:	6802      	ldr	r2, [r0, #0]
   17314:	605a      	str	r2, [r3, #4]
   17316:	2200      	movs	r2, #0
   17318:	2301      	movs	r3, #1
   1731a:	e9c0 3504 	strd	r3, r5, [r0, #16]
   1731e:	60c2      	str	r2, [r0, #12]
   17320:	bd38      	pop	{r3, r4, r5, pc}
   17322:	2221      	movs	r2, #33	; 0x21
   17324:	2104      	movs	r1, #4
   17326:	f001 fa97 	bl	18858 <_calloc_r>
   1732a:	4603      	mov	r3, r0
   1732c:	64e0      	str	r0, [r4, #76]	; 0x4c
   1732e:	2800      	cmp	r0, #0
   17330:	d1ed      	bne.n	1730e <__i2b+0xa>
   17332:	4b09      	ldr	r3, [pc, #36]	; (17358 <__i2b+0x54>)
   17334:	4809      	ldr	r0, [pc, #36]	; (1735c <__i2b+0x58>)
   17336:	2200      	movs	r2, #0
   17338:	f44f 71a0 	mov.w	r1, #320	; 0x140
   1733c:	f001 fa6c 	bl	18818 <__assert_func>
   17340:	221c      	movs	r2, #28
   17342:	2101      	movs	r1, #1
   17344:	4620      	mov	r0, r4
   17346:	f001 fa87 	bl	18858 <_calloc_r>
   1734a:	2800      	cmp	r0, #0
   1734c:	d0f1      	beq.n	17332 <__i2b+0x2e>
   1734e:	2201      	movs	r2, #1
   17350:	2302      	movs	r3, #2
   17352:	e9c0 2301 	strd	r2, r3, [r0, #4]
   17356:	e7de      	b.n	17316 <__i2b+0x12>
   17358:	00020204 	.word	0x00020204
   1735c:	00020288 	.word	0x00020288

00017360 <__multiply>:
   17360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17364:	690e      	ldr	r6, [r1, #16]
   17366:	6915      	ldr	r5, [r2, #16]
   17368:	42ae      	cmp	r6, r5
   1736a:	b085      	sub	sp, #20
   1736c:	4688      	mov	r8, r1
   1736e:	4614      	mov	r4, r2
   17370:	db05      	blt.n	1737e <__multiply+0x1e>
   17372:	462a      	mov	r2, r5
   17374:	4623      	mov	r3, r4
   17376:	4635      	mov	r5, r6
   17378:	460c      	mov	r4, r1
   1737a:	4616      	mov	r6, r2
   1737c:	4698      	mov	r8, r3
   1737e:	68a3      	ldr	r3, [r4, #8]
   17380:	6861      	ldr	r1, [r4, #4]
   17382:	19af      	adds	r7, r5, r6
   17384:	42bb      	cmp	r3, r7
   17386:	bfb8      	it	lt
   17388:	3101      	addlt	r1, #1
   1738a:	f7ff feed 	bl	17168 <_Balloc>
   1738e:	9001      	str	r0, [sp, #4]
   17390:	2800      	cmp	r0, #0
   17392:	f000 8087 	beq.w	174a4 <__multiply+0x144>
   17396:	9b01      	ldr	r3, [sp, #4]
   17398:	f103 0914 	add.w	r9, r3, #20
   1739c:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
   173a0:	45d1      	cmp	r9, sl
   173a2:	d205      	bcs.n	173b0 <__multiply+0x50>
   173a4:	464b      	mov	r3, r9
   173a6:	2200      	movs	r2, #0
   173a8:	f843 2b04 	str.w	r2, [r3], #4
   173ac:	459a      	cmp	sl, r3
   173ae:	d8fb      	bhi.n	173a8 <__multiply+0x48>
   173b0:	f108 0814 	add.w	r8, r8, #20
   173b4:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
   173b8:	f104 0314 	add.w	r3, r4, #20
   173bc:	45d8      	cmp	r8, fp
   173be:	461a      	mov	r2, r3
   173c0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
   173c4:	d25f      	bcs.n	17486 <__multiply+0x126>
   173c6:	1b2b      	subs	r3, r5, r4
   173c8:	3b15      	subs	r3, #21
   173ca:	f023 0303 	bic.w	r3, r3, #3
   173ce:	3304      	adds	r3, #4
   173d0:	3415      	adds	r4, #21
   173d2:	42a5      	cmp	r5, r4
   173d4:	bf38      	it	cc
   173d6:	2304      	movcc	r3, #4
   173d8:	e9cd a702 	strd	sl, r7, [sp, #8]
   173dc:	46ac      	mov	ip, r5
   173de:	461f      	mov	r7, r3
   173e0:	4692      	mov	sl, r2
   173e2:	e005      	b.n	173f0 <__multiply+0x90>
   173e4:	0c00      	lsrs	r0, r0, #16
   173e6:	d129      	bne.n	1743c <__multiply+0xdc>
   173e8:	45c3      	cmp	fp, r8
   173ea:	f109 0904 	add.w	r9, r9, #4
   173ee:	d948      	bls.n	17482 <__multiply+0x122>
   173f0:	f858 0b04 	ldr.w	r0, [r8], #4
   173f4:	b285      	uxth	r5, r0
   173f6:	2d00      	cmp	r5, #0
   173f8:	d0f4      	beq.n	173e4 <__multiply+0x84>
   173fa:	4656      	mov	r6, sl
   173fc:	464c      	mov	r4, r9
   173fe:	2300      	movs	r3, #0
   17400:	f856 0b04 	ldr.w	r0, [r6], #4
   17404:	6821      	ldr	r1, [r4, #0]
   17406:	b282      	uxth	r2, r0
   17408:	fa1f fe81 	uxth.w	lr, r1
   1740c:	fb05 ee02 	mla	lr, r5, r2, lr
   17410:	0c00      	lsrs	r0, r0, #16
   17412:	0c0a      	lsrs	r2, r1, #16
   17414:	4473      	add	r3, lr
   17416:	fb05 2200 	mla	r2, r5, r0, r2
   1741a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   1741e:	b29b      	uxth	r3, r3
   17420:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   17424:	45b4      	cmp	ip, r6
   17426:	f844 3b04 	str.w	r3, [r4], #4
   1742a:	ea4f 4312 	mov.w	r3, r2, lsr #16
   1742e:	d8e7      	bhi.n	17400 <__multiply+0xa0>
   17430:	f849 3007 	str.w	r3, [r9, r7]
   17434:	f858 0c04 	ldr.w	r0, [r8, #-4]
   17438:	0c00      	lsrs	r0, r0, #16
   1743a:	d0d5      	beq.n	173e8 <__multiply+0x88>
   1743c:	f8d9 3000 	ldr.w	r3, [r9]
   17440:	4654      	mov	r4, sl
   17442:	4619      	mov	r1, r3
   17444:	464d      	mov	r5, r9
   17446:	2200      	movs	r2, #0
   17448:	8826      	ldrh	r6, [r4, #0]
   1744a:	0c09      	lsrs	r1, r1, #16
   1744c:	fb00 1106 	mla	r1, r0, r6, r1
   17450:	440a      	add	r2, r1
   17452:	b29b      	uxth	r3, r3
   17454:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   17458:	f845 3b04 	str.w	r3, [r5], #4
   1745c:	f854 6b04 	ldr.w	r6, [r4], #4
   17460:	6829      	ldr	r1, [r5, #0]
   17462:	0c36      	lsrs	r6, r6, #16
   17464:	b28b      	uxth	r3, r1
   17466:	fb00 3306 	mla	r3, r0, r6, r3
   1746a:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   1746e:	45a4      	cmp	ip, r4
   17470:	ea4f 4213 	mov.w	r2, r3, lsr #16
   17474:	d8e8      	bhi.n	17448 <__multiply+0xe8>
   17476:	45c3      	cmp	fp, r8
   17478:	f849 3007 	str.w	r3, [r9, r7]
   1747c:	f109 0904 	add.w	r9, r9, #4
   17480:	d8b6      	bhi.n	173f0 <__multiply+0x90>
   17482:	e9dd a702 	ldrd	sl, r7, [sp, #8]
   17486:	2f00      	cmp	r7, #0
   17488:	dc02      	bgt.n	17490 <__multiply+0x130>
   1748a:	e005      	b.n	17498 <__multiply+0x138>
   1748c:	3f01      	subs	r7, #1
   1748e:	d003      	beq.n	17498 <__multiply+0x138>
   17490:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   17494:	2b00      	cmp	r3, #0
   17496:	d0f9      	beq.n	1748c <__multiply+0x12c>
   17498:	9b01      	ldr	r3, [sp, #4]
   1749a:	4618      	mov	r0, r3
   1749c:	611f      	str	r7, [r3, #16]
   1749e:	b005      	add	sp, #20
   174a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   174a4:	4b03      	ldr	r3, [pc, #12]	; (174b4 <__multiply+0x154>)
   174a6:	4804      	ldr	r0, [pc, #16]	; (174b8 <__multiply+0x158>)
   174a8:	9a01      	ldr	r2, [sp, #4]
   174aa:	f240 115d 	movw	r1, #349	; 0x15d
   174ae:	f001 f9b3 	bl	18818 <__assert_func>
   174b2:	bf00      	nop
   174b4:	00020204 	.word	0x00020204
   174b8:	00020288 	.word	0x00020288

000174bc <__pow5mult>:
   174bc:	f012 0303 	ands.w	r3, r2, #3
   174c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   174c4:	4614      	mov	r4, r2
   174c6:	4606      	mov	r6, r0
   174c8:	d132      	bne.n	17530 <__pow5mult+0x74>
   174ca:	460d      	mov	r5, r1
   174cc:	10a4      	asrs	r4, r4, #2
   174ce:	d020      	beq.n	17512 <__pow5mult+0x56>
   174d0:	f8d6 8048 	ldr.w	r8, [r6, #72]	; 0x48
   174d4:	f1b8 0f00 	cmp.w	r8, #0
   174d8:	d033      	beq.n	17542 <__pow5mult+0x86>
   174da:	07e3      	lsls	r3, r4, #31
   174dc:	f04f 0700 	mov.w	r7, #0
   174e0:	d407      	bmi.n	174f2 <__pow5mult+0x36>
   174e2:	1064      	asrs	r4, r4, #1
   174e4:	d015      	beq.n	17512 <__pow5mult+0x56>
   174e6:	f8d8 0000 	ldr.w	r0, [r8]
   174ea:	b1a8      	cbz	r0, 17518 <__pow5mult+0x5c>
   174ec:	4680      	mov	r8, r0
   174ee:	07e3      	lsls	r3, r4, #31
   174f0:	d5f7      	bpl.n	174e2 <__pow5mult+0x26>
   174f2:	4642      	mov	r2, r8
   174f4:	4629      	mov	r1, r5
   174f6:	4630      	mov	r0, r6
   174f8:	f7ff ff32 	bl	17360 <__multiply>
   174fc:	b1b5      	cbz	r5, 1752c <__pow5mult+0x70>
   174fe:	6869      	ldr	r1, [r5, #4]
   17500:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
   17502:	1064      	asrs	r4, r4, #1
   17504:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
   17508:	602a      	str	r2, [r5, #0]
   1750a:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
   1750e:	4605      	mov	r5, r0
   17510:	d1e9      	bne.n	174e6 <__pow5mult+0x2a>
   17512:	4628      	mov	r0, r5
   17514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   17518:	4642      	mov	r2, r8
   1751a:	4641      	mov	r1, r8
   1751c:	4630      	mov	r0, r6
   1751e:	f7ff ff1f 	bl	17360 <__multiply>
   17522:	f8c8 0000 	str.w	r0, [r8]
   17526:	6007      	str	r7, [r0, #0]
   17528:	4680      	mov	r8, r0
   1752a:	e7e0      	b.n	174ee <__pow5mult+0x32>
   1752c:	4605      	mov	r5, r0
   1752e:	e7d8      	b.n	174e2 <__pow5mult+0x26>
   17530:	3b01      	subs	r3, #1
   17532:	4a0f      	ldr	r2, [pc, #60]	; (17570 <__pow5mult+0xb4>)
   17534:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   17538:	2300      	movs	r3, #0
   1753a:	f7ff fe45 	bl	171c8 <__multadd>
   1753e:	4605      	mov	r5, r0
   17540:	e7c4      	b.n	174cc <__pow5mult+0x10>
   17542:	2101      	movs	r1, #1
   17544:	4630      	mov	r0, r6
   17546:	f7ff fe0f 	bl	17168 <_Balloc>
   1754a:	4680      	mov	r8, r0
   1754c:	b140      	cbz	r0, 17560 <__pow5mult+0xa4>
   1754e:	2301      	movs	r3, #1
   17550:	f240 2271 	movw	r2, #625	; 0x271
   17554:	e9c0 3204 	strd	r3, r2, [r0, #16]
   17558:	2300      	movs	r3, #0
   1755a:	64b0      	str	r0, [r6, #72]	; 0x48
   1755c:	6003      	str	r3, [r0, #0]
   1755e:	e7bc      	b.n	174da <__pow5mult+0x1e>
   17560:	4b04      	ldr	r3, [pc, #16]	; (17574 <__pow5mult+0xb8>)
   17562:	4805      	ldr	r0, [pc, #20]	; (17578 <__pow5mult+0xbc>)
   17564:	4642      	mov	r2, r8
   17566:	f44f 71a0 	mov.w	r1, #320	; 0x140
   1756a:	f001 f955 	bl	18818 <__assert_func>
   1756e:	bf00      	nop
   17570:	000202f8 	.word	0x000202f8
   17574:	00020204 	.word	0x00020204
   17578:	00020288 	.word	0x00020288

0001757c <__lshift>:
   1757c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   17580:	460c      	mov	r4, r1
   17582:	4690      	mov	r8, r2
   17584:	6926      	ldr	r6, [r4, #16]
   17586:	68a3      	ldr	r3, [r4, #8]
   17588:	6849      	ldr	r1, [r1, #4]
   1758a:	eb06 1662 	add.w	r6, r6, r2, asr #5
   1758e:	1c75      	adds	r5, r6, #1
   17590:	429d      	cmp	r5, r3
   17592:	4607      	mov	r7, r0
   17594:	ea4f 1962 	mov.w	r9, r2, asr #5
   17598:	dd04      	ble.n	175a4 <__lshift+0x28>
   1759a:	005b      	lsls	r3, r3, #1
   1759c:	429d      	cmp	r5, r3
   1759e:	f101 0101 	add.w	r1, r1, #1
   175a2:	dcfa      	bgt.n	1759a <__lshift+0x1e>
   175a4:	4638      	mov	r0, r7
   175a6:	f7ff fddf 	bl	17168 <_Balloc>
   175aa:	4684      	mov	ip, r0
   175ac:	2800      	cmp	r0, #0
   175ae:	d051      	beq.n	17654 <__lshift+0xd8>
   175b0:	f1b9 0f00 	cmp.w	r9, #0
   175b4:	f100 0014 	add.w	r0, r0, #20
   175b8:	dd0e      	ble.n	175d8 <__lshift+0x5c>
   175ba:	f109 0205 	add.w	r2, r9, #5
   175be:	ea4f 0e82 	mov.w	lr, r2, lsl #2
   175c2:	4603      	mov	r3, r0
   175c4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   175c8:	2100      	movs	r1, #0
   175ca:	f843 1b04 	str.w	r1, [r3], #4
   175ce:	4293      	cmp	r3, r2
   175d0:	d1fb      	bne.n	175ca <__lshift+0x4e>
   175d2:	f1ae 0314 	sub.w	r3, lr, #20
   175d6:	4418      	add	r0, r3
   175d8:	6921      	ldr	r1, [r4, #16]
   175da:	f104 0314 	add.w	r3, r4, #20
   175de:	f018 081f 	ands.w	r8, r8, #31
   175e2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
   175e6:	d02d      	beq.n	17644 <__lshift+0xc8>
   175e8:	f1c8 0920 	rsb	r9, r8, #32
   175ec:	4686      	mov	lr, r0
   175ee:	f04f 0a00 	mov.w	sl, #0
   175f2:	681a      	ldr	r2, [r3, #0]
   175f4:	fa02 f208 	lsl.w	r2, r2, r8
   175f8:	ea42 020a 	orr.w	r2, r2, sl
   175fc:	f84e 2b04 	str.w	r2, [lr], #4
   17600:	f853 2b04 	ldr.w	r2, [r3], #4
   17604:	4299      	cmp	r1, r3
   17606:	fa22 fa09 	lsr.w	sl, r2, r9
   1760a:	d8f2      	bhi.n	175f2 <__lshift+0x76>
   1760c:	1b0b      	subs	r3, r1, r4
   1760e:	3b15      	subs	r3, #21
   17610:	f023 0303 	bic.w	r3, r3, #3
   17614:	3304      	adds	r3, #4
   17616:	f104 0215 	add.w	r2, r4, #21
   1761a:	4291      	cmp	r1, r2
   1761c:	bf38      	it	cc
   1761e:	2304      	movcc	r3, #4
   17620:	f1ba 0f00 	cmp.w	sl, #0
   17624:	bf18      	it	ne
   17626:	462e      	movne	r6, r5
   17628:	f840 a003 	str.w	sl, [r0, r3]
   1762c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1762e:	6862      	ldr	r2, [r4, #4]
   17630:	f8cc 6010 	str.w	r6, [ip, #16]
   17634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   17638:	6021      	str	r1, [r4, #0]
   1763a:	4660      	mov	r0, ip
   1763c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   17640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   17644:	3804      	subs	r0, #4
   17646:	f853 2b04 	ldr.w	r2, [r3], #4
   1764a:	f840 2f04 	str.w	r2, [r0, #4]!
   1764e:	4299      	cmp	r1, r3
   17650:	d8f9      	bhi.n	17646 <__lshift+0xca>
   17652:	e7eb      	b.n	1762c <__lshift+0xb0>
   17654:	4b03      	ldr	r3, [pc, #12]	; (17664 <__lshift+0xe8>)
   17656:	4804      	ldr	r0, [pc, #16]	; (17668 <__lshift+0xec>)
   17658:	4662      	mov	r2, ip
   1765a:	f240 11d9 	movw	r1, #473	; 0x1d9
   1765e:	f001 f8db 	bl	18818 <__assert_func>
   17662:	bf00      	nop
   17664:	00020204 	.word	0x00020204
   17668:	00020288 	.word	0x00020288

0001766c <__mcmp>:
   1766c:	690b      	ldr	r3, [r1, #16]
   1766e:	4684      	mov	ip, r0
   17670:	6900      	ldr	r0, [r0, #16]
   17672:	1ac0      	subs	r0, r0, r3
   17674:	d115      	bne.n	176a2 <__mcmp+0x36>
   17676:	f10c 0c14 	add.w	ip, ip, #20
   1767a:	3114      	adds	r1, #20
   1767c:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
   17680:	b410      	push	{r4}
   17682:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   17686:	e001      	b.n	1768c <__mcmp+0x20>
   17688:	4594      	cmp	ip, r2
   1768a:	d208      	bcs.n	1769e <__mcmp+0x32>
   1768c:	f852 4d04 	ldr.w	r4, [r2, #-4]!
   17690:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   17694:	428c      	cmp	r4, r1
   17696:	d0f7      	beq.n	17688 <__mcmp+0x1c>
   17698:	d204      	bcs.n	176a4 <__mcmp+0x38>
   1769a:	f04f 30ff 	mov.w	r0, #4294967295
   1769e:	bc10      	pop	{r4}
   176a0:	4770      	bx	lr
   176a2:	4770      	bx	lr
   176a4:	2001      	movs	r0, #1
   176a6:	bc10      	pop	{r4}
   176a8:	4770      	bx	lr
   176aa:	bf00      	nop

000176ac <__mdiff>:
   176ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176b0:	690f      	ldr	r7, [r1, #16]
   176b2:	6913      	ldr	r3, [r2, #16]
   176b4:	1aff      	subs	r7, r7, r3
   176b6:	2f00      	cmp	r7, #0
   176b8:	460e      	mov	r6, r1
   176ba:	4690      	mov	r8, r2
   176bc:	d17a      	bne.n	177b4 <__mdiff+0x108>
   176be:	f101 0514 	add.w	r5, r1, #20
   176c2:	3214      	adds	r2, #20
   176c4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   176c8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
   176cc:	e001      	b.n	176d2 <__mdiff+0x26>
   176ce:	429d      	cmp	r5, r3
   176d0:	d273      	bcs.n	177ba <__mdiff+0x10e>
   176d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   176d6:	f852 4d04 	ldr.w	r4, [r2, #-4]!
   176da:	42a1      	cmp	r1, r4
   176dc:	d0f7      	beq.n	176ce <__mdiff+0x22>
   176de:	d364      	bcc.n	177aa <__mdiff+0xfe>
   176e0:	6871      	ldr	r1, [r6, #4]
   176e2:	f7ff fd41 	bl	17168 <_Balloc>
   176e6:	4681      	mov	r9, r0
   176e8:	2800      	cmp	r0, #0
   176ea:	d072      	beq.n	177d2 <__mdiff+0x126>
   176ec:	6935      	ldr	r5, [r6, #16]
   176ee:	f8d8 2010 	ldr.w	r2, [r8, #16]
   176f2:	60c7      	str	r7, [r0, #12]
   176f4:	f108 0e14 	add.w	lr, r8, #20
   176f8:	f106 0014 	add.w	r0, r6, #20
   176fc:	f109 0a14 	add.w	sl, r9, #20
   17700:	f106 0c10 	add.w	ip, r6, #16
   17704:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
   17708:	eb00 0785 	add.w	r7, r0, r5, lsl #2
   1770c:	4656      	mov	r6, sl
   1770e:	2100      	movs	r1, #0
   17710:	f85e 4b04 	ldr.w	r4, [lr], #4
   17714:	f85c bf04 	ldr.w	fp, [ip, #4]!
   17718:	b2a3      	uxth	r3, r4
   1771a:	fa11 f18b 	uxtah	r1, r1, fp
   1771e:	1acb      	subs	r3, r1, r3
   17720:	0c21      	lsrs	r1, r4, #16
   17722:	ebc1 411b 	rsb	r1, r1, fp, lsr #16
   17726:	eb01 4123 	add.w	r1, r1, r3, asr #16
   1772a:	b29b      	uxth	r3, r3
   1772c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   17730:	4572      	cmp	r2, lr
   17732:	f846 3b04 	str.w	r3, [r6], #4
   17736:	ea4f 4121 	mov.w	r1, r1, asr #16
   1773a:	d8e9      	bhi.n	17710 <__mdiff+0x64>
   1773c:	eba2 0408 	sub.w	r4, r2, r8
   17740:	3c15      	subs	r4, #21
   17742:	f108 0815 	add.w	r8, r8, #21
   17746:	4542      	cmp	r2, r8
   17748:	f024 0603 	bic.w	r6, r4, #3
   1774c:	f106 0604 	add.w	r6, r6, #4
   17750:	bf38      	it	cc
   17752:	2604      	movcc	r6, #4
   17754:	4430      	add	r0, r6
   17756:	f024 0203 	bic.w	r2, r4, #3
   1775a:	bf38      	it	cc
   1775c:	2200      	movcc	r2, #0
   1775e:	4287      	cmp	r7, r0
   17760:	4452      	add	r2, sl
   17762:	44b2      	add	sl, r6
   17764:	d916      	bls.n	17794 <__mdiff+0xe8>
   17766:	4656      	mov	r6, sl
   17768:	4604      	mov	r4, r0
   1776a:	f854 3b04 	ldr.w	r3, [r4], #4
   1776e:	fa11 f183 	uxtah	r1, r1, r3
   17772:	140a      	asrs	r2, r1, #16
   17774:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   17778:	b289      	uxth	r1, r1
   1777a:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   1777e:	42a7      	cmp	r7, r4
   17780:	f846 3b04 	str.w	r3, [r6], #4
   17784:	ea4f 4122 	mov.w	r1, r2, asr #16
   17788:	d8ef      	bhi.n	1776a <__mdiff+0xbe>
   1778a:	1e7a      	subs	r2, r7, #1
   1778c:	1a10      	subs	r0, r2, r0
   1778e:	f020 0203 	bic.w	r2, r0, #3
   17792:	4452      	add	r2, sl
   17794:	b923      	cbnz	r3, 177a0 <__mdiff+0xf4>
   17796:	f852 3d04 	ldr.w	r3, [r2, #-4]!
   1779a:	3d01      	subs	r5, #1
   1779c:	2b00      	cmp	r3, #0
   1779e:	d0fa      	beq.n	17796 <__mdiff+0xea>
   177a0:	f8c9 5010 	str.w	r5, [r9, #16]
   177a4:	4648      	mov	r0, r9
   177a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   177aa:	4633      	mov	r3, r6
   177ac:	2701      	movs	r7, #1
   177ae:	4646      	mov	r6, r8
   177b0:	4698      	mov	r8, r3
   177b2:	e795      	b.n	176e0 <__mdiff+0x34>
   177b4:	dbf9      	blt.n	177aa <__mdiff+0xfe>
   177b6:	2700      	movs	r7, #0
   177b8:	e792      	b.n	176e0 <__mdiff+0x34>
   177ba:	2100      	movs	r1, #0
   177bc:	f7ff fcd4 	bl	17168 <_Balloc>
   177c0:	4681      	mov	r9, r0
   177c2:	b168      	cbz	r0, 177e0 <__mdiff+0x134>
   177c4:	2201      	movs	r2, #1
   177c6:	2300      	movs	r3, #0
   177c8:	e9c9 2304 	strd	r2, r3, [r9, #16]
   177cc:	4648      	mov	r0, r9
   177ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   177d2:	4b07      	ldr	r3, [pc, #28]	; (177f0 <__mdiff+0x144>)
   177d4:	4807      	ldr	r0, [pc, #28]	; (177f4 <__mdiff+0x148>)
   177d6:	464a      	mov	r2, r9
   177d8:	f44f 7110 	mov.w	r1, #576	; 0x240
   177dc:	f001 f81c 	bl	18818 <__assert_func>
   177e0:	4b03      	ldr	r3, [pc, #12]	; (177f0 <__mdiff+0x144>)
   177e2:	4804      	ldr	r0, [pc, #16]	; (177f4 <__mdiff+0x148>)
   177e4:	464a      	mov	r2, r9
   177e6:	f240 2132 	movw	r1, #562	; 0x232
   177ea:	f001 f815 	bl	18818 <__assert_func>
   177ee:	bf00      	nop
   177f0:	00020204 	.word	0x00020204
   177f4:	00020288 	.word	0x00020288

000177f8 <__d2b>:
   177f8:	b570      	push	{r4, r5, r6, lr}
   177fa:	2101      	movs	r1, #1
   177fc:	b082      	sub	sp, #8
   177fe:	4616      	mov	r6, r2
   17800:	461d      	mov	r5, r3
   17802:	f7ff fcb1 	bl	17168 <_Balloc>
   17806:	4604      	mov	r4, r0
   17808:	2800      	cmp	r0, #0
   1780a:	d04b      	beq.n	178a4 <__d2b+0xac>
   1780c:	462b      	mov	r3, r5
   1780e:	f3c5 550a 	ubfx	r5, r5, #20, #11
   17812:	f3c3 0313 	ubfx	r3, r3, #0, #20
   17816:	b10d      	cbz	r5, 1781c <__d2b+0x24>
   17818:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1781c:	2e00      	cmp	r6, #0
   1781e:	9301      	str	r3, [sp, #4]
   17820:	d022      	beq.n	17868 <__d2b+0x70>
   17822:	4668      	mov	r0, sp
   17824:	9600      	str	r6, [sp, #0]
   17826:	f7ff fd3f 	bl	172a8 <__lo0bits>
   1782a:	2800      	cmp	r0, #0
   1782c:	d036      	beq.n	1789c <__d2b+0xa4>
   1782e:	9b01      	ldr	r3, [sp, #4]
   17830:	9900      	ldr	r1, [sp, #0]
   17832:	f1c0 0220 	rsb	r2, r0, #32
   17836:	fa03 f202 	lsl.w	r2, r3, r2
   1783a:	430a      	orrs	r2, r1
   1783c:	40c3      	lsrs	r3, r0
   1783e:	9301      	str	r3, [sp, #4]
   17840:	6162      	str	r2, [r4, #20]
   17842:	2b00      	cmp	r3, #0
   17844:	bf14      	ite	ne
   17846:	2102      	movne	r1, #2
   17848:	2101      	moveq	r1, #1
   1784a:	61a3      	str	r3, [r4, #24]
   1784c:	6121      	str	r1, [r4, #16]
   1784e:	b1ad      	cbz	r5, 1787c <__d2b+0x84>
   17850:	9a06      	ldr	r2, [sp, #24]
   17852:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   17856:	4403      	add	r3, r0
   17858:	6013      	str	r3, [r2, #0]
   1785a:	9b07      	ldr	r3, [sp, #28]
   1785c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   17860:	6018      	str	r0, [r3, #0]
   17862:	4620      	mov	r0, r4
   17864:	b002      	add	sp, #8
   17866:	bd70      	pop	{r4, r5, r6, pc}
   17868:	a801      	add	r0, sp, #4
   1786a:	f7ff fd1d 	bl	172a8 <__lo0bits>
   1786e:	9b01      	ldr	r3, [sp, #4]
   17870:	2101      	movs	r1, #1
   17872:	e9c4 1304 	strd	r1, r3, [r4, #16]
   17876:	3020      	adds	r0, #32
   17878:	2d00      	cmp	r5, #0
   1787a:	d1e9      	bne.n	17850 <__d2b+0x58>
   1787c:	eb04 0281 	add.w	r2, r4, r1, lsl #2
   17880:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
   17884:	6910      	ldr	r0, [r2, #16]
   17886:	9a06      	ldr	r2, [sp, #24]
   17888:	6013      	str	r3, [r2, #0]
   1788a:	f7ff fced 	bl	17268 <__hi0bits>
   1788e:	9b07      	ldr	r3, [sp, #28]
   17890:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   17894:	4620      	mov	r0, r4
   17896:	6019      	str	r1, [r3, #0]
   17898:	b002      	add	sp, #8
   1789a:	bd70      	pop	{r4, r5, r6, pc}
   1789c:	e9dd 2300 	ldrd	r2, r3, [sp]
   178a0:	6162      	str	r2, [r4, #20]
   178a2:	e7ce      	b.n	17842 <__d2b+0x4a>
   178a4:	4b03      	ldr	r3, [pc, #12]	; (178b4 <__d2b+0xbc>)
   178a6:	4804      	ldr	r0, [pc, #16]	; (178b8 <__d2b+0xc0>)
   178a8:	4622      	mov	r2, r4
   178aa:	f240 310a 	movw	r1, #778	; 0x30a
   178ae:	f000 ffb3 	bl	18818 <__assert_func>
   178b2:	bf00      	nop
   178b4:	00020204 	.word	0x00020204
   178b8:	00020288 	.word	0x00020288

000178bc <frexp>:
   178bc:	f8df c060 	ldr.w	ip, [pc, #96]	; 17920 <frexp+0x64>
   178c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   178c2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   178c6:	2700      	movs	r7, #0
   178c8:	4563      	cmp	r3, ip
   178ca:	4604      	mov	r4, r0
   178cc:	460d      	mov	r5, r1
   178ce:	4616      	mov	r6, r2
   178d0:	6017      	str	r7, [r2, #0]
   178d2:	dc22      	bgt.n	1791a <frexp+0x5e>
   178d4:	4684      	mov	ip, r0
   178d6:	ea53 0c0c 	orrs.w	ip, r3, ip
   178da:	d01e      	beq.n	1791a <frexp+0x5e>
   178dc:	f8df c044 	ldr.w	ip, [pc, #68]	; 17924 <frexp+0x68>
   178e0:	ea01 0c0c 	and.w	ip, r1, ip
   178e4:	460a      	mov	r2, r1
   178e6:	f1bc 0f00 	cmp.w	ip, #0
   178ea:	d109      	bne.n	17900 <frexp+0x44>
   178ec:	4b0e      	ldr	r3, [pc, #56]	; (17928 <frexp+0x6c>)
   178ee:	2200      	movs	r2, #0
   178f0:	f7e8 fff2 	bl	8d8 <__aeabi_dmul>
   178f4:	f06f 0735 	mvn.w	r7, #53	; 0x35
   178f8:	4604      	mov	r4, r0
   178fa:	460a      	mov	r2, r1
   178fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   17900:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   17904:	151b      	asrs	r3, r3, #20
   17906:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   1790a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
   1790e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
   17912:	443b      	add	r3, r7
   17914:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
   17918:	6033      	str	r3, [r6, #0]
   1791a:	4620      	mov	r0, r4
   1791c:	4629      	mov	r1, r5
   1791e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17920:	7fefffff 	.word	0x7fefffff
   17924:	7ff00000 	.word	0x7ff00000
   17928:	43500000 	.word	0x43500000

0001792c <__sread>:
   1792c:	b510      	push	{r4, lr}
   1792e:	460c      	mov	r4, r1
   17930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   17934:	f001 fa2c 	bl	18d90 <_read_r>
   17938:	2800      	cmp	r0, #0
   1793a:	db03      	blt.n	17944 <__sread+0x18>
   1793c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1793e:	4403      	add	r3, r0
   17940:	6523      	str	r3, [r4, #80]	; 0x50
   17942:	bd10      	pop	{r4, pc}
   17944:	89a3      	ldrh	r3, [r4, #12]
   17946:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   1794a:	81a3      	strh	r3, [r4, #12]
   1794c:	bd10      	pop	{r4, pc}
   1794e:	bf00      	nop

00017950 <__swrite>:
   17950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   17954:	460c      	mov	r4, r1
   17956:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   1795a:	461f      	mov	r7, r3
   1795c:	05cb      	lsls	r3, r1, #23
   1795e:	4605      	mov	r5, r0
   17960:	4616      	mov	r6, r2
   17962:	d40b      	bmi.n	1797c <__swrite+0x2c>
   17964:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   17968:	81a1      	strh	r1, [r4, #12]
   1796a:	463b      	mov	r3, r7
   1796c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   17970:	4632      	mov	r2, r6
   17972:	4628      	mov	r0, r5
   17974:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   17978:	f000 bf38 	b.w	187ec <_write_r>
   1797c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   17980:	2302      	movs	r3, #2
   17982:	2200      	movs	r2, #0
   17984:	f001 f95c 	bl	18c40 <_lseek_r>
   17988:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   1798c:	e7ea      	b.n	17964 <__swrite+0x14>
   1798e:	bf00      	nop

00017990 <__sseek>:
   17990:	b510      	push	{r4, lr}
   17992:	460c      	mov	r4, r1
   17994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   17998:	f001 f952 	bl	18c40 <_lseek_r>
   1799c:	89a3      	ldrh	r3, [r4, #12]
   1799e:	1c42      	adds	r2, r0, #1
   179a0:	bf0e      	itee	eq
   179a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   179a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   179aa:	6520      	strne	r0, [r4, #80]	; 0x50
   179ac:	81a3      	strh	r3, [r4, #12]
   179ae:	bd10      	pop	{r4, pc}

000179b0 <__sclose>:
   179b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   179b4:	f000 bf80 	b.w	188b8 <_close_r>

000179b8 <__sprint_r>:
   179b8:	6893      	ldr	r3, [r2, #8]
   179ba:	b510      	push	{r4, lr}
   179bc:	4614      	mov	r4, r2
   179be:	b913      	cbnz	r3, 179c6 <__sprint_r+0xe>
   179c0:	6053      	str	r3, [r2, #4]
   179c2:	4618      	mov	r0, r3
   179c4:	bd10      	pop	{r4, pc}
   179c6:	f000 ffb3 	bl	18930 <__sfvwrite_r>
   179ca:	2300      	movs	r3, #0
   179cc:	e9c4 3301 	strd	r3, r3, [r4, #4]
   179d0:	bd10      	pop	{r4, pc}
   179d2:	bf00      	nop

000179d4 <_vfiprintf_r>:
   179d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179d8:	b0bb      	sub	sp, #236	; 0xec
   179da:	e9cd 3004 	strd	r3, r0, [sp, #16]
   179de:	461c      	mov	r4, r3
   179e0:	468b      	mov	fp, r1
   179e2:	4616      	mov	r6, r2
   179e4:	b118      	cbz	r0, 179ee <_vfiprintf_r+0x1a>
   179e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   179e8:	2b00      	cmp	r3, #0
   179ea:	f000 828a 	beq.w	17f02 <_vfiprintf_r+0x52e>
   179ee:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   179f2:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   179f6:	07db      	lsls	r3, r3, #31
   179f8:	d402      	bmi.n	17a00 <_vfiprintf_r+0x2c>
   179fa:	0597      	lsls	r7, r2, #22
   179fc:	f140 8596 	bpl.w	1852c <_vfiprintf_r+0xb58>
   17a00:	0715      	lsls	r5, r2, #28
   17a02:	f140 80eb 	bpl.w	17bdc <_vfiprintf_r+0x208>
   17a06:	f8db 3010 	ldr.w	r3, [fp, #16]
   17a0a:	2b00      	cmp	r3, #0
   17a0c:	f000 80e6 	beq.w	17bdc <_vfiprintf_r+0x208>
   17a10:	f002 031a 	and.w	r3, r2, #26
   17a14:	2b0a      	cmp	r3, #10
   17a16:	f000 80ef 	beq.w	17bf8 <_vfiprintf_r+0x224>
   17a1a:	ab11      	add	r3, sp, #68	; 0x44
   17a1c:	930e      	str	r3, [sp, #56]	; 0x38
   17a1e:	2300      	movs	r3, #0
   17a20:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   17a24:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
   17a28:	9307      	str	r3, [sp, #28]
   17a2a:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   17a2e:	9308      	str	r3, [sp, #32]
   17a30:	9303      	str	r3, [sp, #12]
   17a32:	7833      	ldrb	r3, [r6, #0]
   17a34:	2b00      	cmp	r3, #0
   17a36:	f000 8209 	beq.w	17e4c <_vfiprintf_r+0x478>
   17a3a:	4634      	mov	r4, r6
   17a3c:	e004      	b.n	17a48 <_vfiprintf_r+0x74>
   17a3e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   17a42:	2b00      	cmp	r3, #0
   17a44:	f000 8131 	beq.w	17caa <_vfiprintf_r+0x2d6>
   17a48:	2b25      	cmp	r3, #37	; 0x25
   17a4a:	d1f8      	bne.n	17a3e <_vfiprintf_r+0x6a>
   17a4c:	1ba5      	subs	r5, r4, r6
   17a4e:	f040 812f 	bne.w	17cb0 <_vfiprintf_r+0x2dc>
   17a52:	7823      	ldrb	r3, [r4, #0]
   17a54:	2b00      	cmp	r3, #0
   17a56:	f000 81f9 	beq.w	17e4c <_vfiprintf_r+0x478>
   17a5a:	2300      	movs	r3, #0
   17a5c:	f04f 32ff 	mov.w	r2, #4294967295
   17a60:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   17a64:	461d      	mov	r5, r3
   17a66:	9302      	str	r3, [sp, #8]
   17a68:	1c66      	adds	r6, r4, #1
   17a6a:	7863      	ldrb	r3, [r4, #1]
   17a6c:	9200      	str	r2, [sp, #0]
   17a6e:	242b      	movs	r4, #43	; 0x2b
   17a70:	3601      	adds	r6, #1
   17a72:	f1a3 0220 	sub.w	r2, r3, #32
   17a76:	2a5a      	cmp	r2, #90	; 0x5a
   17a78:	f200 8159 	bhi.w	17d2e <_vfiprintf_r+0x35a>
   17a7c:	e8df f012 	tbh	[pc, r2, lsl #1]
   17a80:	015702d4 	.word	0x015702d4
   17a84:	02d00157 	.word	0x02d00157
   17a88:	01570157 	.word	0x01570157
   17a8c:	006a0157 	.word	0x006a0157
   17a90:	01570157 	.word	0x01570157
   17a94:	02f802c6 	.word	0x02f802c6
   17a98:	01110157 	.word	0x01110157
   17a9c:	015702de 	.word	0x015702de
   17aa0:	005b02b0 	.word	0x005b02b0
   17aa4:	005b005b 	.word	0x005b005b
   17aa8:	005b005b 	.word	0x005b005b
   17aac:	005b005b 	.word	0x005b005b
   17ab0:	005b005b 	.word	0x005b005b
   17ab4:	01570157 	.word	0x01570157
   17ab8:	01570157 	.word	0x01570157
   17abc:	01570157 	.word	0x01570157
   17ac0:	01570157 	.word	0x01570157
   17ac4:	02320157 	.word	0x02320157
   17ac8:	01570084 	.word	0x01570084
   17acc:	01570157 	.word	0x01570157
   17ad0:	01570157 	.word	0x01570157
   17ad4:	01570157 	.word	0x01570157
   17ad8:	01570157 	.word	0x01570157
   17adc:	00d10157 	.word	0x00d10157
   17ae0:	01570157 	.word	0x01570157
   17ae4:	02160157 	.word	0x02160157
   17ae8:	029e0157 	.word	0x029e0157
   17aec:	01570157 	.word	0x01570157
   17af0:	0157055e 	.word	0x0157055e
   17af4:	01570157 	.word	0x01570157
   17af8:	01570157 	.word	0x01570157
   17afc:	01570157 	.word	0x01570157
   17b00:	01570157 	.word	0x01570157
   17b04:	02320157 	.word	0x02320157
   17b08:	01570086 	.word	0x01570086
   17b0c:	01570157 	.word	0x01570157
   17b10:	00860294 	.word	0x00860294
   17b14:	01570080 	.word	0x01570080
   17b18:	0157028a 	.word	0x0157028a
   17b1c:	00d30277 	.word	0x00d30277
   17b20:	008002b4 	.word	0x008002b4
   17b24:	02160157 	.word	0x02160157
   17b28:	057e007e 	.word	0x057e007e
   17b2c:	01570157 	.word	0x01570157
   17b30:	01570580 	.word	0x01570580
   17b34:	007e      	.short	0x007e
   17b36:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   17b3a:	2100      	movs	r1, #0
   17b3c:	f816 3b01 	ldrb.w	r3, [r6], #1
   17b40:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   17b44:	eb02 0141 	add.w	r1, r2, r1, lsl #1
   17b48:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   17b4c:	2a09      	cmp	r2, #9
   17b4e:	d9f5      	bls.n	17b3c <_vfiprintf_r+0x168>
   17b50:	9102      	str	r1, [sp, #8]
   17b52:	e78e      	b.n	17a72 <_vfiprintf_r+0x9e>
   17b54:	f8dd 8014 	ldr.w	r8, [sp, #20]
   17b58:	4640      	mov	r0, r8
   17b5a:	f7ff faa1 	bl	170a0 <_localeconv_r>
   17b5e:	6843      	ldr	r3, [r0, #4]
   17b60:	9309      	str	r3, [sp, #36]	; 0x24
   17b62:	4618      	mov	r0, r3
   17b64:	f7e8 facc 	bl	100 <strlen>
   17b68:	900a      	str	r0, [sp, #40]	; 0x28
   17b6a:	4607      	mov	r7, r0
   17b6c:	4640      	mov	r0, r8
   17b6e:	f7ff fa97 	bl	170a0 <_localeconv_r>
   17b72:	6883      	ldr	r3, [r0, #8]
   17b74:	9308      	str	r3, [sp, #32]
   17b76:	2f00      	cmp	r7, #0
   17b78:	f040 84c1 	bne.w	184fe <_vfiprintf_r+0xb2a>
   17b7c:	7833      	ldrb	r3, [r6, #0]
   17b7e:	e777      	b.n	17a70 <_vfiprintf_r+0x9c>
   17b80:	7833      	ldrb	r3, [r6, #0]
   17b82:	f045 0520 	orr.w	r5, r5, #32
   17b86:	e773      	b.n	17a70 <_vfiprintf_r+0x9c>
   17b88:	f045 0510 	orr.w	r5, r5, #16
   17b8c:	06af      	lsls	r7, r5, #26
   17b8e:	f140 817e 	bpl.w	17e8e <_vfiprintf_r+0x4ba>
   17b92:	9f04      	ldr	r7, [sp, #16]
   17b94:	3707      	adds	r7, #7
   17b96:	f027 0707 	bic.w	r7, r7, #7
   17b9a:	463a      	mov	r2, r7
   17b9c:	687b      	ldr	r3, [r7, #4]
   17b9e:	f852 7b08 	ldr.w	r7, [r2], #8
   17ba2:	9204      	str	r2, [sp, #16]
   17ba4:	4698      	mov	r8, r3
   17ba6:	2b00      	cmp	r3, #0
   17ba8:	f2c0 81b9 	blt.w	17f1e <_vfiprintf_r+0x54a>
   17bac:	9b00      	ldr	r3, [sp, #0]
   17bae:	3301      	adds	r3, #1
   17bb0:	f000 8553 	beq.w	1865a <_vfiprintf_r+0xc86>
   17bb4:	ea57 0308 	orrs.w	r3, r7, r8
   17bb8:	f025 0a80 	bic.w	sl, r5, #128	; 0x80
   17bbc:	f000 842e 	beq.w	1841c <_vfiprintf_r+0xa48>
   17bc0:	2f0a      	cmp	r7, #10
   17bc2:	f178 0300 	sbcs.w	r3, r8, #0
   17bc6:	f080 8444 	bcs.w	18452 <_vfiprintf_r+0xa7e>
   17bca:	3730      	adds	r7, #48	; 0x30
   17bcc:	2301      	movs	r3, #1
   17bce:	f88d 70e7 	strb.w	r7, [sp, #231]	; 0xe7
   17bd2:	4655      	mov	r5, sl
   17bd4:	9301      	str	r3, [sp, #4]
   17bd6:	f10d 04e7 	add.w	r4, sp, #231	; 0xe7
   17bda:	e052      	b.n	17c82 <_vfiprintf_r+0x2ae>
   17bdc:	9805      	ldr	r0, [sp, #20]
   17bde:	4659      	mov	r1, fp
   17be0:	f7fe feaa 	bl	16938 <__swsetup_r>
   17be4:	2800      	cmp	r0, #0
   17be6:	f040 85a4 	bne.w	18732 <_vfiprintf_r+0xd5e>
   17bea:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   17bee:	f002 031a 	and.w	r3, r2, #26
   17bf2:	2b0a      	cmp	r3, #10
   17bf4:	f47f af11 	bne.w	17a1a <_vfiprintf_r+0x46>
   17bf8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   17bfc:	2b00      	cmp	r3, #0
   17bfe:	f6ff af0c 	blt.w	17a1a <_vfiprintf_r+0x46>
   17c02:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   17c06:	07d9      	lsls	r1, r3, #31
   17c08:	d402      	bmi.n	17c10 <_vfiprintf_r+0x23c>
   17c0a:	0593      	lsls	r3, r2, #22
   17c0c:	f140 856e 	bpl.w	186ec <_vfiprintf_r+0xd18>
   17c10:	9805      	ldr	r0, [sp, #20]
   17c12:	4623      	mov	r3, r4
   17c14:	4632      	mov	r2, r6
   17c16:	4659      	mov	r1, fp
   17c18:	b03b      	add	sp, #236	; 0xec
   17c1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c1e:	f000 bda5 	b.w	1876c <__sbprintf>
   17c22:	f045 0510 	orr.w	r5, r5, #16
   17c26:	f015 0820 	ands.w	r8, r5, #32
   17c2a:	f000 8120 	beq.w	17e6e <_vfiprintf_r+0x49a>
   17c2e:	9f04      	ldr	r7, [sp, #16]
   17c30:	3707      	adds	r7, #7
   17c32:	f027 0707 	bic.w	r7, r7, #7
   17c36:	463b      	mov	r3, r7
   17c38:	f8d7 8004 	ldr.w	r8, [r7, #4]
   17c3c:	f853 7b08 	ldr.w	r7, [r3], #8
   17c40:	9304      	str	r3, [sp, #16]
   17c42:	f425 6a80 	bic.w	sl, r5, #1024	; 0x400
   17c46:	2300      	movs	r3, #0
   17c48:	2200      	movs	r2, #0
   17c4a:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
   17c4e:	9a00      	ldr	r2, [sp, #0]
   17c50:	1c55      	adds	r5, r2, #1
   17c52:	f000 8172 	beq.w	17f3a <_vfiprintf_r+0x566>
   17c56:	ea57 0108 	orrs.w	r1, r7, r8
   17c5a:	f02a 0580 	bic.w	r5, sl, #128	; 0x80
   17c5e:	f040 8378 	bne.w	18352 <_vfiprintf_r+0x97e>
   17c62:	2a00      	cmp	r2, #0
   17c64:	f040 84fc 	bne.w	18660 <_vfiprintf_r+0xc8c>
   17c68:	2b00      	cmp	r3, #0
   17c6a:	f040 83dc 	bne.w	18426 <_vfiprintf_r+0xa52>
   17c6e:	f01a 0301 	ands.w	r3, sl, #1
   17c72:	9301      	str	r3, [sp, #4]
   17c74:	f000 842c 	beq.w	184d0 <_vfiprintf_r+0xafc>
   17c78:	2330      	movs	r3, #48	; 0x30
   17c7a:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
   17c7e:	f10d 04e7 	add.w	r4, sp, #231	; 0xe7
   17c82:	e9dd 8200 	ldrd	r8, r2, [sp]
   17c86:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   17c8a:	4590      	cmp	r8, r2
   17c8c:	bfb8      	it	lt
   17c8e:	4690      	movlt	r8, r2
   17c90:	2b00      	cmp	r3, #0
   17c92:	d05b      	beq.n	17d4c <_vfiprintf_r+0x378>
   17c94:	f108 0801 	add.w	r8, r8, #1
   17c98:	e058      	b.n	17d4c <_vfiprintf_r+0x378>
   17c9a:	9a02      	ldr	r2, [sp, #8]
   17c9c:	9304      	str	r3, [sp, #16]
   17c9e:	4252      	negs	r2, r2
   17ca0:	9202      	str	r2, [sp, #8]
   17ca2:	7833      	ldrb	r3, [r6, #0]
   17ca4:	f045 0504 	orr.w	r5, r5, #4
   17ca8:	e6e2      	b.n	17a70 <_vfiprintf_r+0x9c>
   17caa:	1ba5      	subs	r5, r4, r6
   17cac:	f000 80ce 	beq.w	17e4c <_vfiprintf_r+0x478>
   17cb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17cb2:	9a10      	ldr	r2, [sp, #64]	; 0x40
   17cb4:	3301      	adds	r3, #1
   17cb6:	442a      	add	r2, r5
   17cb8:	2b07      	cmp	r3, #7
   17cba:	e9c9 6500 	strd	r6, r5, [r9]
   17cbe:	9210      	str	r2, [sp, #64]	; 0x40
   17cc0:	930f      	str	r3, [sp, #60]	; 0x3c
   17cc2:	dc05      	bgt.n	17cd0 <_vfiprintf_r+0x2fc>
   17cc4:	f109 0908 	add.w	r9, r9, #8
   17cc8:	9b03      	ldr	r3, [sp, #12]
   17cca:	442b      	add	r3, r5
   17ccc:	9303      	str	r3, [sp, #12]
   17cce:	e6c0      	b.n	17a52 <_vfiprintf_r+0x7e>
   17cd0:	b91a      	cbnz	r2, 17cda <_vfiprintf_r+0x306>
   17cd2:	920f      	str	r2, [sp, #60]	; 0x3c
   17cd4:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   17cd8:	e7f6      	b.n	17cc8 <_vfiprintf_r+0x2f4>
   17cda:	9805      	ldr	r0, [sp, #20]
   17cdc:	aa0e      	add	r2, sp, #56	; 0x38
   17cde:	4659      	mov	r1, fp
   17ce0:	f000 fe26 	bl	18930 <__sfvwrite_r>
   17ce4:	2300      	movs	r3, #0
   17ce6:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   17cea:	b990      	cbnz	r0, 17d12 <_vfiprintf_r+0x33e>
   17cec:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   17cf0:	e7ea      	b.n	17cc8 <_vfiprintf_r+0x2f4>
   17cf2:	4629      	mov	r1, r5
   17cf4:	4620      	mov	r0, r4
   17cf6:	f000 fe1b 	bl	18930 <__sfvwrite_r>
   17cfa:	2300      	movs	r3, #0
   17cfc:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   17d00:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   17d04:	f04f 0c01 	mov.w	ip, #1
   17d08:	4602      	mov	r2, r0
   17d0a:	2800      	cmp	r0, #0
   17d0c:	f000 8244 	beq.w	18198 <_vfiprintf_r+0x7c4>
   17d10:	46ab      	mov	fp, r5
   17d12:	f8db 2064 	ldr.w	r2, [fp, #100]	; 0x64
   17d16:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   17d1a:	07d0      	lsls	r0, r2, #31
   17d1c:	f140 809d 	bpl.w	17e5a <_vfiprintf_r+0x486>
   17d20:	065a      	lsls	r2, r3, #25
   17d22:	f100 8512 	bmi.w	1874a <_vfiprintf_r+0xd76>
   17d26:	9803      	ldr	r0, [sp, #12]
   17d28:	b03b      	add	sp, #236	; 0xec
   17d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17d2e:	2b00      	cmp	r3, #0
   17d30:	f000 808c 	beq.w	17e4c <_vfiprintf_r+0x478>
   17d34:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
   17d38:	f04f 0801 	mov.w	r8, #1
   17d3c:	2300      	movs	r3, #0
   17d3e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   17d42:	f8cd 8004 	str.w	r8, [sp, #4]
   17d46:	ac21      	add	r4, sp, #132	; 0x84
   17d48:	2300      	movs	r3, #0
   17d4a:	9300      	str	r3, [sp, #0]
   17d4c:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
   17d50:	f015 0302 	ands.w	r3, r5, #2
   17d54:	bf18      	it	ne
   17d56:	f108 0802 	addne.w	r8, r8, #2
   17d5a:	f102 0c01 	add.w	ip, r2, #1
   17d5e:	f015 0a84 	ands.w	sl, r5, #132	; 0x84
   17d62:	9306      	str	r3, [sp, #24]
   17d64:	4661      	mov	r1, ip
   17d66:	d105      	bne.n	17d74 <_vfiprintf_r+0x3a0>
   17d68:	9b02      	ldr	r3, [sp, #8]
   17d6a:	eba3 0708 	sub.w	r7, r3, r8
   17d6e:	2f00      	cmp	r7, #0
   17d70:	f300 82f1 	bgt.w	18356 <_vfiprintf_r+0x982>
   17d74:	f89d 7033 	ldrb.w	r7, [sp, #51]	; 0x33
   17d78:	2f00      	cmp	r7, #0
   17d7a:	f000 8191 	beq.w	180a0 <_vfiprintf_r+0x6cc>
   17d7e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   17d82:	3001      	adds	r0, #1
   17d84:	f8c9 2000 	str.w	r2, [r9]
   17d88:	2907      	cmp	r1, #7
   17d8a:	f04f 0201 	mov.w	r2, #1
   17d8e:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
   17d92:	f8c9 2004 	str.w	r2, [r9, #4]
   17d96:	f340 817f 	ble.w	18098 <_vfiprintf_r+0x6c4>
   17d9a:	b148      	cbz	r0, 17db0 <_vfiprintf_r+0x3dc>
   17d9c:	aa0e      	add	r2, sp, #56	; 0x38
   17d9e:	9805      	ldr	r0, [sp, #20]
   17da0:	4659      	mov	r1, fp
   17da2:	f000 fdc5 	bl	18930 <__sfvwrite_r>
   17da6:	2200      	movs	r2, #0
   17da8:	e9cd 220f 	strd	r2, r2, [sp, #60]	; 0x3c
   17dac:	2800      	cmp	r0, #0
   17dae:	d1b0      	bne.n	17d12 <_vfiprintf_r+0x33e>
   17db0:	9a06      	ldr	r2, [sp, #24]
   17db2:	2a00      	cmp	r2, #0
   17db4:	f000 82bc 	beq.w	18330 <_vfiprintf_r+0x95c>
   17db8:	2002      	movs	r0, #2
   17dba:	ab0d      	add	r3, sp, #52	; 0x34
   17dbc:	9012      	str	r0, [sp, #72]	; 0x48
   17dbe:	9311      	str	r3, [sp, #68]	; 0x44
   17dc0:	2201      	movs	r2, #1
   17dc2:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   17dc6:	f109 0908 	add.w	r9, r9, #8
   17dca:	1c51      	adds	r1, r2, #1
   17dcc:	f1ba 0f80 	cmp.w	sl, #128	; 0x80
   17dd0:	f000 8183 	beq.w	180da <_vfiprintf_r+0x706>
   17dd4:	e9dd 3700 	ldrd	r3, r7, [sp]
   17dd8:	1bdf      	subs	r7, r3, r7
   17dda:	2f00      	cmp	r7, #0
   17ddc:	f300 81cb 	bgt.w	18176 <_vfiprintf_r+0x7a2>
   17de0:	9a01      	ldr	r2, [sp, #4]
   17de2:	f8c9 4000 	str.w	r4, [r9]
   17de6:	1813      	adds	r3, r2, r0
   17de8:	2907      	cmp	r1, #7
   17dea:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
   17dee:	f8c9 2004 	str.w	r2, [r9, #4]
   17df2:	f340 8235 	ble.w	18260 <_vfiprintf_r+0x88c>
   17df6:	2b00      	cmp	r3, #0
   17df8:	f040 829f 	bne.w	1833a <_vfiprintf_r+0x966>
   17dfc:	930f      	str	r3, [sp, #60]	; 0x3c
   17dfe:	076b      	lsls	r3, r5, #29
   17e00:	f140 826d 	bpl.w	182de <_vfiprintf_r+0x90a>
   17e04:	9a02      	ldr	r2, [sp, #8]
   17e06:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17e08:	eba2 0408 	sub.w	r4, r2, r8
   17e0c:	2c00      	cmp	r4, #0
   17e0e:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   17e12:	f300 8230 	bgt.w	18276 <_vfiprintf_r+0x8a2>
   17e16:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
   17e1a:	4541      	cmp	r1, r8
   17e1c:	bfac      	ite	ge
   17e1e:	1852      	addge	r2, r2, r1
   17e20:	4442      	addlt	r2, r8
   17e22:	9203      	str	r2, [sp, #12]
   17e24:	b153      	cbz	r3, 17e3c <_vfiprintf_r+0x468>
   17e26:	9805      	ldr	r0, [sp, #20]
   17e28:	aa0e      	add	r2, sp, #56	; 0x38
   17e2a:	4659      	mov	r1, fp
   17e2c:	f000 fd80 	bl	18930 <__sfvwrite_r>
   17e30:	2300      	movs	r3, #0
   17e32:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   17e36:	2800      	cmp	r0, #0
   17e38:	f47f af6b 	bne.w	17d12 <_vfiprintf_r+0x33e>
   17e3c:	2300      	movs	r3, #0
   17e3e:	930f      	str	r3, [sp, #60]	; 0x3c
   17e40:	7833      	ldrb	r3, [r6, #0]
   17e42:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   17e46:	2b00      	cmp	r3, #0
   17e48:	f47f adf7 	bne.w	17a3a <_vfiprintf_r+0x66>
   17e4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17e4e:	2b00      	cmp	r3, #0
   17e50:	f040 8460 	bne.w	18714 <_vfiprintf_r+0xd40>
   17e54:	2300      	movs	r3, #0
   17e56:	930f      	str	r3, [sp, #60]	; 0x3c
   17e58:	e75b      	b.n	17d12 <_vfiprintf_r+0x33e>
   17e5a:	0599      	lsls	r1, r3, #22
   17e5c:	f53f af60 	bmi.w	17d20 <_vfiprintf_r+0x34c>
   17e60:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   17e64:	f001 ff24 	bl	19cb0 <__retarget_lock_release_recursive>
   17e68:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   17e6c:	e758      	b.n	17d20 <_vfiprintf_r+0x34c>
   17e6e:	9904      	ldr	r1, [sp, #16]
   17e70:	f015 0210 	ands.w	r2, r5, #16
   17e74:	f101 0304 	add.w	r3, r1, #4
   17e78:	f040 8354 	bne.w	18524 <_vfiprintf_r+0xb50>
   17e7c:	f015 0140 	ands.w	r1, r5, #64	; 0x40
   17e80:	f000 841e 	beq.w	186c0 <_vfiprintf_r+0xcec>
   17e84:	9904      	ldr	r1, [sp, #16]
   17e86:	9304      	str	r3, [sp, #16]
   17e88:	880f      	ldrh	r7, [r1, #0]
   17e8a:	4690      	mov	r8, r2
   17e8c:	e6d9      	b.n	17c42 <_vfiprintf_r+0x26e>
   17e8e:	9a04      	ldr	r2, [sp, #16]
   17e90:	06ec      	lsls	r4, r5, #27
   17e92:	f102 0304 	add.w	r3, r2, #4
   17e96:	d43a      	bmi.n	17f0e <_vfiprintf_r+0x53a>
   17e98:	0668      	lsls	r0, r5, #25
   17e9a:	9a04      	ldr	r2, [sp, #16]
   17e9c:	d534      	bpl.n	17f08 <_vfiprintf_r+0x534>
   17e9e:	f9b2 7000 	ldrsh.w	r7, [r2]
   17ea2:	9304      	str	r3, [sp, #16]
   17ea4:	ea4f 78e7 	mov.w	r8, r7, asr #31
   17ea8:	4643      	mov	r3, r8
   17eaa:	e67c      	b.n	17ba6 <_vfiprintf_r+0x1d2>
   17eac:	9f04      	ldr	r7, [sp, #16]
   17eae:	9b00      	ldr	r3, [sp, #0]
   17eb0:	f857 4b04 	ldr.w	r4, [r7], #4
   17eb4:	f04f 0800 	mov.w	r8, #0
   17eb8:	f88d 8033 	strb.w	r8, [sp, #51]	; 0x33
   17ebc:	2c00      	cmp	r4, #0
   17ebe:	f000 83d9 	beq.w	18674 <_vfiprintf_r+0xca0>
   17ec2:	1c59      	adds	r1, r3, #1
   17ec4:	f000 8392 	beq.w	185ec <_vfiprintf_r+0xc18>
   17ec8:	461a      	mov	r2, r3
   17eca:	4641      	mov	r1, r8
   17ecc:	4620      	mov	r0, r4
   17ece:	f7e8 faf7 	bl	4c0 <memchr>
   17ed2:	2800      	cmp	r0, #0
   17ed4:	f000 8410 	beq.w	186f8 <_vfiprintf_r+0xd24>
   17ed8:	1b03      	subs	r3, r0, r4
   17eda:	9301      	str	r3, [sp, #4]
   17edc:	9704      	str	r7, [sp, #16]
   17ede:	f8cd 8000 	str.w	r8, [sp]
   17ee2:	e6ce      	b.n	17c82 <_vfiprintf_r+0x2ae>
   17ee4:	9f04      	ldr	r7, [sp, #16]
   17ee6:	2300      	movs	r3, #0
   17ee8:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   17eec:	f04f 0801 	mov.w	r8, #1
   17ef0:	f857 3b04 	ldr.w	r3, [r7], #4
   17ef4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
   17ef8:	9704      	str	r7, [sp, #16]
   17efa:	f8cd 8004 	str.w	r8, [sp, #4]
   17efe:	ac21      	add	r4, sp, #132	; 0x84
   17f00:	e722      	b.n	17d48 <_vfiprintf_r+0x374>
   17f02:	f7fe fed7 	bl	16cb4 <__sinit>
   17f06:	e572      	b.n	179ee <_vfiprintf_r+0x1a>
   17f08:	05a9      	lsls	r1, r5, #22
   17f0a:	f100 83e3 	bmi.w	186d4 <_vfiprintf_r+0xd00>
   17f0e:	6817      	ldr	r7, [r2, #0]
   17f10:	9304      	str	r3, [sp, #16]
   17f12:	ea4f 78e7 	mov.w	r8, r7, asr #31
   17f16:	4643      	mov	r3, r8
   17f18:	2b00      	cmp	r3, #0
   17f1a:	f6bf ae47 	bge.w	17bac <_vfiprintf_r+0x1d8>
   17f1e:	9a00      	ldr	r2, [sp, #0]
   17f20:	427f      	negs	r7, r7
   17f22:	f04f 032d 	mov.w	r3, #45	; 0x2d
   17f26:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
   17f2a:	46aa      	mov	sl, r5
   17f2c:	1c55      	adds	r5, r2, #1
   17f2e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   17f32:	f04f 0301 	mov.w	r3, #1
   17f36:	f47f ae8e 	bne.w	17c56 <_vfiprintf_r+0x282>
   17f3a:	2b01      	cmp	r3, #1
   17f3c:	f43f ae40 	beq.w	17bc0 <_vfiprintf_r+0x1ec>
   17f40:	2b02      	cmp	r3, #2
   17f42:	ac3a      	add	r4, sp, #232	; 0xe8
   17f44:	f040 8159 	bne.w	181fa <_vfiprintf_r+0x826>
   17f48:	9a07      	ldr	r2, [sp, #28]
   17f4a:	f007 030f 	and.w	r3, r7, #15
   17f4e:	093f      	lsrs	r7, r7, #4
   17f50:	5cd3      	ldrb	r3, [r2, r3]
   17f52:	f804 3d01 	strb.w	r3, [r4, #-1]!
   17f56:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
   17f5a:	ea4f 1818 	mov.w	r8, r8, lsr #4
   17f5e:	ea57 0308 	orrs.w	r3, r7, r8
   17f62:	d1f2      	bne.n	17f4a <_vfiprintf_r+0x576>
   17f64:	ab3a      	add	r3, sp, #232	; 0xe8
   17f66:	1b1b      	subs	r3, r3, r4
   17f68:	4655      	mov	r5, sl
   17f6a:	9301      	str	r3, [sp, #4]
   17f6c:	e689      	b.n	17c82 <_vfiprintf_r+0x2ae>
   17f6e:	9a04      	ldr	r2, [sp, #16]
   17f70:	f852 3b04 	ldr.w	r3, [r2], #4
   17f74:	9204      	str	r2, [sp, #16]
   17f76:	06aa      	lsls	r2, r5, #26
   17f78:	f100 82ce 	bmi.w	18518 <_vfiprintf_r+0xb44>
   17f7c:	06ef      	lsls	r7, r5, #27
   17f7e:	f100 8375 	bmi.w	1866c <_vfiprintf_r+0xc98>
   17f82:	066c      	lsls	r4, r5, #25
   17f84:	f100 83ae 	bmi.w	186e4 <_vfiprintf_r+0xd10>
   17f88:	05a8      	lsls	r0, r5, #22
   17f8a:	f140 836f 	bpl.w	1866c <_vfiprintf_r+0xc98>
   17f8e:	9a03      	ldr	r2, [sp, #12]
   17f90:	701a      	strb	r2, [r3, #0]
   17f92:	e54e      	b.n	17a32 <_vfiprintf_r+0x5e>
   17f94:	7833      	ldrb	r3, [r6, #0]
   17f96:	2b6c      	cmp	r3, #108	; 0x6c
   17f98:	bf03      	ittte	eq
   17f9a:	7873      	ldrbeq	r3, [r6, #1]
   17f9c:	f045 0520 	orreq.w	r5, r5, #32
   17fa0:	3601      	addeq	r6, #1
   17fa2:	f045 0510 	orrne.w	r5, r5, #16
   17fa6:	e563      	b.n	17a70 <_vfiprintf_r+0x9c>
   17fa8:	7833      	ldrb	r3, [r6, #0]
   17faa:	2b68      	cmp	r3, #104	; 0x68
   17fac:	bf03      	ittte	eq
   17fae:	7873      	ldrbeq	r3, [r6, #1]
   17fb0:	f445 7500 	orreq.w	r5, r5, #512	; 0x200
   17fb4:	3601      	addeq	r6, #1
   17fb6:	f045 0540 	orrne.w	r5, r5, #64	; 0x40
   17fba:	e559      	b.n	17a70 <_vfiprintf_r+0x9c>
   17fbc:	f045 0a10 	orr.w	sl, r5, #16
   17fc0:	f01a 0820 	ands.w	r8, sl, #32
   17fc4:	f000 8234 	beq.w	18430 <_vfiprintf_r+0xa5c>
   17fc8:	9f04      	ldr	r7, [sp, #16]
   17fca:	3707      	adds	r7, #7
   17fcc:	f027 0707 	bic.w	r7, r7, #7
   17fd0:	463b      	mov	r3, r7
   17fd2:	f8d7 8004 	ldr.w	r8, [r7, #4]
   17fd6:	f853 7b08 	ldr.w	r7, [r3], #8
   17fda:	9304      	str	r3, [sp, #16]
   17fdc:	2301      	movs	r3, #1
   17fde:	e633      	b.n	17c48 <_vfiprintf_r+0x274>
   17fe0:	7833      	ldrb	r3, [r6, #0]
   17fe2:	f045 0580 	orr.w	r5, r5, #128	; 0x80
   17fe6:	e543      	b.n	17a70 <_vfiprintf_r+0x9c>
   17fe8:	9b04      	ldr	r3, [sp, #16]
   17fea:	f853 7b04 	ldr.w	r7, [r3], #4
   17fee:	9304      	str	r3, [sp, #16]
   17ff0:	2330      	movs	r3, #48	; 0x30
   17ff2:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
   17ff6:	2378      	movs	r3, #120	; 0x78
   17ff8:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
   17ffc:	4bc3      	ldr	r3, [pc, #780]	; (1830c <_vfiprintf_r+0x938>)
   17ffe:	9307      	str	r3, [sp, #28]
   18000:	f045 0a02 	orr.w	sl, r5, #2
   18004:	f04f 0800 	mov.w	r8, #0
   18008:	2302      	movs	r3, #2
   1800a:	e61d      	b.n	17c48 <_vfiprintf_r+0x274>
   1800c:	9b04      	ldr	r3, [sp, #16]
   1800e:	f853 2b04 	ldr.w	r2, [r3], #4
   18012:	9202      	str	r2, [sp, #8]
   18014:	2a00      	cmp	r2, #0
   18016:	f6ff ae40 	blt.w	17c9a <_vfiprintf_r+0x2c6>
   1801a:	9304      	str	r3, [sp, #16]
   1801c:	7833      	ldrb	r3, [r6, #0]
   1801e:	e527      	b.n	17a70 <_vfiprintf_r+0x9c>
   18020:	7833      	ldrb	r3, [r6, #0]
   18022:	f045 0501 	orr.w	r5, r5, #1
   18026:	e523      	b.n	17a70 <_vfiprintf_r+0x9c>
   18028:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
   1802c:	7833      	ldrb	r3, [r6, #0]
   1802e:	2a00      	cmp	r2, #0
   18030:	f47f ad1e 	bne.w	17a70 <_vfiprintf_r+0x9c>
   18034:	2220      	movs	r2, #32
   18036:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
   1803a:	e519      	b.n	17a70 <_vfiprintf_r+0x9c>
   1803c:	4631      	mov	r1, r6
   1803e:	f811 3b01 	ldrb.w	r3, [r1], #1
   18042:	2b2a      	cmp	r3, #42	; 0x2a
   18044:	f000 8386 	beq.w	18754 <_vfiprintf_r+0xd80>
   18048:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   1804c:	2a09      	cmp	r2, #9
   1804e:	460e      	mov	r6, r1
   18050:	bf98      	it	ls
   18052:	2100      	movls	r1, #0
   18054:	f200 8358 	bhi.w	18708 <_vfiprintf_r+0xd34>
   18058:	f816 3b01 	ldrb.w	r3, [r6], #1
   1805c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   18060:	eb02 0141 	add.w	r1, r2, r1, lsl #1
   18064:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   18068:	2a09      	cmp	r2, #9
   1806a:	d9f5      	bls.n	18058 <_vfiprintf_r+0x684>
   1806c:	9100      	str	r1, [sp, #0]
   1806e:	e500      	b.n	17a72 <_vfiprintf_r+0x9e>
   18070:	7833      	ldrb	r3, [r6, #0]
   18072:	f88d 4033 	strb.w	r4, [sp, #51]	; 0x33
   18076:	e4fb      	b.n	17a70 <_vfiprintf_r+0x9c>
   18078:	2800      	cmp	r0, #0
   1807a:	f040 8299 	bne.w	185b0 <_vfiprintf_r+0xbdc>
   1807e:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
   18082:	2a00      	cmp	r2, #0
   18084:	f000 828a 	beq.w	1859c <_vfiprintf_r+0xbc8>
   18088:	2101      	movs	r1, #1
   1808a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   1808e:	9112      	str	r1, [sp, #72]	; 0x48
   18090:	9211      	str	r2, [sp, #68]	; 0x44
   18092:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   18096:	4608      	mov	r0, r1
   18098:	460a      	mov	r2, r1
   1809a:	f109 0908 	add.w	r9, r9, #8
   1809e:	3101      	adds	r1, #1
   180a0:	9b06      	ldr	r3, [sp, #24]
   180a2:	2b00      	cmp	r3, #0
   180a4:	f43f ae92 	beq.w	17dcc <_vfiprintf_r+0x3f8>
   180a8:	ab0d      	add	r3, sp, #52	; 0x34
   180aa:	3002      	adds	r0, #2
   180ac:	f8c9 3000 	str.w	r3, [r9]
   180b0:	2907      	cmp	r1, #7
   180b2:	f04f 0302 	mov.w	r3, #2
   180b6:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
   180ba:	f8c9 3004 	str.w	r3, [r9, #4]
   180be:	f340 81ab 	ble.w	18418 <_vfiprintf_r+0xa44>
   180c2:	2800      	cmp	r0, #0
   180c4:	f040 8128 	bne.w	18318 <_vfiprintf_r+0x944>
   180c8:	f1ba 0f80 	cmp.w	sl, #128	; 0x80
   180cc:	f04f 0101 	mov.w	r1, #1
   180d0:	4602      	mov	r2, r0
   180d2:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   180d6:	f47f ae7d 	bne.w	17dd4 <_vfiprintf_r+0x400>
   180da:	9b02      	ldr	r3, [sp, #8]
   180dc:	eba3 0708 	sub.w	r7, r3, r8
   180e0:	2f00      	cmp	r7, #0
   180e2:	f77f ae77 	ble.w	17dd4 <_vfiprintf_r+0x400>
   180e6:	2f10      	cmp	r7, #16
   180e8:	f340 8321 	ble.w	1872e <_vfiprintf_r+0xd5a>
   180ec:	4649      	mov	r1, r9
   180ee:	f04f 0a10 	mov.w	sl, #16
   180f2:	46b9      	mov	r9, r7
   180f4:	4637      	mov	r7, r6
   180f6:	462e      	mov	r6, r5
   180f8:	4625      	mov	r5, r4
   180fa:	9c05      	ldr	r4, [sp, #20]
   180fc:	e008      	b.n	18110 <_vfiprintf_r+0x73c>
   180fe:	f102 0c02 	add.w	ip, r2, #2
   18102:	3108      	adds	r1, #8
   18104:	461a      	mov	r2, r3
   18106:	f1a9 0910 	sub.w	r9, r9, #16
   1810a:	f1b9 0f10 	cmp.w	r9, #16
   1810e:	dd16      	ble.n	1813e <_vfiprintf_r+0x76a>
   18110:	1c53      	adds	r3, r2, #1
   18112:	f8df c1fc 	ldr.w	ip, [pc, #508]	; 18310 <_vfiprintf_r+0x93c>
   18116:	3010      	adds	r0, #16
   18118:	2b07      	cmp	r3, #7
   1811a:	e9c1 ca00 	strd	ip, sl, [r1]
   1811e:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
   18122:	ddec      	ble.n	180fe <_vfiprintf_r+0x72a>
   18124:	aa0e      	add	r2, sp, #56	; 0x38
   18126:	2800      	cmp	r0, #0
   18128:	f040 80e1 	bne.w	182ee <_vfiprintf_r+0x91a>
   1812c:	f1a9 0910 	sub.w	r9, r9, #16
   18130:	f1b9 0f10 	cmp.w	r9, #16
   18134:	f04f 0c01 	mov.w	ip, #1
   18138:	4602      	mov	r2, r0
   1813a:	a911      	add	r1, sp, #68	; 0x44
   1813c:	dce8      	bgt.n	18110 <_vfiprintf_r+0x73c>
   1813e:	462c      	mov	r4, r5
   18140:	4635      	mov	r5, r6
   18142:	463e      	mov	r6, r7
   18144:	464f      	mov	r7, r9
   18146:	4689      	mov	r9, r1
   18148:	4b71      	ldr	r3, [pc, #452]	; (18310 <_vfiprintf_r+0x93c>)
   1814a:	f8c9 7004 	str.w	r7, [r9, #4]
   1814e:	4438      	add	r0, r7
   18150:	f1bc 0f07 	cmp.w	ip, #7
   18154:	e9cd c00f 	strd	ip, r0, [sp, #60]	; 0x3c
   18158:	f8c9 3000 	str.w	r3, [r9]
   1815c:	f300 81bb 	bgt.w	184d6 <_vfiprintf_r+0xb02>
   18160:	e9dd 3700 	ldrd	r3, r7, [sp]
   18164:	1bdf      	subs	r7, r3, r7
   18166:	2f00      	cmp	r7, #0
   18168:	f109 0908 	add.w	r9, r9, #8
   1816c:	f10c 0101 	add.w	r1, ip, #1
   18170:	4662      	mov	r2, ip
   18172:	f77f ae35 	ble.w	17de0 <_vfiprintf_r+0x40c>
   18176:	2f10      	cmp	r7, #16
   18178:	dd31      	ble.n	181de <_vfiprintf_r+0x80a>
   1817a:	4633      	mov	r3, r6
   1817c:	9400      	str	r4, [sp, #0]
   1817e:	462e      	mov	r6, r5
   18180:	9c05      	ldr	r4, [sp, #20]
   18182:	465d      	mov	r5, fp
   18184:	f04f 0a10 	mov.w	sl, #16
   18188:	46bb      	mov	fp, r7
   1818a:	461f      	mov	r7, r3
   1818c:	e009      	b.n	181a2 <_vfiprintf_r+0x7ce>
   1818e:	f102 0c02 	add.w	ip, r2, #2
   18192:	f109 0908 	add.w	r9, r9, #8
   18196:	461a      	mov	r2, r3
   18198:	f1ab 0b10 	sub.w	fp, fp, #16
   1819c:	f1bb 0f10 	cmp.w	fp, #16
   181a0:	dd16      	ble.n	181d0 <_vfiprintf_r+0x7fc>
   181a2:	1c53      	adds	r3, r2, #1
   181a4:	495a      	ldr	r1, [pc, #360]	; (18310 <_vfiprintf_r+0x93c>)
   181a6:	3010      	adds	r0, #16
   181a8:	2b07      	cmp	r3, #7
   181aa:	e9c9 1a00 	strd	r1, sl, [r9]
   181ae:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
   181b2:	ddec      	ble.n	1818e <_vfiprintf_r+0x7ba>
   181b4:	aa0e      	add	r2, sp, #56	; 0x38
   181b6:	2800      	cmp	r0, #0
   181b8:	f47f ad9b 	bne.w	17cf2 <_vfiprintf_r+0x31e>
   181bc:	f1ab 0b10 	sub.w	fp, fp, #16
   181c0:	f1bb 0f10 	cmp.w	fp, #16
   181c4:	f04f 0c01 	mov.w	ip, #1
   181c8:	4602      	mov	r2, r0
   181ca:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   181ce:	dce8      	bgt.n	181a2 <_vfiprintf_r+0x7ce>
   181d0:	463b      	mov	r3, r7
   181d2:	9c00      	ldr	r4, [sp, #0]
   181d4:	465f      	mov	r7, fp
   181d6:	4661      	mov	r1, ip
   181d8:	46ab      	mov	fp, r5
   181da:	4635      	mov	r5, r6
   181dc:	461e      	mov	r6, r3
   181de:	4b4c      	ldr	r3, [pc, #304]	; (18310 <_vfiprintf_r+0x93c>)
   181e0:	f8c9 7004 	str.w	r7, [r9, #4]
   181e4:	4438      	add	r0, r7
   181e6:	2907      	cmp	r1, #7
   181e8:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
   181ec:	f8c9 3000 	str.w	r3, [r9]
   181f0:	dc22      	bgt.n	18238 <_vfiprintf_r+0x864>
   181f2:	f109 0908 	add.w	r9, r9, #8
   181f6:	3101      	adds	r1, #1
   181f8:	e5f2      	b.n	17de0 <_vfiprintf_r+0x40c>
   181fa:	f007 0307 	and.w	r3, r7, #7
   181fe:	08ff      	lsrs	r7, r7, #3
   18200:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
   18204:	ea4f 08d8 	mov.w	r8, r8, lsr #3
   18208:	3330      	adds	r3, #48	; 0x30
   1820a:	ea57 0108 	orrs.w	r1, r7, r8
   1820e:	4622      	mov	r2, r4
   18210:	f804 3d01 	strb.w	r3, [r4, #-1]!
   18214:	d1f1      	bne.n	181fa <_vfiprintf_r+0x826>
   18216:	f01a 0f01 	tst.w	sl, #1
   1821a:	f43f aea3 	beq.w	17f64 <_vfiprintf_r+0x590>
   1821e:	2b30      	cmp	r3, #48	; 0x30
   18220:	f43f aea0 	beq.w	17f64 <_vfiprintf_r+0x590>
   18224:	2330      	movs	r3, #48	; 0x30
   18226:	3a02      	subs	r2, #2
   18228:	f804 3c01 	strb.w	r3, [r4, #-1]
   1822c:	ab3a      	add	r3, sp, #232	; 0xe8
   1822e:	1a9b      	subs	r3, r3, r2
   18230:	4655      	mov	r5, sl
   18232:	9301      	str	r3, [sp, #4]
   18234:	4614      	mov	r4, r2
   18236:	e524      	b.n	17c82 <_vfiprintf_r+0x2ae>
   18238:	b150      	cbz	r0, 18250 <_vfiprintf_r+0x87c>
   1823a:	9805      	ldr	r0, [sp, #20]
   1823c:	aa0e      	add	r2, sp, #56	; 0x38
   1823e:	4659      	mov	r1, fp
   18240:	f000 fb76 	bl	18930 <__sfvwrite_r>
   18244:	2300      	movs	r3, #0
   18246:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   1824a:	2800      	cmp	r0, #0
   1824c:	f47f ad61 	bne.w	17d12 <_vfiprintf_r+0x33e>
   18250:	9b01      	ldr	r3, [sp, #4]
   18252:	9411      	str	r4, [sp, #68]	; 0x44
   18254:	2201      	movs	r2, #1
   18256:	9312      	str	r3, [sp, #72]	; 0x48
   18258:	9310      	str	r3, [sp, #64]	; 0x40
   1825a:	920f      	str	r2, [sp, #60]	; 0x3c
   1825c:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   18260:	076c      	lsls	r4, r5, #29
   18262:	f57f add8 	bpl.w	17e16 <_vfiprintf_r+0x442>
   18266:	9a02      	ldr	r2, [sp, #8]
   18268:	eba2 0408 	sub.w	r4, r2, r8
   1826c:	2c00      	cmp	r4, #0
   1826e:	f109 0908 	add.w	r9, r9, #8
   18272:	f77f add0 	ble.w	17e16 <_vfiprintf_r+0x442>
   18276:	2c10      	cmp	r4, #16
   18278:	980f      	ldr	r0, [sp, #60]	; 0x3c
   1827a:	f340 8249 	ble.w	18710 <_vfiprintf_r+0xd3c>
   1827e:	f8dd a014 	ldr.w	sl, [sp, #20]
   18282:	2510      	movs	r5, #16
   18284:	2700      	movs	r7, #0
   18286:	e006      	b.n	18296 <_vfiprintf_r+0x8c2>
   18288:	1c81      	adds	r1, r0, #2
   1828a:	f109 0908 	add.w	r9, r9, #8
   1828e:	4610      	mov	r0, r2
   18290:	3c10      	subs	r4, #16
   18292:	2c10      	cmp	r4, #16
   18294:	dd14      	ble.n	182c0 <_vfiprintf_r+0x8ec>
   18296:	1c42      	adds	r2, r0, #1
   18298:	491e      	ldr	r1, [pc, #120]	; (18314 <_vfiprintf_r+0x940>)
   1829a:	3310      	adds	r3, #16
   1829c:	2a07      	cmp	r2, #7
   1829e:	e9c9 1500 	strd	r1, r5, [r9]
   182a2:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
   182a6:	ddef      	ble.n	18288 <_vfiprintf_r+0x8b4>
   182a8:	aa0e      	add	r2, sp, #56	; 0x38
   182aa:	2b00      	cmp	r3, #0
   182ac:	f040 809f 	bne.w	183ee <_vfiprintf_r+0xa1a>
   182b0:	3c10      	subs	r4, #16
   182b2:	2c10      	cmp	r4, #16
   182b4:	f04f 0101 	mov.w	r1, #1
   182b8:	4618      	mov	r0, r3
   182ba:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   182be:	dcea      	bgt.n	18296 <_vfiprintf_r+0x8c2>
   182c0:	460a      	mov	r2, r1
   182c2:	4914      	ldr	r1, [pc, #80]	; (18314 <_vfiprintf_r+0x940>)
   182c4:	f8c9 4004 	str.w	r4, [r9, #4]
   182c8:	4423      	add	r3, r4
   182ca:	2a07      	cmp	r2, #7
   182cc:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
   182d0:	f8c9 1000 	str.w	r1, [r9]
   182d4:	f77f ad9f 	ble.w	17e16 <_vfiprintf_r+0x442>
   182d8:	2b00      	cmp	r3, #0
   182da:	f040 817a 	bne.w	185d2 <_vfiprintf_r+0xbfe>
   182de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   182e2:	4542      	cmp	r2, r8
   182e4:	bfac      	ite	ge
   182e6:	189b      	addge	r3, r3, r2
   182e8:	4443      	addlt	r3, r8
   182ea:	9303      	str	r3, [sp, #12]
   182ec:	e5a6      	b.n	17e3c <_vfiprintf_r+0x468>
   182ee:	4659      	mov	r1, fp
   182f0:	4620      	mov	r0, r4
   182f2:	f000 fb1d 	bl	18930 <__sfvwrite_r>
   182f6:	2300      	movs	r3, #0
   182f8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   182fc:	f04f 0c01 	mov.w	ip, #1
   18300:	4602      	mov	r2, r0
   18302:	2800      	cmp	r0, #0
   18304:	f47f ad05 	bne.w	17d12 <_vfiprintf_r+0x33e>
   18308:	a911      	add	r1, sp, #68	; 0x44
   1830a:	e6fc      	b.n	18106 <_vfiprintf_r+0x732>
   1830c:	000201a4 	.word	0x000201a4
   18310:	00020314 	.word	0x00020314
   18314:	00020304 	.word	0x00020304
   18318:	aa0e      	add	r2, sp, #56	; 0x38
   1831a:	9805      	ldr	r0, [sp, #20]
   1831c:	4659      	mov	r1, fp
   1831e:	f000 fb07 	bl	18930 <__sfvwrite_r>
   18322:	2300      	movs	r3, #0
   18324:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   18328:	4602      	mov	r2, r0
   1832a:	2800      	cmp	r0, #0
   1832c:	f47f acf1 	bne.w	17d12 <_vfiprintf_r+0x33e>
   18330:	2101      	movs	r1, #1
   18332:	4610      	mov	r0, r2
   18334:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   18338:	e548      	b.n	17dcc <_vfiprintf_r+0x3f8>
   1833a:	9805      	ldr	r0, [sp, #20]
   1833c:	aa0e      	add	r2, sp, #56	; 0x38
   1833e:	4659      	mov	r1, fp
   18340:	f000 faf6 	bl	18930 <__sfvwrite_r>
   18344:	2300      	movs	r3, #0
   18346:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   1834a:	2800      	cmp	r0, #0
   1834c:	f43f ad57 	beq.w	17dfe <_vfiprintf_r+0x42a>
   18350:	e4df      	b.n	17d12 <_vfiprintf_r+0x33e>
   18352:	46aa      	mov	sl, r5
   18354:	e5f1      	b.n	17f3a <_vfiprintf_r+0x566>
   18356:	2f10      	cmp	r7, #16
   18358:	f340 81d4 	ble.w	18704 <_vfiprintf_r+0xd30>
   1835c:	46a6      	mov	lr, r4
   1835e:	950b      	str	r5, [sp, #44]	; 0x2c
   18360:	4654      	mov	r4, sl
   18362:	9d05      	ldr	r5, [sp, #20]
   18364:	2310      	movs	r3, #16
   18366:	46f2      	mov	sl, lr
   18368:	e008      	b.n	1837c <_vfiprintf_r+0x9a8>
   1836a:	f102 0e02 	add.w	lr, r2, #2
   1836e:	f109 0908 	add.w	r9, r9, #8
   18372:	460a      	mov	r2, r1
   18374:	3f10      	subs	r7, #16
   18376:	2f10      	cmp	r7, #16
   18378:	dd14      	ble.n	183a4 <_vfiprintf_r+0x9d0>
   1837a:	1c51      	adds	r1, r2, #1
   1837c:	f8df c308 	ldr.w	ip, [pc, #776]	; 18688 <_vfiprintf_r+0xcb4>
   18380:	3010      	adds	r0, #16
   18382:	2907      	cmp	r1, #7
   18384:	e9c9 c300 	strd	ip, r3, [r9]
   18388:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
   1838c:	dded      	ble.n	1836a <_vfiprintf_r+0x996>
   1838e:	aa0e      	add	r2, sp, #56	; 0x38
   18390:	4659      	mov	r1, fp
   18392:	b9e8      	cbnz	r0, 183d0 <_vfiprintf_r+0x9fc>
   18394:	3f10      	subs	r7, #16
   18396:	2f10      	cmp	r7, #16
   18398:	4602      	mov	r2, r0
   1839a:	f04f 0e01 	mov.w	lr, #1
   1839e:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   183a2:	dcea      	bgt.n	1837a <_vfiprintf_r+0x9a6>
   183a4:	4653      	mov	r3, sl
   183a6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   183a8:	46a2      	mov	sl, r4
   183aa:	461c      	mov	r4, r3
   183ac:	4bb6      	ldr	r3, [pc, #728]	; (18688 <_vfiprintf_r+0xcb4>)
   183ae:	f8c9 7004 	str.w	r7, [r9, #4]
   183b2:	4438      	add	r0, r7
   183b4:	f1be 0f07 	cmp.w	lr, #7
   183b8:	e9cd e00f 	strd	lr, r0, [sp, #60]	; 0x3c
   183bc:	f8c9 3000 	str.w	r3, [r9]
   183c0:	f73f ae5a 	bgt.w	18078 <_vfiprintf_r+0x6a4>
   183c4:	f109 0908 	add.w	r9, r9, #8
   183c8:	f10e 0101 	add.w	r1, lr, #1
   183cc:	4672      	mov	r2, lr
   183ce:	e4d1      	b.n	17d74 <_vfiprintf_r+0x3a0>
   183d0:	4628      	mov	r0, r5
   183d2:	f000 faad 	bl	18930 <__sfvwrite_r>
   183d6:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   183da:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
   183de:	f04f 0e01 	mov.w	lr, #1
   183e2:	4602      	mov	r2, r0
   183e4:	2800      	cmp	r0, #0
   183e6:	f47f ac94 	bne.w	17d12 <_vfiprintf_r+0x33e>
   183ea:	2310      	movs	r3, #16
   183ec:	e7c2      	b.n	18374 <_vfiprintf_r+0x9a0>
   183ee:	4659      	mov	r1, fp
   183f0:	4650      	mov	r0, sl
   183f2:	f000 fa9d 	bl	18930 <__sfvwrite_r>
   183f6:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   183fa:	e9cd 770f 	strd	r7, r7, [sp, #60]	; 0x3c
   183fe:	2101      	movs	r1, #1
   18400:	2800      	cmp	r0, #0
   18402:	f47f ac86 	bne.w	17d12 <_vfiprintf_r+0x33e>
   18406:	4603      	mov	r3, r0
   18408:	e742      	b.n	18290 <_vfiprintf_r+0x8bc>
   1840a:	2002      	movs	r0, #2
   1840c:	ab0d      	add	r3, sp, #52	; 0x34
   1840e:	9012      	str	r0, [sp, #72]	; 0x48
   18410:	9311      	str	r3, [sp, #68]	; 0x44
   18412:	2101      	movs	r1, #1
   18414:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   18418:	460a      	mov	r2, r1
   1841a:	e4d4      	b.n	17dc6 <_vfiprintf_r+0x3f2>
   1841c:	9b00      	ldr	r3, [sp, #0]
   1841e:	2b00      	cmp	r3, #0
   18420:	f47f abd3 	bne.w	17bca <_vfiprintf_r+0x1f6>
   18424:	4655      	mov	r5, sl
   18426:	2300      	movs	r3, #0
   18428:	e9cd 3300 	strd	r3, r3, [sp]
   1842c:	ac3a      	add	r4, sp, #232	; 0xe8
   1842e:	e428      	b.n	17c82 <_vfiprintf_r+0x2ae>
   18430:	9904      	ldr	r1, [sp, #16]
   18432:	f01a 0210 	ands.w	r2, sl, #16
   18436:	f101 0304 	add.w	r3, r1, #4
   1843a:	d15b      	bne.n	184f4 <_vfiprintf_r+0xb20>
   1843c:	f01a 0140 	ands.w	r1, sl, #64	; 0x40
   18440:	f000 8133 	beq.w	186aa <_vfiprintf_r+0xcd6>
   18444:	9904      	ldr	r1, [sp, #16]
   18446:	9304      	str	r3, [sp, #16]
   18448:	880f      	ldrh	r7, [r1, #0]
   1844a:	4690      	mov	r8, r2
   1844c:	2301      	movs	r3, #1
   1844e:	f7ff bbfb 	b.w	17c48 <_vfiprintf_r+0x274>
   18452:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
   18456:	f8cd a004 	str.w	sl, [sp, #4]
   1845a:	f8cd 9018 	str.w	r9, [sp, #24]
   1845e:	46b2      	mov	sl, r6
   18460:	f8dd 9020 	ldr.w	r9, [sp, #32]
   18464:	2500      	movs	r5, #0
   18466:	ac3a      	add	r4, sp, #232	; 0xe8
   18468:	461e      	mov	r6, r3
   1846a:	e008      	b.n	1847e <_vfiprintf_r+0xaaa>
   1846c:	4641      	mov	r1, r8
   1846e:	f7e8 fea3 	bl	11b8 <__aeabi_uldivmod>
   18472:	2f0a      	cmp	r7, #10
   18474:	f178 0300 	sbcs.w	r3, r8, #0
   18478:	d31d      	bcc.n	184b6 <_vfiprintf_r+0xae2>
   1847a:	4607      	mov	r7, r0
   1847c:	4688      	mov	r8, r1
   1847e:	4638      	mov	r0, r7
   18480:	4641      	mov	r1, r8
   18482:	220a      	movs	r2, #10
   18484:	2300      	movs	r3, #0
   18486:	f7e8 fe97 	bl	11b8 <__aeabi_uldivmod>
   1848a:	4611      	mov	r1, r2
   1848c:	3130      	adds	r1, #48	; 0x30
   1848e:	f804 1c01 	strb.w	r1, [r4, #-1]
   18492:	4638      	mov	r0, r7
   18494:	220a      	movs	r2, #10
   18496:	2300      	movs	r3, #0
   18498:	3c01      	subs	r4, #1
   1849a:	3501      	adds	r5, #1
   1849c:	2e00      	cmp	r6, #0
   1849e:	d0e5      	beq.n	1846c <_vfiprintf_r+0xa98>
   184a0:	f899 1000 	ldrb.w	r1, [r9]
   184a4:	42a9      	cmp	r1, r5
   184a6:	d1e1      	bne.n	1846c <_vfiprintf_r+0xa98>
   184a8:	2dff      	cmp	r5, #255	; 0xff
   184aa:	d0df      	beq.n	1846c <_vfiprintf_r+0xa98>
   184ac:	2f0a      	cmp	r7, #10
   184ae:	f178 0300 	sbcs.w	r3, r8, #0
   184b2:	f080 80b6 	bcs.w	18622 <_vfiprintf_r+0xc4e>
   184b6:	4656      	mov	r6, sl
   184b8:	ab3a      	add	r3, sp, #232	; 0xe8
   184ba:	f8dd a004 	ldr.w	sl, [sp, #4]
   184be:	f8cd 9020 	str.w	r9, [sp, #32]
   184c2:	1b1b      	subs	r3, r3, r4
   184c4:	f8dd 9018 	ldr.w	r9, [sp, #24]
   184c8:	9301      	str	r3, [sp, #4]
   184ca:	4655      	mov	r5, sl
   184cc:	f7ff bbd9 	b.w	17c82 <_vfiprintf_r+0x2ae>
   184d0:	ac3a      	add	r4, sp, #232	; 0xe8
   184d2:	f7ff bbd6 	b.w	17c82 <_vfiprintf_r+0x2ae>
   184d6:	2800      	cmp	r0, #0
   184d8:	f040 8091 	bne.w	185fe <_vfiprintf_r+0xc2a>
   184dc:	e9dd 3200 	ldrd	r3, r2, [sp]
   184e0:	1a9f      	subs	r7, r3, r2
   184e2:	2f00      	cmp	r7, #0
   184e4:	f77f aeb4 	ble.w	18250 <_vfiprintf_r+0x87c>
   184e8:	2000      	movs	r0, #0
   184ea:	4602      	mov	r2, r0
   184ec:	2101      	movs	r1, #1
   184ee:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   184f2:	e640      	b.n	18176 <_vfiprintf_r+0x7a2>
   184f4:	9304      	str	r3, [sp, #16]
   184f6:	680f      	ldr	r7, [r1, #0]
   184f8:	2301      	movs	r3, #1
   184fa:	f7ff bba5 	b.w	17c48 <_vfiprintf_r+0x274>
   184fe:	9a08      	ldr	r2, [sp, #32]
   18500:	7833      	ldrb	r3, [r6, #0]
   18502:	2a00      	cmp	r2, #0
   18504:	f43f aab4 	beq.w	17a70 <_vfiprintf_r+0x9c>
   18508:	7812      	ldrb	r2, [r2, #0]
   1850a:	2a00      	cmp	r2, #0
   1850c:	f43f aab0 	beq.w	17a70 <_vfiprintf_r+0x9c>
   18510:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
   18514:	f7ff baac 	b.w	17a70 <_vfiprintf_r+0x9c>
   18518:	9a03      	ldr	r2, [sp, #12]
   1851a:	601a      	str	r2, [r3, #0]
   1851c:	17d2      	asrs	r2, r2, #31
   1851e:	605a      	str	r2, [r3, #4]
   18520:	f7ff ba87 	b.w	17a32 <_vfiprintf_r+0x5e>
   18524:	680f      	ldr	r7, [r1, #0]
   18526:	9304      	str	r3, [sp, #16]
   18528:	f7ff bb8b 	b.w	17c42 <_vfiprintf_r+0x26e>
   1852c:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   18530:	f001 fbb6 	bl	19ca0 <__retarget_lock_acquire_recursive>
   18534:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   18538:	f7ff ba62 	b.w	17a00 <_vfiprintf_r+0x2c>
   1853c:	4a53      	ldr	r2, [pc, #332]	; (1868c <_vfiprintf_r+0xcb8>)
   1853e:	9207      	str	r2, [sp, #28]
   18540:	f015 0820 	ands.w	r8, r5, #32
   18544:	d021      	beq.n	1858a <_vfiprintf_r+0xbb6>
   18546:	9f04      	ldr	r7, [sp, #16]
   18548:	3707      	adds	r7, #7
   1854a:	f027 0707 	bic.w	r7, r7, #7
   1854e:	463a      	mov	r2, r7
   18550:	f8d7 8004 	ldr.w	r8, [r7, #4]
   18554:	f852 7b08 	ldr.w	r7, [r2], #8
   18558:	9204      	str	r2, [sp, #16]
   1855a:	07ea      	lsls	r2, r5, #31
   1855c:	d509      	bpl.n	18572 <_vfiprintf_r+0xb9e>
   1855e:	ea57 0208 	orrs.w	r2, r7, r8
   18562:	d006      	beq.n	18572 <_vfiprintf_r+0xb9e>
   18564:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
   18568:	2330      	movs	r3, #48	; 0x30
   1856a:	f045 0502 	orr.w	r5, r5, #2
   1856e:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
   18572:	f425 6a80 	bic.w	sl, r5, #1024	; 0x400
   18576:	2302      	movs	r3, #2
   18578:	f7ff bb66 	b.w	17c48 <_vfiprintf_r+0x274>
   1857c:	46aa      	mov	sl, r5
   1857e:	e51f      	b.n	17fc0 <_vfiprintf_r+0x5ec>
   18580:	4a43      	ldr	r2, [pc, #268]	; (18690 <_vfiprintf_r+0xcbc>)
   18582:	9207      	str	r2, [sp, #28]
   18584:	f015 0820 	ands.w	r8, r5, #32
   18588:	d1dd      	bne.n	18546 <_vfiprintf_r+0xb72>
   1858a:	9804      	ldr	r0, [sp, #16]
   1858c:	f015 0110 	ands.w	r1, r5, #16
   18590:	f100 0204 	add.w	r2, r0, #4
   18594:	d059      	beq.n	1864a <_vfiprintf_r+0xc76>
   18596:	6807      	ldr	r7, [r0, #0]
   18598:	9204      	str	r2, [sp, #16]
   1859a:	e7de      	b.n	1855a <_vfiprintf_r+0xb86>
   1859c:	9b06      	ldr	r3, [sp, #24]
   1859e:	2b00      	cmp	r3, #0
   185a0:	f47f af33 	bne.w	1840a <_vfiprintf_r+0xa36>
   185a4:	461a      	mov	r2, r3
   185a6:	4618      	mov	r0, r3
   185a8:	2101      	movs	r1, #1
   185aa:	f10d 0944 	add.w	r9, sp, #68	; 0x44
   185ae:	e411      	b.n	17dd4 <_vfiprintf_r+0x400>
   185b0:	aa0e      	add	r2, sp, #56	; 0x38
   185b2:	9805      	ldr	r0, [sp, #20]
   185b4:	4659      	mov	r1, fp
   185b6:	f000 f9bb 	bl	18930 <__sfvwrite_r>
   185ba:	2200      	movs	r2, #0
   185bc:	e9cd 220f 	strd	r2, r2, [sp, #60]	; 0x3c
   185c0:	2800      	cmp	r0, #0
   185c2:	f47f aba6 	bne.w	17d12 <_vfiprintf_r+0x33e>
   185c6:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
   185ca:	2a00      	cmp	r2, #0
   185cc:	f47f ad5c 	bne.w	18088 <_vfiprintf_r+0x6b4>
   185d0:	e7e4      	b.n	1859c <_vfiprintf_r+0xbc8>
   185d2:	9805      	ldr	r0, [sp, #20]
   185d4:	aa0e      	add	r2, sp, #56	; 0x38
   185d6:	4659      	mov	r1, fp
   185d8:	f000 f9aa 	bl	18930 <__sfvwrite_r>
   185dc:	2300      	movs	r3, #0
   185de:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   185e2:	2800      	cmp	r0, #0
   185e4:	f43f ae7b 	beq.w	182de <_vfiprintf_r+0x90a>
   185e8:	f7ff bb93 	b.w	17d12 <_vfiprintf_r+0x33e>
   185ec:	4620      	mov	r0, r4
   185ee:	9704      	str	r7, [sp, #16]
   185f0:	f8cd 8000 	str.w	r8, [sp]
   185f4:	f7e7 fd84 	bl	100 <strlen>
   185f8:	9001      	str	r0, [sp, #4]
   185fa:	f7ff bb42 	b.w	17c82 <_vfiprintf_r+0x2ae>
   185fe:	9805      	ldr	r0, [sp, #20]
   18600:	aa0e      	add	r2, sp, #56	; 0x38
   18602:	4659      	mov	r1, fp
   18604:	f000 f994 	bl	18930 <__sfvwrite_r>
   18608:	2300      	movs	r3, #0
   1860a:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   1860e:	2800      	cmp	r0, #0
   18610:	f47f ab7f 	bne.w	17d12 <_vfiprintf_r+0x33e>
   18614:	e9dd 3200 	ldrd	r3, r2, [sp]
   18618:	1a9f      	subs	r7, r3, r2
   1861a:	2f00      	cmp	r7, #0
   1861c:	f77f ae18 	ble.w	18250 <_vfiprintf_r+0x87c>
   18620:	e762      	b.n	184e8 <_vfiprintf_r+0xb14>
   18622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18624:	9909      	ldr	r1, [sp, #36]	; 0x24
   18626:	1ae4      	subs	r4, r4, r3
   18628:	461a      	mov	r2, r3
   1862a:	4620      	mov	r0, r4
   1862c:	f7fc fbe4 	bl	14df8 <strncpy>
   18630:	f899 3001 	ldrb.w	r3, [r9, #1]
   18634:	b10b      	cbz	r3, 1863a <_vfiprintf_r+0xc66>
   18636:	f109 0901 	add.w	r9, r9, #1
   1863a:	4638      	mov	r0, r7
   1863c:	4641      	mov	r1, r8
   1863e:	220a      	movs	r2, #10
   18640:	2300      	movs	r3, #0
   18642:	2500      	movs	r5, #0
   18644:	f7e8 fdb8 	bl	11b8 <__aeabi_uldivmod>
   18648:	e717      	b.n	1847a <_vfiprintf_r+0xaa6>
   1864a:	f015 0040 	ands.w	r0, r5, #64	; 0x40
   1864e:	d023      	beq.n	18698 <_vfiprintf_r+0xcc4>
   18650:	9804      	ldr	r0, [sp, #16]
   18652:	9204      	str	r2, [sp, #16]
   18654:	8807      	ldrh	r7, [r0, #0]
   18656:	4688      	mov	r8, r1
   18658:	e77f      	b.n	1855a <_vfiprintf_r+0xb86>
   1865a:	46aa      	mov	sl, r5
   1865c:	f7ff bab0 	b.w	17bc0 <_vfiprintf_r+0x1ec>
   18660:	2b01      	cmp	r3, #1
   18662:	46aa      	mov	sl, r5
   18664:	f47f ac6c 	bne.w	17f40 <_vfiprintf_r+0x56c>
   18668:	f7ff baaf 	b.w	17bca <_vfiprintf_r+0x1f6>
   1866c:	9a03      	ldr	r2, [sp, #12]
   1866e:	601a      	str	r2, [r3, #0]
   18670:	f7ff b9df 	b.w	17a32 <_vfiprintf_r+0x5e>
   18674:	2b06      	cmp	r3, #6
   18676:	bf28      	it	cs
   18678:	2306      	movcs	r3, #6
   1867a:	4c06      	ldr	r4, [pc, #24]	; (18694 <_vfiprintf_r+0xcc0>)
   1867c:	9301      	str	r3, [sp, #4]
   1867e:	9704      	str	r7, [sp, #16]
   18680:	4698      	mov	r8, r3
   18682:	f7ff bb61 	b.w	17d48 <_vfiprintf_r+0x374>
   18686:	bf00      	nop
   18688:	00020304 	.word	0x00020304
   1868c:	000201b8 	.word	0x000201b8
   18690:	000201a4 	.word	0x000201a4
   18694:	000201cc 	.word	0x000201cc
   18698:	9904      	ldr	r1, [sp, #16]
   1869a:	9204      	str	r2, [sp, #16]
   1869c:	f415 7800 	ands.w	r8, r5, #512	; 0x200
   186a0:	bf16      	itet	ne
   186a2:	780f      	ldrbne	r7, [r1, #0]
   186a4:	680f      	ldreq	r7, [r1, #0]
   186a6:	4680      	movne	r8, r0
   186a8:	e757      	b.n	1855a <_vfiprintf_r+0xb86>
   186aa:	9a04      	ldr	r2, [sp, #16]
   186ac:	9304      	str	r3, [sp, #16]
   186ae:	f41a 7800 	ands.w	r8, sl, #512	; 0x200
   186b2:	bf16      	itet	ne
   186b4:	7817      	ldrbne	r7, [r2, #0]
   186b6:	6817      	ldreq	r7, [r2, #0]
   186b8:	4688      	movne	r8, r1
   186ba:	2301      	movs	r3, #1
   186bc:	f7ff bac4 	b.w	17c48 <_vfiprintf_r+0x274>
   186c0:	9a04      	ldr	r2, [sp, #16]
   186c2:	9304      	str	r3, [sp, #16]
   186c4:	f415 7800 	ands.w	r8, r5, #512	; 0x200
   186c8:	bf16      	itet	ne
   186ca:	7817      	ldrbne	r7, [r2, #0]
   186cc:	6817      	ldreq	r7, [r2, #0]
   186ce:	4688      	movne	r8, r1
   186d0:	f7ff bab7 	b.w	17c42 <_vfiprintf_r+0x26e>
   186d4:	f992 7000 	ldrsb.w	r7, [r2]
   186d8:	9304      	str	r3, [sp, #16]
   186da:	ea4f 78e7 	mov.w	r8, r7, asr #31
   186de:	4643      	mov	r3, r8
   186e0:	f7ff ba61 	b.w	17ba6 <_vfiprintf_r+0x1d2>
   186e4:	9a03      	ldr	r2, [sp, #12]
   186e6:	801a      	strh	r2, [r3, #0]
   186e8:	f7ff b9a3 	b.w	17a32 <_vfiprintf_r+0x5e>
   186ec:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   186f0:	f001 fade 	bl	19cb0 <__retarget_lock_release_recursive>
   186f4:	f7ff ba8c 	b.w	17c10 <_vfiprintf_r+0x23c>
   186f8:	9b00      	ldr	r3, [sp, #0]
   186fa:	9301      	str	r3, [sp, #4]
   186fc:	9704      	str	r7, [sp, #16]
   186fe:	9000      	str	r0, [sp, #0]
   18700:	f7ff babf 	b.w	17c82 <_vfiprintf_r+0x2ae>
   18704:	46e6      	mov	lr, ip
   18706:	e651      	b.n	183ac <_vfiprintf_r+0x9d8>
   18708:	2200      	movs	r2, #0
   1870a:	9200      	str	r2, [sp, #0]
   1870c:	f7ff b9b1 	b.w	17a72 <_vfiprintf_r+0x9e>
   18710:	1c42      	adds	r2, r0, #1
   18712:	e5d6      	b.n	182c2 <_vfiprintf_r+0x8ee>
   18714:	9805      	ldr	r0, [sp, #20]
   18716:	aa0e      	add	r2, sp, #56	; 0x38
   18718:	4659      	mov	r1, fp
   1871a:	f000 f909 	bl	18930 <__sfvwrite_r>
   1871e:	2300      	movs	r3, #0
   18720:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   18724:	2800      	cmp	r0, #0
   18726:	f43f ab95 	beq.w	17e54 <_vfiprintf_r+0x480>
   1872a:	f7ff baf2 	b.w	17d12 <_vfiprintf_r+0x33e>
   1872e:	468c      	mov	ip, r1
   18730:	e50a      	b.n	18148 <_vfiprintf_r+0x774>
   18732:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   18736:	07dc      	lsls	r4, r3, #31
   18738:	d407      	bmi.n	1874a <_vfiprintf_r+0xd76>
   1873a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   1873e:	0598      	lsls	r0, r3, #22
   18740:	d403      	bmi.n	1874a <_vfiprintf_r+0xd76>
   18742:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   18746:	f001 fab3 	bl	19cb0 <__retarget_lock_release_recursive>
   1874a:	f04f 33ff 	mov.w	r3, #4294967295
   1874e:	9303      	str	r3, [sp, #12]
   18750:	f7ff bae9 	b.w	17d26 <_vfiprintf_r+0x352>
   18754:	9a04      	ldr	r2, [sp, #16]
   18756:	7873      	ldrb	r3, [r6, #1]
   18758:	460e      	mov	r6, r1
   1875a:	f852 1b04 	ldr.w	r1, [r2], #4
   1875e:	9204      	str	r2, [sp, #16]
   18760:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
   18764:	9100      	str	r1, [sp, #0]
   18766:	f7ff b983 	b.w	17a70 <_vfiprintf_r+0x9c>
   1876a:	bf00      	nop

0001876c <__sbprintf>:
   1876c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1876e:	461f      	mov	r7, r3
   18770:	898b      	ldrh	r3, [r1, #12]
   18772:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   18776:	f023 0302 	bic.w	r3, r3, #2
   1877a:	f8ad 300c 	strh.w	r3, [sp, #12]
   1877e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   18780:	9319      	str	r3, [sp, #100]	; 0x64
   18782:	89cb      	ldrh	r3, [r1, #14]
   18784:	f8ad 300e 	strh.w	r3, [sp, #14]
   18788:	69cb      	ldr	r3, [r1, #28]
   1878a:	9307      	str	r3, [sp, #28]
   1878c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   1878e:	9309      	str	r3, [sp, #36]	; 0x24
   18790:	ab1a      	add	r3, sp, #104	; 0x68
   18792:	9300      	str	r3, [sp, #0]
   18794:	9304      	str	r3, [sp, #16]
   18796:	f44f 6380 	mov.w	r3, #1024	; 0x400
   1879a:	4615      	mov	r5, r2
   1879c:	4606      	mov	r6, r0
   1879e:	9302      	str	r3, [sp, #8]
   187a0:	9305      	str	r3, [sp, #20]
   187a2:	a816      	add	r0, sp, #88	; 0x58
   187a4:	2300      	movs	r3, #0
   187a6:	460c      	mov	r4, r1
   187a8:	9306      	str	r3, [sp, #24]
   187aa:	f001 fa6c 	bl	19c86 <__retarget_lock_init_recursive>
   187ae:	462a      	mov	r2, r5
   187b0:	463b      	mov	r3, r7
   187b2:	4669      	mov	r1, sp
   187b4:	4630      	mov	r0, r6
   187b6:	f7ff f90d 	bl	179d4 <_vfiprintf_r>
   187ba:	1e05      	subs	r5, r0, #0
   187bc:	db07      	blt.n	187ce <__sbprintf+0x62>
   187be:	4669      	mov	r1, sp
   187c0:	4630      	mov	r0, r6
   187c2:	f7fe fa43 	bl	16c4c <_fflush_r>
   187c6:	2800      	cmp	r0, #0
   187c8:	bf18      	it	ne
   187ca:	f04f 35ff 	movne.w	r5, #4294967295
   187ce:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   187d2:	065b      	lsls	r3, r3, #25
   187d4:	d503      	bpl.n	187de <__sbprintf+0x72>
   187d6:	89a3      	ldrh	r3, [r4, #12]
   187d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   187dc:	81a3      	strh	r3, [r4, #12]
   187de:	9816      	ldr	r0, [sp, #88]	; 0x58
   187e0:	f001 fa5a 	bl	19c98 <__retarget_lock_close_recursive>
   187e4:	4628      	mov	r0, r5
   187e6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   187ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

000187ec <_write_r>:
   187ec:	b538      	push	{r3, r4, r5, lr}
   187ee:	460c      	mov	r4, r1
   187f0:	4d08      	ldr	r5, [pc, #32]	; (18814 <_write_r+0x28>)
   187f2:	4684      	mov	ip, r0
   187f4:	4611      	mov	r1, r2
   187f6:	4620      	mov	r0, r4
   187f8:	461a      	mov	r2, r3
   187fa:	2300      	movs	r3, #0
   187fc:	602b      	str	r3, [r5, #0]
   187fe:	4664      	mov	r4, ip
   18800:	f001 fa28 	bl	19c54 <_write>
   18804:	1c43      	adds	r3, r0, #1
   18806:	d000      	beq.n	1880a <_write_r+0x1e>
   18808:	bd38      	pop	{r3, r4, r5, pc}
   1880a:	682b      	ldr	r3, [r5, #0]
   1880c:	2b00      	cmp	r3, #0
   1880e:	d0fb      	beq.n	18808 <_write_r+0x1c>
   18810:	6023      	str	r3, [r4, #0]
   18812:	bd38      	pop	{r3, r4, r5, pc}
   18814:	20009288 	.word	0x20009288

00018818 <__assert_func>:
   18818:	b500      	push	{lr}
   1881a:	4c0b      	ldr	r4, [pc, #44]	; (18848 <__assert_func+0x30>)
   1881c:	6825      	ldr	r5, [r4, #0]
   1881e:	4614      	mov	r4, r2
   18820:	68ee      	ldr	r6, [r5, #12]
   18822:	461a      	mov	r2, r3
   18824:	b085      	sub	sp, #20
   18826:	4603      	mov	r3, r0
   18828:	460d      	mov	r5, r1
   1882a:	b14c      	cbz	r4, 18840 <__assert_func+0x28>
   1882c:	4907      	ldr	r1, [pc, #28]	; (1884c <__assert_func+0x34>)
   1882e:	9500      	str	r5, [sp, #0]
   18830:	e9cd 1401 	strd	r1, r4, [sp, #4]
   18834:	4630      	mov	r0, r6
   18836:	4906      	ldr	r1, [pc, #24]	; (18850 <__assert_func+0x38>)
   18838:	f000 f850 	bl	188dc <fiprintf>
   1883c:	f000 fcba 	bl	191b4 <abort>
   18840:	4904      	ldr	r1, [pc, #16]	; (18854 <__assert_func+0x3c>)
   18842:	460c      	mov	r4, r1
   18844:	e7f3      	b.n	1882e <__assert_func+0x16>
   18846:	bf00      	nop
   18848:	20000d60 	.word	0x20000d60
   1884c:	00020324 	.word	0x00020324
   18850:	00020334 	.word	0x00020334
   18854:	0001ecbc 	.word	0x0001ecbc

00018858 <_calloc_r>:
   18858:	b510      	push	{r4, lr}
   1885a:	fb02 f101 	mul.w	r1, r2, r1
   1885e:	f7fb ff55 	bl	1470c <_malloc_r>
   18862:	4604      	mov	r4, r0
   18864:	b168      	cbz	r0, 18882 <_calloc_r+0x2a>
   18866:	f850 2c04 	ldr.w	r2, [r0, #-4]
   1886a:	f022 0203 	bic.w	r2, r2, #3
   1886e:	3a04      	subs	r2, #4
   18870:	2a24      	cmp	r2, #36	; 0x24
   18872:	d818      	bhi.n	188a6 <_calloc_r+0x4e>
   18874:	2a13      	cmp	r2, #19
   18876:	d806      	bhi.n	18886 <_calloc_r+0x2e>
   18878:	4602      	mov	r2, r0
   1887a:	2300      	movs	r3, #0
   1887c:	e9c2 3300 	strd	r3, r3, [r2]
   18880:	6093      	str	r3, [r2, #8]
   18882:	4620      	mov	r0, r4
   18884:	bd10      	pop	{r4, pc}
   18886:	2300      	movs	r3, #0
   18888:	2a1b      	cmp	r2, #27
   1888a:	e9c0 3300 	strd	r3, r3, [r0]
   1888e:	d90f      	bls.n	188b0 <_calloc_r+0x58>
   18890:	2a24      	cmp	r2, #36	; 0x24
   18892:	e9c0 3302 	strd	r3, r3, [r0, #8]
   18896:	bf11      	iteee	ne
   18898:	f100 0210 	addne.w	r2, r0, #16
   1889c:	6103      	streq	r3, [r0, #16]
   1889e:	f100 0218 	addeq.w	r2, r0, #24
   188a2:	6143      	streq	r3, [r0, #20]
   188a4:	e7e9      	b.n	1887a <_calloc_r+0x22>
   188a6:	2100      	movs	r1, #0
   188a8:	f7fc fa22 	bl	14cf0 <memset>
   188ac:	4620      	mov	r0, r4
   188ae:	bd10      	pop	{r4, pc}
   188b0:	f100 0208 	add.w	r2, r0, #8
   188b4:	e7e1      	b.n	1887a <_calloc_r+0x22>
   188b6:	bf00      	nop

000188b8 <_close_r>:
   188b8:	b538      	push	{r3, r4, r5, lr}
   188ba:	4d07      	ldr	r5, [pc, #28]	; (188d8 <_close_r+0x20>)
   188bc:	2200      	movs	r2, #0
   188be:	4604      	mov	r4, r0
   188c0:	4608      	mov	r0, r1
   188c2:	602a      	str	r2, [r5, #0]
   188c4:	f001 f9cc 	bl	19c60 <_close>
   188c8:	1c43      	adds	r3, r0, #1
   188ca:	d000      	beq.n	188ce <_close_r+0x16>
   188cc:	bd38      	pop	{r3, r4, r5, pc}
   188ce:	682b      	ldr	r3, [r5, #0]
   188d0:	2b00      	cmp	r3, #0
   188d2:	d0fb      	beq.n	188cc <_close_r+0x14>
   188d4:	6023      	str	r3, [r4, #0]
   188d6:	bd38      	pop	{r3, r4, r5, pc}
   188d8:	20009288 	.word	0x20009288

000188dc <fiprintf>:
   188dc:	b40e      	push	{r1, r2, r3}
   188de:	b510      	push	{r4, lr}
   188e0:	b083      	sub	sp, #12
   188e2:	ab05      	add	r3, sp, #20
   188e4:	4c06      	ldr	r4, [pc, #24]	; (18900 <fiprintf+0x24>)
   188e6:	f853 2b04 	ldr.w	r2, [r3], #4
   188ea:	9301      	str	r3, [sp, #4]
   188ec:	4601      	mov	r1, r0
   188ee:	6820      	ldr	r0, [r4, #0]
   188f0:	f7ff f870 	bl	179d4 <_vfiprintf_r>
   188f4:	b003      	add	sp, #12
   188f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   188fa:	b003      	add	sp, #12
   188fc:	4770      	bx	lr
   188fe:	bf00      	nop
   18900:	20000d60 	.word	0x20000d60

00018904 <_fstat_r>:
   18904:	b570      	push	{r4, r5, r6, lr}
   18906:	460c      	mov	r4, r1
   18908:	4d08      	ldr	r5, [pc, #32]	; (1892c <_fstat_r+0x28>)
   1890a:	4603      	mov	r3, r0
   1890c:	2600      	movs	r6, #0
   1890e:	4620      	mov	r0, r4
   18910:	4611      	mov	r1, r2
   18912:	461c      	mov	r4, r3
   18914:	602e      	str	r6, [r5, #0]
   18916:	f001 f9b1 	bl	19c7c <_fstat>
   1891a:	1c43      	adds	r3, r0, #1
   1891c:	d000      	beq.n	18920 <_fstat_r+0x1c>
   1891e:	bd70      	pop	{r4, r5, r6, pc}
   18920:	682b      	ldr	r3, [r5, #0]
   18922:	2b00      	cmp	r3, #0
   18924:	d0fb      	beq.n	1891e <_fstat_r+0x1a>
   18926:	6023      	str	r3, [r4, #0]
   18928:	bd70      	pop	{r4, r5, r6, pc}
   1892a:	bf00      	nop
   1892c:	20009288 	.word	0x20009288

00018930 <__sfvwrite_r>:
   18930:	6893      	ldr	r3, [r2, #8]
   18932:	2b00      	cmp	r3, #0
   18934:	f000 80bb 	beq.w	18aae <__sfvwrite_r+0x17e>
   18938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1893c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   18940:	fa1f fc83 	uxth.w	ip, r3
   18944:	071b      	lsls	r3, r3, #28
   18946:	b083      	sub	sp, #12
   18948:	4617      	mov	r7, r2
   1894a:	4680      	mov	r8, r0
   1894c:	460c      	mov	r4, r1
   1894e:	d525      	bpl.n	1899c <__sfvwrite_r+0x6c>
   18950:	690b      	ldr	r3, [r1, #16]
   18952:	b31b      	cbz	r3, 1899c <__sfvwrite_r+0x6c>
   18954:	f01c 0302 	ands.w	r3, ip, #2
   18958:	683d      	ldr	r5, [r7, #0]
   1895a:	d02e      	beq.n	189ba <__sfvwrite_r+0x8a>
   1895c:	f04f 0a00 	mov.w	sl, #0
   18960:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 18c18 <__sfvwrite_r+0x2e8>
   18964:	4656      	mov	r6, sl
   18966:	455e      	cmp	r6, fp
   18968:	4633      	mov	r3, r6
   1896a:	4652      	mov	r2, sl
   1896c:	bf28      	it	cs
   1896e:	465b      	movcs	r3, fp
   18970:	4640      	mov	r0, r8
   18972:	2e00      	cmp	r6, #0
   18974:	f000 8088 	beq.w	18a88 <__sfvwrite_r+0x158>
   18978:	69e1      	ldr	r1, [r4, #28]
   1897a:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   1897e:	47e0      	blx	ip
   18980:	2800      	cmp	r0, #0
   18982:	f340 808a 	ble.w	18a9a <__sfvwrite_r+0x16a>
   18986:	68bb      	ldr	r3, [r7, #8]
   18988:	1a1b      	subs	r3, r3, r0
   1898a:	4482      	add	sl, r0
   1898c:	1a36      	subs	r6, r6, r0
   1898e:	60bb      	str	r3, [r7, #8]
   18990:	2b00      	cmp	r3, #0
   18992:	d1e8      	bne.n	18966 <__sfvwrite_r+0x36>
   18994:	2000      	movs	r0, #0
   18996:	b003      	add	sp, #12
   18998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1899c:	4621      	mov	r1, r4
   1899e:	4640      	mov	r0, r8
   189a0:	f7fd ffca 	bl	16938 <__swsetup_r>
   189a4:	2800      	cmp	r0, #0
   189a6:	f040 8134 	bne.w	18c12 <__sfvwrite_r+0x2e2>
   189aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   189ae:	683d      	ldr	r5, [r7, #0]
   189b0:	fa1f fc83 	uxth.w	ip, r3
   189b4:	f01c 0302 	ands.w	r3, ip, #2
   189b8:	d1d0      	bne.n	1895c <__sfvwrite_r+0x2c>
   189ba:	f01c 0901 	ands.w	r9, ip, #1
   189be:	d178      	bne.n	18ab2 <__sfvwrite_r+0x182>
   189c0:	464e      	mov	r6, r9
   189c2:	2e00      	cmp	r6, #0
   189c4:	d05c      	beq.n	18a80 <__sfvwrite_r+0x150>
   189c6:	f41c 7f00 	tst.w	ip, #512	; 0x200
   189ca:	6820      	ldr	r0, [r4, #0]
   189cc:	f8d4 b008 	ldr.w	fp, [r4, #8]
   189d0:	f000 80b2 	beq.w	18b38 <__sfvwrite_r+0x208>
   189d4:	45b3      	cmp	fp, r6
   189d6:	465a      	mov	r2, fp
   189d8:	f200 80e1 	bhi.w	18b9e <__sfvwrite_r+0x26e>
   189dc:	f41c 6f90 	tst.w	ip, #1152	; 0x480
   189e0:	d033      	beq.n	18a4a <__sfvwrite_r+0x11a>
   189e2:	6963      	ldr	r3, [r4, #20]
   189e4:	6921      	ldr	r1, [r4, #16]
   189e6:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
   189ea:	eba0 0b01 	sub.w	fp, r0, r1
   189ee:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
   189f2:	f10b 0301 	add.w	r3, fp, #1
   189f6:	ea4f 0a6a 	mov.w	sl, sl, asr #1
   189fa:	4433      	add	r3, r6
   189fc:	4553      	cmp	r3, sl
   189fe:	4652      	mov	r2, sl
   18a00:	bf84      	itt	hi
   18a02:	469a      	movhi	sl, r3
   18a04:	4652      	movhi	r2, sl
   18a06:	f41c 6f80 	tst.w	ip, #1024	; 0x400
   18a0a:	f000 80e6 	beq.w	18bda <__sfvwrite_r+0x2aa>
   18a0e:	4611      	mov	r1, r2
   18a10:	4640      	mov	r0, r8
   18a12:	f7fb fe7b 	bl	1470c <_malloc_r>
   18a16:	2800      	cmp	r0, #0
   18a18:	f000 80f5 	beq.w	18c06 <__sfvwrite_r+0x2d6>
   18a1c:	465a      	mov	r2, fp
   18a1e:	6921      	ldr	r1, [r4, #16]
   18a20:	9001      	str	r0, [sp, #4]
   18a22:	f7e8 fc6b 	bl	12fc <memcpy>
   18a26:	89a2      	ldrh	r2, [r4, #12]
   18a28:	9b01      	ldr	r3, [sp, #4]
   18a2a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   18a2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   18a32:	81a2      	strh	r2, [r4, #12]
   18a34:	eb03 000b 	add.w	r0, r3, fp
   18a38:	6123      	str	r3, [r4, #16]
   18a3a:	ebaa 030b 	sub.w	r3, sl, fp
   18a3e:	f8c4 a014 	str.w	sl, [r4, #20]
   18a42:	60a3      	str	r3, [r4, #8]
   18a44:	6020      	str	r0, [r4, #0]
   18a46:	46b3      	mov	fp, r6
   18a48:	4632      	mov	r2, r6
   18a4a:	4649      	mov	r1, r9
   18a4c:	9201      	str	r2, [sp, #4]
   18a4e:	f000 f923 	bl	18c98 <memmove>
   18a52:	68a3      	ldr	r3, [r4, #8]
   18a54:	6821      	ldr	r1, [r4, #0]
   18a56:	9a01      	ldr	r2, [sp, #4]
   18a58:	eba3 030b 	sub.w	r3, r3, fp
   18a5c:	440a      	add	r2, r1
   18a5e:	46b2      	mov	sl, r6
   18a60:	60a3      	str	r3, [r4, #8]
   18a62:	6022      	str	r2, [r4, #0]
   18a64:	2600      	movs	r6, #0
   18a66:	68b8      	ldr	r0, [r7, #8]
   18a68:	eba0 000a 	sub.w	r0, r0, sl
   18a6c:	44d1      	add	r9, sl
   18a6e:	60b8      	str	r0, [r7, #8]
   18a70:	2800      	cmp	r0, #0
   18a72:	d08f      	beq.n	18994 <__sfvwrite_r+0x64>
   18a74:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
   18a78:	fa1f fc8c 	uxth.w	ip, ip
   18a7c:	2e00      	cmp	r6, #0
   18a7e:	d1a2      	bne.n	189c6 <__sfvwrite_r+0x96>
   18a80:	e9d5 9600 	ldrd	r9, r6, [r5]
   18a84:	3508      	adds	r5, #8
   18a86:	e79c      	b.n	189c2 <__sfvwrite_r+0x92>
   18a88:	e9d5 a600 	ldrd	sl, r6, [r5]
   18a8c:	3508      	adds	r5, #8
   18a8e:	e76a      	b.n	18966 <__sfvwrite_r+0x36>
   18a90:	4621      	mov	r1, r4
   18a92:	4640      	mov	r0, r8
   18a94:	f7fe f8da 	bl	16c4c <_fflush_r>
   18a98:	b378      	cbz	r0, 18afa <__sfvwrite_r+0x1ca>
   18a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   18a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   18aa2:	f04f 30ff 	mov.w	r0, #4294967295
   18aa6:	81a3      	strh	r3, [r4, #12]
   18aa8:	b003      	add	sp, #12
   18aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18aae:	2000      	movs	r0, #0
   18ab0:	4770      	bx	lr
   18ab2:	461e      	mov	r6, r3
   18ab4:	46aa      	mov	sl, r5
   18ab6:	4699      	mov	r9, r3
   18ab8:	4618      	mov	r0, r3
   18aba:	461d      	mov	r5, r3
   18abc:	b34e      	cbz	r6, 18b12 <__sfvwrite_r+0x1e2>
   18abe:	b380      	cbz	r0, 18b22 <__sfvwrite_r+0x1f2>
   18ac0:	464a      	mov	r2, r9
   18ac2:	e9d4 1304 	ldrd	r1, r3, [r4, #16]
   18ac6:	6820      	ldr	r0, [r4, #0]
   18ac8:	42b2      	cmp	r2, r6
   18aca:	bf28      	it	cs
   18acc:	4632      	movcs	r2, r6
   18ace:	4288      	cmp	r0, r1
   18ad0:	d904      	bls.n	18adc <__sfvwrite_r+0x1ac>
   18ad2:	68a1      	ldr	r1, [r4, #8]
   18ad4:	eb03 0b01 	add.w	fp, r3, r1
   18ad8:	455a      	cmp	r2, fp
   18ada:	dc70      	bgt.n	18bbe <__sfvwrite_r+0x28e>
   18adc:	4293      	cmp	r3, r2
   18ade:	dc61      	bgt.n	18ba4 <__sfvwrite_r+0x274>
   18ae0:	69e1      	ldr	r1, [r4, #28]
   18ae2:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   18ae6:	462a      	mov	r2, r5
   18ae8:	4640      	mov	r0, r8
   18aea:	47e0      	blx	ip
   18aec:	f1b0 0b00 	subs.w	fp, r0, #0
   18af0:	ddd3      	ble.n	18a9a <__sfvwrite_r+0x16a>
   18af2:	ebb9 090b 	subs.w	r9, r9, fp
   18af6:	d0cb      	beq.n	18a90 <__sfvwrite_r+0x160>
   18af8:	2001      	movs	r0, #1
   18afa:	68bb      	ldr	r3, [r7, #8]
   18afc:	eba3 030b 	sub.w	r3, r3, fp
   18b00:	445d      	add	r5, fp
   18b02:	eba6 060b 	sub.w	r6, r6, fp
   18b06:	60bb      	str	r3, [r7, #8]
   18b08:	2b00      	cmp	r3, #0
   18b0a:	f43f af43 	beq.w	18994 <__sfvwrite_r+0x64>
   18b0e:	2e00      	cmp	r6, #0
   18b10:	d1d5      	bne.n	18abe <__sfvwrite_r+0x18e>
   18b12:	f10a 0308 	add.w	r3, sl, #8
   18b16:	e953 5602 	ldrd	r5, r6, [r3, #-8]
   18b1a:	469a      	mov	sl, r3
   18b1c:	3308      	adds	r3, #8
   18b1e:	2e00      	cmp	r6, #0
   18b20:	d0f9      	beq.n	18b16 <__sfvwrite_r+0x1e6>
   18b22:	4632      	mov	r2, r6
   18b24:	210a      	movs	r1, #10
   18b26:	4628      	mov	r0, r5
   18b28:	f7e7 fcca 	bl	4c0 <memchr>
   18b2c:	2800      	cmp	r0, #0
   18b2e:	d067      	beq.n	18c00 <__sfvwrite_r+0x2d0>
   18b30:	3001      	adds	r0, #1
   18b32:	eba0 0905 	sub.w	r9, r0, r5
   18b36:	e7c3      	b.n	18ac0 <__sfvwrite_r+0x190>
   18b38:	6923      	ldr	r3, [r4, #16]
   18b3a:	4283      	cmp	r3, r0
   18b3c:	d317      	bcc.n	18b6e <__sfvwrite_r+0x23e>
   18b3e:	6963      	ldr	r3, [r4, #20]
   18b40:	42b3      	cmp	r3, r6
   18b42:	d814      	bhi.n	18b6e <__sfvwrite_r+0x23e>
   18b44:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   18b48:	42b2      	cmp	r2, r6
   18b4a:	bf28      	it	cs
   18b4c:	4632      	movcs	r2, r6
   18b4e:	69e1      	ldr	r1, [r4, #28]
   18b50:	fb92 f2f3 	sdiv	r2, r2, r3
   18b54:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   18b58:	fb02 f303 	mul.w	r3, r2, r3
   18b5c:	4640      	mov	r0, r8
   18b5e:	464a      	mov	r2, r9
   18b60:	47e0      	blx	ip
   18b62:	f1b0 0a00 	subs.w	sl, r0, #0
   18b66:	dd98      	ble.n	18a9a <__sfvwrite_r+0x16a>
   18b68:	eba6 060a 	sub.w	r6, r6, sl
   18b6c:	e77b      	b.n	18a66 <__sfvwrite_r+0x136>
   18b6e:	45b3      	cmp	fp, r6
   18b70:	46da      	mov	sl, fp
   18b72:	bf28      	it	cs
   18b74:	46b2      	movcs	sl, r6
   18b76:	4652      	mov	r2, sl
   18b78:	4649      	mov	r1, r9
   18b7a:	f000 f88d 	bl	18c98 <memmove>
   18b7e:	68a3      	ldr	r3, [r4, #8]
   18b80:	6822      	ldr	r2, [r4, #0]
   18b82:	eba3 030a 	sub.w	r3, r3, sl
   18b86:	4452      	add	r2, sl
   18b88:	60a3      	str	r3, [r4, #8]
   18b8a:	6022      	str	r2, [r4, #0]
   18b8c:	2b00      	cmp	r3, #0
   18b8e:	d1eb      	bne.n	18b68 <__sfvwrite_r+0x238>
   18b90:	4621      	mov	r1, r4
   18b92:	4640      	mov	r0, r8
   18b94:	f7fe f85a 	bl	16c4c <_fflush_r>
   18b98:	2800      	cmp	r0, #0
   18b9a:	d0e5      	beq.n	18b68 <__sfvwrite_r+0x238>
   18b9c:	e77d      	b.n	18a9a <__sfvwrite_r+0x16a>
   18b9e:	46b3      	mov	fp, r6
   18ba0:	4632      	mov	r2, r6
   18ba2:	e752      	b.n	18a4a <__sfvwrite_r+0x11a>
   18ba4:	4629      	mov	r1, r5
   18ba6:	9201      	str	r2, [sp, #4]
   18ba8:	f000 f876 	bl	18c98 <memmove>
   18bac:	9a01      	ldr	r2, [sp, #4]
   18bae:	68a3      	ldr	r3, [r4, #8]
   18bb0:	1a9b      	subs	r3, r3, r2
   18bb2:	60a3      	str	r3, [r4, #8]
   18bb4:	6823      	ldr	r3, [r4, #0]
   18bb6:	4413      	add	r3, r2
   18bb8:	6023      	str	r3, [r4, #0]
   18bba:	4693      	mov	fp, r2
   18bbc:	e799      	b.n	18af2 <__sfvwrite_r+0x1c2>
   18bbe:	4629      	mov	r1, r5
   18bc0:	465a      	mov	r2, fp
   18bc2:	f000 f869 	bl	18c98 <memmove>
   18bc6:	6823      	ldr	r3, [r4, #0]
   18bc8:	445b      	add	r3, fp
   18bca:	6023      	str	r3, [r4, #0]
   18bcc:	4621      	mov	r1, r4
   18bce:	4640      	mov	r0, r8
   18bd0:	f7fe f83c 	bl	16c4c <_fflush_r>
   18bd4:	2800      	cmp	r0, #0
   18bd6:	d08c      	beq.n	18af2 <__sfvwrite_r+0x1c2>
   18bd8:	e75f      	b.n	18a9a <__sfvwrite_r+0x16a>
   18bda:	4640      	mov	r0, r8
   18bdc:	f000 f8ee 	bl	18dbc <_realloc_r>
   18be0:	4603      	mov	r3, r0
   18be2:	2800      	cmp	r0, #0
   18be4:	f47f af26 	bne.w	18a34 <__sfvwrite_r+0x104>
   18be8:	6921      	ldr	r1, [r4, #16]
   18bea:	4640      	mov	r0, r8
   18bec:	f7fe f938 	bl	16e60 <_free_r>
   18bf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   18bf4:	220c      	movs	r2, #12
   18bf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   18bfa:	f8c8 2000 	str.w	r2, [r8]
   18bfe:	e74e      	b.n	18a9e <__sfvwrite_r+0x16e>
   18c00:	1c72      	adds	r2, r6, #1
   18c02:	4691      	mov	r9, r2
   18c04:	e75d      	b.n	18ac2 <__sfvwrite_r+0x192>
   18c06:	220c      	movs	r2, #12
   18c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   18c0c:	f8c8 2000 	str.w	r2, [r8]
   18c10:	e745      	b.n	18a9e <__sfvwrite_r+0x16e>
   18c12:	f04f 30ff 	mov.w	r0, #4294967295
   18c16:	e6be      	b.n	18996 <__sfvwrite_r+0x66>
   18c18:	7ffffc00 	.word	0x7ffffc00

00018c1c <_isatty_r>:
   18c1c:	b538      	push	{r3, r4, r5, lr}
   18c1e:	4d07      	ldr	r5, [pc, #28]	; (18c3c <_isatty_r+0x20>)
   18c20:	2200      	movs	r2, #0
   18c22:	4604      	mov	r4, r0
   18c24:	4608      	mov	r0, r1
   18c26:	602a      	str	r2, [r5, #0]
   18c28:	f001 f81f 	bl	19c6a <_isatty>
   18c2c:	1c43      	adds	r3, r0, #1
   18c2e:	d000      	beq.n	18c32 <_isatty_r+0x16>
   18c30:	bd38      	pop	{r3, r4, r5, pc}
   18c32:	682b      	ldr	r3, [r5, #0]
   18c34:	2b00      	cmp	r3, #0
   18c36:	d0fb      	beq.n	18c30 <_isatty_r+0x14>
   18c38:	6023      	str	r3, [r4, #0]
   18c3a:	bd38      	pop	{r3, r4, r5, pc}
   18c3c:	20009288 	.word	0x20009288

00018c40 <_lseek_r>:
   18c40:	b538      	push	{r3, r4, r5, lr}
   18c42:	460c      	mov	r4, r1
   18c44:	4d08      	ldr	r5, [pc, #32]	; (18c68 <_lseek_r+0x28>)
   18c46:	4684      	mov	ip, r0
   18c48:	4611      	mov	r1, r2
   18c4a:	4620      	mov	r0, r4
   18c4c:	461a      	mov	r2, r3
   18c4e:	2300      	movs	r3, #0
   18c50:	602b      	str	r3, [r5, #0]
   18c52:	4664      	mov	r4, ip
   18c54:	f001 f807 	bl	19c66 <_lseek>
   18c58:	1c43      	adds	r3, r0, #1
   18c5a:	d000      	beq.n	18c5e <_lseek_r+0x1e>
   18c5c:	bd38      	pop	{r3, r4, r5, pc}
   18c5e:	682b      	ldr	r3, [r5, #0]
   18c60:	2b00      	cmp	r3, #0
   18c62:	d0fb      	beq.n	18c5c <_lseek_r+0x1c>
   18c64:	6023      	str	r3, [r4, #0]
   18c66:	bd38      	pop	{r3, r4, r5, pc}
   18c68:	20009288 	.word	0x20009288

00018c6c <__ascii_mbtowc>:
   18c6c:	b082      	sub	sp, #8
   18c6e:	b149      	cbz	r1, 18c84 <__ascii_mbtowc+0x18>
   18c70:	b15a      	cbz	r2, 18c8a <__ascii_mbtowc+0x1e>
   18c72:	b16b      	cbz	r3, 18c90 <__ascii_mbtowc+0x24>
   18c74:	7813      	ldrb	r3, [r2, #0]
   18c76:	600b      	str	r3, [r1, #0]
   18c78:	7812      	ldrb	r2, [r2, #0]
   18c7a:	1e10      	subs	r0, r2, #0
   18c7c:	bf18      	it	ne
   18c7e:	2001      	movne	r0, #1
   18c80:	b002      	add	sp, #8
   18c82:	4770      	bx	lr
   18c84:	a901      	add	r1, sp, #4
   18c86:	2a00      	cmp	r2, #0
   18c88:	d1f3      	bne.n	18c72 <__ascii_mbtowc+0x6>
   18c8a:	4610      	mov	r0, r2
   18c8c:	b002      	add	sp, #8
   18c8e:	4770      	bx	lr
   18c90:	f06f 0001 	mvn.w	r0, #1
   18c94:	e7f4      	b.n	18c80 <__ascii_mbtowc+0x14>
   18c96:	bf00      	nop

00018c98 <memmove>:
   18c98:	4288      	cmp	r0, r1
   18c9a:	d90d      	bls.n	18cb8 <memmove+0x20>
   18c9c:	188b      	adds	r3, r1, r2
   18c9e:	4283      	cmp	r3, r0
   18ca0:	d90a      	bls.n	18cb8 <memmove+0x20>
   18ca2:	eb00 0c02 	add.w	ip, r0, r2
   18ca6:	b1ba      	cbz	r2, 18cd8 <memmove+0x40>
   18ca8:	4662      	mov	r2, ip
   18caa:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
   18cae:	f802 cd01 	strb.w	ip, [r2, #-1]!
   18cb2:	4299      	cmp	r1, r3
   18cb4:	d1f9      	bne.n	18caa <memmove+0x12>
   18cb6:	4770      	bx	lr
   18cb8:	2a0f      	cmp	r2, #15
   18cba:	d80e      	bhi.n	18cda <memmove+0x42>
   18cbc:	4603      	mov	r3, r0
   18cbe:	f102 3cff 	add.w	ip, r2, #4294967295
   18cc2:	b14a      	cbz	r2, 18cd8 <memmove+0x40>
   18cc4:	f10c 0c01 	add.w	ip, ip, #1
   18cc8:	3b01      	subs	r3, #1
   18cca:	448c      	add	ip, r1
   18ccc:	f811 2b01 	ldrb.w	r2, [r1], #1
   18cd0:	f803 2f01 	strb.w	r2, [r3, #1]!
   18cd4:	4561      	cmp	r1, ip
   18cd6:	d1f9      	bne.n	18ccc <memmove+0x34>
   18cd8:	4770      	bx	lr
   18cda:	ea40 0301 	orr.w	r3, r0, r1
   18cde:	079b      	lsls	r3, r3, #30
   18ce0:	d150      	bne.n	18d84 <memmove+0xec>
   18ce2:	f1a2 0310 	sub.w	r3, r2, #16
   18ce6:	b570      	push	{r4, r5, r6, lr}
   18ce8:	f101 0c20 	add.w	ip, r1, #32
   18cec:	f023 050f 	bic.w	r5, r3, #15
   18cf0:	f101 0e10 	add.w	lr, r1, #16
   18cf4:	f100 0410 	add.w	r4, r0, #16
   18cf8:	44ac      	add	ip, r5
   18cfa:	091b      	lsrs	r3, r3, #4
   18cfc:	f85e 5c10 	ldr.w	r5, [lr, #-16]
   18d00:	f844 5c10 	str.w	r5, [r4, #-16]
   18d04:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
   18d08:	f844 5c0c 	str.w	r5, [r4, #-12]
   18d0c:	f85e 5c08 	ldr.w	r5, [lr, #-8]
   18d10:	f844 5c08 	str.w	r5, [r4, #-8]
   18d14:	f85e 5c04 	ldr.w	r5, [lr, #-4]
   18d18:	f844 5c04 	str.w	r5, [r4, #-4]
   18d1c:	f10e 0e10 	add.w	lr, lr, #16
   18d20:	45e6      	cmp	lr, ip
   18d22:	f104 0410 	add.w	r4, r4, #16
   18d26:	d1e9      	bne.n	18cfc <memmove+0x64>
   18d28:	3301      	adds	r3, #1
   18d2a:	f012 0f0c 	tst.w	r2, #12
   18d2e:	eb01 1103 	add.w	r1, r1, r3, lsl #4
   18d32:	f002 040f 	and.w	r4, r2, #15
   18d36:	eb00 1303 	add.w	r3, r0, r3, lsl #4
   18d3a:	d027      	beq.n	18d8c <memmove+0xf4>
   18d3c:	3c04      	subs	r4, #4
   18d3e:	f024 0603 	bic.w	r6, r4, #3
   18d42:	ea4f 0c94 	mov.w	ip, r4, lsr #2
   18d46:	441e      	add	r6, r3
   18d48:	1f1c      	subs	r4, r3, #4
   18d4a:	468e      	mov	lr, r1
   18d4c:	f85e 5b04 	ldr.w	r5, [lr], #4
   18d50:	f844 5f04 	str.w	r5, [r4, #4]!
   18d54:	42b4      	cmp	r4, r6
   18d56:	d1f9      	bne.n	18d4c <memmove+0xb4>
   18d58:	f10c 0401 	add.w	r4, ip, #1
   18d5c:	f002 0203 	and.w	r2, r2, #3
   18d60:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   18d64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
   18d68:	f102 3cff 	add.w	ip, r2, #4294967295
   18d6c:	b14a      	cbz	r2, 18d82 <memmove+0xea>
   18d6e:	f10c 0c01 	add.w	ip, ip, #1
   18d72:	3b01      	subs	r3, #1
   18d74:	448c      	add	ip, r1
   18d76:	f811 2b01 	ldrb.w	r2, [r1], #1
   18d7a:	f803 2f01 	strb.w	r2, [r3, #1]!
   18d7e:	4561      	cmp	r1, ip
   18d80:	d1f9      	bne.n	18d76 <memmove+0xde>
   18d82:	bd70      	pop	{r4, r5, r6, pc}
   18d84:	f102 3cff 	add.w	ip, r2, #4294967295
   18d88:	4603      	mov	r3, r0
   18d8a:	e79b      	b.n	18cc4 <memmove+0x2c>
   18d8c:	4622      	mov	r2, r4
   18d8e:	e7eb      	b.n	18d68 <memmove+0xd0>

00018d90 <_read_r>:
   18d90:	b538      	push	{r3, r4, r5, lr}
   18d92:	460c      	mov	r4, r1
   18d94:	4d08      	ldr	r5, [pc, #32]	; (18db8 <_read_r+0x28>)
   18d96:	4684      	mov	ip, r0
   18d98:	4611      	mov	r1, r2
   18d9a:	4620      	mov	r0, r4
   18d9c:	461a      	mov	r2, r3
   18d9e:	2300      	movs	r3, #0
   18da0:	602b      	str	r3, [r5, #0]
   18da2:	4664      	mov	r4, ip
   18da4:	f000 ff50 	bl	19c48 <_read>
   18da8:	1c43      	adds	r3, r0, #1
   18daa:	d000      	beq.n	18dae <_read_r+0x1e>
   18dac:	bd38      	pop	{r3, r4, r5, pc}
   18dae:	682b      	ldr	r3, [r5, #0]
   18db0:	2b00      	cmp	r3, #0
   18db2:	d0fb      	beq.n	18dac <_read_r+0x1c>
   18db4:	6023      	str	r3, [r4, #0]
   18db6:	bd38      	pop	{r3, r4, r5, pc}
   18db8:	20009288 	.word	0x20009288

00018dbc <_realloc_r>:
   18dbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18dc0:	4616      	mov	r6, r2
   18dc2:	2900      	cmp	r1, #0
   18dc4:	f000 809d 	beq.w	18f02 <_realloc_r+0x146>
   18dc8:	f106 050b 	add.w	r5, r6, #11
   18dcc:	4607      	mov	r7, r0
   18dce:	460c      	mov	r4, r1
   18dd0:	f7fb ffe0 	bl	14d94 <__malloc_lock>
   18dd4:	2d16      	cmp	r5, #22
   18dd6:	d85f      	bhi.n	18e98 <_realloc_r+0xdc>
   18dd8:	2510      	movs	r5, #16
   18dda:	462a      	mov	r2, r5
   18ddc:	42ae      	cmp	r6, r5
   18dde:	d860      	bhi.n	18ea2 <_realloc_r+0xe6>
   18de0:	f854 ec04 	ldr.w	lr, [r4, #-4]
   18de4:	f02e 0803 	bic.w	r8, lr, #3
   18de8:	4590      	cmp	r8, r2
   18dea:	f1a4 0908 	sub.w	r9, r4, #8
   18dee:	da63      	bge.n	18eb8 <_realloc_r+0xfc>
   18df0:	4bbd      	ldr	r3, [pc, #756]	; (190e8 <_realloc_r+0x32c>)
   18df2:	6899      	ldr	r1, [r3, #8]
   18df4:	eb09 0c08 	add.w	ip, r9, r8
   18df8:	4561      	cmp	r1, ip
   18dfa:	f8dc 0004 	ldr.w	r0, [ip, #4]
   18dfe:	f000 8096 	beq.w	18f2e <_realloc_r+0x172>
   18e02:	f020 0301 	bic.w	r3, r0, #1
   18e06:	4463      	add	r3, ip
   18e08:	685b      	ldr	r3, [r3, #4]
   18e0a:	07db      	lsls	r3, r3, #31
   18e0c:	d46d      	bmi.n	18eea <_realloc_r+0x12e>
   18e0e:	f020 0003 	bic.w	r0, r0, #3
   18e12:	eb08 0300 	add.w	r3, r8, r0
   18e16:	4293      	cmp	r3, r2
   18e18:	da49      	bge.n	18eae <_realloc_r+0xf2>
   18e1a:	f01e 0f01 	tst.w	lr, #1
   18e1e:	d111      	bne.n	18e44 <_realloc_r+0x88>
   18e20:	f854 3c08 	ldr.w	r3, [r4, #-8]
   18e24:	eba9 0b03 	sub.w	fp, r9, r3
   18e28:	f8db 1004 	ldr.w	r1, [fp, #4]
   18e2c:	f021 0103 	bic.w	r1, r1, #3
   18e30:	4408      	add	r0, r1
   18e32:	4440      	add	r0, r8
   18e34:	4290      	cmp	r0, r2
   18e36:	f280 8112 	bge.w	1905e <_realloc_r+0x2a2>
   18e3a:	eb08 0301 	add.w	r3, r8, r1
   18e3e:	4293      	cmp	r3, r2
   18e40:	f280 80e7 	bge.w	19012 <_realloc_r+0x256>
   18e44:	4631      	mov	r1, r6
   18e46:	4638      	mov	r0, r7
   18e48:	f7fb fc60 	bl	1470c <_malloc_r>
   18e4c:	4606      	mov	r6, r0
   18e4e:	b1e8      	cbz	r0, 18e8c <_realloc_r+0xd0>
   18e50:	f854 3c04 	ldr.w	r3, [r4, #-4]
   18e54:	f023 0301 	bic.w	r3, r3, #1
   18e58:	444b      	add	r3, r9
   18e5a:	f1a0 0208 	sub.w	r2, r0, #8
   18e5e:	4293      	cmp	r3, r2
   18e60:	f000 80d1 	beq.w	19006 <_realloc_r+0x24a>
   18e64:	f1a8 0204 	sub.w	r2, r8, #4
   18e68:	2a24      	cmp	r2, #36	; 0x24
   18e6a:	f200 80f4 	bhi.w	19056 <_realloc_r+0x29a>
   18e6e:	2a13      	cmp	r2, #19
   18e70:	f200 80ab 	bhi.w	18fca <_realloc_r+0x20e>
   18e74:	4603      	mov	r3, r0
   18e76:	4622      	mov	r2, r4
   18e78:	6811      	ldr	r1, [r2, #0]
   18e7a:	6019      	str	r1, [r3, #0]
   18e7c:	6851      	ldr	r1, [r2, #4]
   18e7e:	6059      	str	r1, [r3, #4]
   18e80:	6892      	ldr	r2, [r2, #8]
   18e82:	609a      	str	r2, [r3, #8]
   18e84:	4621      	mov	r1, r4
   18e86:	4638      	mov	r0, r7
   18e88:	f7fd ffea 	bl	16e60 <_free_r>
   18e8c:	4638      	mov	r0, r7
   18e8e:	f7fb ff87 	bl	14da0 <__malloc_unlock>
   18e92:	4630      	mov	r0, r6
   18e94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e98:	f025 0507 	bic.w	r5, r5, #7
   18e9c:	2d00      	cmp	r5, #0
   18e9e:	462a      	mov	r2, r5
   18ea0:	da9c      	bge.n	18ddc <_realloc_r+0x20>
   18ea2:	230c      	movs	r3, #12
   18ea4:	603b      	str	r3, [r7, #0]
   18ea6:	2600      	movs	r6, #0
   18ea8:	4630      	mov	r0, r6
   18eaa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18eae:	4698      	mov	r8, r3
   18eb0:	e9dc 2302 	ldrd	r2, r3, [ip, #8]
   18eb4:	60d3      	str	r3, [r2, #12]
   18eb6:	609a      	str	r2, [r3, #8]
   18eb8:	f8d9 3004 	ldr.w	r3, [r9, #4]
   18ebc:	eba8 0205 	sub.w	r2, r8, r5
   18ec0:	2a0f      	cmp	r2, #15
   18ec2:	f003 0301 	and.w	r3, r3, #1
   18ec6:	eb09 0008 	add.w	r0, r9, r8
   18eca:	d81f      	bhi.n	18f0c <_realloc_r+0x150>
   18ecc:	ea48 0303 	orr.w	r3, r8, r3
   18ed0:	f8c9 3004 	str.w	r3, [r9, #4]
   18ed4:	6843      	ldr	r3, [r0, #4]
   18ed6:	f043 0301 	orr.w	r3, r3, #1
   18eda:	6043      	str	r3, [r0, #4]
   18edc:	4638      	mov	r0, r7
   18ede:	4626      	mov	r6, r4
   18ee0:	f7fb ff5e 	bl	14da0 <__malloc_unlock>
   18ee4:	4630      	mov	r0, r6
   18ee6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18eea:	f01e 0f01 	tst.w	lr, #1
   18eee:	d1a9      	bne.n	18e44 <_realloc_r+0x88>
   18ef0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   18ef4:	eba9 0b03 	sub.w	fp, r9, r3
   18ef8:	f8db 1004 	ldr.w	r1, [fp, #4]
   18efc:	f021 0103 	bic.w	r1, r1, #3
   18f00:	e79b      	b.n	18e3a <_realloc_r+0x7e>
   18f02:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f06:	4611      	mov	r1, r2
   18f08:	f7fb bc00 	b.w	1470c <_malloc_r>
   18f0c:	eb09 0105 	add.w	r1, r9, r5
   18f10:	432b      	orrs	r3, r5
   18f12:	f042 0201 	orr.w	r2, r2, #1
   18f16:	f8c9 3004 	str.w	r3, [r9, #4]
   18f1a:	604a      	str	r2, [r1, #4]
   18f1c:	6843      	ldr	r3, [r0, #4]
   18f1e:	f043 0301 	orr.w	r3, r3, #1
   18f22:	6043      	str	r3, [r0, #4]
   18f24:	3108      	adds	r1, #8
   18f26:	4638      	mov	r0, r7
   18f28:	f7fd ff9a 	bl	16e60 <_free_r>
   18f2c:	e7d6      	b.n	18edc <_realloc_r+0x120>
   18f2e:	f020 0003 	bic.w	r0, r0, #3
   18f32:	eb08 0100 	add.w	r1, r8, r0
   18f36:	f105 0c10 	add.w	ip, r5, #16
   18f3a:	4561      	cmp	r1, ip
   18f3c:	da50      	bge.n	18fe0 <_realloc_r+0x224>
   18f3e:	f01e 0f01 	tst.w	lr, #1
   18f42:	f47f af7f 	bne.w	18e44 <_realloc_r+0x88>
   18f46:	f854 1c08 	ldr.w	r1, [r4, #-8]
   18f4a:	eba9 0b01 	sub.w	fp, r9, r1
   18f4e:	f8db 1004 	ldr.w	r1, [fp, #4]
   18f52:	f021 0103 	bic.w	r1, r1, #3
   18f56:	4408      	add	r0, r1
   18f58:	eb00 0a08 	add.w	sl, r0, r8
   18f5c:	45d4      	cmp	ip, sl
   18f5e:	f73f af6c 	bgt.w	18e3a <_realloc_r+0x7e>
   18f62:	465e      	mov	r6, fp
   18f64:	f8db 100c 	ldr.w	r1, [fp, #12]
   18f68:	f856 0f08 	ldr.w	r0, [r6, #8]!
   18f6c:	f1a8 0204 	sub.w	r2, r8, #4
   18f70:	2a24      	cmp	r2, #36	; 0x24
   18f72:	60c1      	str	r1, [r0, #12]
   18f74:	6088      	str	r0, [r1, #8]
   18f76:	f200 80dc 	bhi.w	19132 <_realloc_r+0x376>
   18f7a:	2a13      	cmp	r2, #19
   18f7c:	f240 80d7 	bls.w	1912e <_realloc_r+0x372>
   18f80:	6821      	ldr	r1, [r4, #0]
   18f82:	f8cb 1008 	str.w	r1, [fp, #8]
   18f86:	6861      	ldr	r1, [r4, #4]
   18f88:	f8cb 100c 	str.w	r1, [fp, #12]
   18f8c:	2a1b      	cmp	r2, #27
   18f8e:	f200 80e0 	bhi.w	19152 <_realloc_r+0x396>
   18f92:	3408      	adds	r4, #8
   18f94:	f10b 0210 	add.w	r2, fp, #16
   18f98:	6821      	ldr	r1, [r4, #0]
   18f9a:	6011      	str	r1, [r2, #0]
   18f9c:	6861      	ldr	r1, [r4, #4]
   18f9e:	6051      	str	r1, [r2, #4]
   18fa0:	68a1      	ldr	r1, [r4, #8]
   18fa2:	6091      	str	r1, [r2, #8]
   18fa4:	eb0b 0105 	add.w	r1, fp, r5
   18fa8:	ebaa 0205 	sub.w	r2, sl, r5
   18fac:	f042 0201 	orr.w	r2, r2, #1
   18fb0:	6099      	str	r1, [r3, #8]
   18fb2:	604a      	str	r2, [r1, #4]
   18fb4:	f8db 3004 	ldr.w	r3, [fp, #4]
   18fb8:	f003 0301 	and.w	r3, r3, #1
   18fbc:	431d      	orrs	r5, r3
   18fbe:	4638      	mov	r0, r7
   18fc0:	f8cb 5004 	str.w	r5, [fp, #4]
   18fc4:	f7fb feec 	bl	14da0 <__malloc_unlock>
   18fc8:	e76e      	b.n	18ea8 <_realloc_r+0xec>
   18fca:	6823      	ldr	r3, [r4, #0]
   18fcc:	6003      	str	r3, [r0, #0]
   18fce:	6863      	ldr	r3, [r4, #4]
   18fd0:	6043      	str	r3, [r0, #4]
   18fd2:	2a1b      	cmp	r2, #27
   18fd4:	d869      	bhi.n	190aa <_realloc_r+0x2ee>
   18fd6:	f104 0208 	add.w	r2, r4, #8
   18fda:	f100 0308 	add.w	r3, r0, #8
   18fde:	e74b      	b.n	18e78 <_realloc_r+0xbc>
   18fe0:	eb09 0205 	add.w	r2, r9, r5
   18fe4:	609a      	str	r2, [r3, #8]
   18fe6:	1b4b      	subs	r3, r1, r5
   18fe8:	f043 0301 	orr.w	r3, r3, #1
   18fec:	6053      	str	r3, [r2, #4]
   18fee:	f854 3c04 	ldr.w	r3, [r4, #-4]
   18ff2:	f003 0301 	and.w	r3, r3, #1
   18ff6:	431d      	orrs	r5, r3
   18ff8:	4638      	mov	r0, r7
   18ffa:	f844 5c04 	str.w	r5, [r4, #-4]
   18ffe:	f7fb fecf 	bl	14da0 <__malloc_unlock>
   19002:	4626      	mov	r6, r4
   19004:	e750      	b.n	18ea8 <_realloc_r+0xec>
   19006:	f850 3c04 	ldr.w	r3, [r0, #-4]
   1900a:	f023 0303 	bic.w	r3, r3, #3
   1900e:	4498      	add	r8, r3
   19010:	e752      	b.n	18eb8 <_realloc_r+0xfc>
   19012:	465e      	mov	r6, fp
   19014:	f8db 100c 	ldr.w	r1, [fp, #12]
   19018:	f856 0f08 	ldr.w	r0, [r6, #8]!
   1901c:	f1a8 0204 	sub.w	r2, r8, #4
   19020:	2a24      	cmp	r2, #36	; 0x24
   19022:	60c1      	str	r1, [r0, #12]
   19024:	6088      	str	r0, [r1, #8]
   19026:	d84d      	bhi.n	190c4 <_realloc_r+0x308>
   19028:	2a13      	cmp	r2, #19
   1902a:	d949      	bls.n	190c0 <_realloc_r+0x304>
   1902c:	6821      	ldr	r1, [r4, #0]
   1902e:	f8cb 1008 	str.w	r1, [fp, #8]
   19032:	6861      	ldr	r1, [r4, #4]
   19034:	f8cb 100c 	str.w	r1, [fp, #12]
   19038:	2a1b      	cmp	r2, #27
   1903a:	d857      	bhi.n	190ec <_realloc_r+0x330>
   1903c:	3408      	adds	r4, #8
   1903e:	f10b 0210 	add.w	r2, fp, #16
   19042:	4698      	mov	r8, r3
   19044:	6823      	ldr	r3, [r4, #0]
   19046:	6013      	str	r3, [r2, #0]
   19048:	6863      	ldr	r3, [r4, #4]
   1904a:	6053      	str	r3, [r2, #4]
   1904c:	68a3      	ldr	r3, [r4, #8]
   1904e:	6093      	str	r3, [r2, #8]
   19050:	46d9      	mov	r9, fp
   19052:	4634      	mov	r4, r6
   19054:	e730      	b.n	18eb8 <_realloc_r+0xfc>
   19056:	4621      	mov	r1, r4
   19058:	f7ff fe1e 	bl	18c98 <memmove>
   1905c:	e712      	b.n	18e84 <_realloc_r+0xc8>
   1905e:	e9dc 1302 	ldrd	r1, r3, [ip, #8]
   19062:	465e      	mov	r6, fp
   19064:	60cb      	str	r3, [r1, #12]
   19066:	6099      	str	r1, [r3, #8]
   19068:	f856 1f08 	ldr.w	r1, [r6, #8]!
   1906c:	f8db 300c 	ldr.w	r3, [fp, #12]
   19070:	60cb      	str	r3, [r1, #12]
   19072:	f1a8 0204 	sub.w	r2, r8, #4
   19076:	2a24      	cmp	r2, #36	; 0x24
   19078:	6099      	str	r1, [r3, #8]
   1907a:	d82d      	bhi.n	190d8 <_realloc_r+0x31c>
   1907c:	2a13      	cmp	r2, #19
   1907e:	d929      	bls.n	190d4 <_realloc_r+0x318>
   19080:	6823      	ldr	r3, [r4, #0]
   19082:	f8cb 3008 	str.w	r3, [fp, #8]
   19086:	6863      	ldr	r3, [r4, #4]
   19088:	f8cb 300c 	str.w	r3, [fp, #12]
   1908c:	2a1b      	cmp	r2, #27
   1908e:	d842      	bhi.n	19116 <_realloc_r+0x35a>
   19090:	3408      	adds	r4, #8
   19092:	f10b 0310 	add.w	r3, fp, #16
   19096:	6822      	ldr	r2, [r4, #0]
   19098:	601a      	str	r2, [r3, #0]
   1909a:	6862      	ldr	r2, [r4, #4]
   1909c:	605a      	str	r2, [r3, #4]
   1909e:	68a2      	ldr	r2, [r4, #8]
   190a0:	609a      	str	r2, [r3, #8]
   190a2:	4680      	mov	r8, r0
   190a4:	46d9      	mov	r9, fp
   190a6:	4634      	mov	r4, r6
   190a8:	e706      	b.n	18eb8 <_realloc_r+0xfc>
   190aa:	68a3      	ldr	r3, [r4, #8]
   190ac:	6083      	str	r3, [r0, #8]
   190ae:	68e3      	ldr	r3, [r4, #12]
   190b0:	60c3      	str	r3, [r0, #12]
   190b2:	2a24      	cmp	r2, #36	; 0x24
   190b4:	d026      	beq.n	19104 <_realloc_r+0x348>
   190b6:	f104 0210 	add.w	r2, r4, #16
   190ba:	f100 0310 	add.w	r3, r0, #16
   190be:	e6db      	b.n	18e78 <_realloc_r+0xbc>
   190c0:	4632      	mov	r2, r6
   190c2:	e7be      	b.n	19042 <_realloc_r+0x286>
   190c4:	4621      	mov	r1, r4
   190c6:	4630      	mov	r0, r6
   190c8:	4698      	mov	r8, r3
   190ca:	46d9      	mov	r9, fp
   190cc:	f7ff fde4 	bl	18c98 <memmove>
   190d0:	4634      	mov	r4, r6
   190d2:	e6f1      	b.n	18eb8 <_realloc_r+0xfc>
   190d4:	4633      	mov	r3, r6
   190d6:	e7de      	b.n	19096 <_realloc_r+0x2da>
   190d8:	4621      	mov	r1, r4
   190da:	4680      	mov	r8, r0
   190dc:	4630      	mov	r0, r6
   190de:	f7ff fddb 	bl	18c98 <memmove>
   190e2:	46d9      	mov	r9, fp
   190e4:	4634      	mov	r4, r6
   190e6:	e6e7      	b.n	18eb8 <_realloc_r+0xfc>
   190e8:	20000950 	.word	0x20000950
   190ec:	68a1      	ldr	r1, [r4, #8]
   190ee:	f8cb 1010 	str.w	r1, [fp, #16]
   190f2:	68e1      	ldr	r1, [r4, #12]
   190f4:	f8cb 1014 	str.w	r1, [fp, #20]
   190f8:	2a24      	cmp	r2, #36	; 0x24
   190fa:	d020      	beq.n	1913e <_realloc_r+0x382>
   190fc:	3410      	adds	r4, #16
   190fe:	f10b 0218 	add.w	r2, fp, #24
   19102:	e79e      	b.n	19042 <_realloc_r+0x286>
   19104:	6923      	ldr	r3, [r4, #16]
   19106:	6103      	str	r3, [r0, #16]
   19108:	6961      	ldr	r1, [r4, #20]
   1910a:	6141      	str	r1, [r0, #20]
   1910c:	f104 0218 	add.w	r2, r4, #24
   19110:	f100 0318 	add.w	r3, r0, #24
   19114:	e6b0      	b.n	18e78 <_realloc_r+0xbc>
   19116:	68a3      	ldr	r3, [r4, #8]
   19118:	f8cb 3010 	str.w	r3, [fp, #16]
   1911c:	68e3      	ldr	r3, [r4, #12]
   1911e:	f8cb 3014 	str.w	r3, [fp, #20]
   19122:	2a24      	cmp	r2, #36	; 0x24
   19124:	d021      	beq.n	1916a <_realloc_r+0x3ae>
   19126:	3410      	adds	r4, #16
   19128:	f10b 0318 	add.w	r3, fp, #24
   1912c:	e7b3      	b.n	19096 <_realloc_r+0x2da>
   1912e:	4632      	mov	r2, r6
   19130:	e732      	b.n	18f98 <_realloc_r+0x1dc>
   19132:	4621      	mov	r1, r4
   19134:	4630      	mov	r0, r6
   19136:	f7ff fdaf 	bl	18c98 <memmove>
   1913a:	4b16      	ldr	r3, [pc, #88]	; (19194 <_realloc_r+0x3d8>)
   1913c:	e732      	b.n	18fa4 <_realloc_r+0x1e8>
   1913e:	6922      	ldr	r2, [r4, #16]
   19140:	f8cb 2018 	str.w	r2, [fp, #24]
   19144:	6962      	ldr	r2, [r4, #20]
   19146:	f8cb 201c 	str.w	r2, [fp, #28]
   1914a:	3418      	adds	r4, #24
   1914c:	f10b 0220 	add.w	r2, fp, #32
   19150:	e777      	b.n	19042 <_realloc_r+0x286>
   19152:	68a1      	ldr	r1, [r4, #8]
   19154:	f8cb 1010 	str.w	r1, [fp, #16]
   19158:	68e1      	ldr	r1, [r4, #12]
   1915a:	f8cb 1014 	str.w	r1, [fp, #20]
   1915e:	2a24      	cmp	r2, #36	; 0x24
   19160:	d00d      	beq.n	1917e <_realloc_r+0x3c2>
   19162:	3410      	adds	r4, #16
   19164:	f10b 0218 	add.w	r2, fp, #24
   19168:	e716      	b.n	18f98 <_realloc_r+0x1dc>
   1916a:	6923      	ldr	r3, [r4, #16]
   1916c:	f8cb 3018 	str.w	r3, [fp, #24]
   19170:	6963      	ldr	r3, [r4, #20]
   19172:	f8cb 301c 	str.w	r3, [fp, #28]
   19176:	3418      	adds	r4, #24
   19178:	f10b 0320 	add.w	r3, fp, #32
   1917c:	e78b      	b.n	19096 <_realloc_r+0x2da>
   1917e:	6922      	ldr	r2, [r4, #16]
   19180:	f8cb 2018 	str.w	r2, [fp, #24]
   19184:	6962      	ldr	r2, [r4, #20]
   19186:	f8cb 201c 	str.w	r2, [fp, #28]
   1918a:	3418      	adds	r4, #24
   1918c:	f10b 0220 	add.w	r2, fp, #32
   19190:	e702      	b.n	18f98 <_realloc_r+0x1dc>
   19192:	bf00      	nop
   19194:	20000950 	.word	0x20000950

00019198 <__ascii_wctomb>:
   19198:	b149      	cbz	r1, 191ae <__ascii_wctomb+0x16>
   1919a:	2aff      	cmp	r2, #255	; 0xff
   1919c:	d802      	bhi.n	191a4 <__ascii_wctomb+0xc>
   1919e:	700a      	strb	r2, [r1, #0]
   191a0:	2001      	movs	r0, #1
   191a2:	4770      	bx	lr
   191a4:	238a      	movs	r3, #138	; 0x8a
   191a6:	6003      	str	r3, [r0, #0]
   191a8:	f04f 30ff 	mov.w	r0, #4294967295
   191ac:	4770      	bx	lr
   191ae:	4608      	mov	r0, r1
   191b0:	4770      	bx	lr
   191b2:	bf00      	nop

000191b4 <abort>:
   191b4:	b508      	push	{r3, lr}
   191b6:	2006      	movs	r0, #6
   191b8:	f000 f804 	bl	191c4 <raise>
   191bc:	2001      	movs	r0, #1
   191be:	f7ec f901 	bl	53c4 <_exit>
   191c2:	bf00      	nop

000191c4 <raise>:
   191c4:	b538      	push	{r3, r4, r5, lr}
   191c6:	4b15      	ldr	r3, [pc, #84]	; (1921c <raise+0x58>)
   191c8:	281f      	cmp	r0, #31
   191ca:	681d      	ldr	r5, [r3, #0]
   191cc:	d820      	bhi.n	19210 <raise+0x4c>
   191ce:	f8d5 2148 	ldr.w	r2, [r5, #328]	; 0x148
   191d2:	4604      	mov	r4, r0
   191d4:	b162      	cbz	r2, 191f0 <raise+0x2c>
   191d6:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
   191da:	b14b      	cbz	r3, 191f0 <raise+0x2c>
   191dc:	2b01      	cmp	r3, #1
   191de:	d015      	beq.n	1920c <raise+0x48>
   191e0:	1c59      	adds	r1, r3, #1
   191e2:	d00f      	beq.n	19204 <raise+0x40>
   191e4:	2500      	movs	r5, #0
   191e6:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
   191ea:	4798      	blx	r3
   191ec:	4628      	mov	r0, r5
   191ee:	bd38      	pop	{r3, r4, r5, pc}
   191f0:	4628      	mov	r0, r5
   191f2:	f000 f82b 	bl	1924c <_getpid_r>
   191f6:	4622      	mov	r2, r4
   191f8:	4601      	mov	r1, r0
   191fa:	4628      	mov	r0, r5
   191fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   19200:	f000 b80e 	b.w	19220 <_kill_r>
   19204:	2316      	movs	r3, #22
   19206:	602b      	str	r3, [r5, #0]
   19208:	2001      	movs	r0, #1
   1920a:	bd38      	pop	{r3, r4, r5, pc}
   1920c:	2000      	movs	r0, #0
   1920e:	bd38      	pop	{r3, r4, r5, pc}
   19210:	2316      	movs	r3, #22
   19212:	602b      	str	r3, [r5, #0]
   19214:	f04f 30ff 	mov.w	r0, #4294967295
   19218:	bd38      	pop	{r3, r4, r5, pc}
   1921a:	bf00      	nop
   1921c:	20000d60 	.word	0x20000d60

00019220 <_kill_r>:
   19220:	b570      	push	{r4, r5, r6, lr}
   19222:	460c      	mov	r4, r1
   19224:	4d08      	ldr	r5, [pc, #32]	; (19248 <_kill_r+0x28>)
   19226:	4603      	mov	r3, r0
   19228:	2600      	movs	r6, #0
   1922a:	4620      	mov	r0, r4
   1922c:	4611      	mov	r1, r2
   1922e:	461c      	mov	r4, r3
   19230:	602e      	str	r6, [r5, #0]
   19232:	f000 fd1f 	bl	19c74 <_kill>
   19236:	1c43      	adds	r3, r0, #1
   19238:	d000      	beq.n	1923c <_kill_r+0x1c>
   1923a:	bd70      	pop	{r4, r5, r6, pc}
   1923c:	682b      	ldr	r3, [r5, #0]
   1923e:	2b00      	cmp	r3, #0
   19240:	d0fb      	beq.n	1923a <_kill_r+0x1a>
   19242:	6023      	str	r3, [r4, #0]
   19244:	bd70      	pop	{r4, r5, r6, pc}
   19246:	bf00      	nop
   19248:	20009288 	.word	0x20009288

0001924c <_getpid_r>:
   1924c:	f000 bd14 	b.w	19c78 <_getpid>

00019250 <data_cb>:
{
   19250:	b538      	push	{r3, r4, r5, lr}
	switch (data->type) {
   19252:	7803      	ldrb	r3, [r0, #0]
   19254:	3b08      	subs	r3, #8
   19256:	2b01      	cmp	r3, #1
   19258:	d901      	bls.n	1925e <data_cb+0xe>
		return true;
   1925a:	2001      	movs	r0, #1
}
   1925c:	bd38      	pop	{r3, r4, r5, pc}
   1925e:	460c      	mov	r4, r1
		len = MIN(data->data_len, PEER_NAME_LEN_MAX - 1);
   19260:	7845      	ldrb	r5, [r0, #1]
   19262:	2d1d      	cmp	r5, #29
   19264:	bf28      	it	cs
   19266:	251d      	movcs	r5, #29
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   19268:	462a      	mov	r2, r5
   1926a:	6841      	ldr	r1, [r0, #4]
   1926c:	4620      	mov	r0, r4
   1926e:	f7e8 f845 	bl	12fc <memcpy>
		name[len] = '\0';
   19272:	2000      	movs	r0, #0
   19274:	5560      	strb	r0, [r4, r5]
		return false;
   19276:	e7f1      	b.n	1925c <data_cb+0xc>

00019278 <hex2char>:
	return 0;
}

int hex2char(uint8_t x, char *c)
{
	if (x <= 9) {
   19278:	2809      	cmp	r0, #9
   1927a:	d803      	bhi.n	19284 <hex2char+0xc>
		*c = x + '0';
   1927c:	3030      	adds	r0, #48	; 0x30
   1927e:	7008      	strb	r0, [r1, #0]
		*c = x - 10 + 'a';
	} else {
		return -EINVAL;
	}

	return 0;
   19280:	2000      	movs	r0, #0
   19282:	4770      	bx	lr
	} else  if (x <= 15) {
   19284:	280f      	cmp	r0, #15
   19286:	d803      	bhi.n	19290 <hex2char+0x18>
		*c = x - 10 + 'a';
   19288:	3057      	adds	r0, #87	; 0x57
   1928a:	7008      	strb	r0, [r1, #0]
	return 0;
   1928c:	2000      	movs	r0, #0
   1928e:	4770      	bx	lr
		return -EINVAL;
   19290:	f06f 0015 	mvn.w	r0, #21
}
   19294:	4770      	bx	lr

00019296 <bin2hex>:

size_t bin2hex(const uint8_t *buf, size_t buflen, char *hex, size_t hexlen)
{
   19296:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1929a:	4616      	mov	r6, r2
	if (hexlen < (buflen * 2 + 1)) {
   1929c:	ea4f 0941 	mov.w	r9, r1, lsl #1
   192a0:	f109 0201 	add.w	r2, r9, #1
   192a4:	429a      	cmp	r2, r3
   192a6:	d81f      	bhi.n	192e8 <bin2hex+0x52>
   192a8:	4607      	mov	r7, r0
   192aa:	4688      	mov	r8, r1
		return 0;
	}

	for (size_t i = 0; i < buflen; i++) {
   192ac:	2400      	movs	r4, #0
   192ae:	e000      	b.n	192b2 <bin2hex+0x1c>
   192b0:	3401      	adds	r4, #1
   192b2:	4544      	cmp	r4, r8
   192b4:	d214      	bcs.n	192e0 <bin2hex+0x4a>
		if (hex2char(buf[i] >> 4, &hex[2 * i]) < 0) {
   192b6:	5d38      	ldrb	r0, [r7, r4]
   192b8:	0065      	lsls	r5, r4, #1
   192ba:	eb06 0144 	add.w	r1, r6, r4, lsl #1
   192be:	0900      	lsrs	r0, r0, #4
   192c0:	f7ff ffda 	bl	19278 <hex2char>
   192c4:	2800      	cmp	r0, #0
   192c6:	db14      	blt.n	192f2 <bin2hex+0x5c>
			return 0;
		}
		if (hex2char(buf[i] & 0xf, &hex[2 * i + 1]) < 0) {
   192c8:	5d38      	ldrb	r0, [r7, r4]
   192ca:	3501      	adds	r5, #1
   192cc:	1971      	adds	r1, r6, r5
   192ce:	f000 000f 	and.w	r0, r0, #15
   192d2:	f7ff ffd1 	bl	19278 <hex2char>
   192d6:	2800      	cmp	r0, #0
   192d8:	daea      	bge.n	192b0 <bin2hex+0x1a>
			return 0;
   192da:	f04f 0900 	mov.w	r9, #0
   192de:	e005      	b.n	192ec <bin2hex+0x56>
		}
	}

	hex[2 * buflen] = '\0';
   192e0:	2300      	movs	r3, #0
   192e2:	f806 3018 	strb.w	r3, [r6, r8, lsl #1]
	return 2 * buflen;
   192e6:	e001      	b.n	192ec <bin2hex+0x56>
		return 0;
   192e8:	f04f 0900 	mov.w	r9, #0
}
   192ec:	4648      	mov	r0, r9
   192ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return 0;
   192f2:	f04f 0900 	mov.w	r9, #0
   192f6:	e7f9      	b.n	192ec <bin2hex+0x56>

000192f8 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
   192f8:	4602      	mov	r2, r0
   192fa:	b1b0      	cbz	r0, 1932a <sys_notify_validate+0x32>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   192fc:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   192fe:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
   19302:	2b02      	cmp	r3, #2
   19304:	d00b      	beq.n	1931e <sys_notify_validate+0x26>
   19306:	2b03      	cmp	r3, #3
   19308:	d004      	beq.n	19314 <sys_notify_validate+0x1c>
   1930a:	2b01      	cmp	r3, #1
   1930c:	d004      	beq.n	19318 <sys_notify_validate+0x20>
   1930e:	f06f 0015 	mvn.w	r0, #21
   19312:	4770      	bx	lr
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
   19314:	6803      	ldr	r3, [r0, #0]
   19316:	b15b      	cbz	r3, 19330 <sys_notify_validate+0x38>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
   19318:	2000      	movs	r0, #0
   1931a:	6090      	str	r0, [r2, #8]
   1931c:	4770      	bx	lr
		if (notify->method.signal == NULL) {
   1931e:	6803      	ldr	r3, [r0, #0]
   19320:	2b00      	cmp	r3, #0
   19322:	d1f9      	bne.n	19318 <sys_notify_validate+0x20>
			rv = -EINVAL;
   19324:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
   19328:	4770      	bx	lr
		return -EINVAL;
   1932a:	f06f 0015 	mvn.w	r0, #21
   1932e:	4770      	bx	lr
			rv = -EINVAL;
   19330:	f06f 0015 	mvn.w	r0, #21
   19334:	4770      	bx	lr

00019336 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
   19336:	b510      	push	{r4, lr}
   19338:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   1933a:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   1933c:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
   19340:	6081      	str	r1, [r0, #8]
	switch (method) {
   19342:	2a02      	cmp	r2, #2
   19344:	d004      	beq.n	19350 <sys_notify_finalize+0x1a>
   19346:	2a03      	cmp	r2, #3
   19348:	d105      	bne.n	19356 <sys_notify_finalize+0x20>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
   1934a:	6804      	ldr	r4, [r0, #0]
	struct k_poll_signal *sig = NULL;
   1934c:	2000      	movs	r0, #0
		break;
   1934e:	e004      	b.n	1935a <sys_notify_finalize+0x24>
	case SYS_NOTIFY_METHOD_SIGNAL:
		sig = notify->method.signal;
   19350:	6800      	ldr	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
   19352:	2400      	movs	r4, #0
		break;
   19354:	e001      	b.n	1935a <sys_notify_finalize+0x24>
	switch (method) {
   19356:	2400      	movs	r4, #0
   19358:	4620      	mov	r0, r4
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
   1935a:	2200      	movs	r2, #0
   1935c:	605a      	str	r2, [r3, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
   1935e:	b108      	cbz	r0, 19364 <sys_notify_finalize+0x2e>
		union { uintptr_t x; int val; } parm1 = { .val = result };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
   19360:	f7fb f95e 	bl	14620 <z_impl_k_poll_signal_raise>
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
   19364:	4620      	mov	r0, r4
   19366:	bd10      	pop	{r4, pc}

00019368 <arch_printk_char_out>:
}
   19368:	2000      	movs	r0, #0
   1936a:	4770      	bx	lr

0001936c <str_out>:
{
   1936c:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   1936e:	680c      	ldr	r4, [r1, #0]
   19370:	b154      	cbz	r4, 19388 <str_out+0x1c>
   19372:	688a      	ldr	r2, [r1, #8]
   19374:	684b      	ldr	r3, [r1, #4]
   19376:	429a      	cmp	r2, r3
   19378:	da06      	bge.n	19388 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
   1937a:	3b01      	subs	r3, #1
   1937c:	429a      	cmp	r2, r3
   1937e:	d008      	beq.n	19392 <str_out+0x26>
		ctx->str[ctx->count++] = c;
   19380:	1c53      	adds	r3, r2, #1
   19382:	608b      	str	r3, [r1, #8]
   19384:	54a0      	strb	r0, [r4, r2]
   19386:	e002      	b.n	1938e <str_out+0x22>
		ctx->count++;
   19388:	688b      	ldr	r3, [r1, #8]
   1938a:	3301      	adds	r3, #1
   1938c:	608b      	str	r3, [r1, #8]
}
   1938e:	bc10      	pop	{r4}
   19390:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
   19392:	1c53      	adds	r3, r2, #1
   19394:	608b      	str	r3, [r1, #8]
   19396:	2300      	movs	r3, #0
   19398:	54a3      	strb	r3, [r4, r2]
   1939a:	e7f8      	b.n	1938e <str_out+0x22>

0001939c <printk>:
{
   1939c:	b40f      	push	{r0, r1, r2, r3}
   1939e:	b500      	push	{lr}
   193a0:	b083      	sub	sp, #12
   193a2:	a904      	add	r1, sp, #16
   193a4:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
   193a8:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
   193aa:	f7ea fcb5 	bl	3d18 <vprintk>
}
   193ae:	b003      	add	sp, #12
   193b0:	f85d eb04 	ldr.w	lr, [sp], #4
   193b4:	b004      	add	sp, #16
   193b6:	4770      	bx	lr

000193b8 <snprintk>:
{
   193b8:	b40c      	push	{r2, r3}
   193ba:	b500      	push	{lr}
   193bc:	b083      	sub	sp, #12
   193be:	ab04      	add	r3, sp, #16
   193c0:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
   193c4:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
   193c6:	f7ea fcb7 	bl	3d38 <vsnprintk>
}
   193ca:	b003      	add	sp, #12
   193cc:	f85d eb04 	ldr.w	lr, [sp], #4
   193d0:	b002      	add	sp, #8
   193d2:	4770      	bx	lr

000193d4 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
   193d4:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   193d8:	8b01      	ldrh	r1, [r0, #24]
   193da:	f021 0107 	bic.w	r1, r1, #7
   193de:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
   193e0:	8301      	strh	r1, [r0, #24]
}
   193e2:	4770      	bx	lr

000193e4 <notify_monitors>:
{
   193e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   193e8:	4606      	mov	r6, r0
   193ea:	460f      	mov	r7, r1
   193ec:	4690      	mov	r8, r2
	return list->head;
   193ee:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   193f0:	b119      	cbz	r1, 193fa <notify_monitors+0x16>
   193f2:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
   193f4:	b131      	cbz	r1, 19404 <notify_monitors+0x20>
	return node->next;
   193f6:	680c      	ldr	r4, [r1, #0]
   193f8:	e004      	b.n	19404 <notify_monitors+0x20>
   193fa:	460c      	mov	r4, r1
   193fc:	e002      	b.n	19404 <notify_monitors+0x20>
   193fe:	4623      	mov	r3, r4
   19400:	4621      	mov	r1, r4
   19402:	461c      	mov	r4, r3
   19404:	b159      	cbz	r1, 1941e <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
   19406:	684d      	ldr	r5, [r1, #4]
   19408:	4643      	mov	r3, r8
   1940a:	463a      	mov	r2, r7
   1940c:	4630      	mov	r0, r6
   1940e:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   19410:	2c00      	cmp	r4, #0
   19412:	d0f4      	beq.n	193fe <notify_monitors+0x1a>
   19414:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
   19416:	2c00      	cmp	r4, #0
   19418:	d0f2      	beq.n	19400 <notify_monitors+0x1c>
	return node->next;
   1941a:	6823      	ldr	r3, [r4, #0]
   1941c:	e7f0      	b.n	19400 <notify_monitors+0x1c>
}
   1941e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00019422 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   19422:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
   19424:	f013 0307 	ands.w	r3, r3, #7
   19428:	d103      	bne.n	19432 <process_recheck+0x10>
	return list->head;
   1942a:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
   1942c:	b10a      	cbz	r2, 19432 <process_recheck+0x10>
		evt = EVT_START;
   1942e:	2003      	movs	r0, #3
   19430:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   19432:	2b02      	cmp	r3, #2
   19434:	d003      	beq.n	1943e <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
   19436:	2b01      	cmp	r3, #1
   19438:	d006      	beq.n	19448 <process_recheck+0x26>
	int evt = EVT_NOP;
   1943a:	2000      	movs	r0, #0
   1943c:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
   1943e:	8b42      	ldrh	r2, [r0, #26]
   19440:	2a00      	cmp	r2, #0
   19442:	d1f8      	bne.n	19436 <process_recheck+0x14>
		evt = EVT_STOP;
   19444:	2004      	movs	r0, #4
   19446:	4770      	bx	lr
   19448:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
   1944a:	b10b      	cbz	r3, 19450 <process_recheck+0x2e>
		evt = EVT_RESET;
   1944c:	2005      	movs	r0, #5
}
   1944e:	4770      	bx	lr
	int evt = EVT_NOP;
   19450:	2000      	movs	r0, #0
   19452:	4770      	bx	lr

00019454 <process_complete>:
{
   19454:	b510      	push	{r4, lr}
   19456:	4604      	mov	r4, r0
   19458:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   1945a:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
   1945c:	2a00      	cmp	r2, #0
   1945e:	db07      	blt.n	19470 <process_complete+0x1c>
   19460:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
   19464:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
   19466:	2a01      	cmp	r2, #1
   19468:	d90e      	bls.n	19488 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
   1946a:	2b04      	cmp	r3, #4
   1946c:	d033      	beq.n	194d6 <process_complete+0x82>
}
   1946e:	bd10      	pop	{r4, pc}
		*clients = mgr->clients;
   19470:	e9d0 0100 	ldrd	r0, r1, [r0]
   19474:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
   19478:	2300      	movs	r3, #0
   1947a:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
   1947c:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
   1947e:	2101      	movs	r1, #1
   19480:	4620      	mov	r0, r4
   19482:	f7ff ffa7 	bl	193d4 <set_state>
   19486:	e7f2      	b.n	1946e <process_complete+0x1a>
		*clients = mgr->clients;
   19488:	e9d0 0100 	ldrd	r0, r1, [r0]
   1948c:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
   19490:	2200      	movs	r2, #0
   19492:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
   19494:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
   19496:	2b06      	cmp	r3, #6
   19498:	d118      	bne.n	194cc <process_complete+0x78>
	return list->head;
   1949a:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   1949e:	b13b      	cbz	r3, 194b0 <process_complete+0x5c>
				mgr->refs += 1U;
   194a0:	8b62      	ldrh	r2, [r4, #26]
   194a2:	3201      	adds	r2, #1
   194a4:	8362      	strh	r2, [r4, #26]
Z_GENLIST_PEEK_NEXT(slist, snode)
   194a6:	2b00      	cmp	r3, #0
   194a8:	d0f9      	beq.n	1949e <process_complete+0x4a>
	return node->next;
   194aa:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   194ac:	2b00      	cmp	r3, #0
   194ae:	d1f6      	bne.n	1949e <process_complete+0x4a>
			set_state(mgr, ONOFF_STATE_ON);
   194b0:	2102      	movs	r1, #2
   194b2:	4620      	mov	r0, r4
   194b4:	f7ff ff8e 	bl	193d4 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   194b8:	4620      	mov	r0, r4
   194ba:	f7ff ffb2 	bl	19422 <process_recheck>
   194be:	2800      	cmp	r0, #0
   194c0:	d0d5      	beq.n	1946e <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   194c2:	8b23      	ldrh	r3, [r4, #24]
   194c4:	f043 0320 	orr.w	r3, r3, #32
   194c8:	8323      	strh	r3, [r4, #24]
   194ca:	e7d0      	b.n	1946e <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
   194cc:	2100      	movs	r1, #0
   194ce:	4620      	mov	r0, r4
   194d0:	f7ff ff80 	bl	193d4 <set_state>
   194d4:	e7f0      	b.n	194b8 <process_complete+0x64>
		set_state(mgr, ONOFF_STATE_OFF);
   194d6:	2100      	movs	r1, #0
   194d8:	f7ff ff7c 	bl	193d4 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   194dc:	4620      	mov	r0, r4
   194de:	f7ff ffa0 	bl	19422 <process_recheck>
   194e2:	2800      	cmp	r0, #0
   194e4:	d0c3      	beq.n	1946e <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   194e6:	8b23      	ldrh	r3, [r4, #24]
   194e8:	f043 0320 	orr.w	r3, r3, #32
   194ec:	8323      	strh	r3, [r4, #24]
}
   194ee:	e7be      	b.n	1946e <process_complete+0x1a>

000194f0 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
   194f0:	b158      	cbz	r0, 1950a <validate_args+0x1a>
{
   194f2:	b510      	push	{r4, lr}
   194f4:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   194f6:	b159      	cbz	r1, 19510 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
   194f8:	1d08      	adds	r0, r1, #4
   194fa:	f7ff fefd 	bl	192f8 <sys_notify_validate>
	if ((rv == 0)
   194fe:	b918      	cbnz	r0, 19508 <validate_args+0x18>
	    && ((cli->notify.flags
   19500:	68a3      	ldr	r3, [r4, #8]
   19502:	f033 0303 	bics.w	r3, r3, #3
   19506:	d106      	bne.n	19516 <validate_args+0x26>
}
   19508:	bd10      	pop	{r4, pc}
		return -EINVAL;
   1950a:	f06f 0015 	mvn.w	r0, #21
}
   1950e:	4770      	bx	lr
		return -EINVAL;
   19510:	f06f 0015 	mvn.w	r0, #21
   19514:	e7f8      	b.n	19508 <validate_args+0x18>
		rv = -EINVAL;
   19516:	f06f 0015 	mvn.w	r0, #21
   1951a:	e7f5      	b.n	19508 <validate_args+0x18>

0001951c <notify_one>:
{
   1951c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19520:	4607      	mov	r7, r0
   19522:	460c      	mov	r4, r1
   19524:	4616      	mov	r6, r2
   19526:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   19528:	4619      	mov	r1, r3
   1952a:	1d20      	adds	r0, r4, #4
   1952c:	f7ff ff03 	bl	19336 <sys_notify_finalize>
	if (cb) {
   19530:	b128      	cbz	r0, 1953e <notify_one+0x22>
   19532:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
   19534:	462b      	mov	r3, r5
   19536:	4632      	mov	r2, r6
   19538:	4621      	mov	r1, r4
   1953a:	4638      	mov	r0, r7
   1953c:	47c0      	blx	r8
}
   1953e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00019542 <notify_all>:
{
   19542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19546:	4680      	mov	r8, r0
   19548:	460c      	mov	r4, r1
   1954a:	4617      	mov	r7, r2
   1954c:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
   1954e:	e004      	b.n	1955a <notify_all+0x18>
		notify_one(mgr, cli, state, res);
   19550:	4633      	mov	r3, r6
   19552:	463a      	mov	r2, r7
   19554:	4640      	mov	r0, r8
   19556:	f7ff ffe1 	bl	1951c <notify_one>
	return list->head;
   1955a:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
   1955c:	b131      	cbz	r1, 1956c <notify_all+0x2a>
	return node->next;
   1955e:	680d      	ldr	r5, [r1, #0]
	list->head = node;
   19560:	6025      	str	r5, [r4, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   19562:	6863      	ldr	r3, [r4, #4]
   19564:	428b      	cmp	r3, r1
   19566:	d1f3      	bne.n	19550 <notify_all+0xe>
	list->tail = node;
   19568:	6065      	str	r5, [r4, #4]
}
   1956a:	e7f1      	b.n	19550 <notify_all+0xe>
}
   1956c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00019570 <transition_complete>:
{
   19570:	b508      	push	{r3, lr}
	__asm__ volatile(
   19572:	f04f 0c20 	mov.w	ip, #32
   19576:	f3ef 8211 	mrs	r2, BASEPRI
   1957a:	f38c 8812 	msr	BASEPRI_MAX, ip
   1957e:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
   19582:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
   19584:	2101      	movs	r1, #1
   19586:	f7ea fbed 	bl	3d64 <process_event>
}
   1958a:	bd08      	pop	{r3, pc}

0001958c <onoff_manager_init>:
	if ((mgr == NULL)
   1958c:	4603      	mov	r3, r0
   1958e:	b170      	cbz	r0, 195ae <onoff_manager_init+0x22>
	    || (transitions == NULL)
   19590:	b181      	cbz	r1, 195b4 <onoff_manager_init+0x28>
	    || (transitions->start == NULL)
   19592:	680a      	ldr	r2, [r1, #0]
   19594:	b18a      	cbz	r2, 195ba <onoff_manager_init+0x2e>
	    || (transitions->stop == NULL)) {
   19596:	684a      	ldr	r2, [r1, #4]
   19598:	b192      	cbz	r2, 195c0 <onoff_manager_init+0x34>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   1959a:	2000      	movs	r0, #0
   1959c:	6018      	str	r0, [r3, #0]
   1959e:	6058      	str	r0, [r3, #4]
   195a0:	6098      	str	r0, [r3, #8]
   195a2:	60d8      	str	r0, [r3, #12]
   195a4:	6118      	str	r0, [r3, #16]
   195a6:	6158      	str	r0, [r3, #20]
   195a8:	6198      	str	r0, [r3, #24]
   195aa:	6119      	str	r1, [r3, #16]
	return 0;
   195ac:	4770      	bx	lr
		return -EINVAL;
   195ae:	f06f 0015 	mvn.w	r0, #21
   195b2:	4770      	bx	lr
   195b4:	f06f 0015 	mvn.w	r0, #21
   195b8:	4770      	bx	lr
   195ba:	f06f 0015 	mvn.w	r0, #21
   195be:	4770      	bx	lr
   195c0:	f06f 0015 	mvn.w	r0, #21
}
   195c4:	4770      	bx	lr

000195c6 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
   195c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   195c8:	4604      	mov	r4, r0
   195ca:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
   195cc:	f7ff ff90 	bl	194f0 <validate_args>

	if (rv < 0) {
   195d0:	1e06      	subs	r6, r0, #0
   195d2:	db37      	blt.n	19644 <onoff_request+0x7e>
   195d4:	f04f 0320 	mov.w	r3, #32
   195d8:	f3ef 8211 	mrs	r2, BASEPRI
   195dc:	f383 8812 	msr	BASEPRI_MAX, r3
   195e0:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   195e4:	8b25      	ldrh	r5, [r4, #24]
   195e6:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
   195ea:	8b63      	ldrh	r3, [r4, #26]
   195ec:	f64f 71ff 	movw	r1, #65535	; 0xffff
   195f0:	428b      	cmp	r3, r1
   195f2:	d02f      	beq.n	19654 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
   195f4:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
   195f6:	2d02      	cmp	r5, #2
   195f8:	d00c      	beq.n	19614 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
   195fa:	b18d      	cbz	r5, 19620 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
   195fc:	2d04      	cmp	r5, #4
   195fe:	d00f      	beq.n	19620 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
   19600:	2d06      	cmp	r5, #6
   19602:	d00d      	beq.n	19620 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
   19604:	2d05      	cmp	r5, #5
   19606:	d01f      	beq.n	19648 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
   19608:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
   1960c:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   1960e:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   19610:	4608      	mov	r0, r1
   19612:	e00a      	b.n	1962a <onoff_request+0x64>
		mgr->refs += 1U;
   19614:	3301      	adds	r3, #1
   19616:	8363      	strh	r3, [r4, #26]
		notify = true;
   19618:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
   1961a:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
   1961c:	4618      	mov	r0, r3
   1961e:	e004      	b.n	1962a <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
   19620:	fab5 f385 	clz	r3, r5
   19624:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
   19626:	2100      	movs	r1, #0
		add_client = true;
   19628:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
   1962a:	b128      	cbz	r0, 19638 <onoff_request+0x72>
	parent->next = child;
   1962c:	2000      	movs	r0, #0
   1962e:	6038      	str	r0, [r7, #0]
	return list->tail;
   19630:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
   19632:	b1a8      	cbz	r0, 19660 <onoff_request+0x9a>
	parent->next = child;
   19634:	6007      	str	r7, [r0, #0]
	list->tail = node;
   19636:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
   19638:	b9ab      	cbnz	r3, 19666 <onoff_request+0xa0>
	__asm__ volatile(
   1963a:	f382 8811 	msr	BASEPRI, r2
   1963e:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
   19642:	b9a9      	cbnz	r1, 19670 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
   19644:	4630      	mov	r0, r6
   19646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
   19648:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
   1964c:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   1964e:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   19650:	4608      	mov	r0, r1
   19652:	e7ea      	b.n	1962a <onoff_request+0x64>
		rv = -EAGAIN;
   19654:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
   19658:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   1965a:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   1965c:	4608      	mov	r0, r1
   1965e:	e7e4      	b.n	1962a <onoff_request+0x64>
   19660:	6067      	str	r7, [r4, #4]
	list->head = node;
   19662:	6027      	str	r7, [r4, #0]
}
   19664:	e7e8      	b.n	19638 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
   19666:	2102      	movs	r1, #2
   19668:	4620      	mov	r0, r4
   1966a:	f7ea fb7b 	bl	3d64 <process_event>
   1966e:	e7e9      	b.n	19644 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
   19670:	2300      	movs	r3, #0
   19672:	462a      	mov	r2, r5
   19674:	4639      	mov	r1, r7
   19676:	4620      	mov	r0, r4
   19678:	f7ff ff50 	bl	1951c <notify_one>
   1967c:	e7e2      	b.n	19644 <onoff_request+0x7e>

0001967e <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   1967e:	b508      	push	{r3, lr}
   19680:	4604      	mov	r4, r0
   19682:	4608      	mov	r0, r1
   19684:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   19686:	461a      	mov	r2, r3
   19688:	47a0      	blx	r4
	return z_impl_z_current_get();
   1968a:	f7fa fb71 	bl	13d70 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   1968e:	f7eb fdb9 	bl	5204 <z_impl_k_thread_abort>

00019692 <chunk_mem>:
#endif

static void *chunk_mem(struct z_heap *h, chunkid_t c)
{
	chunk_unit_t *buf = chunk_buf(h);
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
   19692:	00c9      	lsls	r1, r1, #3
   19694:	3104      	adds	r1, #4

	CHECK(!(((uintptr_t)ret) & (big_heap(h) ? 7 : 3)));

	return ret;
}
   19696:	4408      	add	r0, r1
   19698:	4770      	bx	lr

0001969a <free_list_remove_bidx>:

static inline chunkid_t chunk_field(struct z_heap *h, chunkid_t c,
				    enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
   1969a:	ea4f 0cc1 	mov.w	ip, r1, lsl #3

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
   1969e:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
   196a2:	88db      	ldrh	r3, [r3, #6]

	CHECK(!chunk_used(h, c));
	CHECK(b->next != 0);
	CHECK(h->avail_buckets & BIT(bidx));

	if (next_free_chunk(h, c) == c) {
   196a4:	4299      	cmp	r1, r3
   196a6:	d00c      	beq.n	196c2 <free_list_remove_bidx+0x28>
   196a8:	4484      	add	ip, r0
   196aa:	f8bc 1004 	ldrh.w	r1, [ip, #4]
		b->next = 0;
	} else {
		chunkid_t first = prev_free_chunk(h, c),
			  second = next_free_chunk(h, c);

		b->next = second;
   196ae:	3204      	adds	r2, #4
   196b0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
   196b4:	00ca      	lsls	r2, r1, #3
	if (big_heap(h)) {
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
   196b6:	3206      	adds	r2, #6
   196b8:	5283      	strh	r3, [r0, r2]
	void *cmem = &buf[c];
   196ba:	00db      	lsls	r3, r3, #3
		((uint16_t *)cmem)[f] = val;
   196bc:	3304      	adds	r3, #4
   196be:	52c1      	strh	r1, [r0, r3]
	}

#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->free_bytes -= chunksz_to_bytes(h, chunk_size(h, c));
#endif
}
   196c0:	4770      	bx	lr
		h->avail_buckets &= ~BIT(bidx);
   196c2:	2301      	movs	r3, #1
   196c4:	fa03 f102 	lsl.w	r1, r3, r2
   196c8:	68c3      	ldr	r3, [r0, #12]
   196ca:	ea23 0301 	bic.w	r3, r3, r1
   196ce:	60c3      	str	r3, [r0, #12]
		b->next = 0;
   196d0:	3204      	adds	r2, #4
   196d2:	2300      	movs	r3, #0
   196d4:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
   196d8:	4770      	bx	lr

000196da <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
   196da:	b510      	push	{r4, lr}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
   196dc:	1d13      	adds	r3, r2, #4
   196de:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   196e2:	b97c      	cbnz	r4, 19704 <free_list_add_bidx+0x2a>
		CHECK((h->avail_buckets & BIT(bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= BIT(bidx);
   196e4:	2301      	movs	r3, #1
   196e6:	fa03 f402 	lsl.w	r4, r3, r2
   196ea:	68c3      	ldr	r3, [r0, #12]
   196ec:	4323      	orrs	r3, r4
   196ee:	60c3      	str	r3, [r0, #12]
		b->next = c;
   196f0:	3204      	adds	r2, #4
   196f2:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
	void *cmem = &buf[c];
   196f6:	00cb      	lsls	r3, r1, #3
		((uint16_t *)cmem)[f] = val;
   196f8:	1d1a      	adds	r2, r3, #4
   196fa:	b289      	uxth	r1, r1
   196fc:	5281      	strh	r1, [r0, r2]
   196fe:	3306      	adds	r3, #6
   19700:	52c1      	strh	r1, [r0, r3]
	}

#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}
   19702:	bd10      	pop	{r4, pc}
	void *cmem = &buf[c];
   19704:	00e2      	lsls	r2, r4, #3
		return ((uint16_t *)cmem)[f];
   19706:	3204      	adds	r2, #4
   19708:	5a83      	ldrh	r3, [r0, r2]
	void *cmem = &buf[c];
   1970a:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
		((uint16_t *)cmem)[f] = val;
   1970e:	f10c 0e04 	add.w	lr, ip, #4
   19712:	f820 300e 	strh.w	r3, [r0, lr]
   19716:	f10c 0c06 	add.w	ip, ip, #6
   1971a:	f820 400c 	strh.w	r4, [r0, ip]
	void *cmem = &buf[c];
   1971e:	00db      	lsls	r3, r3, #3
		((uint16_t *)cmem)[f] = val;
   19720:	3306      	adds	r3, #6
   19722:	b289      	uxth	r1, r1
   19724:	52c1      	strh	r1, [r0, r3]
   19726:	5281      	strh	r1, [r0, r2]
   19728:	e7eb      	b.n	19702 <free_list_add_bidx+0x28>

0001972a <split_chunks>:

/* Splits a chunk "lc" into a left chunk and a right chunk at "rc".
 * Leaves both chunks marked "free"
 */
static void split_chunks(struct z_heap *h, chunkid_t lc, chunkid_t rc)
{
   1972a:	b500      	push	{lr}
	void *cmem = &buf[c];
   1972c:	00cb      	lsls	r3, r1, #3
		return ((uint16_t *)cmem)[f];
   1972e:	3302      	adds	r3, #2
   19730:	f830 e003 	ldrh.w	lr, [r0, r3]
	CHECK(rc > lc);
	CHECK(rc - lc < chunk_size(h, lc));

	chunksz_t sz0 = chunk_size(h, lc);
	chunksz_t lsz = rc - lc;
   19734:	eba2 0c01 	sub.w	ip, r2, r1
	chunksz_t rsz = sz0 - lsz;
   19738:	1a89      	subs	r1, r1, r2
   1973a:	eb01 015e 	add.w	r1, r1, lr, lsr #1
 * when its size is modified, and potential set_chunk_used() is always
 * invoked after set_chunk_size().
 */
static inline void set_chunk_size(struct z_heap *h, chunkid_t c, chunksz_t size)
{
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   1973e:	ea4f 0e4c 	mov.w	lr, ip, lsl #1
		((uint16_t *)cmem)[f] = val;
   19742:	f820 e003 	strh.w	lr, [r0, r3]
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19746:	ea4f 0e41 	mov.w	lr, r1, lsl #1
	void *cmem = &buf[c];
   1974a:	00d3      	lsls	r3, r2, #3
		((uint16_t *)cmem)[f] = val;
   1974c:	3302      	adds	r3, #2
   1974e:	f820 e003 	strh.w	lr, [r0, r3]
   19752:	f820 c032 	strh.w	ip, [r0, r2, lsl #3]
		return ((uint16_t *)cmem)[f];
   19756:	5ac3      	ldrh	r3, [r0, r3]
	return c - chunk_field(h, c, LEFT_SIZE);
}

static inline chunkid_t right_chunk(struct z_heap *h, chunkid_t c)
{
	return c + chunk_size(h, c);
   19758:	eb02 0253 	add.w	r2, r2, r3, lsr #1
		((uint16_t *)cmem)[f] = val;
   1975c:	f820 1032 	strh.w	r1, [r0, r2, lsl #3]

	set_chunk_size(h, lc, lsz);
	set_chunk_size(h, rc, rsz);
	set_left_chunk_size(h, rc, lsz);
	set_left_chunk_size(h, right_chunk(h, rc), rsz);
}
   19760:	f85d fb04 	ldr.w	pc, [sp], #4

00019764 <merge_chunks>:

/* Does not modify free list */
static void merge_chunks(struct z_heap *h, chunkid_t lc, chunkid_t rc)
{
   19764:	b500      	push	{lr}
	void *cmem = &buf[c];
   19766:	00c9      	lsls	r1, r1, #3
		return ((uint16_t *)cmem)[f];
   19768:	3102      	adds	r1, #2
   1976a:	f830 e001 	ldrh.w	lr, [r0, r1]
	void *cmem = &buf[c];
   1976e:	ea4f 0cc2 	mov.w	ip, r2, lsl #3
		return ((uint16_t *)cmem)[f];
   19772:	f10c 0c02 	add.w	ip, ip, #2
   19776:	f830 300c 	ldrh.w	r3, [r0, ip]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   1977a:	085b      	lsrs	r3, r3, #1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   1977c:	eb03 035e 	add.w	r3, r3, lr, lsr #1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19780:	ea4f 0e43 	mov.w	lr, r3, lsl #1
		((uint16_t *)cmem)[f] = val;
   19784:	f820 e001 	strh.w	lr, [r0, r1]
		return ((uint16_t *)cmem)[f];
   19788:	f830 100c 	ldrh.w	r1, [r0, ip]
	return c + chunk_size(h, c);
   1978c:	eb02 0251 	add.w	r2, r2, r1, lsr #1
		((uint16_t *)cmem)[f] = val;
   19790:	f820 3032 	strh.w	r3, [r0, r2, lsl #3]

	set_chunk_size(h, lc, newsz);
	set_left_chunk_size(h, right_chunk(h, rc), newsz);
}
   19794:	f85d fb04 	ldr.w	pc, [sp], #4

00019798 <mem_to_chunkid>:
 * boundary.
 */
static chunkid_t mem_to_chunkid(struct z_heap *h, void *p)
{
	uint8_t *mem = p, *base = (uint8_t *)chunk_buf(h);
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
   19798:	3904      	subs	r1, #4
   1979a:	1a08      	subs	r0, r1, r0
}
   1979c:	08c0      	lsrs	r0, r0, #3
   1979e:	4770      	bx	lr

000197a0 <free_list_remove>:
{
   197a0:	b508      	push	{r3, lr}
		return ((uint16_t *)cmem)[f];
   197a2:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
   197a6:	885a      	ldrh	r2, [r3, #2]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   197a8:	0852      	lsrs	r2, r2, #1
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
   197aa:	fab2 f282 	clz	r2, r2
		free_list_remove_bidx(h, c, bidx);
   197ae:	f1c2 021f 	rsb	r2, r2, #31
   197b2:	f7ff ff72 	bl	1969a <free_list_remove_bidx>
}
   197b6:	bd08      	pop	{r3, pc}

000197b8 <free_list_add>:
{
   197b8:	b508      	push	{r3, lr}
		return ((uint16_t *)cmem)[f];
   197ba:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
   197be:	885a      	ldrh	r2, [r3, #2]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   197c0:	0852      	lsrs	r2, r2, #1
	return 31 - __builtin_clz(usable_sz);
   197c2:	fab2 f282 	clz	r2, r2
		free_list_add_bidx(h, c, bidx);
   197c6:	f1c2 021f 	rsb	r2, r2, #31
   197ca:	f7ff ff86 	bl	196da <free_list_add_bidx>
}
   197ce:	bd08      	pop	{r3, pc}

000197d0 <free_chunk>:
{
   197d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   197d2:	4604      	mov	r4, r0
   197d4:	460d      	mov	r5, r1
	void *cmem = &buf[c];
   197d6:	00ce      	lsls	r6, r1, #3
		return ((uint16_t *)cmem)[f];
   197d8:	1cb7      	adds	r7, r6, #2
   197da:	5bc1      	ldrh	r1, [r0, r7]
	return c + chunk_size(h, c);
   197dc:	eb05 0151 	add.w	r1, r5, r1, lsr #1
		return ((uint16_t *)cmem)[f];
   197e0:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
   197e4:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
   197e6:	f013 0f01 	tst.w	r3, #1
   197ea:	d00c      	beq.n	19806 <free_chunk+0x36>
   197ec:	5ba1      	ldrh	r1, [r4, r6]
	return c - chunk_field(h, c, LEFT_SIZE);
   197ee:	1a69      	subs	r1, r5, r1
		return ((uint16_t *)cmem)[f];
   197f0:	eb04 03c1 	add.w	r3, r4, r1, lsl #3
   197f4:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
   197f6:	f013 0f01 	tst.w	r3, #1
   197fa:	d00e      	beq.n	1981a <free_chunk+0x4a>
	free_list_add(h, c);
   197fc:	4629      	mov	r1, r5
   197fe:	4620      	mov	r0, r4
   19800:	f7ff ffda 	bl	197b8 <free_list_add>
}
   19804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		free_list_remove(h, right_chunk(h, c));
   19806:	f7ff ffcb 	bl	197a0 <free_list_remove>
   1980a:	5be2      	ldrh	r2, [r4, r7]
		merge_chunks(h, c, right_chunk(h, c));
   1980c:	eb05 0252 	add.w	r2, r5, r2, lsr #1
   19810:	4629      	mov	r1, r5
   19812:	4620      	mov	r0, r4
   19814:	f7ff ffa6 	bl	19764 <merge_chunks>
   19818:	e7e8      	b.n	197ec <free_chunk+0x1c>
		free_list_remove(h, left_chunk(h, c));
   1981a:	4620      	mov	r0, r4
   1981c:	f7ff ffc0 	bl	197a0 <free_list_remove>
   19820:	5ba1      	ldrh	r1, [r4, r6]
		merge_chunks(h, left_chunk(h, c), c);
   19822:	462a      	mov	r2, r5
   19824:	1a69      	subs	r1, r5, r1
   19826:	4620      	mov	r0, r4
   19828:	f7ff ff9c 	bl	19764 <merge_chunks>
   1982c:	5ba3      	ldrh	r3, [r4, r6]
	return c - chunk_field(h, c, LEFT_SIZE);
   1982e:	1aed      	subs	r5, r5, r3
   19830:	e7e4      	b.n	197fc <free_chunk+0x2c>

00019832 <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
   19832:	b570      	push	{r4, r5, r6, lr}
	return 31 - __builtin_clz(usable_sz);
   19834:	fab1 f381 	clz	r3, r1
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
   19838:	f1c3 0423 	rsb	r4, r3, #35	; 0x23
   1983c:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   19840:	b1cd      	cbz	r5, 19876 <alloc_chunk+0x44>
   19842:	f1c3 021f 	rsb	r2, r3, #31
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
   19846:	f04f 0e03 	mov.w	lr, #3
		do {
			chunkid_t c = b->next;
   1984a:	1d14      	adds	r4, r2, #4
   1984c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
	void *cmem = &buf[c];
   19850:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
		return ((uint16_t *)cmem)[f];
   19854:	eb00 06c4 	add.w	r6, r0, r4, lsl #3
   19858:	8876      	ldrh	r6, [r6, #2]
			if (chunk_size(h, c) >= sz) {
   1985a:	ebb1 0f56 	cmp.w	r1, r6, lsr #1
   1985e:	d914      	bls.n	1988a <alloc_chunk+0x58>
   19860:	4484      	add	ip, r0
   19862:	f8bc 4006 	ldrh.w	r4, [ip, #6]
				free_list_remove_bidx(h, c, bi);
				return c;
			}
			b->next = next_free_chunk(h, c);
   19866:	1d16      	adds	r6, r2, #4
   19868:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
			CHECK(b->next != 0);
		} while (--i && b->next != first);
   1986c:	f1be 0e01 	subs.w	lr, lr, #1
   19870:	d001      	beq.n	19876 <alloc_chunk+0x44>
   19872:	42a5      	cmp	r5, r4
   19874:	d1e9      	bne.n	1984a <alloc_chunk+0x18>
	}

	/* Otherwise pick the smallest non-empty bucket guaranteed to
	 * fit and use that unconditionally.
	 */
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
   19876:	68c4      	ldr	r4, [r0, #12]
   19878:	f1c3 0220 	rsb	r2, r3, #32
   1987c:	2301      	movs	r3, #1
   1987e:	4093      	lsls	r3, r2
   19880:	425b      	negs	r3, r3

	if (bmask != 0U) {
   19882:	401c      	ands	r4, r3
   19884:	d105      	bne.n	19892 <alloc_chunk+0x60>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
   19886:	4620      	mov	r0, r4
   19888:	bd70      	pop	{r4, r5, r6, pc}
				free_list_remove_bidx(h, c, bi);
   1988a:	4621      	mov	r1, r4
   1988c:	f7ff ff05 	bl	1969a <free_list_remove_bidx>
				return c;
   19890:	e7f9      	b.n	19886 <alloc_chunk+0x54>
		int minbucket = __builtin_ctz(bmask);
   19892:	fa94 f2a4 	rbit	r2, r4
   19896:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
   1989a:	1d13      	adds	r3, r2, #4
   1989c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
   198a0:	4621      	mov	r1, r4
   198a2:	f7ff fefa 	bl	1969a <free_list_remove_bidx>
		return c;
   198a6:	e7ee      	b.n	19886 <alloc_chunk+0x54>

000198a8 <sys_heap_free>:
	if (mem == NULL) {
   198a8:	b179      	cbz	r1, 198ca <sys_heap_free+0x22>
{
   198aa:	b510      	push	{r4, lr}
	struct z_heap *h = heap->heap;
   198ac:	6804      	ldr	r4, [r0, #0]
	chunkid_t c = mem_to_chunkid(h, mem);
   198ae:	4620      	mov	r0, r4
   198b0:	f7ff ff72 	bl	19798 <mem_to_chunkid>
   198b4:	4601      	mov	r1, r0
	void *cmem = &buf[c];
   198b6:	eb04 02c0 	add.w	r2, r4, r0, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
   198ba:	8853      	ldrh	r3, [r2, #2]
   198bc:	f023 0301 	bic.w	r3, r3, #1
   198c0:	8053      	strh	r3, [r2, #2]
	free_chunk(h, c);
   198c2:	4620      	mov	r0, r4
   198c4:	f7ff ff84 	bl	197d0 <free_chunk>
}
   198c8:	bd10      	pop	{r4, pc}
   198ca:	4770      	bx	lr

000198cc <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
   198cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct z_heap *h = heap->heap;
   198ce:	6805      	ldr	r5, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
   198d0:	b341      	cbz	r1, 19924 <sys_heap_alloc+0x58>
   198d2:	460b      	mov	r3, r1
{
	/*
	 * Quick check to bail out early if size is too big.
	 * Also guards against potential arithmetic overflows elsewhere.
	 */
	return (bytes / CHUNK_UNIT) >= h->end_chunk;
   198d4:	68aa      	ldr	r2, [r5, #8]
   198d6:	ebb2 0fd1 	cmp.w	r2, r1, lsr #3
   198da:	d925      	bls.n	19928 <sys_heap_alloc+0x5c>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   198dc:	330b      	adds	r3, #11
   198de:	08dc      	lsrs	r4, r3, #3
		return NULL;
	}

	chunksz_t chunk_sz = bytes_to_chunksz(h, bytes);
	chunkid_t c = alloc_chunk(h, chunk_sz);
   198e0:	4621      	mov	r1, r4
   198e2:	4628      	mov	r0, r5
   198e4:	f7ff ffa5 	bl	19832 <alloc_chunk>
	if (c == 0U) {
   198e8:	4607      	mov	r7, r0
   198ea:	b1f8      	cbz	r0, 1992c <sys_heap_alloc+0x60>
	void *cmem = &buf[c];
   198ec:	00c6      	lsls	r6, r0, #3
		return ((uint16_t *)cmem)[f];
   198ee:	eb05 03c0 	add.w	r3, r5, r0, lsl #3
   198f2:	885b      	ldrh	r3, [r3, #2]
		return NULL;
	}

	/* Split off remainder if any */
	if (chunk_size(h, c) > chunk_sz) {
   198f4:	ebb4 0f53 	cmp.w	r4, r3, lsr #1
   198f8:	d309      	bcc.n	1990e <sys_heap_alloc+0x42>
	void *cmem = &buf[c];
   198fa:	19ab      	adds	r3, r5, r6
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   198fc:	885a      	ldrh	r2, [r3, #2]
   198fe:	f042 0201 	orr.w	r2, r2, #1
   19902:	805a      	strh	r2, [r3, #2]
		free_list_add(h, c + chunk_sz);
	}

	set_chunk_used(h, c, true);

	mem = chunk_mem(h, c);
   19904:	4639      	mov	r1, r7
   19906:	4628      	mov	r0, r5
   19908:	f7ff fec3 	bl	19692 <chunk_mem>
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
   1990c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		split_chunks(h, c, c + chunk_sz);
   1990e:	4404      	add	r4, r0
   19910:	4622      	mov	r2, r4
   19912:	4601      	mov	r1, r0
   19914:	4628      	mov	r0, r5
   19916:	f7ff ff08 	bl	1972a <split_chunks>
		free_list_add(h, c + chunk_sz);
   1991a:	4621      	mov	r1, r4
   1991c:	4628      	mov	r0, r5
   1991e:	f7ff ff4b 	bl	197b8 <free_list_add>
   19922:	e7ea      	b.n	198fa <sys_heap_alloc+0x2e>
		return NULL;
   19924:	2000      	movs	r0, #0
   19926:	e7f1      	b.n	1990c <sys_heap_alloc+0x40>
   19928:	2000      	movs	r0, #0
   1992a:	e7ef      	b.n	1990c <sys_heap_alloc+0x40>
		return NULL;
   1992c:	2000      	movs	r0, #0
   1992e:	e7ed      	b.n	1990c <sys_heap_alloc+0x40>

00019930 <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
   19930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19934:	460d      	mov	r5, r1
   19936:	4614      	mov	r4, r2
	struct z_heap *h = heap->heap;
   19938:	6806      	ldr	r6, [r0, #0]
	 * We allow for one bit of rewind in addition to the alignment
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
   1993a:	424b      	negs	r3, r1
   1993c:	ea03 0801 	and.w	r8, r3, r1
	if (align != rew) {
   19940:	ea31 0303 	bics.w	r3, r1, r3
   19944:	d03e      	beq.n	199c4 <sys_heap_aligned_alloc+0x94>
		align -= rew;
   19946:	eba1 0508 	sub.w	r5, r1, r8
		gap = MIN(rew, chunk_header_bytes(h));
   1994a:	f1b8 0f03 	cmp.w	r8, #3
   1994e:	d844      	bhi.n	199da <sys_heap_aligned_alloc+0xaa>
   19950:	4642      	mov	r2, r8
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
   19952:	2c00      	cmp	r4, #0
   19954:	d057      	beq.n	19a06 <sys_heap_aligned_alloc+0xd6>
	return (bytes / CHUNK_UNIT) >= h->end_chunk;
   19956:	68b3      	ldr	r3, [r6, #8]
   19958:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
   1995c:	d955      	bls.n	19a0a <sys_heap_aligned_alloc+0xda>
	/*
	 * Find a free block that is guaranteed to fit.
	 * We over-allocate to account for alignment and then free
	 * the extra allocations afterwards.
	 */
	chunksz_t padded_sz = bytes_to_chunksz(h, bytes + align - gap);
   1995e:	1929      	adds	r1, r5, r4
   19960:	1a89      	subs	r1, r1, r2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   19962:	310b      	adds	r1, #11
	chunkid_t c0 = alloc_chunk(h, padded_sz);
   19964:	08c9      	lsrs	r1, r1, #3
   19966:	4630      	mov	r0, r6
   19968:	f7ff ff63 	bl	19832 <alloc_chunk>

	if (c0 == 0) {
   1996c:	4607      	mov	r7, r0
   1996e:	2800      	cmp	r0, #0
   19970:	d04d      	beq.n	19a0e <sys_heap_aligned_alloc+0xde>
		return NULL;
	}
	uint8_t *mem = chunk_mem(h, c0);
   19972:	4601      	mov	r1, r0
   19974:	4630      	mov	r0, r6
   19976:	f7ff fe8c 	bl	19692 <chunk_mem>

	/* Align allocated memory */
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
   1997a:	4440      	add	r0, r8
   1997c:	4428      	add	r0, r5
   1997e:	3801      	subs	r0, #1
   19980:	426d      	negs	r5, r5
   19982:	4005      	ands	r5, r0
   19984:	eba5 0508 	sub.w	r5, r5, r8
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
   19988:	442c      	add	r4, r5
   1998a:	3407      	adds	r4, #7
   1998c:	f024 0407 	bic.w	r4, r4, #7

	/* Get corresponding chunks */
	chunkid_t c = mem_to_chunkid(h, mem);
   19990:	4629      	mov	r1, r5
   19992:	4630      	mov	r0, r6
   19994:	f7ff ff00 	bl	19798 <mem_to_chunkid>
   19998:	4680      	mov	r8, r0
	chunkid_t c_end = end - chunk_buf(h);
   1999a:	1ba4      	subs	r4, r4, r6
   1999c:	10e4      	asrs	r4, r4, #3
	CHECK(c >= c0 && c  < c_end && c_end <= c0 + padded_sz);

	/* Split and free unused prefix */
	if (c > c0) {
   1999e:	4287      	cmp	r7, r0
   199a0:	d31d      	bcc.n	199de <sys_heap_aligned_alloc+0xae>
	void *cmem = &buf[c];
   199a2:	ea4f 07c8 	mov.w	r7, r8, lsl #3
		return ((uint16_t *)cmem)[f];
   199a6:	eb06 03c8 	add.w	r3, r6, r8, lsl #3
   199aa:	885b      	ldrh	r3, [r3, #2]
	return c + chunk_size(h, c);
   199ac:	eb08 0353 	add.w	r3, r8, r3, lsr #1
		split_chunks(h, c0, c);
		free_list_add(h, c0);
	}

	/* Split and free unused suffix */
	if (right_chunk(h, c) > c_end) {
   199b0:	429c      	cmp	r4, r3
   199b2:	d31e      	bcc.n	199f2 <sys_heap_aligned_alloc+0xc2>
	void *cmem = &buf[c];
   199b4:	443e      	add	r6, r7
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   199b6:	8873      	ldrh	r3, [r6, #2]
   199b8:	f043 0301 	orr.w	r3, r3, #1
   199bc:	8073      	strh	r3, [r6, #2]
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
   199be:	4628      	mov	r0, r5
   199c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (align <= chunk_header_bytes(h)) {
   199c4:	2904      	cmp	r1, #4
   199c6:	d903      	bls.n	199d0 <sys_heap_aligned_alloc+0xa0>
		rew = 0;
   199c8:	f04f 0800 	mov.w	r8, #0
		gap = chunk_header_bytes(h);
   199cc:	2204      	movs	r2, #4
   199ce:	e7c0      	b.n	19952 <sys_heap_aligned_alloc+0x22>
			return sys_heap_alloc(heap, bytes);
   199d0:	4611      	mov	r1, r2
   199d2:	f7ff ff7b 	bl	198cc <sys_heap_alloc>
   199d6:	4605      	mov	r5, r0
   199d8:	e7f1      	b.n	199be <sys_heap_aligned_alloc+0x8e>
		gap = MIN(rew, chunk_header_bytes(h));
   199da:	2204      	movs	r2, #4
   199dc:	e7b9      	b.n	19952 <sys_heap_aligned_alloc+0x22>
		split_chunks(h, c0, c);
   199de:	4602      	mov	r2, r0
   199e0:	4639      	mov	r1, r7
   199e2:	4630      	mov	r0, r6
   199e4:	f7ff fea1 	bl	1972a <split_chunks>
		free_list_add(h, c0);
   199e8:	4639      	mov	r1, r7
   199ea:	4630      	mov	r0, r6
   199ec:	f7ff fee4 	bl	197b8 <free_list_add>
   199f0:	e7d7      	b.n	199a2 <sys_heap_aligned_alloc+0x72>
		split_chunks(h, c, c_end);
   199f2:	4622      	mov	r2, r4
   199f4:	4641      	mov	r1, r8
   199f6:	4630      	mov	r0, r6
   199f8:	f7ff fe97 	bl	1972a <split_chunks>
		free_list_add(h, c_end);
   199fc:	4621      	mov	r1, r4
   199fe:	4630      	mov	r0, r6
   19a00:	f7ff feda 	bl	197b8 <free_list_add>
   19a04:	e7d6      	b.n	199b4 <sys_heap_aligned_alloc+0x84>
		return NULL;
   19a06:	2500      	movs	r5, #0
   19a08:	e7d9      	b.n	199be <sys_heap_aligned_alloc+0x8e>
   19a0a:	2500      	movs	r5, #0
   19a0c:	e7d7      	b.n	199be <sys_heap_aligned_alloc+0x8e>
		return NULL;
   19a0e:	2500      	movs	r5, #0
   19a10:	e7d5      	b.n	199be <sys_heap_aligned_alloc+0x8e>

00019a12 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
   19a12:	b570      	push	{r4, r5, r6, lr}
   19a14:	4603      	mov	r3, r0
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
   19a16:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
   19a18:	1dc8      	adds	r0, r1, #7
   19a1a:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
   19a1e:	440a      	add	r2, r1
   19a20:	f022 0207 	bic.w	r2, r2, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
   19a24:	1a12      	subs	r2, r2, r0
   19a26:	08d5      	lsrs	r5, r2, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
   19a28:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
   19a2a:	6085      	str	r5, [r0, #8]
	h->avail_buckets = 0;
   19a2c:	2300      	movs	r3, #0
   19a2e:	60c3      	str	r3, [r0, #12]
	return 31 - __builtin_clz(usable_sz);
   19a30:	fab5 f185 	clz	r1, r5
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
   19a34:	f1c1 0e20 	rsb	lr, r1, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
   19a38:	f1c1 0124 	rsb	r1, r1, #36	; 0x24
   19a3c:	0089      	lsls	r1, r1, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   19a3e:	1dce      	adds	r6, r1, #7
   19a40:	08f1      	lsrs	r1, r6, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
   19a42:	e005      	b.n	19a50 <sys_heap_init+0x3e>
		h->buckets[i].next = 0;
   19a44:	f103 0c04 	add.w	ip, r3, #4
   19a48:	2400      	movs	r4, #0
   19a4a:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
   19a4e:	3301      	adds	r3, #1
   19a50:	4573      	cmp	r3, lr
   19a52:	dbf7      	blt.n	19a44 <sys_heap_init+0x32>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19a54:	004c      	lsls	r4, r1, #1
		((uint16_t *)cmem)[f] = val;
   19a56:	b2a4      	uxth	r4, r4
   19a58:	8044      	strh	r4, [r0, #2]
   19a5a:	f04f 0c00 	mov.w	ip, #0
   19a5e:	f8a0 c000 	strh.w	ip, [r0]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   19a62:	f044 0401 	orr.w	r4, r4, #1
   19a66:	8044      	strh	r4, [r0, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
   19a68:	1a6b      	subs	r3, r5, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19a6a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
	void *cmem = &buf[c];
   19a6e:	f026 0407 	bic.w	r4, r6, #7
		((uint16_t *)cmem)[f] = val;
   19a72:	1ca5      	adds	r5, r4, #2
   19a74:	f820 e005 	strh.w	lr, [r0, r5]
   19a78:	5301      	strh	r1, [r0, r4]
	void *cmem = &buf[c];
   19a7a:	f022 0407 	bic.w	r4, r2, #7
		((uint16_t *)cmem)[f] = val;
   19a7e:	1c95      	adds	r5, r2, #2
   19a80:	f820 c005 	strh.w	ip, [r0, r5]
   19a84:	4402      	add	r2, r0
   19a86:	5303      	strh	r3, [r0, r4]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   19a88:	8853      	ldrh	r3, [r2, #2]
   19a8a:	f043 0301 	orr.w	r3, r3, #1
   19a8e:	8053      	strh	r3, [r2, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
   19a90:	f7ff fe92 	bl	197b8 <free_list_add>
}
   19a94:	bd70      	pop	{r4, r5, r6, pc}

00019a96 <outs>:
{
   19a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19a9a:	4607      	mov	r7, r0
   19a9c:	460e      	mov	r6, r1
   19a9e:	4614      	mov	r4, r2
   19aa0:	4698      	mov	r8, r3
	size_t count = 0;
   19aa2:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   19aa4:	e006      	b.n	19ab4 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
   19aa6:	4631      	mov	r1, r6
   19aa8:	f814 0b01 	ldrb.w	r0, [r4], #1
   19aac:	47b8      	blx	r7
		if (rc < 0) {
   19aae:	2800      	cmp	r0, #0
   19ab0:	db09      	blt.n	19ac6 <outs+0x30>
		++count;
   19ab2:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   19ab4:	4544      	cmp	r4, r8
   19ab6:	d3f6      	bcc.n	19aa6 <outs+0x10>
   19ab8:	f1b8 0f00 	cmp.w	r8, #0
   19abc:	d102      	bne.n	19ac4 <outs+0x2e>
   19abe:	7823      	ldrb	r3, [r4, #0]
   19ac0:	2b00      	cmp	r3, #0
   19ac2:	d1f0      	bne.n	19aa6 <outs+0x10>
	return (int)count;
   19ac4:	4628      	mov	r0, r5
}
   19ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00019aca <assert_print>:

	k_panic();
}

void assert_print(const char *fmt, ...)
{
   19aca:	b40f      	push	{r0, r1, r2, r3}
   19acc:	b500      	push	{lr}
   19ace:	b083      	sub	sp, #12
   19ad0:	a904      	add	r1, sp, #16
   19ad2:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   19ad6:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
   19ad8:	f7ea f91e 	bl	3d18 <vprintk>

	va_end(ap);
}
   19adc:	b003      	add	sp, #12
   19ade:	f85d eb04 	ldr.w	lr, [sp], #4
   19ae2:	b004      	add	sp, #16
   19ae4:	4770      	bx	lr

00019ae6 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_EXPERIMENTAL, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
   19ae6:	4770      	bx	lr

00019ae8 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   19ae8:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
   19aea:	f004 f885 	bl	1dbf8 <z_fatal_error>
}
   19aee:	bd08      	pop	{r3, pc}

00019af0 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
   19af0:	b508      	push	{r3, lr}
   19af2:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   19af4:	6800      	ldr	r0, [r0, #0]
   19af6:	f7ff fff7 	bl	19ae8 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
   19afa:	bd08      	pop	{r3, pc}

00019afc <z_irq_spurious>:
{
   19afc:	b508      	push	{r3, lr}
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   19afe:	2100      	movs	r1, #0
   19b00:	2001      	movs	r0, #1
   19b02:	f7ff fff1 	bl	19ae8 <z_arm_fatal_error>
}
   19b06:	bd08      	pop	{r3, pc}

00019b08 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
   19b08:	b508      	push	{r3, lr}
	handler();
   19b0a:	f7eb f8c5 	bl	4c98 <z_SysNmiOnReset>
	z_arm_int_exit();
   19b0e:	f7eb f9bb 	bl	4e88 <z_arm_exc_exit>
}
   19b12:	bd08      	pop	{r3, pc}

00019b14 <memory_fault_recoverable>:
}
   19b14:	2000      	movs	r0, #0
   19b16:	4770      	bx	lr

00019b18 <debug_monitor>:
	*recoverable = false;
   19b18:	2300      	movs	r3, #0
   19b1a:	700b      	strb	r3, [r1, #0]
}
   19b1c:	4770      	bx	lr

00019b1e <fault_handle>:
{
   19b1e:	b508      	push	{r3, lr}
	*recoverable = false;
   19b20:	2300      	movs	r3, #0
   19b22:	7013      	strb	r3, [r2, #0]
	switch (fault) {
   19b24:	1ecb      	subs	r3, r1, #3
   19b26:	2b09      	cmp	r3, #9
   19b28:	d81a      	bhi.n	19b60 <fault_handle+0x42>
   19b2a:	e8df f003 	tbb	[pc, r3]
   19b2e:	0905      	.short	0x0905
   19b30:	1919110d 	.word	0x1919110d
   19b34:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
   19b38:	4611      	mov	r1, r2
   19b3a:	f7eb fa3f 	bl	4fbc <hard_fault>
		break;
   19b3e:	e010      	b.n	19b62 <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
   19b40:	2100      	movs	r1, #0
   19b42:	f7eb f9eb 	bl	4f1c <mem_manage_fault>
		break;
   19b46:	e00c      	b.n	19b62 <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
   19b48:	2100      	movs	r1, #0
   19b4a:	f7eb f9ab 	bl	4ea4 <bus_fault>
		break;
   19b4e:	e008      	b.n	19b62 <fault_handle+0x44>
		reason = usage_fault(esf);
   19b50:	f7eb f9d2 	bl	4ef8 <usage_fault>
		break;
   19b54:	e005      	b.n	19b62 <fault_handle+0x44>
		debug_monitor(esf, recoverable);
   19b56:	4611      	mov	r1, r2
   19b58:	f7ff ffde 	bl	19b18 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
   19b5c:	2000      	movs	r0, #0
		break;
   19b5e:	e000      	b.n	19b62 <fault_handle+0x44>
	switch (fault) {
   19b60:	2000      	movs	r0, #0
}
   19b62:	bd08      	pop	{r3, pc}

00019b64 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
   19b64:	6843      	ldr	r3, [r0, #4]
   19b66:	1e5a      	subs	r2, r3, #1
		&&
   19b68:	4213      	tst	r3, r2
   19b6a:	d106      	bne.n	19b7a <mpu_partition_is_valid+0x16>
		&&
   19b6c:	2b1f      	cmp	r3, #31
   19b6e:	d906      	bls.n	19b7e <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
   19b70:	6803      	ldr	r3, [r0, #0]
		&&
   19b72:	421a      	tst	r2, r3
   19b74:	d005      	beq.n	19b82 <mpu_partition_is_valid+0x1e>
   19b76:	2000      	movs	r0, #0
   19b78:	4770      	bx	lr
   19b7a:	2000      	movs	r0, #0
   19b7c:	4770      	bx	lr
   19b7e:	2000      	movs	r0, #0
   19b80:	4770      	bx	lr
   19b82:	2001      	movs	r0, #1
}
   19b84:	4770      	bx	lr

00019b86 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
   19b86:	2807      	cmp	r0, #7
   19b88:	d805      	bhi.n	19b96 <region_allocate_and_init+0x10>
{
   19b8a:	b510      	push	{r4, lr}
   19b8c:	4604      	mov	r4, r0
	region_init(index, region_conf);
   19b8e:	f7eb fb73 	bl	5278 <region_init>
	return index;
   19b92:	4620      	mov	r0, r4
}
   19b94:	bd10      	pop	{r4, pc}
		return -EINVAL;
   19b96:	f06f 0015 	mvn.w	r0, #21
}
   19b9a:	4770      	bx	lr

00019b9c <mpu_configure_region>:
{
   19b9c:	b500      	push	{lr}
   19b9e:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
   19ba0:	680b      	ldr	r3, [r1, #0]
   19ba2:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
   19ba4:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
   19ba6:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
   19ba8:	2b20      	cmp	r3, #32
   19baa:	d912      	bls.n	19bd2 <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
   19bac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   19bb0:	d811      	bhi.n	19bd6 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
   19bb2:	3b01      	subs	r3, #1
   19bb4:	fab3 f383 	clz	r3, r3
   19bb8:	f1c3 031f 	rsb	r3, r3, #31
   19bbc:	005b      	lsls	r3, r3, #1
   19bbe:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
   19bc2:	4313      	orrs	r3, r2
   19bc4:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
   19bc6:	a901      	add	r1, sp, #4
   19bc8:	f7ff ffdd 	bl	19b86 <region_allocate_and_init>
}
   19bcc:	b005      	add	sp, #20
   19bce:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
   19bd2:	2308      	movs	r3, #8
   19bd4:	e7f5      	b.n	19bc2 <mpu_configure_region+0x26>
		return REGION_4G;
   19bd6:	233e      	movs	r3, #62	; 0x3e
   19bd8:	e7f3      	b.n	19bc2 <mpu_configure_region+0x26>

00019bda <mpu_configure_regions>:
{
   19bda:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   19bde:	4680      	mov	r8, r0
   19be0:	460f      	mov	r7, r1
   19be2:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
   19be4:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
   19be6:	2500      	movs	r5, #0
   19be8:	e009      	b.n	19bfe <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
   19bea:	4621      	mov	r1, r4
   19bec:	b2f0      	uxtb	r0, r6
   19bee:	f7ff ffd5 	bl	19b9c <mpu_configure_region>
   19bf2:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
   19bf4:	f110 0f16 	cmn.w	r0, #22
   19bf8:	d014      	beq.n	19c24 <mpu_configure_regions+0x4a>
		reg_index++;
   19bfa:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
   19bfc:	3501      	adds	r5, #1
   19bfe:	42bd      	cmp	r5, r7
   19c00:	da10      	bge.n	19c24 <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
   19c02:	eb05 0445 	add.w	r4, r5, r5, lsl #1
   19c06:	eb08 0484 	add.w	r4, r8, r4, lsl #2
   19c0a:	6862      	ldr	r2, [r4, #4]
   19c0c:	2a00      	cmp	r2, #0
   19c0e:	d0f5      	beq.n	19bfc <mpu_configure_regions+0x22>
		if (do_sanity_check &&
   19c10:	f1b9 0f00 	cmp.w	r9, #0
   19c14:	d0e9      	beq.n	19bea <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
   19c16:	4620      	mov	r0, r4
   19c18:	f7ff ffa4 	bl	19b64 <mpu_partition_is_valid>
		if (do_sanity_check &&
   19c1c:	2800      	cmp	r0, #0
   19c1e:	d1e4      	bne.n	19bea <mpu_configure_regions+0x10>
			return -EINVAL;
   19c20:	f06f 0615 	mvn.w	r6, #21
}
   19c24:	4630      	mov	r0, r6
   19c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00019c2a <arm_core_mpu_configure_static_mpu_regions>:
{
   19c2a:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
   19c2c:	f7eb fb38 	bl	52a0 <mpu_configure_static_mpu_regions>
}
   19c30:	bd08      	pop	{r3, pc}

00019c32 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
   19c32:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
   19c34:	f7eb fb3e 	bl	52b4 <mpu_configure_dynamic_mpu_regions>
}
   19c38:	bd08      	pop	{r3, pc}

00019c3a <malloc_prepare>:
}
   19c3a:	2000      	movs	r0, #0
   19c3c:	4770      	bx	lr

00019c3e <_stdout_hook_default>:
}
   19c3e:	f04f 30ff 	mov.w	r0, #4294967295
   19c42:	4770      	bx	lr

00019c44 <_stdin_hook_default>:
}
   19c44:	2000      	movs	r0, #0
   19c46:	4770      	bx	lr

00019c48 <_read>:
{
   19c48:	b508      	push	{r3, lr}
   19c4a:	4608      	mov	r0, r1
   19c4c:	4611      	mov	r1, r2
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
   19c4e:	f7eb fb89 	bl	5364 <z_impl_zephyr_read_stdin>
}
   19c52:	bd08      	pop	{r3, pc}

00019c54 <_write>:
{
   19c54:	b508      	push	{r3, lr}
   19c56:	4608      	mov	r0, r1
   19c58:	4611      	mov	r1, r2
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
   19c5a:	f7eb fb99 	bl	5390 <z_impl_zephyr_write_stdout>
}
   19c5e:	bd08      	pop	{r3, pc}

00019c60 <_close>:
}
   19c60:	f04f 30ff 	mov.w	r0, #4294967295
   19c64:	4770      	bx	lr

00019c66 <_lseek>:
}
   19c66:	2000      	movs	r0, #0
   19c68:	4770      	bx	lr

00019c6a <_isatty>:
}
   19c6a:	2802      	cmp	r0, #2
   19c6c:	bfcc      	ite	gt
   19c6e:	2000      	movgt	r0, #0
   19c70:	2001      	movle	r0, #1
   19c72:	4770      	bx	lr

00019c74 <_kill>:
}
   19c74:	2000      	movs	r0, #0
   19c76:	4770      	bx	lr

00019c78 <_getpid>:
}
   19c78:	2000      	movs	r0, #0
   19c7a:	4770      	bx	lr

00019c7c <_fstat>:
	st->st_mode = S_IFCHR;
   19c7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   19c80:	604b      	str	r3, [r1, #4]
}
   19c82:	2000      	movs	r0, #0
   19c84:	4770      	bx	lr

00019c86 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
   19c86:	b510      	push	{r4, lr}
   19c88:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
   19c8a:	2014      	movs	r0, #20
   19c8c:	f7fa fd2e 	bl	146ec <malloc>
   19c90:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
   19c92:	f004 f8a6 	bl	1dde2 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
   19c96:	bd10      	pop	{r4, pc}

00019c98 <__retarget_lock_close_recursive>:
#endif /* !CONFIG_USERSPACE */
}

/* Close dynamic recursive lock */
void __retarget_lock_close_recursive(_LOCK_T lock)
{
   19c98:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(lock != NULL);
#ifndef CONFIG_USERSPACE
	free(lock);
   19c9a:	f7fa fd2f 	bl	146fc <free>
#else
	k_object_release(lock);
#endif /* !CONFIG_USERSPACE */
}
   19c9e:	bd08      	pop	{r3, pc}

00019ca0 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
   19ca0:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
   19ca2:	f04f 32ff 	mov.w	r2, #4294967295
   19ca6:	f04f 33ff 	mov.w	r3, #4294967295
   19caa:	f7f9 f9a5 	bl	12ff8 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
   19cae:	bd08      	pop	{r3, pc}

00019cb0 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
   19cb0:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
   19cb2:	f7f9 fa2b 	bl	1310c <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
   19cb6:	bd08      	pop	{r3, pc}

00019cb8 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
   19cb8:	2806      	cmp	r0, #6
   19cba:	d000      	beq.n	19cbe <pm_state_set+0x6>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
   19cbc:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
   19cbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   19cc2:	2201      	movs	r2, #1
   19cc4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
   19cc8:	f3bf 8f4f 	dsb	sy
        __WFE();
   19ccc:	bf20      	wfe
    while (true)
   19cce:	e7fd      	b.n	19ccc <pm_state_set+0x14>

00019cd0 <pm_state_exit_post_ops>:
   19cd0:	2300      	movs	r3, #0
   19cd2:	f383 8811 	msr	BASEPRI, r3
   19cd6:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   19cda:	4770      	bx	lr

00019cdc <internal_encrypt_le>:
}
#endif /* defined(CONFIG_BT_PRIVACY) || defined(CONFIG_BT_CTLR_PRIVACY) */

static int internal_encrypt_le(const uint8_t key[16], const uint8_t plaintext[16],
			       uint8_t enc_data[16])
{
   19cdc:	b508      	push	{r3, lr}
#if defined(CONFIG_BT_CTLR) && defined(CONFIG_BT_HOST_CRYPTO) && \
    defined(CONFIG_BT_CTLR_LE_ENC)
	ecb_encrypt(key, plaintext, enc_data, NULL);
	return 0;
#else
	return bt_encrypt_le(key, plaintext, enc_data);
   19cde:	f002 f85b 	bl	1bd98 <bt_encrypt_le>
#endif
}
   19ce2:	bd08      	pop	{r3, pc}

00019ce4 <internal_rand>:
{
   19ce4:	b508      	push	{r3, lr}
	return bt_rand(buf, len);
   19ce6:	f002 f853 	bl	1bd90 <bt_rand>
}
   19cea:	bd08      	pop	{r3, pc}

00019cec <ah>:

static int ah(const uint8_t irk[16], const uint8_t r[3], uint8_t out[3])
{
   19cec:	b510      	push	{r4, lr}
   19cee:	b084      	sub	sp, #16
   19cf0:	4614      	mov	r4, r2

	BT_DBG("irk %s", bt_hex(irk, 16));
	BT_DBG("r %s", bt_hex(r, 3));

	/* r' = padding || r */
	memcpy(res, r, 3);
   19cf2:	880a      	ldrh	r2, [r1, #0]
   19cf4:	788b      	ldrb	r3, [r1, #2]
   19cf6:	f8ad 2000 	strh.w	r2, [sp]
   19cfa:	f88d 3002 	strb.w	r3, [sp, #2]
	(void)memset(res + 3, 0, 13);
   19cfe:	2300      	movs	r3, #0
   19d00:	f8cd 3003 	str.w	r3, [sp, #3]
   19d04:	f8cd 3007 	str.w	r3, [sp, #7]
   19d08:	f8cd 300b 	str.w	r3, [sp, #11]
   19d0c:	f88d 300f 	strb.w	r3, [sp, #15]

	err = internal_encrypt_le(irk, res, res);
   19d10:	466a      	mov	r2, sp
   19d12:	4669      	mov	r1, sp
   19d14:	f7ff ffe2 	bl	19cdc <internal_encrypt_le>
	if (err) {
   19d18:	b928      	cbnz	r0, 19d26 <ah+0x3a>
   19d1a:	f8bd 2000 	ldrh.w	r2, [sp]
   19d1e:	f89d 3002 	ldrb.w	r3, [sp, #2]
   19d22:	8022      	strh	r2, [r4, #0]
   19d24:	70a3      	strb	r3, [r4, #2]
	 * result of ah.
	 */
	memcpy(out, res, 3);

	return 0;
}
   19d26:	b004      	add	sp, #16
   19d28:	bd10      	pop	{r4, pc}

00019d2a <bt_rpa_irk_matches>:

#if defined(CONFIG_BT_SMP) || defined(CONFIG_BT_CTLR_PRIVACY)
bool bt_rpa_irk_matches(const uint8_t irk[16], const bt_addr_t *addr)
{
   19d2a:	b510      	push	{r4, lr}
   19d2c:	b082      	sub	sp, #8
   19d2e:	460c      	mov	r4, r1
	uint8_t hash[3];
	int err;

	BT_DBG("IRK %s bdaddr %s", bt_hex(irk, 16), bt_addr_str(addr));

	err = ah(irk, addr->val + 3, hash);
   19d30:	aa01      	add	r2, sp, #4
   19d32:	3103      	adds	r1, #3
   19d34:	f7ff ffda 	bl	19cec <ah>
	if (err) {
   19d38:	b110      	cbz	r0, 19d40 <bt_rpa_irk_matches+0x16>
		return false;
   19d3a:	2000      	movs	r0, #0
	}

	return !memcmp(addr->val, hash, 3);
}
   19d3c:	b002      	add	sp, #8
   19d3e:	bd10      	pop	{r4, pc}
	return !memcmp(addr->val, hash, 3);
   19d40:	2203      	movs	r2, #3
   19d42:	a901      	add	r1, sp, #4
   19d44:	4620      	mov	r0, r4
   19d46:	f7fa ff9f 	bl	14c88 <memcmp>
   19d4a:	fab0 f080 	clz	r0, r0
   19d4e:	0940      	lsrs	r0, r0, #5
   19d50:	e7f4      	b.n	19d3c <bt_rpa_irk_matches+0x12>

00019d52 <bt_rpa_create>:
#endif

#if defined(CONFIG_BT_PRIVACY) || defined(CONFIG_BT_CTLR_PRIVACY)
int bt_rpa_create(const uint8_t irk[16], bt_addr_t *rpa)
{
   19d52:	b570      	push	{r4, r5, r6, lr}
   19d54:	4605      	mov	r5, r0
   19d56:	460c      	mov	r4, r1
	int err;

	err = internal_rand(rpa->val + 3, 3);
   19d58:	1cce      	adds	r6, r1, #3
   19d5a:	2103      	movs	r1, #3
   19d5c:	4630      	mov	r0, r6
   19d5e:	f7ff ffc1 	bl	19ce4 <internal_rand>
	if (err) {
   19d62:	b100      	cbz	r0, 19d66 <bt_rpa_create+0x14>
	}

	BT_DBG("Created RPA %s", bt_addr_str((bt_addr_t *)rpa->val));

	return 0;
}
   19d64:	bd70      	pop	{r4, r5, r6, pc}
	BT_ADDR_SET_RPA(rpa);
   19d66:	f994 3005 	ldrsb.w	r3, [r4, #5]
   19d6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   19d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   19d72:	7163      	strb	r3, [r4, #5]
	err = ah(irk, rpa->val + 3, rpa->val);
   19d74:	4622      	mov	r2, r4
   19d76:	4631      	mov	r1, r6
   19d78:	4628      	mov	r0, r5
   19d7a:	f7ff ffb7 	bl	19cec <ah>
	if (err) {
   19d7e:	e7f1      	b.n	19d64 <bt_rpa_create+0x12>

00019d80 <bt_addr_le_create_static>:

	return 0;
}

int bt_addr_le_create_static(bt_addr_le_t *addr)
{
   19d80:	b510      	push	{r4, lr}
   19d82:	4604      	mov	r4, r0
	addr->type = BT_ADDR_LE_RANDOM;
   19d84:	2301      	movs	r3, #1
   19d86:	f800 3b01 	strb.w	r3, [r0], #1
	return bt_rand(addr->a.val, 6);
   19d8a:	2106      	movs	r1, #6
   19d8c:	f002 f800 	bl	1bd90 <bt_rand>
	int err;

	err = create_random_addr(addr);
	if (err) {
   19d90:	b918      	cbnz	r0, 19d9a <bt_addr_le_create_static+0x1a>
		return err;
	}

	BT_ADDR_SET_STATIC(&addr->a);
   19d92:	79a3      	ldrb	r3, [r4, #6]
   19d94:	f063 033f 	orn	r3, r3, #63	; 0x3f
   19d98:	71a3      	strb	r3, [r4, #6]

	return 0;
}
   19d9a:	bd10      	pop	{r4, pc}

00019d9c <hci_vendor_event>:
}
   19d9c:	4770      	bx	lr

00019d9e <bt_br_init>:
}
   19d9e:	2000      	movs	r0, #0
   19da0:	4770      	bx	lr

00019da2 <hci_hardware_error>:
{
   19da2:	b508      	push	{r3, lr}
   19da4:	2101      	movs	r1, #1
   19da6:	3008      	adds	r0, #8
   19da8:	f003 f9b5 	bl	1d116 <net_buf_simple_pull_mem>
}
   19dac:	bd08      	pop	{r3, pc}

00019dae <le_set_event_mask>:
{
   19dae:	b510      	push	{r4, lr}
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_EVENT_MASK, sizeof(*cp_mask));
   19db0:	2108      	movs	r1, #8
   19db2:	f242 0001 	movw	r0, #8193	; 0x2001
   19db6:	f7eb fd5d 	bl	5874 <bt_hci_cmd_create>
	if (!buf) {
   19dba:	b1b0      	cbz	r0, 19dea <le_set_event_mask+0x3c>
   19dbc:	4604      	mov	r4, r0
	return net_buf_simple_add(&buf->b, len);
   19dbe:	2108      	movs	r1, #8
   19dc0:	4408      	add	r0, r1
   19dc2:	f003 f98f 	bl	1d0e4 <net_buf_simple_add>
	dst[0] = val;
   19dc6:	2302      	movs	r3, #2
   19dc8:	7003      	strb	r3, [r0, #0]
	dst[1] = val >> 8;
   19dca:	23f0      	movs	r3, #240	; 0xf0
   19dcc:	7043      	strb	r3, [r0, #1]
	dst[0] = val;
   19dce:	2397      	movs	r3, #151	; 0x97
   19dd0:	7083      	strb	r3, [r0, #2]
	dst[1] = val >> 8;
   19dd2:	2200      	movs	r2, #0
   19dd4:	70c2      	strb	r2, [r0, #3]
	dst[0] = val;
   19dd6:	7102      	strb	r2, [r0, #4]
	dst[1] = val >> 8;
   19dd8:	7142      	strb	r2, [r0, #5]
	dst[0] = val;
   19dda:	7182      	strb	r2, [r0, #6]
	dst[1] = val >> 8;
   19ddc:	71c2      	strb	r2, [r0, #7]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_EVENT_MASK, buf, NULL);
   19dde:	4621      	mov	r1, r4
   19de0:	f242 0001 	movw	r0, #8193	; 0x2001
   19de4:	f7eb fd84 	bl	58f0 <bt_hci_cmd_send_sync>
}
   19de8:	bd10      	pop	{r4, pc}
		return -ENOBUFS;
   19dea:	f06f 0068 	mvn.w	r0, #104	; 0x68
   19dee:	e7fb      	b.n	19de8 <le_set_event_mask+0x3a>

00019df0 <set_event_mask>:
{
   19df0:	b510      	push	{r4, lr}
	buf = bt_hci_cmd_create(BT_HCI_OP_SET_EVENT_MASK, sizeof(*ev));
   19df2:	2108      	movs	r1, #8
   19df4:	f640 4001 	movw	r0, #3073	; 0xc01
   19df8:	f7eb fd3c 	bl	5874 <bt_hci_cmd_create>
	if (!buf) {
   19dfc:	b1b0      	cbz	r0, 19e2c <set_event_mask+0x3c>
   19dfe:	4604      	mov	r4, r0
   19e00:	2108      	movs	r1, #8
   19e02:	4408      	add	r0, r1
   19e04:	f003 f96e 	bl	1d0e4 <net_buf_simple_add>
	dst[0] = val;
   19e08:	2200      	movs	r2, #0
   19e0a:	7002      	strb	r2, [r0, #0]
	dst[1] = val >> 8;
   19e0c:	2380      	movs	r3, #128	; 0x80
   19e0e:	7043      	strb	r3, [r0, #1]
	dst[0] = val;
   19e10:	7082      	strb	r2, [r0, #2]
	dst[1] = val >> 8;
   19e12:	2302      	movs	r3, #2
   19e14:	70c3      	strb	r3, [r0, #3]
	dst[0] = val;
   19e16:	7102      	strb	r2, [r0, #4]
	dst[1] = val >> 8;
   19e18:	7142      	strb	r2, [r0, #5]
	dst[0] = val;
   19e1a:	7182      	strb	r2, [r0, #6]
	dst[1] = val >> 8;
   19e1c:	2320      	movs	r3, #32
   19e1e:	71c3      	strb	r3, [r0, #7]
	return bt_hci_cmd_send_sync(BT_HCI_OP_SET_EVENT_MASK, buf, NULL);
   19e20:	4621      	mov	r1, r4
   19e22:	f640 4001 	movw	r0, #3073	; 0xc01
   19e26:	f7eb fd63 	bl	58f0 <bt_hci_cmd_send_sync>
}
   19e2a:	bd10      	pop	{r4, pc}
		return -ENOBUFS;
   19e2c:	f06f 0068 	mvn.w	r0, #104	; 0x68
   19e30:	e7fb      	b.n	19e2a <set_event_mask+0x3a>

00019e32 <bt_get_phy>:
	switch (hci_phy) {
   19e32:	2802      	cmp	r0, #2
   19e34:	d004      	beq.n	19e40 <bt_get_phy+0xe>
   19e36:	2803      	cmp	r0, #3
   19e38:	d004      	beq.n	19e44 <bt_get_phy+0x12>
   19e3a:	2801      	cmp	r0, #1
   19e3c:	d001      	beq.n	19e42 <bt_get_phy+0x10>
		return 0;
   19e3e:	2000      	movs	r0, #0
}
   19e40:	4770      	bx	lr
   19e42:	4770      	bx	lr
		return BT_GAP_LE_PHY_CODED;
   19e44:	2004      	movs	r0, #4
   19e46:	4770      	bx	lr

00019e48 <process_events>:
{
   19e48:	b538      	push	{r3, r4, r5, lr}
   19e4a:	4604      	mov	r4, r0
   19e4c:	460d      	mov	r5, r1
	BT_DBG("count %d", count);
   19e4e:	e001      	b.n	19e54 <process_events+0xc>
	for (; count; ev++, count--) {
   19e50:	3414      	adds	r4, #20
   19e52:	3d01      	subs	r5, #1
   19e54:	b155      	cbz	r5, 19e6c <process_events+0x24>
		switch (ev->state) {
   19e56:	68e3      	ldr	r3, [r4, #12]
   19e58:	f3c3 3345 	ubfx	r3, r3, #13, #6
   19e5c:	2b04      	cmp	r3, #4
   19e5e:	d1f7      	bne.n	19e50 <process_events+0x8>
			if (ev->tag == BT_EVENT_CMD_TX) {
   19e60:	7b23      	ldrb	r3, [r4, #12]
   19e62:	2b00      	cmp	r3, #0
   19e64:	d1f4      	bne.n	19e50 <process_events+0x8>
				send_cmd();
   19e66:	f7eb fec1 	bl	5bec <send_cmd>
   19e6a:	e7f1      	b.n	19e50 <process_events+0x8>
}
   19e6c:	bd38      	pop	{r3, r4, r5, pc}

00019e6e <bt_recv>:
{
   19e6e:	b508      	push	{r3, lr}
   19e70:	7d03      	ldrb	r3, [r0, #20]
	switch (bt_buf_get_type(buf)) {
   19e72:	2b01      	cmp	r3, #1
   19e74:	d103      	bne.n	19e7e <bt_recv+0x10>
		hci_event(buf);
   19e76:	f7eb fc8f 	bl	5798 <hci_event>
		return 0;
   19e7a:	2000      	movs	r0, #0
}
   19e7c:	bd08      	pop	{r3, pc}
		net_buf_unref(buf);
   19e7e:	f003 f8db 	bl	1d038 <net_buf_unref>
		return -EINVAL;
   19e82:	f06f 0015 	mvn.w	r0, #21
   19e86:	e7f9      	b.n	19e7c <bt_recv+0xe>

00019e88 <bt_init>:
{
   19e88:	b510      	push	{r4, lr}
	err = hci_init();
   19e8a:	f7eb fe81 	bl	5b90 <hci_init>
	if (err) {
   19e8e:	4604      	mov	r4, r0
   19e90:	b108      	cbz	r0, 19e96 <bt_init+0xe>
}
   19e92:	4620      	mov	r0, r4
   19e94:	bd10      	pop	{r4, pc}
	bt_finalize_init();
   19e96:	f7eb ffd9 	bl	5e4c <bt_finalize_init>
	return 0;
   19e9a:	e7fa      	b.n	19e92 <bt_init+0xa>

00019e9c <bt_data_parse>:
}

void bt_data_parse(struct net_buf_simple *ad,
		   bool (*func)(struct bt_data *data, void *user_data),
		   void *user_data)
{
   19e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
   19e9e:	b083      	sub	sp, #12
   19ea0:	4604      	mov	r4, r0
   19ea2:	460f      	mov	r7, r1
   19ea4:	4616      	mov	r6, r2
	while (ad->len > 1) {
   19ea6:	88a3      	ldrh	r3, [r4, #4]
   19ea8:	2b01      	cmp	r3, #1
   19eaa:	d91b      	bls.n	19ee4 <bt_data_parse+0x48>
		struct bt_data data;
		uint8_t len;

		len = net_buf_simple_pull_u8(ad);
   19eac:	4620      	mov	r0, r4
   19eae:	f003 f93a 	bl	1d126 <net_buf_simple_pull_u8>
		if (len == 0U) {
   19eb2:	4605      	mov	r5, r0
   19eb4:	b1b0      	cbz	r0, 19ee4 <bt_data_parse+0x48>
			/* Early termination */
			return;
		}

		if (len > ad->len) {
   19eb6:	b283      	uxth	r3, r0
   19eb8:	88a2      	ldrh	r2, [r4, #4]
   19eba:	4293      	cmp	r3, r2
   19ebc:	d812      	bhi.n	19ee4 <bt_data_parse+0x48>
			BT_WARN("Malformed data");
			return;
		}

		data.type = net_buf_simple_pull_u8(ad);
   19ebe:	4620      	mov	r0, r4
   19ec0:	f003 f931 	bl	1d126 <net_buf_simple_pull_u8>
   19ec4:	f88d 0000 	strb.w	r0, [sp]
		data.data_len = len - 1;
   19ec8:	1e6b      	subs	r3, r5, #1
   19eca:	f88d 3001 	strb.w	r3, [sp, #1]
		data.data = ad->data;
   19ece:	6823      	ldr	r3, [r4, #0]
   19ed0:	9301      	str	r3, [sp, #4]

		if (!func(&data, user_data)) {
   19ed2:	4631      	mov	r1, r6
   19ed4:	4668      	mov	r0, sp
   19ed6:	47b8      	blx	r7
   19ed8:	b120      	cbz	r0, 19ee4 <bt_data_parse+0x48>
			return;
		}

		net_buf_simple_pull(ad, len - 1);
   19eda:	1e69      	subs	r1, r5, #1
   19edc:	4620      	mov	r0, r4
   19ede:	f003 f912 	bl	1d106 <net_buf_simple_pull>
   19ee2:	e7e0      	b.n	19ea6 <bt_data_parse+0xa>
	}
}
   19ee4:	b003      	add	sp, #12
   19ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00019ee8 <bt_hci_evt_create>:
#include <stdint.h>
#include <sys/byteorder.h>
#include <drivers/bluetooth/hci_driver.h>

struct net_buf *bt_hci_evt_create(uint8_t evt, uint8_t len)
{
   19ee8:	b570      	push	{r4, r5, r6, lr}
   19eea:	4606      	mov	r6, r0
   19eec:	460d      	mov	r5, r1
	struct bt_hci_evt_hdr *hdr;
	struct net_buf *buf;

	buf = bt_buf_get_evt(evt, false, K_FOREVER);
   19eee:	f04f 32ff 	mov.w	r2, #4294967295
   19ef2:	f04f 33ff 	mov.w	r3, #4294967295
   19ef6:	2100      	movs	r1, #0
   19ef8:	f7eb fae8 	bl	54cc <bt_buf_get_evt>
   19efc:	4604      	mov	r4, r0
   19efe:	2102      	movs	r1, #2
   19f00:	3008      	adds	r0, #8
   19f02:	f003 f8ef 	bl	1d0e4 <net_buf_simple_add>

	hdr = net_buf_add(buf, sizeof(*hdr));
	hdr->evt = evt;
   19f06:	7006      	strb	r6, [r0, #0]
	hdr->len = len;
   19f08:	7045      	strb	r5, [r0, #1]

	return buf;
}
   19f0a:	4620      	mov	r0, r4
   19f0c:	bd70      	pop	{r4, r5, r6, pc}

00019f0e <bt_hci_cmd_complete_create>:

struct net_buf *bt_hci_cmd_complete_create(uint16_t op, uint8_t plen)
{
   19f0e:	b538      	push	{r3, r4, r5, lr}
   19f10:	4605      	mov	r5, r0
	struct net_buf *buf;
	struct bt_hci_evt_cmd_complete *cc;

	buf = bt_hci_evt_create(BT_HCI_EVT_CMD_COMPLETE, sizeof(*cc) + plen);
   19f12:	3103      	adds	r1, #3
   19f14:	b2c9      	uxtb	r1, r1
   19f16:	200e      	movs	r0, #14
   19f18:	f7ff ffe6 	bl	19ee8 <bt_hci_evt_create>
   19f1c:	4604      	mov	r4, r0
   19f1e:	2103      	movs	r1, #3
   19f20:	3008      	adds	r0, #8
   19f22:	f003 f8df 	bl	1d0e4 <net_buf_simple_add>

	cc = net_buf_add(buf, sizeof(*cc));
	cc->ncmd = 1U;
   19f26:	2301      	movs	r3, #1
   19f28:	7003      	strb	r3, [r0, #0]
	cc->opcode = sys_cpu_to_le16(op);
   19f2a:	f8a0 5001 	strh.w	r5, [r0, #1]

	return buf;
}
   19f2e:	4620      	mov	r0, r4
   19f30:	bd38      	pop	{r3, r4, r5, pc}

00019f32 <bt_hci_cmd_status_create>:

struct net_buf *bt_hci_cmd_status_create(uint16_t op, uint8_t status)
{
   19f32:	b570      	push	{r4, r5, r6, lr}
   19f34:	4605      	mov	r5, r0
   19f36:	460e      	mov	r6, r1
	struct net_buf *buf;
	struct bt_hci_evt_cmd_status *cs;

	buf = bt_hci_evt_create(BT_HCI_EVT_CMD_STATUS, sizeof(*cs));
   19f38:	2104      	movs	r1, #4
   19f3a:	200f      	movs	r0, #15
   19f3c:	f7ff ffd4 	bl	19ee8 <bt_hci_evt_create>
   19f40:	4604      	mov	r4, r0
   19f42:	2104      	movs	r1, #4
   19f44:	3008      	adds	r0, #8
   19f46:	f003 f8cd 	bl	1d0e4 <net_buf_simple_add>

	cs = net_buf_add(buf, sizeof(*cs));
	cs->status = status;
   19f4a:	7006      	strb	r6, [r0, #0]
	cs->ncmd = 1U;
   19f4c:	2201      	movs	r2, #1
   19f4e:	7042      	strb	r2, [r0, #1]
	cs->opcode = sys_cpu_to_le16(op);
   19f50:	8045      	strh	r5, [r0, #2]

	return buf;
}
   19f52:	4620      	mov	r0, r4
   19f54:	bd70      	pop	{r4, r5, r6, pc}

00019f56 <is_adv_using_rand_addr>:
}
   19f56:	2000      	movs	r0, #0
   19f58:	4770      	bx	lr

00019f5a <bt_lookup_id_addr>:
}
   19f5a:	4608      	mov	r0, r1
   19f5c:	4770      	bx	lr

00019f5e <bt_id_set_private_addr>:
{
   19f5e:	b500      	push	{lr}
   19f60:	b083      	sub	sp, #12
	err = bt_rand(nrpa.val, sizeof(nrpa.val));
   19f62:	2106      	movs	r1, #6
   19f64:	4668      	mov	r0, sp
   19f66:	f001 ff13 	bl	1bd90 <bt_rand>
	if (err) {
   19f6a:	b110      	cbz	r0, 19f72 <bt_id_set_private_addr+0x14>
}
   19f6c:	b003      	add	sp, #12
   19f6e:	f85d fb04 	ldr.w	pc, [sp], #4
	BT_ADDR_SET_NRPA(&nrpa);
   19f72:	f89d 3005 	ldrb.w	r3, [sp, #5]
   19f76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   19f7a:	f88d 3005 	strb.w	r3, [sp, #5]
	err = set_random_address(&nrpa);
   19f7e:	4668      	mov	r0, sp
   19f80:	f7ec f804 	bl	5f8c <set_random_address>
	if (err)  {
   19f84:	e7f2      	b.n	19f6c <bt_id_set_private_addr+0xe>

00019f86 <bt_id_scan_random_addr_check>:
}
   19f86:	2001      	movs	r0, #1
   19f88:	4770      	bx	lr

00019f8a <get_adv_props_legacy>:
	switch (evt_type) {
   19f8a:	2804      	cmp	r0, #4
   19f8c:	d80a      	bhi.n	19fa4 <get_adv_props_legacy+0x1a>
   19f8e:	e8df f000 	tbb	[pc, r0]
   19f92:	0b03      	.short	0x0b03
   19f94:	050c      	.short	0x050c
   19f96:	07          	.byte	0x07
   19f97:	00          	.byte	0x00
   19f98:	2003      	movs	r0, #3
   19f9a:	4770      	bx	lr
		return 0;
   19f9c:	2000      	movs	r0, #0
   19f9e:	4770      	bx	lr
		return BT_GAP_ADV_PROP_SCAN_RESPONSE |
   19fa0:	200a      	movs	r0, #10
   19fa2:	4770      	bx	lr
		return 0;
   19fa4:	2000      	movs	r0, #0
   19fa6:	4770      	bx	lr
		return BT_GAP_ADV_PROP_CONNECTABLE |
   19fa8:	2005      	movs	r0, #5
}
   19faa:	4770      	bx	lr

00019fac <get_adv_type>:
	switch (evt_type) {
   19fac:	3810      	subs	r0, #16
   19fae:	280b      	cmp	r0, #11
   19fb0:	d80f      	bhi.n	19fd2 <get_adv_type+0x26>
   19fb2:	e8df f000 	tbb	[pc, r0]
   19fb6:	0e0a      	.short	0x0e0a
   19fb8:	100e0608 	.word	0x100e0608
   19fbc:	0e0e0e0e 	.word	0x0e0e0e0e
   19fc0:	0c0c      	.short	0x0c0c
   19fc2:	2000      	movs	r0, #0
   19fc4:	4770      	bx	lr
		return BT_GAP_ADV_TYPE_ADV_SCAN_IND;
   19fc6:	2002      	movs	r0, #2
   19fc8:	4770      	bx	lr
		return BT_GAP_ADV_TYPE_ADV_NONCONN_IND;
   19fca:	2003      	movs	r0, #3
   19fcc:	4770      	bx	lr
		return BT_GAP_ADV_TYPE_SCAN_RSP;
   19fce:	2004      	movs	r0, #4
   19fd0:	4770      	bx	lr
		return BT_GAP_ADV_TYPE_EXT_ADV;
   19fd2:	2005      	movs	r0, #5
   19fd4:	4770      	bx	lr
		return BT_GAP_ADV_TYPE_ADV_DIRECT_IND;
   19fd6:	2001      	movs	r0, #1
}
   19fd8:	4770      	bx	lr

00019fda <get_adv_props_extended>:
	return (evt_type ^ BT_HCI_LE_ADV_EVT_TYPE_LEGACY) & BIT_MASK(5);
   19fda:	f080 0010 	eor.w	r0, r0, #16
}
   19fde:	f000 001f 	and.w	r0, r0, #31
   19fe2:	4770      	bx	lr

00019fe4 <valid_le_scan_param>:
	if (param->type != BT_HCI_LE_SCAN_PASSIVE &&
   19fe4:	7803      	ldrb	r3, [r0, #0]
   19fe6:	2b01      	cmp	r3, #1
   19fe8:	d815      	bhi.n	1a016 <valid_le_scan_param+0x32>
	if (param->options & ~(BT_LE_SCAN_OPT_FILTER_DUPLICATE |
   19fea:	6843      	ldr	r3, [r0, #4]
   19fec:	f033 030f 	bics.w	r3, r3, #15
   19ff0:	d113      	bne.n	1a01a <valid_le_scan_param+0x36>
	if (param->interval < 0x0004 || param->interval > 0x4000) {
   19ff2:	8902      	ldrh	r2, [r0, #8]
   19ff4:	1f13      	subs	r3, r2, #4
   19ff6:	b29b      	uxth	r3, r3
   19ff8:	f643 71fc 	movw	r1, #16380	; 0x3ffc
   19ffc:	428b      	cmp	r3, r1
   19ffe:	d80e      	bhi.n	1a01e <valid_le_scan_param+0x3a>
	if (param->window < 0x0004 || param->window > 0x4000) {
   1a000:	8941      	ldrh	r1, [r0, #10]
   1a002:	1f0b      	subs	r3, r1, #4
   1a004:	b29b      	uxth	r3, r3
   1a006:	f643 70fc 	movw	r0, #16380	; 0x3ffc
   1a00a:	4283      	cmp	r3, r0
   1a00c:	d809      	bhi.n	1a022 <valid_le_scan_param+0x3e>
	if (param->window > param->interval) {
   1a00e:	428a      	cmp	r2, r1
   1a010:	d309      	bcc.n	1a026 <valid_le_scan_param+0x42>
	return true;
   1a012:	2001      	movs	r0, #1
   1a014:	4770      	bx	lr
		return false;
   1a016:	2000      	movs	r0, #0
   1a018:	4770      	bx	lr
		return false;
   1a01a:	2000      	movs	r0, #0
   1a01c:	4770      	bx	lr
		return false;
   1a01e:	2000      	movs	r0, #0
   1a020:	4770      	bx	lr
		return false;
   1a022:	2000      	movs	r0, #0
   1a024:	4770      	bx	lr
		return false;
   1a026:	2000      	movs	r0, #0
}
   1a028:	4770      	bx	lr

0001a02a <start_passive_scan>:
{
   1a02a:	b500      	push	{lr}
   1a02c:	b083      	sub	sp, #12
	if (fast_scan) {
   1a02e:	b178      	cbz	r0, 1a050 <start_passive_scan+0x26>
		window = BT_GAP_SCAN_FAST_WINDOW;
   1a030:	2330      	movs	r3, #48	; 0x30
		interval = BT_GAP_SCAN_FAST_INTERVAL;
   1a032:	2260      	movs	r2, #96	; 0x60
		scan.type = BT_HCI_LE_SCAN_PASSIVE;
   1a034:	2100      	movs	r1, #0
   1a036:	f88d 1000 	strb.w	r1, [sp]
		scan.interval = sys_cpu_to_le16(interval);
   1a03a:	f8ad 2001 	strh.w	r2, [sp, #1]
		scan.window = sys_cpu_to_le16(window);
   1a03e:	f8ad 3003 	strh.w	r3, [sp, #3]
		return start_le_scan_ext(&scan, NULL, 0);
   1a042:	460a      	mov	r2, r1
   1a044:	4668      	mov	r0, sp
   1a046:	f7ec f9a3 	bl	6390 <start_le_scan_ext>
}
   1a04a:	b003      	add	sp, #12
   1a04c:	f85d fb04 	ldr.w	pc, [sp], #4
		window = CONFIG_BT_BACKGROUND_SCAN_WINDOW;
   1a050:	2312      	movs	r3, #18
		interval = CONFIG_BT_BACKGROUND_SCAN_INTERVAL;
   1a052:	f44f 6200 	mov.w	r2, #2048	; 0x800
   1a056:	e7ed      	b.n	1a034 <start_passive_scan+0xa>

0001a058 <fragmented_advertisers_equal>:
{
   1a058:	b508      	push	{r3, lr}
	return a->sid == sid && bt_addr_le_cmp(&a->addr, addr) == 0;
   1a05a:	79c3      	ldrb	r3, [r0, #7]
   1a05c:	4293      	cmp	r3, r2
   1a05e:	d001      	beq.n	1a064 <fragmented_advertisers_equal+0xc>
   1a060:	2000      	movs	r0, #0
}
   1a062:	bd08      	pop	{r3, pc}
	return memcmp(a, b, sizeof(*a));
   1a064:	2207      	movs	r2, #7
   1a066:	f7fa fe0f 	bl	14c88 <memcmp>
	return a->sid == sid && bt_addr_le_cmp(&a->addr, addr) == 0;
   1a06a:	b908      	cbnz	r0, 1a070 <fragmented_advertisers_equal+0x18>
   1a06c:	2001      	movs	r0, #1
   1a06e:	e7f8      	b.n	1a062 <fragmented_advertisers_equal+0xa>
   1a070:	2000      	movs	r0, #0
   1a072:	e7f6      	b.n	1a062 <fragmented_advertisers_equal+0xa>

0001a074 <create_ext_adv_info>:
{
   1a074:	b538      	push	{r3, r4, r5, lr}
   1a076:	4605      	mov	r5, r0
   1a078:	460c      	mov	r4, r1
	scan_info->primary_phy = bt_get_phy(evt->prim_phy);
   1a07a:	7a40      	ldrb	r0, [r0, #9]
   1a07c:	f7ff fed9 	bl	19e32 <bt_get_phy>
   1a080:	7320      	strb	r0, [r4, #12]
	scan_info->secondary_phy = bt_get_phy(evt->sec_phy);
   1a082:	7aa8      	ldrb	r0, [r5, #10]
   1a084:	f7ff fed5 	bl	19e32 <bt_get_phy>
   1a088:	7360      	strb	r0, [r4, #13]
	scan_info->tx_power = evt->tx_power;
   1a08a:	f995 300c 	ldrsb.w	r3, [r5, #12]
   1a08e:	71a3      	strb	r3, [r4, #6]
	scan_info->rssi = evt->rssi;
   1a090:	f995 300d 	ldrsb.w	r3, [r5, #13]
   1a094:	7163      	strb	r3, [r4, #5]
	scan_info->sid = evt->sid;
   1a096:	7aeb      	ldrb	r3, [r5, #11]
   1a098:	7123      	strb	r3, [r4, #4]
	scan_info->interval = sys_le16_to_cpu(evt->interval);
   1a09a:	89eb      	ldrh	r3, [r5, #14]
   1a09c:	8163      	strh	r3, [r4, #10]
	scan_info->adv_type = get_adv_type(evt->evt_type);
   1a09e:	8828      	ldrh	r0, [r5, #0]
   1a0a0:	b2c0      	uxtb	r0, r0
   1a0a2:	f7ff ff83 	bl	19fac <get_adv_type>
   1a0a6:	71e0      	strb	r0, [r4, #7]
	scan_info->adv_props = get_adv_props_extended(evt->evt_type);
   1a0a8:	8828      	ldrh	r0, [r5, #0]
   1a0aa:	f7ff ff96 	bl	19fda <get_adv_props_extended>
   1a0ae:	8120      	strh	r0, [r4, #8]
}
   1a0b0:	bd38      	pop	{r3, r4, r5, pc}

0001a0b2 <per_adv_sync_terminate>:
{
   1a0b2:	b538      	push	{r3, r4, r5, lr}
   1a0b4:	4604      	mov	r4, r0
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_PER_ADV_TERMINATE_SYNC,
   1a0b6:	2102      	movs	r1, #2
   1a0b8:	f242 0046 	movw	r0, #8262	; 0x2046
   1a0bc:	f7eb fbda 	bl	5874 <bt_hci_cmd_create>
	if (!buf) {
   1a0c0:	b168      	cbz	r0, 1a0de <per_adv_sync_terminate+0x2c>
   1a0c2:	4605      	mov	r5, r0
   1a0c4:	2102      	movs	r1, #2
   1a0c6:	3008      	adds	r0, #8
   1a0c8:	f003 f80c 	bl	1d0e4 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
   1a0cc:	2200      	movs	r2, #0
   1a0ce:	8002      	strh	r2, [r0, #0]
	cp->handle = sys_cpu_to_le16(handle);
   1a0d0:	8004      	strh	r4, [r0, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_PER_ADV_TERMINATE_SYNC, buf,
   1a0d2:	4629      	mov	r1, r5
   1a0d4:	f242 0046 	movw	r0, #8262	; 0x2046
   1a0d8:	f7eb fc0a 	bl	58f0 <bt_hci_cmd_send_sync>
}
   1a0dc:	bd38      	pop	{r3, r4, r5, pc}
		return -ENOBUFS;
   1a0de:	f06f 0068 	mvn.w	r0, #104	; 0x68
   1a0e2:	e7fb      	b.n	1a0dc <per_adv_sync_terminate+0x2a>

0001a0e4 <per_adv_sync_delete>:
	atomic_clear(per_adv_sync->flags);
   1a0e4:	3014      	adds	r0, #20
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   1a0e6:	2300      	movs	r3, #0
   1a0e8:	f3bf 8f5b 	dmb	ish
   1a0ec:	e850 2f00 	ldrex	r2, [r0]
   1a0f0:	e840 3100 	strex	r1, r3, [r0]
   1a0f4:	2900      	cmp	r1, #0
   1a0f6:	d1f9      	bne.n	1a0ec <per_adv_sync_delete+0x8>
   1a0f8:	f3bf 8f5b 	dmb	ish
}
   1a0fc:	4770      	bx	lr

0001a0fe <bt_le_per_adv_sync_create_cancel>:
{
   1a0fe:	b510      	push	{r4, lr}
   1a100:	4604      	mov	r4, r0
	if (get_pending_per_adv_sync() != per_adv_sync) {
   1a102:	f7ec f9d5 	bl	64b0 <get_pending_per_adv_sync>
   1a106:	4284      	cmp	r4, r0
   1a108:	d10c      	bne.n	1a124 <bt_le_per_adv_sync_create_cancel+0x26>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_PER_ADV_CREATE_SYNC_CANCEL, 0);
   1a10a:	2100      	movs	r1, #0
   1a10c:	f242 0045 	movw	r0, #8261	; 0x2045
   1a110:	f7eb fbb0 	bl	5874 <bt_hci_cmd_create>
	if (!buf) {
   1a114:	4601      	mov	r1, r0
   1a116:	b140      	cbz	r0, 1a12a <bt_le_per_adv_sync_create_cancel+0x2c>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_PER_ADV_CREATE_SYNC_CANCEL, buf,
   1a118:	2200      	movs	r2, #0
   1a11a:	f242 0045 	movw	r0, #8261	; 0x2045
   1a11e:	f7eb fbe7 	bl	58f0 <bt_hci_cmd_send_sync>
}
   1a122:	bd10      	pop	{r4, pc}
		return -EINVAL;
   1a124:	f06f 0015 	mvn.w	r0, #21
   1a128:	e7fb      	b.n	1a122 <bt_le_per_adv_sync_create_cancel+0x24>
		return -ENOBUFS;
   1a12a:	f06f 0068 	mvn.w	r0, #104	; 0x68
   1a12e:	e7f8      	b.n	1a122 <bt_le_per_adv_sync_create_cancel+0x24>

0001a130 <bt_le_per_adv_sync_terminate>:
{
   1a130:	b508      	push	{r3, lr}
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1a132:	f3bf 8f5b 	dmb	ish
   1a136:	6943      	ldr	r3, [r0, #20]
   1a138:	f3bf 8f5b 	dmb	ish
	if (!atomic_test_bit(per_adv_sync->flags, BT_PER_ADV_SYNC_SYNCED)) {
   1a13c:	f013 0f02 	tst.w	r3, #2
   1a140:	d003      	beq.n	1a14a <bt_le_per_adv_sync_terminate+0x1a>
	err = per_adv_sync_terminate(per_adv_sync->handle);
   1a142:	8900      	ldrh	r0, [r0, #8]
   1a144:	f7ff ffb5 	bl	1a0b2 <per_adv_sync_terminate>
}
   1a148:	bd08      	pop	{r3, pc}
		return -EINVAL;
   1a14a:	f06f 0015 	mvn.w	r0, #21
   1a14e:	e7fb      	b.n	1a148 <bt_le_per_adv_sync_terminate+0x18>

0001a150 <bt_le_scan_set_enable>:
{
   1a150:	b508      	push	{r3, lr}
		return set_le_ext_scan_enable(enable, 0);
   1a152:	2100      	movs	r1, #0
   1a154:	f7ec f8e2 	bl	631c <set_le_ext_scan_enable>
}
   1a158:	bd08      	pop	{r3, pc}

0001a15a <bt_hci_le_per_adv_report>:
	if (buf->len < sizeof(*evt)) {
   1a15a:	8983      	ldrh	r3, [r0, #12]
   1a15c:	2b06      	cmp	r3, #6
   1a15e:	d800      	bhi.n	1a162 <bt_hci_le_per_adv_report+0x8>
   1a160:	4770      	bx	lr
{
   1a162:	b530      	push	{r4, r5, lr}
   1a164:	b083      	sub	sp, #12
	return net_buf_simple_pull_mem(&buf->b, len);
   1a166:	f100 0408 	add.w	r4, r0, #8
   1a16a:	2107      	movs	r1, #7
   1a16c:	4620      	mov	r0, r4
   1a16e:	f002 ffd2 	bl	1d116 <net_buf_simple_pull_mem>
   1a172:	4605      	mov	r5, r0
	per_adv_sync = bt_hci_get_per_adv_sync(sys_le16_to_cpu(evt->handle));
   1a174:	8800      	ldrh	r0, [r0, #0]
   1a176:	f7ec fbb3 	bl	68e0 <bt_hci_get_per_adv_sync>
	if (!per_adv_sync) {
   1a17a:	b1f0      	cbz	r0, 1a1ba <bt_hci_le_per_adv_report+0x60>
   1a17c:	f3bf 8f5b 	dmb	ish
   1a180:	6942      	ldr	r2, [r0, #20]
   1a182:	f3bf 8f5b 	dmb	ish
	if (atomic_test_bit(per_adv_sync->flags,
   1a186:	f012 0f10 	tst.w	r2, #16
   1a18a:	d116      	bne.n	1a1ba <bt_hci_le_per_adv_report+0x60>
	info.tx_power = evt->tx_power;
   1a18c:	f995 2002 	ldrsb.w	r2, [r5, #2]
   1a190:	f88d 2005 	strb.w	r2, [sp, #5]
	info.rssi = evt->rssi;
   1a194:	f995 2003 	ldrsb.w	r2, [r5, #3]
   1a198:	f88d 2006 	strb.w	r2, [sp, #6]
	info.cte_type = BIT(evt->cte_type);
   1a19c:	7929      	ldrb	r1, [r5, #4]
   1a19e:	2201      	movs	r2, #1
   1a1a0:	408a      	lsls	r2, r1
   1a1a2:	f88d 2007 	strb.w	r2, [sp, #7]
	info.addr = &per_adv_sync->addr;
   1a1a6:	9000      	str	r0, [sp, #0]
	info.sid = per_adv_sync->sid;
   1a1a8:	79c2      	ldrb	r2, [r0, #7]
   1a1aa:	f88d 2004 	strb.w	r2, [sp, #4]
	if (!per_adv_sync->report_truncated) {
   1a1ae:	7c02      	ldrb	r2, [r0, #16]
   1a1b0:	b952      	cbnz	r2, 1a1c8 <bt_hci_le_per_adv_report+0x6e>
		if (evt->data_status == BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_COMPLETE) {
   1a1b2:	796a      	ldrb	r2, [r5, #5]
   1a1b4:	b11a      	cbz	r2, 1a1be <bt_hci_le_per_adv_report+0x64>
			per_adv_sync->report_truncated = true;
   1a1b6:	2201      	movs	r2, #1
   1a1b8:	7402      	strb	r2, [r0, #16]
}
   1a1ba:	b003      	add	sp, #12
   1a1bc:	bd30      	pop	{r4, r5, pc}
			bt_hci_le_per_adv_report_recv(per_adv_sync, &buf->b, &info);
   1a1be:	466a      	mov	r2, sp
   1a1c0:	4621      	mov	r1, r4
   1a1c2:	f7ec fbaf 	bl	6924 <bt_hci_le_per_adv_report_recv>
   1a1c6:	e7f8      	b.n	1a1ba <bt_hci_le_per_adv_report+0x60>
	} else if (evt->data_status == BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_COMPLETE) {
   1a1c8:	796a      	ldrb	r2, [r5, #5]
   1a1ca:	2a00      	cmp	r2, #0
   1a1cc:	d1f5      	bne.n	1a1ba <bt_hci_le_per_adv_report+0x60>
		per_adv_sync->report_truncated = false;
   1a1ce:	7402      	strb	r2, [r0, #16]
   1a1d0:	e7f3      	b.n	1a1ba <bt_hci_le_per_adv_report+0x60>

0001a1d2 <bt_hci_le_adv_report>:
{
   1a1d2:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a1d4:	b085      	sub	sp, #20
   1a1d6:	4607      	mov	r7, r0
	return net_buf_simple_pull_u8(&buf->b);
   1a1d8:	f100 0608 	add.w	r6, r0, #8
   1a1dc:	4630      	mov	r0, r6
   1a1de:	f002 ffa2 	bl	1d126 <net_buf_simple_pull_u8>
	BT_DBG("Adv number of reports %u",  num_reports);
   1a1e2:	e02b      	b.n	1a23c <bt_hci_le_adv_report+0x6a>
	return net_buf_simple_pull_mem(&buf->b, len);
   1a1e4:	2109      	movs	r1, #9
   1a1e6:	4630      	mov	r0, r6
   1a1e8:	f002 ff95 	bl	1d116 <net_buf_simple_pull_mem>
   1a1ec:	4604      	mov	r4, r0
		adv_info.primary_phy = BT_GAP_LE_PHY_1M;
   1a1ee:	2301      	movs	r3, #1
   1a1f0:	f88d 300c 	strb.w	r3, [sp, #12]
		adv_info.secondary_phy = 0;
   1a1f4:	2200      	movs	r2, #0
   1a1f6:	f88d 200d 	strb.w	r2, [sp, #13]
		adv_info.tx_power = BT_GAP_TX_POWER_INVALID;
   1a1fa:	237f      	movs	r3, #127	; 0x7f
   1a1fc:	f88d 3006 	strb.w	r3, [sp, #6]
		adv_info.rssi = evt->data[evt->length];
   1a200:	7a03      	ldrb	r3, [r0, #8]
   1a202:	4403      	add	r3, r0
   1a204:	f993 3009 	ldrsb.w	r3, [r3, #9]
   1a208:	f88d 3005 	strb.w	r3, [sp, #5]
		adv_info.sid = BT_GAP_SID_INVALID;
   1a20c:	23ff      	movs	r3, #255	; 0xff
   1a20e:	f88d 3004 	strb.w	r3, [sp, #4]
		adv_info.interval = 0U;
   1a212:	f8ad 200a 	strh.w	r2, [sp, #10]
		adv_info.adv_type = evt->evt_type;
   1a216:	7800      	ldrb	r0, [r0, #0]
   1a218:	f88d 0007 	strb.w	r0, [sp, #7]
		adv_info.adv_props = get_adv_props_legacy(evt->evt_type);
   1a21c:	f7ff feb5 	bl	19f8a <get_adv_props_legacy>
   1a220:	f8ad 0008 	strh.w	r0, [sp, #8]
		le_adv_recv(&evt->addr, &adv_info, &buf->b, evt->length);
   1a224:	7a23      	ldrb	r3, [r4, #8]
   1a226:	4632      	mov	r2, r6
   1a228:	4669      	mov	r1, sp
   1a22a:	1c60      	adds	r0, r4, #1
   1a22c:	f7ec f99c 	bl	6568 <le_adv_recv>
		net_buf_pull(buf, evt->length + sizeof(adv_info.rssi));
   1a230:	7a21      	ldrb	r1, [r4, #8]
	return net_buf_simple_pull(&buf->b, len);
   1a232:	3101      	adds	r1, #1
   1a234:	4630      	mov	r0, r6
   1a236:	f002 ff66 	bl	1d106 <net_buf_simple_pull>
	while (num_reports--) {
   1a23a:	4628      	mov	r0, r5
   1a23c:	1e45      	subs	r5, r0, #1
   1a23e:	b2ed      	uxtb	r5, r5
   1a240:	b110      	cbz	r0, 1a248 <bt_hci_le_adv_report+0x76>
		if (buf->len < sizeof(*evt)) {
   1a242:	89bb      	ldrh	r3, [r7, #12]
   1a244:	2b08      	cmp	r3, #8
   1a246:	d8cd      	bhi.n	1a1e4 <bt_hci_le_adv_report+0x12>
}
   1a248:	b005      	add	sp, #20
   1a24a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001a24c <valid_cl_cte_rx_params>:
{
   1a24c:	b508      	push	{r3, lr}
	if (params->max_cte_count > BT_HCI_LE_SAMPLE_CTE_COUNT_MAX) {
   1a24e:	7883      	ldrb	r3, [r0, #2]
   1a250:	2b10      	cmp	r3, #16
   1a252:	d80d      	bhi.n	1a270 <valid_cl_cte_rx_params+0x24>
	if (params->cte_types & BT_DF_CTE_TYPE_AOA) {
   1a254:	f890 c000 	ldrb.w	ip, [r0]
   1a258:	f01c 0f01 	tst.w	ip, #1
   1a25c:	d101      	bne.n	1a262 <valid_cl_cte_rx_params+0x16>
	return true;
   1a25e:	2001      	movs	r0, #1
}
   1a260:	bd08      	pop	{r3, pc}
		return valid_cte_rx_common_params(params->cte_types, params->slot_durations,
   1a262:	6843      	ldr	r3, [r0, #4]
   1a264:	78c2      	ldrb	r2, [r0, #3]
   1a266:	7841      	ldrb	r1, [r0, #1]
   1a268:	4660      	mov	r0, ip
   1a26a:	f7ec fed3 	bl	7014 <valid_cte_rx_common_params>
   1a26e:	e7f7      	b.n	1a260 <valid_cl_cte_rx_params+0x14>
		return false;
   1a270:	2000      	movs	r0, #0
   1a272:	e7f5      	b.n	1a260 <valid_cl_cte_rx_params+0x14>

0001a274 <hci_df_read_ant_info>:
{
   1a274:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1a278:	b083      	sub	sp, #12
   1a27a:	4680      	mov	r8, r0
   1a27c:	460f      	mov	r7, r1
   1a27e:	4691      	mov	r9, r2
   1a280:	461e      	mov	r6, r3
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_ANT_INFO, NULL, &rsp);
   1a282:	aa01      	add	r2, sp, #4
   1a284:	2100      	movs	r1, #0
   1a286:	f242 0058 	movw	r0, #8280	; 0x2058
   1a28a:	f7eb fb31 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
   1a28e:	4605      	mov	r5, r0
   1a290:	b118      	cbz	r0, 1a29a <hci_df_read_ant_info+0x26>
}
   1a292:	4628      	mov	r0, r5
   1a294:	b003      	add	sp, #12
   1a296:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	rp = (void *)rsp->data;
   1a29a:	9801      	ldr	r0, [sp, #4]
   1a29c:	6884      	ldr	r4, [r0, #8]
	*switch_sample_rates = rp->switch_sample_rates;
   1a29e:	7863      	ldrb	r3, [r4, #1]
   1a2a0:	f888 3000 	strb.w	r3, [r8]
	*num_ant = rp->num_ant;
   1a2a4:	78a3      	ldrb	r3, [r4, #2]
   1a2a6:	703b      	strb	r3, [r7, #0]
	*max_switch_pattern_len = rp->max_switch_pattern_len;
   1a2a8:	78e3      	ldrb	r3, [r4, #3]
   1a2aa:	f889 3000 	strb.w	r3, [r9]
	*max_cte_len = rp->max_cte_len;
   1a2ae:	7923      	ldrb	r3, [r4, #4]
   1a2b0:	7033      	strb	r3, [r6, #0]
	net_buf_unref(rsp);
   1a2b2:	f002 fec1 	bl	1d038 <net_buf_unref>
	return 0;
   1a2b6:	e7ec      	b.n	1a292 <hci_df_read_ant_info+0x1e>

0001a2b8 <hci_df_set_cl_cte_rx_enable>:
{
   1a2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a2ba:	b089      	sub	sp, #36	; 0x24
   1a2bc:	4604      	mov	r4, r0
   1a2be:	4615      	mov	r5, r2
	if (enable) {
   1a2c0:	460f      	mov	r7, r1
   1a2c2:	b119      	cbz	r1, 1a2cc <hci_df_set_cl_cte_rx_enable+0x14>
		if (!valid_cl_cte_rx_params(params)) {
   1a2c4:	4610      	mov	r0, r2
   1a2c6:	f7ff ffc1 	bl	1a24c <valid_cl_cte_rx_params>
   1a2ca:	b368      	cbz	r0, 1a328 <hci_df_set_cl_cte_rx_enable+0x70>
	err = prepare_cl_cte_rx_enable_cmd_params(&buf, sync, params, enable);
   1a2cc:	463b      	mov	r3, r7
   1a2ce:	462a      	mov	r2, r5
   1a2d0:	4621      	mov	r1, r4
   1a2d2:	a804      	add	r0, sp, #16
   1a2d4:	f7ec fed6 	bl	7084 <prepare_cl_cte_rx_enable_cmd_params>
	if (err) {
   1a2d8:	4606      	mov	r6, r0
   1a2da:	b110      	cbz	r0, 1a2e2 <hci_df_set_cl_cte_rx_enable+0x2a>
}
   1a2dc:	4630      	mov	r0, r6
   1a2de:	b009      	add	sp, #36	; 0x24
   1a2e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	bt_hci_cmd_state_set_init(buf, &state, sync->flags, BT_PER_ADV_SYNC_CTE_ENABLED, enable);
   1a2e2:	9700      	str	r7, [sp, #0]
   1a2e4:	2305      	movs	r3, #5
   1a2e6:	f104 0214 	add.w	r2, r4, #20
   1a2ea:	a905      	add	r1, sp, #20
   1a2ec:	9804      	ldr	r0, [sp, #16]
   1a2ee:	f7eb faaf 	bl	5850 <bt_hci_cmd_state_set_init>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_CL_CTE_SAMPLING_ENABLE, buf, &rsp);
   1a2f2:	aa03      	add	r2, sp, #12
   1a2f4:	9904      	ldr	r1, [sp, #16]
   1a2f6:	f242 0053 	movw	r0, #8275	; 0x2053
   1a2fa:	f7eb faf9 	bl	58f0 <bt_hci_cmd_send_sync>
	if (err) {
   1a2fe:	4606      	mov	r6, r0
   1a300:	2800      	cmp	r0, #0
   1a302:	d1eb      	bne.n	1a2dc <hci_df_set_cl_cte_rx_enable+0x24>
	rp = (void *)rsp->data;
   1a304:	9803      	ldr	r0, [sp, #12]
   1a306:	6883      	ldr	r3, [r0, #8]
	if (sync->handle != sys_le16_to_cpu(rp->sync_handle)) {
   1a308:	8922      	ldrh	r2, [r4, #8]
   1a30a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
   1a30e:	429a      	cmp	r2, r3
   1a310:	d004      	beq.n	1a31c <hci_df_set_cl_cte_rx_enable+0x64>
		err = -EIO;
   1a312:	f06f 0604 	mvn.w	r6, #4
	net_buf_unref(rsp);
   1a316:	f002 fe8f 	bl	1d038 <net_buf_unref>
	return err;
   1a31a:	e7df      	b.n	1a2dc <hci_df_set_cl_cte_rx_enable+0x24>
		sync->cte_types = (enable ? params->cte_types : 0);
   1a31c:	b10f      	cbz	r7, 1a322 <hci_df_set_cl_cte_rx_enable+0x6a>
   1a31e:	782b      	ldrb	r3, [r5, #0]
   1a320:	e000      	b.n	1a324 <hci_df_set_cl_cte_rx_enable+0x6c>
   1a322:	2300      	movs	r3, #0
   1a324:	73e3      	strb	r3, [r4, #15]
   1a326:	e7f6      	b.n	1a316 <hci_df_set_cl_cte_rx_enable+0x5e>
			return -EINVAL;
   1a328:	f06f 0615 	mvn.w	r6, #21
   1a32c:	e7d6      	b.n	1a2dc <hci_df_set_cl_cte_rx_enable+0x24>

0001a32e <hci_df_prepare_connectionless_iq_report>:
	if (buf->len < sizeof(*evt)) {
   1a32e:	8983      	ldrh	r3, [r0, #12]
   1a330:	2b0b      	cmp	r3, #11
   1a332:	d932      	bls.n	1a39a <hci_df_prepare_connectionless_iq_report+0x6c>
{
   1a334:	b570      	push	{r4, r5, r6, lr}
   1a336:	460d      	mov	r5, r1
   1a338:	4616      	mov	r6, r2
	return net_buf_simple_pull_mem(&buf->b, len);
   1a33a:	210c      	movs	r1, #12
   1a33c:	3008      	adds	r0, #8
   1a33e:	f002 feea 	bl	1d116 <net_buf_simple_pull_mem>
   1a342:	4604      	mov	r4, r0
	per_adv_sync = bt_hci_get_per_adv_sync(sys_le16_to_cpu(evt->sync_handle));
   1a344:	8800      	ldrh	r0, [r0, #0]
   1a346:	f7ec facb 	bl	68e0 <bt_hci_get_per_adv_sync>
	if (!per_adv_sync) {
   1a34a:	b348      	cbz	r0, 1a3a0 <hci_df_prepare_connectionless_iq_report+0x72>
   1a34c:	f3bf 8f5b 	dmb	ish
   1a350:	6942      	ldr	r2, [r0, #20]
   1a352:	f3bf 8f5b 	dmb	ish
	if (!atomic_test_bit(per_adv_sync->flags, BT_PER_ADV_SYNC_CTE_ENABLED)) {
   1a356:	f012 0f20 	tst.w	r2, #32
   1a35a:	d024      	beq.n	1a3a6 <hci_df_prepare_connectionless_iq_report+0x78>
	if (!(per_adv_sync->cte_types & BIT(evt->cte_type))) {
   1a35c:	7bc2      	ldrb	r2, [r0, #15]
   1a35e:	79a1      	ldrb	r1, [r4, #6]
   1a360:	40ca      	lsrs	r2, r1
   1a362:	f012 0f01 	tst.w	r2, #1
   1a366:	d021      	beq.n	1a3ac <hci_df_prepare_connectionless_iq_report+0x7e>
	report->chan_idx = evt->chan_idx;
   1a368:	78a2      	ldrb	r2, [r4, #2]
   1a36a:	702a      	strb	r2, [r5, #0]
	report->rssi = sys_le16_to_cpu(evt->rssi);
   1a36c:	f9b4 2003 	ldrsh.w	r2, [r4, #3]
   1a370:	806a      	strh	r2, [r5, #2]
	report->rssi_ant_id = evt->rssi_ant_id;
   1a372:	7962      	ldrb	r2, [r4, #5]
   1a374:	712a      	strb	r2, [r5, #4]
	report->cte_type = BIT(evt->cte_type);
   1a376:	79a1      	ldrb	r1, [r4, #6]
   1a378:	2201      	movs	r2, #1
   1a37a:	408a      	lsls	r2, r1
   1a37c:	716a      	strb	r2, [r5, #5]
	report->packet_status = evt->packet_status;
   1a37e:	7a22      	ldrb	r2, [r4, #8]
   1a380:	71ea      	strb	r2, [r5, #7]
	report->slot_durations = evt->slot_durations;
   1a382:	79e2      	ldrb	r2, [r4, #7]
   1a384:	71aa      	strb	r2, [r5, #6]
	report->per_evt_counter = sys_le16_to_cpu(evt->per_evt_counter);
   1a386:	f8b4 2009 	ldrh.w	r2, [r4, #9]
   1a38a:	812a      	strh	r2, [r5, #8]
	report->sample_count = evt->sample_count;
   1a38c:	7ae2      	ldrb	r2, [r4, #11]
   1a38e:	72aa      	strb	r2, [r5, #10]
	report->sample = &evt->sample[0];
   1a390:	340c      	adds	r4, #12
   1a392:	60ec      	str	r4, [r5, #12]
	*per_adv_sync_to_report = per_adv_sync;
   1a394:	6030      	str	r0, [r6, #0]
	return 0;
   1a396:	2000      	movs	r0, #0
}
   1a398:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
   1a39a:	f06f 0015 	mvn.w	r0, #21
}
   1a39e:	4770      	bx	lr
		return -EINVAL;
   1a3a0:	f06f 0015 	mvn.w	r0, #21
   1a3a4:	e7f8      	b.n	1a398 <hci_df_prepare_connectionless_iq_report+0x6a>
		return -EINVAL;
   1a3a6:	f06f 0015 	mvn.w	r0, #21
   1a3aa:	e7f5      	b.n	1a398 <hci_df_prepare_connectionless_iq_report+0x6a>
		return -EINVAL;
   1a3ac:	f06f 0015 	mvn.w	r0, #21
   1a3b0:	e7f2      	b.n	1a398 <hci_df_prepare_connectionless_iq_report+0x6a>

0001a3b2 <bt_df_per_adv_sync_cte_rx_enable>:

int bt_df_per_adv_sync_cte_rx_enable(struct bt_le_per_adv_sync *sync,
				     const struct bt_df_per_adv_sync_cte_rx_param *params)
{
	CHECKIF(!sync) {
   1a3b2:	b130      	cbz	r0, 1a3c2 <bt_df_per_adv_sync_cte_rx_enable+0x10>
{
   1a3b4:	b508      	push	{r3, lr}
   1a3b6:	460a      	mov	r2, r1
		return -EINVAL;
	}
	CHECKIF(!params) {
   1a3b8:	b131      	cbz	r1, 1a3c8 <bt_df_per_adv_sync_cte_rx_enable+0x16>
		return -EINVAL;
	}

	return bt_df_set_per_adv_sync_cte_rx_enable(sync, true, params);
   1a3ba:	2101      	movs	r1, #1
   1a3bc:	f7ec feac 	bl	7118 <bt_df_set_per_adv_sync_cte_rx_enable>
}
   1a3c0:	bd08      	pop	{r3, pc}
		return -EINVAL;
   1a3c2:	f06f 0015 	mvn.w	r0, #21
}
   1a3c6:	4770      	bx	lr
		return -EINVAL;
   1a3c8:	f06f 0015 	mvn.w	r0, #21
   1a3cc:	e7f8      	b.n	1a3c0 <bt_df_per_adv_sync_cte_rx_enable+0xe>

0001a3ce <mem_init>:
#include "mem.h"

void mem_init(void *mem_pool, uint16_t mem_size, uint16_t mem_count,
	      void **mem_head)
{
	*mem_head = mem_pool;
   1a3ce:	6018      	str	r0, [r3, #0]

	/* Store free mem_count after the list's next pointer at an 32-bit
	 * aligned memory location to ensure atomic read/write (in ARM for now).
	 */
	*((uint16_t *)MROUND((uint8_t *)mem_pool + sizeof(mem_pool))) = mem_count;
   1a3d0:	1dc3      	adds	r3, r0, #7
   1a3d2:	f023 0303 	bic.w	r3, r3, #3
   1a3d6:	801a      	strh	r2, [r3, #0]

	/* Initialize next pointers to form a free list,
	 * next pointer is stored in the first 32-bit of each block
	 */
	(void)memset(((uint8_t *)mem_pool + (mem_size * (--mem_count))), 0,
   1a3d8:	3a01      	subs	r2, #1
   1a3da:	b292      	uxth	r2, r2
   1a3dc:	fb02 f301 	mul.w	r3, r2, r1
   1a3e0:	f04f 0c00 	mov.w	ip, #0
   1a3e4:	f840 c003 	str.w	ip, [r0, r3]
		     sizeof(mem_pool));
	while (mem_count--) {
   1a3e8:	1e53      	subs	r3, r2, #1
   1a3ea:	b29b      	uxth	r3, r3
   1a3ec:	b17a      	cbz	r2, 1a40e <mem_init+0x40>
{
   1a3ee:	b082      	sub	sp, #8
		uint32_t next;

		next = (uint32_t)((uint8_t *) mem_pool +
			       (mem_size * (mem_count + 1)));
   1a3f0:	fb03 1201 	mla	r2, r3, r1, r1
		next = (uint32_t)((uint8_t *) mem_pool +
   1a3f4:	4402      	add	r2, r0
   1a3f6:	9201      	str	r2, [sp, #4]
		memcpy(((uint8_t *)mem_pool + (mem_size * mem_count)),
   1a3f8:	fb03 fc01 	mul.w	ip, r3, r1
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1a3fc:	f840 200c 	str.w	r2, [r0, ip]
	while (mem_count--) {
   1a400:	461a      	mov	r2, r3
   1a402:	3b01      	subs	r3, #1
   1a404:	b29b      	uxth	r3, r3
   1a406:	2a00      	cmp	r2, #0
   1a408:	d1f2      	bne.n	1a3f0 <mem_init+0x22>
		       (void *)&next, sizeof(next));
	}
}
   1a40a:	b002      	add	sp, #8
   1a40c:	4770      	bx	lr
   1a40e:	4770      	bx	lr

0001a410 <mem_acquire>:

void *mem_acquire(void **mem_head)
{
   1a410:	4603      	mov	r3, r0
	if (*mem_head) {
   1a412:	6800      	ldr	r0, [r0, #0]
   1a414:	b170      	cbz	r0, 1a434 <mem_acquire+0x24>
		uint16_t free_count;
		void *head;
		void *mem;

		/* Get the free count from the list and decrement it */
		free_count = *((uint16_t *)MROUND((uint8_t *)*mem_head +
   1a416:	1dc2      	adds	r2, r0, #7
   1a418:	f022 0203 	bic.w	r2, r2, #3
   1a41c:	8812      	ldrh	r2, [r2, #0]
					       sizeof(mem_head)));
		free_count--;
   1a41e:	3a01      	subs	r2, #1
   1a420:	b292      	uxth	r2, r2

		mem = *mem_head;
		memcpy(&head, mem, sizeof(head));
   1a422:	6801      	ldr	r1, [r0, #0]

		/* Store free mem_count after the list's next pointer */
		if (head) {
   1a424:	b129      	cbz	r1, 1a432 <mem_acquire+0x22>
			*((uint16_t *)MROUND((uint8_t *)head + sizeof(head))) =
   1a426:	f101 0c07 	add.w	ip, r1, #7
   1a42a:	f02c 0c03 	bic.w	ip, ip, #3
   1a42e:	f8ac 2000 	strh.w	r2, [ip]
				free_count;
		}

		*mem_head = head;
   1a432:	6019      	str	r1, [r3, #0]
		return mem;
	}

	return NULL;
}
   1a434:	4770      	bx	lr

0001a436 <mem_release>:
void mem_release(void *mem, void **mem_head)
{
	uint16_t free_count = 0U;

	/* Get the free count from the list and increment it */
	if (*mem_head) {
   1a436:	680b      	ldr	r3, [r1, #0]
   1a438:	b173      	cbz	r3, 1a458 <mem_release+0x22>
		free_count = *((uint16_t *)MROUND((uint8_t *)*mem_head +
   1a43a:	3307      	adds	r3, #7
   1a43c:	f023 0303 	bic.w	r3, r3, #3
   1a440:	881a      	ldrh	r2, [r3, #0]
					       sizeof(mem_head)));
	}
	free_count++;
   1a442:	3201      	adds	r2, #1
   1a444:	f8d1 c000 	ldr.w	ip, [r1]
   1a448:	4603      	mov	r3, r0
   1a44a:	f843 cb07 	str.w	ip, [r3], #7

	memcpy(mem, mem_head, sizeof(mem));

	/* Store free mem_count after the list's next pointer */
	*((uint16_t *)MROUND((uint8_t *)mem + sizeof(mem))) = free_count;
   1a44e:	f023 0303 	bic.w	r3, r3, #3
   1a452:	801a      	strh	r2, [r3, #0]

	*mem_head = mem;
   1a454:	6008      	str	r0, [r1, #0]
}
   1a456:	4770      	bx	lr
	uint16_t free_count = 0U;
   1a458:	2200      	movs	r2, #0
   1a45a:	e7f2      	b.n	1a442 <mem_release+0xc>

0001a45c <mem_index_get>:
	return ((void *)((uint8_t *)mem_pool + (mem_size * index)));
}

uint16_t mem_index_get(void *mem, void *mem_pool, uint16_t mem_size)
{
	return ((uint8_t *)mem - (uint8_t *)mem_pool) / mem_size;
   1a45c:	1a40      	subs	r0, r0, r1
   1a45e:	fb90 f0f2 	sdiv	r0, r0, r2
}
   1a462:	b280      	uxth	r0, r0
   1a464:	4770      	bx	lr

0001a466 <mem_rcopy>:
 * @brief  Copy bytes in reverse
 * @details Example: [ 0x11 0x22 0x33 ] -> [ 0x33 0x22 0x11 ]
 */
void mem_rcopy(uint8_t *dst, uint8_t const *src, uint16_t len)
{
	src += len;
   1a466:	4411      	add	r1, r2
	while (len--) {
   1a468:	e004      	b.n	1a474 <mem_rcopy+0xe>
		*dst++ = *--src;
   1a46a:	f811 2d01 	ldrb.w	r2, [r1, #-1]!
   1a46e:	f800 2b01 	strb.w	r2, [r0], #1
	while (len--) {
   1a472:	461a      	mov	r2, r3
   1a474:	1e53      	subs	r3, r2, #1
   1a476:	b29b      	uxth	r3, r3
   1a478:	2a00      	cmp	r2, #0
   1a47a:	d1f6      	bne.n	1a46a <mem_rcopy+0x4>
	}
}
   1a47c:	4770      	bx	lr

0001a47e <mem_nz>:
 * @brief Determine if src[0..len-1] contains one or more non-zero bytes
 * @return 0 if all bytes are zero; otherwise 1
 */
uint8_t mem_nz(uint8_t *src, uint16_t len)
{
	while (len--) {
   1a47e:	460b      	mov	r3, r1
   1a480:	3901      	subs	r1, #1
   1a482:	b289      	uxth	r1, r1
   1a484:	b12b      	cbz	r3, 1a492 <mem_nz+0x14>
		if (*src++) {
   1a486:	f810 3b01 	ldrb.w	r3, [r0], #1
   1a48a:	2b00      	cmp	r3, #0
   1a48c:	d0f7      	beq.n	1a47e <mem_nz>
			return 1;
   1a48e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   1a490:	4770      	bx	lr
	return 0;
   1a492:	2000      	movs	r0, #0
   1a494:	4770      	bx	lr

0001a496 <memq_init>:
 * @return          Initial link-element
 */
memq_link_t *memq_init(memq_link_t *link, memq_link_t **head, memq_link_t **tail)
{
	/* Head and tail pointer to the initial link - forms an empty queue */
	*head = *tail = link;
   1a496:	6010      	str	r0, [r2, #0]
   1a498:	6008      	str	r0, [r1, #0]

	return link;
}
   1a49a:	4770      	bx	lr

0001a49c <memq_enqueue>:
 * @return             New tail. Note: Does not point to the new mem
 */
memq_link_t *memq_enqueue(memq_link_t *link, void *mem, memq_link_t **tail)
{
	/* Let the old tail element point to the new tail element */
	(*tail)->next = link;
   1a49c:	f8d2 c000 	ldr.w	ip, [r2]
   1a4a0:	f8cc 0000 	str.w	r0, [ip]

	/* Let the old tail element point the the new memory */
	(*tail)->mem = mem;
   1a4a4:	f8d2 c000 	ldr.w	ip, [r2]
   1a4a8:	f8cc 1004 	str.w	r1, [ip, #4]

	/* Update the tail-pointer to point to the new tail element.
	 * The new tail-element is not expected to point to anything sensible
	 */
	cpu_dmb(); /* Ensure data accesses are synchronized */
	*tail = link; /* Commit: enqueue of memq node */
   1a4ac:	6010      	str	r0, [r2, #0]

	return link;
}
   1a4ae:	4770      	bx	lr

0001a4b0 <memq_peek>:
 * @return         head or NULL if queue is empty
 */
memq_link_t *memq_peek(memq_link_t *head, memq_link_t *tail, void **mem)
{
	/* If head and tail are equal, then queue empty */
	if (head == tail) {
   1a4b0:	4288      	cmp	r0, r1
   1a4b2:	d003      	beq.n	1a4bc <memq_peek+0xc>
		return NULL;
	}

	/* Extract the head link-element's memory */
	if (mem) {
   1a4b4:	b11a      	cbz	r2, 1a4be <memq_peek+0xe>
		*mem = head->mem;
   1a4b6:	6843      	ldr	r3, [r0, #4]
   1a4b8:	6013      	str	r3, [r2, #0]
   1a4ba:	4770      	bx	lr
		return NULL;
   1a4bc:	2000      	movs	r0, #0
	}

	return head; /* queue was not empty */
}
   1a4be:	4770      	bx	lr

0001a4c0 <memq_dequeue>:
 * @param head[in,out] Pointer to head link-element of queue. Will be updated
 * @param mem[out]     The memory pointed to by head-element
 * @return             head or NULL if queue is empty
 */
memq_link_t *memq_dequeue(memq_link_t *tail, memq_link_t **head, void **mem)
{
   1a4c0:	b510      	push	{r4, lr}
   1a4c2:	460c      	mov	r4, r1
	memq_link_t *old_head;

	/* Use memq peek to get the old head and its mem */
	old_head = memq_peek(*head, tail, mem);
   1a4c4:	4601      	mov	r1, r0
   1a4c6:	6820      	ldr	r0, [r4, #0]
   1a4c8:	f7ff fff2 	bl	1a4b0 <memq_peek>
	if (old_head == NULL) {
   1a4cc:	b108      	cbz	r0, 1a4d2 <memq_dequeue+0x12>
		return NULL; /* queue is empty */
	}

	/* Update the head-pointer to point to the new head element */
	*head = old_head->next;
   1a4ce:	6803      	ldr	r3, [r0, #0]
   1a4d0:	6023      	str	r3, [r4, #0]

	return old_head;
}
   1a4d2:	bd10      	pop	{r4, pc}

0001a4d4 <util_ones_count_get>:
 * @param octets_len Must not be bigger than 255/8 = 31 bytes
 *
 * @return popcnt of 'octets'
 */
uint8_t util_ones_count_get(const uint8_t *octets, uint8_t octets_len)
{
   1a4d4:	b500      	push	{lr}
   1a4d6:	4686      	mov	lr, r0
	uint8_t one_count = 0U;
   1a4d8:	2000      	movs	r0, #0

	while (octets_len--) {
   1a4da:	e009      	b.n	1a4f0 <util_ones_count_get+0x1c>
		uint8_t bite;

		bite = *octets;
		while (bite) {
			bite &= (bite - 1);
   1a4dc:	1e5a      	subs	r2, r3, #1
   1a4de:	b252      	sxtb	r2, r2
   1a4e0:	4013      	ands	r3, r2
			one_count++;
   1a4e2:	3001      	adds	r0, #1
   1a4e4:	b2c0      	uxtb	r0, r0
		while (bite) {
   1a4e6:	2b00      	cmp	r3, #0
   1a4e8:	d1f8      	bne.n	1a4dc <util_ones_count_get+0x8>
		}
		octets++;
   1a4ea:	f10e 0e01 	add.w	lr, lr, #1
	while (octets_len--) {
   1a4ee:	4661      	mov	r1, ip
   1a4f0:	1e4b      	subs	r3, r1, #1
   1a4f2:	fa5f fc83 	uxtb.w	ip, r3
   1a4f6:	b111      	cbz	r1, 1a4fe <util_ones_count_get+0x2a>
		bite = *octets;
   1a4f8:	f89e 3000 	ldrb.w	r3, [lr]
		while (bite) {
   1a4fc:	e7f3      	b.n	1a4e6 <util_ones_count_get+0x12>
	}

	return one_count;
}
   1a4fe:	f85d fb04 	ldr.w	pc, [sp], #4

0001a502 <ticker_by_next_slot_get>:
{
   1a502:	b5f0      	push	{r4, r5, r6, r7, lr}
	node = instance->nodes;
   1a504:	6805      	ldr	r5, [r0, #0]
	_ticker_id_head = *ticker_id_head;
   1a506:	f891 e000 	ldrb.w	lr, [r1]
	_ticks_to_expire = *ticks_to_expire;
   1a50a:	681c      	ldr	r4, [r3, #0]
	if ((_ticker_id_head == TICKER_NULL) ||
   1a50c:	f1be 0fff 	cmp.w	lr, #255	; 0xff
   1a510:	d003      	beq.n	1a51a <ticker_by_next_slot_get+0x18>
   1a512:	6816      	ldr	r6, [r2, #0]
   1a514:	6947      	ldr	r7, [r0, #20]
   1a516:	42be      	cmp	r6, r7
   1a518:	d016      	beq.n	1a548 <ticker_by_next_slot_get+0x46>
		_ticker_id_head = instance->ticker_id_head;
   1a51a:	f890 e01d 	ldrb.w	lr, [r0, #29]
		*ticks_current = instance->ticks_current;
   1a51e:	6940      	ldr	r0, [r0, #20]
   1a520:	6010      	str	r0, [r2, #0]
		_ticks_to_expire = 0U;
   1a522:	2400      	movs	r4, #0
	while (_ticker_id_head != TICKER_NULL) {
   1a524:	f1be 0fff 	cmp.w	lr, #255	; 0xff
   1a528:	d017      	beq.n	1a55a <ticker_by_next_slot_get+0x58>
		ticker = &node[_ticker_id_head];
   1a52a:	eb0e 0c4e 	add.w	ip, lr, lr, lsl #1
   1a52e:	ea4f 100c 	mov.w	r0, ip, lsl #4
   1a532:	eb05 1c0c 	add.w	ip, r5, ip, lsl #4
			if (ticker->ticks_slot) {
   1a536:	f8dc 2018 	ldr.w	r2, [ip, #24]
   1a53a:	b972      	cbnz	r2, 1a55a <ticker_by_next_slot_get+0x58>
		_ticks_to_expire += ticker->ticks_to_expire;
   1a53c:	f8dc 2008 	ldr.w	r2, [ip, #8]
   1a540:	4414      	add	r4, r2
		_ticker_id_head = ticker->next;
   1a542:	f815 e000 	ldrb.w	lr, [r5, r0]
   1a546:	e7ed      	b.n	1a524 <ticker_by_next_slot_get+0x22>
		ticker = &node[_ticker_id_head];
   1a548:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
   1a54c:	ea4f 120e 	mov.w	r2, lr, lsl #4
   1a550:	eb05 1c0e 	add.w	ip, r5, lr, lsl #4
		_ticker_id_head = ticker->next;
   1a554:	f815 e002 	ldrb.w	lr, [r5, r2]
   1a558:	e7e4      	b.n	1a524 <ticker_by_next_slot_get+0x22>
	if (_ticker_id_head != TICKER_NULL) {
   1a55a:	f1be 0fff 	cmp.w	lr, #255	; 0xff
   1a55e:	d002      	beq.n	1a566 <ticker_by_next_slot_get+0x64>
		_ticks_to_expire += ticker->ticks_to_expire;
   1a560:	f8dc 2008 	ldr.w	r2, [ip, #8]
   1a564:	4414      	add	r4, r2
	*ticker_id_head = _ticker_id_head;
   1a566:	f881 e000 	strb.w	lr, [r1]
	*ticks_to_expire = _ticks_to_expire;
   1a56a:	601c      	str	r4, [r3, #0]
}
   1a56c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001a56e <ticker_enqueue>:
{
   1a56e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1a572:	4680      	mov	r8, r0
   1a574:	4608      	mov	r0, r1
	node = &instance->nodes[0];
   1a576:	f8d8 6000 	ldr.w	r6, [r8]
	ticker_new = &node[id];
   1a57a:	eb01 0741 	add.w	r7, r1, r1, lsl #1
   1a57e:	0139      	lsls	r1, r7, #4
   1a580:	eb06 1707 	add.w	r7, r6, r7, lsl #4
	ticks_to_expire = ticker_new->ticks_to_expire;
   1a584:	68bc      	ldr	r4, [r7, #8]
	current = instance->ticker_id_head;
   1a586:	f898 201d 	ldrb.w	r2, [r8, #29]
	previous = TICKER_NULL;
   1a58a:	f04f 0eff 	mov.w	lr, #255	; 0xff
	while ((current != TICKER_NULL) && (ticks_to_expire >=
   1a58e:	e002      	b.n	1a596 <ticker_enqueue+0x28>
		previous = current;
   1a590:	4696      	mov	lr, r2
		current = ticker_current->next;
   1a592:	f816 200c 	ldrb.w	r2, [r6, ip]
	while ((current != TICKER_NULL) && (ticks_to_expire >=
   1a596:	2aff      	cmp	r2, #255	; 0xff
   1a598:	d010      	beq.n	1a5bc <ticker_enqueue+0x4e>
		(ticker_current = &node[current])->ticks_to_expire))) {
   1a59a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
   1a59e:	ea4f 1c03 	mov.w	ip, r3, lsl #4
   1a5a2:	eb06 1303 	add.w	r3, r6, r3, lsl #4
		(ticks_to_expire_current =
   1a5a6:	689d      	ldr	r5, [r3, #8]
	while ((current != TICKER_NULL) && (ticks_to_expire >=
   1a5a8:	42ac      	cmp	r4, r5
   1a5aa:	d307      	bcc.n	1a5bc <ticker_enqueue+0x4e>
		if (ticks_to_expire == 0 && (ticker_new->lazy_current >
   1a5ac:	1b64      	subs	r4, r4, r5
   1a5ae:	d1ef      	bne.n	1a590 <ticker_enqueue+0x22>
   1a5b0:	f8b7 901e 	ldrh.w	r9, [r7, #30]
					     ticker_current->lazy_current)) {
   1a5b4:	8bdb      	ldrh	r3, [r3, #30]
		if (ticks_to_expire == 0 && (ticker_new->lazy_current >
   1a5b6:	4599      	cmp	r9, r3
   1a5b8:	d9ea      	bls.n	1a590 <ticker_enqueue+0x22>
			ticks_to_expire = ticks_to_expire_current;
   1a5ba:	462c      	mov	r4, r5
	ticker_new->ticks_to_expire = ticks_to_expire;
   1a5bc:	60bc      	str	r4, [r7, #8]
	ticker_new->next = current;
   1a5be:	5472      	strb	r2, [r6, r1]
	if (previous == TICKER_NULL) {
   1a5c0:	f1be 0fff 	cmp.w	lr, #255	; 0xff
   1a5c4:	d010      	beq.n	1a5e8 <ticker_enqueue+0x7a>
		node[previous].next = id;
   1a5c6:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
   1a5ca:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   1a5ce:	f806 000e 	strb.w	r0, [r6, lr]
	if (current != TICKER_NULL) {
   1a5d2:	2aff      	cmp	r2, #255	; 0xff
   1a5d4:	d006      	beq.n	1a5e4 <ticker_enqueue+0x76>
		node[current].ticks_to_expire -= ticks_to_expire;
   1a5d6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   1a5da:	eb06 1202 	add.w	r2, r6, r2, lsl #4
   1a5de:	6893      	ldr	r3, [r2, #8]
   1a5e0:	1b1b      	subs	r3, r3, r4
   1a5e2:	6093      	str	r3, [r2, #8]
}
   1a5e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		instance->ticker_id_head = id;
   1a5e8:	f888 001d 	strb.w	r0, [r8, #29]
   1a5ec:	e7f1      	b.n	1a5d2 <ticker_enqueue+0x64>

0001a5ee <ticker_dequeue>:
{
   1a5ee:	b530      	push	{r4, r5, lr}
	node = &instance->nodes[0];
   1a5f0:	6804      	ldr	r4, [r0, #0]
	previous = instance->ticker_id_head;
   1a5f2:	7f45      	ldrb	r5, [r0, #29]
	current = previous;
   1a5f4:	462b      	mov	r3, r5
	total = 0U;
   1a5f6:	f04f 0c00 	mov.w	ip, #0
	ticker_current = 0;
   1a5fa:	4662      	mov	r2, ip
	while (current != TICKER_NULL) {
   1a5fc:	e004      	b.n	1a608 <ticker_dequeue+0x1a>
		total += ticker_current->ticks_to_expire;
   1a5fe:	6895      	ldr	r5, [r2, #8]
   1a600:	44ac      	add	ip, r5
		previous = current;
   1a602:	461d      	mov	r5, r3
		current = ticker_current->next;
   1a604:	f814 300e 	ldrb.w	r3, [r4, lr]
	while (current != TICKER_NULL) {
   1a608:	2bff      	cmp	r3, #255	; 0xff
   1a60a:	d007      	beq.n	1a61c <ticker_dequeue+0x2e>
		ticker_current = &node[current];
   1a60c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   1a610:	ea4f 1e02 	mov.w	lr, r2, lsl #4
   1a614:	eb04 1202 	add.w	r2, r4, r2, lsl #4
		if (current == id) {
   1a618:	428b      	cmp	r3, r1
   1a61a:	d1f0      	bne.n	1a5fe <ticker_dequeue+0x10>
	if (current == TICKER_NULL) {
   1a61c:	2bff      	cmp	r3, #255	; 0xff
   1a61e:	d015      	beq.n	1a64c <ticker_dequeue+0x5e>
	if (previous == current) {
   1a620:	429d      	cmp	r5, r3
   1a622:	d010      	beq.n	1a646 <ticker_dequeue+0x58>
	timeout = ticker_current->ticks_to_expire;
   1a624:	6890      	ldr	r0, [r2, #8]
	node[previous].next = ticker_current->next;
   1a626:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   1a62a:	012d      	lsls	r5, r5, #4
   1a62c:	7813      	ldrb	r3, [r2, #0]
   1a62e:	5563      	strb	r3, [r4, r5]
	if (ticker_current->next != TICKER_NULL) {
   1a630:	2bff      	cmp	r3, #255	; 0xff
   1a632:	d006      	beq.n	1a642 <ticker_dequeue+0x54>
		node[ticker_current->next].ticks_to_expire += timeout;
   1a634:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1a638:	eb04 1403 	add.w	r4, r4, r3, lsl #4
   1a63c:	68a3      	ldr	r3, [r4, #8]
   1a63e:	4403      	add	r3, r0
   1a640:	60a3      	str	r3, [r4, #8]
	return (total + timeout);
   1a642:	4460      	add	r0, ip
}
   1a644:	bd30      	pop	{r4, r5, pc}
		instance->ticker_id_head = ticker_current->next;
   1a646:	7813      	ldrb	r3, [r2, #0]
   1a648:	7743      	strb	r3, [r0, #29]
   1a64a:	e7eb      	b.n	1a624 <ticker_dequeue+0x36>
		return 0;
   1a64c:	2000      	movs	r0, #0
   1a64e:	e7f9      	b.n	1a644 <ticker_dequeue+0x56>

0001a650 <ticker_resolve_collision>:
{
   1a650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a654:	b085      	sub	sp, #20
	if ((ticker->priority != TICKER_PRIORITY_CRITICAL) &&
   1a656:	f991 b02d 	ldrsb.w	fp, [r1, #45]	; 0x2d
   1a65a:	f11b 0f80 	cmn.w	fp, #128	; 0x80
   1a65e:	d07e      	beq.n	1a75e <ticker_resolve_collision+0x10e>
	    (ticker->next != TICKER_NULL)) {
   1a660:	f891 9000 	ldrb.w	r9, [r1]
	if ((ticker->priority != TICKER_PRIORITY_CRITICAL) &&
   1a664:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
   1a668:	d07d      	beq.n	1a766 <ticker_resolve_collision+0x116>
		int32_t lazy_current = ticker->lazy_current;
   1a66a:	8bca      	ldrh	r2, [r1, #30]
   1a66c:	9202      	str	r2, [sp, #8]
		if (lazy_current >= ticker->lazy_periodic) {
   1a66e:	8b8b      	ldrh	r3, [r1, #28]
   1a670:	429a      	cmp	r2, r3
   1a672:	d301      	bcc.n	1a678 <ticker_resolve_collision+0x28>
			lazy_current -= ticker->lazy_periodic;
   1a674:	1ad3      	subs	r3, r2, r3
   1a676:	9302      	str	r3, [sp, #8]
		uint32_t current_age = ticker->ticks_periodic +
   1a678:	f8d1 8004 	ldr.w	r8, [r1, #4]
   1a67c:	9b02      	ldr	r3, [sp, #8]
   1a67e:	fb03 8308 	mla	r3, r3, r8, r8
   1a682:	9303      	str	r3, [sp, #12]
		uint32_t acc_ticks_to_expire = 0U;
   1a684:	2200      	movs	r2, #0
		while (id_head != TICKER_NULL) {
   1a686:	e03d      	b.n	1a704 <ticker_resolve_collision+0xb4>
				id_head = ticker_next->next;
   1a688:	f810 9007 	ldrb.w	r9, [r0, r7]
				continue;
   1a68c:	e03a      	b.n	1a704 <ticker_resolve_collision+0xb4>
					  0U :
   1a68e:	4676      	mov	r6, lr
			uint32_t next_age = (ticker_next->ticks_periodic == 0U ?
   1a690:	fb0e 6603 	mla	r6, lr, r3, r6
				(ticker->ticks_periodic == 0U) ||
   1a694:	f1b8 0f00 	cmp.w	r8, #0
   1a698:	d006      	beq.n	1a6a8 <ticker_resolve_collision+0x58>
   1a69a:	f8dd e00c 	ldr.w	lr, [sp, #12]
   1a69e:	45b6      	cmp	lr, r6
   1a6a0:	d911      	bls.n	1a6c6 <ticker_resolve_collision+0x76>
   1a6a2:	f04f 0e01 	mov.w	lr, #1
   1a6a6:	e001      	b.n	1a6ac <ticker_resolve_collision+0x5c>
   1a6a8:	f04f 0e01 	mov.w	lr, #1
			uint8_t current_is_older =
   1a6ac:	fa5f fe8e 	uxtb.w	lr, lr
   1a6b0:	f8cd e004 	str.w	lr, [sp, #4]
					(ticker->ticks_periodic != 0U) &&
   1a6b4:	f1b8 0f00 	cmp.w	r8, #0
   1a6b8:	d008      	beq.n	1a6cc <ticker_resolve_collision+0x7c>
   1a6ba:	f8dd e00c 	ldr.w	lr, [sp, #12]
   1a6be:	45b6      	cmp	lr, r6
   1a6c0:	d345      	bcc.n	1a74e <ticker_resolve_collision+0xfe>
   1a6c2:	2600      	movs	r6, #0
   1a6c4:	e003      	b.n	1a6ce <ticker_resolve_collision+0x7e>
				(ticker->ticks_periodic == 0U) ||
   1a6c6:	f04f 0e00 	mov.w	lr, #0
   1a6ca:	e7ef      	b.n	1a6ac <ticker_resolve_collision+0x5c>
					(ticker->ticks_periodic != 0U) &&
   1a6cc:	2600      	movs	r6, #0
			uint8_t next_is_older =
   1a6ce:	b2f6      	uxtb	r6, r6
			uint8_t next_force = (ticker_next->force > ticker->force);
   1a6d0:	f899 9003 	ldrb.w	r9, [r9, #3]
   1a6d4:	f891 e003 	ldrb.w	lr, [r1, #3]
				(lazy_next - ticker_next->priority) >
   1a6d8:	eba3 030c 	sub.w	r3, r3, ip
				(lazy_current - ticker->priority);
   1a6dc:	f8dd a008 	ldr.w	sl, [sp, #8]
   1a6e0:	ebaa 0a0b 	sub.w	sl, sl, fp
			if (!lazy_next_periodic_skip &&
   1a6e4:	42ac      	cmp	r4, r5
   1a6e6:	d30b      	bcc.n	1a700 <ticker_resolve_collision+0xb0>
   1a6e8:	45f1      	cmp	r9, lr
   1a6ea:	d840      	bhi.n	1a76e <ticker_resolve_collision+0x11e>
			    (next_force ||
   1a6ec:	f11c 0f80 	cmn.w	ip, #128	; 0x80
   1a6f0:	d03f      	beq.n	1a772 <ticker_resolve_collision+0x122>
			     next_is_critical ||
   1a6f2:	4553      	cmp	r3, sl
   1a6f4:	dd02      	ble.n	1a6fc <ticker_resolve_collision+0xac>
			     (next_has_priority && !current_is_older) ||
   1a6f6:	9b01      	ldr	r3, [sp, #4]
   1a6f8:	2b00      	cmp	r3, #0
   1a6fa:	d03c      	beq.n	1a776 <ticker_resolve_collision+0x126>
   1a6fc:	45e3      	cmp	fp, ip
   1a6fe:	d028      	beq.n	1a752 <ticker_resolve_collision+0x102>
			id_head = ticker_next->next;
   1a700:	f810 9007 	ldrb.w	r9, [r0, r7]
		while (id_head != TICKER_NULL) {
   1a704:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
   1a708:	d027      	beq.n	1a75a <ticker_resolve_collision+0x10a>
			struct ticker_node *ticker_next = &nodes[id_head];
   1a70a:	eb09 0949 	add.w	r9, r9, r9, lsl #1
   1a70e:	ea4f 1709 	mov.w	r7, r9, lsl #4
   1a712:	eb00 1909 	add.w	r9, r0, r9, lsl #4
			acc_ticks_to_expire += ticker_next->ticks_to_expire;
   1a716:	f8d9 6008 	ldr.w	r6, [r9, #8]
   1a71a:	4432      	add	r2, r6
			if (acc_ticks_to_expire > ticker->ticks_slot) {
   1a71c:	698b      	ldr	r3, [r1, #24]
   1a71e:	4293      	cmp	r3, r2
   1a720:	d323      	bcc.n	1a76a <ticker_resolve_collision+0x11a>
			if (ticker_next->ticks_slot == 0U) {
   1a722:	f8d9 3018 	ldr.w	r3, [r9, #24]
   1a726:	2b00      	cmp	r3, #0
   1a728:	d0ae      	beq.n	1a688 <ticker_resolve_collision+0x38>
			int32_t lazy_next = ticker_next->lazy_current;
   1a72a:	f8b9 401e 	ldrh.w	r4, [r9, #30]
   1a72e:	4623      	mov	r3, r4
				ticker_next->lazy_periodic > lazy_next;
   1a730:	f8b9 501c 	ldrh.w	r5, [r9, #28]
			if (!lazy_next_periodic_skip) {
   1a734:	42ac      	cmp	r4, r5
   1a736:	d300      	bcc.n	1a73a <ticker_resolve_collision+0xea>
				lazy_next -= ticker_next->lazy_periodic;
   1a738:	1b63      	subs	r3, r4, r5
				ticker_next->priority;
   1a73a:	f999 c02d 	ldrsb.w	ip, [r9, #45]	; 0x2d
			uint32_t next_age = (ticker_next->ticks_periodic == 0U ?
   1a73e:	f8d9 e004 	ldr.w	lr, [r9, #4]
					  0U :
   1a742:	f1be 0f00 	cmp.w	lr, #0
   1a746:	d0a2      	beq.n	1a68e <ticker_resolve_collision+0x3e>
   1a748:	ebae 0606 	sub.w	r6, lr, r6
   1a74c:	e7a0      	b.n	1a690 <ticker_resolve_collision+0x40>
					(ticker->ticks_periodic != 0U) &&
   1a74e:	2601      	movs	r6, #1
   1a750:	e7bd      	b.n	1a6ce <ticker_resolve_collision+0x7e>
			     (equal_priority && next_is_older))) {
   1a752:	2e00      	cmp	r6, #0
   1a754:	d0d4      	beq.n	1a700 <ticker_resolve_collision+0xb0>
				return 1U;
   1a756:	2001      	movs	r0, #1
   1a758:	e002      	b.n	1a760 <ticker_resolve_collision+0x110>
	return 0U;
   1a75a:	2000      	movs	r0, #0
   1a75c:	e000      	b.n	1a760 <ticker_resolve_collision+0x110>
   1a75e:	2000      	movs	r0, #0
}
   1a760:	b005      	add	sp, #20
   1a762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	return 0U;
   1a766:	2000      	movs	r0, #0
   1a768:	e7fa      	b.n	1a760 <ticker_resolve_collision+0x110>
   1a76a:	2000      	movs	r0, #0
   1a76c:	e7f8      	b.n	1a760 <ticker_resolve_collision+0x110>
				return 1U;
   1a76e:	2001      	movs	r0, #1
   1a770:	e7f6      	b.n	1a760 <ticker_resolve_collision+0x110>
   1a772:	2001      	movs	r0, #1
   1a774:	e7f4      	b.n	1a760 <ticker_resolve_collision+0x110>
   1a776:	2001      	movs	r0, #1
   1a778:	e7f2      	b.n	1a760 <ticker_resolve_collision+0x110>

0001a77a <ticker_job_op_cb>:
{
   1a77a:	b508      	push	{r3, lr}
   1a77c:	4603      	mov	r3, r0
	user_op->op = TICKER_USER_OP_TYPE_NONE;
   1a77e:	2200      	movs	r2, #0
   1a780:	7002      	strb	r2, [r0, #0]
	user_op->status = status;
   1a782:	6281      	str	r1, [r0, #40]	; 0x28
	if (user_op->fp_op_func) {
   1a784:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   1a786:	b112      	cbz	r2, 1a78e <ticker_job_op_cb+0x14>
   1a788:	4608      	mov	r0, r1
		user_op->fp_op_func(user_op->status, user_op->op_context);
   1a78a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   1a78c:	4790      	blx	r2
}
   1a78e:	bd08      	pop	{r3, pc}

0001a790 <ticker_job_reschedule_in_window>:
{
   1a790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a794:	b083      	sub	sp, #12
   1a796:	9000      	str	r0, [sp, #0]
   1a798:	9101      	str	r1, [sp, #4]
	nodes = &instance->nodes[0];
   1a79a:	f8d0 c000 	ldr.w	ip, [r0]
	uint8_t  rescheduled = 0U;
   1a79e:	2000      	movs	r0, #0
	uint32_t ticks_slot_window = 0;
   1a7a0:	4681      	mov	r9, r0
	while (rescheduling) {
   1a7a2:	e098      	b.n	1a8d6 <ticker_job_reschedule_in_window+0x146>
			ticker_id_head = ticker->next;
   1a7a4:	f81c 4001 	ldrb.w	r4, [ip, r1]
		while (ticker_id_head != TICKER_NULL) {
   1a7a8:	2cff      	cmp	r4, #255	; 0xff
   1a7aa:	d00a      	beq.n	1a7c2 <ticker_job_reschedule_in_window+0x32>
			ticker = &nodes[ticker_id_head];
   1a7ac:	eb04 0244 	add.w	r2, r4, r4, lsl #1
   1a7b0:	0111      	lsls	r1, r2, #4
   1a7b2:	eb0c 1202 	add.w	r2, ip, r2, lsl #4
			ext_data = ticker->ext_data;
   1a7b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
			if (ext_data && ext_data->reschedule_state ==
   1a7b8:	2b00      	cmp	r3, #0
   1a7ba:	d0f3      	beq.n	1a7a4 <ticker_job_reschedule_in_window+0x14>
   1a7bc:	7a1d      	ldrb	r5, [r3, #8]
   1a7be:	2d01      	cmp	r5, #1
   1a7c0:	d1f0      	bne.n	1a7a4 <ticker_job_reschedule_in_window+0x14>
		if (ticker_id_head == TICKER_NULL) {
   1a7c2:	4698      	mov	r8, r3
   1a7c4:	2cff      	cmp	r4, #255	; 0xff
   1a7c6:	f000 808a 	beq.w	1a8de <ticker_job_reschedule_in_window+0x14e>
		if (instance->ticker_id_slot_previous != TICKER_NULL &&
   1a7ca:	9900      	ldr	r1, [sp, #0]
   1a7cc:	7f0b      	ldrb	r3, [r1, #28]
   1a7ce:	2bff      	cmp	r3, #255	; 0xff
   1a7d0:	d005      	beq.n	1a7de <ticker_job_reschedule_in_window+0x4e>
			instance->ticks_slot_previous > ticks_elapsed) {
   1a7d2:	698f      	ldr	r7, [r1, #24]
		if (instance->ticker_id_slot_previous != TICKER_NULL &&
   1a7d4:	9b01      	ldr	r3, [sp, #4]
   1a7d6:	429f      	cmp	r7, r3
   1a7d8:	d913      	bls.n	1a802 <ticker_job_reschedule_in_window+0x72>
			window_start_ticks = instance->ticks_slot_previous -
   1a7da:	1aff      	subs	r7, r7, r3
   1a7dc:	e000      	b.n	1a7e0 <ticker_job_reschedule_in_window+0x50>
		window_start_ticks = 0U;
   1a7de:	2700      	movs	r7, #0
		ticker_id_iter = nodes[ticker_id_head].next;
   1a7e0:	eb04 0b44 	add.w	fp, r4, r4, lsl #1
   1a7e4:	ea4f 1b0b 	mov.w	fp, fp, lsl #4
   1a7e8:	f81c 300b 	ldrb.w	r3, [ip, fp]
		if (ext_data->ticks_drift < ext_data->ticks_slot_window) {
   1a7ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
   1a7f0:	f8d8 0000 	ldr.w	r0, [r8]
   1a7f4:	4281      	cmp	r1, r0
   1a7f6:	d239      	bcs.n	1a86c <ticker_job_reschedule_in_window+0xdc>
			ticks_slot_window = ext_data->ticks_slot_window -
   1a7f8:	eba0 0901 	sub.w	r9, r0, r1
			ticker_id_iter = TICKER_NULL;
   1a7fc:	2600      	movs	r6, #0
   1a7fe:	4631      	mov	r1, r6
   1a800:	e012      	b.n	1a828 <ticker_job_reschedule_in_window+0x98>
		window_start_ticks = 0U;
   1a802:	2700      	movs	r7, #0
   1a804:	e7ec      	b.n	1a7e0 <ticker_job_reschedule_in_window+0x50>
				ticker_id_iter = node->next;
   1a806:	f81c 300e 	ldrb.w	r3, [ip, lr]
				continue;
   1a80a:	e00d      	b.n	1a828 <ticker_job_reschedule_in_window+0x98>
				window_end_ticks = 0;
   1a80c:	2100      	movs	r1, #0
			if (window_end_ticks > ticks_start_offset +
   1a80e:	428d      	cmp	r5, r1
   1a810:	d203      	bcs.n	1a81a <ticker_job_reschedule_in_window+0x8a>
			if (ticks_to_expire != 0U &&
   1a812:	1a09      	subs	r1, r1, r0
   1a814:	d001      	beq.n	1a81a <ticker_job_reschedule_in_window+0x8a>
   1a816:	428f      	cmp	r7, r1
   1a818:	d92a      	bls.n	1a870 <ticker_job_reschedule_in_window+0xe0>
			ticks_start_offset += node->ticks_to_expire;
   1a81a:	4456      	add	r6, sl
					      node->ticks_slot;
   1a81c:	699f      	ldr	r7, [r3, #24]
			window_start_ticks  = node->ticks_to_expire +
   1a81e:	4457      	add	r7, sl
			ticks_to_expire     = ticks_slot_window -
   1a820:	eba9 0100 	sub.w	r1, r9, r0
			ticker_id_iter = node->next;
   1a824:	f81c 300e 	ldrb.w	r3, [ip, lr]
		while (ticker_id_iter != TICKER_NULL &&
   1a828:	2bff      	cmp	r3, #255	; 0xff
   1a82a:	d021      	beq.n	1a870 <ticker_job_reschedule_in_window+0xe0>
		       ticks_start_offset + ticker->ticks_slot <=
   1a82c:	6990      	ldr	r0, [r2, #24]
   1a82e:	1985      	adds	r5, r0, r6
		while (ticker_id_iter != TICKER_NULL &&
   1a830:	454d      	cmp	r5, r9
   1a832:	d81d      	bhi.n	1a870 <ticker_job_reschedule_in_window+0xe0>
			node = &nodes[ticker_id_iter];
   1a834:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1a838:	ea4f 1e03 	mov.w	lr, r3, lsl #4
   1a83c:	eb0c 1303 	add.w	r3, ip, r3, lsl #4
			if (node->ext_data &&
   1a840:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
   1a844:	f1ba 0f00 	cmp.w	sl, #0
   1a848:	d004      	beq.n	1a854 <ticker_job_reschedule_in_window+0xc4>
			    node->ext_data->reschedule_state ==
   1a84a:	f89a a008 	ldrb.w	sl, [sl, #8]
			if (node->ext_data &&
   1a84e:	f1ba 0f01 	cmp.w	sl, #1
   1a852:	d0d8      	beq.n	1a806 <ticker_job_reschedule_in_window+0x76>
			if (node->ticks_to_expire >
   1a854:	f8d3 a008 	ldr.w	sl, [r3, #8]
   1a858:	f1ba 0f04 	cmp.w	sl, #4
   1a85c:	d9d6      	bls.n	1a80c <ticker_job_reschedule_in_window+0x7c>
					MIN(ticks_slot_window,
   1a85e:	eb0a 0106 	add.w	r1, sl, r6
   1a862:	3904      	subs	r1, #4
				window_end_ticks =
   1a864:	4549      	cmp	r1, r9
   1a866:	bf28      	it	cs
   1a868:	4649      	movcs	r1, r9
   1a86a:	e7d0      	b.n	1a80e <ticker_job_reschedule_in_window+0x7e>
			ticker_id_iter = TICKER_NULL;
   1a86c:	23ff      	movs	r3, #255	; 0xff
   1a86e:	e7c5      	b.n	1a7fc <ticker_job_reschedule_in_window+0x6c>
		ticker->ext_data->ticks_drift += ticks_to_expire -
   1a870:	6a95      	ldr	r5, [r2, #40]	; 0x28
						 ticker->ticks_to_expire;
   1a872:	6893      	ldr	r3, [r2, #8]
		ticker->ext_data->ticks_drift += ticks_to_expire -
   1a874:	1ac8      	subs	r0, r1, r3
   1a876:	686b      	ldr	r3, [r5, #4]
   1a878:	4403      	add	r3, r0
   1a87a:	606b      	str	r3, [r5, #4]
		ticker->ticks_to_expire = ticks_to_expire;
   1a87c:	6091      	str	r1, [r2, #8]
		ticker_id_iter = nodes[ticker_id_head].next;
   1a87e:	f81c 300b 	ldrb.w	r3, [ip, fp]
		ticker_id_prev = TICKER_NULL;
   1a882:	27ff      	movs	r7, #255	; 0xff
		while (ticker_id_iter != TICKER_NULL) {
   1a884:	2bff      	cmp	r3, #255	; 0xff
   1a886:	d010      	beq.n	1a8aa <ticker_job_reschedule_in_window+0x11a>
			node = &nodes[ticker_id_iter];
   1a888:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   1a88c:	010e      	lsls	r6, r1, #4
   1a88e:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
			if (ticker->ticks_to_expire > node->ticks_to_expire) {
   1a892:	6890      	ldr	r0, [r2, #8]
   1a894:	688d      	ldr	r5, [r1, #8]
   1a896:	42a8      	cmp	r0, r5
   1a898:	d905      	bls.n	1a8a6 <ticker_job_reschedule_in_window+0x116>
				ticker->ticks_to_expire -=
   1a89a:	1b40      	subs	r0, r0, r5
   1a89c:	6090      	str	r0, [r2, #8]
			ticker_id_prev = ticker_id_iter;
   1a89e:	461f      	mov	r7, r3
			ticker_id_iter = node->next;
   1a8a0:	f81c 3006 	ldrb.w	r3, [ip, r6]
   1a8a4:	e7ee      	b.n	1a884 <ticker_job_reschedule_in_window+0xf4>
				node->ticks_to_expire -=
   1a8a6:	1a28      	subs	r0, r5, r0
   1a8a8:	6088      	str	r0, [r1, #8]
		if (ticker_id_prev != TICKER_NULL) {
   1a8aa:	2fff      	cmp	r7, #255	; 0xff
   1a8ac:	d00c      	beq.n	1a8c8 <ticker_job_reschedule_in_window+0x138>
			instance->ticker_id_head = nodes[ticker_id_head].next;
   1a8ae:	f81c 300b 	ldrb.w	r3, [ip, fp]
   1a8b2:	9900      	ldr	r1, [sp, #0]
   1a8b4:	774b      	strb	r3, [r1, #29]
			nodes[ticker_id_head].next = nodes[ticker_id_prev].next;
   1a8b6:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   1a8ba:	013f      	lsls	r7, r7, #4
   1a8bc:	f81c 3007 	ldrb.w	r3, [ip, r7]
   1a8c0:	f80c 300b 	strb.w	r3, [ip, fp]
			nodes[ticker_id_prev].next = ticker_id_head;
   1a8c4:	f80c 4007 	strb.w	r4, [ip, r7]
		ticker->lazy_current--;
   1a8c8:	8bd3      	ldrh	r3, [r2, #30]
   1a8ca:	3b01      	subs	r3, #1
   1a8cc:	83d3      	strh	r3, [r2, #30]
		ext_data->reschedule_state =
   1a8ce:	2302      	movs	r3, #2
   1a8d0:	f888 3008 	strb.w	r3, [r8, #8]
		rescheduled  = 1U;
   1a8d4:	2001      	movs	r0, #1
		ticker_id_head = instance->ticker_id_head;
   1a8d6:	9b00      	ldr	r3, [sp, #0]
   1a8d8:	7f5c      	ldrb	r4, [r3, #29]
		while (ticker_id_head != TICKER_NULL) {
   1a8da:	4643      	mov	r3, r8
   1a8dc:	e764      	b.n	1a7a8 <ticker_job_reschedule_in_window+0x18>
}
   1a8de:	b003      	add	sp, #12
   1a8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001a8e4 <ticker_start>:
{
   1a8e4:	b510      	push	{r4, lr}
   1a8e6:	b08a      	sub	sp, #40	; 0x28
	return ticker_start_ext(instance_index, user_id, ticker_id,
   1a8e8:	2400      	movs	r4, #0
   1a8ea:	9409      	str	r4, [sp, #36]	; 0x24
   1a8ec:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1a8ee:	9408      	str	r4, [sp, #32]
   1a8f0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   1a8f2:	9407      	str	r4, [sp, #28]
   1a8f4:	9c12      	ldr	r4, [sp, #72]	; 0x48
   1a8f6:	9406      	str	r4, [sp, #24]
   1a8f8:	9c11      	ldr	r4, [sp, #68]	; 0x44
   1a8fa:	9405      	str	r4, [sp, #20]
   1a8fc:	9c10      	ldr	r4, [sp, #64]	; 0x40
   1a8fe:	9404      	str	r4, [sp, #16]
   1a900:	f8bd 403c 	ldrh.w	r4, [sp, #60]	; 0x3c
   1a904:	9403      	str	r4, [sp, #12]
   1a906:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   1a908:	9402      	str	r4, [sp, #8]
   1a90a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   1a90c:	9401      	str	r4, [sp, #4]
   1a90e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   1a910:	9400      	str	r4, [sp, #0]
   1a912:	f7ec fe31 	bl	7578 <ticker_start_ext>
}
   1a916:	b00a      	add	sp, #40	; 0x28
   1a918:	bd10      	pop	{r4, pc}

0001a91a <ticker_update>:
{
   1a91a:	b510      	push	{r4, lr}
   1a91c:	b088      	sub	sp, #32
	return ticker_update_ext(instance_index, user_id, ticker_id,
   1a91e:	2400      	movs	r4, #0
   1a920:	9407      	str	r4, [sp, #28]
   1a922:	9c10      	ldr	r4, [sp, #64]	; 0x40
   1a924:	9406      	str	r4, [sp, #24]
   1a926:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   1a928:	9405      	str	r4, [sp, #20]
   1a92a:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
   1a92e:	9404      	str	r4, [sp, #16]
   1a930:	f8bd 4034 	ldrh.w	r4, [sp, #52]	; 0x34
   1a934:	9403      	str	r4, [sp, #12]
   1a936:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   1a938:	9402      	str	r4, [sp, #8]
   1a93a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   1a93c:	9401      	str	r4, [sp, #4]
   1a93e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   1a940:	9400      	str	r4, [sp, #0]
   1a942:	f7ec fe6b 	bl	761c <ticker_update_ext>
}
   1a946:	b008      	add	sp, #32
   1a948:	bd10      	pop	{r4, pc}

0001a94a <ticker_ticks_now_get>:
 * @brief Get current absolute tick count
 *
 * @return Absolute tick count
 */
uint32_t ticker_ticks_now_get(void)
{
   1a94a:	b508      	push	{r3, lr}
	return cntr_cnt_get();
   1a94c:	f7f5 fa56 	bl	fdfc <cntr_cnt_get>
}
   1a950:	bd08      	pop	{r3, pc}

0001a952 <ticker_ticks_diff_get>:
 * @param ticks_now Highest tick count (now)
 * @param ticks_old Tick count to subtract from ticks_now
 */
uint32_t ticker_ticks_diff_get(uint32_t ticks_now, uint32_t ticks_old)
{
	return ((ticks_now - ticks_old) & HAL_TICKER_CNTR_MASK);
   1a952:	1a40      	subs	r0, r0, r1
}
   1a954:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   1a958:	4770      	bx	lr

0001a95a <ticker_worker>:
{
   1a95a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a95e:	b085      	sub	sp, #20
	instance->worker_trigger = 1U;
   1a960:	2301      	movs	r3, #1
   1a962:	77c3      	strb	r3, [r0, #31]
	if (instance->job_guard) {
   1a964:	f890 b01e 	ldrb.w	fp, [r0, #30]
   1a968:	f1bb 0f00 	cmp.w	fp, #0
   1a96c:	f040 80b6 	bne.w	1aadc <ticker_worker+0x182>
   1a970:	4607      	mov	r7, r0
	if (instance->ticker_id_head == TICKER_NULL) {
   1a972:	7f43      	ldrb	r3, [r0, #29]
   1a974:	2bff      	cmp	r3, #255	; 0xff
   1a976:	d00f      	beq.n	1a998 <ticker_worker+0x3e>
	ticks_elapsed = ticker_ticks_diff_get(cntr_cnt_get(),
   1a978:	f7f5 fa40 	bl	fdfc <cntr_cnt_get>
   1a97c:	6979      	ldr	r1, [r7, #20]
   1a97e:	f7ff ffe8 	bl	1a952 <ticker_ticks_diff_get>
   1a982:	4606      	mov	r6, r0
	ticker_id_head = instance->ticker_id_head;
   1a984:	7f7d      	ldrb	r5, [r7, #29]
	   (instance->ticker_id_slot_previous != TICKER_NULL)) {
   1a986:	7f3b      	ldrb	r3, [r7, #28]
	if (!IS_ENABLED(CONFIG_BT_TICKER_LOW_LAT) &&
   1a988:	2bff      	cmp	r3, #255	; 0xff
   1a98a:	d008      	beq.n	1a99e <ticker_worker+0x44>
		if (instance->ticks_slot_previous > ticks_elapsed) {
   1a98c:	69bb      	ldr	r3, [r7, #24]
   1a98e:	4283      	cmp	r3, r0
   1a990:	d80c      	bhi.n	1a9ac <ticker_worker+0x52>
	uint8_t slot_reserved = 0;
   1a992:	f8cd b00c 	str.w	fp, [sp, #12]
   1a996:	e004      	b.n	1a9a2 <ticker_worker+0x48>
		instance->worker_trigger = 0U;
   1a998:	2300      	movs	r3, #0
   1a99a:	77c3      	strb	r3, [r0, #31]
		return;
   1a99c:	e09e      	b.n	1aadc <ticker_worker+0x182>
	uint8_t slot_reserved = 0;
   1a99e:	f8cd b00c 	str.w	fp, [sp, #12]
	node = &instance->nodes[0];
   1a9a2:	f8d7 9000 	ldr.w	r9, [r7]
	ticks_expired = 0U;
   1a9a6:	f04f 0800 	mov.w	r8, #0
	while (ticker_id_head != TICKER_NULL) {
   1a9aa:	e023      	b.n	1a9f4 <ticker_worker+0x9a>
			slot_reserved = 1;
   1a9ac:	2301      	movs	r3, #1
   1a9ae:	9303      	str	r3, [sp, #12]
   1a9b0:	e7f7      	b.n	1a9a2 <ticker_worker+0x48>
		   (slot_reserved || ticker_resolve_collision(node, ticker))) {
   1a9b2:	4621      	mov	r1, r4
   1a9b4:	4648      	mov	r0, r9
   1a9b6:	f7ff fe4b 	bl	1a650 <ticker_resolve_collision>
   1a9ba:	9002      	str	r0, [sp, #8]
   1a9bc:	2800      	cmp	r0, #0
   1a9be:	d044      	beq.n	1aa4a <ticker_worker+0xf0>
   1a9c0:	e031      	b.n	1aa26 <ticker_worker+0xcc>
			} else if (ext_data) {
   1a9c2:	b10b      	cbz	r3, 1a9c8 <ticker_worker+0x6e>
				ext_data->reschedule_state =
   1a9c4:	2200      	movs	r2, #0
   1a9c6:	721a      	strb	r2, [r3, #8]
			ticker->lazy_current++;
   1a9c8:	8be3      	ldrh	r3, [r4, #30]
   1a9ca:	3301      	adds	r3, #1
   1a9cc:	b29b      	uxth	r3, r3
   1a9ce:	83e3      	strh	r3, [r4, #30]
			if ((ticker->must_expire == 0U) ||
   1a9d0:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
   1a9d4:	b15a      	cbz	r2, 1a9ee <ticker_worker+0x94>
			    (ticker->lazy_periodic >= ticker->lazy_current) ||
   1a9d6:	8ba2      	ldrh	r2, [r4, #28]
			if ((ticker->must_expire == 0U) ||
   1a9d8:	4293      	cmp	r3, r2
   1a9da:	d908      	bls.n	1a9ee <ticker_worker+0x94>
			    TICKER_RESCHEDULE_PENDING(ticker)) {
   1a9dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
			    (ticker->lazy_periodic >= ticker->lazy_current) ||
   1a9de:	2b00      	cmp	r3, #0
   1a9e0:	d062      	beq.n	1aaa8 <ticker_worker+0x14e>
			    TICKER_RESCHEDULE_PENDING(ticker)) {
   1a9e2:	7a1b      	ldrb	r3, [r3, #8]
   1a9e4:	2b01      	cmp	r3, #1
   1a9e6:	d002      	beq.n	1a9ee <ticker_worker+0x94>
			must_expire_skip = 1U;
   1a9e8:	2301      	movs	r3, #1
   1a9ea:	9302      	str	r3, [sp, #8]
   1a9ec:	e02d      	b.n	1aa4a <ticker_worker+0xf0>
				ticker->ack--;
   1a9ee:	78a3      	ldrb	r3, [r4, #2]
   1a9f0:	3b01      	subs	r3, #1
   1a9f2:	70a3      	strb	r3, [r4, #2]
	while (ticker_id_head != TICKER_NULL) {
   1a9f4:	2dff      	cmp	r5, #255	; 0xff
   1a9f6:	d05f      	beq.n	1aab8 <ticker_worker+0x15e>
		ticker = &node[ticker_id_head];
   1a9f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   1a9fc:	012a      	lsls	r2, r5, #4
   1a9fe:	eb09 1405 	add.w	r4, r9, r5, lsl #4
		ticks_to_expire = ticker->ticks_to_expire;
   1aa02:	68a3      	ldr	r3, [r4, #8]
		if (ticks_elapsed < ticks_to_expire) {
   1aa04:	429e      	cmp	r6, r3
   1aa06:	d357      	bcc.n	1aab8 <ticker_worker+0x15e>
		ticks_elapsed -= ticks_to_expire;
   1aa08:	1af6      	subs	r6, r6, r3
		ticks_expired += ticks_to_expire;
   1aa0a:	4498      	add	r8, r3
		ticker_id_head = ticker->next;
   1aa0c:	f819 5002 	ldrb.w	r5, [r9, r2]
		if (((ticker->req - ticker->ack) & 0xff) != 1U) {
   1aa10:	7863      	ldrb	r3, [r4, #1]
   1aa12:	78a2      	ldrb	r2, [r4, #2]
   1aa14:	1a9b      	subs	r3, r3, r2
   1aa16:	b2db      	uxtb	r3, r3
   1aa18:	2b01      	cmp	r3, #1
   1aa1a:	d1eb      	bne.n	1a9f4 <ticker_worker+0x9a>
		if (ticker->ticks_slot != 0U &&
   1aa1c:	69a3      	ldr	r3, [r4, #24]
   1aa1e:	b193      	cbz	r3, 1aa46 <ticker_worker+0xec>
   1aa20:	9b03      	ldr	r3, [sp, #12]
   1aa22:	2b00      	cmp	r3, #0
   1aa24:	d0c5      	beq.n	1a9b2 <ticker_worker+0x58>
			struct ticker_ext *ext_data = ticker->ext_data;
   1aa26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
			if (ext_data &&
   1aa28:	2b00      	cmp	r3, #0
   1aa2a:	d0ca      	beq.n	1a9c2 <ticker_worker+0x68>
			    ext_data->ticks_slot_window != 0U &&
   1aa2c:	681a      	ldr	r2, [r3, #0]
			if (ext_data &&
   1aa2e:	2a00      	cmp	r2, #0
   1aa30:	d0c7      	beq.n	1a9c2 <ticker_worker+0x68>
			    ext_data->reschedule_state ==
   1aa32:	7a1a      	ldrb	r2, [r3, #8]
			    ext_data->ticks_slot_window != 0U &&
   1aa34:	2a00      	cmp	r2, #0
   1aa36:	d1c4      	bne.n	1a9c2 <ticker_worker+0x68>
			   (ticker->lazy_periodic <= ticker->lazy_current)) {
   1aa38:	8ba1      	ldrh	r1, [r4, #28]
   1aa3a:	8be2      	ldrh	r2, [r4, #30]
			    TICKER_RESCHEDULE_STATE_NONE &&
   1aa3c:	4291      	cmp	r1, r2
   1aa3e:	d8c0      	bhi.n	1a9c2 <ticker_worker+0x68>
				ext_data->reschedule_state =
   1aa40:	2201      	movs	r2, #1
   1aa42:	721a      	strb	r2, [r3, #8]
   1aa44:	e7c0      	b.n	1a9c8 <ticker_worker+0x6e>
		must_expire_skip = 0U;
   1aa46:	f8cd b008 	str.w	fp, [sp, #8]
		if (ticker->ext_data) {
   1aa4a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1aa4c:	2b00      	cmp	r3, #0
   1aa4e:	d02e      	beq.n	1aaae <ticker_worker+0x154>
			ticks_drift = ticker->ext_data->ticks_drift;
   1aa50:	6859      	ldr	r1, [r3, #4]
			ticker->ext_data->ticks_drift = 0U;
   1aa52:	2200      	movs	r2, #0
   1aa54:	605a      	str	r2, [r3, #4]
			ticker->ext_data->reschedule_state =
   1aa56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1aa58:	721a      	strb	r2, [r3, #8]
		ticker->ack--;
   1aa5a:	78a3      	ldrb	r3, [r4, #2]
   1aa5c:	3b01      	subs	r3, #1
   1aa5e:	70a3      	strb	r3, [r4, #2]
		if (ticker->timeout_func) {
   1aa60:	f8d4 a00c 	ldr.w	sl, [r4, #12]
   1aa64:	f1ba 0f00 	cmp.w	sl, #0
   1aa68:	d0c4      	beq.n	1a9f4 <ticker_worker+0x9a>
			ticks_at_expire = (instance->ticks_current +
   1aa6a:	697b      	ldr	r3, [r7, #20]
   1aa6c:	eb03 0008 	add.w	r0, r3, r8
					   ticker->ticks_to_expire_minus) &
   1aa70:	6963      	ldr	r3, [r4, #20]
					   ticks_expired -
   1aa72:	1ac0      	subs	r0, r0, r3
			ticks_at_expire = (instance->ticks_current +
   1aa74:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			ticker->timeout_func(ticks_at_expire,
   1aa78:	6a62      	ldr	r2, [r4, #36]	; 0x24
   1aa7a:	9b02      	ldr	r3, [sp, #8]
   1aa7c:	b9cb      	cbnz	r3, 1aab2 <ticker_worker+0x158>
   1aa7e:	8be3      	ldrh	r3, [r4, #30]
   1aa80:	f8d4 c010 	ldr.w	ip, [r4, #16]
   1aa84:	f8cd c004 	str.w	ip, [sp, #4]
   1aa88:	f894 c003 	ldrb.w	ip, [r4, #3]
   1aa8c:	f8cd c000 	str.w	ip, [sp]
   1aa90:	47d0      	blx	sl
			if (!IS_ENABLED(CONFIG_BT_TICKER_LOW_LAT) &&
   1aa92:	9b02      	ldr	r3, [sp, #8]
   1aa94:	2b00      	cmp	r3, #0
   1aa96:	d1ad      	bne.n	1a9f4 <ticker_worker+0x9a>
				ticker->lazy_current = 0U;
   1aa98:	83e3      	strh	r3, [r4, #30]
				ticker->force = 0U;
   1aa9a:	70e3      	strb	r3, [r4, #3]
				if (ticker->ticks_slot != 0U) {
   1aa9c:	69a3      	ldr	r3, [r4, #24]
   1aa9e:	2b00      	cmp	r3, #0
   1aaa0:	d0a8      	beq.n	1a9f4 <ticker_worker+0x9a>
					slot_reserved = 1U;
   1aaa2:	2301      	movs	r3, #1
   1aaa4:	9303      	str	r3, [sp, #12]
   1aaa6:	e7a5      	b.n	1a9f4 <ticker_worker+0x9a>
			must_expire_skip = 1U;
   1aaa8:	2301      	movs	r3, #1
   1aaaa:	9302      	str	r3, [sp, #8]
   1aaac:	e7cd      	b.n	1aa4a <ticker_worker+0xf0>
			ticks_drift = 0U;
   1aaae:	2100      	movs	r1, #0
   1aab0:	e7d3      	b.n	1aa5a <ticker_worker+0x100>
			ticker->timeout_func(ticks_at_expire,
   1aab2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1aab6:	e7e3      	b.n	1aa80 <ticker_worker+0x126>
	if (instance->ticks_elapsed_first == instance->ticks_elapsed_last) {
   1aab8:	7aba      	ldrb	r2, [r7, #10]
   1aaba:	7afb      	ldrb	r3, [r7, #11]
   1aabc:	429a      	cmp	r2, r3
   1aabe:	d010      	beq.n	1aae2 <ticker_worker+0x188>
	instance->ticks_elapsed[instance->ticks_elapsed_last] = ticks_expired;
   1aac0:	7afb      	ldrb	r3, [r7, #11]
   1aac2:	3302      	adds	r3, #2
   1aac4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   1aac8:	f8c3 8004 	str.w	r8, [r3, #4]
	instance->worker_trigger = 0U;
   1aacc:	2300      	movs	r3, #0
   1aace:	77fb      	strb	r3, [r7, #31]
	instance->sched_cb(TICKER_CALL_ID_WORKER, TICKER_CALL_ID_JOB, 1,
   1aad0:	6a7c      	ldr	r4, [r7, #36]	; 0x24
   1aad2:	463b      	mov	r3, r7
   1aad4:	2201      	movs	r2, #1
   1aad6:	2104      	movs	r1, #4
   1aad8:	2003      	movs	r0, #3
   1aada:	47a0      	blx	r4
}
   1aadc:	b005      	add	sp, #20
   1aade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t idx = *ticks_elapsed_index + 1;
   1aae2:	3301      	adds	r3, #1
   1aae4:	b2db      	uxtb	r3, r3
	if (idx == DOUBLE_BUFFER_SIZE) {
   1aae6:	2b02      	cmp	r3, #2
   1aae8:	d000      	beq.n	1aaec <ticker_worker+0x192>
	uint8_t idx = *ticks_elapsed_index + 1;
   1aaea:	469b      	mov	fp, r3
	*ticks_elapsed_index = idx;
   1aaec:	f887 b00b 	strb.w	fp, [r7, #11]
}
   1aaf0:	e7e6      	b.n	1aac0 <ticker_worker+0x166>

0001aaf2 <ticks_to_expire_prep>:
{
   1aaf2:	b570      	push	{r4, r5, r6, lr}
   1aaf4:	4605      	mov	r5, r0
   1aaf6:	460b      	mov	r3, r1
   1aaf8:	4610      	mov	r0, r2
	uint32_t ticks_to_expire = ticker->ticks_to_expire;
   1aafa:	68ac      	ldr	r4, [r5, #8]
	uint32_t ticks_to_expire_minus = ticker->ticks_to_expire_minus;
   1aafc:	696e      	ldr	r6, [r5, #20]
	if (!((ticks_at_start - ticks_current) & BIT(HAL_TICKER_CNTR_MSBIT))) {
   1aafe:	1a52      	subs	r2, r2, r1
   1ab00:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
   1ab04:	d109      	bne.n	1ab1a <ticks_to_expire_prep+0x28>
		ticks_to_expire += ticker_ticks_diff_get(ticks_at_start,
   1ab06:	f7ff ff24 	bl	1a952 <ticker_ticks_diff_get>
   1ab0a:	1823      	adds	r3, r4, r0
	if (ticks_to_expire > ticks_to_expire_minus) {
   1ab0c:	42b3      	cmp	r3, r6
   1ab0e:	d910      	bls.n	1ab32 <ticks_to_expire_prep+0x40>
		ticks_to_expire -= ticks_to_expire_minus;
   1ab10:	1b9b      	subs	r3, r3, r6
		ticks_to_expire_minus = 0U;
   1ab12:	2600      	movs	r6, #0
	ticker->ticks_to_expire = ticks_to_expire;
   1ab14:	60ab      	str	r3, [r5, #8]
	ticker->ticks_to_expire_minus = ticks_to_expire_minus;
   1ab16:	616e      	str	r6, [r5, #20]
}
   1ab18:	bd70      	pop	{r4, r5, r6, pc}
		delta_current_start = ticker_ticks_diff_get(ticks_current,
   1ab1a:	4601      	mov	r1, r0
   1ab1c:	4618      	mov	r0, r3
   1ab1e:	f7ff ff18 	bl	1a952 <ticker_ticks_diff_get>
		if (ticks_to_expire > delta_current_start) {
   1ab22:	4284      	cmp	r4, r0
   1ab24:	d901      	bls.n	1ab2a <ticks_to_expire_prep+0x38>
			ticks_to_expire -= delta_current_start;
   1ab26:	1a23      	subs	r3, r4, r0
   1ab28:	e7f0      	b.n	1ab0c <ticks_to_expire_prep+0x1a>
			    (delta_current_start - ticks_to_expire);
   1ab2a:	1b03      	subs	r3, r0, r4
			ticks_to_expire_minus +=
   1ab2c:	441e      	add	r6, r3
			ticks_to_expire = 0U;
   1ab2e:	2300      	movs	r3, #0
   1ab30:	e7ec      	b.n	1ab0c <ticks_to_expire_prep+0x1a>
		ticks_to_expire_minus -= ticks_to_expire;
   1ab32:	1af6      	subs	r6, r6, r3
		ticks_to_expire = 0U;
   1ab34:	2300      	movs	r3, #0
   1ab36:	e7ed      	b.n	1ab14 <ticks_to_expire_prep+0x22>

0001ab38 <ticker_job_list_insert>:
{
   1ab38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab3c:	b085      	sub	sp, #20
   1ab3e:	4683      	mov	fp, r0
   1ab40:	460d      	mov	r5, r1
	node = &instance->nodes[0];
   1ab42:	f8d0 9000 	ldr.w	r9, [r0]
	users = &instance->users[0];
   1ab46:	6843      	ldr	r3, [r0, #4]
   1ab48:	9303      	str	r3, [sp, #12]
	count_user = instance->count_user;
   1ab4a:	7a43      	ldrb	r3, [r0, #9]
   1ab4c:	9302      	str	r3, [sp, #8]
	while (count_user--) {
   1ab4e:	e07b      	b.n	1ac48 <ticker_job_list_insert+0x110>
				user_op = &user_ops[user_ops_first];
   1ab50:	2334      	movs	r3, #52	; 0x34
   1ab52:	fb07 f303 	mul.w	r3, r7, r3
   1ab56:	9a01      	ldr	r2, [sp, #4]
   1ab58:	18d6      	adds	r6, r2, r3
				first = user_ops_first + 1;
   1ab5a:	3701      	adds	r7, #1
   1ab5c:	b2ff      	uxtb	r7, r7
				if (first == user->count_user_op) {
   1ab5e:	f89a 2000 	ldrb.w	r2, [sl]
   1ab62:	42ba      	cmp	r2, r7
   1ab64:	d03e      	beq.n	1abe4 <ticker_job_list_insert+0xac>
				id_insert = user_op->id;
   1ab66:	f896 8001 	ldrb.w	r8, [r6, #1]
				ticker = &node[id_insert];
   1ab6a:	eb08 0448 	add.w	r4, r8, r8, lsl #1
   1ab6e:	eb09 1404 	add.w	r4, r9, r4, lsl #4
				if (user_op->op != TICKER_USER_OP_TYPE_START) {
   1ab72:	9a01      	ldr	r2, [sp, #4]
   1ab74:	5cd3      	ldrb	r3, [r2, r3]
   1ab76:	2b04      	cmp	r3, #4
   1ab78:	d13a      	bne.n	1abf0 <ticker_job_list_insert+0xb8>
				if (((ticker->req -
   1ab7a:	7863      	ldrb	r3, [r4, #1]
				      ticker->ack) & 0xff) != 0U) {
   1ab7c:	78a2      	ldrb	r2, [r4, #2]
				if (((ticker->req -
   1ab7e:	1a9b      	subs	r3, r3, r2
   1ab80:	f013 0fff 	tst.w	r3, #255	; 0xff
   1ab84:	d130      	bne.n	1abe8 <ticker_job_list_insert+0xb0>
				ticker_job_op_start(ticker, user_op,
   1ab86:	f8db 1014 	ldr.w	r1, [fp, #20]
	if (start->lazy != TICKER_LAZY_MUST_EXPIRE_KEEP) {
   1ab8a:	8ab3      	ldrh	r3, [r6, #20]
   1ab8c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   1ab90:	4293      	cmp	r3, r2
   1ab92:	d006      	beq.n	1aba2 <ticker_job_list_insert+0x6a>
		ticker->must_expire =
   1ab94:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1ab98:	4293      	cmp	r3, r2
   1ab9a:	d04f      	beq.n	1ac3c <ticker_job_list_insert+0x104>
   1ab9c:	2300      	movs	r3, #0
   1ab9e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	ticker->ext_data = start->ext_data;
   1aba2:	6a73      	ldr	r3, [r6, #36]	; 0x24
   1aba4:	62a3      	str	r3, [r4, #40]	; 0x28
	ticker->ticks_periodic = start->ticks_periodic;
   1aba6:	68f3      	ldr	r3, [r6, #12]
   1aba8:	6063      	str	r3, [r4, #4]
	ticker->remainder_periodic = start->remainder_periodic;
   1abaa:	6933      	ldr	r3, [r6, #16]
   1abac:	6223      	str	r3, [r4, #32]
		(start->lazy < TICKER_LAZY_MUST_EXPIRE_KEEP) ? start->lazy :
   1abae:	8ab3      	ldrh	r3, [r6, #20]
	ticker->lazy_periodic =
   1abb0:	f64f 72fd 	movw	r2, #65533	; 0xfffd
   1abb4:	4293      	cmp	r3, r2
   1abb6:	d900      	bls.n	1abba <ticker_job_list_insert+0x82>
   1abb8:	2300      	movs	r3, #0
   1abba:	83a3      	strh	r3, [r4, #28]
	ticker->ticks_slot = start->ticks_slot;
   1abbc:	69b3      	ldr	r3, [r6, #24]
   1abbe:	61a3      	str	r3, [r4, #24]
	ticker->timeout_func = start->fp_timeout_func;
   1abc0:	69f3      	ldr	r3, [r6, #28]
   1abc2:	60e3      	str	r3, [r4, #12]
	ticker->context = start->context;
   1abc4:	6a33      	ldr	r3, [r6, #32]
   1abc6:	6123      	str	r3, [r4, #16]
	ticker->ticks_to_expire = start->ticks_first;
   1abc8:	68b3      	ldr	r3, [r6, #8]
   1abca:	60a3      	str	r3, [r4, #8]
	ticker->ticks_to_expire_minus = 0U;
   1abcc:	2300      	movs	r3, #0
   1abce:	6163      	str	r3, [r4, #20]
	ticks_to_expire_prep(ticker, ticks_current, start->ticks_at_start);
   1abd0:	6872      	ldr	r2, [r6, #4]
   1abd2:	4620      	mov	r0, r4
   1abd4:	f7ff ff8d 	bl	1aaf2 <ticks_to_expire_prep>
	ticker->remainder_current = 0U;
   1abd8:	2300      	movs	r3, #0
   1abda:	6263      	str	r3, [r4, #36]	; 0x24
	ticker->lazy_current = 0U;
   1abdc:	83e3      	strh	r3, [r4, #30]
	ticker->force = 1U;
   1abde:	2301      	movs	r3, #1
   1abe0:	70e3      	strb	r3, [r4, #3]
}
   1abe2:	e012      	b.n	1ac0a <ticker_job_list_insert+0xd2>
					first = 0U;
   1abe4:	2700      	movs	r7, #0
   1abe6:	e7be      	b.n	1ab66 <ticker_job_list_insert+0x2e>
					ticker_job_op_cb(user_op,
   1abe8:	2101      	movs	r1, #1
   1abea:	4630      	mov	r0, r6
   1abec:	f7ff fdc5 	bl	1a77a <ticker_job_op_cb>
		while ((insert_head != TICKER_NULL) ||
   1abf0:	2dff      	cmp	r5, #255	; 0xff
   1abf2:	d025      	beq.n	1ac40 <ticker_job_list_insert+0x108>
			if (insert_head != TICKER_NULL) {
   1abf4:	2dff      	cmp	r5, #255	; 0xff
   1abf6:	d0ab      	beq.n	1ab50 <ticker_job_list_insert+0x18>
				ticker = &node[id_insert];
   1abf8:	eb05 0445 	add.w	r4, r5, r5, lsl #1
   1abfc:	0123      	lsls	r3, r4, #4
   1abfe:	eb09 1404 	add.w	r4, r9, r4, lsl #4
				id_insert = insert_head;
   1ac02:	46a8      	mov	r8, r5
				insert_head = ticker->next;
   1ac04:	f819 5003 	ldrb.w	r5, [r9, r3]
				user_op = NULL;
   1ac08:	2600      	movs	r6, #0
	ticker->next = TICKER_NULL;
   1ac0a:	23ff      	movs	r3, #255	; 0xff
   1ac0c:	7023      	strb	r3, [r4, #0]
	(void)ticker_enqueue(instance, id_insert);
   1ac0e:	4641      	mov	r1, r8
   1ac10:	4658      	mov	r0, fp
   1ac12:	f7ff fcac 	bl	1a56e <ticker_enqueue>
	ticker->req = ticker->ack + 1;
   1ac16:	78a3      	ldrb	r3, [r4, #2]
   1ac18:	3301      	adds	r3, #1
   1ac1a:	7063      	strb	r3, [r4, #1]
			if (user_op) {
   1ac1c:	2e00      	cmp	r6, #0
   1ac1e:	d0e7      	beq.n	1abf0 <ticker_job_list_insert+0xb8>
				ticker_job_op_cb(user_op, status);
   1ac20:	2100      	movs	r1, #0
   1ac22:	4630      	mov	r0, r6
   1ac24:	f7ff fda9 	bl	1a77a <ticker_job_op_cb>
				    (ticker->ticks_periodic == 0U) &&
   1ac28:	6863      	ldr	r3, [r4, #4]
				if (!IS_ENABLED(CONFIG_BT_TICKER_LOW_LAT) &&
   1ac2a:	2b00      	cmp	r3, #0
   1ac2c:	d1e0      	bne.n	1abf0 <ticker_job_list_insert+0xb8>
				    (ticker->ticks_periodic == 0U) &&
   1ac2e:	2e00      	cmp	r6, #0
   1ac30:	d0de      	beq.n	1abf0 <ticker_job_list_insert+0xb8>
						user_op->fp_op_func;
   1ac32:	6af3      	ldr	r3, [r6, #44]	; 0x2c
					ticker->fp_op_func =
   1ac34:	6223      	str	r3, [r4, #32]
						user_op->op_context;
   1ac36:	6b33      	ldr	r3, [r6, #48]	; 0x30
					ticker->op_context =
   1ac38:	6263      	str	r3, [r4, #36]	; 0x24
   1ac3a:	e7d9      	b.n	1abf0 <ticker_job_list_insert+0xb8>
		ticker->must_expire =
   1ac3c:	2301      	movs	r3, #1
   1ac3e:	e7ae      	b.n	1ab9e <ticker_job_list_insert+0x66>
		       (user_ops_first != user->middle)) {
   1ac40:	f89a 3002 	ldrb.w	r3, [sl, #2]
		while ((insert_head != TICKER_NULL) ||
   1ac44:	42bb      	cmp	r3, r7
   1ac46:	d1d5      	bne.n	1abf4 <ticker_job_list_insert+0xbc>
	while (count_user--) {
   1ac48:	9a02      	ldr	r2, [sp, #8]
   1ac4a:	4613      	mov	r3, r2
   1ac4c:	3a01      	subs	r2, #1
   1ac4e:	b2d2      	uxtb	r2, r2
   1ac50:	9202      	str	r2, [sp, #8]
   1ac52:	b14b      	cbz	r3, 1ac68 <ticker_job_list_insert+0x130>
		user = &users[count_user];
   1ac54:	9b03      	ldr	r3, [sp, #12]
   1ac56:	9a02      	ldr	r2, [sp, #8]
   1ac58:	eb03 0ac2 	add.w	sl, r3, r2, lsl #3
		user_ops = (void *)&user->user_op[0];
   1ac5c:	f8da 3004 	ldr.w	r3, [sl, #4]
   1ac60:	9301      	str	r3, [sp, #4]
		user_ops_first = user->first;
   1ac62:	f89a 7001 	ldrb.w	r7, [sl, #1]
		while ((insert_head != TICKER_NULL) ||
   1ac66:	e7c3      	b.n	1abf0 <ticker_job_list_insert+0xb8>
}
   1ac68:	b005      	add	sp, #20
   1ac6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001ac6e <ticker_job_node_update>:
{
   1ac6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ac72:	4604      	mov	r4, r0
   1ac74:	460d      	mov	r5, r1
   1ac76:	4617      	mov	r7, r2
   1ac78:	469a      	mov	sl, r3
   1ac7a:	f8dd 9020 	ldr.w	r9, [sp, #32]
	uint32_t ticks_to_expire = ticker->ticks_to_expire;
   1ac7e:	6886      	ldr	r6, [r0, #8]
	ticks_now = cntr_cnt_get();
   1ac80:	f7f5 f8bc 	bl	fdfc <cntr_cnt_get>
   1ac84:	4680      	mov	r8, r0
	ticks_elapsed += ticker_ticks_diff_get(ticks_now, ticks_current);
   1ac86:	4639      	mov	r1, r7
   1ac88:	f7ff fe63 	bl	1a952 <ticker_ticks_diff_get>
   1ac8c:	4450      	add	r0, sl
	if (ticks_to_expire > ticks_elapsed) {
   1ac8e:	4286      	cmp	r6, r0
   1ac90:	d907      	bls.n	1aca2 <ticker_job_node_update+0x34>
		ticks_to_expire -= ticks_elapsed;
   1ac92:	1a36      	subs	r6, r6, r0
	if ((ticker->ticks_periodic != 0U) &&
   1ac94:	6863      	ldr	r3, [r4, #4]
   1ac96:	b353      	cbz	r3, 1acee <ticker_job_node_update+0x80>
	    (user_op->params.update.lazy != 0U)) {
   1ac98:	8aab      	ldrh	r3, [r5, #20]
	if ((ticker->ticks_periodic != 0U) &&
   1ac9a:	b343      	cbz	r3, 1acee <ticker_job_node_update+0x80>
		user_op->params.update.lazy--;
   1ac9c:	3b01      	subs	r3, #1
   1ac9e:	82ab      	strh	r3, [r5, #20]
		while ((ticks_to_expire > ticker->ticks_periodic) &&
   1aca0:	e00d      	b.n	1acbe <ticker_job_node_update+0x50>
		ticker->ticks_to_expire_minus += ticks_elapsed -
   1aca2:	1b86      	subs	r6, r0, r6
   1aca4:	6960      	ldr	r0, [r4, #20]
   1aca6:	4430      	add	r0, r6
   1aca8:	6160      	str	r0, [r4, #20]
		ticks_to_expire = 0U;
   1acaa:	2600      	movs	r6, #0
   1acac:	e7f2      	b.n	1ac94 <ticker_job_node_update+0x26>
					   ticker_remainder_dec(ticker);
   1acae:	4620      	mov	r0, r4
   1acb0:	f7ec fbe4 	bl	747c <ticker_remainder_dec>
			ticks_to_expire -= ticker->ticks_periodic +
   1acb4:	4450      	add	r0, sl
   1acb6:	1a36      	subs	r6, r6, r0
			ticker->lazy_current--;
   1acb8:	8be3      	ldrh	r3, [r4, #30]
   1acba:	3b01      	subs	r3, #1
   1acbc:	83e3      	strh	r3, [r4, #30]
		while ((ticks_to_expire > ticker->ticks_periodic) &&
   1acbe:	f8d4 a004 	ldr.w	sl, [r4, #4]
   1acc2:	45b2      	cmp	sl, r6
   1acc4:	d203      	bcs.n	1acce <ticker_job_node_update+0x60>
		       (ticker->lazy_current > user_op->params.update.lazy)) {
   1acc6:	8be2      	ldrh	r2, [r4, #30]
   1acc8:	8aab      	ldrh	r3, [r5, #20]
		while ((ticks_to_expire > ticker->ticks_periodic) &&
   1acca:	429a      	cmp	r2, r3
   1accc:	d8ef      	bhi.n	1acae <ticker_job_node_update+0x40>
		while (ticker->lazy_current < user_op->params.update.lazy) {
   1acce:	8be2      	ldrh	r2, [r4, #30]
   1acd0:	8aab      	ldrh	r3, [r5, #20]
   1acd2:	429a      	cmp	r2, r3
   1acd4:	d20a      	bcs.n	1acec <ticker_job_node_update+0x7e>
			ticks_to_expire += ticker->ticks_periodic +
   1acd6:	f8d4 a004 	ldr.w	sl, [r4, #4]
					   ticker_remainder_inc(ticker);
   1acda:	4620      	mov	r0, r4
   1acdc:	f7ec fbb8 	bl	7450 <ticker_remainder_inc>
			ticks_to_expire += ticker->ticks_periodic +
   1ace0:	4482      	add	sl, r0
   1ace2:	4456      	add	r6, sl
			ticker->lazy_current++;
   1ace4:	8be3      	ldrh	r3, [r4, #30]
   1ace6:	3301      	adds	r3, #1
   1ace8:	83e3      	strh	r3, [r4, #30]
   1acea:	e7f0      	b.n	1acce <ticker_job_node_update+0x60>
		ticker->lazy_periodic = user_op->params.update.lazy;
   1acec:	83a3      	strh	r3, [r4, #28]
				  user_op->params.update.ticks_drift_plus;
   1acee:	686b      	ldr	r3, [r5, #4]
	ticker->ticks_to_expire = ticks_to_expire +
   1acf0:	4433      	add	r3, r6
   1acf2:	60a3      	str	r3, [r4, #8]
				user_op->params.update.ticks_drift_minus;
   1acf4:	68aa      	ldr	r2, [r5, #8]
	ticker->ticks_to_expire_minus +=
   1acf6:	6963      	ldr	r3, [r4, #20]
   1acf8:	4413      	add	r3, r2
   1acfa:	6163      	str	r3, [r4, #20]
	struct ticker_ext *ext_data = ticker->ext_data;
   1acfc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (ext_data && ext_data->ticks_slot_window != 0U) {
   1acfe:	b12b      	cbz	r3, 1ad0c <ticker_job_node_update+0x9e>
   1ad00:	681a      	ldr	r2, [r3, #0]
   1ad02:	b11a      	cbz	r2, 1ad0c <ticker_job_node_update+0x9e>
			user_op->params.update.ticks_drift_plus -
   1ad04:	686a      	ldr	r2, [r5, #4]
			user_op->params.update.ticks_drift_minus;
   1ad06:	68a9      	ldr	r1, [r5, #8]
			user_op->params.update.ticks_drift_plus -
   1ad08:	1a52      	subs	r2, r2, r1
		ext_data->ticks_drift =
   1ad0a:	605a      	str	r2, [r3, #4]
	ticks_to_expire_prep(ticker, ticks_current, ticks_now);
   1ad0c:	4642      	mov	r2, r8
   1ad0e:	4639      	mov	r1, r7
   1ad10:	4620      	mov	r0, r4
   1ad12:	f7ff feee 	bl	1aaf2 <ticks_to_expire_prep>
	ticker->ticks_slot += user_op->params.update.ticks_slot_plus;
   1ad16:	68eb      	ldr	r3, [r5, #12]
   1ad18:	69a2      	ldr	r2, [r4, #24]
   1ad1a:	4413      	add	r3, r2
   1ad1c:	61a3      	str	r3, [r4, #24]
	if (ticker->ticks_slot > user_op->params.update.ticks_slot_minus) {
   1ad1e:	692a      	ldr	r2, [r5, #16]
   1ad20:	4293      	cmp	r3, r2
   1ad22:	d911      	bls.n	1ad48 <ticker_job_node_update+0xda>
		ticker->ticks_slot -= user_op->params.update.ticks_slot_minus;
   1ad24:	1a9b      	subs	r3, r3, r2
   1ad26:	61a3      	str	r3, [r4, #24]
	if (user_op->params.update.force != 0U) {
   1ad28:	7dab      	ldrb	r3, [r5, #22]
   1ad2a:	b103      	cbz	r3, 1ad2e <ticker_job_node_update+0xc0>
		ticker->force = user_op->params.update.force;
   1ad2c:	70e3      	strb	r3, [r4, #3]
	if (user_op->params.update.must_expire) {
   1ad2e:	7deb      	ldrb	r3, [r5, #23]
   1ad30:	b113      	cbz	r3, 1ad38 <ticker_job_node_update+0xca>
		ticker->must_expire = (user_op->params.update.must_expire - 1);
   1ad32:	3b01      	subs	r3, #1
   1ad34:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	ticker->next = *insert_head;
   1ad38:	f899 3000 	ldrb.w	r3, [r9]
   1ad3c:	7023      	strb	r3, [r4, #0]
	*insert_head = user_op->id;
   1ad3e:	786b      	ldrb	r3, [r5, #1]
   1ad40:	f889 3000 	strb.w	r3, [r9]
}
   1ad44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ticker->ticks_slot = 0U;
   1ad48:	2300      	movs	r3, #0
   1ad4a:	61a3      	str	r3, [r4, #24]
   1ad4c:	e7ec      	b.n	1ad28 <ticker_job_node_update+0xba>

0001ad4e <ticker_job_list_manage>:
{
   1ad4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ad52:	b089      	sub	sp, #36	; 0x24
   1ad54:	4681      	mov	r9, r0
   1ad56:	9104      	str	r1, [sp, #16]
   1ad58:	9205      	str	r2, [sp, #20]
	node = &instance->nodes[0];
   1ad5a:	f8d0 a000 	ldr.w	sl, [r0]
	users = &instance->users[0];
   1ad5e:	6843      	ldr	r3, [r0, #4]
   1ad60:	9306      	str	r3, [sp, #24]
	count_user = instance->count_user;
   1ad62:	7a43      	ldrb	r3, [r0, #9]
	pending = 0U;
   1ad64:	2200      	movs	r2, #0
   1ad66:	9207      	str	r2, [sp, #28]
	while (count_user--) {
   1ad68:	e0a9      	b.n	1aebe <ticker_job_list_manage+0x170>
				middle = 0U;
   1ad6a:	2300      	movs	r3, #0
   1ad6c:	e025      	b.n	1adba <ticker_job_list_manage+0x6c>
			     (user_op->op != TICKER_USER_OP_TYPE_YIELD_ABS)) ||
   1ad6e:	2a05      	cmp	r2, #5
   1ad70:	d03d      	beq.n	1adee <ticker_job_list_manage+0xa0>
			if ((state == 1U) ||
   1ad72:	2b01      	cmp	r3, #1
   1ad74:	d002      	beq.n	1ad7c <ticker_job_list_manage+0x2e>
   1ad76:	2a06      	cmp	r2, #6
   1ad78:	f040 8096 	bne.w	1aea8 <ticker_job_list_manage+0x15a>
	if (user_op->op == TICKER_USER_OP_TYPE_UPDATE) {
   1ad7c:	f81b 3005 	ldrb.w	r3, [fp, r5]
   1ad80:	2b05      	cmp	r3, #5
   1ad82:	d04a      	beq.n	1ae1a <ticker_job_list_manage+0xcc>
		if (user_op->op != TICKER_USER_OP_TYPE_YIELD_ABS) {
   1ad84:	2b06      	cmp	r3, #6
   1ad86:	d15b      	bne.n	1ae40 <ticker_job_list_manage+0xf2>
		if (instance->ticker_id_slot_previous == user_op->id) {
   1ad88:	f899 201c 	ldrb.w	r2, [r9, #28]
   1ad8c:	f898 3001 	ldrb.w	r3, [r8, #1]
   1ad90:	429a      	cmp	r2, r3
   1ad92:	d05e      	beq.n	1ae52 <ticker_job_list_manage+0x104>
	ticker_job_op_cb(user_op, TICKER_STATUS_SUCCESS);
   1ad94:	2100      	movs	r1, #0
   1ad96:	4640      	mov	r0, r8
   1ad98:	f7ff fcef 	bl	1a77a <ticker_job_op_cb>
		while (user->middle != user->last) {
   1ad9c:	78b7      	ldrb	r7, [r6, #2]
   1ad9e:	78f3      	ldrb	r3, [r6, #3]
   1ada0:	429f      	cmp	r7, r3
   1ada2:	f000 808b 	beq.w	1aebc <ticker_job_list_manage+0x16e>
			user_op = &user_ops[user->middle];
   1ada6:	2534      	movs	r5, #52	; 0x34
   1ada8:	fb07 f505 	mul.w	r5, r7, r5
   1adac:	eb0b 0805 	add.w	r8, fp, r5
			middle = user->middle + 1;
   1adb0:	1c7b      	adds	r3, r7, #1
   1adb2:	b2db      	uxtb	r3, r3
			if (middle == user->count_user_op) {
   1adb4:	7832      	ldrb	r2, [r6, #0]
   1adb6:	429a      	cmp	r2, r3
   1adb8:	d0d7      	beq.n	1ad6a <ticker_job_list_manage+0x1c>
			user->middle = middle;
   1adba:	70b3      	strb	r3, [r6, #2]
			ticker = &node[user_op->id];
   1adbc:	f898 4001 	ldrb.w	r4, [r8, #1]
   1adc0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   1adc4:	eb0a 1404 	add.w	r4, sl, r4, lsl #4
			if (user_op->op < TICKER_USER_OP_TYPE_UPDATE) {
   1adc8:	f81b 2005 	ldrb.w	r2, [fp, r5]
   1adcc:	2a04      	cmp	r2, #4
   1adce:	d9e5      	bls.n	1ad9c <ticker_job_list_manage+0x4e>
			state = (ticker->req - ticker->ack) & 0xff;
   1add0:	7863      	ldrb	r3, [r4, #1]
   1add2:	78a1      	ldrb	r1, [r4, #2]
   1add4:	1a5b      	subs	r3, r3, r1
   1add6:	b2db      	uxtb	r3, r3
			if ((user_op->op > TICKER_USER_OP_TYPE_STOP_ABS) ||
   1add8:	2a08      	cmp	r2, #8
   1adda:	d803      	bhi.n	1ade4 <ticker_job_list_manage+0x96>
   1addc:	2b00      	cmp	r3, #0
   1adde:	d1c6      	bne.n	1ad6e <ticker_job_list_manage+0x20>
			    ((state == 0U) &&
   1ade0:	2a06      	cmp	r2, #6
   1ade2:	d0c4      	beq.n	1ad6e <ticker_job_list_manage+0x20>
				ticker_job_op_cb(user_op,
   1ade4:	2101      	movs	r1, #1
   1ade6:	4640      	mov	r0, r8
   1ade8:	f7ff fcc7 	bl	1a77a <ticker_job_op_cb>
				continue;
   1adec:	e7d6      	b.n	1ad9c <ticker_job_list_manage+0x4e>
			     (user_op->params.update.ticks_drift_plus == 0U) &&
   1adee:	f8d8 1004 	ldr.w	r1, [r8, #4]
			    ((user_op->op == TICKER_USER_OP_TYPE_UPDATE) &&
   1adf2:	2900      	cmp	r1, #0
   1adf4:	d1bd      	bne.n	1ad72 <ticker_job_list_manage+0x24>
			     (user_op->params.update.ticks_drift_minus == 0U) &&
   1adf6:	f8d8 1008 	ldr.w	r1, [r8, #8]
			     (user_op->params.update.ticks_drift_plus == 0U) &&
   1adfa:	2900      	cmp	r1, #0
   1adfc:	d1b9      	bne.n	1ad72 <ticker_job_list_manage+0x24>
			     (user_op->params.update.ticks_slot_plus == 0U) &&
   1adfe:	f8d8 100c 	ldr.w	r1, [r8, #12]
			     (user_op->params.update.ticks_drift_minus == 0U) &&
   1ae02:	2900      	cmp	r1, #0
   1ae04:	d1b5      	bne.n	1ad72 <ticker_job_list_manage+0x24>
			     (user_op->params.update.ticks_slot_minus == 0U) &&
   1ae06:	f8d8 1010 	ldr.w	r1, [r8, #16]
			     (user_op->params.update.ticks_slot_plus == 0U) &&
   1ae0a:	2900      	cmp	r1, #0
   1ae0c:	d1b1      	bne.n	1ad72 <ticker_job_list_manage+0x24>
			     (user_op->params.update.lazy == 0U) &&
   1ae0e:	f8d8 1014 	ldr.w	r1, [r8, #20]
   1ae12:	f031 417f 	bics.w	r1, r1, #4278190080	; 0xff000000
   1ae16:	d1ac      	bne.n	1ad72 <ticker_job_list_manage+0x24>
   1ae18:	e7e4      	b.n	1ade4 <ticker_job_list_manage+0x96>
		ticker->ticks_to_expire = ticker_dequeue(instance, user_op->id);
   1ae1a:	f898 1001 	ldrb.w	r1, [r8, #1]
   1ae1e:	4648      	mov	r0, r9
   1ae20:	f7ff fbe5 	bl	1a5ee <ticker_dequeue>
   1ae24:	60a0      	str	r0, [r4, #8]
		ticker_job_node_update(ticker, user_op, instance->ticks_current,
   1ae26:	9b05      	ldr	r3, [sp, #20]
   1ae28:	9300      	str	r3, [sp, #0]
   1ae2a:	9b04      	ldr	r3, [sp, #16]
   1ae2c:	f8d9 2014 	ldr.w	r2, [r9, #20]
   1ae30:	4641      	mov	r1, r8
   1ae32:	4620      	mov	r0, r4
   1ae34:	f7ff ff1b 	bl	1ac6e <ticker_job_node_update>
		ticker->req++;
   1ae38:	7863      	ldrb	r3, [r4, #1]
   1ae3a:	3301      	adds	r3, #1
   1ae3c:	7063      	strb	r3, [r4, #1]
   1ae3e:	e7a9      	b.n	1ad94 <ticker_job_list_manage+0x46>
			ticker->ticks_to_expire = ticker_dequeue(instance,
   1ae40:	f898 1001 	ldrb.w	r1, [r8, #1]
   1ae44:	4648      	mov	r0, r9
   1ae46:	f7ff fbd2 	bl	1a5ee <ticker_dequeue>
   1ae4a:	60a0      	str	r0, [r4, #8]
			ticker->req = ticker->ack;
   1ae4c:	78a3      	ldrb	r3, [r4, #2]
   1ae4e:	7063      	strb	r3, [r4, #1]
   1ae50:	e79a      	b.n	1ad88 <ticker_job_list_manage+0x3a>
			instance->ticker_id_slot_previous = TICKER_NULL;
   1ae52:	23ff      	movs	r3, #255	; 0xff
   1ae54:	f889 301c 	strb.w	r3, [r9, #28]
			if ((user_op->op == TICKER_USER_OP_TYPE_YIELD_ABS) ||
   1ae58:	f81b 3005 	ldrb.w	r3, [fp, r5]
   1ae5c:	2b06      	cmp	r3, #6
   1ae5e:	d001      	beq.n	1ae64 <ticker_job_list_manage+0x116>
   1ae60:	2b08      	cmp	r3, #8
   1ae62:	d113      	bne.n	1ae8c <ticker_job_list_manage+0x13e>
				ticks_at_yield =
   1ae64:	f8d8 0004 	ldr.w	r0, [r8, #4]
			ticks_current = instance->ticks_current;
   1ae68:	f8d9 3014 	ldr.w	r3, [r9, #20]
			if (!((ticks_at_yield - ticks_current) &
   1ae6c:	1ac2      	subs	r2, r0, r3
   1ae6e:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
   1ae72:	d10e      	bne.n	1ae92 <ticker_job_list_manage+0x144>
					ticker_ticks_diff_get(ticks_at_yield,
   1ae74:	4619      	mov	r1, r3
   1ae76:	f7ff fd6c 	bl	1a952 <ticker_ticks_diff_get>
				ticks_used = ticks_elapsed +
   1ae7a:	9b04      	ldr	r3, [sp, #16]
   1ae7c:	4418      	add	r0, r3
			if (instance->ticks_slot_previous > ticks_used) {
   1ae7e:	f8d9 3018 	ldr.w	r3, [r9, #24]
   1ae82:	4283      	cmp	r3, r0
   1ae84:	d986      	bls.n	1ad94 <ticker_job_list_manage+0x46>
				instance->ticks_slot_previous = ticks_used;
   1ae86:	f8c9 0018 	str.w	r0, [r9, #24]
   1ae8a:	e783      	b.n	1ad94 <ticker_job_list_manage+0x46>
				ticks_at_yield = cntr_cnt_get();
   1ae8c:	f7f4 ffb6 	bl	fdfc <cntr_cnt_get>
   1ae90:	e7ea      	b.n	1ae68 <ticker_job_list_manage+0x11a>
					ticker_ticks_diff_get(ticks_current,
   1ae92:	4601      	mov	r1, r0
   1ae94:	4618      	mov	r0, r3
   1ae96:	f7ff fd5c 	bl	1a952 <ticker_ticks_diff_get>
				if (ticks_elapsed > ticks_used) {
   1ae9a:	9b04      	ldr	r3, [sp, #16]
   1ae9c:	4283      	cmp	r3, r0
   1ae9e:	d901      	bls.n	1aea4 <ticker_job_list_manage+0x156>
					ticks_used = ticks_elapsed -
   1aea0:	1a18      	subs	r0, r3, r0
   1aea2:	e7ec      	b.n	1ae7e <ticker_job_list_manage+0x130>
					ticks_used = 0;
   1aea4:	2000      	movs	r0, #0
   1aea6:	e7ea      	b.n	1ae7e <ticker_job_list_manage+0x130>
				instance->sched_cb(TICKER_CALL_ID_JOB,
   1aea8:	f8d9 4024 	ldr.w	r4, [r9, #36]	; 0x24
   1aeac:	464b      	mov	r3, r9
   1aeae:	2201      	movs	r2, #1
   1aeb0:	2104      	movs	r1, #4
   1aeb2:	4608      	mov	r0, r1
   1aeb4:	47a0      	blx	r4
				user->middle = prev;
   1aeb6:	70b7      	strb	r7, [r6, #2]
				pending = 1U;
   1aeb8:	2301      	movs	r3, #1
   1aeba:	9307      	str	r3, [sp, #28]
   1aebc:	9b03      	ldr	r3, [sp, #12]
	while (count_user--) {
   1aebe:	1e5a      	subs	r2, r3, #1
   1aec0:	b2d2      	uxtb	r2, r2
   1aec2:	9203      	str	r2, [sp, #12]
   1aec4:	b133      	cbz	r3, 1aed4 <ticker_job_list_manage+0x186>
		user = &users[count_user];
   1aec6:	9b06      	ldr	r3, [sp, #24]
   1aec8:	9a03      	ldr	r2, [sp, #12]
   1aeca:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
		user_ops = &user->user_op[0];
   1aece:	f8d6 b004 	ldr.w	fp, [r6, #4]
		while (user->middle != user->last) {
   1aed2:	e763      	b.n	1ad9c <ticker_job_list_manage+0x4e>
}
   1aed4:	9807      	ldr	r0, [sp, #28]
   1aed6:	b009      	add	sp, #36	; 0x24
   1aed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001aedc <ticker_job_worker_bh>:
{
   1aedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aee0:	b087      	sub	sp, #28
   1aee2:	4606      	mov	r6, r0
   1aee4:	460c      	mov	r4, r1
   1aee6:	9104      	str	r1, [sp, #16]
   1aee8:	4690      	mov	r8, r2
   1aeea:	9305      	str	r3, [sp, #20]
	ticks_now = cntr_cnt_get();
   1aeec:	f7f4 ff86 	bl	fdfc <cntr_cnt_get>
	ticks_latency = ticker_ticks_diff_get(ticks_now, ticks_previous);
   1aef0:	4621      	mov	r1, r4
   1aef2:	f7ff fd2e 	bl	1a952 <ticker_ticks_diff_get>
   1aef6:	4682      	mov	sl, r0
	node = &instance->nodes[0];
   1aef8:	f8d6 9000 	ldr.w	r9, [r6]
	ticks_expired = 0U;
   1aefc:	2300      	movs	r3, #0
   1aefe:	9301      	str	r3, [sp, #4]
	while (instance->ticker_id_head != TICKER_NULL) {
   1af00:	e02f      	b.n	1af62 <ticker_job_worker_bh+0x86>
			ticker->ticks_to_expire -= ticks_elapsed;
   1af02:	eba3 0308 	sub.w	r3, r3, r8
   1af06:	60a3      	str	r3, [r4, #8]
}
   1af08:	b007      	add	sp, #28
   1af0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			instance->ticker_id_slot_previous = TICKER_NULL;
   1af0e:	23ff      	movs	r3, #255	; 0xff
   1af10:	7733      	strb	r3, [r6, #28]
			instance->ticks_slot_previous = 0U;
   1af12:	2300      	movs	r3, #0
   1af14:	61b3      	str	r3, [r6, #24]
   1af16:	e03d      	b.n	1af94 <ticker_job_worker_bh+0xb8>
		if (ticker->ticks_slot && (state == 2U) && !skip_collision &&
   1af18:	2900      	cmp	r1, #0
   1af1a:	d143      	bne.n	1afa4 <ticker_job_worker_bh+0xc8>
		    !TICKER_RESCHEDULE_PENDING(ticker)) {
   1af1c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
		if (ticker->ticks_slot && (state == 2U) && !skip_collision &&
   1af1e:	b112      	cbz	r2, 1af26 <ticker_job_worker_bh+0x4a>
		    !TICKER_RESCHEDULE_PENDING(ticker)) {
   1af20:	7a12      	ldrb	r2, [r2, #8]
   1af22:	2a01      	cmp	r2, #1
   1af24:	d03e      	beq.n	1afa4 <ticker_job_worker_bh+0xc8>
			instance->ticker_id_slot_previous = id_expired;
   1af26:	7737      	strb	r7, [r6, #28]
			instance->ticks_slot_previous = ticker->ticks_slot;
   1af28:	69a2      	ldr	r2, [r4, #24]
   1af2a:	61b2      	str	r2, [r6, #24]
   1af2c:	e03a      	b.n	1afa4 <ticker_job_worker_bh+0xc8>
			if (TICKER_RESCHEDULE_PENDING(ticker)) {
   1af2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1af30:	2b00      	cmp	r3, #0
   1af32:	d051      	beq.n	1afd8 <ticker_job_worker_bh+0xfc>
   1af34:	7a1b      	ldrb	r3, [r3, #8]
   1af36:	2b01      	cmp	r3, #1
   1af38:	d14e      	bne.n	1afd8 <ticker_job_worker_bh+0xfc>
				ticker->ticks_to_expire = ticks_elapsed;
   1af3a:	f8c4 8008 	str.w	r8, [r4, #8]
				ticker->req = ticker->ack;
   1af3e:	78a3      	ldrb	r3, [r4, #2]
   1af40:	7063      	strb	r3, [r4, #1]
			ticks_to_expire_prep(ticker, instance->ticks_current,
   1af42:	9b04      	ldr	r3, [sp, #16]
   1af44:	9a01      	ldr	r2, [sp, #4]
   1af46:	189a      	adds	r2, r3, r2
   1af48:	6971      	ldr	r1, [r6, #20]
   1af4a:	4620      	mov	r0, r4
   1af4c:	f7ff fdd1 	bl	1aaf2 <ticks_to_expire_prep>
			ticker->next = *insert_head;
   1af50:	9a05      	ldr	r2, [sp, #20]
   1af52:	7813      	ldrb	r3, [r2, #0]
   1af54:	9902      	ldr	r1, [sp, #8]
   1af56:	f809 3001 	strb.w	r3, [r9, r1]
			*insert_head = id_expired;
   1af5a:	7017      	strb	r7, [r2, #0]
			ticker->req++;
   1af5c:	7863      	ldrb	r3, [r4, #1]
   1af5e:	3301      	adds	r3, #1
   1af60:	7063      	strb	r3, [r4, #1]
	while (instance->ticker_id_head != TICKER_NULL) {
   1af62:	7f77      	ldrb	r7, [r6, #29]
   1af64:	2fff      	cmp	r7, #255	; 0xff
   1af66:	d0cf      	beq.n	1af08 <ticker_job_worker_bh+0x2c>
		ticker = &node[id_expired];
   1af68:	eb07 0447 	add.w	r4, r7, r7, lsl #1
   1af6c:	0123      	lsls	r3, r4, #4
   1af6e:	9302      	str	r3, [sp, #8]
   1af70:	eb09 1404 	add.w	r4, r9, r4, lsl #4
		ticks_to_expire = ticker->ticks_to_expire;
   1af74:	68a3      	ldr	r3, [r4, #8]
		if (ticks_elapsed < ticks_to_expire) {
   1af76:	4598      	cmp	r8, r3
   1af78:	d3c3      	bcc.n	1af02 <ticker_job_worker_bh+0x26>
		ticks_elapsed -= ticks_to_expire;
   1af7a:	eba8 0803 	sub.w	r8, r8, r3
		ticks_expired += ticks_to_expire;
   1af7e:	9a01      	ldr	r2, [sp, #4]
   1af80:	441a      	add	r2, r3
   1af82:	9201      	str	r2, [sp, #4]
		ticks_latency -= ticks_to_expire;
   1af84:	ebaa 0a03 	sub.w	sl, sl, r3
		skip_collision = (ticker->lazy_current != 0U);
   1af88:	8be1      	ldrh	r1, [r4, #30]
		if (instance->ticks_slot_previous > ticks_to_expire) {
   1af8a:	69b2      	ldr	r2, [r6, #24]
   1af8c:	429a      	cmp	r2, r3
   1af8e:	d9be      	bls.n	1af0e <ticker_job_worker_bh+0x32>
			instance->ticks_slot_previous -= ticks_to_expire;
   1af90:	1ad3      	subs	r3, r2, r3
   1af92:	61b3      	str	r3, [r6, #24]
		state = (ticker->req - ticker->ack) & 0xff;
   1af94:	7863      	ldrb	r3, [r4, #1]
   1af96:	78a2      	ldrb	r2, [r4, #2]
   1af98:	1a9b      	subs	r3, r3, r2
   1af9a:	b2db      	uxtb	r3, r3
		if (ticker->ticks_slot && (state == 2U) && !skip_collision &&
   1af9c:	69a2      	ldr	r2, [r4, #24]
   1af9e:	b10a      	cbz	r2, 1afa4 <ticker_job_worker_bh+0xc8>
   1afa0:	2b02      	cmp	r3, #2
   1afa2:	d0b9      	beq.n	1af18 <ticker_job_worker_bh+0x3c>
		ticker->ticks_to_expire = 0U;
   1afa4:	2200      	movs	r2, #0
   1afa6:	60a2      	str	r2, [r4, #8]
		instance->ticker_id_head = ticker->next;
   1afa8:	9a02      	ldr	r2, [sp, #8]
   1afaa:	f819 2002 	ldrb.w	r2, [r9, r2]
   1afae:	7772      	strb	r2, [r6, #29]
		if ((ticker->ticks_periodic != 0U) ||
   1afb0:	6862      	ldr	r2, [r4, #4]
   1afb2:	2a00      	cmp	r2, #0
   1afb4:	d1bb      	bne.n	1af2e <ticker_job_worker_bh+0x52>
		    TICKER_RESCHEDULE_PENDING(ticker)) {
   1afb6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
		if ((ticker->ticks_periodic != 0U) ||
   1afb8:	b112      	cbz	r2, 1afc0 <ticker_job_worker_bh+0xe4>
		    TICKER_RESCHEDULE_PENDING(ticker)) {
   1afba:	7a12      	ldrb	r2, [r2, #8]
   1afbc:	2a01      	cmp	r2, #1
   1afbe:	d0b6      	beq.n	1af2e <ticker_job_worker_bh+0x52>
			if (state && ((state == 1U) || skip_collision) &&
   1afc0:	b13b      	cbz	r3, 1afd2 <ticker_job_worker_bh+0xf6>
   1afc2:	2b01      	cmp	r3, #1
   1afc4:	d000      	beq.n	1afc8 <ticker_job_worker_bh+0xec>
   1afc6:	b121      	cbz	r1, 1afd2 <ticker_job_worker_bh+0xf6>
			    ticker->fp_op_func) {
   1afc8:	6a23      	ldr	r3, [r4, #32]
			if (state && ((state == 1U) || skip_collision) &&
   1afca:	b113      	cbz	r3, 1afd2 <ticker_job_worker_bh+0xf6>
				ticker->fp_op_func(TICKER_STATUS_FAILURE,
   1afcc:	6a61      	ldr	r1, [r4, #36]	; 0x24
   1afce:	2001      	movs	r0, #1
   1afd0:	4798      	blx	r3
			ticker->req = ticker->ack;
   1afd2:	78a3      	ldrb	r3, [r4, #2]
   1afd4:	7063      	strb	r3, [r4, #1]
   1afd6:	e7c4      	b.n	1af62 <ticker_job_worker_bh+0x86>
				if (!ticker->lazy_current) {
   1afd8:	8be3      	ldrh	r3, [r4, #30]
   1afda:	b92b      	cbnz	r3, 1afe8 <ticker_job_worker_bh+0x10c>
					lazy_periodic = ticker->lazy_periodic;
   1afdc:	8ba3      	ldrh	r3, [r4, #28]
   1afde:	9303      	str	r3, [sp, #12]
				count = 1 + lazy_periodic;
   1afe0:	9b03      	ldr	r3, [sp, #12]
   1afe2:	3301      	adds	r3, #1
				ticks_to_expire = 0U;
   1afe4:	2500      	movs	r5, #0
				while (count--) {
   1afe6:	e00b      	b.n	1b000 <ticker_job_worker_bh+0x124>
					ticker->req = ticker->ack;
   1afe8:	78a3      	ldrb	r3, [r4, #2]
   1afea:	7063      	strb	r3, [r4, #1]
					lazy_periodic = 0U;
   1afec:	2300      	movs	r3, #0
   1afee:	9303      	str	r3, [sp, #12]
   1aff0:	e7f6      	b.n	1afe0 <ticker_job_worker_bh+0x104>
						ticker->ticks_periodic;
   1aff2:	6863      	ldr	r3, [r4, #4]
					ticks_to_expire +=
   1aff4:	441d      	add	r5, r3
						ticker_remainder_inc(ticker);
   1aff6:	4620      	mov	r0, r4
   1aff8:	f7ec fa2a 	bl	7450 <ticker_remainder_inc>
					ticks_to_expire +=
   1affc:	4405      	add	r5, r0
				while (count--) {
   1affe:	465b      	mov	r3, fp
   1b000:	f103 3bff 	add.w	fp, r3, #4294967295
   1b004:	2b00      	cmp	r3, #0
   1b006:	d1f4      	bne.n	1aff2 <ticker_job_worker_bh+0x116>
				} else if (!ticker->must_expire) {
   1b008:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
   1b00c:	b1c3      	cbz	r3, 1b040 <ticker_job_worker_bh+0x164>
				lazy = 0U;
   1b00e:	f04f 0b00 	mov.w	fp, #0
				ticker->ticks_to_expire = ticks_to_expire;
   1b012:	60a5      	str	r5, [r4, #8]
				ticker->lazy_current += (lazy_periodic + lazy);
   1b014:	9b03      	ldr	r3, [sp, #12]
   1b016:	445b      	add	r3, fp
   1b018:	469b      	mov	fp, r3
   1b01a:	8be3      	ldrh	r3, [r4, #30]
   1b01c:	fa13 fb8b 	uxtah	fp, r3, fp
   1b020:	f8a4 b01e 	strh.w	fp, [r4, #30]
   1b024:	e78d      	b.n	1af42 <ticker_job_worker_bh+0x66>
							ticker->ticks_periodic;
   1b026:	6863      	ldr	r3, [r4, #4]
						ticks_to_expire +=
   1b028:	441d      	add	r5, r3
						  ticker_remainder_inc(ticker);
   1b02a:	4620      	mov	r0, r4
   1b02c:	f7ec fa10 	bl	7450 <ticker_remainder_inc>
						ticks_to_expire +=
   1b030:	4405      	add	r5, r0
						lazy++;
   1b032:	f10b 0b01 	add.w	fp, fp, #1
   1b036:	fa1f fb8b 	uxth.w	fp, fp
					while (ticks_to_expire <
   1b03a:	4555      	cmp	r5, sl
   1b03c:	d3f3      	bcc.n	1b026 <ticker_job_worker_bh+0x14a>
   1b03e:	e7e8      	b.n	1b012 <ticker_job_worker_bh+0x136>
				lazy = 0U;
   1b040:	f04f 0b00 	mov.w	fp, #0
   1b044:	e7f9      	b.n	1b03a <ticker_job_worker_bh+0x15e>

0001b046 <ll_addr_read>:

uint8_t *ll_addr_read(uint8_t addr_type, uint8_t *const bdaddr)
{
   1b046:	b510      	push	{r4, lr}
   1b048:	460c      	mov	r4, r1
	uint8_t *addr;

	addr = ll_addr_get(addr_type);
   1b04a:	f7ec fcf7 	bl	7a3c <ll_addr_get>
	if (addr) {
   1b04e:	4603      	mov	r3, r0
   1b050:	b118      	cbz	r0, 1b05a <ll_addr_read+0x14>
   1b052:	6802      	ldr	r2, [r0, #0]
   1b054:	6022      	str	r2, [r4, #0]
   1b056:	8882      	ldrh	r2, [r0, #4]
   1b058:	80a2      	strh	r2, [r4, #4]
		memcpy(bdaddr, addr, BDADDR_SIZE);
	}

	return addr;
}
   1b05a:	4618      	mov	r0, r3
   1b05c:	bd10      	pop	{r4, pc}

0001b05e <ll_tx_pwr_get>:
{
#if defined(CONFIG_BT_CTLR_TX_PWR_DYNAMIC_CONTROL)
	*min = lll_radio_tx_pwr_min_get();
	*max = lll_radio_tx_pwr_max_get();
#else
	*min = RADIO_TXP_DEFAULT;
   1b05e:	2300      	movs	r3, #0
   1b060:	7003      	strb	r3, [r0, #0]
	*max = RADIO_TXP_DEFAULT;
   1b062:	700b      	strb	r3, [r1, #0]
#endif /* CONFIG_BT_CTLR_TX_PWR_DYNAMIC_CONTROL */
}
   1b064:	4770      	bx	lr

0001b066 <process_prio_evt>:
	*evt_flags = BT_HCI_EVT_FLAG_RECV;
   1b066:	2302      	movs	r3, #2
   1b068:	700b      	strb	r3, [r1, #0]
}
   1b06a:	2000      	movs	r0, #0
   1b06c:	4770      	bx	lr

0001b06e <hci_driver_send>:
{
   1b06e:	b538      	push	{r3, r4, r5, lr}
	if (!buf->len) {
   1b070:	8983      	ldrh	r3, [r0, #12]
   1b072:	b163      	cbz	r3, 1b08e <hci_driver_send+0x20>
   1b074:	4604      	mov	r4, r0
   1b076:	7d03      	ldrb	r3, [r0, #20]
	switch (type) {
   1b078:	b963      	cbnz	r3, 1b094 <hci_driver_send+0x26>
		err = cmd_handle(buf);
   1b07a:	f7ec fcf5 	bl	7a68 <cmd_handle>
	if (!err) {
   1b07e:	4605      	mov	r5, r0
   1b080:	b108      	cbz	r0, 1b086 <hci_driver_send+0x18>
}
   1b082:	4628      	mov	r0, r5
   1b084:	bd38      	pop	{r3, r4, r5, pc}
		net_buf_unref(buf);
   1b086:	4620      	mov	r0, r4
   1b088:	f001 ffd6 	bl	1d038 <net_buf_unref>
   1b08c:	e7f9      	b.n	1b082 <hci_driver_send+0x14>
		return -EINVAL;
   1b08e:	f06f 0515 	mvn.w	r5, #21
   1b092:	e7f6      	b.n	1b082 <hci_driver_send+0x14>
		return -EINVAL;
   1b094:	f06f 0515 	mvn.w	r5, #21
   1b098:	e7f3      	b.n	1b082 <hci_driver_send+0x14>

0001b09a <adv_cmds_ext_check>:
}
   1b09a:	2000      	movs	r0, #0
   1b09c:	4770      	bx	lr

0001b09e <link_control_cmd_handle>:
}
   1b09e:	f06f 0015 	mvn.w	r0, #21
   1b0a2:	4770      	bx	lr

0001b0a4 <status_cmd_handle>:
}
   1b0a4:	f06f 0015 	mvn.w	r0, #21
   1b0a8:	4770      	bx	lr

0001b0aa <dup_ext_adv_mode_reset>:
	for (adv_mode = 0U; adv_mode < DUP_EXT_ADV_MODE_COUNT;
   1b0aa:	2300      	movs	r3, #0
   1b0ac:	e00d      	b.n	1b0ca <dup_ext_adv_mode_reset+0x20>
		dup_mode = &dup_adv_mode[adv_mode];
   1b0ae:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   1b0b2:	004a      	lsls	r2, r1, #1
		dup_mode->set_count = 0U;
   1b0b4:	f810 1011 	ldrb.w	r1, [r0, r1, lsl #1]
   1b0b8:	f36f 0104 	bfc	r1, #0, #5
   1b0bc:	5481      	strb	r1, [r0, r2]
		dup_mode->set_curr = 0U;
   1b0be:	5a81      	ldrh	r1, [r0, r2]
   1b0c0:	f36f 1149 	bfc	r1, #5, #5
   1b0c4:	5281      	strh	r1, [r0, r2]
	     adv_mode++) {
   1b0c6:	3301      	adds	r3, #1
   1b0c8:	b2db      	uxtb	r3, r3
	for (adv_mode = 0U; adv_mode < DUP_EXT_ADV_MODE_COUNT;
   1b0ca:	2b03      	cmp	r3, #3
   1b0cc:	d9ef      	bls.n	1b0ae <dup_ext_adv_mode_reset+0x4>
}
   1b0ce:	4770      	bx	lr

0001b0d0 <ext_adv_data_get>:
{
   1b0d0:	b510      	push	{r4, lr}
	*tx_pwr = BT_HCI_LE_ADV_TX_POWER_NO_PREF;
   1b0d2:	247f      	movs	r4, #127	; 0x7f
   1b0d4:	7014      	strb	r4, [r2, #0]
	if (!p->ext_hdr_len) {
   1b0d6:	f890 e022 	ldrb.w	lr, [r0, #34]	; 0x22
   1b0da:	f01e 0f3f 	tst.w	lr, #63	; 0x3f
   1b0de:	d039      	beq.n	1b154 <ext_adv_data_get+0x84>
   1b0e0:	f100 0c22 	add.w	ip, r0, #34	; 0x22
	ptr = h->data;
   1b0e4:	f100 0424 	add.w	r4, r0, #36	; 0x24
	if (h->adv_addr) {
   1b0e8:	f890 e023 	ldrb.w	lr, [r0, #35]	; 0x23
   1b0ec:	f01e 0f01 	tst.w	lr, #1
   1b0f0:	d001      	beq.n	1b0f6 <ext_adv_data_get+0x26>
		ptr += BDADDR_SIZE;
   1b0f2:	f100 042a 	add.w	r4, r0, #42	; 0x2a
	if (h->tgt_addr) {
   1b0f6:	f01e 0f02 	tst.w	lr, #2
   1b0fa:	d000      	beq.n	1b0fe <ext_adv_data_get+0x2e>
		ptr += BDADDR_SIZE;
   1b0fc:	3406      	adds	r4, #6
	if (h->adi) {
   1b0fe:	f01e 0f08 	tst.w	lr, #8
   1b102:	d000      	beq.n	1b106 <ext_adv_data_get+0x36>
		ptr += sizeof(struct pdu_adv_adi);
   1b104:	3402      	adds	r4, #2
	if (h->aux_ptr) {
   1b106:	f01e 0f10 	tst.w	lr, #16
   1b10a:	d008      	beq.n	1b11e <ext_adv_data_get+0x4e>
		*sec_phy = HCI_AUX_PHY_TO_HCI_PHY(aux_ptr->phy);
   1b10c:	f894 e002 	ldrb.w	lr, [r4, #2]
   1b110:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
   1b114:	f10e 0e01 	add.w	lr, lr, #1
   1b118:	f881 e000 	strb.w	lr, [r1]
		ptr += sizeof(*aux_ptr);
   1b11c:	3403      	adds	r4, #3
	if (h->sync_info) {
   1b11e:	f890 1023 	ldrb.w	r1, [r0, #35]	; 0x23
   1b122:	f011 0f20 	tst.w	r1, #32
   1b126:	d000      	beq.n	1b12a <ext_adv_data_get+0x5a>
		ptr += sizeof(struct pdu_adv_sync_info);
   1b128:	3412      	adds	r4, #18
	if (h->tx_pwr) {
   1b12a:	f011 0f40 	tst.w	r1, #64	; 0x40
   1b12e:	d002      	beq.n	1b136 <ext_adv_data_get+0x66>
		*tx_pwr = *(int8_t *)ptr;
   1b130:	f914 1b01 	ldrsb.w	r1, [r4], #1
   1b134:	7011      	strb	r1, [r2, #0]
	hdr_len = ptr - (uint8_t *)p;
   1b136:	eba4 020c 	sub.w	r2, r4, ip
   1b13a:	b2d2      	uxtb	r2, r2
	hdr_buf_len = PDU_AC_EXT_HEADER_SIZE_MIN + p->ext_hdr_len;
   1b13c:	f890 1022 	ldrb.w	r1, [r0, #34]	; 0x22
   1b140:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   1b144:	3101      	adds	r1, #1
	if (hdr_len < hdr_buf_len) {
   1b146:	428a      	cmp	r2, r1
   1b148:	d207      	bcs.n	1b15a <ext_adv_data_get+0x8a>
		uint8_t acad_len = hdr_buf_len - hdr_len;
   1b14a:	1a8a      	subs	r2, r1, r2
		ptr += acad_len;
   1b14c:	fa54 f482 	uxtab	r4, r4, r2
		hdr_len += acad_len;
   1b150:	460a      	mov	r2, r1
   1b152:	e002      	b.n	1b15a <ext_adv_data_get+0x8a>
   1b154:	f100 0423 	add.w	r4, r0, #35	; 0x23
		hdr_len = PDU_AC_EXT_HEADER_SIZE_MIN;
   1b158:	2201      	movs	r2, #1
	if (hdr_len < adv->len) {
   1b15a:	f890 1021 	ldrb.w	r1, [r0, #33]	; 0x21
   1b15e:	4291      	cmp	r1, r2
   1b160:	d801      	bhi.n	1b166 <ext_adv_data_get+0x96>
	return 0;
   1b162:	2000      	movs	r0, #0
}
   1b164:	bd10      	pop	{r4, pc}
		*data = ptr;
   1b166:	601c      	str	r4, [r3, #0]
		return adv->len - hdr_len;
   1b168:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
   1b16c:	1a80      	subs	r0, r0, r2
   1b16e:	b2c0      	uxtb	r0, r0
   1b170:	e7f8      	b.n	1b164 <ext_adv_data_get+0x94>

0001b172 <adv_cmds_legacy_check>:
	if (cc_evt) {
   1b172:	b140      	cbz	r0, 1b186 <adv_cmds_legacy_check+0x14>
{
   1b174:	b510      	push	{r4, lr}
   1b176:	4604      	mov	r4, r0
		*cc_evt = cmd_complete_status(BT_HCI_ERR_CMD_DISALLOWED);
   1b178:	200c      	movs	r0, #12
   1b17a:	f7ec fda1 	bl	7cc0 <cmd_complete_status>
   1b17e:	6020      	str	r0, [r4, #0]
}
   1b180:	f06f 0015 	mvn.w	r0, #21
   1b184:	bd10      	pop	{r4, pc}
   1b186:	f06f 0015 	mvn.w	r0, #21
   1b18a:	4770      	bx	lr

0001b18c <hci_evt_create>:
{
   1b18c:	b538      	push	{r3, r4, r5, lr}
   1b18e:	460d      	mov	r5, r1
   1b190:	4614      	mov	r4, r2
	return net_buf_simple_add(&buf->b, len);
   1b192:	2102      	movs	r1, #2
   1b194:	3008      	adds	r0, #8
   1b196:	f001 ffa5 	bl	1d0e4 <net_buf_simple_add>
	hdr->evt = evt;
   1b19a:	7005      	strb	r5, [r0, #0]
	hdr->len = len;
   1b19c:	7044      	strb	r4, [r0, #1]
}
   1b19e:	bd38      	pop	{r3, r4, r5, pc}

0001b1a0 <meta_evt>:
{
   1b1a0:	b570      	push	{r4, r5, r6, lr}
   1b1a2:	4604      	mov	r4, r0
   1b1a4:	460e      	mov	r6, r1
   1b1a6:	4615      	mov	r5, r2
	hci_evt_create(buf, BT_HCI_EVT_LE_META_EVENT, sizeof(*me) + melen);
   1b1a8:	3201      	adds	r2, #1
   1b1aa:	b2d2      	uxtb	r2, r2
   1b1ac:	213e      	movs	r1, #62	; 0x3e
   1b1ae:	f7ff ffed 	bl	1b18c <hci_evt_create>
   1b1b2:	3408      	adds	r4, #8
   1b1b4:	2101      	movs	r1, #1
   1b1b6:	4620      	mov	r0, r4
   1b1b8:	f001 ff94 	bl	1d0e4 <net_buf_simple_add>
	me->subevent = subevt;
   1b1bc:	7006      	strb	r6, [r0, #0]
   1b1be:	4629      	mov	r1, r5
   1b1c0:	4620      	mov	r0, r4
   1b1c2:	f001 ff8f 	bl	1d0e4 <net_buf_simple_add>
}
   1b1c6:	bd70      	pop	{r4, r5, r6, pc}

0001b1c8 <dup_ext_adv_adi_store>:
{
   1b1c8:	b500      	push	{lr}
	adv_set = &dup_mode->set[dup_mode->set_curr];
   1b1ca:	8803      	ldrh	r3, [r0, #0]
   1b1cc:	f3c3 1344 	ubfx	r3, r3, #5, #5
			      1U : 0U;
   1b1d0:	bb3a      	cbnz	r2, 1b222 <dup_ext_adv_adi_store+0x5a>
   1b1d2:	f04f 0e01 	mov.w	lr, #1
	adv_set->data_cmplt = (data_status ==
   1b1d6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   1b1da:	4402      	add	r2, r0
   1b1dc:	f892 c002 	ldrb.w	ip, [r2, #2]
   1b1e0:	f36e 0c00 	bfi	ip, lr, #0, #1
   1b1e4:	f882 c002 	strb.w	ip, [r2, #2]
	if (adi) {
   1b1e8:	b1f1      	cbz	r1, 1b228 <dup_ext_adv_adi_store+0x60>
		(void)memcpy(&adv_set->adi, adi, sizeof(*adi));
   1b1ea:	4613      	mov	r3, r2
   1b1ec:	880a      	ldrh	r2, [r1, #0]
   1b1ee:	f8a3 2003 	strh.w	r2, [r3, #3]
	if (dup_mode->set_count < CONFIG_BT_CTLR_DUP_FILTER_ADV_SET_MAX) {
   1b1f2:	7803      	ldrb	r3, [r0, #0]
   1b1f4:	f013 0f1f 	tst.w	r3, #31
   1b1f8:	d11d      	bne.n	1b236 <dup_ext_adv_adi_store+0x6e>
		dup_mode->set_count++;
   1b1fa:	461a      	mov	r2, r3
   1b1fc:	f003 031f 	and.w	r3, r3, #31
   1b200:	3301      	adds	r3, #1
   1b202:	f003 031f 	and.w	r3, r3, #31
   1b206:	f363 0204 	bfi	r2, r3, #0, #5
   1b20a:	7002      	strb	r2, [r0, #0]
		dup_mode->set_curr = dup_mode->set_count;
   1b20c:	8802      	ldrh	r2, [r0, #0]
   1b20e:	f363 1249 	bfi	r2, r3, #5, #5
   1b212:	8002      	strh	r2, [r0, #0]
	if (dup_mode->set_curr == CONFIG_BT_CTLR_DUP_FILTER_ADV_SET_MAX) {
   1b214:	8803      	ldrh	r3, [r0, #0]
   1b216:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
   1b21a:	2b20      	cmp	r3, #32
   1b21c:	d013      	beq.n	1b246 <dup_ext_adv_adi_store+0x7e>
}
   1b21e:	f85d fb04 	ldr.w	pc, [sp], #4
			      1U : 0U;
   1b222:	f04f 0e00 	mov.w	lr, #0
   1b226:	e7d6      	b.n	1b1d6 <dup_ext_adv_adi_store+0xe>
		(void)memset(&adv_set->adi, 0U, sizeof(*adi));
   1b228:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1b22c:	4403      	add	r3, r0
__ssp_bos_icheck3(memset, void *, int)
   1b22e:	2200      	movs	r2, #0
   1b230:	f8a3 2003 	strh.w	r2, [r3, #3]
   1b234:	e7dd      	b.n	1b1f2 <dup_ext_adv_adi_store+0x2a>
		dup_mode->set_curr++;
   1b236:	8803      	ldrh	r3, [r0, #0]
   1b238:	f3c3 1244 	ubfx	r2, r3, #5, #5
   1b23c:	3201      	adds	r2, #1
   1b23e:	f362 1349 	bfi	r3, r2, #5, #5
   1b242:	8003      	strh	r3, [r0, #0]
   1b244:	e7e6      	b.n	1b214 <dup_ext_adv_adi_store+0x4c>
		dup_mode->set_curr = 0U;
   1b246:	8803      	ldrh	r3, [r0, #0]
   1b248:	f36f 1349 	bfc	r3, #5, #5
   1b24c:	8003      	strh	r3, [r0, #0]
}
   1b24e:	e7e6      	b.n	1b21e <dup_ext_adv_adi_store+0x56>

0001b250 <vs_write_bd_addr>:
{
   1b250:	b510      	push	{r4, lr}
   1b252:	460c      	mov	r4, r1
	ll_addr_set(0, &cmd->bdaddr.val[0]);
   1b254:	6881      	ldr	r1, [r0, #8]
   1b256:	2000      	movs	r0, #0
   1b258:	f7ec fbd2 	bl	7a00 <ll_addr_set>
	*evt = cmd_complete_status(0x00);
   1b25c:	2000      	movs	r0, #0
   1b25e:	f7ec fd2f 	bl	7cc0 <cmd_complete_status>
   1b262:	6020      	str	r0, [r4, #0]
}
   1b264:	bd10      	pop	{r4, pc}

0001b266 <le_set_random_address>:
{
   1b266:	b510      	push	{r4, lr}
   1b268:	460c      	mov	r4, r1
	status = ll_addr_set(1, &cmd->bdaddr.val[0]);
   1b26a:	6881      	ldr	r1, [r0, #8]
   1b26c:	2001      	movs	r0, #1
   1b26e:	f7ec fbc7 	bl	7a00 <ll_addr_set>
	*evt = cmd_complete_status(status);
   1b272:	f7ec fd25 	bl	7cc0 <cmd_complete_status>
   1b276:	6020      	str	r0, [r4, #0]
}
   1b278:	bd10      	pop	{r4, pc}

0001b27a <le_clear_fal>:
{
   1b27a:	b510      	push	{r4, lr}
   1b27c:	460c      	mov	r4, r1
	status = ll_fal_clear();
   1b27e:	f001 f990 	bl	1c5a2 <ll_fal_clear>
	*evt = cmd_complete_status(status);
   1b282:	f7ec fd1d 	bl	7cc0 <cmd_complete_status>
   1b286:	6020      	str	r0, [r4, #0]
}
   1b288:	bd10      	pop	{r4, pc}

0001b28a <le_add_dev_to_fal>:
{
   1b28a:	b510      	push	{r4, lr}
   1b28c:	460c      	mov	r4, r1
	status = ll_fal_add(&cmd->addr);
   1b28e:	6880      	ldr	r0, [r0, #8]
   1b290:	f001 f9d8 	bl	1c644 <ll_fal_add>
	*evt = cmd_complete_status(status);
   1b294:	f7ec fd14 	bl	7cc0 <cmd_complete_status>
   1b298:	6020      	str	r0, [r4, #0]
}
   1b29a:	bd10      	pop	{r4, pc}

0001b29c <le_rem_dev_from_fal>:
{
   1b29c:	b510      	push	{r4, lr}
   1b29e:	460c      	mov	r4, r1
	status = ll_fal_remove(&cmd->addr);
   1b2a0:	6880      	ldr	r0, [r0, #8]
   1b2a2:	f001 f98b 	bl	1c5bc <ll_fal_remove>
	*evt = cmd_complete_status(status);
   1b2a6:	f7ec fd0b 	bl	7cc0 <cmd_complete_status>
   1b2aa:	6020      	str	r0, [r4, #0]
}
   1b2ac:	bd10      	pop	{r4, pc}

0001b2ae <le_set_scan_param>:
{
   1b2ae:	b530      	push	{r4, r5, lr}
   1b2b0:	b083      	sub	sp, #12
   1b2b2:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_scan_param *cmd = (void *)buf->data;
   1b2b4:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_legacy_check(evt)) {
   1b2b6:	4608      	mov	r0, r1
   1b2b8:	f7ff ff5b 	bl	1b172 <adv_cmds_legacy_check>
   1b2bc:	b108      	cbz	r0, 1b2c2 <le_set_scan_param+0x14>
}
   1b2be:	b003      	add	sp, #12
   1b2c0:	bd30      	pop	{r4, r5, pc}
	interval = sys_le16_to_cpu(cmd->interval);
   1b2c2:	f8b5 1001 	ldrh.w	r1, [r5, #1]
	window = sys_le16_to_cpu(cmd->window);
   1b2c6:	f8b5 2003 	ldrh.w	r2, [r5, #3]
	status = ll_scan_params_set(cmd->scan_type, interval, window,
   1b2ca:	796b      	ldrb	r3, [r5, #5]
   1b2cc:	7828      	ldrb	r0, [r5, #0]
   1b2ce:	79ad      	ldrb	r5, [r5, #6]
   1b2d0:	9500      	str	r5, [sp, #0]
   1b2d2:	f000 fe7a 	bl	1bfca <ll_scan_params_set>
	*evt = cmd_complete_status(status);
   1b2d6:	f7ec fcf3 	bl	7cc0 <cmd_complete_status>
   1b2da:	6020      	str	r0, [r4, #0]
   1b2dc:	e7ef      	b.n	1b2be <le_set_scan_param+0x10>

0001b2de <le_set_ext_scan_param>:
{
   1b2de:	b570      	push	{r4, r5, r6, lr}
   1b2e0:	b082      	sub	sp, #8
   1b2e2:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_ext_scan_param *cmd = (void *)buf->data;
   1b2e4:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_ext_check(evt)) {
   1b2e6:	4608      	mov	r0, r1
   1b2e8:	f7ff fed7 	bl	1b09a <adv_cmds_ext_check>
   1b2ec:	b9b8      	cbnz	r0, 1b31e <le_set_ext_scan_param+0x40>
	phys = cmd->phys;
   1b2ee:	78aa      	ldrb	r2, [r5, #2]
	own_addr_type = cmd->own_addr_type;
   1b2f0:	782b      	ldrb	r3, [r5, #0]
	filter_policy = cmd->filter_policy;
   1b2f2:	786e      	ldrb	r6, [r5, #1]
		if (phys & phy) {
   1b2f4:	f012 0f01 	tst.w	r2, #1
   1b2f8:	d008      	beq.n	1b30c <le_set_ext_scan_param+0x2e>
			type |= (p->type & 0x01);
   1b2fa:	f995 0003 	ldrsb.w	r0, [r5, #3]
   1b2fe:	f000 0001 	and.w	r0, r0, #1
   1b302:	f040 0002 	orr.w	r0, r0, #2
			interval = sys_le16_to_cpu(p->interval);
   1b306:	88a9      	ldrh	r1, [r5, #4]
			window = sys_le16_to_cpu(p->window);
   1b308:	88ea      	ldrh	r2, [r5, #6]
			p++;
   1b30a:	e002      	b.n	1b312 <le_set_ext_scan_param+0x34>
		type = (phy << 1);
   1b30c:	2002      	movs	r0, #2
			window = 0U;
   1b30e:	2200      	movs	r2, #0
			interval = 0U;
   1b310:	4611      	mov	r1, r2
		status = ll_scan_params_set(type, interval, window,
   1b312:	9600      	str	r6, [sp, #0]
   1b314:	f000 fe59 	bl	1bfca <ll_scan_params_set>
	*evt = cmd_complete_status(status);
   1b318:	f7ec fcd2 	bl	7cc0 <cmd_complete_status>
   1b31c:	6020      	str	r0, [r4, #0]
}
   1b31e:	b002      	add	sp, #8
   1b320:	bd70      	pop	{r4, r5, r6, pc}

0001b322 <le_add_dev_to_pal>:
{
   1b322:	b538      	push	{r3, r4, r5, lr}
   1b324:	460c      	mov	r4, r1
	struct bt_hci_cp_le_add_dev_to_per_adv_list *cmd = (void *)buf->data;
   1b326:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_ext_check(evt)) {
   1b328:	4608      	mov	r0, r1
   1b32a:	f7ff feb6 	bl	1b09a <adv_cmds_ext_check>
   1b32e:	b100      	cbz	r0, 1b332 <le_add_dev_to_pal+0x10>
}
   1b330:	bd38      	pop	{r3, r4, r5, pc}
	status = ll_pal_add(&cmd->addr, cmd->sid);
   1b332:	79e9      	ldrb	r1, [r5, #7]
   1b334:	4628      	mov	r0, r5
   1b336:	f001 f999 	bl	1c66c <ll_pal_add>
	*evt = cmd_complete_status(status);
   1b33a:	f7ec fcc1 	bl	7cc0 <cmd_complete_status>
   1b33e:	6020      	str	r0, [r4, #0]
   1b340:	e7f6      	b.n	1b330 <le_add_dev_to_pal+0xe>

0001b342 <le_rem_dev_from_pal>:
{
   1b342:	b538      	push	{r3, r4, r5, lr}
   1b344:	460c      	mov	r4, r1
	struct bt_hci_cp_le_rem_dev_from_per_adv_list *cmd = (void *)buf->data;
   1b346:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_ext_check(evt)) {
   1b348:	4608      	mov	r0, r1
   1b34a:	f7ff fea6 	bl	1b09a <adv_cmds_ext_check>
   1b34e:	b100      	cbz	r0, 1b352 <le_rem_dev_from_pal+0x10>
}
   1b350:	bd38      	pop	{r3, r4, r5, pc}
	status = ll_pal_remove(&cmd->addr, cmd->sid);
   1b352:	79e9      	ldrb	r1, [r5, #7]
   1b354:	4628      	mov	r0, r5
   1b356:	f001 f959 	bl	1c60c <ll_pal_remove>
	*evt = cmd_complete_status(status);
   1b35a:	f7ec fcb1 	bl	7cc0 <cmd_complete_status>
   1b35e:	6020      	str	r0, [r4, #0]
   1b360:	e7f6      	b.n	1b350 <le_rem_dev_from_pal+0xe>

0001b362 <le_clear_pal>:
{
   1b362:	b510      	push	{r4, lr}
   1b364:	460c      	mov	r4, r1
	if (adv_cmds_ext_check(evt)) {
   1b366:	4608      	mov	r0, r1
   1b368:	f7ff fe97 	bl	1b09a <adv_cmds_ext_check>
   1b36c:	b100      	cbz	r0, 1b370 <le_clear_pal+0xe>
}
   1b36e:	bd10      	pop	{r4, pc}
	status = ll_pal_clear();
   1b370:	f001 f947 	bl	1c602 <ll_pal_clear>
	*evt = cmd_complete_status(status);
   1b374:	f7ec fca4 	bl	7cc0 <cmd_complete_status>
   1b378:	6020      	str	r0, [r4, #0]
   1b37a:	e7f8      	b.n	1b36e <le_clear_pal+0xc>

0001b37c <le_add_dev_to_rl>:
{
   1b37c:	b510      	push	{r4, lr}
   1b37e:	460c      	mov	r4, r1
	struct bt_hci_cp_le_add_dev_to_rl *cmd = (void *)buf->data;
   1b380:	6880      	ldr	r0, [r0, #8]
	status = ll_rl_add(&cmd->peer_id_addr, cmd->peer_irk, cmd->local_irk);
   1b382:	f100 0217 	add.w	r2, r0, #23
   1b386:	1dc1      	adds	r1, r0, #7
   1b388:	f7f1 f856 	bl	c438 <ll_rl_add>
	*evt = cmd_complete_status(status);
   1b38c:	f7ec fc98 	bl	7cc0 <cmd_complete_status>
   1b390:	6020      	str	r0, [r4, #0]
}
   1b392:	bd10      	pop	{r4, pc}

0001b394 <le_rem_dev_from_rl>:
{
   1b394:	b510      	push	{r4, lr}
   1b396:	460c      	mov	r4, r1
	status = ll_rl_remove(&cmd->peer_id_addr);
   1b398:	6880      	ldr	r0, [r0, #8]
   1b39a:	f7f1 f937 	bl	c60c <ll_rl_remove>
	*evt = cmd_complete_status(status);
   1b39e:	f7ec fc8f 	bl	7cc0 <cmd_complete_status>
   1b3a2:	6020      	str	r0, [r4, #0]
}
   1b3a4:	bd10      	pop	{r4, pc}

0001b3a6 <le_clear_rl>:
{
   1b3a6:	b510      	push	{r4, lr}
   1b3a8:	460c      	mov	r4, r1
	status = ll_rl_clear();
   1b3aa:	f001 f91d 	bl	1c5e8 <ll_rl_clear>
	*evt = cmd_complete_status(status);
   1b3ae:	f7ec fc87 	bl	7cc0 <cmd_complete_status>
   1b3b2:	6020      	str	r0, [r4, #0]
}
   1b3b4:	bd10      	pop	{r4, pc}

0001b3b6 <le_set_addr_res_enable>:
{
   1b3b6:	b510      	push	{r4, lr}
   1b3b8:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_addr_res_enable *cmd = (void *)buf->data;
   1b3ba:	6883      	ldr	r3, [r0, #8]
	status = ll_rl_enable(cmd->enable);
   1b3bc:	7818      	ldrb	r0, [r3, #0]
   1b3be:	f7f0 fd9d 	bl	befc <ll_rl_enable>
	*evt = cmd_complete_status(status);
   1b3c2:	f7ec fc7d 	bl	7cc0 <cmd_complete_status>
   1b3c6:	6020      	str	r0, [r4, #0]
}
   1b3c8:	bd10      	pop	{r4, pc}

0001b3ca <le_set_rpa_timeout>:
{
   1b3ca:	b510      	push	{r4, lr}
   1b3cc:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_rpa_timeout *cmd = (void *)buf->data;
   1b3ce:	6883      	ldr	r3, [r0, #8]
	ll_rl_timeout_set(timeout);
   1b3d0:	8818      	ldrh	r0, [r3, #0]
   1b3d2:	f7f0 fdad 	bl	bf30 <ll_rl_timeout_set>
	*evt = cmd_complete_status(0x00);
   1b3d6:	2000      	movs	r0, #0
   1b3d8:	f7ec fc72 	bl	7cc0 <cmd_complete_status>
   1b3dc:	6020      	str	r0, [r4, #0]
}
   1b3de:	bd10      	pop	{r4, pc}

0001b3e0 <le_set_privacy_mode>:
{
   1b3e0:	b510      	push	{r4, lr}
   1b3e2:	460c      	mov	r4, r1
	struct bt_hci_cp_le_set_privacy_mode *cmd = (void *)buf->data;
   1b3e4:	6880      	ldr	r0, [r0, #8]
	status = ll_priv_mode_set(&cmd->id_addr, cmd->mode);
   1b3e6:	79c1      	ldrb	r1, [r0, #7]
   1b3e8:	f7f1 fa0e 	bl	c808 <ll_priv_mode_set>
	*evt = cmd_complete_status(status);
   1b3ec:	f7ec fc68 	bl	7cc0 <cmd_complete_status>
   1b3f0:	6020      	str	r0, [r4, #0]
}
   1b3f2:	bd10      	pop	{r4, pc}

0001b3f4 <ext_adv_info_fill>:
{
   1b3f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3f8:	4605      	mov	r5, r0
   1b3fa:	460e      	mov	r6, r1
   1b3fc:	4690      	mov	r8, r2
   1b3fe:	469b      	mov	fp, r3
   1b400:	f89d a034 	ldrb.w	sl, [sp, #52]	; 0x34
   1b404:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
   1b408:	f89d 7048 	ldrb.w	r7, [sp, #72]	; 0x48
	sep = meta_evt(buf, BT_HCI_EVT_LE_EXT_ADVERTISING_REPORT,
   1b40c:	f107 0219 	add.w	r2, r7, #25
   1b410:	b2d2      	uxtb	r2, r2
   1b412:	210d      	movs	r1, #13
   1b414:	9814      	ldr	r0, [sp, #80]	; 0x50
   1b416:	f7ff fec3 	bl	1b1a0 <meta_evt>
   1b41a:	4604      	mov	r4, r0
	sep->num_reports = 1U;
   1b41c:	2301      	movs	r3, #1
   1b41e:	7003      	strb	r3, [r0, #0]
	adv_info->evt_type = evt_type;
   1b420:	f8a0 5001 	strh.w	r5, [r0, #1]
	} else if (rl_idx < ll_rl_size_get()) {
   1b424:	f001 f8de 	bl	1c5e4 <ll_rl_size_get>
   1b428:	4550      	cmp	r0, sl
   1b42a:	d83b      	bhi.n	1b4a4 <ext_adv_info_fill+0xb0>
	} else if (adv_addr) {
   1b42c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b42e:	2b00      	cmp	r3, #0
   1b430:	d041      	beq.n	1b4b6 <ext_adv_info_fill+0xc2>
		adv_info->addr.type = adv_addr_type;
   1b432:	f884 b003 	strb.w	fp, [r4, #3]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1b436:	681b      	ldr	r3, [r3, #0]
   1b438:	6063      	str	r3, [r4, #4]
   1b43a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b43c:	889b      	ldrh	r3, [r3, #4]
   1b43e:	8123      	strh	r3, [r4, #8]
   1b440:	fa96 f3a6 	rbit	r3, r6
   1b444:	fab3 f383 	clz	r3, r3
   1b448:	b90e      	cbnz	r6, 1b44e <ext_adv_info_fill+0x5a>
   1b44a:	f04f 33ff 	mov.w	r3, #4294967295
   1b44e:	3301      	adds	r3, #1
	adv_info->prim_phy = find_lsb_set(phy);
   1b450:	72a3      	strb	r3, [r4, #10]
	adv_info->sec_phy = sec_phy;
   1b452:	f884 800b 	strb.w	r8, [r4, #11]
	adv_info->sid = (adi) ? adi->sid : BT_HCI_LE_EXT_ADV_SID_INVALID;
   1b456:	f1b9 0f00 	cmp.w	r9, #0
   1b45a:	d031      	beq.n	1b4c0 <ext_adv_info_fill+0xcc>
   1b45c:	f899 3001 	ldrb.w	r3, [r9, #1]
   1b460:	091b      	lsrs	r3, r3, #4
   1b462:	7323      	strb	r3, [r4, #12]
	adv_info->tx_power = tx_pwr;
   1b464:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
   1b468:	7363      	strb	r3, [r4, #13]
	adv_info->rssi = rssi;
   1b46a:	f99d 303c 	ldrsb.w	r3, [sp, #60]	; 0x3c
   1b46e:	73a3      	strb	r3, [r4, #14]
	adv_info->interval = interval_le16;
   1b470:	f8bd 3040 	ldrh.w	r3, [sp, #64]	; 0x40
   1b474:	f8a4 300f 	strh.w	r3, [r4, #15]
	if (evt_type & BT_HCI_LE_ADV_EVT_TYPE_DIRECT) {
   1b478:	f015 0f04 	tst.w	r5, #4
   1b47c:	d022      	beq.n	1b4c4 <ext_adv_info_fill+0xd0>
		adv_info->direct_addr.type = direct_addr_type;
   1b47e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
   1b482:	7463      	strb	r3, [r4, #17]
   1b484:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1b486:	681b      	ldr	r3, [r3, #0]
   1b488:	f8c4 3012 	str.w	r3, [r4, #18]
   1b48c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1b48e:	889b      	ldrh	r3, [r3, #4]
   1b490:	82e3      	strh	r3, [r4, #22]
	adv_info->length = data_len;
   1b492:	7627      	strb	r7, [r4, #24]
   1b494:	463a      	mov	r2, r7
   1b496:	9913      	ldr	r1, [sp, #76]	; 0x4c
   1b498:	f104 0019 	add.w	r0, r4, #25
   1b49c:	f7e5 ff2e 	bl	12fc <memcpy>
}
   1b4a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ll_rl_id_addr_get(rl_idx, &adv_info->addr.type,
   1b4a4:	1d22      	adds	r2, r4, #4
   1b4a6:	1ce1      	adds	r1, r4, #3
   1b4a8:	4650      	mov	r0, sl
   1b4aa:	f7f0 fce3 	bl	be74 <ll_rl_id_addr_get>
		adv_info->addr.type += 2U;
   1b4ae:	78e3      	ldrb	r3, [r4, #3]
   1b4b0:	3302      	adds	r3, #2
   1b4b2:	70e3      	strb	r3, [r4, #3]
   1b4b4:	e7c4      	b.n	1b440 <ext_adv_info_fill+0x4c>
		adv_info->addr.type = 0U;
   1b4b6:	2200      	movs	r2, #0
   1b4b8:	70e2      	strb	r2, [r4, #3]
__ssp_bos_icheck3(memset, void *, int)
   1b4ba:	6062      	str	r2, [r4, #4]
   1b4bc:	8122      	strh	r2, [r4, #8]
   1b4be:	e7bf      	b.n	1b440 <ext_adv_info_fill+0x4c>
	adv_info->sid = (adi) ? adi->sid : BT_HCI_LE_EXT_ADV_SID_INVALID;
   1b4c0:	23ff      	movs	r3, #255	; 0xff
   1b4c2:	e7ce      	b.n	1b462 <ext_adv_info_fill+0x6e>
		adv_info->direct_addr.type = 0U;
   1b4c4:	2200      	movs	r2, #0
   1b4c6:	7462      	strb	r2, [r4, #17]
   1b4c8:	f8c4 2012 	str.w	r2, [r4, #18]
   1b4cc:	82e2      	strh	r2, [r4, #22]
   1b4ce:	e7e0      	b.n	1b492 <ext_adv_info_fill+0x9e>

0001b4d0 <ext_adv_direct_addr_type>:
	if (direct_report) {
   1b4d0:	bb02      	cbnz	r2, 1b514 <ext_adv_direct_addr_type+0x44>
	} else if (peer_resolved) {
   1b4d2:	b1c9      	cbz	r1, 1b508 <ext_adv_direct_addr_type+0x38>
{
   1b4d4:	b510      	push	{r4, lr}
		scan = HDR_LLL2ULL(lll);
   1b4d6:	6804      	ldr	r4, [r0, #0]
		if ((rx_addr_type == lll->init_addr_type) &&
   1b4d8:	7902      	ldrb	r2, [r0, #4]
   1b4da:	f3c2 1280 	ubfx	r2, r2, #6, #1
   1b4de:	429a      	cmp	r2, r3
   1b4e0:	d006      	beq.n	1b4f0 <ext_adv_direct_addr_type+0x20>
		return scan->own_addr_type | BIT(1);
   1b4e2:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
   1b4e6:	f3c0 0081 	ubfx	r0, r0, #2, #2
   1b4ea:	f040 0002 	orr.w	r0, r0, #2
}
   1b4ee:	bd10      	pop	{r4, pc}
		    !memcmp(lll->init_addr, rx_addr, BDADDR_SIZE)) {
   1b4f0:	2206      	movs	r2, #6
   1b4f2:	9902      	ldr	r1, [sp, #8]
   1b4f4:	3012      	adds	r0, #18
   1b4f6:	f7f9 fbc7 	bl	14c88 <memcmp>
		if ((rx_addr_type == lll->init_addr_type) &&
   1b4fa:	2800      	cmp	r0, #0
   1b4fc:	d1f1      	bne.n	1b4e2 <ext_adv_direct_addr_type+0x12>
			return scan->own_addr_type;
   1b4fe:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
   1b502:	f3c0 0081 	ubfx	r0, r0, #2, #2
   1b506:	e7f2      	b.n	1b4ee <ext_adv_direct_addr_type+0x1e>
		scan = HDR_LLL2ULL(lll);
   1b508:	6803      	ldr	r3, [r0, #0]
		return scan->own_addr_type;
   1b50a:	f893 0044 	ldrb.w	r0, [r3, #68]	; 0x44
   1b50e:	f3c0 0081 	ubfx	r0, r0, #2, #2
   1b512:	4770      	bx	lr
		return BT_ADDR_LE_UNRESOLVED;
   1b514:	20fe      	movs	r0, #254	; 0xfe
}
   1b516:	4770      	bx	lr

0001b518 <ext_adv_data_frag>:
{
   1b518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b51c:	b095      	sub	sp, #84	; 0x54
   1b51e:	4605      	mov	r5, r0
   1b520:	9210      	str	r2, [sp, #64]	; 0x40
   1b522:	461e      	mov	r6, r3
   1b524:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
   1b528:	9311      	str	r3, [sp, #68]	; 0x44
   1b52a:	f89d b080 	ldrb.w	fp, [sp, #128]	; 0x80
   1b52e:	f89d a088 	ldrb.w	sl, [sp, #136]	; 0x88
   1b532:	f8dd 808c 	ldr.w	r8, [sp, #140]	; 0x8c
   1b536:	f99d 3090 	ldrsb.w	r3, [sp, #144]	; 0x90
   1b53a:	9312      	str	r3, [sp, #72]	; 0x48
   1b53c:	f8bd 3094 	ldrh.w	r3, [sp, #148]	; 0x94
   1b540:	9313      	str	r3, [sp, #76]	; 0x4c
   1b542:	f89d 909c 	ldrb.w	r9, [sp, #156]	; 0x9c
   1b546:	9c29      	ldr	r4, [sp, #164]	; 0xa4
   1b548:	9f2a      	ldr	r7, [sp, #168]	; 0xa8
	evt_type |= (BT_HCI_LE_ADV_EVT_TYPE_DATA_STATUS_PARTIAL << 5);
   1b54a:	f041 0320 	orr.w	r3, r1, #32
   1b54e:	930f      	str	r3, [sp, #60]	; 0x3c
   1b550:	e029      	b.n	1b5a6 <ext_adv_data_frag+0x8e>
				ext_adv_pdu_frag(evt_type, phy, *sec_phy,
   1b552:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   1b554:	930d      	str	r3, [sp, #52]	; 0x34
   1b556:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   1b558:	930c      	str	r3, [sp, #48]	; 0x30
   1b55a:	970b      	str	r7, [sp, #44]	; 0x2c
   1b55c:	940a      	str	r4, [sp, #40]	; 0x28
   1b55e:	ab28      	add	r3, sp, #160	; 0xa0
   1b560:	9309      	str	r3, [sp, #36]	; 0x24
   1b562:	f8cd 9020 	str.w	r9, [sp, #32]
   1b566:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1b568:	9307      	str	r3, [sp, #28]
   1b56a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1b56c:	9306      	str	r3, [sp, #24]
   1b56e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1b570:	9305      	str	r3, [sp, #20]
   1b572:	f998 3000 	ldrsb.w	r3, [r8]
   1b576:	9304      	str	r3, [sp, #16]
   1b578:	f8cd a00c 	str.w	sl, [sp, #12]
   1b57c:	9b21      	ldr	r3, [sp, #132]	; 0x84
   1b57e:	9302      	str	r3, [sp, #8]
   1b580:	f8cd b004 	str.w	fp, [sp, #4]
   1b584:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1b586:	9300      	str	r3, [sp, #0]
   1b588:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b58a:	7832      	ldrb	r2, [r6, #0]
   1b58c:	9910      	ldr	r1, [sp, #64]	; 0x40
   1b58e:	980f      	ldr	r0, [sp, #60]	; 0x3c
   1b590:	f7ed f874 	bl	867c <ext_adv_pdu_frag>
   1b594:	e033      	b.n	1b5fe <ext_adv_data_frag+0xe6>
	} while ((*data_len < data_len_total) || (*data_len > data_len_max));
   1b596:	7823      	ldrb	r3, [r4, #0]
   1b598:	b299      	uxth	r1, r3
   1b59a:	f8bd 20a0 	ldrh.w	r2, [sp, #160]	; 0xa0
   1b59e:	4291      	cmp	r1, r2
   1b5a0:	d301      	bcc.n	1b5a6 <ext_adv_data_frag+0x8e>
   1b5a2:	454b      	cmp	r3, r9
   1b5a4:	d939      	bls.n	1b61a <ext_adv_data_frag+0x102>
		ext_adv_pdu_frag(evt_type, phy, *sec_phy, adv_addr_type,
   1b5a6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   1b5a8:	930d      	str	r3, [sp, #52]	; 0x34
   1b5aa:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   1b5ac:	930c      	str	r3, [sp, #48]	; 0x30
   1b5ae:	970b      	str	r7, [sp, #44]	; 0x2c
   1b5b0:	940a      	str	r4, [sp, #40]	; 0x28
   1b5b2:	ab28      	add	r3, sp, #160	; 0xa0
   1b5b4:	9309      	str	r3, [sp, #36]	; 0x24
   1b5b6:	f8cd 9020 	str.w	r9, [sp, #32]
   1b5ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1b5bc:	9307      	str	r3, [sp, #28]
   1b5be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1b5c0:	9306      	str	r3, [sp, #24]
   1b5c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1b5c4:	9305      	str	r3, [sp, #20]
   1b5c6:	f998 3000 	ldrsb.w	r3, [r8]
   1b5ca:	9304      	str	r3, [sp, #16]
   1b5cc:	f8cd a00c 	str.w	sl, [sp, #12]
   1b5d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
   1b5d2:	9302      	str	r3, [sp, #8]
   1b5d4:	f8cd b004 	str.w	fp, [sp, #4]
   1b5d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1b5da:	9300      	str	r3, [sp, #0]
   1b5dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b5de:	7832      	ldrb	r2, [r6, #0]
   1b5e0:	9910      	ldr	r1, [sp, #64]	; 0x40
   1b5e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
   1b5e4:	f7ed f84a 	bl	867c <ext_adv_pdu_frag>
		node_rx_data = node_rx_data->hdr.rx_ftr.extra;
   1b5e8:	68ed      	ldr	r5, [r5, #12]
		if (node_rx_data) {
   1b5ea:	2d00      	cmp	r5, #0
   1b5ec:	d0d3      	beq.n	1b596 <ext_adv_data_frag+0x7e>
			if (*data_len >= data_len_total) {
   1b5ee:	7823      	ldrb	r3, [r4, #0]
   1b5f0:	b299      	uxth	r1, r3
   1b5f2:	f8bd 20a0 	ldrh.w	r2, [sp, #160]	; 0xa0
   1b5f6:	4291      	cmp	r1, r2
   1b5f8:	d20f      	bcs.n	1b61a <ext_adv_data_frag+0x102>
			} else if (*data_len) {
   1b5fa:	2b00      	cmp	r3, #0
   1b5fc:	d1a9      	bne.n	1b552 <ext_adv_data_frag+0x3a>
			*data_len = ext_adv_data_get(node_rx_data, sec_phy,
   1b5fe:	463b      	mov	r3, r7
   1b600:	4642      	mov	r2, r8
   1b602:	4631      	mov	r1, r6
   1b604:	4628      	mov	r0, r5
   1b606:	f7ff fd63 	bl	1b0d0 <ext_adv_data_get>
   1b60a:	7020      	strb	r0, [r4, #0]
			if (*data_len > data_len_total) {
   1b60c:	b280      	uxth	r0, r0
   1b60e:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	; 0xa0
   1b612:	4298      	cmp	r0, r3
   1b614:	d9bf      	bls.n	1b596 <ext_adv_data_frag+0x7e>
				*data_len = data_len_total;
   1b616:	7023      	strb	r3, [r4, #0]
   1b618:	e7bd      	b.n	1b596 <ext_adv_data_frag+0x7e>
}
   1b61a:	b015      	add	sp, #84	; 0x54
   1b61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001b620 <node_rx_extra_list_release>:
	while (node_rx_extra) {
   1b620:	b168      	cbz	r0, 1b63e <node_rx_extra_list_release+0x1e>
{
   1b622:	b510      	push	{r4, lr}
   1b624:	b082      	sub	sp, #8
		node_rx_curr = node_rx_extra;
   1b626:	9001      	str	r0, [sp, #4]
		node_rx_extra = node_rx_curr->hdr.rx_ftr.extra;
   1b628:	68c4      	ldr	r4, [r0, #12]
		node_rx_curr->hdr.next = NULL;
   1b62a:	2300      	movs	r3, #0
   1b62c:	6003      	str	r3, [r0, #0]
		ll_rx_mem_release((void **)&node_rx_curr);
   1b62e:	a801      	add	r0, sp, #4
   1b630:	f7ee f884 	bl	973c <ll_rx_mem_release>
		node_rx_extra = node_rx_curr->hdr.rx_ftr.extra;
   1b634:	4620      	mov	r0, r4
	while (node_rx_extra) {
   1b636:	2c00      	cmp	r4, #0
   1b638:	d1f5      	bne.n	1b626 <node_rx_extra_list_release+0x6>
}
   1b63a:	b002      	add	sp, #8
   1b63c:	bd10      	pop	{r4, pc}
   1b63e:	4770      	bx	lr

0001b640 <le_adv_ext_report>:
{
   1b640:	b510      	push	{r4, lr}
	if ((adv->type == PDU_ADV_TYPE_EXT_IND) && adv->len) {
   1b642:	f890 c000 	ldrb.w	ip, [r0]
   1b646:	f00c 0c0f 	and.w	ip, ip, #15
   1b64a:	f1bc 0f07 	cmp.w	ip, #7
   1b64e:	d101      	bne.n	1b654 <le_adv_ext_report+0x14>
   1b650:	7844      	ldrb	r4, [r0, #1]
   1b652:	b914      	cbnz	r4, 1b65a <le_adv_ext_report+0x1a>
		le_ext_adv_legacy_report(pdu_data, node_rx, buf);
   1b654:	f7ec febe 	bl	83d4 <le_ext_adv_legacy_report>
}
   1b658:	bd10      	pop	{r4, pc}
		le_ext_adv_report(pdu_data, node_rx, buf, phy);
   1b65a:	f7ed f87d 	bl	8758 <le_ext_adv_report>
   1b65e:	e7fb      	b.n	1b658 <le_adv_ext_report+0x18>

0001b660 <le_adv_ext_1M_report>:
{
   1b660:	b508      	push	{r3, lr}
	le_adv_ext_report(pdu_data, node_rx, buf, BT_HCI_LE_EXT_SCAN_PHY_1M);
   1b662:	2301      	movs	r3, #1
   1b664:	f7ff ffec 	bl	1b640 <le_adv_ext_report>
}
   1b668:	bd08      	pop	{r3, pc}

0001b66a <le_adv_ext_2M_report>:
{
   1b66a:	b508      	push	{r3, lr}
	le_adv_ext_report(pdu_data, node_rx, buf, BT_HCI_LE_EXT_SCAN_PHY_2M);
   1b66c:	2302      	movs	r3, #2
   1b66e:	f7ff ffe7 	bl	1b640 <le_adv_ext_report>
}
   1b672:	bd08      	pop	{r3, pc}

0001b674 <le_adv_ext_coded_report>:
{
   1b674:	b508      	push	{r3, lr}
	le_adv_ext_report(pdu_data, node_rx, buf, BT_HCI_LE_EXT_SCAN_PHY_CODED);
   1b676:	2304      	movs	r3, #4
   1b678:	f7ff ffe2 	bl	1b640 <le_adv_ext_report>
}
   1b67c:	bd08      	pop	{r3, pc}

0001b67e <ctrl_bb_cmd_handle>:
{
   1b67e:	b508      	push	{r3, lr}
   1b680:	4603      	mov	r3, r0
   1b682:	4608      	mov	r0, r1
   1b684:	4611      	mov	r1, r2
	switch (ocf) {
   1b686:	2b03      	cmp	r3, #3
   1b688:	d00a      	beq.n	1b6a0 <ctrl_bb_cmd_handle+0x22>
   1b68a:	2b63      	cmp	r3, #99	; 0x63
   1b68c:	d00c      	beq.n	1b6a8 <ctrl_bb_cmd_handle+0x2a>
   1b68e:	2b01      	cmp	r3, #1
   1b690:	d002      	beq.n	1b698 <ctrl_bb_cmd_handle+0x1a>
   1b692:	f06f 0015 	mvn.w	r0, #21
}
   1b696:	bd08      	pop	{r3, pc}
		set_event_mask(cmd, evt);
   1b698:	f7ed fe06 	bl	92a8 <set_event_mask>
	return 0;
   1b69c:	2000      	movs	r0, #0
		break;
   1b69e:	e7fa      	b.n	1b696 <ctrl_bb_cmd_handle+0x18>
		reset(cmd, evt);
   1b6a0:	f7ec fb72 	bl	7d88 <reset>
	return 0;
   1b6a4:	2000      	movs	r0, #0
		break;
   1b6a6:	e7f6      	b.n	1b696 <ctrl_bb_cmd_handle+0x18>
		set_event_mask_page_2(cmd, evt);
   1b6a8:	f7ec fb1c 	bl	7ce4 <set_event_mask_page_2>
	return 0;
   1b6ac:	2000      	movs	r0, #0
		break;
   1b6ae:	e7f2      	b.n	1b696 <ctrl_bb_cmd_handle+0x18>

0001b6b0 <vs_read_version_info>:
{
   1b6b0:	b508      	push	{r3, lr}
   1b6b2:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b6b4:	210d      	movs	r1, #13
   1b6b6:	f7ed fe19 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1b6ba:	2300      	movs	r3, #0
   1b6bc:	7003      	strb	r3, [r0, #0]
	rp->hw_platform = sys_cpu_to_le16(BT_HCI_VS_HW_PLAT);
   1b6be:	2202      	movs	r2, #2
   1b6c0:	7042      	strb	r2, [r0, #1]
   1b6c2:	7083      	strb	r3, [r0, #2]
	rp->hw_variant = sys_cpu_to_le16(BT_HCI_VS_HW_VAR);
   1b6c4:	70c2      	strb	r2, [r0, #3]
   1b6c6:	7103      	strb	r3, [r0, #4]
	rp->fw_variant = 0U;
   1b6c8:	7143      	strb	r3, [r0, #5]
	rp->fw_version = (KERNEL_VERSION_MAJOR & 0xff);
   1b6ca:	2203      	movs	r2, #3
   1b6cc:	7182      	strb	r2, [r0, #6]
	rp->fw_revision = sys_cpu_to_le16(KERNEL_VERSION_MINOR);
   1b6ce:	71c3      	strb	r3, [r0, #7]
   1b6d0:	7203      	strb	r3, [r0, #8]
	rp->fw_build = sys_cpu_to_le32(KERNEL_PATCHLEVEL & 0xffff);
   1b6d2:	2263      	movs	r2, #99	; 0x63
   1b6d4:	7242      	strb	r2, [r0, #9]
   1b6d6:	7283      	strb	r3, [r0, #10]
   1b6d8:	72c3      	strb	r3, [r0, #11]
   1b6da:	7303      	strb	r3, [r0, #12]
}
   1b6dc:	bd08      	pop	{r3, pc}

0001b6de <vs_read_supported_commands>:
{
   1b6de:	b510      	push	{r4, lr}
   1b6e0:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b6e2:	2141      	movs	r1, #65	; 0x41
   1b6e4:	f7ed fe02 	bl	92ec <hci_cmd_complete>
   1b6e8:	4604      	mov	r4, r0
	rp->status = 0x00;
   1b6ea:	2100      	movs	r1, #0
   1b6ec:	f800 1b01 	strb.w	r1, [r0], #1
   1b6f0:	2240      	movs	r2, #64	; 0x40
   1b6f2:	f7f9 fafd 	bl	14cf0 <memset>
	rp->commands[0] |= BIT(0) | BIT(1) | BIT(2);
   1b6f6:	7863      	ldrb	r3, [r4, #1]
   1b6f8:	f043 0307 	orr.w	r3, r3, #7
   1b6fc:	7063      	strb	r3, [r4, #1]
	rp->commands[0] |= BIT(5) | BIT(7);
   1b6fe:	f063 035f 	orn	r3, r3, #95	; 0x5f
   1b702:	7063      	strb	r3, [r4, #1]
	rp->commands[1] |= BIT(0) | BIT(1);
   1b704:	78a3      	ldrb	r3, [r4, #2]
   1b706:	f043 0303 	orr.w	r3, r3, #3
   1b70a:	70a3      	strb	r3, [r4, #2]
}
   1b70c:	bd10      	pop	{r4, pc}

0001b70e <vs_read_supported_features>:
{
   1b70e:	b508      	push	{r3, lr}
   1b710:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b712:	2109      	movs	r1, #9
   1b714:	f7ed fdea 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1b718:	2200      	movs	r2, #0
   1b71a:	4603      	mov	r3, r0
   1b71c:	f803 2b01 	strb.w	r2, [r3], #1
   1b720:	f8c0 2001 	str.w	r2, [r0, #1]
   1b724:	605a      	str	r2, [r3, #4]
}
   1b726:	bd08      	pop	{r3, pc}

0001b728 <read_local_version_info>:
{
   1b728:	b508      	push	{r3, lr}
   1b72a:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b72c:	2109      	movs	r1, #9
   1b72e:	f7ed fddd 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1b732:	2300      	movs	r3, #0
   1b734:	7003      	strb	r3, [r0, #0]
	rp->hci_version = LL_VERSION_NUMBER;
   1b736:	220c      	movs	r2, #12
   1b738:	7042      	strb	r2, [r0, #1]
	rp->hci_revision = sys_cpu_to_le16(0);
   1b73a:	7083      	strb	r3, [r0, #2]
   1b73c:	70c3      	strb	r3, [r0, #3]
	rp->lmp_version = LL_VERSION_NUMBER;
   1b73e:	7102      	strb	r2, [r0, #4]
	rp->manufacturer = sys_cpu_to_le16(ll_settings_company_id());
   1b740:	f06f 030e 	mvn.w	r3, #14
   1b744:	7143      	strb	r3, [r0, #5]
   1b746:	2305      	movs	r3, #5
   1b748:	7183      	strb	r3, [r0, #6]
	rp->lmp_subversion = sys_cpu_to_le16(ll_settings_subversion_number());
   1b74a:	f04f 33ff 	mov.w	r3, #4294967295
   1b74e:	71c3      	strb	r3, [r0, #7]
   1b750:	7203      	strb	r3, [r0, #8]
}
   1b752:	bd08      	pop	{r3, pc}

0001b754 <read_supported_commands>:
{
   1b754:	b510      	push	{r4, lr}
   1b756:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b758:	2141      	movs	r1, #65	; 0x41
   1b75a:	f7ed fdc7 	bl	92ec <hci_cmd_complete>
   1b75e:	4604      	mov	r4, r0
	rp->status = 0x00;
   1b760:	2100      	movs	r1, #0
   1b762:	f800 1b01 	strb.w	r1, [r0], #1
   1b766:	2240      	movs	r2, #64	; 0x40
   1b768:	f7f9 fac2 	bl	14cf0 <memset>
	rp->commands[5] |= BIT(6) | BIT(7);
   1b76c:	79a3      	ldrb	r3, [r4, #6]
   1b76e:	f063 033f 	orn	r3, r3, #63	; 0x3f
   1b772:	71a3      	strb	r3, [r4, #6]
	rp->commands[10] |= BIT(2);
   1b774:	7ae3      	ldrb	r3, [r4, #11]
   1b776:	f043 0304 	orr.w	r3, r3, #4
   1b77a:	72e3      	strb	r3, [r4, #11]
	rp->commands[14] |= BIT(3) | BIT(5);
   1b77c:	7be3      	ldrb	r3, [r4, #15]
   1b77e:	f043 0328 	orr.w	r3, r3, #40	; 0x28
   1b782:	73e3      	strb	r3, [r4, #15]
	rp->commands[15] |= BIT(1);
   1b784:	7c23      	ldrb	r3, [r4, #16]
   1b786:	f043 0302 	orr.w	r3, r3, #2
   1b78a:	7423      	strb	r3, [r4, #16]
	rp->commands[22] |= BIT(2);
   1b78c:	7de3      	ldrb	r3, [r4, #23]
   1b78e:	f043 0304 	orr.w	r3, r3, #4
   1b792:	75e3      	strb	r3, [r4, #23]
	rp->commands[25] |= BIT(0) | BIT(1) | BIT(2) | BIT(4);
   1b794:	7ea3      	ldrb	r3, [r4, #26]
   1b796:	f043 0317 	orr.w	r3, r3, #23
   1b79a:	76a3      	strb	r3, [r4, #26]
	rp->commands[26] |= BIT(6) | BIT(7);
   1b79c:	7ee3      	ldrb	r3, [r4, #27]
   1b79e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
   1b7a2:	76e3      	strb	r3, [r4, #27]
	rp->commands[27] |= BIT(0) | BIT(1);
   1b7a4:	7f22      	ldrb	r2, [r4, #28]
   1b7a6:	f042 0203 	orr.w	r2, r2, #3
   1b7aa:	7722      	strb	r2, [r4, #28]
	rp->commands[27] |= BIT(6) | BIT(7);
   1b7ac:	f062 023f 	orn	r2, r2, #63	; 0x3f
   1b7b0:	7722      	strb	r2, [r4, #28]
	rp->commands[28] |= BIT(3);
   1b7b2:	7f62      	ldrb	r2, [r4, #29]
   1b7b4:	f042 0208 	orr.w	r2, r2, #8
   1b7b8:	7762      	strb	r2, [r4, #29]
	rp->commands[26] |= BIT(2) | BIT(3);
   1b7ba:	f043 030c 	orr.w	r3, r3, #12
   1b7be:	76e3      	strb	r3, [r4, #27]
	rp->commands[37] |= BIT(5) | BIT(6);
   1b7c0:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
   1b7c4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
   1b7c8:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
	rp->commands[38] |= BIT(0) | BIT(1) | BIT(2);
   1b7cc:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
   1b7d0:	f043 0307 	orr.w	r3, r3, #7
   1b7d4:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
	rp->commands[38] |= BIT(3) | BIT(4) | BIT(5) | BIT(6);
   1b7d8:	f043 0378 	orr.w	r3, r3, #120	; 0x78
   1b7dc:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
	rp->commands[40] |= BIT(5);
   1b7e0:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
   1b7e4:	f043 0320 	orr.w	r3, r3, #32
   1b7e8:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	rp->commands[34] |= BIT(3) | BIT(4) | BIT(5) | BIT(6) | BIT(7);
   1b7ec:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
   1b7f0:	f062 0207 	orn	r2, r2, #7
   1b7f4:	f884 2023 	strb.w	r2, [r4, #35]	; 0x23
	rp->commands[35] |= BIT(0) | BIT(1) | BIT(2);
   1b7f8:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
   1b7fc:	f042 0207 	orr.w	r2, r2, #7
   1b800:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
	rp->commands[39] |= BIT(2);
   1b804:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
   1b808:	f042 0204 	orr.w	r2, r2, #4
   1b80c:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
	rp->commands[39] |= BIT(7);
   1b810:	f062 027f 	orn	r2, r2, #127	; 0x7f
   1b814:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
	rp->commands[40] |= BIT(4);
   1b818:	f043 0310 	orr.w	r3, r3, #16
   1b81c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	rp->commands[38] |= BIT(7);
   1b820:	23ff      	movs	r3, #255	; 0xff
   1b822:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
}
   1b826:	bd10      	pop	{r4, pc}

0001b828 <read_local_features>:
{
   1b828:	b508      	push	{r3, lr}
   1b82a:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b82c:	2109      	movs	r1, #9
   1b82e:	f7ed fd5d 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1b832:	2200      	movs	r2, #0
   1b834:	4603      	mov	r3, r0
   1b836:	f803 2b01 	strb.w	r2, [r3], #1
   1b83a:	f8c0 2001 	str.w	r2, [r0, #1]
   1b83e:	605a      	str	r2, [r3, #4]
	rp->features[4] = (1 << 5) | (1 << 6);
   1b840:	2360      	movs	r3, #96	; 0x60
   1b842:	7143      	strb	r3, [r0, #5]
}
   1b844:	bd08      	pop	{r3, pc}

0001b846 <read_bd_addr>:
{
   1b846:	b508      	push	{r3, lr}
   1b848:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b84a:	2107      	movs	r1, #7
   1b84c:	f7ed fd4e 	bl	92ec <hci_cmd_complete>
   1b850:	4601      	mov	r1, r0
	rp->status = 0x00;
   1b852:	2000      	movs	r0, #0
   1b854:	f801 0b01 	strb.w	r0, [r1], #1
	(void)ll_addr_read(0, &rp->bdaddr.val[0]);
   1b858:	f7ff fbf5 	bl	1b046 <ll_addr_read>
}
   1b85c:	bd08      	pop	{r3, pc}

0001b85e <info_cmd_handle>:
{
   1b85e:	b508      	push	{r3, lr}
   1b860:	468c      	mov	ip, r1
   1b862:	4611      	mov	r1, r2
	switch (ocf) {
   1b864:	1e43      	subs	r3, r0, #1
   1b866:	2b08      	cmp	r3, #8
   1b868:	d81a      	bhi.n	1b8a0 <info_cmd_handle+0x42>
   1b86a:	e8df f003 	tbb	[pc, r3]
   1b86e:	0a05      	.short	0x0a05
   1b870:	1919190f 	.word	0x1919190f
   1b874:	1919      	.short	0x1919
   1b876:	14          	.byte	0x14
   1b877:	00          	.byte	0x00
		read_local_version_info(cmd, evt);
   1b878:	4660      	mov	r0, ip
   1b87a:	f7ff ff55 	bl	1b728 <read_local_version_info>
	return 0;
   1b87e:	2000      	movs	r0, #0
		break;
   1b880:	e010      	b.n	1b8a4 <info_cmd_handle+0x46>
		read_supported_commands(cmd, evt);
   1b882:	4660      	mov	r0, ip
   1b884:	f7ff ff66 	bl	1b754 <read_supported_commands>
	return 0;
   1b888:	2000      	movs	r0, #0
		break;
   1b88a:	e00b      	b.n	1b8a4 <info_cmd_handle+0x46>
		read_local_features(cmd, evt);
   1b88c:	4660      	mov	r0, ip
   1b88e:	f7ff ffcb 	bl	1b828 <read_local_features>
	return 0;
   1b892:	2000      	movs	r0, #0
		break;
   1b894:	e006      	b.n	1b8a4 <info_cmd_handle+0x46>
		read_bd_addr(cmd, evt);
   1b896:	4660      	mov	r0, ip
   1b898:	f7ff ffd5 	bl	1b846 <read_bd_addr>
	return 0;
   1b89c:	2000      	movs	r0, #0
		break;
   1b89e:	e001      	b.n	1b8a4 <info_cmd_handle+0x46>
	switch (ocf) {
   1b8a0:	f06f 0015 	mvn.w	r0, #21
}
   1b8a4:	bd08      	pop	{r3, pc}

0001b8a6 <le_read_buffer_size>:
{
   1b8a6:	b508      	push	{r3, lr}
   1b8a8:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b8aa:	2104      	movs	r1, #4
   1b8ac:	f7ed fd1e 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1b8b0:	2300      	movs	r3, #0
   1b8b2:	7003      	strb	r3, [r0, #0]
	rp->le_max_len = sys_cpu_to_le16(LL_LENGTH_OCTETS_TX_MAX);
   1b8b4:	221b      	movs	r2, #27
   1b8b6:	7042      	strb	r2, [r0, #1]
   1b8b8:	7083      	strb	r3, [r0, #2]
	rp->le_max_num = CONFIG_BT_BUF_ACL_TX_COUNT;
   1b8ba:	2303      	movs	r3, #3
   1b8bc:	70c3      	strb	r3, [r0, #3]
}
   1b8be:	bd08      	pop	{r3, pc}

0001b8c0 <le_read_local_features>:
{
   1b8c0:	b538      	push	{r3, r4, r5, lr}
   1b8c2:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b8c4:	2109      	movs	r1, #9
   1b8c6:	f7ed fd11 	bl	92ec <hci_cmd_complete>
   1b8ca:	4605      	mov	r5, r0
	rp->status = 0x00;
   1b8cc:	2300      	movs	r3, #0
   1b8ce:	4604      	mov	r4, r0
   1b8d0:	f804 3b01 	strb.w	r3, [r4], #1
   1b8d4:	f8c0 3001 	str.w	r3, [r0, #1]
   1b8d8:	6063      	str	r3, [r4, #4]
	sys_put_le64(ll_feat_get(), rp->features);
   1b8da:	f7e5 ff3d 	bl	1758 <ll_feat_get>
	dst[0] = val;
   1b8de:	7068      	strb	r0, [r5, #1]
	dst[1] = val >> 8;
   1b8e0:	f3c0 2307 	ubfx	r3, r0, #8, #8
   1b8e4:	7063      	strb	r3, [r4, #1]
	sys_put_le16(val >> 16, &dst[2]);
   1b8e6:	0c03      	lsrs	r3, r0, #16
	dst[0] = val;
   1b8e8:	70a3      	strb	r3, [r4, #2]
	dst[1] = val >> 8;
   1b8ea:	0e00      	lsrs	r0, r0, #24
   1b8ec:	70e0      	strb	r0, [r4, #3]
	dst[0] = val;
   1b8ee:	7121      	strb	r1, [r4, #4]
	dst[1] = val >> 8;
   1b8f0:	f3c1 2307 	ubfx	r3, r1, #8, #8
   1b8f4:	7163      	strb	r3, [r4, #5]
	sys_put_le16(val >> 16, &dst[2]);
   1b8f6:	0c0b      	lsrs	r3, r1, #16
	dst[0] = val;
   1b8f8:	71a3      	strb	r3, [r4, #6]
	dst[1] = val >> 8;
   1b8fa:	0e09      	lsrs	r1, r1, #24
   1b8fc:	71e1      	strb	r1, [r4, #7]
}
   1b8fe:	bd38      	pop	{r3, r4, r5, pc}

0001b900 <le_read_fal_size>:
{
   1b900:	b510      	push	{r4, lr}
   1b902:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b904:	2102      	movs	r1, #2
   1b906:	f7ed fcf1 	bl	92ec <hci_cmd_complete>
   1b90a:	4604      	mov	r4, r0
	rp->status = 0x00;
   1b90c:	2300      	movs	r3, #0
   1b90e:	7003      	strb	r3, [r0, #0]
	rp->fal_size = ll_fal_size_get();
   1b910:	f000 fe45 	bl	1c59e <ll_fal_size_get>
   1b914:	7060      	strb	r0, [r4, #1]
}
   1b916:	bd10      	pop	{r4, pc}

0001b918 <le_encrypt>:
{
   1b918:	b510      	push	{r4, lr}
   1b91a:	b084      	sub	sp, #16
   1b91c:	460c      	mov	r4, r1
	struct bt_hci_cp_le_encrypt *cmd = (void *)buf->data;
   1b91e:	6880      	ldr	r0, [r0, #8]
	ecb_encrypt(cmd->key, cmd->plaintext, enc_data, NULL);
   1b920:	2300      	movs	r3, #0
   1b922:	466a      	mov	r2, sp
   1b924:	f100 0110 	add.w	r1, r0, #16
   1b928:	f001 f945 	bl	1cbb6 <ecb_encrypt>
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b92c:	2111      	movs	r1, #17
   1b92e:	4620      	mov	r0, r4
   1b930:	f7ed fcdc 	bl	92ec <hci_cmd_complete>
   1b934:	4604      	mov	r4, r0
	rp->status = 0x00;
   1b936:	4686      	mov	lr, r0
   1b938:	2300      	movs	r3, #0
   1b93a:	f80e 3b01 	strb.w	r3, [lr], #1
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1b93e:	46ec      	mov	ip, sp
   1b940:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
   1b944:	f8c4 0001 	str.w	r0, [r4, #1]
   1b948:	f8ce 1004 	str.w	r1, [lr, #4]
   1b94c:	f8ce 2008 	str.w	r2, [lr, #8]
   1b950:	f8ce 300c 	str.w	r3, [lr, #12]
}
   1b954:	b004      	add	sp, #16
   1b956:	bd10      	pop	{r4, pc}

0001b958 <le_rand>:
{
   1b958:	b508      	push	{r3, lr}
   1b95a:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b95c:	2109      	movs	r1, #9
   1b95e:	f7ed fcc5 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1b962:	2300      	movs	r3, #0
   1b964:	f800 3b01 	strb.w	r3, [r0], #1
	lll_csrand_get(rp->rand, count);
   1b968:	2108      	movs	r1, #8
   1b96a:	f7f1 fc2b 	bl	d1c4 <lll_csrand_get>
}
   1b96e:	bd08      	pop	{r3, pc}

0001b970 <le_read_supp_states>:
{
   1b970:	b508      	push	{r3, lr}
   1b972:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b974:	2109      	movs	r1, #9
   1b976:	f7ed fcb9 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1b97a:	2200      	movs	r2, #0
   1b97c:	4603      	mov	r3, r0
   1b97e:	f803 2b01 	strb.w	r2, [r3], #1
	dst[0] = val;
   1b982:	2130      	movs	r1, #48	; 0x30
   1b984:	7041      	strb	r1, [r0, #1]
	dst[1] = val >> 8;
   1b986:	2133      	movs	r1, #51	; 0x33
   1b988:	7059      	strb	r1, [r3, #1]
	dst[0] = val;
   1b98a:	709a      	strb	r2, [r3, #2]
	dst[1] = val >> 8;
   1b98c:	70da      	strb	r2, [r3, #3]
	dst[0] = val;
   1b98e:	711a      	strb	r2, [r3, #4]
	dst[1] = val >> 8;
   1b990:	715a      	strb	r2, [r3, #5]
	dst[0] = val;
   1b992:	719a      	strb	r2, [r3, #6]
	dst[1] = val >> 8;
   1b994:	71da      	strb	r2, [r3, #7]
}
   1b996:	bd08      	pop	{r3, pc}

0001b998 <le_per_adv_create_sync_cancel>:
{
   1b998:	b538      	push	{r3, r4, r5, lr}
   1b99a:	460c      	mov	r4, r1
   1b99c:	4615      	mov	r5, r2
	if (adv_cmds_ext_check(evt)) {
   1b99e:	4608      	mov	r0, r1
   1b9a0:	f7ff fb7b 	bl	1b09a <adv_cmds_ext_check>
   1b9a4:	b100      	cbz	r0, 1b9a8 <le_per_adv_create_sync_cancel+0x10>
}
   1b9a6:	bd38      	pop	{r3, r4, r5, pc}
	status = ll_sync_create_cancel(node_rx);
   1b9a8:	4628      	mov	r0, r5
   1b9aa:	f000 fcd2 	bl	1c352 <ll_sync_create_cancel>
   1b9ae:	4605      	mov	r5, r0
	ccst = hci_cmd_complete(evt, sizeof(*ccst));
   1b9b0:	2101      	movs	r1, #1
   1b9b2:	4620      	mov	r0, r4
   1b9b4:	f7ed fc9a 	bl	92ec <hci_cmd_complete>
	ccst->status = status;
   1b9b8:	7005      	strb	r5, [r0, #0]
   1b9ba:	e7f4      	b.n	1b9a6 <le_per_adv_create_sync_cancel+0xe>

0001b9bc <le_per_adv_terminate_sync>:
{
   1b9bc:	b538      	push	{r3, r4, r5, lr}
   1b9be:	460c      	mov	r4, r1
	struct bt_hci_cp_le_per_adv_terminate_sync *cmd = (void *)buf->data;
   1b9c0:	6885      	ldr	r5, [r0, #8]
	if (adv_cmds_ext_check(evt)) {
   1b9c2:	4608      	mov	r0, r1
   1b9c4:	f7ff fb69 	bl	1b09a <adv_cmds_ext_check>
   1b9c8:	b100      	cbz	r0, 1b9cc <le_per_adv_terminate_sync+0x10>
}
   1b9ca:	bd38      	pop	{r3, r4, r5, pc}
	status = ll_sync_terminate(handle);
   1b9cc:	8828      	ldrh	r0, [r5, #0]
   1b9ce:	f7ef fd2d 	bl	b42c <ll_sync_terminate>
   1b9d2:	4605      	mov	r5, r0
	ccst = hci_cmd_complete(evt, sizeof(*ccst));
   1b9d4:	2101      	movs	r1, #1
   1b9d6:	4620      	mov	r0, r4
   1b9d8:	f7ed fc88 	bl	92ec <hci_cmd_complete>
	ccst->status = status;
   1b9dc:	7005      	strb	r5, [r0, #0]
   1b9de:	e7f4      	b.n	1b9ca <le_per_adv_terminate_sync+0xe>

0001b9e0 <le_read_pal_size>:
{
   1b9e0:	b510      	push	{r4, lr}
   1b9e2:	460c      	mov	r4, r1
	if (adv_cmds_ext_check(evt)) {
   1b9e4:	4608      	mov	r0, r1
   1b9e6:	f7ff fb58 	bl	1b09a <adv_cmds_ext_check>
   1b9ea:	b100      	cbz	r0, 1b9ee <le_read_pal_size+0xe>
}
   1b9ec:	bd10      	pop	{r4, pc}
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1b9ee:	2102      	movs	r1, #2
   1b9f0:	4620      	mov	r0, r4
   1b9f2:	f7ed fc7b 	bl	92ec <hci_cmd_complete>
   1b9f6:	4604      	mov	r4, r0
	rp->status = 0x00;
   1b9f8:	2300      	movs	r3, #0
   1b9fa:	7003      	strb	r3, [r0, #0]
	rp->list_size = ll_pal_size_get();
   1b9fc:	f000 fdff 	bl	1c5fe <ll_pal_size_get>
   1ba00:	7060      	strb	r0, [r4, #1]
   1ba02:	e7f3      	b.n	1b9ec <le_read_pal_size+0xc>

0001ba04 <le_read_rl_size>:
{
   1ba04:	b510      	push	{r4, lr}
   1ba06:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1ba08:	2102      	movs	r1, #2
   1ba0a:	f7ed fc6f 	bl	92ec <hci_cmd_complete>
   1ba0e:	4604      	mov	r4, r0
	rp->rl_size = ll_rl_size_get();
   1ba10:	f000 fde8 	bl	1c5e4 <ll_rl_size_get>
   1ba14:	7060      	strb	r0, [r4, #1]
	rp->status = 0x00;
   1ba16:	2300      	movs	r3, #0
   1ba18:	7023      	strb	r3, [r4, #0]
}
   1ba1a:	bd10      	pop	{r4, pc}

0001ba1c <le_read_peer_rpa>:
{
   1ba1c:	b510      	push	{r4, lr}
   1ba1e:	b082      	sub	sp, #8
   1ba20:	460a      	mov	r2, r1
	struct bt_hci_cp_le_read_peer_rpa *cmd = (void *)buf->data;
   1ba22:	6883      	ldr	r3, [r0, #8]
	memcpy(dst, src, sizeof(*dst));
   1ba24:	6818      	ldr	r0, [r3, #0]
   1ba26:	9000      	str	r0, [sp, #0]
   1ba28:	8899      	ldrh	r1, [r3, #4]
   1ba2a:	799b      	ldrb	r3, [r3, #6]
   1ba2c:	f8ad 1004 	strh.w	r1, [sp, #4]
   1ba30:	f88d 3006 	strb.w	r3, [sp, #6]
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1ba34:	2107      	movs	r1, #7
   1ba36:	4610      	mov	r0, r2
   1ba38:	f7ed fc58 	bl	92ec <hci_cmd_complete>
   1ba3c:	4604      	mov	r4, r0
	rp->status = ll_rl_crpa_get(&peer_id_addr, &rp->peer_rpa);
   1ba3e:	1c41      	adds	r1, r0, #1
   1ba40:	4668      	mov	r0, sp
   1ba42:	f7f0 fe9f 	bl	c784 <ll_rl_crpa_get>
   1ba46:	7020      	strb	r0, [r4, #0]
}
   1ba48:	b002      	add	sp, #8
   1ba4a:	bd10      	pop	{r4, pc}

0001ba4c <le_read_local_rpa>:
{
   1ba4c:	b510      	push	{r4, lr}
   1ba4e:	b082      	sub	sp, #8
   1ba50:	460a      	mov	r2, r1
	struct bt_hci_cp_le_read_local_rpa *cmd = (void *)buf->data;
   1ba52:	6883      	ldr	r3, [r0, #8]
   1ba54:	6818      	ldr	r0, [r3, #0]
   1ba56:	9000      	str	r0, [sp, #0]
   1ba58:	8899      	ldrh	r1, [r3, #4]
   1ba5a:	799b      	ldrb	r3, [r3, #6]
   1ba5c:	f8ad 1004 	strh.w	r1, [sp, #4]
   1ba60:	f88d 3006 	strb.w	r3, [sp, #6]
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1ba64:	2107      	movs	r1, #7
   1ba66:	4610      	mov	r0, r2
   1ba68:	f7ed fc40 	bl	92ec <hci_cmd_complete>
   1ba6c:	4604      	mov	r4, r0
	rp->status = ll_rl_lrpa_get(&peer_id_addr, &rp->local_rpa);
   1ba6e:	1c41      	adds	r1, r0, #1
   1ba70:	4668      	mov	r0, sp
   1ba72:	f7f0 feaf 	bl	c7d4 <ll_rl_lrpa_get>
   1ba76:	7020      	strb	r0, [r4, #0]
}
   1ba78:	b002      	add	sp, #8
   1ba7a:	bd10      	pop	{r4, pc}

0001ba7c <le_read_tx_power>:
{
   1ba7c:	b508      	push	{r3, lr}
   1ba7e:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1ba80:	2103      	movs	r1, #3
   1ba82:	f7ed fc33 	bl	92ec <hci_cmd_complete>
	rp->status = 0x00;
   1ba86:	4601      	mov	r1, r0
   1ba88:	2300      	movs	r3, #0
   1ba8a:	f801 3b02 	strb.w	r3, [r1], #2
	ll_tx_pwr_get(&rp->min_tx_power, &rp->max_tx_power);
   1ba8e:	3001      	adds	r0, #1
   1ba90:	f7ff fae5 	bl	1b05e <ll_tx_pwr_get>
}
   1ba94:	bd08      	pop	{r3, pc}

0001ba96 <le_df_set_cl_iq_sampling_enable>:
{
   1ba96:	b570      	push	{r4, r5, r6, lr}
   1ba98:	b082      	sub	sp, #8
   1ba9a:	460d      	mov	r5, r1
	struct bt_hci_cp_le_set_cl_cte_sampling_enable *cmd = (void *)buf->data;
   1ba9c:	6884      	ldr	r4, [r0, #8]
	sync_handle = sys_le16_to_cpu(cmd->sync_handle);
   1ba9e:	4620      	mov	r0, r4
   1baa0:	f830 6b06 	ldrh.w	r6, [r0], #6
	status = ll_df_set_cl_iq_sampling_enable(sync_handle,
   1baa4:	7923      	ldrb	r3, [r4, #4]
   1baa6:	78e2      	ldrb	r2, [r4, #3]
   1baa8:	78a1      	ldrb	r1, [r4, #2]
   1baaa:	9001      	str	r0, [sp, #4]
   1baac:	7960      	ldrb	r0, [r4, #5]
   1baae:	9000      	str	r0, [sp, #0]
   1bab0:	b2b0      	uxth	r0, r6
   1bab2:	f7ef fe67 	bl	b784 <ll_df_set_cl_iq_sampling_enable>
   1bab6:	4604      	mov	r4, r0
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1bab8:	2103      	movs	r1, #3
   1baba:	4628      	mov	r0, r5
   1babc:	f7ed fc16 	bl	92ec <hci_cmd_complete>
	rp->status = status;
   1bac0:	7004      	strb	r4, [r0, #0]
	rp->sync_handle = sys_cpu_to_le16(sync_handle);
   1bac2:	f8a0 6001 	strh.w	r6, [r0, #1]
}
   1bac6:	b002      	add	sp, #8
   1bac8:	bd70      	pop	{r4, r5, r6, pc}

0001baca <le_df_read_ant_inf>:
{
   1baca:	b510      	push	{r4, lr}
   1bacc:	b082      	sub	sp, #8
   1bace:	460c      	mov	r4, r1
	ll_df_read_ant_inf(&switch_sample_rates, &num_ant,
   1bad0:	f10d 0305 	add.w	r3, sp, #5
   1bad4:	f10d 0207 	add.w	r2, sp, #7
   1bad8:	a901      	add	r1, sp, #4
   1bada:	f10d 0006 	add.w	r0, sp, #6
   1bade:	f000 fcaf 	bl	1c440 <ll_df_read_ant_inf>
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1bae2:	2105      	movs	r1, #5
   1bae4:	4620      	mov	r0, r4
   1bae6:	f7ed fc01 	bl	92ec <hci_cmd_complete>
	rp->max_switch_pattern_len = max_switch_pattern_len;
   1baea:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1baee:	70c3      	strb	r3, [r0, #3]
	rp->switch_sample_rates = switch_sample_rates;
   1baf0:	f89d 3006 	ldrb.w	r3, [sp, #6]
   1baf4:	7043      	strb	r3, [r0, #1]
	rp->max_cte_len = max_cte_len;
   1baf6:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1bafa:	7103      	strb	r3, [r0, #4]
	rp->num_ant = num_ant;
   1bafc:	f89d 3004 	ldrb.w	r3, [sp, #4]
   1bb00:	7083      	strb	r3, [r0, #2]
	rp->status = 0x00;
   1bb02:	2300      	movs	r3, #0
   1bb04:	7003      	strb	r3, [r0, #0]
}
   1bb06:	b002      	add	sp, #8
   1bb08:	bd10      	pop	{r4, pc}

0001bb0a <controller_cmd_handle>:
{
   1bb0a:	b508      	push	{r3, lr}
   1bb0c:	4684      	mov	ip, r0
   1bb0e:	4608      	mov	r0, r1
   1bb10:	4611      	mov	r1, r2
	switch (ocf) {
   1bb12:	f10c 3cff 	add.w	ip, ip, #4294967295
   1bb16:	f1bc 0f58 	cmp.w	ip, #88	; 0x58
   1bb1a:	f200 80bc 	bhi.w	1bc96 <controller_cmd_handle+0x18c>
   1bb1e:	e8df f00c 	tbb	[pc, ip]
   1bb22:	312d      	.short	0x312d
   1bb24:	ba39ba35 	.word	0xba39ba35
   1bb28:	babababa 	.word	0xbabababa
   1bb2c:	baba5d59 	.word	0xbaba5d59
   1bb30:	4945413d 	.word	0x4945413d
   1bb34:	babababa 	.word	0xbabababa
   1bb38:	baba514d 	.word	0xbaba514d
   1bb3c:	baba55ba 	.word	0xbaba55ba
   1bb40:	babababa 	.word	0xbabababa
   1bb44:	babababa 	.word	0xbabababa
   1bb48:	96928e8a 	.word	0x96928e8a
   1bb4c:	a6a29e9a 	.word	0xa6a29e9a
   1bb50:	babababa 	.word	0xbabababa
   1bb54:	babababa 	.word	0xbabababa
   1bb58:	babababa 	.word	0xbabababa
   1bb5c:	babababa 	.word	0xbabababa
   1bb60:	6561baba 	.word	0x6561baba
   1bb64:	726d69ba 	.word	0x726d69ba
   1bb68:	86827e7a 	.word	0x86827e7a
   1bb6c:	aababaae 	.word	0xaababaae
   1bb70:	babababa 	.word	0xbabababa
   1bb74:	bababab2 	.word	0xbababab2
   1bb78:	b6ba      	.short	0xb6ba
   1bb7a:	76          	.byte	0x76
   1bb7b:	00          	.byte	0x00
		le_set_event_mask(cmd, evt);
   1bb7c:	f7ed fb72 	bl	9264 <le_set_event_mask>
	return 0;
   1bb80:	2000      	movs	r0, #0
		break;
   1bb82:	e08a      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_buffer_size(cmd, evt);
   1bb84:	f7ff fe8f 	bl	1b8a6 <le_read_buffer_size>
	return 0;
   1bb88:	2000      	movs	r0, #0
		break;
   1bb8a:	e086      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_local_features(cmd, evt);
   1bb8c:	f7ff fe98 	bl	1b8c0 <le_read_local_features>
	return 0;
   1bb90:	2000      	movs	r0, #0
		break;
   1bb92:	e082      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_random_address(cmd, evt);
   1bb94:	f7ff fb67 	bl	1b266 <le_set_random_address>
	return 0;
   1bb98:	2000      	movs	r0, #0
		break;
   1bb9a:	e07e      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_fal_size(cmd, evt);
   1bb9c:	f7ff feb0 	bl	1b900 <le_read_fal_size>
	return 0;
   1bba0:	2000      	movs	r0, #0
		break;
   1bba2:	e07a      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_clear_fal(cmd, evt);
   1bba4:	f7ff fb69 	bl	1b27a <le_clear_fal>
	return 0;
   1bba8:	2000      	movs	r0, #0
		break;
   1bbaa:	e076      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_add_dev_to_fal(cmd, evt);
   1bbac:	f7ff fb6d 	bl	1b28a <le_add_dev_to_fal>
	return 0;
   1bbb0:	2000      	movs	r0, #0
		break;
   1bbb2:	e072      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_rem_dev_from_fal(cmd, evt);
   1bbb4:	f7ff fb72 	bl	1b29c <le_rem_dev_from_fal>
	return 0;
   1bbb8:	2000      	movs	r0, #0
		break;
   1bbba:	e06e      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_encrypt(cmd, evt);
   1bbbc:	f7ff feac 	bl	1b918 <le_encrypt>
	return 0;
   1bbc0:	2000      	movs	r0, #0
		break;
   1bbc2:	e06a      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_rand(cmd, evt);
   1bbc4:	f7ff fec8 	bl	1b958 <le_rand>
	return 0;
   1bbc8:	2000      	movs	r0, #0
		break;
   1bbca:	e066      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_supp_states(cmd, evt);
   1bbcc:	f7ff fed0 	bl	1b970 <le_read_supp_states>
	return 0;
   1bbd0:	2000      	movs	r0, #0
		break;
   1bbd2:	e062      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_scan_param(cmd, evt);
   1bbd4:	f7ff fb6b 	bl	1b2ae <le_set_scan_param>
	return 0;
   1bbd8:	2000      	movs	r0, #0
		break;
   1bbda:	e05e      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_scan_enable(cmd, evt);
   1bbdc:	f7ec f900 	bl	7de0 <le_set_scan_enable>
	return 0;
   1bbe0:	2000      	movs	r0, #0
		break;
   1bbe2:	e05a      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_ext_scan_param(cmd, evt);
   1bbe4:	f7ff fb7b 	bl	1b2de <le_set_ext_scan_param>
	return 0;
   1bbe8:	2000      	movs	r0, #0
		break;
   1bbea:	e056      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_ext_scan_enable(cmd, evt);
   1bbec:	f7ec f938 	bl	7e60 <le_set_ext_scan_enable>
	return 0;
   1bbf0:	2000      	movs	r0, #0
		break;
   1bbf2:	e052      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_per_adv_create_sync(cmd, evt);
   1bbf4:	f7ec f97e 	bl	7ef4 <le_per_adv_create_sync>
	return 0;
   1bbf8:	2000      	movs	r0, #0
		break;
   1bbfa:	e04e      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_per_adv_create_sync_cancel(cmd, evt, node_rx);
   1bbfc:	461a      	mov	r2, r3
   1bbfe:	f7ff fecb 	bl	1b998 <le_per_adv_create_sync_cancel>
	return 0;
   1bc02:	2000      	movs	r0, #0
		break;
   1bc04:	e049      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_per_adv_terminate_sync(cmd, evt);
   1bc06:	f7ff fed9 	bl	1b9bc <le_per_adv_terminate_sync>
	return 0;
   1bc0a:	2000      	movs	r0, #0
		break;
   1bc0c:	e045      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_per_adv_recv_enable(cmd, evt);
   1bc0e:	f7ed fba3 	bl	9358 <le_per_adv_recv_enable>
	return 0;
   1bc12:	2000      	movs	r0, #0
		break;
   1bc14:	e041      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_add_dev_to_pal(cmd, evt);
   1bc16:	f7ff fb84 	bl	1b322 <le_add_dev_to_pal>
	return 0;
   1bc1a:	2000      	movs	r0, #0
		break;
   1bc1c:	e03d      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_rem_dev_from_pal(cmd, evt);
   1bc1e:	f7ff fb90 	bl	1b342 <le_rem_dev_from_pal>
	return 0;
   1bc22:	2000      	movs	r0, #0
		break;
   1bc24:	e039      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_clear_pal(cmd, evt);
   1bc26:	f7ff fb9c 	bl	1b362 <le_clear_pal>
	return 0;
   1bc2a:	2000      	movs	r0, #0
		break;
   1bc2c:	e035      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_pal_size(cmd, evt);
   1bc2e:	f7ff fed7 	bl	1b9e0 <le_read_pal_size>
	return 0;
   1bc32:	2000      	movs	r0, #0
		break;
   1bc34:	e031      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_add_dev_to_rl(cmd, evt);
   1bc36:	f7ff fba1 	bl	1b37c <le_add_dev_to_rl>
	return 0;
   1bc3a:	2000      	movs	r0, #0
		break;
   1bc3c:	e02d      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_rem_dev_from_rl(cmd, evt);
   1bc3e:	f7ff fba9 	bl	1b394 <le_rem_dev_from_rl>
	return 0;
   1bc42:	2000      	movs	r0, #0
		break;
   1bc44:	e029      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_clear_rl(cmd, evt);
   1bc46:	f7ff fbae 	bl	1b3a6 <le_clear_rl>
	return 0;
   1bc4a:	2000      	movs	r0, #0
		break;
   1bc4c:	e025      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_rl_size(cmd, evt);
   1bc4e:	f7ff fed9 	bl	1ba04 <le_read_rl_size>
	return 0;
   1bc52:	2000      	movs	r0, #0
		break;
   1bc54:	e021      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_peer_rpa(cmd, evt);
   1bc56:	f7ff fee1 	bl	1ba1c <le_read_peer_rpa>
	return 0;
   1bc5a:	2000      	movs	r0, #0
		break;
   1bc5c:	e01d      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_local_rpa(cmd, evt);
   1bc5e:	f7ff fef5 	bl	1ba4c <le_read_local_rpa>
	return 0;
   1bc62:	2000      	movs	r0, #0
		break;
   1bc64:	e019      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_addr_res_enable(cmd, evt);
   1bc66:	f7ff fba6 	bl	1b3b6 <le_set_addr_res_enable>
	return 0;
   1bc6a:	2000      	movs	r0, #0
		break;
   1bc6c:	e015      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_rpa_timeout(cmd, evt);
   1bc6e:	f7ff fbac 	bl	1b3ca <le_set_rpa_timeout>
	return 0;
   1bc72:	2000      	movs	r0, #0
		break;
   1bc74:	e011      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_set_privacy_mode(cmd, evt);
   1bc76:	f7ff fbb3 	bl	1b3e0 <le_set_privacy_mode>
	return 0;
   1bc7a:	2000      	movs	r0, #0
		break;
   1bc7c:	e00d      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_read_tx_power(cmd, evt);
   1bc7e:	f7ff fefd 	bl	1ba7c <le_read_tx_power>
	return 0;
   1bc82:	2000      	movs	r0, #0
		break;
   1bc84:	e009      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_df_set_cl_iq_sampling_enable(cmd, evt);
   1bc86:	f7ff ff06 	bl	1ba96 <le_df_set_cl_iq_sampling_enable>
	return 0;
   1bc8a:	2000      	movs	r0, #0
		break;
   1bc8c:	e005      	b.n	1bc9a <controller_cmd_handle+0x190>
		le_df_read_ant_inf(cmd, evt);
   1bc8e:	f7ff ff1c 	bl	1baca <le_df_read_ant_inf>
	return 0;
   1bc92:	2000      	movs	r0, #0
		break;
   1bc94:	e001      	b.n	1bc9a <controller_cmd_handle+0x190>
	switch (ocf) {
   1bc96:	f06f 0015 	mvn.w	r0, #21
}
   1bc9a:	bd08      	pop	{r3, pc}

0001bc9c <vs_read_static_addrs>:
{
   1bc9c:	b510      	push	{r4, lr}
   1bc9e:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp) +
   1bca0:	2118      	movs	r1, #24
   1bca2:	f7ed fb23 	bl	92ec <hci_cmd_complete>
   1bca6:	4604      	mov	r4, r0
	rp->status = 0x00;
   1bca8:	2300      	movs	r3, #0
   1bcaa:	f800 3b02 	strb.w	r3, [r0], #2
	rp->num_addrs = hci_vendor_read_static_addr(rp->a, 1);
   1bcae:	2101      	movs	r1, #1
   1bcb0:	f000 fff2 	bl	1cc98 <hci_vendor_read_static_addr>
   1bcb4:	7060      	strb	r0, [r4, #1]
}
   1bcb6:	bd10      	pop	{r4, pc}

0001bcb8 <vs_read_key_hierarchy_roots>:
{
   1bcb8:	b508      	push	{r3, lr}
   1bcba:	4608      	mov	r0, r1
	rp = hci_cmd_complete(evt, sizeof(*rp));
   1bcbc:	2121      	movs	r1, #33	; 0x21
   1bcbe:	f7ed fb15 	bl	92ec <hci_cmd_complete>
   1bcc2:	4601      	mov	r1, r0
	rp->status = 0x00;
   1bcc4:	2300      	movs	r3, #0
   1bcc6:	f800 3b01 	strb.w	r3, [r0], #1
	hci_vendor_read_key_hierarchy_roots(rp->ir, rp->er);
   1bcca:	3111      	adds	r1, #17
   1bccc:	f001 f85c 	bl	1cd88 <hci_vendor_read_key_hierarchy_roots>
}
   1bcd0:	bd08      	pop	{r3, pc}

0001bcd2 <hci_vendor_cmd_handle_common>:
{
   1bcd2:	b508      	push	{r3, lr}
   1bcd4:	4603      	mov	r3, r0
   1bcd6:	4608      	mov	r0, r1
   1bcd8:	4611      	mov	r1, r2
	switch (ocf) {
   1bcda:	3b01      	subs	r3, #1
   1bcdc:	2b09      	cmp	r3, #9
   1bcde:	d822      	bhi.n	1bd26 <hci_vendor_cmd_handle_common+0x54>
   1bce0:	e8df f003 	tbb	[pc, r3]
   1bce4:	210d0905 	.word	0x210d0905
   1bce8:	11211521 	.word	0x11211521
   1bcec:	1d19      	.short	0x1d19
		vs_read_version_info(cmd, evt);
   1bcee:	f7ff fcdf 	bl	1b6b0 <vs_read_version_info>
	return 0;
   1bcf2:	2000      	movs	r0, #0
		break;
   1bcf4:	e019      	b.n	1bd2a <hci_vendor_cmd_handle_common+0x58>
		vs_read_supported_commands(cmd, evt);
   1bcf6:	f7ff fcf2 	bl	1b6de <vs_read_supported_commands>
	return 0;
   1bcfa:	2000      	movs	r0, #0
		break;
   1bcfc:	e015      	b.n	1bd2a <hci_vendor_cmd_handle_common+0x58>
		vs_read_supported_features(cmd, evt);
   1bcfe:	f7ff fd06 	bl	1b70e <vs_read_supported_features>
	return 0;
   1bd02:	2000      	movs	r0, #0
		break;
   1bd04:	e011      	b.n	1bd2a <hci_vendor_cmd_handle_common+0x58>
		vs_read_build_info(cmd, evt);
   1bd06:	f7ed fb01 	bl	930c <vs_read_build_info>
	return 0;
   1bd0a:	2000      	movs	r0, #0
		break;
   1bd0c:	e00d      	b.n	1bd2a <hci_vendor_cmd_handle_common+0x58>
		vs_write_bd_addr(cmd, evt);
   1bd0e:	f7ff fa9f 	bl	1b250 <vs_write_bd_addr>
	return 0;
   1bd12:	2000      	movs	r0, #0
		break;
   1bd14:	e009      	b.n	1bd2a <hci_vendor_cmd_handle_common+0x58>
		vs_read_static_addrs(cmd, evt);
   1bd16:	f7ff ffc1 	bl	1bc9c <vs_read_static_addrs>
	return 0;
   1bd1a:	2000      	movs	r0, #0
		break;
   1bd1c:	e005      	b.n	1bd2a <hci_vendor_cmd_handle_common+0x58>
		vs_read_key_hierarchy_roots(cmd, evt);
   1bd1e:	f7ff ffcb 	bl	1bcb8 <vs_read_key_hierarchy_roots>
	return 0;
   1bd22:	2000      	movs	r0, #0
		break;
   1bd24:	e001      	b.n	1bd2a <hci_vendor_cmd_handle_common+0x58>
	switch (ocf) {
   1bd26:	f06f 0015 	mvn.w	r0, #21
}
   1bd2a:	bd08      	pop	{r3, pc}

0001bd2c <hci_evt_encode>:
	}
}
#endif /* CONFIG_BT_CONN */

void hci_evt_encode(struct node_rx_pdu *node_rx, struct net_buf *buf)
{
   1bd2c:	b508      	push	{r3, lr}
	struct pdu_data *pdu_data = (void *)node_rx->pdu;

	if (node_rx->hdr.type != NODE_RX_TYPE_DC_PDU) {
   1bd2e:	7903      	ldrb	r3, [r0, #4]
   1bd30:	2b03      	cmp	r3, #3
   1bd32:	d100      	bne.n	1bd36 <hci_evt_encode+0xa>
		encode_control(node_rx, pdu_data, buf);
	} else if (IS_ENABLED(CONFIG_BT_CONN)) {
		encode_data_ctrl(node_rx, pdu_data, buf);
	}
}
   1bd34:	bd08      	pop	{r3, pc}
   1bd36:	460a      	mov	r2, r1
   1bd38:	f100 0120 	add.w	r1, r0, #32
		encode_control(node_rx, pdu_data, buf);
   1bd3c:	f7ed fa3e 	bl	91bc <encode_control>
}
   1bd40:	e7f8      	b.n	1bd34 <hci_evt_encode+0x8>

0001bd42 <hci_get_class>:
{
#if defined(CONFIG_BT_CONN)
	struct pdu_data *pdu_data = (void *)node_rx->pdu;
#endif

	if (node_rx->hdr.type != NODE_RX_TYPE_DC_PDU) {
   1bd42:	7903      	ldrb	r3, [r0, #4]
   1bd44:	2b03      	cmp	r3, #3
   1bd46:	d019      	beq.n	1bd7c <hci_get_class+0x3a>

		switch (node_rx->hdr.type) {
   1bd48:	3b05      	subs	r3, #5
   1bd4a:	2b21      	cmp	r3, #33	; 0x21
   1bd4c:	d814      	bhi.n	1bd78 <hci_get_class+0x36>
   1bd4e:	e8df f003 	tbb	[pc, r3]
   1bd52:	1711      	.short	0x1711
   1bd54:	13131717 	.word	0x13131717
   1bd58:	17171717 	.word	0x17171717
   1bd5c:	13131313 	.word	0x13131313
   1bd60:	13131313 	.word	0x13131313
   1bd64:	13131313 	.word	0x13131313
   1bd68:	13131313 	.word	0x13131313
   1bd6c:	13131313 	.word	0x13131313
   1bd70:	17131313 	.word	0x17131313
   1bd74:	2002      	movs	r0, #2
   1bd76:	4770      	bx	lr
		case NODE_RX_TYPE_USER_START ... NODE_RX_TYPE_USER_END - 1:
			return hci_user_ext_get_class(node_rx);
#endif /* CONFIG_BT_CTLR_USER_EVT_RANGE > 0 */

		default:
			return HCI_CLASS_NONE;
   1bd78:	2000      	movs	r0, #0
   1bd7a:	4770      	bx	lr
	} else {
		return HCI_CLASS_ACL_DATA;
	}
#else
	} else {
		return HCI_CLASS_NONE;
   1bd7c:	2000      	movs	r0, #0
   1bd7e:	4770      	bx	lr
			return HCI_CLASS_EVT_REQUIRED;
   1bd80:	2001      	movs	r0, #1
	}
#endif
}
   1bd82:	4770      	bx	lr

0001bd84 <hci_init>:

void hci_init(struct k_poll_signal *signal_host_buf)
{
   1bd84:	b508      	push	{r3, lr}
#if defined(CONFIG_BT_HCI_ACL_FLOW_CONTROL)
	hbuf_signal = signal_host_buf;
#endif
	reset(NULL, NULL);
   1bd86:	2100      	movs	r1, #0
   1bd88:	4608      	mov	r0, r1
   1bd8a:	f7eb fffd 	bl	7d88 <reset>
}
   1bd8e:	bd08      	pop	{r3, pc}

0001bd90 <bt_rand>:

#include "hal/ecb.h"
#include "lll.h"

int bt_rand(void *buf, size_t len)
{
   1bd90:	b508      	push	{r3, lr}
	return lll_csrand_get(buf, len);
   1bd92:	f7f1 fa17 	bl	d1c4 <lll_csrand_get>
}
   1bd96:	bd08      	pop	{r3, pc}

0001bd98 <bt_encrypt_le>:

int bt_encrypt_le(const uint8_t key[16], const uint8_t plaintext[16],
		  uint8_t enc_data[16])
{
   1bd98:	b508      	push	{r3, lr}
	BT_DBG("key %s", bt_hex(key, 16));
	BT_DBG("plaintext %s", bt_hex(plaintext, 16));

	ecb_encrypt(key, plaintext, enc_data, NULL);
   1bd9a:	2300      	movs	r3, #0
   1bd9c:	f000 ff0b 	bl	1cbb6 <ecb_encrypt>

	BT_DBG("enc_data %s", bt_hex(enc_data, 16));

	return 0;
}
   1bda0:	2000      	movs	r0, #0
   1bda2:	bd08      	pop	{r3, pc}

0001bda4 <ll_rx_link_quota_dec>:
{
   1bda4:	b508      	push	{r3, lr}
	ll_rx_link_quota_update(-1);
   1bda6:	f04f 30ff 	mov.w	r0, #4294967295
   1bdaa:	f7ed fb5f 	bl	946c <ll_rx_link_quota_update>
}
   1bdae:	bd08      	pop	{r3, pc}

0001bdb0 <ll_rx_link_quota_inc>:
{
   1bdb0:	b508      	push	{r3, lr}
	ll_rx_link_quota_update(1);
   1bdb2:	2001      	movs	r0, #1
   1bdb4:	f7ed fb5a 	bl	946c <ll_rx_link_quota_update>
}
   1bdb8:	bd08      	pop	{r3, pc}

0001bdba <disabled_cb>:

static void disabled_cb(void *param)
{
   1bdba:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
   1bdbc:	f7f7 fa24 	bl	13208 <z_impl_k_sem_give>
	k_sem_give(param);
}
   1bdc0:	bd08      	pop	{r3, pc}

0001bdc2 <rx_replenish_all>:
{
   1bdc2:	b508      	push	{r3, lr}
	rx_replenish(UINT8_MAX);
   1bdc4:	20ff      	movs	r0, #255	; 0xff
   1bdc6:	f7ed fbcb 	bl	9560 <rx_replenish>
}
   1bdca:	bd08      	pop	{r3, pc}

0001bdcc <rx_replenish_one>:
{
   1bdcc:	b508      	push	{r3, lr}
	rx_replenish(1U);
   1bdce:	2001      	movs	r0, #1
   1bdd0:	f7ed fbc6 	bl	9560 <rx_replenish>
}
   1bdd4:	bd08      	pop	{r3, pc}

0001bdd6 <rx_release_replenish>:
{
   1bdd6:	b508      	push	{r3, lr}
	ll_rx_release(rx);
   1bdd8:	f7ed fc8c 	bl	96f4 <ll_rx_release>
	rx_replenish_one();
   1bddc:	f7ff fff6 	bl	1bdcc <rx_replenish_one>
}
   1bde0:	bd08      	pop	{r3, pc}

0001bde2 <ull_done_extra_type_set>:
{
   1bde2:	b510      	push	{r4, lr}
   1bde4:	4604      	mov	r4, r0
	extra = ull_event_done_extra_get();
   1bde6:	f7ee f80d 	bl	9e04 <ull_event_done_extra_get>
	if (!extra) {
   1bdea:	b100      	cbz	r0, 1bdee <ull_done_extra_type_set+0xc>
	extra->type = type;
   1bdec:	7004      	strb	r4, [r0, #0]
}
   1bdee:	bd10      	pop	{r4, pc}

0001bdf0 <ull_rxfifo_alloc>:
 * @details This function allocates up to 'max' number of MFIFO elements by
 *          enqueuing pointers to memory elements with associated memq links.
 */
void ull_rxfifo_alloc(uint8_t s, uint8_t n, uint8_t f, uint8_t *l, uint8_t *m,
		      void *mem_free, void *link_free, uint8_t max)
{
   1bdf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bdf4:	4682      	mov	sl, r0
   1bdf6:	4689      	mov	r9, r1
   1bdf8:	4690      	mov	r8, r2
   1bdfa:	461e      	mov	r6, r3
   1bdfc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   1be00:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
	uint8_t idx;

	while ((max--) && mfifo_enqueue_idx_get(n, f, *l, &idx)) {
   1be04:	e01c      	b.n	1be40 <ull_rxfifo_alloc+0x50>
			break;
		}

		rx = mem_acquire(mem_free);
		if (!rx) {
			mem_release(link, link_free);
   1be06:	990c      	ldr	r1, [sp, #48]	; 0x30
   1be08:	4638      	mov	r0, r7
   1be0a:	f7fe fb14 	bl	1a436 <mem_release>
		link->mem = NULL;
		rx->link = link;

		mfifo_by_idx_enqueue(m, s, idx, rx, l);
	}
}
   1be0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (last == first) {
   1be12:	45a0      	cmp	r8, r4
   1be14:	d0fb      	beq.n	1be0e <ull_rxfifo_alloc+0x1e>
		link = mem_acquire(link_free);
   1be16:	980c      	ldr	r0, [sp, #48]	; 0x30
   1be18:	f7fe fafa 	bl	1a410 <mem_acquire>
		if (!link) {
   1be1c:	4607      	mov	r7, r0
   1be1e:	2800      	cmp	r0, #0
   1be20:	d0f5      	beq.n	1be0e <ull_rxfifo_alloc+0x1e>
		rx = mem_acquire(mem_free);
   1be22:	980b      	ldr	r0, [sp, #44]	; 0x2c
   1be24:	f7fe faf4 	bl	1a410 <mem_acquire>
		if (!rx) {
   1be28:	2800      	cmp	r0, #0
   1be2a:	d0ec      	beq.n	1be06 <ull_rxfifo_alloc+0x16>
		link->mem = NULL;
   1be2c:	2300      	movs	r3, #0
   1be2e:	607b      	str	r3, [r7, #4]
		rx->link = link;
   1be30:	6007      	str	r7, [r0, #0]
	void **p = (void **)(fifo + (*last) * size); /* buffer preceding idx */
   1be32:	7833      	ldrb	r3, [r6, #0]
   1be34:	fb03 f30a 	mul.w	r3, r3, sl
	*p = mem; /* store the payload which for API 2 is only a void-ptr */
   1be38:	f84b 0003 	str.w	r0, [fp, r3]
	*last = idx; /* Commit: Update write index */
   1be3c:	7034      	strb	r4, [r6, #0]
	while ((max--) && mfifo_enqueue_idx_get(n, f, *l, &idx)) {
   1be3e:	462b      	mov	r3, r5
   1be40:	1e5d      	subs	r5, r3, #1
   1be42:	b2ed      	uxtb	r5, r5
   1be44:	2b00      	cmp	r3, #0
   1be46:	d0e2      	beq.n	1be0e <ull_rxfifo_alloc+0x1e>
   1be48:	7834      	ldrb	r4, [r6, #0]
	last = last + 1;
   1be4a:	3401      	adds	r4, #1
   1be4c:	b2e4      	uxtb	r4, r4
	if (last == count) {
   1be4e:	45a1      	cmp	r9, r4
   1be50:	d1df      	bne.n	1be12 <ull_rxfifo_alloc+0x22>
		last = 0U;
   1be52:	2400      	movs	r4, #0
   1be54:	e7dd      	b.n	1be12 <ull_rxfifo_alloc+0x22>

0001be56 <ull_rxfifo_release>:
 * @brief   Support function for RXFIFO_RELEASE macro
 * @details This function releases a node by returning it to the FIFO.
 */
void *ull_rxfifo_release(uint8_t s, uint8_t n, uint8_t f, uint8_t *l, uint8_t *m,
			 memq_link_t *link, struct node_rx_hdr *rx)
{
   1be56:	b500      	push	{lr}
   1be58:	4686      	mov	lr, r0
   1be5a:	9803      	ldr	r0, [sp, #12]
	uint8_t idx;

	if (!mfifo_enqueue_idx_get(n, f, *l, &idx)) {
   1be5c:	f893 c000 	ldrb.w	ip, [r3]
	last = last + 1;
   1be60:	f10c 0c01 	add.w	ip, ip, #1
   1be64:	fa5f fc8c 	uxtb.w	ip, ip
	if (last == count) {
   1be68:	4561      	cmp	r1, ip
   1be6a:	d00e      	beq.n	1be8a <ull_rxfifo_release+0x34>
	if (last == first) {
   1be6c:	4562      	cmp	r2, ip
   1be6e:	d00f      	beq.n	1be90 <ull_rxfifo_release+0x3a>
	return true; /* Successfully allocated new buffer */
   1be70:	2201      	movs	r2, #1
   1be72:	b17a      	cbz	r2, 1be94 <ull_rxfifo_release+0x3e>
		return NULL;
	}

	rx->link = link;
   1be74:	9a02      	ldr	r2, [sp, #8]
   1be76:	6002      	str	r2, [r0, #0]
	void **p = (void **)(fifo + (*last) * size); /* buffer preceding idx */
   1be78:	781a      	ldrb	r2, [r3, #0]
   1be7a:	fb02 f20e 	mul.w	r2, r2, lr
	*p = mem; /* store the payload which for API 2 is only a void-ptr */
   1be7e:	9901      	ldr	r1, [sp, #4]
   1be80:	5088      	str	r0, [r1, r2]
	*last = idx; /* Commit: Update write index */
   1be82:	f883 c000 	strb.w	ip, [r3]

	mfifo_by_idx_enqueue(m, s, idx, rx, l);

	return rx;
}
   1be86:	f85d fb04 	ldr.w	pc, [sp], #4
		last = 0U;
   1be8a:	f04f 0c00 	mov.w	ip, #0
   1be8e:	e7ed      	b.n	1be6c <ull_rxfifo_release+0x16>
		return false; /* Queue is full */
   1be90:	2200      	movs	r2, #0
   1be92:	e7ee      	b.n	1be72 <ull_rxfifo_release+0x1c>
		return NULL;
   1be94:	2000      	movs	r0, #0
   1be96:	e7f6      	b.n	1be86 <ull_rxfifo_release+0x30>

0001be98 <lll_prepare>:
{
   1be98:	b500      	push	{lr}
   1be9a:	b083      	sub	sp, #12
	return lll_prepare_resolve(is_abort_cb, abort_cb, prepare_cb,
   1be9c:	2300      	movs	r3, #0
   1be9e:	9301      	str	r3, [sp, #4]
   1bea0:	9300      	str	r3, [sp, #0]
   1bea2:	9b04      	ldr	r3, [sp, #16]
   1bea4:	f7f1 fab0 	bl	d408 <lll_prepare_resolve>
}
   1bea8:	b003      	add	sp, #12
   1beaa:	f85d fb04 	ldr.w	pc, [sp], #4

0001beae <init_reset>:
}
   1beae:	2000      	movs	r0, #0
   1beb0:	4770      	bx	lr

0001beb2 <ext_disabled_cb>:

static void ext_disabled_cb(void *param)
{
   1beb2:	b508      	push	{r3, lr}

	/* Under race condition, if a connection has been established then
	 * node_rx is already utilized to send terminate event on connection
	 */
	lll = (void *)param;
	scan = HDR_LLL2ULL(lll);
   1beb4:	6803      	ldr	r3, [r0, #0]
	rx_hdr = (void *)scan->node_rx_scan_term;
   1beb6:	6c19      	ldr	r1, [r3, #64]	; 0x40
	if (!rx_hdr) {
   1beb8:	b121      	cbz	r1, 1bec4 <ext_disabled_cb+0x12>
	}

	/* NOTE: parameters are already populated on disable,
	 * just enqueue here
	 */
	ll_rx_put(rx_hdr->link, rx_hdr);
   1beba:	6808      	ldr	r0, [r1, #0]
   1bebc:	f7ed fd12 	bl	98e4 <ll_rx_put>
	ll_rx_sched();
   1bec0:	f7ed fd18 	bl	98f4 <ll_rx_sched>
}
   1bec4:	bd08      	pop	{r3, pc}

0001bec6 <ull_scan_init>:
{
   1bec6:	b508      	push	{r3, lr}
		err = ull_scan_aux_init();
   1bec8:	f000 f94f 	bl	1c16a <ull_scan_aux_init>
		if (err) {
   1becc:	b908      	cbnz	r0, 1bed2 <ull_scan_init+0xc>
	err = init_reset();
   1bece:	f7ff ffee 	bl	1beae <init_reset>
}
   1bed2:	bd08      	pop	{r3, pc}

0001bed4 <is_scan_update>:
{
   1bed4:	b570      	push	{r4, r5, r6, lr}
   1bed6:	460d      	mov	r5, r1
   1bed8:	4616      	mov	r6, r2
   1beda:	461c      	mov	r4, r3
	*scan = ull_scan_set_get(handle);
   1bedc:	f7ee fb1e 	bl	a51c <ull_scan_set_get>
   1bee0:	6020      	str	r0, [r4, #0]
	*node_rx_scan_term = (void *)(*scan)->node_rx_scan_term;
   1bee2:	6c02      	ldr	r2, [r0, #64]	; 0x40
   1bee4:	9b04      	ldr	r3, [sp, #16]
   1bee6:	601a      	str	r2, [r3, #0]
	return duration && period && (*scan)->lll.duration_reload &&
   1bee8:	b13d      	cbz	r5, 1befa <is_scan_update+0x26>
   1beea:	b146      	cbz	r6, 1befe <is_scan_update+0x2a>
   1beec:	6823      	ldr	r3, [r4, #0]
   1beee:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
   1bef0:	b13a      	cbz	r2, 1bf02 <is_scan_update+0x2e>
	       (*scan)->duration_lazy;
   1bef2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
	return duration && period && (*scan)->lll.duration_reload &&
   1bef4:	b93b      	cbnz	r3, 1bf06 <is_scan_update+0x32>
   1bef6:	2000      	movs	r0, #0
   1bef8:	e000      	b.n	1befc <is_scan_update+0x28>
   1befa:	2000      	movs	r0, #0
}
   1befc:	bd70      	pop	{r4, r5, r6, pc}
	return duration && period && (*scan)->lll.duration_reload &&
   1befe:	2000      	movs	r0, #0
   1bf00:	e7fc      	b.n	1befc <is_scan_update+0x28>
   1bf02:	2000      	movs	r0, #0
   1bf04:	e7fa      	b.n	1befc <is_scan_update+0x28>
   1bf06:	2001      	movs	r0, #1
   1bf08:	e7f8      	b.n	1befc <is_scan_update+0x28>

0001bf0a <ull_scan_lll_handle_get>:
{
   1bf0a:	b508      	push	{r3, lr}
	return ull_scan_handle_get((void *)lll->hdr.parent);
   1bf0c:	6800      	ldr	r0, [r0, #0]
   1bf0e:	f7ee fb31 	bl	a574 <ull_scan_handle_get>
}
   1bf12:	bd08      	pop	{r3, pc}

0001bf14 <ull_scan_lll_is_valid_get>:
{
   1bf14:	b508      	push	{r3, lr}
	scan = ull_scan_is_valid_get(scan);
   1bf16:	6800      	ldr	r0, [r0, #0]
   1bf18:	f7ee fc7a 	bl	a810 <ull_scan_is_valid_get>
	if (scan) {
   1bf1c:	4603      	mov	r3, r0
   1bf1e:	b100      	cbz	r0, 1bf22 <ull_scan_lll_is_valid_get+0xe>
		return &scan->lll;
   1bf20:	331c      	adds	r3, #28
}
   1bf22:	4618      	mov	r0, r3
   1bf24:	bd08      	pop	{r3, pc}

0001bf26 <ull_scan_is_enabled_get>:
{
   1bf26:	b508      	push	{r3, lr}
	scan = ull_scan_set_get(handle);
   1bf28:	f7ee faf8 	bl	a51c <ull_scan_set_get>
	if (!scan || !scan->is_enabled) {
   1bf2c:	b138      	cbz	r0, 1bf3e <ull_scan_is_enabled_get+0x18>
   1bf2e:	4603      	mov	r3, r0
   1bf30:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
   1bf34:	f012 0f02 	tst.w	r2, #2
   1bf38:	d003      	beq.n	1bf42 <ull_scan_is_enabled_get+0x1c>
}
   1bf3a:	4618      	mov	r0, r3
   1bf3c:	bd08      	pop	{r3, pc}
		return NULL;
   1bf3e:	2300      	movs	r3, #0
   1bf40:	e7fb      	b.n	1bf3a <ull_scan_is_enabled_get+0x14>
   1bf42:	2300      	movs	r3, #0
   1bf44:	e7f9      	b.n	1bf3a <ull_scan_is_enabled_get+0x14>

0001bf46 <disable>:
#endif /* CONFIG_BT_CTLR_ADV_EXT */

static uint8_t disable(uint8_t handle)
{
   1bf46:	b570      	push	{r4, r5, r6, lr}
   1bf48:	4604      	mov	r4, r0
	struct ll_scan_set *scan;
	uint8_t ret;

	scan = ull_scan_is_enabled_get(handle);
   1bf4a:	f7ff ffec 	bl	1bf26 <ull_scan_is_enabled_get>
	if (!scan) {
   1bf4e:	b1d8      	cbz	r0, 1bf88 <disable+0x42>
   1bf50:	4605      	mov	r5, r0
	if (scan->lll.conn) {
		return BT_HCI_ERR_CMD_DISALLOWED;
	}
#endif

	ret = ull_scan_disable(handle, scan);
   1bf52:	4601      	mov	r1, r0
   1bf54:	4620      	mov	r0, r4
   1bf56:	f7ee fa8b 	bl	a470 <ull_scan_disable>
	if (ret) {
   1bf5a:	4604      	mov	r4, r0
   1bf5c:	b990      	cbnz	r0, 1bf84 <disable+0x3e>
		return ret;
	}

	scan->is_enabled = 0U;
   1bf5e:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
   1bf62:	f36f 0341 	bfc	r3, #1, #1
   1bf66:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44

#if defined(CONFIG_BT_CTLR_ADV_EXT)
	if (scan->node_rx_scan_term) {
   1bf6a:	6c2e      	ldr	r6, [r5, #64]	; 0x40
   1bf6c:	b13e      	cbz	r6, 1bf7e <disable+0x38>
		struct node_rx_pdu *node_rx_scan_term =
			(void *)scan->node_rx_scan_term;

		scan->node_rx_scan_term = NULL;
   1bf6e:	2300      	movs	r3, #0
   1bf70:	642b      	str	r3, [r5, #64]	; 0x40

		ll_rx_link_release(node_rx_scan_term->hdr.link);
   1bf72:	6830      	ldr	r0, [r6, #0]
   1bf74:	f7ed faec 	bl	9550 <ll_rx_link_release>
		ll_rx_release(node_rx_scan_term);
   1bf78:	4630      	mov	r0, r6
   1bf7a:	f7ed fbbb 	bl	96f4 <ll_rx_release>
#if defined(CONFIG_BT_CTLR_PRIVACY)
#if defined(CONFIG_BT_BROADCASTER)
	if (!ull_adv_is_enabled_get(0))
#endif
	{
		ull_filter_adv_scan_state_cb(0);
   1bf7e:	2000      	movs	r0, #0
   1bf80:	f000 fb58 	bl	1c634 <ull_filter_adv_scan_state_cb>
	}
#endif

	return 0;
}
   1bf84:	4620      	mov	r0, r4
   1bf86:	bd70      	pop	{r4, r5, r6, pc}
		return BT_HCI_ERR_CMD_DISALLOWED;
   1bf88:	240c      	movs	r4, #12
   1bf8a:	e7fb      	b.n	1bf84 <disable+0x3e>

0001bf8c <ull_scan_reset>:
{
   1bf8c:	b510      	push	{r4, lr}
	for (handle = 0U; handle < BT_CTLR_SCAN_SET; handle++) {
   1bf8e:	2400      	movs	r4, #0
   1bf90:	b12c      	cbz	r4, 1bf9e <ull_scan_reset+0x12>
		err = ull_scan_aux_reset();
   1bf92:	f000 f8ee 	bl	1c172 <ull_scan_aux_reset>
		if (err) {
   1bf96:	b908      	cbnz	r0, 1bf9c <ull_scan_reset+0x10>
	err = init_reset();
   1bf98:	f7ff ff89 	bl	1beae <init_reset>
}
   1bf9c:	bd10      	pop	{r4, pc}
		(void)disable(handle);
   1bf9e:	4620      	mov	r0, r4
   1bfa0:	f7ff ffd1 	bl	1bf46 <disable>
	for (handle = 0U; handle < BT_CTLR_SCAN_SET; handle++) {
   1bfa4:	3401      	adds	r4, #1
   1bfa6:	b2e4      	uxtb	r4, r4
   1bfa8:	e7f2      	b.n	1bf90 <ull_scan_reset+0x4>

0001bfaa <ull_scan_is_disabled_get>:
{
   1bfaa:	b508      	push	{r3, lr}
	scan = ull_scan_set_get(handle);
   1bfac:	f7ee fab6 	bl	a51c <ull_scan_set_get>
	if (!scan || scan->is_enabled) {
   1bfb0:	b138      	cbz	r0, 1bfc2 <ull_scan_is_disabled_get+0x18>
   1bfb2:	4603      	mov	r3, r0
   1bfb4:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
   1bfb8:	f012 0f02 	tst.w	r2, #2
   1bfbc:	d103      	bne.n	1bfc6 <ull_scan_is_disabled_get+0x1c>
}
   1bfbe:	4618      	mov	r0, r3
   1bfc0:	bd08      	pop	{r3, pc}
		return NULL;
   1bfc2:	2300      	movs	r3, #0
   1bfc4:	e7fb      	b.n	1bfbe <ull_scan_is_disabled_get+0x14>
   1bfc6:	2300      	movs	r3, #0
   1bfc8:	e7f9      	b.n	1bfbe <ull_scan_is_disabled_get+0x14>

0001bfca <ll_scan_params_set>:
{
   1bfca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1bfce:	b082      	sub	sp, #8
   1bfd0:	4604      	mov	r4, r0
   1bfd2:	460d      	mov	r5, r1
   1bfd4:	4616      	mov	r6, r2
   1bfd6:	4698      	mov	r8, r3
	scan = ull_scan_is_disabled_get(SCAN_HANDLE_1M);
   1bfd8:	2000      	movs	r0, #0
   1bfda:	f7ff ffe6 	bl	1bfaa <ull_scan_is_disabled_get>
	if (!scan) {
   1bfde:	b328      	cbz	r0, 1c02c <ll_scan_params_set+0x62>
   1bfe0:	4601      	mov	r1, r0
	phy  = type >> 1;
   1bfe2:	0862      	lsrs	r2, r4, #1
	if (phy & BT_HCI_LE_EXT_SCAN_PHY_CODED) {
   1bfe4:	f012 0704 	ands.w	r7, r2, #4
   1bfe8:	d122      	bne.n	1c030 <ll_scan_params_set+0x66>
	lll = &scan->lll;
   1bfea:	301c      	adds	r0, #28
	if (!interval) {
   1bfec:	b94d      	cbnz	r5, 1c002 <ll_scan_params_set+0x38>
		lll->phy = 0U;
   1bfee:	f891 302c 	ldrb.w	r3, [r1, #44]	; 0x2c
   1bff2:	f36f 0302 	bfc	r3, #0, #3
   1bff6:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
}
   1bffa:	4638      	mov	r0, r7
   1bffc:	b002      	add	sp, #8
   1bffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	lll->phy = phy;
   1c002:	f891 302c 	ldrb.w	r3, [r1, #44]	; 0x2c
   1c006:	f362 0302 	bfi	r3, r2, #0, #3
   1c00a:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
	scan->own_addr_type = own_addr_type;
   1c00e:	f891 3044 	ldrb.w	r3, [r1, #68]	; 0x44
   1c012:	f368 0383 	bfi	r3, r8, #2, #2
   1c016:	f881 3044 	strb.w	r3, [r1, #68]	; 0x44
	ull_scan_params_set(lll, type, interval, window, filter_policy);
   1c01a:	f89d 3020 	ldrb.w	r3, [sp, #32]
   1c01e:	9300      	str	r3, [sp, #0]
   1c020:	4633      	mov	r3, r6
   1c022:	462a      	mov	r2, r5
   1c024:	4621      	mov	r1, r4
   1c026:	f7e5 fbe7 	bl	17f8 <ull_scan_params_set>
	return 0;
   1c02a:	e7e6      	b.n	1bffa <ll_scan_params_set+0x30>
		return BT_HCI_ERR_CMD_DISALLOWED;
   1c02c:	270c      	movs	r7, #12
   1c02e:	e7e4      	b.n	1bffa <ll_scan_params_set+0x30>
			return BT_HCI_ERR_CMD_DISALLOWED;
   1c030:	270c      	movs	r7, #12
   1c032:	e7e2      	b.n	1bffa <ll_scan_params_set+0x30>

0001c034 <ll_scan_enable>:
{
   1c034:	b570      	push	{r4, r5, r6, lr}
   1c036:	b084      	sub	sp, #16
	struct node_rx_pdu *node_rx_scan_term = NULL;
   1c038:	2300      	movs	r3, #0
   1c03a:	9303      	str	r3, [sp, #12]
	if (!enable) {
   1c03c:	b1f0      	cbz	r0, 1c07c <ll_scan_enable+0x48>
   1c03e:	460d      	mov	r5, r1
   1c040:	4614      	mov	r4, r2
	scan = ull_scan_is_disabled_get(SCAN_HANDLE_1M);
   1c042:	2000      	movs	r0, #0
   1c044:	f7ff ffb1 	bl	1bfaa <ull_scan_is_disabled_get>
   1c048:	9002      	str	r0, [sp, #8]
	if (!scan) {
   1c04a:	b1d8      	cbz	r0, 1c084 <ll_scan_enable+0x50>
	uint8_t is_update_1m = 0U;
   1c04c:	2600      	movs	r6, #0
	    (!is_coded_phy && (scan->own_addr_type & 0x1))) {
   1c04e:	9b02      	ldr	r3, [sp, #8]
   1c050:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   1c054:	f013 0f04 	tst.w	r3, #4
   1c058:	d007      	beq.n	1c06a <ll_scan_enable+0x36>
		if (!mem_nz(ll_addr_get(BT_ADDR_LE_RANDOM), BDADDR_SIZE)) {
   1c05a:	2001      	movs	r0, #1
   1c05c:	f7eb fcee 	bl	7a3c <ll_addr_get>
   1c060:	2106      	movs	r1, #6
   1c062:	f7fe fa0c 	bl	1a47e <mem_nz>
   1c066:	2800      	cmp	r0, #0
   1c068:	d04b      	beq.n	1c102 <ll_scan_enable+0xce>
		err = duration_period_setup(scan, duration, period,
   1c06a:	ab03      	add	r3, sp, #12
   1c06c:	4622      	mov	r2, r4
   1c06e:	4629      	mov	r1, r5
   1c070:	9802      	ldr	r0, [sp, #8]
   1c072:	f7ee f951 	bl	a318 <duration_period_setup>
		if (err) {
   1c076:	b188      	cbz	r0, 1c09c <ll_scan_enable+0x68>
}
   1c078:	b004      	add	sp, #16
   1c07a:	bd70      	pop	{r4, r5, r6, pc}
		err = disable(SCAN_HANDLE_1M);
   1c07c:	4618      	mov	r0, r3
   1c07e:	f7ff ff62 	bl	1bf46 <disable>
		return err;
   1c082:	e7f9      	b.n	1c078 <ll_scan_enable+0x44>
		is_update_1m = is_scan_update(SCAN_HANDLE_1M, duration, period,
   1c084:	ab03      	add	r3, sp, #12
   1c086:	9300      	str	r3, [sp, #0]
   1c088:	ab02      	add	r3, sp, #8
   1c08a:	4622      	mov	r2, r4
   1c08c:	4629      	mov	r1, r5
   1c08e:	f7ff ff21 	bl	1bed4 <is_scan_update>
		if (!is_update_1m)
   1c092:	4606      	mov	r6, r0
   1c094:	2800      	cmp	r0, #0
   1c096:	d1da      	bne.n	1c04e <ll_scan_enable+0x1a>
			return BT_HCI_ERR_CMD_DISALLOWED;
   1c098:	200c      	movs	r0, #12
   1c09a:	e7ed      	b.n	1c078 <ll_scan_enable+0x44>
		lll = &scan->lll;
   1c09c:	9c02      	ldr	r4, [sp, #8]
		own_addr_type = scan->own_addr_type;
   1c09e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
   1c0a2:	f3c3 0581 	ubfx	r5, r3, #2, #2
	ull_filter_scan_update(lll->filter_policy);
   1c0a6:	f894 0020 	ldrb.w	r0, [r4, #32]
   1c0aa:	f3c0 00c1 	ubfx	r0, r0, #3, #2
   1c0ae:	f7f0 f821 	bl	c0f4 <ull_filter_scan_update>
	lll->rl_idx = FILTER_IDX_NONE;
   1c0b2:	23ff      	movs	r3, #255	; 0xff
   1c0b4:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
	lll->rpa_gen = 0;
   1c0b8:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
   1c0bc:	f36f 1386 	bfc	r3, #6, #1
   1c0c0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	if ((lll->type & 0x1) &&
   1c0c4:	f894 3020 	ldrb.w	r3, [r4, #32]
   1c0c8:	f013 0f20 	tst.w	r3, #32
   1c0cc:	d003      	beq.n	1c0d6 <ll_scan_enable+0xa2>
	    (own_addr_type == BT_ADDR_LE_PUBLIC_ID ||
   1c0ce:	1eab      	subs	r3, r5, #2
   1c0d0:	b2db      	uxtb	r3, r3
	if ((lll->type & 0x1) &&
   1c0d2:	2b01      	cmp	r3, #1
   1c0d4:	d90b      	bls.n	1c0ee <ll_scan_enable+0xba>
		err = duration_period_update(scan, is_update_1m);
   1c0d6:	4631      	mov	r1, r6
   1c0d8:	9802      	ldr	r0, [sp, #8]
   1c0da:	f7ee fa59 	bl	a590 <duration_period_update>
		if (err) {
   1c0de:	2800      	cmp	r0, #0
   1c0e0:	d1ca      	bne.n	1c078 <ll_scan_enable+0x44>
		} else if (is_update_1m) {
   1c0e2:	2e00      	cmp	r6, #0
   1c0e4:	d1c8      	bne.n	1c078 <ll_scan_enable+0x44>
		err = ull_scan_enable(scan);
   1c0e6:	9802      	ldr	r0, [sp, #8]
   1c0e8:	f7e5 fbae 	bl	1848 <ull_scan_enable>
		if (err) {
   1c0ec:	e7c4      	b.n	1c078 <ll_scan_enable+0x44>
		ull_filter_rpa_update(false);
   1c0ee:	2000      	movs	r0, #0
   1c0f0:	f7f0 f81c 	bl	c12c <ull_filter_rpa_update>
		lll->rpa_gen = 1;
   1c0f4:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
   1c0f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1c0fc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
   1c100:	e7e9      	b.n	1c0d6 <ll_scan_enable+0xa2>
			return BT_HCI_ERR_INVALID_PARAM;
   1c102:	2012      	movs	r0, #18
   1c104:	e7b8      	b.n	1c078 <ll_scan_enable+0x44>

0001c106 <ull_scan_is_enabled>:
{
   1c106:	b510      	push	{r4, lr}
   1c108:	4604      	mov	r4, r0
	scan = ull_scan_is_enabled_get(handle);
   1c10a:	f7ff ff0c 	bl	1bf26 <ull_scan_is_enabled_get>
	if (!scan) {
   1c10e:	b170      	cbz	r0, 1c12e <ull_scan_is_enabled+0x28>
   1c110:	4603      	mov	r3, r0
	return (((uint32_t)scan->is_enabled << scan->lll.type) |
   1c112:	f890 0044 	ldrb.w	r0, [r0, #68]	; 0x44
   1c116:	f3c0 0040 	ubfx	r0, r0, #1, #1
   1c11a:	f893 2020 	ldrb.w	r2, [r3, #32]
   1c11e:	f3c2 1240 	ubfx	r2, r2, #5, #1
   1c122:	4090      	lsls	r0, r2
		(scan->periodic.sync ? ULL_SCAN_IS_SYNC : 0U) |
   1c124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
   1c126:	b15b      	cbz	r3, 1c140 <ull_scan_is_enabled+0x3a>
   1c128:	2308      	movs	r3, #8
   1c12a:	4318      	orrs	r0, r3
}
   1c12c:	bd10      	pop	{r4, pc}
		scan = ull_scan_set_get(handle);
   1c12e:	4620      	mov	r0, r4
   1c130:	f7ee f9f4 	bl	a51c <ull_scan_set_get>
		return scan->periodic.sync ? ULL_SCAN_IS_SYNC : 0U;
   1c134:	6d03      	ldr	r3, [r0, #80]	; 0x50
   1c136:	b10b      	cbz	r3, 1c13c <ull_scan_is_enabled+0x36>
   1c138:	2008      	movs	r0, #8
   1c13a:	e7f7      	b.n	1c12c <ull_scan_is_enabled+0x26>
   1c13c:	2000      	movs	r0, #0
   1c13e:	e7f5      	b.n	1c12c <ull_scan_is_enabled+0x26>
		(scan->periodic.sync ? ULL_SCAN_IS_SYNC : 0U) |
   1c140:	2300      	movs	r3, #0
   1c142:	e7f2      	b.n	1c12a <ull_scan_is_enabled+0x24>

0001c144 <ull_scan_filter_pol_get>:
{
   1c144:	b508      	push	{r3, lr}
	scan = ull_scan_is_enabled_get(handle);
   1c146:	f7ff feee 	bl	1bf26 <ull_scan_is_enabled_get>
	if (!scan) {
   1c14a:	b120      	cbz	r0, 1c156 <ull_scan_filter_pol_get+0x12>
	return scan->lll.filter_policy;
   1c14c:	f890 0020 	ldrb.w	r0, [r0, #32]
   1c150:	f3c0 00c1 	ubfx	r0, r0, #3, #2
}
   1c154:	bd08      	pop	{r3, pc}
		return 0;
   1c156:	2000      	movs	r0, #0
   1c158:	e7fc      	b.n	1c154 <ull_scan_filter_pol_get+0x10>

0001c15a <rx_release_put>:
{
   1c15a:	b508      	push	{r3, lr}
   1c15c:	4601      	mov	r1, r0
	rx->type = NODE_RX_TYPE_RELEASE;
   1c15e:	2301      	movs	r3, #1
   1c160:	7103      	strb	r3, [r0, #4]
	ll_rx_put(rx->link, rx);
   1c162:	6800      	ldr	r0, [r0, #0]
   1c164:	f7ed fbbe 	bl	98e4 <ll_rx_put>
}
   1c168:	bd08      	pop	{r3, pc}

0001c16a <ull_scan_aux_init>:
{
   1c16a:	b508      	push	{r3, lr}
	err = init_reset();
   1c16c:	f7ee fb5c 	bl	a828 <init_reset>
}
   1c170:	bd08      	pop	{r3, pc}

0001c172 <ull_scan_aux_reset>:
{
   1c172:	b508      	push	{r3, lr}
	err = init_reset();
   1c174:	f7ee fb58 	bl	a828 <init_reset>
}
   1c178:	bd08      	pop	{r3, pc}

0001c17a <sync_expire>:
{
   1c17a:	b508      	push	{r3, lr}
	rx = (void *)sync->node_rx_sync_estab;
   1c17c:	f8d0 10b4 	ldr.w	r1, [r0, #180]	; 0xb4
	rx->hdr.type = NODE_RX_TYPE_SYNC;
   1c180:	230c      	movs	r3, #12
   1c182:	710b      	strb	r3, [r1, #4]
	rx->hdr.handle = LLL_HANDLE_INVALID;
   1c184:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1c188:	80cb      	strh	r3, [r1, #6]
	se->status = BT_HCI_ERR_CONN_FAIL_TO_ESTAB;
   1c18a:	233e      	movs	r3, #62	; 0x3e
   1c18c:	f881 3020 	strb.w	r3, [r1, #32]
	ll_rx_put(rx->hdr.link, rx);
   1c190:	6808      	ldr	r0, [r1, #0]
   1c192:	f7ed fba7 	bl	98e4 <ll_rx_put>
	ll_rx_sched();
   1c196:	f7ed fbad 	bl	98f4 <ll_rx_sched>
}
   1c19a:	bd08      	pop	{r3, pc}

0001c19c <ull_sync_init>:
{
   1c19c:	b508      	push	{r3, lr}
	err = init_reset();
   1c19e:	f7ee ff13 	bl	afc8 <init_reset>
}
   1c1a2:	bd08      	pop	{r3, pc}

0001c1a4 <ull_sync_is_enabled_get>:
{
   1c1a4:	b508      	push	{r3, lr}
	sync = ull_sync_set_get(handle);
   1c1a6:	f7ef f8cd 	bl	b344 <ull_sync_set_get>
	if (!sync || !sync->timeout_reload) {
   1c1aa:	b130      	cbz	r0, 1c1ba <ull_sync_is_enabled_get+0x16>
   1c1ac:	4602      	mov	r2, r0
   1c1ae:	f8b0 3080 	ldrh.w	r3, [r0, #128]	; 0x80
   1c1b2:	b29b      	uxth	r3, r3
   1c1b4:	b11b      	cbz	r3, 1c1be <ull_sync_is_enabled_get+0x1a>
}
   1c1b6:	4610      	mov	r0, r2
   1c1b8:	bd08      	pop	{r3, pc}
		return NULL;
   1c1ba:	2200      	movs	r2, #0
   1c1bc:	e7fb      	b.n	1c1b6 <ull_sync_is_enabled_get+0x12>
   1c1be:	2200      	movs	r2, #0
   1c1c0:	e7f9      	b.n	1c1b6 <ull_sync_is_enabled_get+0x12>

0001c1c2 <ll_sync_recv_enable>:
{
   1c1c2:	b510      	push	{r4, lr}
   1c1c4:	460c      	mov	r4, r1
	sync = ull_sync_is_enabled_get(handle);
   1c1c6:	f7ff ffed 	bl	1c1a4 <ull_sync_is_enabled_get>
	if (!sync) {
   1c1ca:	b170      	cbz	r0, 1c1ea <ll_sync_recv_enable+0x28>
	sync->rx_enable = (enable & BT_HCI_LE_SET_PER_ADV_RECV_ENABLE_ENABLE) ?
   1c1cc:	f890 208e 	ldrb.w	r2, [r0, #142]	; 0x8e
   1c1d0:	f364 0241 	bfi	r2, r4, #1, #1
   1c1d4:	f880 208e 	strb.w	r2, [r0, #142]	; 0x8e
		       1U : 0U;
   1c1d8:	f3c4 0440 	ubfx	r4, r4, #1, #1
	sync->nodups = (enable & BT_HCI_LE_SET_PER_ADV_RECV_ENABLE_FILTER_DUPLICATE) ?
   1c1dc:	b2d2      	uxtb	r2, r2
   1c1de:	f364 0282 	bfi	r2, r4, #2, #1
   1c1e2:	f880 208e 	strb.w	r2, [r0, #142]	; 0x8e
	return 0;
   1c1e6:	2000      	movs	r0, #0
}
   1c1e8:	bd10      	pop	{r4, pc}
		return BT_HCI_ERR_UNKNOWN_ADV_IDENTIFIER;
   1c1ea:	2042      	movs	r0, #66	; 0x42
   1c1ec:	e7fc      	b.n	1c1e8 <ll_sync_recv_enable+0x26>

0001c1ee <ull_sync_lll_handle_get>:
{
   1c1ee:	b508      	push	{r3, lr}
	return ull_sync_handle_get(HDR_LLL2ULL(lll));
   1c1f0:	6800      	ldr	r0, [r0, #0]
   1c1f2:	f7ef f8bf 	bl	b374 <ull_sync_handle_get>
}
   1c1f6:	bd08      	pop	{r3, pc}

0001c1f8 <ull_sync_setup_addr_check>:
{
   1c1f8:	b570      	push	{r4, r5, r6, lr}
   1c1fa:	b082      	sub	sp, #8
   1c1fc:	4604      	mov	r4, r0
   1c1fe:	4615      	mov	r5, r2
   1c200:	461e      	mov	r6, r3
   1c202:	f88d 1007 	strb.w	r1, [sp, #7]
	if (IS_ENABLED(CONFIG_BT_CTLR_SYNC_PERIODIC_ADV_LIST) &&
   1c206:	f890 2049 	ldrb.w	r2, [r0, #73]	; 0x49
   1c20a:	f012 0f02 	tst.w	r2, #2
   1c20e:	d10d      	bne.n	1c22c <ull_sync_setup_addr_check+0x34>
	} else if ((addr_type == scan->periodic.adv_addr_type) &&
   1c210:	f890 2049 	ldrb.w	r2, [r0, #73]	; 0x49
   1c214:	f002 0201 	and.w	r2, r2, #1
   1c218:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1c21c:	429a      	cmp	r2, r3
   1c21e:	d039      	beq.n	1c294 <ull_sync_setup_addr_check+0x9c>
		   (rl_idx < ll_rl_size_get())) {
   1c220:	f000 f9e0 	bl	1c5e4 <ll_rl_size_get>
	} else if (IS_ENABLED(CONFIG_BT_CTLR_PRIVACY) &&
   1c224:	42b0      	cmp	r0, r6
   1c226:	d845      	bhi.n	1c2b4 <ull_sync_setup_addr_check+0xbc>
}
   1c228:	b002      	add	sp, #8
   1c22a:	bd70      	pop	{r4, r5, r6, pc}
		if (ull_filter_ull_pal_addr_match(addr_type, addr)) {
   1c22c:	4629      	mov	r1, r5
   1c22e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c232:	f7ef fe87 	bl	bf44 <ull_filter_ull_pal_addr_match>
   1c236:	b1a8      	cbz	r0, 1c264 <ull_sync_setup_addr_check+0x6c>
			scan->periodic.adv_addr_type = addr_type;
   1c238:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
   1c23c:	f89d 2007 	ldrb.w	r2, [sp, #7]
   1c240:	f362 0300 	bfi	r3, r2, #0, #1
   1c244:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
   1c248:	682b      	ldr	r3, [r5, #0]
   1c24a:	f8c4 304a 	str.w	r3, [r4, #74]	; 0x4a
   1c24e:	88ab      	ldrh	r3, [r5, #4]
   1c250:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
			scan->periodic.state = LL_SYNC_STATE_ADDR_MATCH;
   1c254:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
   1c258:	2201      	movs	r2, #1
   1c25a:	f362 03c4 	bfi	r3, r2, #3, #2
   1c25e:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
   1c262:	e7e1      	b.n	1c228 <ull_sync_setup_addr_check+0x30>
			   ull_filter_ull_pal_listed(rl_idx, &addr_type,
   1c264:	f104 024a 	add.w	r2, r4, #74	; 0x4a
   1c268:	f10d 0107 	add.w	r1, sp, #7
   1c26c:	4630      	mov	r0, r6
   1c26e:	f7ef fec7 	bl	c000 <ull_filter_ull_pal_listed>
		} else if (IS_ENABLED(CONFIG_BT_CTLR_PRIVACY) &&
   1c272:	2800      	cmp	r0, #0
   1c274:	d0d8      	beq.n	1c228 <ull_sync_setup_addr_check+0x30>
			scan->periodic.adv_addr_type = addr_type;
   1c276:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
   1c27a:	f89d 2007 	ldrb.w	r2, [sp, #7]
   1c27e:	f362 0300 	bfi	r3, r2, #0, #1
   1c282:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
			scan->periodic.state = LL_SYNC_STATE_ADDR_MATCH;
   1c286:	b2db      	uxtb	r3, r3
   1c288:	2201      	movs	r2, #1
   1c28a:	f362 03c4 	bfi	r3, r2, #3, #2
   1c28e:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
   1c292:	e7c9      	b.n	1c228 <ull_sync_setup_addr_check+0x30>
		   !memcmp(addr, scan->periodic.adv_addr, BDADDR_SIZE)) {
   1c294:	2206      	movs	r2, #6
   1c296:	f100 014a 	add.w	r1, r0, #74	; 0x4a
   1c29a:	4628      	mov	r0, r5
   1c29c:	f7f8 fcf4 	bl	14c88 <memcmp>
	} else if ((addr_type == scan->periodic.adv_addr_type) &&
   1c2a0:	2800      	cmp	r0, #0
   1c2a2:	d1bd      	bne.n	1c220 <ull_sync_setup_addr_check+0x28>
		scan->periodic.state = LL_SYNC_STATE_ADDR_MATCH;
   1c2a4:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
   1c2a8:	2201      	movs	r2, #1
   1c2aa:	f362 03c4 	bfi	r3, r2, #3, #2
   1c2ae:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
   1c2b2:	e7b9      	b.n	1c228 <ull_sync_setup_addr_check+0x30>
		ll_rl_id_addr_get(rl_idx, &addr_type, addr);
   1c2b4:	462a      	mov	r2, r5
   1c2b6:	f10d 0107 	add.w	r1, sp, #7
   1c2ba:	4630      	mov	r0, r6
   1c2bc:	f7ef fdda 	bl	be74 <ll_rl_id_addr_get>
		if ((addr_type == scan->periodic.adv_addr_type) &&
   1c2c0:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
   1c2c4:	f003 0301 	and.w	r3, r3, #1
   1c2c8:	f89d 2007 	ldrb.w	r2, [sp, #7]
   1c2cc:	4293      	cmp	r3, r2
   1c2ce:	d1ab      	bne.n	1c228 <ull_sync_setup_addr_check+0x30>
		    !memcmp(addr, scan->periodic.adv_addr, BDADDR_SIZE)) {
   1c2d0:	2206      	movs	r2, #6
   1c2d2:	f104 014a 	add.w	r1, r4, #74	; 0x4a
   1c2d6:	4628      	mov	r0, r5
   1c2d8:	f7f8 fcd6 	bl	14c88 <memcmp>
		if ((addr_type == scan->periodic.adv_addr_type) &&
   1c2dc:	2800      	cmp	r0, #0
   1c2de:	d1a3      	bne.n	1c228 <ull_sync_setup_addr_check+0x30>
			scan->periodic.state = LL_SYNC_STATE_ADDR_MATCH;
   1c2e0:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
   1c2e4:	2201      	movs	r2, #1
   1c2e6:	f362 03c4 	bfi	r3, r2, #3, #2
   1c2ea:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
}
   1c2ee:	e79b      	b.n	1c228 <ull_sync_setup_addr_check+0x30>

0001c2f0 <ull_sync_setup_sid_match>:
{
   1c2f0:	b538      	push	{r3, r4, r5, lr}
	return (scan->periodic.state == LL_SYNC_STATE_ADDR_MATCH) &&
   1c2f2:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
   1c2f6:	f003 0218 	and.w	r2, r3, #24
   1c2fa:	2a08      	cmp	r2, #8
   1c2fc:	d001      	beq.n	1c302 <ull_sync_setup_sid_match+0x12>
   1c2fe:	2000      	movs	r0, #0
}
   1c300:	bd38      	pop	{r3, r4, r5, pc}
   1c302:	4604      	mov	r4, r0
   1c304:	460d      	mov	r5, r1
	return (scan->periodic.state == LL_SYNC_STATE_ADDR_MATCH) &&
   1c306:	f013 0f02 	tst.w	r3, #2
   1c30a:	d10a      	bne.n	1c322 <ull_sync_setup_sid_match+0x32>
		 (!scan->periodic.filter_policy &&
   1c30c:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
					   scan->periodic.adv_addr, sid)) ||
   1c310:	f013 0f02 	tst.w	r3, #2
   1c314:	d110      	bne.n	1c338 <ull_sync_setup_sid_match+0x48>
		  (sid == scan->periodic.sid)));
   1c316:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
		 (!scan->periodic.filter_policy &&
   1c31a:	42ab      	cmp	r3, r5
   1c31c:	d00e      	beq.n	1c33c <ull_sync_setup_sid_match+0x4c>
	return (scan->periodic.state == LL_SYNC_STATE_ADDR_MATCH) &&
   1c31e:	2000      	movs	r0, #0
   1c320:	e7ee      	b.n	1c300 <ull_sync_setup_sid_match+0x10>
		  ull_filter_ull_pal_match(scan->periodic.adv_addr_type,
   1c322:	460a      	mov	r2, r1
   1c324:	f104 014a 	add.w	r1, r4, #74	; 0x4a
   1c328:	f003 0001 	and.w	r0, r3, #1
   1c32c:	f7ef fe34 	bl	bf98 <ull_filter_ull_pal_match>
		  scan->periodic.filter_policy &&
   1c330:	2800      	cmp	r0, #0
   1c332:	d0eb      	beq.n	1c30c <ull_sync_setup_sid_match+0x1c>
	return (scan->periodic.state == LL_SYNC_STATE_ADDR_MATCH) &&
   1c334:	2001      	movs	r0, #1
   1c336:	e7e3      	b.n	1c300 <ull_sync_setup_sid_match+0x10>
   1c338:	2000      	movs	r0, #0
   1c33a:	e7e1      	b.n	1c300 <ull_sync_setup_sid_match+0x10>
   1c33c:	2001      	movs	r0, #1
   1c33e:	e7df      	b.n	1c300 <ull_sync_setup_sid_match+0x10>

0001c340 <ull_sync_setup_reset>:
	scan->periodic.sync = NULL;
   1c340:	2200      	movs	r2, #0
   1c342:	6502      	str	r2, [r0, #80]	; 0x50
	scan->lll.is_sync = 0U;
   1c344:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
   1c348:	f362 1345 	bfi	r3, r2, #5, #1
   1c34c:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
}
   1c350:	4770      	bx	lr

0001c352 <ll_sync_create_cancel>:
{
   1c352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c356:	4605      	mov	r5, r0
	scan = ull_scan_set_get(SCAN_HANDLE_1M);
   1c358:	2000      	movs	r0, #0
   1c35a:	f7ee f8df 	bl	a51c <ull_scan_set_get>
	if (!scan || !scan->periodic.sync) {
   1c35e:	b370      	cbz	r0, 1c3be <ll_sync_create_cancel+0x6c>
   1c360:	6d02      	ldr	r2, [r0, #80]	; 0x50
   1c362:	b372      	cbz	r2, 1c3c2 <ll_sync_create_cancel+0x70>
	scan->periodic.cancelled = 1U;
   1c364:	f890 2049 	ldrb.w	r2, [r0, #73]	; 0x49
   1c368:	f042 0204 	orr.w	r2, r2, #4
   1c36c:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
	sync = scan->periodic.sync;
   1c370:	6d04      	ldr	r4, [r0, #80]	; 0x50
	if (!sync || sync->timeout_reload) {
   1c372:	b344      	cbz	r4, 1c3c6 <ll_sync_create_cancel+0x74>
   1c374:	f8b4 2080 	ldrh.w	r2, [r4, #128]	; 0x80
   1c378:	b292      	uxth	r2, r2
   1c37a:	bb32      	cbnz	r2, 1c3ca <ll_sync_create_cancel+0x78>
	ull_sync_setup_reset(scan);
   1c37c:	f7ff ffe0 	bl	1c340 <ull_sync_setup_reset>
	node_rx = (void *)sync->node_rx_sync_estab;
   1c380:	f8d4 70b4 	ldr.w	r7, [r4, #180]	; 0xb4
	link_sync_estab = node_rx->hdr.link;
   1c384:	f8d7 8000 	ldr.w	r8, [r7]
	link_sync_lost = sync->node_rx_lost.hdr.link;
   1c388:	4626      	mov	r6, r4
	ll_rx_link_release(link_sync_lost);
   1c38a:	f856 0f90 	ldr.w	r0, [r6, #144]!
   1c38e:	f7ed f8df 	bl	9550 <ll_rx_link_release>
	ll_rx_link_release(link_sync_estab);
   1c392:	4640      	mov	r0, r8
   1c394:	f7ed f8dc 	bl	9550 <ll_rx_link_release>
	ll_rx_release(node_rx);
   1c398:	4638      	mov	r0, r7
   1c39a:	f7ed f9ab 	bl	96f4 <ll_rx_release>
	node_rx->hdr.type = NODE_RX_TYPE_SYNC;
   1c39e:	230c      	movs	r3, #12
   1c3a0:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
	node_rx->hdr.handle = LLL_HANDLE_INVALID;
   1c3a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1c3a8:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
	se->status = BT_HCI_ERR_OP_CANCELLED_BY_HOST;
   1c3ac:	2344      	movs	r3, #68	; 0x44
   1c3ae:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
	node_rx->hdr.rx_ftr.param = sync;
   1c3b2:	f8c4 4098 	str.w	r4, [r4, #152]	; 0x98
	*rx = node_rx;
   1c3b6:	602e      	str	r6, [r5, #0]
	return 0;
   1c3b8:	2000      	movs	r0, #0
}
   1c3ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return BT_HCI_ERR_CMD_DISALLOWED;
   1c3be:	200c      	movs	r0, #12
   1c3c0:	e7fb      	b.n	1c3ba <ll_sync_create_cancel+0x68>
   1c3c2:	200c      	movs	r0, #12
   1c3c4:	e7f9      	b.n	1c3ba <ll_sync_create_cancel+0x68>
		return BT_HCI_ERR_CMD_DISALLOWED;
   1c3c6:	200c      	movs	r0, #12
   1c3c8:	e7f7      	b.n	1c3ba <ll_sync_create_cancel+0x68>
   1c3ca:	200c      	movs	r0, #12
   1c3cc:	e7f5      	b.n	1c3ba <ll_sync_create_cancel+0x68>

0001c3ce <ull_sync_reset>:
{
   1c3ce:	b510      	push	{r4, lr}
   1c3d0:	b082      	sub	sp, #8
	(void)ll_sync_create_cancel(&rx);
   1c3d2:	a801      	add	r0, sp, #4
   1c3d4:	f7ff ffbd 	bl	1c352 <ll_sync_create_cancel>
	for (handle = 0U; handle < CONFIG_BT_PER_ADV_SYNC_MAX; handle++) {
   1c3d8:	2400      	movs	r4, #0
   1c3da:	b11c      	cbz	r4, 1c3e4 <ull_sync_reset+0x16>
	err = init_reset();
   1c3dc:	f7ee fdf4 	bl	afc8 <init_reset>
}
   1c3e0:	b002      	add	sp, #8
   1c3e2:	bd10      	pop	{r4, pc}
		(void)ll_sync_terminate(handle);
   1c3e4:	4620      	mov	r0, r4
   1c3e6:	f7ef f821 	bl	b42c <ll_sync_terminate>
	for (handle = 0U; handle < CONFIG_BT_PER_ADV_SYNC_MAX; handle++) {
   1c3ea:	3401      	adds	r4, #1
   1c3ec:	b2a4      	uxth	r4, r4
   1c3ee:	e7f4      	b.n	1c3da <ull_sync_reset+0xc>

0001c3f0 <ull_df_sync_cfg_init>:
{
   1c3f0:	b510      	push	{r4, lr}
   1c3f2:	4604      	mov	r4, r0
__ssp_bos_icheck3(memset, void *, int)
   1c3f4:	221e      	movs	r2, #30
   1c3f6:	2100      	movs	r1, #0
   1c3f8:	3002      	adds	r0, #2
   1c3fa:	f7f8 fc79 	bl	14cf0 <memset>
	df_cfg->first = 0U;
   1c3fe:	2300      	movs	r3, #0
   1c400:	7023      	strb	r3, [r4, #0]
	df_cfg->last = 0U;
   1c402:	7063      	strb	r3, [r4, #1]
}
   1c404:	bd10      	pop	{r4, pc}

0001c406 <ull_df_sync_cfg_is_not_enabled>:
/* Return information if DF sync configuration data were modified since last
 * call to lll_df_sync_cfg_latest_get.
 */
static inline uint8_t lll_df_sync_cfg_is_modified(struct lll_df_sync *df_cfg)
{
	return df_cfg->first != df_cfg->last;
   1c406:	7802      	ldrb	r2, [r0, #0]
   1c408:	b2d2      	uxtb	r2, r2
   1c40a:	7843      	ldrb	r3, [r0, #1]
	if (lll_df_sync_cfg_is_modified(df_cfg)) {
   1c40c:	429a      	cmp	r2, r3
   1c40e:	d009      	beq.n	1c424 <ull_df_sync_cfg_is_not_enabled+0x1e>
	return &df_cfg->cfg[df_cfg->last];
   1c410:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   1c414:	4418      	add	r0, r3
   1c416:	3002      	adds	r0, #2
	return !cfg->is_enabled;
   1c418:	7800      	ldrb	r0, [r0, #0]
   1c41a:	f080 0001 	eor.w	r0, r0, #1
}
   1c41e:	f000 0001 	and.w	r0, r0, #1
   1c422:	4770      	bx	lr
	return &df_cfg->cfg[df_cfg->first];
   1c424:	7803      	ldrb	r3, [r0, #0]
   1c426:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   1c42a:	4418      	add	r0, r3
   1c42c:	3002      	adds	r0, #2
   1c42e:	e7f3      	b.n	1c418 <ull_df_sync_cfg_is_not_enabled+0x12>

0001c430 <ull_df_init>:
{
   1c430:	b508      	push	{r3, lr}
	err = init_reset();
   1c432:	f7ef fadf 	bl	b9f4 <init_reset>
}
   1c436:	bd08      	pop	{r3, pc}

0001c438 <ull_df_reset>:
{
   1c438:	b508      	push	{r3, lr}
	err = init_reset();
   1c43a:	f7ef fadb 	bl	b9f4 <init_reset>
}
   1c43e:	bd08      	pop	{r3, pc}

0001c440 <ll_df_read_ant_inf>:
 * @param[out]max_cte_len               Pointer to store maximum length of CTE
 *                                      in [8us] units.
 */
void ll_df_read_ant_inf(uint8_t *switch_sample_rates, uint8_t *num_ant,
			uint8_t *max_switch_pattern_len, uint8_t *max_cte_len)
{
   1c440:	b538      	push	{r3, r4, r5, lr}
   1c442:	460d      	mov	r5, r1
   1c444:	461c      	mov	r4, r3
	*switch_sample_rates = 0;
   1c446:	2300      	movs	r3, #0
   1c448:	7003      	strb	r3, [r0, #0]
		*switch_sample_rates |= DF_AOD_1US_TX;
	}

	if (IS_ENABLED(CONFIG_BT_CTLR_DF_CTE_RX) &&
	    IS_ENABLED(CONFIG_BT_CTLR_DF_CTE_RX_SAMPLE_1US)) {
		*switch_sample_rates |= DF_AOD_1US_RX;
   1c44a:	2302      	movs	r3, #2
   1c44c:	7003      	strb	r3, [r0, #0]
	}

	if (IS_ENABLED(CONFIG_BT_CTLR_DF_ANT_SWITCH_RX) &&
	    IS_ENABLED(CONFIG_BT_CTLR_DF_CTE_RX_SAMPLE_1US)) {
		*switch_sample_rates |= DF_AOA_1US;
   1c44e:	2306      	movs	r3, #6
   1c450:	7003      	strb	r3, [r0, #0]
	}

	*max_switch_pattern_len = BT_CTLR_DF_MAX_ANT_SW_PATTERN_LEN;
   1c452:	230c      	movs	r3, #12
   1c454:	7013      	strb	r3, [r2, #0]
	*num_ant = lll_df_ant_num_get();
   1c456:	f000 fb69 	bl	1cb2c <lll_df_ant_num_get>
   1c45a:	7028      	strb	r0, [r5, #0]
	*max_cte_len = LLL_DF_MAX_CTE_LEN;
   1c45c:	2314      	movs	r3, #20
   1c45e:	7023      	strb	r3, [r4, #0]
}
   1c460:	bd38      	pop	{r3, r4, r5, pc}

0001c462 <chan_sel_remap>:
{
   1c462:	b510      	push	{r4, lr}
   1c464:	4604      	mov	r4, r0
	byte_count = 5U;
   1c466:	2205      	movs	r2, #5
	chan_next = 0U;
   1c468:	2000      	movs	r0, #0
	while (byte_count--) {
   1c46a:	e012      	b.n	1c492 <chan_sel_remap+0x30>
			chan_next++;
   1c46c:	3001      	adds	r0, #1
   1c46e:	b2c0      	uxtb	r0, r0
			bite >>= 1;
   1c470:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
		while (bit_count--) {
   1c474:	461a      	mov	r2, r3
   1c476:	1e53      	subs	r3, r2, #1
   1c478:	b2db      	uxtb	r3, r3
   1c47a:	b132      	cbz	r2, 1c48a <chan_sel_remap+0x28>
			if (bite & 0x01) {
   1c47c:	f01c 0f01 	tst.w	ip, #1
   1c480:	d0f4      	beq.n	1c46c <chan_sel_remap+0xa>
				if (chan_index == 0U) {
   1c482:	b111      	cbz	r1, 1c48a <chan_sel_remap+0x28>
				chan_index--;
   1c484:	3901      	subs	r1, #1
   1c486:	b2c9      	uxtb	r1, r1
   1c488:	e7f0      	b.n	1c46c <chan_sel_remap+0xa>
		if (bit_count < 8) {
   1c48a:	2b07      	cmp	r3, #7
   1c48c:	d909      	bls.n	1c4a2 <chan_sel_remap+0x40>
		chan_map++;
   1c48e:	3401      	adds	r4, #1
	while (byte_count--) {
   1c490:	4672      	mov	r2, lr
   1c492:	1e53      	subs	r3, r2, #1
   1c494:	fa5f fe83 	uxtb.w	lr, r3
   1c498:	b11a      	cbz	r2, 1c4a2 <chan_sel_remap+0x40>
		bite = *chan_map;
   1c49a:	f894 c000 	ldrb.w	ip, [r4]
		bit_count = 8U;
   1c49e:	2208      	movs	r2, #8
		while (bit_count--) {
   1c4a0:	e7e9      	b.n	1c476 <chan_sel_remap+0x14>
}
   1c4a2:	bd10      	pop	{r4, pc}

0001c4a4 <chan_perm>:

static uint16_t chan_perm(uint16_t i)
{
   1c4a4:	b538      	push	{r3, r4, r5, lr}
   1c4a6:	4604      	mov	r4, r0
	return (chan_rev_8((i >> 8) & 0xFF) << 8) | chan_rev_8(i & 0xFF);
   1c4a8:	0a00      	lsrs	r0, r0, #8
   1c4aa:	f7ef fabd 	bl	ba28 <chan_rev_8>
   1c4ae:	0205      	lsls	r5, r0, #8
   1c4b0:	b2e0      	uxtb	r0, r4
   1c4b2:	f7ef fab9 	bl	ba28 <chan_rev_8>
   1c4b6:	b200      	sxth	r0, r0
   1c4b8:	4328      	orrs	r0, r5
}
   1c4ba:	b280      	uxth	r0, r0
   1c4bc:	bd38      	pop	{r3, r4, r5, pc}

0001c4be <chan_mam>:

static uint16_t chan_mam(uint16_t a, uint16_t b)
{
	return ((uint32_t)a * 17U + b) & 0xFFFF;
   1c4be:	eb00 1000 	add.w	r0, r0, r0, lsl #4
   1c4c2:	fa11 f080 	uxtah	r0, r1, r0
}
   1c4c6:	b280      	uxth	r0, r0
   1c4c8:	4770      	bx	lr

0001c4ca <chan_prn_s>:

static uint16_t chan_prn_s(uint16_t counter, uint16_t chan_id)
{
   1c4ca:	b538      	push	{r3, r4, r5, lr}
   1c4cc:	460d      	mov	r5, r1
	uint8_t iterate;
	uint16_t prn_s;

	prn_s = counter ^ chan_id;
   1c4ce:	4048      	eors	r0, r1

	for (iterate = 0U; iterate < 3; iterate++) {
   1c4d0:	2400      	movs	r4, #0
   1c4d2:	e006      	b.n	1c4e2 <chan_prn_s+0x18>
		prn_s = chan_perm(prn_s);
   1c4d4:	f7ff ffe6 	bl	1c4a4 <chan_perm>
		prn_s = chan_mam(prn_s, chan_id);
   1c4d8:	4629      	mov	r1, r5
   1c4da:	f7ff fff0 	bl	1c4be <chan_mam>
	for (iterate = 0U; iterate < 3; iterate++) {
   1c4de:	3401      	adds	r4, #1
   1c4e0:	b2e4      	uxtb	r4, r4
   1c4e2:	2c02      	cmp	r4, #2
   1c4e4:	d9f6      	bls.n	1c4d4 <chan_prn_s+0xa>
	}

	return prn_s;
}
   1c4e6:	bd38      	pop	{r3, r4, r5, pc}

0001c4e8 <chan_prn_e>:

static uint16_t chan_prn_e(uint16_t counter, uint16_t chan_id)
{
   1c4e8:	b510      	push	{r4, lr}
   1c4ea:	460c      	mov	r4, r1
	uint16_t prn_e;

	prn_e = chan_prn_s(counter, chan_id);
   1c4ec:	f7ff ffed 	bl	1c4ca <chan_prn_s>
	prn_e ^= chan_id;
   1c4f0:	4060      	eors	r0, r4

	return prn_e;
}
   1c4f2:	b280      	uxth	r0, r0
   1c4f4:	bd10      	pop	{r4, pc}

0001c4f6 <lll_chan_id>:
	uint16_t aa_ls = ((uint16_t)access_addr[1] << 8) | access_addr[0];
   1c4f6:	7843      	ldrb	r3, [r0, #1]
   1c4f8:	7802      	ldrb	r2, [r0, #0]
   1c4fa:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	uint16_t aa_ms = ((uint16_t)access_addr[3] << 8) | access_addr[2];
   1c4fe:	78c1      	ldrb	r1, [r0, #3]
   1c500:	7883      	ldrb	r3, [r0, #2]
   1c502:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
}
   1c506:	ea82 0003 	eor.w	r0, r2, r3
   1c50a:	4770      	bx	lr

0001c50c <filter_clear>:
	filter->enable_bitmask = 0;
   1c50c:	2300      	movs	r3, #0
   1c50e:	7003      	strb	r3, [r0, #0]
	filter->addr_type_bitmask = 0;
   1c510:	7043      	strb	r3, [r0, #1]
}
   1c512:	4770      	bx	lr

0001c514 <filter_find>:
{
   1c514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!filter->enable_bitmask) {
   1c516:	7803      	ldrb	r3, [r0, #0]
   1c518:	b30b      	cbz	r3, 1c55e <filter_find+0x4a>
   1c51a:	4605      	mov	r5, r0
   1c51c:	460e      	mov	r6, r1
   1c51e:	4617      	mov	r7, r2
	index = LLL_FILTER_SIZE;
   1c520:	2308      	movs	r3, #8
   1c522:	e000      	b.n	1c526 <filter_find+0x12>
{
   1c524:	4623      	mov	r3, r4
	while (index--) {
   1c526:	1e5c      	subs	r4, r3, #1
   1c528:	b1bb      	cbz	r3, 1c55a <filter_find+0x46>
		if ((filter->enable_bitmask & BIT(index)) &&
   1c52a:	782b      	ldrb	r3, [r5, #0]
   1c52c:	40e3      	lsrs	r3, r4
   1c52e:	f013 0f01 	tst.w	r3, #1
   1c532:	d0f7      	beq.n	1c524 <filter_find+0x10>
		    (((filter->addr_type_bitmask >> index) & 0x01) ==
   1c534:	786b      	ldrb	r3, [r5, #1]
   1c536:	4123      	asrs	r3, r4
   1c538:	4073      	eors	r3, r6
		if ((filter->enable_bitmask & BIT(index)) &&
   1c53a:	f013 0f01 	tst.w	r3, #1
   1c53e:	d1f1      	bne.n	1c524 <filter_find+0x10>
		    !memcmp(filter->bdaddr[index], bdaddr, BDADDR_SIZE)) {
   1c540:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   1c544:	eb05 0040 	add.w	r0, r5, r0, lsl #1
   1c548:	2206      	movs	r2, #6
   1c54a:	4639      	mov	r1, r7
   1c54c:	3002      	adds	r0, #2
   1c54e:	f7f8 fb9b 	bl	14c88 <memcmp>
		     (addr_type & 0x01)) &&
   1c552:	2800      	cmp	r0, #0
   1c554:	d1e6      	bne.n	1c524 <filter_find+0x10>
			return index;
   1c556:	4620      	mov	r0, r4
   1c558:	e000      	b.n	1c55c <filter_find+0x48>
	return FILTER_IDX_NONE;
   1c55a:	20ff      	movs	r0, #255	; 0xff
}
   1c55c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FILTER_IDX_NONE;
   1c55e:	20ff      	movs	r0, #255	; 0xff
   1c560:	e7fc      	b.n	1c55c <filter_find+0x48>

0001c562 <filter_insert>:
{
   1c562:	b500      	push	{lr}
	filter->enable_bitmask |= BIT(index);
   1c564:	f04f 0c01 	mov.w	ip, #1
   1c568:	fa0c fe01 	lsl.w	lr, ip, r1
   1c56c:	f890 c000 	ldrb.w	ip, [r0]
   1c570:	ea4c 0c0e 	orr.w	ip, ip, lr
   1c574:	f880 c000 	strb.w	ip, [r0]
	filter->addr_type_bitmask |= ((addr_type & 0x01) << index);
   1c578:	f002 0201 	and.w	r2, r2, #1
   1c57c:	408a      	lsls	r2, r1
   1c57e:	f890 c001 	ldrb.w	ip, [r0, #1]
   1c582:	ea4c 0202 	orr.w	r2, ip, r2
   1c586:	7042      	strb	r2, [r0, #1]
	(void)memcpy(&filter->bdaddr[index][0], bdaddr, BDADDR_SIZE);
   1c588:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   1c58c:	eb00 0041 	add.w	r0, r0, r1, lsl #1
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1c590:	681a      	ldr	r2, [r3, #0]
   1c592:	f8c0 2002 	str.w	r2, [r0, #2]
   1c596:	889b      	ldrh	r3, [r3, #4]
   1c598:	80c3      	strh	r3, [r0, #6]
}
   1c59a:	f85d fb04 	ldr.w	pc, [sp], #4

0001c59e <ll_fal_size_get>:
}
   1c59e:	2008      	movs	r0, #8
   1c5a0:	4770      	bx	lr

0001c5a2 <ll_fal_clear>:
{
   1c5a2:	b508      	push	{r3, lr}
	if (ull_scan_filter_pol_get(0) & 0x1) {
   1c5a4:	2000      	movs	r0, #0
   1c5a6:	f7ff fdcd 	bl	1c144 <ull_scan_filter_pol_get>
   1c5aa:	f010 0f01 	tst.w	r0, #1
   1c5ae:	d103      	bne.n	1c5b8 <ll_fal_clear+0x16>
	fal_clear();
   1c5b0:	f7ef fa7c 	bl	baac <fal_clear>
	return 0;
   1c5b4:	2000      	movs	r0, #0
}
   1c5b6:	bd08      	pop	{r3, pc}
		return BT_HCI_ERR_CMD_DISALLOWED;
   1c5b8:	200c      	movs	r0, #12
   1c5ba:	e7fc      	b.n	1c5b6 <ll_fal_clear+0x14>

0001c5bc <ll_fal_remove>:
{
   1c5bc:	b510      	push	{r4, lr}
   1c5be:	4604      	mov	r4, r0
	if (ull_scan_filter_pol_get(0) & 0x1) {
   1c5c0:	2000      	movs	r0, #0
   1c5c2:	f7ff fdbf 	bl	1c144 <ull_scan_filter_pol_get>
   1c5c6:	f010 0f01 	tst.w	r0, #1
   1c5ca:	d107      	bne.n	1c5dc <ll_fal_remove+0x20>
	if (addr->type == ADDR_TYPE_ANON) {
   1c5cc:	7823      	ldrb	r3, [r4, #0]
   1c5ce:	2bff      	cmp	r3, #255	; 0xff
   1c5d0:	d006      	beq.n	1c5e0 <ll_fal_remove+0x24>
	return fal_remove(addr);
   1c5d2:	4620      	mov	r0, r4
   1c5d4:	f7ef fafa 	bl	bbcc <fal_remove>
   1c5d8:	b2c0      	uxtb	r0, r0
}
   1c5da:	bd10      	pop	{r4, pc}
		return BT_HCI_ERR_CMD_DISALLOWED;
   1c5dc:	200c      	movs	r0, #12
   1c5de:	e7fc      	b.n	1c5da <ll_fal_remove+0x1e>
		return 0;
   1c5e0:	2000      	movs	r0, #0
   1c5e2:	e7fa      	b.n	1c5da <ll_fal_remove+0x1e>

0001c5e4 <ll_rl_size_get>:
}
   1c5e4:	2008      	movs	r0, #8
   1c5e6:	4770      	bx	lr

0001c5e8 <ll_rl_clear>:
{
   1c5e8:	b508      	push	{r3, lr}
	if (!rl_access_check(false)) {
   1c5ea:	2000      	movs	r0, #0
   1c5ec:	f7ef fc0c 	bl	be08 <rl_access_check>
   1c5f0:	b118      	cbz	r0, 1c5fa <ll_rl_clear+0x12>
	rl_clear();
   1c5f2:	f7ef fa7b 	bl	baec <rl_clear>
	return 0;
   1c5f6:	2000      	movs	r0, #0
}
   1c5f8:	bd08      	pop	{r3, pc}
		return BT_HCI_ERR_CMD_DISALLOWED;
   1c5fa:	200c      	movs	r0, #12
   1c5fc:	e7fc      	b.n	1c5f8 <ll_rl_clear+0x10>

0001c5fe <ll_pal_size_get>:
}
   1c5fe:	2008      	movs	r0, #8
   1c600:	4770      	bx	lr

0001c602 <ll_pal_clear>:
{
   1c602:	b508      	push	{r3, lr}
	pal_clear();
   1c604:	f7ef fa88 	bl	bb18 <pal_clear>
}
   1c608:	2000      	movs	r0, #0
   1c60a:	bd08      	pop	{r3, pc}

0001c60c <ll_pal_remove>:
{
   1c60c:	b508      	push	{r3, lr}
	if (addr->type == ADDR_TYPE_ANON) {
   1c60e:	7803      	ldrb	r3, [r0, #0]
   1c610:	2bff      	cmp	r3, #255	; 0xff
   1c612:	d003      	beq.n	1c61c <ll_pal_remove+0x10>
	return pal_remove(addr, sid);
   1c614:	f7ef fb70 	bl	bcf8 <pal_remove>
   1c618:	b2c0      	uxtb	r0, r0
}
   1c61a:	bd08      	pop	{r3, pc}
		return 0;
   1c61c:	2000      	movs	r0, #0
   1c61e:	e7fc      	b.n	1c61a <ll_pal_remove+0xe>

0001c620 <ull_filter_lll_fal_match>:
{
   1c620:	b510      	push	{r4, lr}
   1c622:	461c      	mov	r4, r3
	*devmatch_id = filter_find(filter, addr_type, addr);
   1c624:	f7ff ff76 	bl	1c514 <filter_find>
   1c628:	b2c0      	uxtb	r0, r0
   1c62a:	7020      	strb	r0, [r4, #0]
}
   1c62c:	38ff      	subs	r0, #255	; 0xff
   1c62e:	bf18      	it	ne
   1c630:	2001      	movne	r0, #1
   1c632:	bd10      	pop	{r4, pc}

0001c634 <ull_filter_adv_scan_state_cb>:
{
   1c634:	b508      	push	{r3, lr}
	if (bm) {
   1c636:	b110      	cbz	r0, 1c63e <ull_filter_adv_scan_state_cb+0xa>
		rpa_refresh_start();
   1c638:	f7ef fc02 	bl	be40 <rpa_refresh_start>
}
   1c63c:	bd08      	pop	{r3, pc}
		rpa_refresh_stop();
   1c63e:	f7ef fbf7 	bl	be30 <rpa_refresh_stop>
}
   1c642:	e7fb      	b.n	1c63c <ull_filter_adv_scan_state_cb+0x8>

0001c644 <ll_fal_add>:
{
   1c644:	b510      	push	{r4, lr}
   1c646:	4604      	mov	r4, r0
	if (ull_scan_filter_pol_get(0) & 0x1) {
   1c648:	2000      	movs	r0, #0
   1c64a:	f7ff fd7b 	bl	1c144 <ull_scan_filter_pol_get>
   1c64e:	f010 0f01 	tst.w	r0, #1
   1c652:	d107      	bne.n	1c664 <ll_fal_add+0x20>
	if (addr->type == ADDR_TYPE_ANON) {
   1c654:	7823      	ldrb	r3, [r4, #0]
   1c656:	2bff      	cmp	r3, #255	; 0xff
   1c658:	d006      	beq.n	1c668 <ll_fal_add+0x24>
	return fal_add(addr);
   1c65a:	4620      	mov	r0, r4
   1c65c:	f7ef fe9c 	bl	c398 <fal_add>
   1c660:	b2c0      	uxtb	r0, r0
}
   1c662:	bd10      	pop	{r4, pc}
		return BT_HCI_ERR_CMD_DISALLOWED;
   1c664:	200c      	movs	r0, #12
   1c666:	e7fc      	b.n	1c662 <ll_fal_add+0x1e>
		return 0;
   1c668:	2000      	movs	r0, #0
   1c66a:	e7fa      	b.n	1c662 <ll_fal_add+0x1e>

0001c66c <ll_pal_add>:
{
   1c66c:	b508      	push	{r3, lr}
	if (addr->type == ADDR_TYPE_ANON) {
   1c66e:	7803      	ldrb	r3, [r0, #0]
   1c670:	2bff      	cmp	r3, #255	; 0xff
   1c672:	d003      	beq.n	1c67c <ll_pal_add+0x10>
	return pal_add(addr, sid);
   1c674:	f7f0 f8f6 	bl	c864 <pal_add>
   1c678:	b2c0      	uxtb	r0, r0
}
   1c67a:	bd08      	pop	{r3, pc}
		return 0;
   1c67c:	2000      	movs	r0, #0
   1c67e:	e7fc      	b.n	1c67a <ll_pal_add+0xe>

0001c680 <init_reset>:
}
   1c680:	2000      	movs	r0, #0
   1c682:	4770      	bx	lr

0001c684 <radio_nrf5_isr>:
ISR_DIRECT_DECLARE(radio_nrf5_isr)
   1c684:	4668      	mov	r0, sp
   1c686:	f020 0107 	bic.w	r1, r0, #7
   1c68a:	468d      	mov	sp, r1
   1c68c:	b501      	push	{r0, lr}
	isr_radio();
   1c68e:	f7f3 fcf5 	bl	1007c <isr_radio>
	ISR_DIRECT_PM();
   1c692:	f7e8 faf1 	bl	4c78 <_arch_isr_direct_pm>
{
#ifdef CONFIG_TRACING_ISR
	sys_trace_isr_exit();
#endif
	if (maybe_swap != 0) {
		z_arm_int_exit();
   1c696:	f7e8 fbf7 	bl	4e88 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(radio_nrf5_isr)
   1c69a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
   1c69e:	4685      	mov	sp, r0
   1c6a0:	4770      	bx	lr

0001c6a2 <swi_lll_nrf5_isr>:
{
   1c6a2:	b508      	push	{r3, lr}
	mayfly_run(TICKER_USER_ID_LLL);
   1c6a4:	2000      	movs	r0, #0
   1c6a6:	f7ea fe35 	bl	7314 <mayfly_run>
}
   1c6aa:	bd08      	pop	{r3, pc}

0001c6ac <isr_race>:
{
   1c6ac:	b508      	push	{r3, lr}
	radio_status_reset();
   1c6ae:	f7f3 fcb7 	bl	10020 <radio_status_reset>
}
   1c6b2:	bd08      	pop	{r3, pc}

0001c6b4 <lll_reset>:
{
   1c6b4:	b508      	push	{r3, lr}
	err = init_reset();
   1c6b6:	f7ff ffe3 	bl	1c680 <init_reset>
}
   1c6ba:	bd08      	pop	{r3, pc}

0001c6bc <lll_prepare_done>:
}
   1c6bc:	2000      	movs	r0, #0
   1c6be:	4770      	bx	lr

0001c6c0 <lll_event_offset_get>:
	} else if (ull->ticks_prepare_to_start & XON_BITMASK) {
   1c6c0:	6883      	ldr	r3, [r0, #8]
   1c6c2:	2b00      	cmp	r3, #0
   1c6c4:	db04      	blt.n	1c6d0 <lll_event_offset_get+0x10>
		return MAX(ull->ticks_active_to_start,
   1c6c6:	6840      	ldr	r0, [r0, #4]
   1c6c8:	4298      	cmp	r0, r3
   1c6ca:	bf38      	it	cc
   1c6cc:	4618      	movcc	r0, r3
}
   1c6ce:	4770      	bx	lr
		return MAX(ull->ticks_active_to_start,
   1c6d0:	68c3      	ldr	r3, [r0, #12]
   1c6d2:	6840      	ldr	r0, [r0, #4]
   1c6d4:	4298      	cmp	r0, r3
   1c6d6:	bf38      	it	cc
   1c6d8:	4618      	movcc	r0, r3
   1c6da:	4770      	bx	lr

0001c6dc <lll_preempt_calc>:
{
   1c6dc:	b510      	push	{r4, lr}
   1c6de:	4614      	mov	r4, r2
	ticks_now = ticker_ticks_now_get();
   1c6e0:	f7fe f933 	bl	1a94a <ticker_ticks_now_get>
	diff = ticks_now - ticks_at_event;
   1c6e4:	1b02      	subs	r2, r0, r4
	if (diff & BIT(HAL_TICKER_CNTR_MSBIT)) {
   1c6e6:	f412 0000 	ands.w	r0, r2, #8388608	; 0x800000
   1c6ea:	d103      	bne.n	1c6f4 <lll_preempt_calc+0x18>
	diff += HAL_TICKER_CNTR_CMP_OFFSET_MIN;
   1c6ec:	3203      	adds	r2, #3
	if (diff > HAL_TICKER_US_TO_TICKS(EVENT_OVERHEAD_START_US)) {
   1c6ee:	2a09      	cmp	r2, #9
   1c6f0:	d802      	bhi.n	1c6f8 <lll_preempt_calc+0x1c>
}
   1c6f2:	bd10      	pop	{r4, pc}
		return 0;
   1c6f4:	2000      	movs	r0, #0
   1c6f6:	e7fc      	b.n	1c6f2 <lll_preempt_calc+0x16>
		return 1;
   1c6f8:	2001      	movs	r0, #1
   1c6fa:	e7fa      	b.n	1c6f2 <lll_preempt_calc+0x16>

0001c6fc <lll_radio_rx_ready_delay_get>:
{
   1c6fc:	b508      	push	{r3, lr}
	return radio_rx_ready_delay_get(phy, flags);
   1c6fe:	f000 faa3 	bl	1cc48 <radio_rx_ready_delay_get>
}
   1c702:	bd08      	pop	{r3, pc}

0001c704 <lll_isr_tx_status_reset>:
{
   1c704:	b508      	push	{r3, lr}
	radio_status_reset();
   1c706:	f7f3 fc8b 	bl	10020 <radio_status_reset>
	radio_tmr_status_reset();
   1c70a:	f7f3 fe6f 	bl	103ec <radio_tmr_status_reset>
}
   1c70e:	bd08      	pop	{r3, pc}

0001c710 <lll_isr_rx_status_reset>:
{
   1c710:	b508      	push	{r3, lr}
	radio_status_reset();
   1c712:	f7f3 fc85 	bl	10020 <radio_status_reset>
	radio_tmr_status_reset();
   1c716:	f7f3 fe69 	bl	103ec <radio_tmr_status_reset>
	radio_rssi_status_reset();
   1c71a:	f7f3 fde1 	bl	102e0 <radio_rssi_status_reset>
}
   1c71e:	bd08      	pop	{r3, pc}

0001c720 <lll_isr_status_reset>:
{
   1c720:	b508      	push	{r3, lr}
	radio_status_reset();
   1c722:	f7f3 fc7d 	bl	10020 <radio_status_reset>
	radio_tmr_status_reset();
   1c726:	f7f3 fe61 	bl	103ec <radio_tmr_status_reset>
	radio_filter_status_reset();
   1c72a:	f7f3 fe29 	bl	10380 <radio_filter_status_reset>
	radio_ar_status_reset();
   1c72e:	f7f3 ffe5 	bl	106fc <radio_ar_status_reset>
	radio_rssi_status_reset();
   1c732:	f7f3 fdd5 	bl	102e0 <radio_rssi_status_reset>
}
   1c736:	bd08      	pop	{r3, pc}

0001c738 <lll_clock_ppm_local_get>:
}
   1c738:	2032      	movs	r0, #50	; 0x32
   1c73a:	4770      	bx	lr

0001c73c <init_reset>:
}
   1c73c:	2000      	movs	r0, #0
   1c73e:	4770      	bx	lr

0001c740 <prepare_cb>:
{
   1c740:	b508      	push	{r3, lr}
	return common_prepare_cb(p, false);
   1c742:	2100      	movs	r1, #0
   1c744:	f7f0 ff78 	bl	d638 <common_prepare_cb>
}
   1c748:	bd08      	pop	{r3, pc}

0001c74a <isr_done>:
{
   1c74a:	b508      	push	{r3, lr}
	isr_common_done(param);
   1c74c:	f7f1 f89c 	bl	d888 <isr_common_done>
	radio_rx_enable();
   1c750:	f7f3 fc4e 	bl	fff0 <radio_rx_enable>
	radio_tmr_end_capture();
   1c754:	f7f3 ff82 	bl	1065c <radio_tmr_end_capture>
}
   1c758:	bd08      	pop	{r3, pc}

0001c75a <isr_scan_tgta_check>:
{
   1c75a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1c75e:	4605      	mov	r5, r0
   1c760:	4688      	mov	r8, r1
   1c762:	4614      	mov	r4, r2
   1c764:	461e      	mov	r6, r3
   1c766:	f89d 9020 	ldrb.w	r9, [sp, #32]
	if (ull_filter_lll_rl_addr_resolve(addr_type, addr, rl_idx)) {
   1c76a:	464a      	mov	r2, r9
   1c76c:	4619      	mov	r1, r3
   1c76e:	4620      	mov	r0, r4
   1c770:	f7f0 fa76 	bl	cc60 <ull_filter_lll_rl_addr_resolve>
   1c774:	4607      	mov	r7, r0
   1c776:	bb60      	cbnz	r0, 1c7d2 <isr_scan_tgta_check+0x78>
	} else if (init && lll->rpa_gen && ull_filter_lll_lrpa_get(rl_idx)) {
   1c778:	f1b8 0f00 	cmp.w	r8, #0
   1c77c:	d003      	beq.n	1c786 <isr_scan_tgta_check+0x2c>
   1c77e:	7c2b      	ldrb	r3, [r5, #16]
   1c780:	f013 0f40 	tst.w	r3, #64	; 0x40
   1c784:	d110      	bne.n	1c7a8 <isr_scan_tgta_check+0x4e>
	return (((lll->init_addr_type == addr_type) &&
   1c786:	792b      	ldrb	r3, [r5, #4]
   1c788:	f3c3 1380 	ubfx	r3, r3, #6, #1
		 !memcmp(lll->init_addr, addr, BDADDR_SIZE))) ||
   1c78c:	42a3      	cmp	r3, r4
   1c78e:	d010      	beq.n	1c7b2 <isr_scan_tgta_check+0x58>
	if (((lll->filter_policy & SCAN_FP_EXT) != 0U) && (addr_type != 0U) &&
   1c790:	792b      	ldrb	r3, [r5, #4]
   1c792:	f013 0f10 	tst.w	r3, #16
   1c796:	d01b      	beq.n	1c7d0 <isr_scan_tgta_check+0x76>
   1c798:	b1f4      	cbz	r4, 1c7d8 <isr_scan_tgta_check+0x7e>
	    ((addr[5] & 0xc0) == 0x40)) {
   1c79a:	7973      	ldrb	r3, [r6, #5]
	if (((lll->filter_policy & SCAN_FP_EXT) != 0U) && (addr_type != 0U) &&
   1c79c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   1c7a0:	2b40      	cmp	r3, #64	; 0x40
   1c7a2:	d010      	beq.n	1c7c6 <isr_scan_tgta_check+0x6c>
		 !memcmp(lll->init_addr, addr, BDADDR_SIZE))) ||
   1c7a4:	2700      	movs	r7, #0
   1c7a6:	e014      	b.n	1c7d2 <isr_scan_tgta_check+0x78>
	} else if (init && lll->rpa_gen && ull_filter_lll_lrpa_get(rl_idx)) {
   1c7a8:	4648      	mov	r0, r9
   1c7aa:	f7f0 f8b3 	bl	c914 <ull_filter_lll_lrpa_get>
   1c7ae:	b980      	cbnz	r0, 1c7d2 <isr_scan_tgta_check+0x78>
   1c7b0:	e7e9      	b.n	1c786 <isr_scan_tgta_check+0x2c>
		 !memcmp(lll->init_addr, addr, BDADDR_SIZE))) ||
   1c7b2:	2206      	movs	r2, #6
   1c7b4:	4631      	mov	r1, r6
   1c7b6:	f105 0012 	add.w	r0, r5, #18
   1c7ba:	f7f8 fa65 	bl	14c88 <memcmp>
	return (((lll->init_addr_type == addr_type) &&
   1c7be:	2800      	cmp	r0, #0
   1c7c0:	d1e6      	bne.n	1c790 <isr_scan_tgta_check+0x36>
		 !memcmp(lll->init_addr, addr, BDADDR_SIZE))) ||
   1c7c2:	2701      	movs	r7, #1
   1c7c4:	e005      	b.n	1c7d2 <isr_scan_tgta_check+0x78>
		if (dir_report) {
   1c7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1c7c8:	b143      	cbz	r3, 1c7dc <isr_scan_tgta_check+0x82>
			*dir_report = true;
   1c7ca:	2701      	movs	r7, #1
   1c7cc:	701f      	strb	r7, [r3, #0]
   1c7ce:	e000      	b.n	1c7d2 <isr_scan_tgta_check+0x78>
		 !memcmp(lll->init_addr, addr, BDADDR_SIZE))) ||
   1c7d0:	2700      	movs	r7, #0
}
   1c7d2:	4638      	mov	r0, r7
   1c7d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		 !memcmp(lll->init_addr, addr, BDADDR_SIZE))) ||
   1c7d8:	2700      	movs	r7, #0
   1c7da:	e7fa      	b.n	1c7d2 <isr_scan_tgta_check+0x78>
   1c7dc:	2701      	movs	r7, #1
   1c7de:	e7f8      	b.n	1c7d2 <isr_scan_tgta_check+0x78>

0001c7e0 <isr_window>:
{
   1c7e0:	b510      	push	{r4, lr}
   1c7e2:	4604      	mov	r4, r0
	isr_common_done(param);
   1c7e4:	f7f1 f850 	bl	d888 <isr_common_done>
	if (++lll->chan == ADV_CHAN_MAX) {
   1c7e8:	7922      	ldrb	r2, [r4, #4]
   1c7ea:	f3c2 0341 	ubfx	r3, r2, #1, #2
   1c7ee:	3301      	adds	r3, #1
   1c7f0:	f003 0303 	and.w	r3, r3, #3
   1c7f4:	f363 0242 	bfi	r2, r3, #1, #2
   1c7f8:	7122      	strb	r2, [r4, #4]
   1c7fa:	2b03      	cmp	r3, #3
   1c7fc:	d00b      	beq.n	1c816 <isr_window+0x36>
	lll_chan_set(37 + lll->chan);
   1c7fe:	7920      	ldrb	r0, [r4, #4]
   1c800:	f3c0 0041 	ubfx	r0, r0, #1, #2
   1c804:	3025      	adds	r0, #37	; 0x25
   1c806:	f7f0 fd97 	bl	d338 <lll_chan_set>
	remainder_us = radio_tmr_start_now(0);
   1c80a:	2000      	movs	r0, #0
   1c80c:	f7f3 fea4 	bl	10558 <radio_tmr_start_now>
	radio_tmr_end_capture();
   1c810:	f7f3 ff24 	bl	1065c <radio_tmr_end_capture>
}
   1c814:	bd10      	pop	{r4, pc}
		lll->chan = 0U;
   1c816:	b2d3      	uxtb	r3, r2
   1c818:	f36f 0342 	bfc	r3, #1, #2
   1c81c:	7123      	strb	r3, [r4, #4]
   1c81e:	e7ee      	b.n	1c7fe <isr_window+0x1e>

0001c820 <resume_prepare_cb>:
{
   1c820:	b570      	push	{r4, r5, r6, lr}
   1c822:	4604      	mov	r4, r0
	ull = HDR_LLL2ULL(p->param);
   1c824:	68c3      	ldr	r3, [r0, #12]
   1c826:	681e      	ldr	r6, [r3, #0]
	p->ticks_at_expire = ticker_ticks_now_get() - lll_event_offset_get(ull);
   1c828:	f7fe f88f 	bl	1a94a <ticker_ticks_now_get>
   1c82c:	4605      	mov	r5, r0
   1c82e:	4630      	mov	r0, r6
   1c830:	f7ff ff46 	bl	1c6c0 <lll_event_offset_get>
   1c834:	1a2d      	subs	r5, r5, r0
   1c836:	6025      	str	r5, [r4, #0]
	p->remainder = 0;
   1c838:	2300      	movs	r3, #0
   1c83a:	6063      	str	r3, [r4, #4]
	p->lazy = 0;
   1c83c:	8123      	strh	r3, [r4, #8]
	return common_prepare_cb(p, true);
   1c83e:	2101      	movs	r1, #1
   1c840:	4620      	mov	r0, r4
   1c842:	f7f0 fef9 	bl	d638 <common_prepare_cb>
}
   1c846:	bd70      	pop	{r4, r5, r6, pc}

0001c848 <lll_scan_init>:
{
   1c848:	b508      	push	{r3, lr}
	err = init_reset();
   1c84a:	f7ff ff77 	bl	1c73c <init_reset>
}
   1c84e:	bd08      	pop	{r3, pc}

0001c850 <lll_scan_reset>:
{
   1c850:	b508      	push	{r3, lr}
	err = init_reset();
   1c852:	f7ff ff73 	bl	1c73c <init_reset>
}
   1c856:	bd08      	pop	{r3, pc}

0001c858 <lll_scan_isr_rx_check>:
{
   1c858:	b570      	push	{r4, r5, r6, lr}
   1c85a:	4604      	mov	r4, r0
   1c85c:	4615      	mov	r5, r2
   1c85e:	461e      	mov	r6, r3
	return (((lll->filter_policy & SCAN_FP_FILTER) == 0U) &&
   1c860:	7903      	ldrb	r3, [r0, #4]
							       rl_idx))) ||
   1c862:	f013 0f08 	tst.w	r3, #8
   1c866:	d107      	bne.n	1c878 <lll_scan_isr_rx_check+0x20>
   1c868:	4608      	mov	r0, r1
	return (((lll->filter_policy & SCAN_FP_FILTER) == 0U) &&
   1c86a:	b90a      	cbnz	r2, 1c870 <lll_scan_isr_rx_check+0x18>
							       rl_idx))) ||
   1c86c:	2001      	movs	r0, #1
}
   1c86e:	bd70      	pop	{r4, r5, r6, pc}
		(!devmatch_ok || ull_filter_lll_rl_idx_allowed(irkmatch_ok,
   1c870:	4631      	mov	r1, r6
   1c872:	f7f0 f959 	bl	cb28 <ull_filter_lll_rl_idx_allowed>
   1c876:	b968      	cbnz	r0, 1c894 <lll_scan_isr_rx_check+0x3c>
	       (((lll->filter_policy & SCAN_FP_FILTER) != 0U) &&
   1c878:	7923      	ldrb	r3, [r4, #4]
							       rl_idx))) ||
   1c87a:	f013 0f08 	tst.w	r3, #8
   1c87e:	d00b      	beq.n	1c898 <lll_scan_isr_rx_check+0x40>
	       (((lll->filter_policy & SCAN_FP_FILTER) != 0U) &&
   1c880:	b10d      	cbz	r5, 1c886 <lll_scan_isr_rx_check+0x2e>
							       rl_idx))) ||
   1c882:	2001      	movs	r0, #1
   1c884:	e7f3      	b.n	1c86e <lll_scan_isr_rx_check+0x16>
		(devmatch_ok || ull_filter_lll_irk_in_fal(rl_idx)));
   1c886:	4630      	mov	r0, r6
   1c888:	f7f0 f922 	bl	cad0 <ull_filter_lll_irk_in_fal>
   1c88c:	2800      	cmp	r0, #0
   1c88e:	d0ee      	beq.n	1c86e <lll_scan_isr_rx_check+0x16>
							       rl_idx))) ||
   1c890:	2001      	movs	r0, #1
   1c892:	e7ec      	b.n	1c86e <lll_scan_isr_rx_check+0x16>
   1c894:	2001      	movs	r0, #1
   1c896:	e7ea      	b.n	1c86e <lll_scan_isr_rx_check+0x16>
   1c898:	2000      	movs	r0, #0
   1c89a:	e7e8      	b.n	1c86e <lll_scan_isr_rx_check+0x16>

0001c89c <lll_scan_adva_check>:
{
   1c89c:	b500      	push	{lr}
   1c89e:	b083      	sub	sp, #12
   1c8a0:	f88d 3007 	strb.w	r3, [sp, #7]
	if (rl_idx != FILTER_IDX_NONE) {
   1c8a4:	b2db      	uxtb	r3, r3
   1c8a6:	2bff      	cmp	r3, #255	; 0xff
   1c8a8:	d007      	beq.n	1c8ba <lll_scan_adva_check+0x1e>
		return (rl_idx == lll->rl_idx);
   1c8aa:	7c40      	ldrb	r0, [r0, #17]
   1c8ac:	4283      	cmp	r3, r0
   1c8ae:	bf14      	ite	ne
   1c8b0:	2000      	movne	r0, #0
   1c8b2:	2001      	moveq	r0, #1
}
   1c8b4:	b003      	add	sp, #12
   1c8b6:	f85d fb04 	ldr.w	pc, [sp], #4
   1c8ba:	468c      	mov	ip, r1
   1c8bc:	4611      	mov	r1, r2
	} else if (!ull_filter_lll_rl_addr_allowed(addr_type, addr, &rl_idx)) {
   1c8be:	f10d 0207 	add.w	r2, sp, #7
   1c8c2:	4660      	mov	r0, ip
   1c8c4:	f7f0 f974 	bl	cbb0 <ull_filter_lll_rl_addr_allowed>
	return false;
   1c8c8:	2000      	movs	r0, #0
   1c8ca:	e7f3      	b.n	1c8b4 <lll_scan_adva_check+0x18>

0001c8cc <lll_scan_ext_tgta_check>:
{
   1c8cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1c8d0:	b083      	sub	sp, #12
   1c8d2:	4606      	mov	r6, r0
   1c8d4:	4615      	mov	r5, r2
   1c8d6:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
	if (pri && !pdu->adv_ext_ind.ext_hdr.adv_addr) {
   1c8da:	b119      	cbz	r1, 1c8e4 <lll_scan_ext_tgta_check+0x18>
   1c8dc:	78da      	ldrb	r2, [r3, #3]
   1c8de:	f012 0f01 	tst.w	r2, #1
   1c8e2:	d031      	beq.n	1c948 <lll_scan_ext_tgta_check+0x7c>
	if (pdu->len <
   1c8e4:	785a      	ldrb	r2, [r3, #1]
   1c8e6:	2a07      	cmp	r2, #7
   1c8e8:	d930      	bls.n	1c94c <lll_scan_ext_tgta_check+0x80>
	is_directed = pdu->adv_ext_ind.ext_hdr.tgt_addr;
   1c8ea:	78d9      	ldrb	r1, [r3, #3]
   1c8ec:	f3c1 0840 	ubfx	r8, r1, #1, #1
	if (is_directed && (pdu->len < PDU_AC_EXT_HEADER_SIZE_MIN +
   1c8f0:	f011 0f02 	tst.w	r1, #2
   1c8f4:	d001      	beq.n	1c8fa <lll_scan_ext_tgta_check+0x2e>
   1c8f6:	2a0d      	cmp	r2, #13
   1c8f8:	d92c      	bls.n	1c954 <lll_scan_ext_tgta_check+0x88>
	tx_addr = pdu->tx_addr;
   1c8fa:	461a      	mov	r2, r3
   1c8fc:	f812 0b04 	ldrb.w	r0, [r2], #4
   1c900:	f3c0 1180 	ubfx	r1, r0, #6, #1
	rx_addr = pdu->rx_addr;
   1c904:	ea4f 19d0 	mov.w	r9, r0, lsr #7
	tgta = &pdu->adv_ext_ind.ext_hdr.data[TGTA_OFFSET];
   1c908:	f103 040a 	add.w	r4, r3, #10
		 lll_scan_adva_check(lll, tx_addr, adva, rl_idx)) &&
   1c90c:	b11d      	cbz	r5, 1c916 <lll_scan_ext_tgta_check+0x4a>
		 ((lll->filter_policy & SCAN_FP_FILTER) != 0U) ||
   1c90e:	7933      	ldrb	r3, [r6, #4]
	return ((!is_init ||
   1c910:	f013 0f08 	tst.w	r3, #8
   1c914:	d004      	beq.n	1c920 <lll_scan_ext_tgta_check+0x54>
		 lll_scan_adva_check(lll, tx_addr, adva, rl_idx)) &&
   1c916:	f1b8 0f00 	cmp.w	r8, #0
   1c91a:	d109      	bne.n	1c930 <lll_scan_ext_tgta_check+0x64>
   1c91c:	2001      	movs	r0, #1
   1c91e:	e016      	b.n	1c94e <lll_scan_ext_tgta_check+0x82>
   1c920:	463b      	mov	r3, r7
   1c922:	4630      	mov	r0, r6
   1c924:	f7ff ffba 	bl	1c89c <lll_scan_adva_check>
		 ((lll->filter_policy & SCAN_FP_FILTER) != 0U) ||
   1c928:	2800      	cmp	r0, #0
   1c92a:	d1f4      	bne.n	1c916 <lll_scan_ext_tgta_check+0x4a>
		 lll_scan_adva_check(lll, tx_addr, adva, rl_idx)) &&
   1c92c:	2000      	movs	r0, #0
   1c92e:	e00e      	b.n	1c94e <lll_scan_ext_tgta_check+0x82>
		  isr_scan_tgta_check(lll, is_init, rx_addr, tgta, rl_idx,
   1c930:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1c932:	9301      	str	r3, [sp, #4]
   1c934:	9700      	str	r7, [sp, #0]
   1c936:	4623      	mov	r3, r4
   1c938:	464a      	mov	r2, r9
   1c93a:	4629      	mov	r1, r5
   1c93c:	4630      	mov	r0, r6
   1c93e:	f7ff ff0c 	bl	1c75a <isr_scan_tgta_check>
		 (is_directed &&
   1c942:	b120      	cbz	r0, 1c94e <lll_scan_ext_tgta_check+0x82>
		 lll_scan_adva_check(lll, tx_addr, adva, rl_idx)) &&
   1c944:	2001      	movs	r0, #1
   1c946:	e002      	b.n	1c94e <lll_scan_ext_tgta_check+0x82>
		return true;
   1c948:	4608      	mov	r0, r1
   1c94a:	e000      	b.n	1c94e <lll_scan_ext_tgta_check+0x82>
		return false;
   1c94c:	2000      	movs	r0, #0
}
   1c94e:	b003      	add	sp, #12
   1c950:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return false;
   1c954:	2000      	movs	r0, #0
   1c956:	e7fa      	b.n	1c94e <lll_scan_ext_tgta_check+0x82>

0001c958 <lll_scan_aux_addr_match_get>:
{
   1c958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c95c:	b082      	sub	sp, #8
   1c95e:	460c      	mov	r4, r1
	if (!ext_hdr->adv_addr) {
   1c960:	78c9      	ldrb	r1, [r1, #3]
   1c962:	f011 0f01 	tst.w	r1, #1
   1c966:	d104      	bne.n	1c972 <lll_scan_aux_addr_match_get+0x1a>
		return false;
   1c968:	2600      	movs	r6, #0
}
   1c96a:	4630      	mov	r0, r6
   1c96c:	b002      	add	sp, #8
   1c96e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1c972:	4605      	mov	r5, r0
   1c974:	4690      	mov	r8, r2
   1c976:	461f      	mov	r7, r3
	if (IS_ENABLED(CONFIG_BT_CTLR_PRIVACY) && ull_filter_lll_rl_enabled()) {
   1c978:	f7f0 f99e 	bl	ccb8 <ull_filter_lll_rl_enabled>
   1c97c:	4606      	mov	r6, r0
   1c97e:	b928      	cbnz	r0, 1c98c <lll_scan_aux_addr_match_get+0x34>
	} else if (IS_ENABLED(CONFIG_BT_CTLR_FILTER_ACCEPT_LIST) &&
   1c980:	792b      	ldrb	r3, [r5, #4]
   1c982:	f013 0f18 	tst.w	r3, #24
   1c986:	d12b      	bne.n	1c9e0 <lll_scan_aux_addr_match_get+0x88>
	return true;
   1c988:	2601      	movs	r6, #1
   1c98a:	e7ee      	b.n	1c96a <lll_scan_aux_addr_match_get+0x12>
			ull_filter_lll_get((lll->filter_policy &
   1c98c:	7928      	ldrb	r0, [r5, #4]
   1c98e:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   1c992:	f7ef fba5 	bl	c0e0 <ull_filter_lll_get>
		const uint8_t *adva = &ext_hdr->data[ADVA_OFFSET];
   1c996:	4625      	mov	r5, r4
		*devmatch_ok = ull_filter_lll_fal_match(fal, pdu->tx_addr, adva,
   1c998:	f815 1b04 	ldrb.w	r1, [r5], #4
   1c99c:	463b      	mov	r3, r7
   1c99e:	462a      	mov	r2, r5
   1c9a0:	f3c1 1180 	ubfx	r1, r1, #6, #1
   1c9a4:	f7ff fe3c 	bl	1c620 <ull_filter_lll_fal_match>
   1c9a8:	f888 0000 	strb.w	r0, [r8]
		if (!*devmatch_ok && pdu->tx_addr) {
   1c9ac:	2800      	cmp	r0, #0
   1c9ae:	d1dc      	bne.n	1c96a <lll_scan_aux_addr_match_get+0x12>
   1c9b0:	7823      	ldrb	r3, [r4, #0]
   1c9b2:	f013 0f40 	tst.w	r3, #64	; 0x40
   1c9b6:	d0d8      	beq.n	1c96a <lll_scan_aux_addr_match_get+0x12>
			(void)ull_filter_lll_irks_get(&count);
   1c9b8:	f10d 0007 	add.w	r0, sp, #7
   1c9bc:	f7ef ffca 	bl	c954 <ull_filter_lll_irks_get>
			if (count) {
   1c9c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1c9c4:	2b00      	cmp	r3, #0
   1c9c6:	d0d0      	beq.n	1c96a <lll_scan_aux_addr_match_get+0x12>
				radio_ar_resolve(adva);
   1c9c8:	4628      	mov	r0, r5
   1c9ca:	f7f3 fed3 	bl	10774 <radio_ar_resolve>
				*irkmatch_ok = radio_ar_has_match();
   1c9ce:	f7f3 fea5 	bl	1071c <radio_ar_has_match>
   1c9d2:	9b08      	ldr	r3, [sp, #32]
   1c9d4:	7018      	strb	r0, [r3, #0]
				*irkmatch_id = radio_ar_match_get();
   1c9d6:	f7f3 fe8b 	bl	106f0 <radio_ar_match_get>
   1c9da:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1c9dc:	7018      	strb	r0, [r3, #0]
   1c9de:	e7c4      	b.n	1c96a <lll_scan_aux_addr_match_get+0x12>
		const struct lll_filter *fal = ull_filter_lll_get(true);
   1c9e0:	2001      	movs	r0, #1
   1c9e2:	f7ef fb7d 	bl	c0e0 <ull_filter_lll_get>
		const uint8_t *adva = &ext_hdr->data[ADVA_OFFSET];
   1c9e6:	4622      	mov	r2, r4
		*devmatch_ok = ull_filter_lll_fal_match(fal, pdu->tx_addr, adva,
   1c9e8:	f812 1b04 	ldrb.w	r1, [r2], #4
   1c9ec:	463b      	mov	r3, r7
   1c9ee:	f3c1 1180 	ubfx	r1, r1, #6, #1
   1c9f2:	f7ff fe15 	bl	1c620 <ull_filter_lll_fal_match>
   1c9f6:	f888 0000 	strb.w	r0, [r8]
	return true;
   1c9fa:	2601      	movs	r6, #1
   1c9fc:	e7b5      	b.n	1c96a <lll_scan_aux_addr_match_get+0x12>

0001c9fe <isr_rx_ull_schedule>:
{
   1c9fe:	b510      	push	{r4, lr}
   1ca00:	4604      	mov	r4, r0
	lll = ull_scan_aux_lll_parent_get(lll_aux, NULL);
   1ca02:	2100      	movs	r1, #0
   1ca04:	f7ee f936 	bl	ac74 <ull_scan_aux_lll_parent_get>
	isr_rx(lll, lll_aux, lll_aux->phy);
   1ca08:	7962      	ldrb	r2, [r4, #5]
   1ca0a:	f002 0207 	and.w	r2, r2, #7
   1ca0e:	4621      	mov	r1, r4
   1ca10:	f7f2 f98a 	bl	ed28 <isr_rx>
}
   1ca14:	bd10      	pop	{r4, pc}

0001ca16 <isr_rx_lll_schedule>:
{
   1ca16:	b508      	push	{r3, lr}
   1ca18:	4603      	mov	r3, r0
	lll = node_rx->hdr.rx_ftr.param;
   1ca1a:	6880      	ldr	r0, [r0, #8]
	phy_aux = node_rx->hdr.rx_ftr.aux_phy; /* PHY remembered in node rx */
   1ca1c:	7b1a      	ldrb	r2, [r3, #12]
	if (lll->is_aux_sched) {
   1ca1e:	7c03      	ldrb	r3, [r0, #16]
   1ca20:	f013 0f10 	tst.w	r3, #16
   1ca24:	d003      	beq.n	1ca2e <isr_rx_lll_schedule+0x18>
		isr_rx(lll, NULL, phy_aux);
   1ca26:	2100      	movs	r1, #0
   1ca28:	f7f2 f97e 	bl	ed28 <isr_rx>
}
   1ca2c:	bd08      	pop	{r3, pc}
		isr_rx(lll, lll->lll_aux, phy_aux);
   1ca2e:	6881      	ldr	r1, [r0, #8]
   1ca30:	f7f2 f97a 	bl	ed28 <isr_rx>
}
   1ca34:	e7fa      	b.n	1ca2c <isr_rx_lll_schedule+0x16>

0001ca36 <init_reset>:
}
   1ca36:	2000      	movs	r0, #0
   1ca38:	4770      	bx	lr

0001ca3a <is_max_cte_reached>:
	return max_cte_count == BT_HCI_LE_SAMPLE_CTE_ALL || cte_count < max_cte_count;
   1ca3a:	b118      	cbz	r0, 1ca44 <is_max_cte_reached+0xa>
   1ca3c:	4288      	cmp	r0, r1
   1ca3e:	d903      	bls.n	1ca48 <is_max_cte_reached+0xe>
   1ca40:	2001      	movs	r0, #1
   1ca42:	4770      	bx	lr
   1ca44:	2001      	movs	r0, #1
   1ca46:	4770      	bx	lr
   1ca48:	2000      	movs	r0, #0
}
   1ca4a:	4770      	bx	lr

0001ca4c <data_channel_calc>:
{
   1ca4c:	b508      	push	{r3, lr}
	if (lll->chm_first != lll->chm_last) {
   1ca4e:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
   1ca52:	f890 2023 	ldrb.w	r2, [r0, #35]	; 0x23
   1ca56:	4293      	cmp	r3, r2
   1ca58:	d00a      	beq.n	1ca70 <data_channel_calc+0x24>
		instant_latency = (lll->event_counter + lll->skip_event - lll->chm_instant) &
   1ca5a:	8a43      	ldrh	r3, [r0, #18]
   1ca5c:	8a01      	ldrh	r1, [r0, #16]
   1ca5e:	440b      	add	r3, r1
   1ca60:	b29b      	uxth	r3, r3
   1ca62:	8c81      	ldrh	r1, [r0, #36]	; 0x24
   1ca64:	1a5b      	subs	r3, r3, r1
		if (instant_latency <= EVENT_INSTANT_LATENCY_MAX) {
   1ca66:	f413 4f00 	tst.w	r3, #32768	; 0x8000
   1ca6a:	d101      	bne.n	1ca70 <data_channel_calc+0x24>
			lll->chm_first = lll->chm_last;
   1ca6c:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	data_chan_map = lll->chm[lll->chm_first].data_chan_map;
   1ca70:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
   1ca74:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   1ca78:	0052      	lsls	r2, r2, #1
   1ca7a:	3210      	adds	r2, #16
   1ca7c:	4402      	add	r2, r0
	data_chan_count = lll->chm[lll->chm_first].data_chan_count;
   1ca7e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1ca82:	eb00 0343 	add.w	r3, r0, r3, lsl #1
   1ca86:	7edb      	ldrb	r3, [r3, #27]
	return lll_chan_sel_2(lll->event_counter + lll->skip_event, lll->data_chan_id,
   1ca88:	f8b0 c012 	ldrh.w	ip, [r0, #18]
   1ca8c:	8a01      	ldrh	r1, [r0, #16]
   1ca8e:	448c      	add	ip, r1
   1ca90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ca94:	3206      	adds	r2, #6
   1ca96:	8a81      	ldrh	r1, [r0, #20]
   1ca98:	fa1f f08c 	uxth.w	r0, ip
   1ca9c:	f7ee ffda 	bl	ba54 <lll_chan_sel_2>
}
   1caa0:	bd08      	pop	{r3, pc}

0001caa2 <is_abort_cb>:
	if (next != curr) {
   1caa2:	4288      	cmp	r0, r1
   1caa4:	d005      	beq.n	1cab2 <is_abort_cb+0x10>
{
   1caa6:	b508      	push	{r3, lr}
		lll = ull_scan_lll_is_valid_get(next);
   1caa8:	f7ff fa34 	bl	1bf14 <ull_scan_lll_is_valid_get>
		if (!lll) {
   1caac:	b118      	cbz	r0, 1cab6 <is_abort_cb+0x14>
	return 0;
   1caae:	2000      	movs	r0, #0
}
   1cab0:	bd08      	pop	{r3, pc}
	return 0;
   1cab2:	2000      	movs	r0, #0
}
   1cab4:	4770      	bx	lr
			return -ECANCELED;
   1cab6:	f06f 008b 	mvn.w	r0, #139	; 0x8b
   1caba:	e7f9      	b.n	1cab0 <is_abort_cb+0xe>

0001cabc <lll_sync_init>:
{
   1cabc:	b508      	push	{r3, lr}
	err = init_reset();
   1cabe:	f7ff ffba 	bl	1ca36 <init_reset>
}
   1cac2:	bd08      	pop	{r3, pc}

0001cac4 <lll_sync_cte_is_allowed>:
	if (cte_type_mask == BT_HCI_LE_PER_ADV_CREATE_SYNC_CTE_TYPE_NO_FILTERING) {
   1cac4:	4684      	mov	ip, r0
   1cac6:	b310      	cbz	r0, 1cb0e <lll_sync_cte_is_allowed+0x4a>
	if (rx_cte_time > 0) {
   1cac8:	b1f2      	cbz	r2, 1cb08 <lll_sync_cte_is_allowed+0x44>
		if ((cte_type_mask & BT_HCI_LE_PER_ADV_CREATE_SYNC_CTE_TYPE_NO_CTE) != 0) {
   1caca:	f010 0008 	ands.w	r0, r0, #8
   1cace:	d104      	bne.n	1cada <lll_sync_cte_is_allowed+0x16>
			switch (rx_cte_type) {
   1cad0:	2b01      	cmp	r3, #1
   1cad2:	d00b      	beq.n	1caec <lll_sync_cte_is_allowed+0x28>
   1cad4:	2b02      	cmp	r3, #2
   1cad6:	d010      	beq.n	1cafa <lll_sync_cte_is_allowed+0x36>
   1cad8:	b113      	cbz	r3, 1cae0 <lll_sync_cte_is_allowed+0x1c>
		return filter_policy ? SYNC_STAT_READY_OR_CONT_SCAN : SYNC_STAT_TERM;
   1cada:	b1c9      	cbz	r1, 1cb10 <lll_sync_cte_is_allowed+0x4c>
   1cadc:	2001      	movs	r0, #1
   1cade:	4770      	bx	lr
				cte_ok = !(cte_type_mask &
   1cae0:	f08c 0c01 	eor.w	ip, ip, #1
   1cae4:	f00c 0301 	and.w	r3, ip, #1
	if (!cte_ok) {
   1cae8:	b98b      	cbnz	r3, 1cb0e <lll_sync_cte_is_allowed+0x4a>
   1caea:	e7f6      	b.n	1cada <lll_sync_cte_is_allowed+0x16>
				cte_ok = !(cte_type_mask &
   1caec:	ea4f 035c 	mov.w	r3, ip, lsr #1
   1caf0:	f083 0301 	eor.w	r3, r3, #1
   1caf4:	f003 0301 	and.w	r3, r3, #1
				break;
   1caf8:	e7f6      	b.n	1cae8 <lll_sync_cte_is_allowed+0x24>
				cte_ok = !(cte_type_mask &
   1cafa:	ea4f 039c 	mov.w	r3, ip, lsr #2
   1cafe:	f083 0301 	eor.w	r3, r3, #1
   1cb02:	f003 0301 	and.w	r3, r3, #1
				break;
   1cb06:	e7ef      	b.n	1cae8 <lll_sync_cte_is_allowed+0x24>
		if ((cte_type_mask & BT_HCI_LE_PER_ADV_CREATE_SYNC_CTE_TYPE_ONLY_CTE) != 0) {
   1cb08:	f010 0010 	ands.w	r0, r0, #16
   1cb0c:	d1e5      	bne.n	1cada <lll_sync_cte_is_allowed+0x16>
}
   1cb0e:	4770      	bx	lr
		return filter_policy ? SYNC_STAT_READY_OR_CONT_SCAN : SYNC_STAT_TERM;
   1cb10:	2002      	movs	r0, #2
   1cb12:	4770      	bx	lr

0001cb14 <init_reset>:
 * @return Zero in case of success, other value in case of failure.
 */
static int init_reset(void)
{
	return 0;
}
   1cb14:	2000      	movs	r0, #0
   1cb16:	4770      	bx	lr

0001cb18 <lll_df_init>:
{
   1cb18:	b508      	push	{r3, lr}
	radio_df_ant_switching_gpios_cfg();
   1cb1a:	f7f3 f89d 	bl	fc58 <radio_df_ant_switching_gpios_cfg>
	return init_reset();
   1cb1e:	f7ff fff9 	bl	1cb14 <init_reset>
}
   1cb22:	bd08      	pop	{r3, pc}

0001cb24 <lll_df_reset>:
{
   1cb24:	b508      	push	{r3, lr}
	return init_reset();
   1cb26:	f7ff fff5 	bl	1cb14 <init_reset>
}
   1cb2a:	bd08      	pop	{r3, pc}

0001cb2c <lll_df_ant_num_get>:
{
   1cb2c:	b508      	push	{r3, lr}
	return radio_df_ant_num_get();
   1cb2e:	f000 f840 	bl	1cbb2 <radio_df_ant_num_get>
}
   1cb32:	bd08      	pop	{r3, pc}

0001cb34 <lll_df_sync_cfg_alloc>:
	first = df_cfg->first;
   1cb34:	7802      	ldrb	r2, [r0, #0]
   1cb36:	b2d2      	uxtb	r2, r2
	last = df_cfg->last;
   1cb38:	7843      	ldrb	r3, [r0, #1]
	if (first == last) {
   1cb3a:	429a      	cmp	r2, r3
   1cb3c:	d011      	beq.n	1cb62 <lll_df_sync_cfg_alloc+0x2e>
		df_cfg->last = first;
   1cb3e:	7042      	strb	r2, [r0, #1]
		first_latest = df_cfg->first;
   1cb40:	f890 c000 	ldrb.w	ip, [r0]
   1cb44:	fa5f fc8c 	uxtb.w	ip, ip
		if (first_latest != first) {
   1cb48:	4562      	cmp	r2, ip
   1cb4a:	d004      	beq.n	1cb56 <lll_df_sync_cfg_alloc+0x22>
			df_cfg->last = last;
   1cb4c:	7043      	strb	r3, [r0, #1]
			last++;
   1cb4e:	3301      	adds	r3, #1
   1cb50:	b2db      	uxtb	r3, r3
			if (last == DOUBLE_BUFFER_SIZE) {
   1cb52:	2b02      	cmp	r3, #2
   1cb54:	d00b      	beq.n	1cb6e <lll_df_sync_cfg_alloc+0x3a>
	*idx = last;
   1cb56:	700b      	strb	r3, [r1, #0]
	return &df_cfg->cfg[last];
   1cb58:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   1cb5c:	4418      	add	r0, r3
}
   1cb5e:	3002      	adds	r0, #2
   1cb60:	4770      	bx	lr
		last++;
   1cb62:	3301      	adds	r3, #1
   1cb64:	b2db      	uxtb	r3, r3
		if (last == DOUBLE_BUFFER_SIZE) {
   1cb66:	2b02      	cmp	r3, #2
   1cb68:	d1f5      	bne.n	1cb56 <lll_df_sync_cfg_alloc+0x22>
			last = 0U;
   1cb6a:	2300      	movs	r3, #0
   1cb6c:	e7f3      	b.n	1cb56 <lll_df_sync_cfg_alloc+0x22>
				last = 0U;
   1cb6e:	2300      	movs	r3, #0
   1cb70:	e7f1      	b.n	1cb56 <lll_df_sync_cfg_alloc+0x22>

0001cb72 <lll_df_sync_cfg_latest_get>:
	first = df_cfg->first;
   1cb72:	7803      	ldrb	r3, [r0, #0]
   1cb74:	b2db      	uxtb	r3, r3
	if (first != df_cfg->last) {
   1cb76:	7842      	ldrb	r2, [r0, #1]
   1cb78:	429a      	cmp	r2, r3
   1cb7a:	d011      	beq.n	1cba0 <lll_df_sync_cfg_latest_get+0x2e>
		first += 1U;
   1cb7c:	1c5a      	adds	r2, r3, #1
   1cb7e:	b2d2      	uxtb	r2, r2
		if (first == DOUBLE_BUFFER_SIZE) {
   1cb80:	2a02      	cmp	r2, #2
   1cb82:	d012      	beq.n	1cbaa <lll_df_sync_cfg_latest_get+0x38>
		df_cfg->first = first;
   1cb84:	7002      	strb	r2, [r0, #0]
		if (is_modified) {
   1cb86:	b119      	cbz	r1, 1cb90 <lll_df_sync_cfg_latest_get+0x1e>
			*is_modified = 1U;
   1cb88:	f04f 0c01 	mov.w	ip, #1
   1cb8c:	f881 c000 	strb.w	ip, [r1]
		df_cfg->cfg[cfg_idx].is_enabled = 0U; /* mark as disabled - not used anymore */
   1cb90:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   1cb94:	4403      	add	r3, r0
   1cb96:	7899      	ldrb	r1, [r3, #2]
   1cb98:	f36f 0100 	bfc	r1, #0, #1
   1cb9c:	7099      	strb	r1, [r3, #2]
   1cb9e:	4613      	mov	r3, r2
	return &df_cfg->cfg[first];
   1cba0:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   1cba4:	4418      	add	r0, r3
}
   1cba6:	3002      	adds	r0, #2
   1cba8:	4770      	bx	lr
			first = 0U;
   1cbaa:	2200      	movs	r2, #0
   1cbac:	e7ea      	b.n	1cb84 <lll_df_sync_cfg_latest_get+0x12>

0001cbae <radio_df_pdu_antenna_switch_pattern_get>:
}
   1cbae:	2000      	movs	r0, #0
   1cbb0:	4770      	bx	lr

0001cbb2 <radio_df_ant_num_get>:
}
   1cbb2:	2004      	movs	r0, #4
   1cbb4:	4770      	bx	lr

0001cbb6 <ecb_encrypt>:
	memcpy(cipher_text_be, &ecb.cipher_text[0], sizeof(ecb.cipher_text));
}

void ecb_encrypt(uint8_t const *const key_le, uint8_t const *const clear_text_le,
		 uint8_t * const cipher_text_le, uint8_t * const cipher_text_be)
{
   1cbb6:	b570      	push	{r4, r5, r6, lr}
   1cbb8:	b08c      	sub	sp, #48	; 0x30
   1cbba:	460e      	mov	r6, r1
   1cbbc:	4615      	mov	r5, r2
   1cbbe:	461c      	mov	r4, r3
	struct ecb_param ecb;

	mem_rcopy(&ecb.key[0], key_le, sizeof(ecb.key));
   1cbc0:	2210      	movs	r2, #16
   1cbc2:	4601      	mov	r1, r0
   1cbc4:	4668      	mov	r0, sp
   1cbc6:	f7fd fc4e 	bl	1a466 <mem_rcopy>
	mem_rcopy(&ecb.clear_text[0], clear_text_le, sizeof(ecb.clear_text));
   1cbca:	2210      	movs	r2, #16
   1cbcc:	4631      	mov	r1, r6
   1cbce:	eb0d 0002 	add.w	r0, sp, r2
   1cbd2:	f7fd fc48 	bl	1a466 <mem_rcopy>

	do_ecb(&ecb);
   1cbd6:	4668      	mov	r0, sp
   1cbd8:	f7f3 f91e 	bl	fe18 <do_ecb>

	if (cipher_text_le) {
   1cbdc:	b125      	cbz	r5, 1cbe8 <ecb_encrypt+0x32>
		mem_rcopy(cipher_text_le, &ecb.cipher_text[0],
   1cbde:	2210      	movs	r2, #16
   1cbe0:	a908      	add	r1, sp, #32
   1cbe2:	4628      	mov	r0, r5
   1cbe4:	f7fd fc3f 	bl	1a466 <mem_rcopy>
			  sizeof(ecb.cipher_text));
	}

	if (cipher_text_be) {
   1cbe8:	b13c      	cbz	r4, 1cbfa <ecb_encrypt+0x44>
   1cbea:	f10d 0c20 	add.w	ip, sp, #32
   1cbee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
   1cbf2:	6020      	str	r0, [r4, #0]
   1cbf4:	6061      	str	r1, [r4, #4]
   1cbf6:	60a2      	str	r2, [r4, #8]
   1cbf8:	60e3      	str	r3, [r4, #12]
		memcpy(cipher_text_be, &ecb.cipher_text[0],
			 sizeof(ecb.cipher_text));
	}
}
   1cbfa:	b00c      	add	sp, #48	; 0x30
   1cbfc:	bd70      	pop	{r4, r5, r6, pc}

0001cbfe <radio_setup>:
	NRF_AMLI->RAMPRI.CPU0    = 0xFFFFFFFFUL;
   1cbfe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1cc02:	f04f 32ff 	mov.w	r2, #4294967295
   1cc06:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
	NRF_AMLI->RAMPRI.SPIS1   = 0xFFFFFFFFUL;
   1cc0a:	f8c3 2e04 	str.w	r2, [r3, #3588]	; 0xe04
	NRF_AMLI->RAMPRI.RADIO   = 0x00000000UL;
   1cc0e:	2100      	movs	r1, #0
   1cc10:	f8c3 1e08 	str.w	r1, [r3, #3592]	; 0xe08
	NRF_AMLI->RAMPRI.ECB     = 0xFFFFFFFFUL;
   1cc14:	f8c3 2e0c 	str.w	r2, [r3, #3596]	; 0xe0c
	NRF_AMLI->RAMPRI.CCM     = 0x00000000UL;
   1cc18:	f8c3 1e10 	str.w	r1, [r3, #3600]	; 0xe10
	NRF_AMLI->RAMPRI.AAR     = 0xFFFFFFFFUL;
   1cc1c:	f8c3 2e14 	str.w	r2, [r3, #3604]	; 0xe14
	NRF_AMLI->RAMPRI.SAADC   = 0xFFFFFFFFUL;
   1cc20:	f8c3 2e18 	str.w	r2, [r3, #3608]	; 0xe18
	NRF_AMLI->RAMPRI.UARTE   = 0xFFFFFFFFUL;
   1cc24:	f8c3 2e1c 	str.w	r2, [r3, #3612]	; 0xe1c
	NRF_AMLI->RAMPRI.SERIAL0 = 0xFFFFFFFFUL;
   1cc28:	f8c3 2e20 	str.w	r2, [r3, #3616]	; 0xe20
	NRF_AMLI->RAMPRI.SERIAL2 = 0xFFFFFFFFUL;
   1cc2c:	f8c3 2e24 	str.w	r2, [r3, #3620]	; 0xe24
	NRF_AMLI->RAMPRI.NFCT    = 0xFFFFFFFFUL;
   1cc30:	f8c3 2e28 	str.w	r2, [r3, #3624]	; 0xe28
	NRF_AMLI->RAMPRI.I2S     = 0xFFFFFFFFUL;
   1cc34:	f8c3 2e2c 	str.w	r2, [r3, #3628]	; 0xe2c
	NRF_AMLI->RAMPRI.PDM     = 0xFFFFFFFFUL;
   1cc38:	f8c3 2e30 	str.w	r2, [r3, #3632]	; 0xe30
	NRF_AMLI->RAMPRI.PWM     = 0xFFFFFFFFUL;
   1cc3c:	f8c3 2e34 	str.w	r2, [r3, #3636]	; 0xe34
}
   1cc40:	4770      	bx	lr

0001cc42 <radio_stop>:
}
   1cc42:	4770      	bx	lr

0001cc44 <radio_tx_chain_delay_get>:
}
   1cc44:	2001      	movs	r0, #1
   1cc46:	4770      	bx	lr

0001cc48 <radio_rx_ready_delay_get>:
}
   1cc48:	2029      	movs	r0, #41	; 0x29
   1cc4a:	4770      	bx	lr

0001cc4c <radio_rx_chain_delay_get>:
	switch (phy) {
   1cc4c:	2802      	cmp	r0, #2
   1cc4e:	d001      	beq.n	1cc54 <radio_rx_chain_delay_get+0x8>
		return HAL_RADIO_NRF52833_RX_CHAIN_DELAY_1M_US;
   1cc50:	200a      	movs	r0, #10
   1cc52:	4770      	bx	lr
		return HAL_RADIO_NRF52833_RX_CHAIN_DELAY_2M_US;
   1cc54:	2005      	movs	r0, #5
}
   1cc56:	4770      	bx	lr

0001cc58 <radio_phy_flags_rx_get>:
}
   1cc58:	2000      	movs	r0, #0
   1cc5a:	4770      	bx	lr

0001cc5c <radio_tmr_tifs_base_get>:
{
   1cc5c:	b508      	push	{r3, lr}
	return radio_tmr_end_get();
   1cc5e:	f7f3 fd05 	bl	1066c <radio_tmr_end_get>
}
   1cc62:	bd08      	pop	{r3, pc}

0001cc64 <mayfly_prio_is_equal>:
		(callee_id == MAYFLY_CALL_ID_WORKER)) ||
   1cc64:	4288      	cmp	r0, r1
   1cc66:	d00d      	beq.n	1cc84 <mayfly_prio_is_equal+0x20>
	return (caller_id == callee_id) ||
   1cc68:	2801      	cmp	r0, #1
   1cc6a:	d003      	beq.n	1cc74 <mayfly_prio_is_equal+0x10>
		(callee_id == MAYFLY_CALL_ID_WORKER)) ||
   1cc6c:	2802      	cmp	r0, #2
   1cc6e:	d005      	beq.n	1cc7c <mayfly_prio_is_equal+0x18>
   1cc70:	2000      	movs	r0, #0
   1cc72:	4770      	bx	lr
	       ((caller_id == MAYFLY_CALL_ID_WORKER) &&
   1cc74:	2902      	cmp	r1, #2
   1cc76:	d1f9      	bne.n	1cc6c <mayfly_prio_is_equal+0x8>
		(callee_id == MAYFLY_CALL_ID_WORKER)) ||
   1cc78:	2001      	movs	r0, #1
   1cc7a:	4770      	bx	lr
	       ((caller_id == MAYFLY_CALL_ID_JOB) &&
   1cc7c:	2901      	cmp	r1, #1
   1cc7e:	d003      	beq.n	1cc88 <mayfly_prio_is_equal+0x24>
		(callee_id == MAYFLY_CALL_ID_WORKER)) ||
   1cc80:	2000      	movs	r0, #0
   1cc82:	4770      	bx	lr
   1cc84:	2001      	movs	r0, #1
   1cc86:	4770      	bx	lr
   1cc88:	2001      	movs	r0, #1
}
   1cc8a:	4770      	bx	lr

0001cc8c <hal_ticker_instance0_trigger_set>:

void hal_ticker_instance0_trigger_set(uint32_t value)
{
   1cc8c:	b508      	push	{r3, lr}
   1cc8e:	4601      	mov	r1, r0
	cntr_cmp_set(0, value);
   1cc90:	2000      	movs	r0, #0
   1cc92:	f7f3 f8b9 	bl	fe08 <cntr_cmp_set>
}
   1cc96:	bd08      	pop	{r3, pc}

0001cc98 <hci_vendor_read_static_addr>:
				 uint8_t size)
{
	/* only one supported */
	ARG_UNUSED(size);

	if (((NRF_FICR->DEVICEADDR[0] != UINT32_MAX) ||
   1cc98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1cc9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
   1cca0:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cca4:	d008      	beq.n	1ccb8 <hci_vendor_read_static_addr+0x20>
	    ((NRF_FICR->DEVICEADDR[1] & UINT16_MAX) != UINT16_MAX)) &&
	     (NRF_FICR->DEVICEADDRTYPE & 0x01)) {
   1cca6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1ccaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	    ((NRF_FICR->DEVICEADDR[1] & UINT16_MAX) != UINT16_MAX)) &&
   1ccae:	f013 0f01 	tst.w	r3, #1
   1ccb2:	d10c      	bne.n	1ccce <hci_vendor_read_static_addr+0x36>
		}

		return 1;
	}

	return 0;
   1ccb4:	2000      	movs	r0, #0
}
   1ccb6:	4770      	bx	lr
	    ((NRF_FICR->DEVICEADDR[1] & UINT16_MAX) != UINT16_MAX)) &&
   1ccb8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1ccbc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
   1ccc0:	b29b      	uxth	r3, r3
	if (((NRF_FICR->DEVICEADDR[0] != UINT32_MAX) ||
   1ccc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1ccc6:	4293      	cmp	r3, r2
   1ccc8:	d1ed      	bne.n	1cca6 <hci_vendor_read_static_addr+0xe>
	return 0;
   1ccca:	2000      	movs	r0, #0
   1cccc:	4770      	bx	lr
		sys_put_le32(NRF_FICR->DEVICEADDR[0], &addrs[0].bdaddr.val[0]);
   1ccce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1ccd2:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
	dst[0] = val;
   1ccd6:	7003      	strb	r3, [r0, #0]
	dst[1] = val >> 8;
   1ccd8:	f3c3 2107 	ubfx	r1, r3, #8, #8
   1ccdc:	7041      	strb	r1, [r0, #1]
	sys_put_le16(val >> 16, &dst[2]);
   1ccde:	0c19      	lsrs	r1, r3, #16
	dst[0] = val;
   1cce0:	7081      	strb	r1, [r0, #2]
	dst[1] = val >> 8;
   1cce2:	0e1b      	lsrs	r3, r3, #24
   1cce4:	70c3      	strb	r3, [r0, #3]
		sys_put_le16(NRF_FICR->DEVICEADDR[1], &addrs[0].bdaddr.val[4]);
   1cce6:	f8d2 30a8 	ldr.w	r3, [r2, #168]	; 0xa8
	dst[0] = val;
   1ccea:	7103      	strb	r3, [r0, #4]
	dst[1] = val >> 8;
   1ccec:	f3c3 2307 	ubfx	r3, r3, #8, #8
   1ccf0:	7143      	strb	r3, [r0, #5]
		BT_ADDR_SET_STATIC(&addrs[0].bdaddr);
   1ccf2:	f063 033f 	orn	r3, r3, #63	; 0x3f
   1ccf6:	7143      	strb	r3, [r0, #5]
		if ((NRF_FICR->IR[0] != UINT32_MAX) &&
   1ccf8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
   1ccfc:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cd00:	d037      	beq.n	1cd72 <hci_vendor_read_static_addr+0xda>
		    (NRF_FICR->IR[1] != UINT32_MAX) &&
   1cd02:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
		if ((NRF_FICR->IR[0] != UINT32_MAX) &&
   1cd06:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cd0a:	d032      	beq.n	1cd72 <hci_vendor_read_static_addr+0xda>
		    (NRF_FICR->IR[2] != UINT32_MAX) &&
   1cd0c:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
		    (NRF_FICR->IR[1] != UINT32_MAX) &&
   1cd10:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cd14:	d02d      	beq.n	1cd72 <hci_vendor_read_static_addr+0xda>
		    (NRF_FICR->IR[3] != UINT32_MAX)) {
   1cd16:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
		    (NRF_FICR->IR[2] != UINT32_MAX) &&
   1cd1a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cd1e:	d028      	beq.n	1cd72 <hci_vendor_read_static_addr+0xda>
			sys_put_le32(NRF_FICR->IR[0], &addrs[0].ir[0]);
   1cd20:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
	dst[0] = val;
   1cd24:	7183      	strb	r3, [r0, #6]
	dst[1] = val >> 8;
   1cd26:	f3c3 2107 	ubfx	r1, r3, #8, #8
   1cd2a:	71c1      	strb	r1, [r0, #7]
	sys_put_le16(val >> 16, &dst[2]);
   1cd2c:	0c19      	lsrs	r1, r3, #16
	dst[0] = val;
   1cd2e:	7201      	strb	r1, [r0, #8]
	dst[1] = val >> 8;
   1cd30:	0e1b      	lsrs	r3, r3, #24
   1cd32:	7243      	strb	r3, [r0, #9]
			sys_put_le32(NRF_FICR->IR[1], &addrs[0].ir[4]);
   1cd34:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
	dst[0] = val;
   1cd38:	7283      	strb	r3, [r0, #10]
	dst[1] = val >> 8;
   1cd3a:	f3c3 2107 	ubfx	r1, r3, #8, #8
   1cd3e:	72c1      	strb	r1, [r0, #11]
	sys_put_le16(val >> 16, &dst[2]);
   1cd40:	0c19      	lsrs	r1, r3, #16
	dst[0] = val;
   1cd42:	7301      	strb	r1, [r0, #12]
	dst[1] = val >> 8;
   1cd44:	0e1b      	lsrs	r3, r3, #24
   1cd46:	7343      	strb	r3, [r0, #13]
			sys_put_le32(NRF_FICR->IR[2], &addrs[0].ir[8]);
   1cd48:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
	dst[0] = val;
   1cd4c:	7383      	strb	r3, [r0, #14]
	dst[1] = val >> 8;
   1cd4e:	f3c3 2107 	ubfx	r1, r3, #8, #8
   1cd52:	73c1      	strb	r1, [r0, #15]
	sys_put_le16(val >> 16, &dst[2]);
   1cd54:	0c19      	lsrs	r1, r3, #16
	dst[0] = val;
   1cd56:	7401      	strb	r1, [r0, #16]
	dst[1] = val >> 8;
   1cd58:	0e1b      	lsrs	r3, r3, #24
   1cd5a:	7443      	strb	r3, [r0, #17]
			sys_put_le32(NRF_FICR->IR[3], &addrs[0].ir[12]);
   1cd5c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
	dst[0] = val;
   1cd60:	7483      	strb	r3, [r0, #18]
	dst[1] = val >> 8;
   1cd62:	f3c3 2207 	ubfx	r2, r3, #8, #8
   1cd66:	74c2      	strb	r2, [r0, #19]
	sys_put_le16(val >> 16, &dst[2]);
   1cd68:	0c1a      	lsrs	r2, r3, #16
	dst[0] = val;
   1cd6a:	7502      	strb	r2, [r0, #20]
	dst[1] = val >> 8;
   1cd6c:	0e1b      	lsrs	r3, r3, #24
   1cd6e:	7543      	strb	r3, [r0, #21]
}
   1cd70:	e008      	b.n	1cd84 <hci_vendor_read_static_addr+0xec>
__ssp_bos_icheck3(memset, void *, int)
   1cd72:	2300      	movs	r3, #0
   1cd74:	f8c0 3006 	str.w	r3, [r0, #6]
   1cd78:	f8c0 300a 	str.w	r3, [r0, #10]
   1cd7c:	f8c0 300e 	str.w	r3, [r0, #14]
   1cd80:	f8c0 3012 	str.w	r3, [r0, #18]
		return 1;
   1cd84:	2001      	movs	r0, #1
   1cd86:	4770      	bx	lr

0001cd88 <hci_vendor_read_key_hierarchy_roots>:
   1cd88:	2300      	movs	r3, #0
   1cd8a:	6003      	str	r3, [r0, #0]
   1cd8c:	6043      	str	r3, [r0, #4]
   1cd8e:	6083      	str	r3, [r0, #8]
   1cd90:	60c3      	str	r3, [r0, #12]
	 * using Read Static Addresses command.
	 */
	(void)memset(ir, 0x00, 16);

	/* Fill in ER if present */
	if ((NRF_FICR->ER[0] != UINT32_MAX) &&
   1cd92:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1cd96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
   1cd9a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cd9e:	d03f      	beq.n	1ce20 <hci_vendor_read_key_hierarchy_roots+0x98>
	    (NRF_FICR->ER[1] != UINT32_MAX) &&
   1cda0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1cda4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
	if ((NRF_FICR->ER[0] != UINT32_MAX) &&
   1cda8:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cdac:	d038      	beq.n	1ce20 <hci_vendor_read_key_hierarchy_roots+0x98>
	    (NRF_FICR->ER[2] != UINT32_MAX) &&
   1cdae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1cdb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	    (NRF_FICR->ER[1] != UINT32_MAX) &&
   1cdb6:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cdba:	d031      	beq.n	1ce20 <hci_vendor_read_key_hierarchy_roots+0x98>
	    (NRF_FICR->ER[3] != UINT32_MAX)) {
   1cdbc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1cdc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
	    (NRF_FICR->ER[2] != UINT32_MAX) &&
   1cdc4:	f1b3 3fff 	cmp.w	r3, #4294967295
   1cdc8:	d02a      	beq.n	1ce20 <hci_vendor_read_key_hierarchy_roots+0x98>
		sys_put_le32(NRF_FICR->ER[0], &er[0]);
   1cdca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1cdce:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	dst[0] = val;
   1cdd2:	700b      	strb	r3, [r1, #0]
	dst[1] = val >> 8;
   1cdd4:	f3c3 2007 	ubfx	r0, r3, #8, #8
   1cdd8:	7048      	strb	r0, [r1, #1]
	sys_put_le16(val >> 16, &dst[2]);
   1cdda:	0c18      	lsrs	r0, r3, #16
	dst[0] = val;
   1cddc:	7088      	strb	r0, [r1, #2]
	dst[1] = val >> 8;
   1cdde:	0e1b      	lsrs	r3, r3, #24
   1cde0:	70cb      	strb	r3, [r1, #3]
		sys_put_le32(NRF_FICR->ER[1], &er[4]);
   1cde2:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
	dst[0] = val;
   1cde6:	710b      	strb	r3, [r1, #4]
	dst[1] = val >> 8;
   1cde8:	f3c3 2007 	ubfx	r0, r3, #8, #8
   1cdec:	7148      	strb	r0, [r1, #5]
	sys_put_le16(val >> 16, &dst[2]);
   1cdee:	0c18      	lsrs	r0, r3, #16
	dst[0] = val;
   1cdf0:	7188      	strb	r0, [r1, #6]
	dst[1] = val >> 8;
   1cdf2:	0e1b      	lsrs	r3, r3, #24
   1cdf4:	71cb      	strb	r3, [r1, #7]
		sys_put_le32(NRF_FICR->ER[2], &er[8]);
   1cdf6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
	dst[0] = val;
   1cdfa:	720b      	strb	r3, [r1, #8]
	dst[1] = val >> 8;
   1cdfc:	f3c3 2007 	ubfx	r0, r3, #8, #8
   1ce00:	7248      	strb	r0, [r1, #9]
	sys_put_le16(val >> 16, &dst[2]);
   1ce02:	0c18      	lsrs	r0, r3, #16
	dst[0] = val;
   1ce04:	7288      	strb	r0, [r1, #10]
	dst[1] = val >> 8;
   1ce06:	0e1b      	lsrs	r3, r3, #24
   1ce08:	72cb      	strb	r3, [r1, #11]
		sys_put_le32(NRF_FICR->ER[3], &er[12]);
   1ce0a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
	dst[0] = val;
   1ce0e:	730b      	strb	r3, [r1, #12]
	dst[1] = val >> 8;
   1ce10:	f3c3 2207 	ubfx	r2, r3, #8, #8
   1ce14:	734a      	strb	r2, [r1, #13]
	sys_put_le16(val >> 16, &dst[2]);
   1ce16:	0c1a      	lsrs	r2, r3, #16
	dst[0] = val;
   1ce18:	738a      	strb	r2, [r1, #14]
	dst[1] = val >> 8;
   1ce1a:	0e1b      	lsrs	r3, r3, #24
   1ce1c:	73cb      	strb	r3, [r1, #15]
}
   1ce1e:	4770      	bx	lr
   1ce20:	2300      	movs	r3, #0
   1ce22:	600b      	str	r3, [r1, #0]
   1ce24:	604b      	str	r3, [r1, #4]
   1ce26:	608b      	str	r3, [r1, #8]
   1ce28:	60cb      	str	r3, [r1, #12]
	} else {
		/* Mark ER as invalid */
		(void)memset(er, 0x00, 16);
	}
}
   1ce2a:	4770      	bx	lr

0001ce2c <fixed_data_unref>:
}

static void fixed_data_unref(struct net_buf *buf, uint8_t *data)
{
	/* Nothing needed for fixed-size data pools */
}
   1ce2c:	4770      	bx	lr

0001ce2e <data_alloc>:
};

#endif /* CONFIG_HEAP_MEM_POOL_SIZE > 0 */

static uint8_t *data_alloc(struct net_buf *buf, size_t *size, k_timeout_t timeout)
{
   1ce2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1ce32:	4604      	mov	r4, r0
   1ce34:	460d      	mov	r5, r1
   1ce36:	4617      	mov	r7, r2
   1ce38:	461e      	mov	r6, r3
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1ce3a:	7980      	ldrb	r0, [r0, #6]
   1ce3c:	f7f3 fe68 	bl	10b10 <net_buf_pool_get>

	return pool->alloc->cb->alloc(buf, size, timeout);
   1ce40:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1ce42:	681b      	ldr	r3, [r3, #0]
   1ce44:	f8d3 8000 	ldr.w	r8, [r3]
   1ce48:	463a      	mov	r2, r7
   1ce4a:	4633      	mov	r3, r6
   1ce4c:	4629      	mov	r1, r5
   1ce4e:	4620      	mov	r0, r4
   1ce50:	47c0      	blx	r8
}
   1ce52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001ce56 <data_unref>:

	return pool->alloc->cb->ref(buf, data);
}

static void data_unref(struct net_buf *buf, uint8_t *data)
{
   1ce56:	b538      	push	{r3, r4, r5, lr}
   1ce58:	4604      	mov	r4, r0
   1ce5a:	460d      	mov	r5, r1
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1ce5c:	7980      	ldrb	r0, [r0, #6]
   1ce5e:	f7f3 fe57 	bl	10b10 <net_buf_pool_get>

	if (buf->flags & NET_BUF_EXTERNAL_DATA) {
   1ce62:	7963      	ldrb	r3, [r4, #5]
   1ce64:	f013 0f02 	tst.w	r3, #2
   1ce68:	d105      	bne.n	1ce76 <data_unref+0x20>
		return;
	}

	pool->alloc->cb->unref(buf, data);
   1ce6a:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1ce6c:	681b      	ldr	r3, [r3, #0]
   1ce6e:	689b      	ldr	r3, [r3, #8]
   1ce70:	4629      	mov	r1, r5
   1ce72:	4620      	mov	r0, r4
   1ce74:	4798      	blx	r3
}
   1ce76:	bd38      	pop	{r3, r4, r5, pc}

0001ce78 <net_buf_id>:
{
   1ce78:	b510      	push	{r4, lr}
   1ce7a:	4604      	mov	r4, r0
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1ce7c:	7980      	ldrb	r0, [r0, #6]
   1ce7e:	f7f3 fe47 	bl	10b10 <net_buf_pool_get>
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   1ce82:	7f03      	ldrb	r3, [r0, #28]
   1ce84:	3317      	adds	r3, #23
   1ce86:	f023 0303 	bic.w	r3, r3, #3
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   1ce8a:	6a80      	ldr	r0, [r0, #40]	; 0x28
   1ce8c:	1a20      	subs	r0, r4, r0
}
   1ce8e:	fbb0 f0f3 	udiv	r0, r0, r3
   1ce92:	bd10      	pop	{r4, pc}

0001ce94 <fixed_data_alloc>:
{
   1ce94:	b570      	push	{r4, r5, r6, lr}
   1ce96:	4604      	mov	r4, r0
   1ce98:	460d      	mov	r5, r1
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1ce9a:	7980      	ldrb	r0, [r0, #6]
   1ce9c:	f7f3 fe38 	bl	10b10 <net_buf_pool_get>
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   1cea0:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1cea2:	685b      	ldr	r3, [r3, #4]
	*size = MIN(fixed->data_size, *size);
   1cea4:	682a      	ldr	r2, [r5, #0]
   1cea6:	6819      	ldr	r1, [r3, #0]
   1cea8:	428a      	cmp	r2, r1
   1ceaa:	bf28      	it	cs
   1ceac:	460a      	movcs	r2, r1
   1ceae:	602a      	str	r2, [r5, #0]
	return fixed->data_pool + fixed->data_size * net_buf_id(buf);
   1ceb0:	685d      	ldr	r5, [r3, #4]
   1ceb2:	681e      	ldr	r6, [r3, #0]
   1ceb4:	4620      	mov	r0, r4
   1ceb6:	f7ff ffdf 	bl	1ce78 <net_buf_id>
}
   1ceba:	fb00 5006 	mla	r0, r0, r6, r5
   1cebe:	bd70      	pop	{r4, r5, r6, pc}

0001cec0 <net_buf_reset>:
	buf->len  = 0U;
   1cec0:	2300      	movs	r3, #0
   1cec2:	8183      	strh	r3, [r0, #12]
	buf->data = buf->__buf;
   1cec4:	6903      	ldr	r3, [r0, #16]
   1cec6:	6083      	str	r3, [r0, #8]
}
   1cec8:	4770      	bx	lr

0001ceca <net_buf_alloc_len>:
					int line)
#else
struct net_buf *net_buf_alloc_len(struct net_buf_pool *pool, size_t size,
				  k_timeout_t timeout)
#endif
{
   1ceca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1cece:	b082      	sub	sp, #8
   1ced0:	4605      	mov	r5, r0
   1ced2:	9101      	str	r1, [sp, #4]
   1ced4:	4616      	mov	r6, r2
   1ced6:	461f      	mov	r7, r3
	uint64_t end = sys_clock_timeout_end_calc(timeout);
   1ced8:	4610      	mov	r0, r2
   1ceda:	4619      	mov	r1, r3
   1cedc:	f001 fb2e 	bl	1e53c <sys_clock_timeout_end_calc>
   1cee0:	4680      	mov	r8, r0
   1cee2:	4689      	mov	r9, r1
	__asm__ volatile(
   1cee4:	f04f 0320 	mov.w	r3, #32
   1cee8:	f3ef 8a11 	mrs	sl, BASEPRI
   1ceec:	f383 8812 	msr	BASEPRI_MAX, r3
   1cef0:	f3bf 8f6f 	isb	sy
	key = k_spin_lock(&pool->lock);

	/* If there are uninitialized buffers we're guaranteed to succeed
	 * with the allocation one way or another.
	 */
	if (pool->uninit_count) {
   1cef4:	8b6b      	ldrh	r3, [r5, #26]
   1cef6:	2b00      	cmp	r3, #0
   1cef8:	d040      	beq.n	1cf7c <net_buf_alloc_len+0xb2>

		/* If this is not the first access to the pool, we can
		 * be opportunistic and try to fetch a previously used
		 * buffer from the LIFO with K_NO_WAIT.
		 */
		if (pool->uninit_count < pool->buf_count) {
   1cefa:	8b2a      	ldrh	r2, [r5, #24]
   1cefc:	4293      	cmp	r3, r2
   1cefe:	d20b      	bcs.n	1cf18 <net_buf_alloc_len+0x4e>
	return z_impl_k_queue_get(queue, timeout);
   1cf00:	2200      	movs	r2, #0
   1cf02:	2300      	movs	r3, #0
   1cf04:	4628      	mov	r0, r5
   1cf06:	f7f6 f945 	bl	13194 <z_impl_k_queue_get>
			buf = k_lifo_get(&pool->free, K_NO_WAIT);
			if (buf) {
   1cf0a:	4604      	mov	r4, r0
   1cf0c:	b120      	cbz	r0, 1cf18 <net_buf_alloc_len+0x4e>
	__asm__ volatile(
   1cf0e:	f38a 8811 	msr	BASEPRI, sl
   1cf12:	f3bf 8f6f 	isb	sy
				k_spin_unlock(&pool->lock, key);
				goto success;
   1cf16:	e015      	b.n	1cf44 <net_buf_alloc_len+0x7a>
			}
		}

		uninit_count = pool->uninit_count--;
   1cf18:	8b6a      	ldrh	r2, [r5, #26]
   1cf1a:	1e53      	subs	r3, r2, #1
   1cf1c:	836b      	strh	r3, [r5, #26]
   1cf1e:	f38a 8811 	msr	BASEPRI, sl
   1cf22:	f3bf 8f6f 	isb	sy
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   1cf26:	7f2c      	ldrb	r4, [r5, #28]
   1cf28:	3417      	adds	r4, #23
   1cf2a:	f024 0303 	bic.w	r3, r4, #3
	size_t byte_offset = (pool->buf_count - uninit_count) * struct_size;
   1cf2e:	8b2c      	ldrh	r4, [r5, #24]
   1cf30:	1aa2      	subs	r2, r4, r2
	buf = (struct net_buf *)(((uint8_t *)pool->__bufs) + byte_offset);
   1cf32:	6aac      	ldr	r4, [r5, #40]	; 0x28
   1cf34:	fb02 4403 	mla	r4, r2, r3, r4
	buf->pool_id = pool_id(pool);
   1cf38:	4628      	mov	r0, r5
   1cf3a:	f7f3 fddd 	bl	10af8 <pool_id>
   1cf3e:	71a0      	strb	r0, [r4, #6]
	buf->user_data_size = pool->user_data_size;
   1cf40:	7f2b      	ldrb	r3, [r5, #28]
   1cf42:	71e3      	strb	r3, [r4, #7]
	}

success:
	NET_BUF_DBG("allocated buf %p", buf);

	if (size) {
   1cf44:	9b01      	ldr	r3, [sp, #4]
   1cf46:	b39b      	cbz	r3, 1cfb0 <net_buf_alloc_len+0xe6>
#if __ASSERT_ON
		size_t req_size = size;
#endif
		if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
   1cf48:	ea56 0307 	orrs.w	r3, r6, r7
   1cf4c:	d005      	beq.n	1cf5a <net_buf_alloc_len+0x90>
   1cf4e:	f1b7 3fff 	cmp.w	r7, #4294967295
   1cf52:	bf08      	it	eq
   1cf54:	f1b6 3fff 	cmpeq.w	r6, #4294967295
   1cf58:	d11d      	bne.n	1cf96 <net_buf_alloc_len+0xcc>
			} else {
				timeout = Z_TIMEOUT_TICKS(remaining);
			}
		}

		buf->__buf = data_alloc(buf, &size, timeout);
   1cf5a:	4632      	mov	r2, r6
   1cf5c:	463b      	mov	r3, r7
   1cf5e:	a901      	add	r1, sp, #4
   1cf60:	4620      	mov	r0, r4
   1cf62:	f7ff ff64 	bl	1ce2e <data_alloc>
   1cf66:	4605      	mov	r5, r0
   1cf68:	6120      	str	r0, [r4, #16]
		if (!buf->__buf) {
   1cf6a:	bb18      	cbnz	r0, 1cfb4 <net_buf_alloc_len+0xea>
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1cf6c:	79a0      	ldrb	r0, [r4, #6]
   1cf6e:	f7f3 fdcf 	bl	10b10 <net_buf_pool_get>
	k_lifo_put(&pool->free, buf);
   1cf72:	4621      	mov	r1, r4
   1cf74:	f000 ffcd 	bl	1df12 <k_queue_prepend>
			NET_BUF_ERR("%s():%d: Failed to allocate data",
				    func, line);
			net_buf_destroy(buf);
			return NULL;
   1cf78:	462c      	mov	r4, r5
}
   1cf7a:	e025      	b.n	1cfc8 <net_buf_alloc_len+0xfe>
   1cf7c:	f38a 8811 	msr	BASEPRI, sl
   1cf80:	f3bf 8f6f 	isb	sy
   1cf84:	4632      	mov	r2, r6
   1cf86:	463b      	mov	r3, r7
   1cf88:	4628      	mov	r0, r5
   1cf8a:	f7f6 f903 	bl	13194 <z_impl_k_queue_get>
	if (!buf) {
   1cf8e:	4604      	mov	r4, r0
   1cf90:	2800      	cmp	r0, #0
   1cf92:	d1d7      	bne.n	1cf44 <net_buf_alloc_len+0x7a>
   1cf94:	e018      	b.n	1cfc8 <net_buf_alloc_len+0xfe>
			int64_t remaining = end - sys_clock_tick_get();
   1cf96:	f7f7 f87d 	bl	14094 <sys_clock_tick_get>
   1cf9a:	ebb8 0600 	subs.w	r6, r8, r0
   1cf9e:	eb69 0701 	sbc.w	r7, r9, r1
			if (remaining <= 0) {
   1cfa2:	2e01      	cmp	r6, #1
   1cfa4:	f177 0300 	sbcs.w	r3, r7, #0
   1cfa8:	dad7      	bge.n	1cf5a <net_buf_alloc_len+0x90>
				timeout = K_NO_WAIT;
   1cfaa:	2600      	movs	r6, #0
   1cfac:	4637      	mov	r7, r6
   1cfae:	e7d4      	b.n	1cf5a <net_buf_alloc_len+0x90>

#if __ASSERT_ON
		NET_BUF_ASSERT(req_size <= size);
#endif
	} else {
		buf->__buf = NULL;
   1cfb0:	2300      	movs	r3, #0
   1cfb2:	6123      	str	r3, [r4, #16]
	}

	buf->ref   = 1U;
   1cfb4:	2301      	movs	r3, #1
   1cfb6:	7123      	strb	r3, [r4, #4]
	buf->flags = 0U;
   1cfb8:	2300      	movs	r3, #0
   1cfba:	7163      	strb	r3, [r4, #5]
	buf->frags = NULL;
   1cfbc:	6023      	str	r3, [r4, #0]
	buf->size  = size;
   1cfbe:	9b01      	ldr	r3, [sp, #4]
   1cfc0:	81e3      	strh	r3, [r4, #14]
	net_buf_reset(buf);
   1cfc2:	4620      	mov	r0, r4
   1cfc4:	f7ff ff7c 	bl	1cec0 <net_buf_reset>
#if defined(CONFIG_NET_BUF_POOL_USAGE)
	atomic_dec(&pool->avail_count);
	__ASSERT_NO_MSG(atomic_get(&pool->avail_count) >= 0);
#endif
	return buf;
}
   1cfc8:	4620      	mov	r0, r4
   1cfca:	b002      	add	sp, #8
   1cfcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0001cfd0 <net_buf_alloc_fixed>:
				       line);
}
#else
struct net_buf *net_buf_alloc_fixed(struct net_buf_pool *pool,
				    k_timeout_t timeout)
{
   1cfd0:	b508      	push	{r3, lr}
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   1cfd2:	6a41      	ldr	r1, [r0, #36]	; 0x24
   1cfd4:	6849      	ldr	r1, [r1, #4]

	return net_buf_alloc_len(pool, fixed->data_size, timeout);
   1cfd6:	6809      	ldr	r1, [r1, #0]
   1cfd8:	f7ff ff77 	bl	1ceca <net_buf_alloc_len>
}
   1cfdc:	bd08      	pop	{r3, pc}

0001cfde <net_buf_get>:
struct net_buf *net_buf_get_debug(struct k_fifo *fifo, k_timeout_t timeout,
				  const char *func, int line)
#else
struct net_buf *net_buf_get(struct k_fifo *fifo, k_timeout_t timeout)
#endif
{
   1cfde:	b570      	push	{r4, r5, r6, lr}
   1cfe0:	4605      	mov	r5, r0
   1cfe2:	f7f6 f8d7 	bl	13194 <z_impl_k_queue_get>
	struct net_buf *buf, *frag;

	NET_BUF_DBG("%s():%d: fifo %p", func, line, fifo);

	buf = k_fifo_get(fifo, timeout);
	if (!buf) {
   1cfe6:	4606      	mov	r6, r0
   1cfe8:	b190      	cbz	r0, 1d010 <net_buf_get+0x32>
	}

	NET_BUF_DBG("%s():%d: buf %p fifo %p", func, line, buf, fifo);

	/* Get any fragments belonging to this buffer */
	for (frag = buf; (frag->flags & NET_BUF_FRAGS); frag = frag->frags) {
   1cfea:	4604      	mov	r4, r0
   1cfec:	e00a      	b.n	1d004 <net_buf_get+0x26>
   1cfee:	2200      	movs	r2, #0
   1cff0:	2300      	movs	r3, #0
   1cff2:	4628      	mov	r0, r5
   1cff4:	f7f6 f8ce 	bl	13194 <z_impl_k_queue_get>
		frag->frags = k_fifo_get(fifo, K_NO_WAIT);
   1cff8:	6020      	str	r0, [r4, #0]
		__ASSERT_NO_MSG(frag->frags);

		/* The fragments flag is only for FIFO-internal usage */
		frag->flags &= ~NET_BUF_FRAGS;
   1cffa:	7963      	ldrb	r3, [r4, #5]
   1cffc:	f023 0301 	bic.w	r3, r3, #1
   1d000:	7163      	strb	r3, [r4, #5]
	for (frag = buf; (frag->flags & NET_BUF_FRAGS); frag = frag->frags) {
   1d002:	4604      	mov	r4, r0
   1d004:	7963      	ldrb	r3, [r4, #5]
   1d006:	f013 0f01 	tst.w	r3, #1
   1d00a:	d1f0      	bne.n	1cfee <net_buf_get+0x10>
	}

	/* Mark the end of the fragment list */
	frag->frags = NULL;
   1d00c:	2300      	movs	r3, #0
   1d00e:	6023      	str	r3, [r4, #0]

	return buf;
}
   1d010:	4630      	mov	r0, r6
   1d012:	bd70      	pop	{r4, r5, r6, pc}

0001d014 <net_buf_simple_reserve>:
{
	__ASSERT_NO_MSG(buf);
	__ASSERT_NO_MSG(buf->len == 0U);
	NET_BUF_DBG("buf %p reserve %zu", buf, reserve);

	buf->data = buf->__buf + reserve;
   1d014:	6883      	ldr	r3, [r0, #8]
   1d016:	440b      	add	r3, r1
   1d018:	6003      	str	r3, [r0, #0]
}
   1d01a:	4770      	bx	lr

0001d01c <net_buf_put>:

	return buf;
}

void net_buf_put(struct k_fifo *fifo, struct net_buf *buf)
{
   1d01c:	b510      	push	{r4, lr}
	struct net_buf *tail;

	__ASSERT_NO_MSG(fifo);
	__ASSERT_NO_MSG(buf);

	for (tail = buf; tail->frags; tail = tail->frags) {
   1d01e:	460a      	mov	r2, r1
   1d020:	e004      	b.n	1d02c <net_buf_put+0x10>
		tail->flags |= NET_BUF_FRAGS;
   1d022:	7953      	ldrb	r3, [r2, #5]
   1d024:	f043 0301 	orr.w	r3, r3, #1
   1d028:	7153      	strb	r3, [r2, #5]
	for (tail = buf; tail->frags; tail = tail->frags) {
   1d02a:	4622      	mov	r2, r4
   1d02c:	6814      	ldr	r4, [r2, #0]
   1d02e:	2c00      	cmp	r4, #0
   1d030:	d1f7      	bne.n	1d022 <net_buf_put+0x6>
	}

	k_fifo_put_list(fifo, buf, tail);
   1d032:	f000 ff79 	bl	1df28 <k_queue_append_list>
}
   1d036:	bd10      	pop	{r4, pc}

0001d038 <net_buf_unref>:
#if defined(CONFIG_NET_BUF_LOG)
void net_buf_unref_debug(struct net_buf *buf, const char *func, int line)
#else
void net_buf_unref(struct net_buf *buf)
#endif
{
   1d038:	b538      	push	{r3, r4, r5, lr}
   1d03a:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(buf);

	while (buf) {
   1d03c:	e00a      	b.n	1d054 <net_buf_unref+0x1c>
		if (buf->__buf) {
			data_unref(buf, buf->__buf);
			buf->__buf = NULL;
		}

		buf->data = NULL;
   1d03e:	2300      	movs	r3, #0
   1d040:	60a3      	str	r3, [r4, #8]
		buf->frags = NULL;
   1d042:	6023      	str	r3, [r4, #0]

		pool = net_buf_pool_get(buf->pool_id);
   1d044:	79a0      	ldrb	r0, [r4, #6]
   1d046:	f7f3 fd63 	bl	10b10 <net_buf_pool_get>
#if defined(CONFIG_NET_BUF_POOL_USAGE)
		atomic_inc(&pool->avail_count);
		__ASSERT_NO_MSG(atomic_get(&pool->avail_count) <= pool->buf_count);
#endif

		if (pool->destroy) {
   1d04a:	6a03      	ldr	r3, [r0, #32]
   1d04c:	b193      	cbz	r3, 1d074 <net_buf_unref+0x3c>
			pool->destroy(buf);
   1d04e:	4620      	mov	r0, r4
   1d050:	4798      	blx	r3
{
   1d052:	462c      	mov	r4, r5
	while (buf) {
   1d054:	b1ac      	cbz	r4, 1d082 <net_buf_unref+0x4a>
		struct net_buf *frags = buf->frags;
   1d056:	6825      	ldr	r5, [r4, #0]
		if (--buf->ref > 0) {
   1d058:	7923      	ldrb	r3, [r4, #4]
   1d05a:	3b01      	subs	r3, #1
   1d05c:	b2db      	uxtb	r3, r3
   1d05e:	7123      	strb	r3, [r4, #4]
   1d060:	b97b      	cbnz	r3, 1d082 <net_buf_unref+0x4a>
		if (buf->__buf) {
   1d062:	6921      	ldr	r1, [r4, #16]
   1d064:	2900      	cmp	r1, #0
   1d066:	d0ea      	beq.n	1d03e <net_buf_unref+0x6>
			data_unref(buf, buf->__buf);
   1d068:	4620      	mov	r0, r4
   1d06a:	f7ff fef4 	bl	1ce56 <data_unref>
			buf->__buf = NULL;
   1d06e:	2300      	movs	r3, #0
   1d070:	6123      	str	r3, [r4, #16]
   1d072:	e7e4      	b.n	1d03e <net_buf_unref+0x6>
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1d074:	79a0      	ldrb	r0, [r4, #6]
   1d076:	f7f3 fd4b 	bl	10b10 <net_buf_pool_get>
	k_lifo_put(&pool->free, buf);
   1d07a:	4621      	mov	r1, r4
   1d07c:	f000 ff49 	bl	1df12 <k_queue_prepend>
}
   1d080:	e7e7      	b.n	1d052 <net_buf_unref+0x1a>
			net_buf_destroy(buf);
		}

		buf = frags;
	}
}
   1d082:	bd38      	pop	{r3, r4, r5, pc}

0001d084 <net_buf_ref>:
{
	__ASSERT_NO_MSG(buf);

	NET_BUF_DBG("buf %p (old) ref %u pool_id %u",
		    buf, buf->ref, buf->pool_id);
	buf->ref++;
   1d084:	7902      	ldrb	r2, [r0, #4]
   1d086:	3201      	adds	r2, #1
   1d088:	7102      	strb	r2, [r0, #4]
	return buf;
}
   1d08a:	4770      	bx	lr

0001d08c <net_buf_frag_last>:

	return clone;
}

struct net_buf *net_buf_frag_last(struct net_buf *buf)
{
   1d08c:	4603      	mov	r3, r0
	__ASSERT_NO_MSG(buf);

	while (buf->frags) {
   1d08e:	4618      	mov	r0, r3
   1d090:	681b      	ldr	r3, [r3, #0]
   1d092:	2b00      	cmp	r3, #0
   1d094:	d1fb      	bne.n	1d08e <net_buf_frag_last+0x2>
		buf = buf->frags;
	}

	return buf;
}
   1d096:	4770      	bx	lr

0001d098 <net_buf_frag_insert>:

void net_buf_frag_insert(struct net_buf *parent, struct net_buf *frag)
{
   1d098:	b570      	push	{r4, r5, r6, lr}
   1d09a:	4604      	mov	r4, r0
   1d09c:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(parent);
	__ASSERT_NO_MSG(frag);

	if (parent->frags) {
   1d09e:	6806      	ldr	r6, [r0, #0]
   1d0a0:	b11e      	cbz	r6, 1d0aa <net_buf_frag_insert+0x12>
		net_buf_frag_last(frag)->frags = parent->frags;
   1d0a2:	4608      	mov	r0, r1
   1d0a4:	f7ff fff2 	bl	1d08c <net_buf_frag_last>
   1d0a8:	6006      	str	r6, [r0, #0]
	}
	/* Take ownership of the fragment reference */
	parent->frags = frag;
   1d0aa:	6025      	str	r5, [r4, #0]
}
   1d0ac:	bd70      	pop	{r4, r5, r6, pc}

0001d0ae <net_buf_frag_add>:

struct net_buf *net_buf_frag_add(struct net_buf *head, struct net_buf *frag)
{
   1d0ae:	b538      	push	{r3, r4, r5, lr}
   1d0b0:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(frag);

	if (!head) {
   1d0b2:	b138      	cbz	r0, 1d0c4 <net_buf_frag_add+0x16>
   1d0b4:	4604      	mov	r4, r0
		return net_buf_ref(frag);
	}

	net_buf_frag_insert(net_buf_frag_last(head), frag);
   1d0b6:	f7ff ffe9 	bl	1d08c <net_buf_frag_last>
   1d0ba:	4629      	mov	r1, r5
   1d0bc:	f7ff ffec 	bl	1d098 <net_buf_frag_insert>

	return head;
   1d0c0:	4620      	mov	r0, r4
}
   1d0c2:	bd38      	pop	{r3, r4, r5, pc}
		return net_buf_ref(frag);
   1d0c4:	4608      	mov	r0, r1
   1d0c6:	f7ff ffdd 	bl	1d084 <net_buf_ref>
   1d0ca:	e7fa      	b.n	1d0c2 <net_buf_frag_add+0x14>

0001d0cc <net_buf_frag_del>:
				       struct net_buf *frag,
				       const char *func, int line)
#else
struct net_buf *net_buf_frag_del(struct net_buf *parent, struct net_buf *frag)
#endif
{
   1d0cc:	b510      	push	{r4, lr}
	struct net_buf *next_frag;

	__ASSERT_NO_MSG(frag);

	if (parent) {
   1d0ce:	b108      	cbz	r0, 1d0d4 <net_buf_frag_del+0x8>
		__ASSERT_NO_MSG(parent->frags);
		__ASSERT_NO_MSG(parent->frags == frag);
		parent->frags = frag->frags;
   1d0d0:	680a      	ldr	r2, [r1, #0]
   1d0d2:	6002      	str	r2, [r0, #0]
	}

	next_frag = frag->frags;
   1d0d4:	680c      	ldr	r4, [r1, #0]

	frag->frags = NULL;
   1d0d6:	2300      	movs	r3, #0
   1d0d8:	600b      	str	r3, [r1, #0]

#if defined(CONFIG_NET_BUF_LOG)
	net_buf_unref_debug(frag, func, line);
#else
	net_buf_unref(frag);
   1d0da:	4608      	mov	r0, r1
   1d0dc:	f7ff ffac 	bl	1d038 <net_buf_unref>
#endif

	return next_frag;
}
   1d0e0:	4620      	mov	r0, r4
   1d0e2:	bd10      	pop	{r4, pc}

0001d0e4 <net_buf_simple_add>:
	return buf->data + buf->len;
   1d0e4:	6802      	ldr	r2, [r0, #0]
   1d0e6:	8883      	ldrh	r3, [r0, #4]

	NET_BUF_SIMPLE_DBG("buf %p len %zu", buf, len);

	__ASSERT_NO_MSG(net_buf_simple_tailroom(buf) >= len);

	buf->len += len;
   1d0e8:	4419      	add	r1, r3
   1d0ea:	8081      	strh	r1, [r0, #4]
	return tail;
}
   1d0ec:	18d0      	adds	r0, r2, r3
   1d0ee:	4770      	bx	lr

0001d0f0 <net_buf_simple_add_mem>:

void *net_buf_simple_add_mem(struct net_buf_simple *buf, const void *mem,
			     size_t len)
{
   1d0f0:	b538      	push	{r3, r4, r5, lr}
   1d0f2:	460d      	mov	r5, r1
   1d0f4:	4614      	mov	r4, r2
	NET_BUF_SIMPLE_DBG("buf %p len %zu", buf, len);

	return memcpy(net_buf_simple_add(buf, len), mem, len);
   1d0f6:	4611      	mov	r1, r2
   1d0f8:	f7ff fff4 	bl	1d0e4 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1d0fc:	4622      	mov	r2, r4
   1d0fe:	4629      	mov	r1, r5
   1d100:	f7e4 f8fc 	bl	12fc <memcpy>
}
   1d104:	bd38      	pop	{r3, r4, r5, pc}

0001d106 <net_buf_simple_pull>:

	sys_put_be64(val, net_buf_simple_push(buf, sizeof(val)));
}

void *net_buf_simple_pull(struct net_buf_simple *buf, size_t len)
{
   1d106:	4603      	mov	r3, r0
	NET_BUF_SIMPLE_DBG("buf %p len %zu", buf, len);

	__ASSERT_NO_MSG(buf->len >= len);

	buf->len -= len;
   1d108:	8882      	ldrh	r2, [r0, #4]
   1d10a:	1a52      	subs	r2, r2, r1
   1d10c:	8082      	strh	r2, [r0, #4]
	return buf->data += len;
   1d10e:	6800      	ldr	r0, [r0, #0]
   1d110:	4408      	add	r0, r1
   1d112:	6018      	str	r0, [r3, #0]
}
   1d114:	4770      	bx	lr

0001d116 <net_buf_simple_pull_mem>:

void *net_buf_simple_pull_mem(struct net_buf_simple *buf, size_t len)
{
   1d116:	4603      	mov	r3, r0
	void *data = buf->data;
   1d118:	6800      	ldr	r0, [r0, #0]

	NET_BUF_SIMPLE_DBG("buf %p len %zu", buf, len);

	__ASSERT_NO_MSG(buf->len >= len);

	buf->len -= len;
   1d11a:	889a      	ldrh	r2, [r3, #4]
   1d11c:	1a52      	subs	r2, r2, r1
   1d11e:	809a      	strh	r2, [r3, #4]
	buf->data += len;
   1d120:	4401      	add	r1, r0
   1d122:	6019      	str	r1, [r3, #0]

	return data;
}
   1d124:	4770      	bx	lr

0001d126 <net_buf_simple_pull_u8>:

uint8_t net_buf_simple_pull_u8(struct net_buf_simple *buf)
{
   1d126:	b510      	push	{r4, lr}
	uint8_t val;

	val = buf->data[0];
   1d128:	6803      	ldr	r3, [r0, #0]
   1d12a:	781c      	ldrb	r4, [r3, #0]
	net_buf_simple_pull(buf, 1);
   1d12c:	2101      	movs	r1, #1
   1d12e:	f7ff ffea 	bl	1d106 <net_buf_simple_pull>

	return val;
}
   1d132:	4620      	mov	r0, r4
   1d134:	bd10      	pop	{r4, pc}

0001d136 <net_buf_simple_headroom>:
	return sys_be64_to_cpu(val);
}

size_t net_buf_simple_headroom(struct net_buf_simple *buf)
{
	return buf->data - buf->__buf;
   1d136:	6802      	ldr	r2, [r0, #0]
   1d138:	6880      	ldr	r0, [r0, #8]
}
   1d13a:	1a10      	subs	r0, r2, r0
   1d13c:	4770      	bx	lr

0001d13e <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
   1d13e:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
   1d140:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   1d144:	0089      	lsls	r1, r1, #2
   1d146:	3138      	adds	r1, #56	; 0x38
}
   1d148:	4408      	add	r0, r1
   1d14a:	4770      	bx	lr

0001d14c <get_sub_config>:
	const struct nrf_clock_control_config *config =
   1d14c:	6840      	ldr	r0, [r0, #4]
}
   1d14e:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   1d152:	4770      	bx	lr

0001d154 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
   1d154:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
   1d156:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
   1d15a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
   1d15e:	4770      	bx	lr

0001d160 <get_status>:
{
   1d160:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
   1d162:	b2c9      	uxtb	r1, r1
   1d164:	f7ff ffeb 	bl	1d13e <get_sub_data>
   1d168:	6880      	ldr	r0, [r0, #8]
}
   1d16a:	f000 0007 	and.w	r0, r0, #7
   1d16e:	bd08      	pop	{r3, pc}

0001d170 <set_off_state>:
	__asm__ volatile(
   1d170:	f04f 0320 	mov.w	r3, #32
   1d174:	f3ef 8211 	mrs	r2, BASEPRI
   1d178:	f383 8812 	msr	BASEPRI_MAX, r3
   1d17c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   1d180:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   1d182:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
   1d186:	d001      	beq.n	1d18c <set_off_state+0x1c>
   1d188:	428b      	cmp	r3, r1
   1d18a:	d107      	bne.n	1d19c <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
   1d18c:	2301      	movs	r3, #1
   1d18e:	6003      	str	r3, [r0, #0]
	int err = 0;
   1d190:	2000      	movs	r0, #0
	__asm__ volatile(
   1d192:	f382 8811 	msr	BASEPRI, r2
   1d196:	f3bf 8f6f 	isb	sy
}
   1d19a:	4770      	bx	lr
		err = -EPERM;
   1d19c:	f04f 30ff 	mov.w	r0, #4294967295
   1d1a0:	e7f7      	b.n	1d192 <set_off_state+0x22>

0001d1a2 <set_starting_state>:
	__asm__ volatile(
   1d1a2:	f04f 0320 	mov.w	r3, #32
   1d1a6:	f3ef 8211 	mrs	r2, BASEPRI
   1d1aa:	f383 8812 	msr	BASEPRI_MAX, r3
   1d1ae:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   1d1b2:	6803      	ldr	r3, [r0, #0]
   1d1b4:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   1d1b8:	f003 0307 	and.w	r3, r3, #7
   1d1bc:	2b01      	cmp	r3, #1
   1d1be:	d008      	beq.n	1d1d2 <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
   1d1c0:	458c      	cmp	ip, r1
   1d1c2:	d009      	beq.n	1d1d8 <set_starting_state+0x36>
		err = -EPERM;
   1d1c4:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
   1d1c8:	f382 8811 	msr	BASEPRI, r2
   1d1cc:	f3bf 8f6f 	isb	sy
}
   1d1d0:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   1d1d2:	6001      	str	r1, [r0, #0]
	int err = 0;
   1d1d4:	2000      	movs	r0, #0
   1d1d6:	e7f7      	b.n	1d1c8 <set_starting_state+0x26>
		err = -EALREADY;
   1d1d8:	f06f 0077 	mvn.w	r0, #119	; 0x77
   1d1dc:	e7f4      	b.n	1d1c8 <set_starting_state+0x26>

0001d1de <set_on_state>:
	__asm__ volatile(
   1d1de:	f04f 0320 	mov.w	r3, #32
   1d1e2:	f3ef 8211 	mrs	r2, BASEPRI
   1d1e6:	f383 8812 	msr	BASEPRI_MAX, r3
   1d1ea:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   1d1ee:	6803      	ldr	r3, [r0, #0]
   1d1f0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   1d1f4:	f043 0302 	orr.w	r3, r3, #2
   1d1f8:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   1d1fa:	f382 8811 	msr	BASEPRI, r2
   1d1fe:	f3bf 8f6f 	isb	sy
}
   1d202:	4770      	bx	lr

0001d204 <clkstarted_handle>:
{
   1d204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d206:	4606      	mov	r6, r0
   1d208:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
   1d20a:	f7ff ff98 	bl	1d13e <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
   1d20e:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
   1d210:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
   1d212:	2300      	movs	r3, #0
   1d214:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
   1d218:	f7ff ffe1 	bl	1d1de <set_on_state>
	if (callback) {
   1d21c:	b11d      	cbz	r5, 1d226 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
   1d21e:	463a      	mov	r2, r7
   1d220:	4621      	mov	r1, r4
   1d222:	4630      	mov	r0, r6
   1d224:	47a8      	blx	r5
}
   1d226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001d228 <stop>:
{
   1d228:	b570      	push	{r4, r5, r6, lr}
   1d22a:	4606      	mov	r6, r0
   1d22c:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   1d22e:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   1d230:	4621      	mov	r1, r4
   1d232:	f7ff ff84 	bl	1d13e <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
   1d236:	4629      	mov	r1, r5
   1d238:	3008      	adds	r0, #8
   1d23a:	f7ff ff99 	bl	1d170 <set_off_state>
	if (err < 0) {
   1d23e:	2800      	cmp	r0, #0
   1d240:	db06      	blt.n	1d250 <stop+0x28>
	get_sub_config(dev, type)->stop();
   1d242:	4621      	mov	r1, r4
   1d244:	4630      	mov	r0, r6
   1d246:	f7ff ff81 	bl	1d14c <get_sub_config>
   1d24a:	6843      	ldr	r3, [r0, #4]
   1d24c:	4798      	blx	r3
	return 0;
   1d24e:	2000      	movs	r0, #0
}
   1d250:	bd70      	pop	{r4, r5, r6, pc}

0001d252 <api_stop>:
{
   1d252:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
   1d254:	2280      	movs	r2, #128	; 0x80
   1d256:	f7ff ffe7 	bl	1d228 <stop>
}
   1d25a:	bd08      	pop	{r3, pc}

0001d25c <async_start>:
{
   1d25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1d260:	4606      	mov	r6, r0
   1d262:	4690      	mov	r8, r2
   1d264:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   1d266:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   1d268:	4629      	mov	r1, r5
   1d26a:	f7ff ff68 	bl	1d13e <get_sub_data>
   1d26e:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
   1d270:	9906      	ldr	r1, [sp, #24]
   1d272:	3008      	adds	r0, #8
   1d274:	f7ff ff95 	bl	1d1a2 <set_starting_state>
	if (err < 0) {
   1d278:	2800      	cmp	r0, #0
   1d27a:	db09      	blt.n	1d290 <async_start+0x34>
	subdata->cb = cb;
   1d27c:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
   1d280:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
   1d282:	4629      	mov	r1, r5
   1d284:	4630      	mov	r0, r6
   1d286:	f7ff ff61 	bl	1d14c <get_sub_config>
   1d28a:	6803      	ldr	r3, [r0, #0]
   1d28c:	4798      	blx	r3
	return 0;
   1d28e:	2000      	movs	r0, #0
}
   1d290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001d294 <api_start>:
{
   1d294:	b510      	push	{r4, lr}
   1d296:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
   1d298:	2480      	movs	r4, #128	; 0x80
   1d29a:	9400      	str	r4, [sp, #0]
   1d29c:	f7ff ffde 	bl	1d25c <async_start>
}
   1d2a0:	b002      	add	sp, #8
   1d2a2:	bd10      	pop	{r4, pc}

0001d2a4 <onoff_started_callback>:
{
   1d2a4:	b510      	push	{r4, lr}
   1d2a6:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
   1d2a8:	b2c9      	uxtb	r1, r1
   1d2aa:	f7ff ff53 	bl	1d154 <get_onoff_manager>
	notify(mgr, 0);
   1d2ae:	2100      	movs	r1, #0
   1d2b0:	47a0      	blx	r4
}
   1d2b2:	bd10      	pop	{r4, pc}

0001d2b4 <hfclk_start>:
{
   1d2b4:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   1d2b6:	2001      	movs	r0, #1
   1d2b8:	f000 fc17 	bl	1daea <nrfx_clock_start>
}
   1d2bc:	bd08      	pop	{r3, pc}

0001d2be <lfclk_start>:
{
   1d2be:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   1d2c0:	2000      	movs	r0, #0
   1d2c2:	f000 fc12 	bl	1daea <nrfx_clock_start>
}
   1d2c6:	bd08      	pop	{r3, pc}

0001d2c8 <hfclk_stop>:
{
   1d2c8:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   1d2ca:	2001      	movs	r0, #1
   1d2cc:	f000 fc5d 	bl	1db8a <nrfx_clock_stop>
}
   1d2d0:	bd08      	pop	{r3, pc}

0001d2d2 <lfclk_stop>:
{
   1d2d2:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   1d2d4:	2000      	movs	r0, #0
   1d2d6:	f000 fc58 	bl	1db8a <nrfx_clock_stop>
}
   1d2da:	bd08      	pop	{r3, pc}

0001d2dc <blocking_start_callback>:
{
   1d2dc:	b508      	push	{r3, lr}
   1d2de:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   1d2e0:	f7f5 ff92 	bl	13208 <z_impl_k_sem_give>
}
   1d2e4:	bd08      	pop	{r3, pc}

0001d2e6 <get_drive>:
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   1d2e6:	f420 70fc 	bic.w	r0, r0, #504	; 0x1f8
   1d2ea:	f020 0001 	bic.w	r0, r0, #1
   1d2ee:	0540      	lsls	r0, r0, #21
   1d2f0:	0d40      	lsrs	r0, r0, #21
   1d2f2:	f240 2306 	movw	r3, #518	; 0x206
   1d2f6:	4298      	cmp	r0, r3
   1d2f8:	d033      	beq.n	1d362 <get_drive+0x7c>
   1d2fa:	d816      	bhi.n	1d32a <get_drive+0x44>
   1d2fc:	2806      	cmp	r0, #6
   1d2fe:	d02c      	beq.n	1d35a <get_drive+0x74>
   1d300:	d906      	bls.n	1d310 <get_drive+0x2a>
   1d302:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   1d306:	d10d      	bne.n	1d324 <get_drive+0x3e>
		*drive = NRF_GPIO_PIN_H0S1;
   1d308:	2301      	movs	r3, #1
   1d30a:	700b      	strb	r3, [r1, #0]
	int err = 0;
   1d30c:	2000      	movs	r0, #0
		break;
   1d30e:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   1d310:	b300      	cbz	r0, 1d354 <get_drive+0x6e>
   1d312:	2802      	cmp	r0, #2
   1d314:	d103      	bne.n	1d31e <get_drive+0x38>
		*drive = NRF_GPIO_PIN_D0S1;
   1d316:	2304      	movs	r3, #4
   1d318:	700b      	strb	r3, [r1, #0]
	int err = 0;
   1d31a:	2000      	movs	r0, #0
		break;
   1d31c:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   1d31e:	f06f 0015 	mvn.w	r0, #21
   1d322:	4770      	bx	lr
   1d324:	f06f 0015 	mvn.w	r0, #21
   1d328:	4770      	bx	lr
   1d32a:	f240 4302 	movw	r3, #1026	; 0x402
   1d32e:	4298      	cmp	r0, r3
   1d330:	d01b      	beq.n	1d36a <get_drive+0x84>
   1d332:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
   1d336:	d103      	bne.n	1d340 <get_drive+0x5a>
		*drive = NRF_GPIO_PIN_H0H1;
   1d338:	2303      	movs	r3, #3
   1d33a:	700b      	strb	r3, [r1, #0]
	int err = 0;
   1d33c:	2000      	movs	r0, #0
		break;
   1d33e:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   1d340:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
   1d344:	d103      	bne.n	1d34e <get_drive+0x68>
		*drive = NRF_GPIO_PIN_S0H1;
   1d346:	2302      	movs	r3, #2
   1d348:	700b      	strb	r3, [r1, #0]
	int err = 0;
   1d34a:	2000      	movs	r0, #0
		break;
   1d34c:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   1d34e:	f06f 0015 	mvn.w	r0, #21
   1d352:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
   1d354:	2000      	movs	r0, #0
   1d356:	7008      	strb	r0, [r1, #0]
		break;
   1d358:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
   1d35a:	2306      	movs	r3, #6
   1d35c:	700b      	strb	r3, [r1, #0]
	int err = 0;
   1d35e:	2000      	movs	r0, #0
		break;
   1d360:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
   1d362:	2307      	movs	r3, #7
   1d364:	700b      	strb	r3, [r1, #0]
	int err = 0;
   1d366:	2000      	movs	r0, #0
		break;
   1d368:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
   1d36a:	2305      	movs	r3, #5
   1d36c:	700b      	strb	r3, [r1, #0]
	int err = 0;
   1d36e:	2000      	movs	r0, #0
}
   1d370:	4770      	bx	lr

0001d372 <get_pull>:
	if (flags & GPIO_PULL_UP) {
   1d372:	f010 0f10 	tst.w	r0, #16
   1d376:	d104      	bne.n	1d382 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
   1d378:	f010 0f20 	tst.w	r0, #32
   1d37c:	d103      	bne.n	1d386 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
   1d37e:	2000      	movs	r0, #0
   1d380:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
   1d382:	2003      	movs	r0, #3
   1d384:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
   1d386:	2001      	movs	r0, #1
}
   1d388:	4770      	bx	lr

0001d38a <gpio_nrfx_port_get_raw>:
	return port->config;
   1d38a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1d38c:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   1d38e:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
   1d392:	600b      	str	r3, [r1, #0]
}
   1d394:	2000      	movs	r0, #0
   1d396:	4770      	bx	lr

0001d398 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
   1d398:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1d39a:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
   1d39c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
   1d3a0:	4042      	eors	r2, r0
   1d3a2:	400a      	ands	r2, r1
   1d3a4:	4042      	eors	r2, r0
    p_reg->OUT = value;
   1d3a6:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
   1d3aa:	2000      	movs	r0, #0
   1d3ac:	4770      	bx	lr

0001d3ae <gpio_nrfx_port_set_bits_raw>:
	return port->config;
   1d3ae:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1d3b0:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
   1d3b2:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
   1d3b6:	2000      	movs	r0, #0
   1d3b8:	4770      	bx	lr

0001d3ba <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
   1d3ba:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1d3bc:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
   1d3be:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
   1d3c2:	2000      	movs	r0, #0
   1d3c4:	4770      	bx	lr

0001d3c6 <gpio_nrfx_port_toggle_bits>:
	return port->config;
   1d3c6:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1d3c8:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   1d3ca:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
   1d3ce:	404b      	eors	r3, r1
    p_reg->OUT = value;
   1d3d0:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
   1d3d4:	2000      	movs	r0, #0
   1d3d6:	4770      	bx	lr

0001d3d8 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
   1d3d8:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
   1d3dc:	d007      	beq.n	1d3ee <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   1d3de:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
   1d3e2:	d00d      	beq.n	1d400 <get_trigger+0x28>
   1d3e4:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
   1d3e8:	d008      	beq.n	1d3fc <get_trigger+0x24>
   1d3ea:	2001      	movs	r0, #1
}
   1d3ec:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
   1d3ee:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
   1d3f2:	d001      	beq.n	1d3f8 <get_trigger+0x20>
   1d3f4:	2005      	movs	r0, #5
   1d3f6:	4770      	bx	lr
   1d3f8:	2004      	movs	r0, #4
   1d3fa:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   1d3fc:	2002      	movs	r0, #2
   1d3fe:	4770      	bx	lr
   1d400:	2003      	movs	r0, #3
   1d402:	4770      	bx	lr

0001d404 <gpio_nrfx_manage_callback>:
{
   1d404:	b410      	push	{r4}
	return port->data;
   1d406:	6904      	ldr	r4, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   1d408:	f104 0c04 	add.w	ip, r4, #4
	return list->head;
   1d40c:	6863      	ldr	r3, [r4, #4]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
   1d40e:	b1fb      	cbz	r3, 1d450 <gpio_nrfx_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   1d410:	2000      	movs	r0, #0
   1d412:	e00d      	b.n	1d430 <gpio_nrfx_manage_callback+0x2c>
	return node->next;
   1d414:	680b      	ldr	r3, [r1, #0]
	list->head = node;
   1d416:	6063      	str	r3, [r4, #4]
	return list->tail;
   1d418:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
   1d41c:	4281      	cmp	r1, r0
   1d41e:	d112      	bne.n	1d446 <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
   1d420:	f8cc 3004 	str.w	r3, [ip, #4]
}
   1d424:	e00f      	b.n	1d446 <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
   1d426:	f8cc 0004 	str.w	r0, [ip, #4]
}
   1d42a:	e00c      	b.n	1d446 <gpio_nrfx_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   1d42c:	4618      	mov	r0, r3
   1d42e:	681b      	ldr	r3, [r3, #0]
   1d430:	b163      	cbz	r3, 1d44c <gpio_nrfx_manage_callback+0x48>
   1d432:	4299      	cmp	r1, r3
   1d434:	d1fa      	bne.n	1d42c <gpio_nrfx_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
   1d436:	2800      	cmp	r0, #0
   1d438:	d0ec      	beq.n	1d414 <gpio_nrfx_manage_callback+0x10>
	return node->next;
   1d43a:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
   1d43c:	6003      	str	r3, [r0, #0]
	return list->tail;
   1d43e:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
   1d442:	4299      	cmp	r1, r3
   1d444:	d0ef      	beq.n	1d426 <gpio_nrfx_manage_callback+0x22>
	parent->next = child;
   1d446:	2300      	movs	r3, #0
   1d448:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   1d44a:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
   1d44c:	b903      	cbnz	r3, 1d450 <gpio_nrfx_manage_callback+0x4c>
			if (!set) {
   1d44e:	b162      	cbz	r2, 1d46a <gpio_nrfx_manage_callback+0x66>
				return -EINVAL;
			}
		}
	}

	if (set) {
   1d450:	b172      	cbz	r2, 1d470 <gpio_nrfx_manage_callback+0x6c>
	return list->head;
   1d452:	6863      	ldr	r3, [r4, #4]
	parent->next = child;
   1d454:	600b      	str	r3, [r1, #0]
	list->head = node;
   1d456:	6061      	str	r1, [r4, #4]
	return list->tail;
   1d458:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
   1d45c:	b10b      	cbz	r3, 1d462 <gpio_nrfx_manage_callback+0x5e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
   1d45e:	2000      	movs	r0, #0
   1d460:	e007      	b.n	1d472 <gpio_nrfx_manage_callback+0x6e>
	list->tail = node;
   1d462:	f8cc 1004 	str.w	r1, [ip, #4]
   1d466:	2000      	movs	r0, #0
}
   1d468:	e003      	b.n	1d472 <gpio_nrfx_manage_callback+0x6e>
				return -EINVAL;
   1d46a:	f06f 0015 	mvn.w	r0, #21
   1d46e:	e000      	b.n	1d472 <gpio_nrfx_manage_callback+0x6e>
	return 0;
   1d470:	2000      	movs	r0, #0
}
   1d472:	bc10      	pop	{r4}
   1d474:	4770      	bx	lr

0001d476 <nrfx_gpio_handler>:
{
   1d476:	b570      	push	{r4, r5, r6, lr}
    *p_pin = pin_number & 0x1F;
   1d478:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
   1d47c:	0940      	lsrs	r0, r0, #5
   1d47e:	f7f3 fd45 	bl	10f0c <get_dev>
	if (port == NULL) {
   1d482:	b1d8      	cbz	r0, 1d4bc <nrfx_gpio_handler+0x46>
   1d484:	4606      	mov	r6, r0
	return port->data;
   1d486:	6903      	ldr	r3, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
   1d488:	2501      	movs	r5, #1
   1d48a:	40a5      	lsls	r5, r4
	return list->head;
   1d48c:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   1d48e:	b119      	cbz	r1, 1d498 <nrfx_gpio_handler+0x22>
   1d490:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
   1d492:	b149      	cbz	r1, 1d4a8 <nrfx_gpio_handler+0x32>
	return node->next;
   1d494:	680c      	ldr	r4, [r1, #0]
   1d496:	e007      	b.n	1d4a8 <nrfx_gpio_handler+0x32>
   1d498:	460c      	mov	r4, r1
   1d49a:	e005      	b.n	1d4a8 <nrfx_gpio_handler+0x32>
   1d49c:	b164      	cbz	r4, 1d4b8 <nrfx_gpio_handler+0x42>
   1d49e:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
   1d4a0:	b104      	cbz	r4, 1d4a4 <nrfx_gpio_handler+0x2e>
	return node->next;
   1d4a2:	6823      	ldr	r3, [r4, #0]
   1d4a4:	4621      	mov	r1, r4
   1d4a6:	461c      	mov	r4, r3
   1d4a8:	b141      	cbz	r1, 1d4bc <nrfx_gpio_handler+0x46>
		if (cb->pin_mask & pins) {
   1d4aa:	688a      	ldr	r2, [r1, #8]
   1d4ac:	402a      	ands	r2, r5
   1d4ae:	d0f5      	beq.n	1d49c <nrfx_gpio_handler+0x26>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
   1d4b0:	684b      	ldr	r3, [r1, #4]
   1d4b2:	4630      	mov	r0, r6
   1d4b4:	4798      	blx	r3
   1d4b6:	e7f1      	b.n	1d49c <nrfx_gpio_handler+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   1d4b8:	4623      	mov	r3, r4
   1d4ba:	e7f3      	b.n	1d4a4 <nrfx_gpio_handler+0x2e>
}
   1d4bc:	bd70      	pop	{r4, r5, r6, pc}

0001d4be <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
   1d4be:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   1d4c0:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   1d4c2:	f04f 0120 	mov.w	r1, #32
   1d4c6:	f3ef 8211 	mrs	r2, BASEPRI
   1d4ca:	f381 8812 	msr	BASEPRI_MAX, r1
   1d4ce:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d4d2:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   1d4d6:	b131      	cbz	r1, 1d4e6 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d4d8:	2100      	movs	r1, #0
   1d4da:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   1d4de:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d4e2:	2101      	movs	r1, #1
   1d4e4:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   1d4e6:	f382 8811 	msr	BASEPRI, r2
   1d4ea:	f3bf 8f6f 	isb	sy
}
   1d4ee:	4770      	bx	lr

0001d4f0 <uarte_nrfx_isr_int>:
{
   1d4f0:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
   1d4f2:	6845      	ldr	r5, [r0, #4]
	return config->uarte_regs;
   1d4f4:	682c      	ldr	r4, [r5, #0]
    return p_reg->INTENSET & mask;
   1d4f6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
   1d4fa:	f413 7f80 	tst.w	r3, #256	; 0x100
   1d4fe:	d002      	beq.n	1d506 <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d500:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
   1d504:	b9d3      	cbnz	r3, 1d53c <uarte_nrfx_isr_int+0x4c>
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1d506:	686b      	ldr	r3, [r5, #4]
   1d508:	f013 0f10 	tst.w	r3, #16
   1d50c:	d015      	beq.n	1d53a <uarte_nrfx_isr_int+0x4a>
	__asm__ volatile(
   1d50e:	f04f 0220 	mov.w	r2, #32
   1d512:	f3ef 8311 	mrs	r3, BASEPRI
   1d516:	f382 8812 	msr	BASEPRI_MAX, r2
   1d51a:	f3bf 8f6f 	isb	sy
   1d51e:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   1d522:	b112      	cbz	r2, 1d52a <uarte_nrfx_isr_int+0x3a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   1d524:	2200      	movs	r2, #0
   1d526:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    p_reg->INTENCLR = mask;
   1d52a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   1d52e:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
	__asm__ volatile(
   1d532:	f383 8811 	msr	BASEPRI, r3
   1d536:	f3bf 8f6f 	isb	sy
}
   1d53a:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
   1d53c:	f7ff ffbf 	bl	1d4be <endtx_isr>
   1d540:	e7e1      	b.n	1d506 <uarte_nrfx_isr_int+0x16>

0001d542 <uarte_nrfx_configure>:
{
   1d542:	b570      	push	{r4, r5, r6, lr}
   1d544:	b082      	sub	sp, #8
   1d546:	4605      	mov	r5, r0
   1d548:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
   1d54a:	6906      	ldr	r6, [r0, #16]
	switch (cfg->stop_bits) {
   1d54c:	794b      	ldrb	r3, [r1, #5]
   1d54e:	2b01      	cmp	r3, #1
   1d550:	d006      	beq.n	1d560 <uarte_nrfx_configure+0x1e>
   1d552:	2b03      	cmp	r3, #3
   1d554:	d011      	beq.n	1d57a <uarte_nrfx_configure+0x38>
   1d556:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
   1d55a:	4610      	mov	r0, r2
   1d55c:	b002      	add	sp, #8
   1d55e:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
   1d560:	2300      	movs	r3, #0
   1d562:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   1d566:	79a3      	ldrb	r3, [r4, #6]
   1d568:	2b03      	cmp	r3, #3
   1d56a:	d146      	bne.n	1d5fa <uarte_nrfx_configure+0xb8>
	switch (cfg->flow_ctrl) {
   1d56c:	79e3      	ldrb	r3, [r4, #7]
   1d56e:	b143      	cbz	r3, 1d582 <uarte_nrfx_configure+0x40>
   1d570:	2b01      	cmp	r3, #1
   1d572:	d015      	beq.n	1d5a0 <uarte_nrfx_configure+0x5e>
   1d574:	f06f 0285 	mvn.w	r2, #133	; 0x85
   1d578:	e7ef      	b.n	1d55a <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
   1d57a:	2310      	movs	r3, #16
   1d57c:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
   1d580:	e7f1      	b.n	1d566 <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
   1d582:	2300      	movs	r3, #0
   1d584:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
   1d588:	2300      	movs	r3, #0
   1d58a:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
   1d58e:	7923      	ldrb	r3, [r4, #4]
   1d590:	2b01      	cmp	r3, #1
   1d592:	d02a      	beq.n	1d5ea <uarte_nrfx_configure+0xa8>
   1d594:	2b02      	cmp	r3, #2
   1d596:	d024      	beq.n	1d5e2 <uarte_nrfx_configure+0xa0>
   1d598:	b133      	cbz	r3, 1d5a8 <uarte_nrfx_configure+0x66>
   1d59a:	f06f 0285 	mvn.w	r2, #133	; 0x85
   1d59e:	e7dc      	b.n	1d55a <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
   1d5a0:	2301      	movs	r3, #1
   1d5a2:	f88d 3000 	strb.w	r3, [sp]
		break;
   1d5a6:	e7ef      	b.n	1d588 <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
   1d5a8:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   1d5ac:	6821      	ldr	r1, [r4, #0]
   1d5ae:	4628      	mov	r0, r5
   1d5b0:	f7f3 fde2 	bl	11178 <baudrate_set>
   1d5b4:	4602      	mov	r2, r0
   1d5b6:	bb18      	cbnz	r0, 1d600 <uarte_nrfx_configure+0xbe>
	const struct uarte_nrfx_config *config = dev->config;
   1d5b8:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
   1d5ba:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   1d5bc:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
   1d5c0:	f89d 0002 	ldrb.w	r0, [sp, #2]
   1d5c4:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
   1d5c6:	f8bd 0004 	ldrh.w	r0, [sp, #4]
   1d5ca:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
   1d5cc:	f89d 0000 	ldrb.w	r0, [sp]
   1d5d0:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   1d5d2:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	data->uart_config = *cfg;
   1d5d6:	3604      	adds	r6, #4
   1d5d8:	e894 0003 	ldmia.w	r4, {r0, r1}
   1d5dc:	e886 0003 	stmia.w	r6, {r0, r1}
	return 0;
   1d5e0:	e7bb      	b.n	1d55a <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   1d5e2:	230e      	movs	r3, #14
   1d5e4:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
   1d5e8:	e7e0      	b.n	1d5ac <uarte_nrfx_configure+0x6a>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   1d5ea:	230e      	movs	r3, #14
   1d5ec:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
   1d5f0:	f44f 7380 	mov.w	r3, #256	; 0x100
   1d5f4:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
   1d5f8:	e7d8      	b.n	1d5ac <uarte_nrfx_configure+0x6a>
		return -ENOTSUP;
   1d5fa:	f06f 0285 	mvn.w	r2, #133	; 0x85
   1d5fe:	e7ac      	b.n	1d55a <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
   1d600:	f06f 0285 	mvn.w	r2, #133	; 0x85
   1d604:	e7a9      	b.n	1d55a <uarte_nrfx_configure+0x18>

0001d606 <uarte_nrfx_config_get>:
{
   1d606:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
   1d608:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
   1d60a:	3304      	adds	r3, #4
   1d60c:	e893 0003 	ldmia.w	r3, {r0, r1}
   1d610:	e882 0003 	stmia.w	r2, {r0, r1}
}
   1d614:	2000      	movs	r0, #0
   1d616:	4770      	bx	lr

0001d618 <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
   1d618:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   1d61a:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   1d61c:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   1d620:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   1d624:	4770      	bx	lr

0001d626 <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
   1d626:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   1d628:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   1d62a:	685b      	ldr	r3, [r3, #4]
   1d62c:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d630:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   1d634:	b929      	cbnz	r1, 1d642 <is_tx_ready+0x1c>
   1d636:	b933      	cbnz	r3, 1d646 <is_tx_ready+0x20>
   1d638:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
   1d63c:	b92b      	cbnz	r3, 1d64a <is_tx_ready+0x24>
   1d63e:	2000      	movs	r0, #0
   1d640:	4770      	bx	lr
   1d642:	2001      	movs	r0, #1
   1d644:	4770      	bx	lr
   1d646:	2000      	movs	r0, #0
   1d648:	4770      	bx	lr
   1d64a:	2001      	movs	r0, #1
}
   1d64c:	4770      	bx	lr

0001d64e <uarte_enable>:
	const struct uarte_nrfx_config *config = dev->config;
   1d64e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   1d650:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1d652:	2208      	movs	r2, #8
   1d654:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
   1d658:	4770      	bx	lr

0001d65a <tx_start>:
{
   1d65a:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
   1d65c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   1d65e:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1d660:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1d664:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d668:	2200      	movs	r2, #0
   1d66a:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
   1d66e:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
   1d672:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
   1d676:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1d67a:	685b      	ldr	r3, [r3, #4]
   1d67c:	f013 0f10 	tst.w	r3, #16
   1d680:	d102      	bne.n	1d688 <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d682:	2301      	movs	r3, #1
   1d684:	60a3      	str	r3, [r4, #8]
}
   1d686:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
   1d688:	2101      	movs	r1, #1
   1d68a:	f7ff ffe0 	bl	1d64e <uarte_enable>
    p_reg->INTENSET = mask;
   1d68e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1d692:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
   1d696:	e7f4      	b.n	1d682 <tx_start+0x28>

0001d698 <uarte_nrfx_poll_in>:
{
   1d698:	b410      	push	{r4}
	const struct uarte_nrfx_data *data = dev->data;
   1d69a:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
   1d69c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   1d69e:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d6a0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   1d6a4:	b152      	cbz	r2, 1d6bc <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
   1d6a6:	7c62      	ldrb	r2, [r4, #17]
   1d6a8:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d6aa:	2000      	movs	r0, #0
   1d6ac:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   1d6b0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d6b4:	2201      	movs	r2, #1
   1d6b6:	601a      	str	r2, [r3, #0]
}
   1d6b8:	bc10      	pop	{r4}
   1d6ba:	4770      	bx	lr
		return -1;
   1d6bc:	f04f 30ff 	mov.w	r0, #4294967295
   1d6c0:	e7fa      	b.n	1d6b8 <uarte_nrfx_poll_in+0x20>

0001d6c2 <wait_tx_ready>:
{
   1d6c2:	b570      	push	{r4, r5, r6, lr}
   1d6c4:	4606      	mov	r6, r0
   1d6c6:	e014      	b.n	1d6f2 <wait_tx_ready+0x30>
		if (res) {
   1d6c8:	b17d      	cbz	r5, 1d6ea <wait_tx_ready+0x28>
	__asm__ volatile(
   1d6ca:	f04f 0320 	mov.w	r3, #32
   1d6ce:	f3ef 8411 	mrs	r4, BASEPRI
   1d6d2:	f383 8812 	msr	BASEPRI_MAX, r3
   1d6d6:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
   1d6da:	4630      	mov	r0, r6
   1d6dc:	f7ff ffa3 	bl	1d626 <is_tx_ready>
   1d6e0:	b9a0      	cbnz	r0, 1d70c <wait_tx_ready+0x4a>
	__asm__ volatile(
   1d6e2:	f384 8811 	msr	BASEPRI, r4
   1d6e6:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
   1d6ea:	2021      	movs	r0, #33	; 0x21
   1d6ec:	2100      	movs	r1, #0
   1d6ee:	f7f6 fb13 	bl	13d18 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
   1d6f2:	2464      	movs	r4, #100	; 0x64
   1d6f4:	4630      	mov	r0, r6
   1d6f6:	f7ff ff96 	bl	1d626 <is_tx_ready>
   1d6fa:	4605      	mov	r5, r0
   1d6fc:	2800      	cmp	r0, #0
   1d6fe:	d1e3      	bne.n	1d6c8 <wait_tx_ready+0x6>
   1d700:	2001      	movs	r0, #1
   1d702:	f000 f964 	bl	1d9ce <nrfx_busy_wait>
   1d706:	3c01      	subs	r4, #1
   1d708:	d1f4      	bne.n	1d6f4 <wait_tx_ready+0x32>
   1d70a:	e7dd      	b.n	1d6c8 <wait_tx_ready+0x6>
}
   1d70c:	4620      	mov	r0, r4
   1d70e:	bd70      	pop	{r4, r5, r6, pc}

0001d710 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
   1d710:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1d714:	b083      	sub	sp, #12
   1d716:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
   1d718:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
   1d71a:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
   1d71c:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   1d720:	2100      	movs	r1, #0
   1d722:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
   1d726:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
   1d72a:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
   1d72e:	aa01      	add	r2, sp, #4
   1d730:	4648      	mov	r0, r9
   1d732:	f000 f8fe 	bl	1d932 <pinctrl_lookup_state>
	if (ret < 0) {
   1d736:	1e04      	subs	r4, r0, #0
   1d738:	db07      	blt.n	1d74a <uarte_instance_init+0x3a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
   1d73a:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1d73c:	f8d9 2000 	ldr.w	r2, [r9]
   1d740:	7919      	ldrb	r1, [r3, #4]
   1d742:	6818      	ldr	r0, [r3, #0]
   1d744:	f7f4 f9d0 	bl	11ae8 <pinctrl_configure_pins>
   1d748:	4604      	mov	r4, r0
	if (err < 0) {
   1d74a:	2c00      	cmp	r4, #0
   1d74c:	db35      	blt.n	1d7ba <uarte_instance_init+0xaa>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
   1d74e:	f108 0104 	add.w	r1, r8, #4
   1d752:	4628      	mov	r0, r5
   1d754:	f7ff fef5 	bl	1d542 <uarte_nrfx_configure>
	if (err) {
   1d758:	4604      	mov	r4, r0
   1d75a:	bb70      	cbnz	r0, 1d7ba <uarte_instance_init+0xaa>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
   1d75c:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
   1d75e:	f013 0f02 	tst.w	r3, #2
   1d762:	d12e      	bne.n	1d7c2 <uarte_instance_init+0xb2>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1d764:	2308      	movs	r3, #8
   1d766:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
   1d76a:	7a3b      	ldrb	r3, [r7, #8]
   1d76c:	b95b      	cbnz	r3, 1d786 <uarte_instance_init+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d76e:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
   1d772:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
   1d776:	f108 0311 	add.w	r3, r8, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1d77a:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1d77e:	2301      	movs	r3, #1
   1d780:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d784:	6033      	str	r3, [r6, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
   1d786:	687b      	ldr	r3, [r7, #4]
   1d788:	f013 0f02 	tst.w	r3, #2
   1d78c:	d103      	bne.n	1d796 <uarte_instance_init+0x86>
    p_reg->INTENSET = mask;
   1d78e:	f44f 7380 	mov.w	r3, #256	; 0x100
   1d792:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1d796:	687b      	ldr	r3, [r7, #4]
   1d798:	f013 0f10 	tst.w	r3, #16
   1d79c:	d003      	beq.n	1d7a6 <uarte_instance_init+0x96>
   1d79e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1d7a2:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
   1d7a6:	f108 0310 	add.w	r3, r8, #16
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1d7aa:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1d7ae:	2300      	movs	r3, #0
   1d7b0:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d7b4:	2301      	movs	r3, #1
   1d7b6:	60b3      	str	r3, [r6, #8]
   1d7b8:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
   1d7ba:	4620      	mov	r0, r4
   1d7bc:	b003      	add	sp, #12
   1d7be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
   1d7c2:	4641      	mov	r1, r8
   1d7c4:	4630      	mov	r0, r6
   1d7c6:	f7f3 fdb7 	bl	11338 <endtx_stoptx_ppi_init>
		if (err < 0) {
   1d7ca:	2800      	cmp	r0, #0
   1d7cc:	daca      	bge.n	1d764 <uarte_instance_init+0x54>
			return err;
   1d7ce:	4604      	mov	r4, r0
   1d7d0:	e7f3      	b.n	1d7ba <uarte_instance_init+0xaa>

0001d7d2 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
   1d7d2:	b510      	push	{r4, lr}
   1d7d4:	4604      	mov	r4, r0
   1d7d6:	2200      	movs	r2, #0
   1d7d8:	2101      	movs	r1, #1
   1d7da:	2002      	movs	r0, #2
   1d7dc:	f7e7 fa36 	bl	4c4c <z_arm_irq_priority_set>
   1d7e0:	2002      	movs	r0, #2
   1d7e2:	f7e7 fa03 	bl	4bec <arch_irq_enable>
   1d7e6:	2100      	movs	r1, #0
   1d7e8:	4620      	mov	r0, r4
   1d7ea:	f7ff ff91 	bl	1d710 <uarte_instance_init>
   1d7ee:	bd10      	pop	{r4, pc}

0001d7f0 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
   1d7f0:	b510      	push	{r4, lr}
   1d7f2:	4604      	mov	r4, r0
   1d7f4:	2200      	movs	r2, #0
   1d7f6:	2101      	movs	r1, #1
   1d7f8:	2028      	movs	r0, #40	; 0x28
   1d7fa:	f7e7 fa27 	bl	4c4c <z_arm_irq_priority_set>
   1d7fe:	2028      	movs	r0, #40	; 0x28
   1d800:	f7e7 f9f4 	bl	4bec <arch_irq_enable>
   1d804:	2100      	movs	r1, #0
   1d806:	4620      	mov	r0, r4
   1d808:	f7ff ff82 	bl	1d710 <uarte_instance_init>
   1d80c:	bd10      	pop	{r4, pc}

0001d80e <rng_pool_put>:
	uint8_t first = rngp->first_read;
   1d80e:	7842      	ldrb	r2, [r0, #1]
	uint8_t last  = rngp->last;
   1d810:	7883      	ldrb	r3, [r0, #2]
	uint8_t mask  = rngp->mask;
   1d812:	f890 c003 	ldrb.w	ip, [r0, #3]
	if (((last - first) & mask) == mask) {
   1d816:	1a9a      	subs	r2, r3, r2
   1d818:	ea3c 0202 	bics.w	r2, ip, r2
   1d81c:	d008      	beq.n	1d830 <rng_pool_put+0x22>
	rngp->buffer[last] = byte;
   1d81e:	18c2      	adds	r2, r0, r3
   1d820:	7151      	strb	r1, [r2, #5]
	rngp->last = (last + 1) & mask;
   1d822:	3301      	adds	r3, #1
   1d824:	b25b      	sxtb	r3, r3
   1d826:	ea03 030c 	and.w	r3, r3, ip
   1d82a:	7083      	strb	r3, [r0, #2]
	return 0;
   1d82c:	2000      	movs	r0, #0
   1d82e:	4770      	bx	lr
		return -ENOBUFS;
   1d830:	f06f 0068 	mvn.w	r0, #104	; 0x68
}
   1d834:	4770      	bx	lr

0001d836 <rng_pool_init>:
	rngp->first_alloc = 0U;
   1d836:	2300      	movs	r3, #0
   1d838:	7003      	strb	r3, [r0, #0]
	rngp->first_read  = 0U;
   1d83a:	7043      	strb	r3, [r0, #1]
	rngp->last	  = 0U;
   1d83c:	7083      	strb	r3, [r0, #2]
	rngp->mask	  = size - 1;
   1d83e:	3901      	subs	r1, #1
   1d840:	70c1      	strb	r1, [r0, #3]
	rngp->threshold	  = threshold;
   1d842:	7102      	strb	r2, [r0, #4]
}
   1d844:	4770      	bx	lr

0001d846 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   1d846:	4770      	bx	lr

0001d848 <counter_sub>:
	return (a - b) & COUNTER_MAX;
   1d848:	1a40      	subs	r0, r0, r1
}
   1d84a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   1d84e:	4770      	bx	lr

0001d850 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   1d850:	f100 0350 	add.w	r3, r0, #80	; 0x50
   1d854:	009b      	lsls	r3, r3, #2
   1d856:	b29b      	uxth	r3, r3
   1d858:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d85c:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
   1d860:	2200      	movs	r2, #0
   1d862:	601a      	str	r2, [r3, #0]
   1d864:	681b      	ldr	r3, [r3, #0]
}
   1d866:	4770      	bx	lr

0001d868 <absolute_time_to_cc>:
}
   1d868:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   1d86c:	4770      	bx	lr

0001d86e <full_int_lock>:
	__asm__ volatile(
   1d86e:	f04f 0320 	mov.w	r3, #32
   1d872:	f3ef 8011 	mrs	r0, BASEPRI
   1d876:	f383 8812 	msr	BASEPRI_MAX, r3
   1d87a:	f3bf 8f6f 	isb	sy
}
   1d87e:	4770      	bx	lr

0001d880 <full_int_unlock>:
	__asm__ volatile(
   1d880:	f380 8811 	msr	BASEPRI, r0
   1d884:	f3bf 8f6f 	isb	sy
}
   1d888:	4770      	bx	lr

0001d88a <set_absolute_alarm>:
{
   1d88a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d88c:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
   1d88e:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
   1d892:	f7f3 fec3 	bl	1161c <get_comparator>
   1d896:	4607      	mov	r7, r0
   1d898:	e019      	b.n	1d8ce <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
   1d89a:	2013      	movs	r0, #19
   1d89c:	f000 fe48 	bl	1e530 <z_impl_k_busy_wait>
}
   1d8a0:	e022      	b.n	1d8e8 <set_absolute_alarm+0x5e>
		event_clear(chan);
   1d8a2:	4630      	mov	r0, r6
   1d8a4:	f7ff ffd4 	bl	1d850 <event_clear>
		event_enable(chan);
   1d8a8:	4630      	mov	r0, r6
   1d8aa:	f7f3 febf 	bl	1162c <event_enable>
		set_comparator(chan, cc_val);
   1d8ae:	4629      	mov	r1, r5
   1d8b0:	4630      	mov	r0, r6
   1d8b2:	f7f3 fea9 	bl	11608 <set_comparator>
		now2 = counter();
   1d8b6:	f7f3 fecd 	bl	11654 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
   1d8ba:	4284      	cmp	r4, r0
   1d8bc:	d01e      	beq.n	1d8fc <set_absolute_alarm+0x72>
   1d8be:	1c81      	adds	r1, r0, #2
   1d8c0:	4628      	mov	r0, r5
   1d8c2:	f7ff ffc1 	bl	1d848 <counter_sub>
	} while ((now2 != now) &&
   1d8c6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1d8ca:	d917      	bls.n	1d8fc <set_absolute_alarm+0x72>
		prev_cc = cc_val;
   1d8cc:	462f      	mov	r7, r5
		now = counter();
   1d8ce:	f7f3 fec1 	bl	11654 <counter>
   1d8d2:	4604      	mov	r4, r0
		set_comparator(chan, now);
   1d8d4:	4601      	mov	r1, r0
   1d8d6:	4630      	mov	r0, r6
   1d8d8:	f7f3 fe96 	bl	11608 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
   1d8dc:	4621      	mov	r1, r4
   1d8de:	4638      	mov	r0, r7
   1d8e0:	f7ff ffb2 	bl	1d848 <counter_sub>
   1d8e4:	2801      	cmp	r0, #1
   1d8e6:	d0d8      	beq.n	1d89a <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   1d8e8:	1ca7      	adds	r7, r4, #2
   1d8ea:	4639      	mov	r1, r7
   1d8ec:	4628      	mov	r0, r5
   1d8ee:	f7ff ffab 	bl	1d848 <counter_sub>
   1d8f2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1d8f6:	d9d4      	bls.n	1d8a2 <set_absolute_alarm+0x18>
			cc_val = now + 2;
   1d8f8:	463d      	mov	r5, r7
   1d8fa:	e7d2      	b.n	1d8a2 <set_absolute_alarm+0x18>
}
   1d8fc:	4628      	mov	r0, r5
   1d8fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001d900 <compare_set>:
{
   1d900:	b5f0      	push	{r4, r5, r6, r7, lr}
   1d902:	b083      	sub	sp, #12
   1d904:	4604      	mov	r4, r0
   1d906:	4617      	mov	r7, r2
   1d908:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
   1d90a:	f7f3 fea9 	bl	11660 <compare_int_lock>
   1d90e:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
   1d910:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1d912:	9301      	str	r3, [sp, #4]
   1d914:	9b08      	ldr	r3, [sp, #32]
   1d916:	9300      	str	r3, [sp, #0]
   1d918:	463a      	mov	r2, r7
   1d91a:	462b      	mov	r3, r5
   1d91c:	4620      	mov	r0, r4
   1d91e:	f7f3 ff8f 	bl	11840 <compare_set_nolocks>
   1d922:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
   1d924:	4631      	mov	r1, r6
   1d926:	4620      	mov	r0, r4
   1d928:	f7f3 fefe 	bl	11728 <compare_int_unlock>
}
   1d92c:	4628      	mov	r0, r5
   1d92e:	b003      	add	sp, #12
   1d930:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001d932 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
   1d932:	b410      	push	{r4}
	*state = &config->states[0];
   1d934:	6843      	ldr	r3, [r0, #4]
   1d936:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
   1d938:	e001      	b.n	1d93e <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
   1d93a:	3408      	adds	r4, #8
   1d93c:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
   1d93e:	6814      	ldr	r4, [r2, #0]
   1d940:	7a03      	ldrb	r3, [r0, #8]
   1d942:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   1d946:	3b01      	subs	r3, #1
   1d948:	f8d0 c004 	ldr.w	ip, [r0, #4]
   1d94c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   1d950:	429c      	cmp	r4, r3
   1d952:	d804      	bhi.n	1d95e <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
   1d954:	7963      	ldrb	r3, [r4, #5]
   1d956:	428b      	cmp	r3, r1
   1d958:	d1ef      	bne.n	1d93a <pinctrl_lookup_state+0x8>
			return 0;
   1d95a:	2000      	movs	r0, #0
   1d95c:	e001      	b.n	1d962 <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
   1d95e:	f06f 0001 	mvn.w	r0, #1
}
   1d962:	bc10      	pop	{r4}
   1d964:	4770      	bx	lr

0001d966 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
   1d966:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
   1d968:	2000      	movs	r0, #0
   1d96a:	f7e7 fd63 	bl	5434 <sys_arch_reboot>

0001d96e <nrf52_errata_36>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1d96e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1d972:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
   1d976:	2b0d      	cmp	r3, #13
   1d978:	d001      	beq.n	1d97e <nrf52_errata_36+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
   1d97a:	2000      	movs	r0, #0
   1d97c:	4770      	bx	lr
                        return true;
   1d97e:	2001      	movs	r0, #1
    #endif
}
   1d980:	4770      	bx	lr

0001d982 <nrf52_errata_66>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1d982:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1d986:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
   1d98a:	2b0d      	cmp	r3, #13
   1d98c:	d001      	beq.n	1d992 <nrf52_errata_66+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
   1d98e:	2000      	movs	r0, #0
   1d990:	4770      	bx	lr
                        return true;
   1d992:	2001      	movs	r0, #1
    #endif
}
   1d994:	4770      	bx	lr

0001d996 <nrf52_errata_136>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1d996:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1d99a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
   1d99e:	2b0d      	cmp	r3, #13
   1d9a0:	d001      	beq.n	1d9a6 <nrf52_errata_136+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
   1d9a2:	2000      	movs	r0, #0
   1d9a4:	4770      	bx	lr
                        return true;
   1d9a6:	2001      	movs	r0, #1
    #endif
}
   1d9a8:	4770      	bx	lr

0001d9aa <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1d9aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1d9ae:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   1d9b2:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
   1d9b6:	2a0d      	cmp	r2, #13
   1d9b8:	d001      	beq.n	1d9be <nrf52_configuration_249+0x14>
                    default:
                        return true;
                }
            }
        #endif
        return false;
   1d9ba:	2000      	movs	r0, #0
   1d9bc:	4770      	bx	lr
                switch(var2)
   1d9be:	b10b      	cbz	r3, 1d9c4 <nrf52_configuration_249+0x1a>
                        return true;
   1d9c0:	2001      	movs	r0, #1
    #endif
}
   1d9c2:	4770      	bx	lr
                switch(var2)
   1d9c4:	2000      	movs	r0, #0
   1d9c6:	4770      	bx	lr

0001d9c8 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
   1d9c8:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
   1d9ca:	4780      	blx	r0
}
   1d9cc:	bd08      	pop	{r3, pc}

0001d9ce <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
   1d9ce:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
   1d9d0:	f000 fdae 	bl	1e530 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
   1d9d4:	bd08      	pop	{r3, pc}

0001d9d6 <clock_initial_lfclksrc_get>:
}
   1d9d6:	2000      	movs	r0, #0
   1d9d8:	4770      	bx	lr

0001d9da <clock_stop>:
{
   1d9da:	b570      	push	{r4, r5, r6, lr}
   1d9dc:	b082      	sub	sp, #8
    switch (domain)
   1d9de:	4605      	mov	r5, r0
   1d9e0:	b118      	cbz	r0, 1d9ea <clock_stop+0x10>
   1d9e2:	2801      	cmp	r0, #1
   1d9e4:	d016      	beq.n	1da14 <clock_stop+0x3a>
}
   1d9e6:	b002      	add	sp, #8
   1d9e8:	bd70      	pop	{r4, r5, r6, pc}
   1d9ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1d9ee:	2202      	movs	r2, #2
   1d9f0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d9f4:	2200      	movs	r2, #0
   1d9f6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1d9fa:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d9fe:	2201      	movs	r2, #1
   1da00:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
   1da02:	2301      	movs	r3, #1
   1da04:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1da08:	429d      	cmp	r5, r3
   1da0a:	d00f      	beq.n	1da2c <clock_stop+0x52>
   1da0c:	2600      	movs	r6, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1da0e:	f242 7410 	movw	r4, #10000	; 0x2710
   1da12:	e02a      	b.n	1da6a <clock_stop+0x90>
    p_reg->INTENCLR = mask;
   1da14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1da18:	2201      	movs	r2, #1
   1da1a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1da1e:	2100      	movs	r1, #0
   1da20:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
   1da24:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1da28:	605a      	str	r2, [r3, #4]
}
   1da2a:	e7ea      	b.n	1da02 <clock_stop+0x28>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1da2c:	f10d 0607 	add.w	r6, sp, #7
   1da30:	e7ed      	b.n	1da0e <clock_stop+0x34>
            if (p_clk_src != NULL)
   1da32:	b136      	cbz	r6, 1da42 <clock_stop+0x68>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1da34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1da38:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
   1da3c:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
   1da40:	6033      	str	r3, [r6, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1da42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1da46:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
   1da4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   1da4e:	d123      	bne.n	1da98 <clock_stop+0xbe>
    return false;
   1da50:	2300      	movs	r3, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1da52:	2b00      	cmp	r3, #0
   1da54:	d0c7      	beq.n	1d9e6 <clock_stop+0xc>
   1da56:	b11e      	cbz	r6, 1da60 <clock_stop+0x86>
   1da58:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1da5c:	2b01      	cmp	r3, #1
   1da5e:	d1c2      	bne.n	1d9e6 <clock_stop+0xc>
   1da60:	2001      	movs	r0, #1
   1da62:	f7ff ffb4 	bl	1d9ce <nrfx_busy_wait>
   1da66:	3c01      	subs	r4, #1
   1da68:	d0bd      	beq.n	1d9e6 <clock_stop+0xc>
    switch (domain)
   1da6a:	2d00      	cmp	r5, #0
   1da6c:	d0e1      	beq.n	1da32 <clock_stop+0x58>
   1da6e:	2d01      	cmp	r5, #1
   1da70:	d001      	beq.n	1da76 <clock_stop+0x9c>
   1da72:	2300      	movs	r3, #0
   1da74:	e7ed      	b.n	1da52 <clock_stop+0x78>
            if (p_clk_src != NULL)
   1da76:	b136      	cbz	r6, 1da86 <clock_stop+0xac>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   1da78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1da7c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
   1da80:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   1da84:	7033      	strb	r3, [r6, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   1da86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1da8a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
   1da8e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   1da92:	d103      	bne.n	1da9c <clock_stop+0xc2>
    return false;
   1da94:	2300      	movs	r3, #0
   1da96:	e7dc      	b.n	1da52 <clock_stop+0x78>
                return true;
   1da98:	2301      	movs	r3, #1
   1da9a:	e7da      	b.n	1da52 <clock_stop+0x78>
                return true;
   1da9c:	2301      	movs	r3, #1
   1da9e:	e7d8      	b.n	1da52 <clock_stop+0x78>

0001daa0 <clock_lfclksrc_tweak>:
{
   1daa0:	b538      	push	{r3, r4, r5, lr}
   1daa2:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
   1daa4:	6803      	ldr	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1daa6:	2b01      	cmp	r3, #1
   1daa8:	d002      	beq.n	1dab0 <clock_lfclksrc_tweak+0x10>
   1daaa:	b933      	cbnz	r3, 1daba <clock_lfclksrc_tweak+0x1a>
   1daac:	2301      	movs	r3, #1
   1daae:	e000      	b.n	1dab2 <clock_lfclksrc_tweak+0x12>
   1dab0:	2301      	movs	r3, #1
    if (!is_correct_clk)
   1dab2:	461d      	mov	r5, r3
   1dab4:	b11b      	cbz	r3, 1dabe <clock_lfclksrc_tweak+0x1e>
}
   1dab6:	4628      	mov	r0, r5
   1dab8:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1daba:	2300      	movs	r3, #0
   1dabc:	e7f9      	b.n	1dab2 <clock_lfclksrc_tweak+0x12>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   1dabe:	2000      	movs	r0, #0
   1dac0:	f7ff ff8b 	bl	1d9da <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
   1dac4:	f7ff ff87 	bl	1d9d6 <clock_initial_lfclksrc_get>
   1dac8:	6020      	str	r0, [r4, #0]
   1daca:	e7f4      	b.n	1dab6 <clock_lfclksrc_tweak+0x16>

0001dacc <nrfx_clock_enable>:
{
   1dacc:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   1dace:	2000      	movs	r0, #0
   1dad0:	f7e7 f8ae 	bl	4c30 <arch_irq_is_enabled>
   1dad4:	b130      	cbz	r0, 1dae4 <nrfx_clock_enable+0x18>
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
   1dad6:	f7ff ff7e 	bl	1d9d6 <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1dada:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1dade:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
}
   1dae2:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   1dae4:	f7e7 f882 	bl	4bec <arch_irq_enable>
   1dae8:	e7f5      	b.n	1dad6 <nrfx_clock_enable+0xa>

0001daea <nrfx_clock_start>:
    switch (domain)
   1daea:	b110      	cbz	r0, 1daf2 <nrfx_clock_start+0x8>
   1daec:	2801      	cmp	r0, #1
   1daee:	d040      	beq.n	1db72 <nrfx_clock_start+0x88>
   1daf0:	4770      	bx	lr
{
   1daf2:	b500      	push	{lr}
   1daf4:	b083      	sub	sp, #12
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1daf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   1dafa:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
   1dafe:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
   1db02:	9301      	str	r3, [sp, #4]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1db04:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
   1db08:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   1db0c:	d11b      	bne.n	1db46 <nrfx_clock_start+0x5c>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
   1db0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1db12:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
   1db16:	f013 0f01 	tst.w	r3, #1
   1db1a:	d118      	bne.n	1db4e <nrfx_clock_start+0x64>
                    lfclksrc = clock_initial_lfclksrc_get();
   1db1c:	f7ff ff5b 	bl	1d9d6 <clock_initial_lfclksrc_get>
   1db20:	9001      	str	r0, [sp, #4]
    p_reg->LFCLKSRC = (uint32_t)(source);
   1db22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1db26:	9a01      	ldr	r2, [sp, #4]
   1db28:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1db2c:	2200      	movs	r2, #0
   1db2e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1db32:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
   1db36:	2202      	movs	r2, #2
   1db38:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1db3c:	2201      	movs	r2, #1
   1db3e:	609a      	str	r2, [r3, #8]
}
   1db40:	b003      	add	sp, #12
   1db42:	f85d fb04 	ldr.w	pc, [sp], #4
                    (void)clock_lfclksrc_tweak(&lfclksrc);
   1db46:	a801      	add	r0, sp, #4
   1db48:	f7ff ffaa 	bl	1daa0 <clock_lfclksrc_tweak>
   1db4c:	e7e9      	b.n	1db22 <nrfx_clock_start+0x38>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   1db4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1db52:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
   1db56:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
   1db5a:	9301      	str	r3, [sp, #4]
                    if (clock_lfclksrc_tweak(&lfclksrc))
   1db5c:	a801      	add	r0, sp, #4
   1db5e:	f7ff ff9f 	bl	1daa0 <clock_lfclksrc_tweak>
   1db62:	2800      	cmp	r0, #0
   1db64:	d0dd      	beq.n	1db22 <nrfx_clock_start+0x38>
    p_reg->INTENSET = mask;
   1db66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1db6a:	2202      	movs	r2, #2
   1db6c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
   1db70:	e7e6      	b.n	1db40 <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1db72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1db76:	2200      	movs	r2, #0
   1db78:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1db7c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
   1db80:	2201      	movs	r2, #1
   1db82:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1db86:	601a      	str	r2, [r3, #0]
   1db88:	4770      	bx	lr

0001db8a <nrfx_clock_stop>:
{
   1db8a:	b508      	push	{r3, lr}
    clock_stop(domain);
   1db8c:	f7ff ff25 	bl	1d9da <clock_stop>
}
   1db90:	bd08      	pop	{r3, pc}

0001db92 <pin_is_task_output>:
{
   1db92:	b510      	push	{r4, lr}
   1db94:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   1db96:	f7f4 fab1 	bl	120fc <pin_is_output>
   1db9a:	b128      	cbz	r0, 1dba8 <pin_is_task_output+0x16>
   1db9c:	4620      	mov	r0, r4
   1db9e:	f7f4 fa97 	bl	120d0 <pin_in_use_by_te>
   1dba2:	b118      	cbz	r0, 1dbac <pin_is_task_output+0x1a>
   1dba4:	2001      	movs	r0, #1
   1dba6:	e000      	b.n	1dbaa <pin_is_task_output+0x18>
   1dba8:	2000      	movs	r0, #0
}
   1dbaa:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   1dbac:	2000      	movs	r0, #0
   1dbae:	e7fc      	b.n	1dbaa <pin_is_task_output+0x18>

0001dbb0 <pin_is_input>:
{
   1dbb0:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
   1dbb2:	f7f4 faa3 	bl	120fc <pin_is_output>
   1dbb6:	f080 0001 	eor.w	r0, r0, #1
}
   1dbba:	b2c0      	uxtb	r0, r0
   1dbbc:	bd08      	pop	{r3, pc}

0001dbbe <gpiote_polarity_to_trigger>:
}
   1dbbe:	4770      	bx	lr

0001dbc0 <gpiote_trigger_to_polarity>:
}
   1dbc0:	4770      	bx	lr

0001dbc2 <is_level>:
}
   1dbc2:	2803      	cmp	r0, #3
   1dbc4:	bf94      	ite	ls
   1dbc6:	2000      	movls	r0, #0
   1dbc8:	2001      	movhi	r0, #1
   1dbca:	4770      	bx	lr

0001dbcc <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
   1dbcc:	b508      	push	{r3, lr}
  _DoInit();
   1dbce:	f7f4 ff61 	bl	12a94 <_DoInit>
}
   1dbd2:	bd08      	pop	{r3, pc}

0001dbd4 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
   1dbd4:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
   1dbd6:	f7ff fff9 	bl	1dbcc <SEGGER_RTT_Init>

	return 0;
}
   1dbda:	2000      	movs	r0, #0
   1dbdc:	bd08      	pop	{r3, pc}

0001dbde <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   1dbde:	b148      	cbz	r0, 1dbf4 <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   1dbe0:	68c3      	ldr	r3, [r0, #12]
   1dbe2:	8818      	ldrh	r0, [r3, #0]
   1dbe4:	f3c0 0008 	ubfx	r0, r0, #0, #9
   1dbe8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   1dbec:	bf14      	ite	ne
   1dbee:	2000      	movne	r0, #0
   1dbf0:	2001      	moveq	r0, #1
   1dbf2:	4770      	bx	lr
		return false;
   1dbf4:	2000      	movs	r0, #0
}
   1dbf6:	4770      	bx	lr

0001dbf8 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   1dbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1dbfa:	4605      	mov	r5, r0
   1dbfc:	460e      	mov	r6, r1
	__asm__ volatile(
   1dbfe:	f04f 0320 	mov.w	r3, #32
   1dc02:	f3ef 8711 	mrs	r7, BASEPRI
   1dc06:	f383 8812 	msr	BASEPRI_MAX, r3
   1dc0a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   1dc0e:	f7f6 f8af 	bl	13d70 <z_impl_z_current_get>
   1dc12:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
   1dc14:	4631      	mov	r1, r6
   1dc16:	4628      	mov	r0, r5
   1dc18:	f7ff fea5 	bl	1d966 <k_sys_fatal_error_handler>
	__asm__ volatile(
   1dc1c:	f387 8811 	msr	BASEPRI, r7
   1dc20:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   1dc24:	4620      	mov	r0, r4
   1dc26:	f7e7 faed 	bl	5204 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   1dc2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001dc2c <z_early_memset>:
{
   1dc2c:	b508      	push	{r3, lr}
__ssp_bos_icheck3(memset, void *, int)
   1dc2e:	f7f7 f85f 	bl	14cf0 <memset>
}
   1dc32:	bd08      	pop	{r3, pc}

0001dc34 <z_early_memcpy>:
{
   1dc34:	b508      	push	{r3, lr}
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1dc36:	f7e3 fb61 	bl	12fc <memcpy>
}
   1dc3a:	bd08      	pop	{r3, pc}

0001dc3c <k_heap_init>:
{
   1dc3c:	b510      	push	{r4, lr}
   1dc3e:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
   1dc42:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
   1dc44:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
   1dc46:	f7fb fee4 	bl	19a12 <sys_heap_init>
}
   1dc4a:	bd10      	pop	{r4, pc}

0001dc4c <k_heap_aligned_alloc>:
SYS_INIT(statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
   1dc4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dc50:	b085      	sub	sp, #20
   1dc52:	4607      	mov	r7, r0
   1dc54:	468a      	mov	sl, r1
   1dc56:	9203      	str	r2, [sp, #12]
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1dc58:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
   1dc5c:	f000 fc6e 	bl	1e53c <sys_clock_timeout_end_calc>
   1dc60:	4606      	mov	r6, r0
   1dc62:	4689      	mov	r9, r1
	void *ret = NULL;
	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1dc64:	f107 0b14 	add.w	fp, r7, #20
	__asm__ volatile(
   1dc68:	f04f 0320 	mov.w	r3, #32
   1dc6c:	f3ef 8511 	mrs	r5, BASEPRI
   1dc70:	f383 8812 	msr	BASEPRI_MAX, r3
   1dc74:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap, aligned_alloc, h, timeout);

	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");

	bool blocked_alloc = false;
   1dc78:	f04f 0800 	mov.w	r8, #0
	void *ret = NULL;
   1dc7c:	4644      	mov	r4, r8

	while (ret == NULL) {
   1dc7e:	e00f      	b.n	1dca0 <k_heap_aligned_alloc+0x54>
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1dc80:	9000      	str	r0, [sp, #0]
   1dc82:	9101      	str	r1, [sp, #4]
   1dc84:	f107 020c 	add.w	r2, r7, #12
   1dc88:	4629      	mov	r1, r5
   1dc8a:	4658      	mov	r0, fp
   1dc8c:	f7f5 fe7c 	bl	13988 <z_pend_curr>
   1dc90:	f04f 0320 	mov.w	r3, #32
   1dc94:	f3ef 8511 	mrs	r5, BASEPRI
   1dc98:	f383 8812 	msr	BASEPRI_MAX, r3
   1dc9c:	f3bf 8f6f 	isb	sy
	while (ret == NULL) {
   1dca0:	b9ac      	cbnz	r4, 1dcce <k_heap_aligned_alloc+0x82>
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
   1dca2:	9a03      	ldr	r2, [sp, #12]
   1dca4:	4651      	mov	r1, sl
   1dca6:	4638      	mov	r0, r7
   1dca8:	f7fb fe42 	bl	19930 <sys_heap_aligned_alloc>
   1dcac:	4604      	mov	r4, r0
		now = sys_clock_tick_get();
   1dcae:	f7f6 f9f1 	bl	14094 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
   1dcb2:	b964      	cbnz	r4, 1dcce <k_heap_aligned_alloc+0x82>
		    (ret != NULL) || ((end - now) <= 0)) {
   1dcb4:	1a30      	subs	r0, r6, r0
   1dcb6:	eb69 0101 	sbc.w	r1, r9, r1
   1dcba:	2801      	cmp	r0, #1
   1dcbc:	f171 0300 	sbcs.w	r3, r1, #0
   1dcc0:	db05      	blt.n	1dcce <k_heap_aligned_alloc+0x82>
		if (!blocked_alloc) {
   1dcc2:	f1b8 0f00 	cmp.w	r8, #0
   1dcc6:	d1db      	bne.n	1dc80 <k_heap_aligned_alloc+0x34>
			blocked_alloc = true;
   1dcc8:	f04f 0801 	mov.w	r8, #1
   1dccc:	e7d8      	b.n	1dc80 <k_heap_aligned_alloc+0x34>
	__asm__ volatile(
   1dcce:	f385 8811 	msr	BASEPRI, r5
   1dcd2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
   1dcd6:	4620      	mov	r0, r4
   1dcd8:	b005      	add	sp, #20
   1dcda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001dcde <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
   1dcde:	b570      	push	{r4, r5, r6, lr}
   1dce0:	4604      	mov	r4, r0
	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1dce2:	f100 0614 	add.w	r6, r0, #20
	__asm__ volatile(
   1dce6:	f04f 0320 	mov.w	r3, #32
   1dcea:	f3ef 8511 	mrs	r5, BASEPRI
   1dcee:	f383 8812 	msr	BASEPRI_MAX, r3
   1dcf2:	f3bf 8f6f 	isb	sy

	sys_heap_free(&h->heap, mem);
   1dcf6:	f7fb fdd7 	bl	198a8 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
   1dcfa:	f104 000c 	add.w	r0, r4, #12
   1dcfe:	f000 fb4d 	bl	1e39c <z_unpend_all>
   1dd02:	b920      	cbnz	r0, 1dd0e <k_heap_free+0x30>
	__asm__ volatile(
   1dd04:	f385 8811 	msr	BASEPRI, r5
   1dd08:	f3bf 8f6f 	isb	sy
		z_reschedule(&h->lock, key);
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
   1dd0c:	bd70      	pop	{r4, r5, r6, pc}
		z_reschedule(&h->lock, key);
   1dd0e:	4629      	mov	r1, r5
   1dd10:	4630      	mov	r0, r6
   1dd12:	f7f5 fcb1 	bl	13678 <z_reschedule>
   1dd16:	e7f9      	b.n	1dd0c <k_heap_free+0x2e>

0001dd18 <setup_thread_stack>:
{
   1dd18:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   1dd1a:	3207      	adds	r2, #7
   1dd1c:	f022 0207 	bic.w	r2, r2, #7
   1dd20:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
   1dd24:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
   1dd28:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
	new_thread->stack_info.size = stack_buf_size;
   1dd2c:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	new_thread->stack_info.delta = delta;
   1dd30:	2200      	movs	r2, #0
   1dd32:	f8c0 20a4 	str.w	r2, [r0, #164]	; 0xa4
}
   1dd36:	18c8      	adds	r0, r1, r3
   1dd38:	bc10      	pop	{r4}
   1dd3a:	4770      	bx	lr

0001dd3c <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1dd3c:	f3ef 8005 	mrs	r0, IPSR
}
   1dd40:	3800      	subs	r0, #0
   1dd42:	bf18      	it	ne
   1dd44:	2001      	movne	r0, #1
   1dd46:	4770      	bx	lr

0001dd48 <z_impl_k_thread_start>:
{
   1dd48:	b508      	push	{r3, lr}
	z_sched_start(thread);
   1dd4a:	f7f5 fde3 	bl	13914 <z_sched_start>
}
   1dd4e:	bd08      	pop	{r3, pc}

0001dd50 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
   1dd50:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
   1dd52:	2400      	movs	r4, #0
   1dd54:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
   1dd56:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   1dd58:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
   1dd5a:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
   1dd5c:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
   1dd5e:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
   1dd60:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
   1dd62:	bc10      	pop	{r4}
   1dd64:	4770      	bx	lr

0001dd66 <z_impl_k_thread_create>:
{
   1dd66:	b5f0      	push	{r4, r5, r6, r7, lr}
   1dd68:	b087      	sub	sp, #28
   1dd6a:	4604      	mov	r4, r0
   1dd6c:	9e12      	ldr	r6, [sp, #72]	; 0x48
   1dd6e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
   1dd70:	2700      	movs	r7, #0
   1dd72:	9705      	str	r7, [sp, #20]
   1dd74:	9f10      	ldr	r7, [sp, #64]	; 0x40
   1dd76:	9704      	str	r7, [sp, #16]
   1dd78:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   1dd7a:	9703      	str	r7, [sp, #12]
   1dd7c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   1dd7e:	9702      	str	r7, [sp, #8]
   1dd80:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   1dd82:	9701      	str	r7, [sp, #4]
   1dd84:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   1dd86:	9700      	str	r7, [sp, #0]
   1dd88:	f7f5 f86a 	bl	12e60 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
   1dd8c:	f1b5 3fff 	cmp.w	r5, #4294967295
   1dd90:	bf08      	it	eq
   1dd92:	f1b6 3fff 	cmpeq.w	r6, #4294967295
   1dd96:	d102      	bne.n	1dd9e <z_impl_k_thread_create+0x38>
}
   1dd98:	4620      	mov	r0, r4
   1dd9a:	b007      	add	sp, #28
   1dd9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		schedule_new_thread(new_thread, delay);
   1dd9e:	4632      	mov	r2, r6
   1dda0:	462b      	mov	r3, r5
   1dda2:	4620      	mov	r0, r4
   1dda4:	f7f5 f84e 	bl	12e44 <schedule_new_thread>
   1dda8:	e7f6      	b.n	1dd98 <z_impl_k_thread_create+0x32>

0001ddaa <z_pm_save_idle_exit>:
{
   1ddaa:	b508      	push	{r3, lr}
	pm_system_resume();
   1ddac:	f7e6 fd7e 	bl	48ac <pm_system_resume>
	sys_clock_idle_exit();
   1ddb0:	f7ff fd49 	bl	1d846 <sys_clock_idle_exit>
}
   1ddb4:	bd08      	pop	{r3, pc}

0001ddb6 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
   1ddb6:	4288      	cmp	r0, r1
   1ddb8:	da00      	bge.n	1ddbc <new_prio_for_inheritance+0x6>
   1ddba:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   1ddbc:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
   1ddc0:	db01      	blt.n	1ddc6 <new_prio_for_inheritance+0x10>
   1ddc2:	4608      	mov	r0, r1
   1ddc4:	4770      	bx	lr
   1ddc6:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
   1ddca:	4770      	bx	lr

0001ddcc <adjust_owner_prio>:
{
   1ddcc:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
   1ddce:	6880      	ldr	r0, [r0, #8]
   1ddd0:	f990 300e 	ldrsb.w	r3, [r0, #14]
   1ddd4:	428b      	cmp	r3, r1
   1ddd6:	d101      	bne.n	1dddc <adjust_owner_prio+0x10>
	return false;
   1ddd8:	2000      	movs	r0, #0
}
   1ddda:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
   1dddc:	f7f5 fde8 	bl	139b0 <z_set_prio>
   1dde0:	e7fb      	b.n	1ddda <adjust_owner_prio+0xe>

0001dde2 <z_impl_k_mutex_init>:
{
   1dde2:	4603      	mov	r3, r0
	mutex->owner = NULL;
   1dde4:	2000      	movs	r0, #0
   1dde6:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
   1dde8:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
   1ddea:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
   1ddec:	605b      	str	r3, [r3, #4]
}
   1ddee:	4770      	bx	lr

0001ddf0 <prepare_thread_to_run>:
{
   1ddf0:	b508      	push	{r3, lr}
   1ddf2:	2200      	movs	r2, #0
   1ddf4:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   1ddf8:	6141      	str	r1, [r0, #20]
	z_ready_thread(thread);
   1ddfa:	f000 fa04 	bl	1e206 <z_ready_thread>
}
   1ddfe:	bd08      	pop	{r3, pc}

0001de00 <queue_insert>:
{
   1de00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1de04:	4605      	mov	r5, r0
   1de06:	460e      	mov	r6, r1
   1de08:	4614      	mov	r4, r2
   1de0a:	4699      	mov	r9, r3
   1de0c:	f89d 2020 	ldrb.w	r2, [sp, #32]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1de10:	f100 0708 	add.w	r7, r0, #8
	__asm__ volatile(
   1de14:	f04f 0320 	mov.w	r3, #32
   1de18:	f3ef 8811 	mrs	r8, BASEPRI
   1de1c:	f383 8812 	msr	BASEPRI_MAX, r3
   1de20:	f3bf 8f6f 	isb	sy
	if (is_append) {
   1de24:	b102      	cbz	r2, 1de28 <queue_insert+0x28>
	return list->tail;
   1de26:	6846      	ldr	r6, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
   1de28:	4638      	mov	r0, r7
   1de2a:	f000 fa8c 	bl	1e346 <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
   1de2e:	b9f8      	cbnz	r0, 1de70 <queue_insert+0x70>
	if (alloc) {
   1de30:	f1b9 0f00 	cmp.w	r9, #0
   1de34:	d125      	bne.n	1de82 <queue_insert+0x82>
	node->next_and_flags = flags;
   1de36:	2300      	movs	r3, #0
   1de38:	6023      	str	r3, [r4, #0]
Z_GENLIST_INSERT(sflist, sfnode)
   1de3a:	b39e      	cbz	r6, 1dea4 <queue_insert+0xa4>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1de3c:	6833      	ldr	r3, [r6, #0]
Z_GENLIST_INSERT(sflist, sfnode)
   1de3e:	f033 0303 	bics.w	r3, r3, #3
   1de42:	d03b      	beq.n	1debc <queue_insert+0xbc>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1de44:	6822      	ldr	r2, [r4, #0]
   1de46:	f002 0203 	and.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1de4a:	4313      	orrs	r3, r2
   1de4c:	6023      	str	r3, [r4, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1de4e:	6833      	ldr	r3, [r6, #0]
   1de50:	f003 0303 	and.w	r3, r3, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1de54:	431c      	orrs	r4, r3
   1de56:	6034      	str	r4, [r6, #0]
	z_handle_obj_poll_events(&queue->poll_events, state);
   1de58:	2104      	movs	r1, #4
   1de5a:	f105 0010 	add.w	r0, r5, #16
   1de5e:	f000 fc08 	bl	1e672 <z_handle_obj_poll_events>
	z_reschedule(&queue->lock, key);
   1de62:	4641      	mov	r1, r8
   1de64:	4638      	mov	r0, r7
   1de66:	f7f5 fc07 	bl	13678 <z_reschedule>
	return 0;
   1de6a:	2000      	movs	r0, #0
}
   1de6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		prepare_thread_to_run(first_pending_thread, data);
   1de70:	4621      	mov	r1, r4
   1de72:	f7ff ffbd 	bl	1ddf0 <prepare_thread_to_run>
		z_reschedule(&queue->lock, key);
   1de76:	4641      	mov	r1, r8
   1de78:	4638      	mov	r0, r7
   1de7a:	f7f5 fbfd 	bl	13678 <z_reschedule>
		return 0;
   1de7e:	2000      	movs	r0, #0
   1de80:	e7f4      	b.n	1de6c <queue_insert+0x6c>
	return z_thread_aligned_alloc(0, size);
   1de82:	2108      	movs	r1, #8
   1de84:	2000      	movs	r0, #0
   1de86:	f7f6 fbf5 	bl	14674 <z_thread_aligned_alloc>
		if (anode == NULL) {
   1de8a:	b120      	cbz	r0, 1de96 <queue_insert+0x96>
		anode->data = data;
   1de8c:	6044      	str	r4, [r0, #4]
	node->next_and_flags = flags;
   1de8e:	2201      	movs	r2, #1
   1de90:	6002      	str	r2, [r0, #0]
		data = anode;
   1de92:	4604      	mov	r4, r0
   1de94:	e7d1      	b.n	1de3a <queue_insert+0x3a>
	__asm__ volatile(
   1de96:	f388 8811 	msr	BASEPRI, r8
   1de9a:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
   1de9e:	f06f 000b 	mvn.w	r0, #11
   1dea2:	e7e3      	b.n	1de6c <queue_insert+0x6c>
	return list->head;
   1dea4:	682a      	ldr	r2, [r5, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1dea6:	6823      	ldr	r3, [r4, #0]
   1dea8:	f003 0303 	and.w	r3, r3, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1deac:	4313      	orrs	r3, r2
   1deae:	6023      	str	r3, [r4, #0]
	list->head = node;
   1deb0:	602c      	str	r4, [r5, #0]
	return list->tail;
   1deb2:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(sflist, sfnode)
   1deb4:	2b00      	cmp	r3, #0
   1deb6:	d1cf      	bne.n	1de58 <queue_insert+0x58>
	list->tail = node;
   1deb8:	606c      	str	r4, [r5, #4]
}
   1deba:	e7cd      	b.n	1de58 <queue_insert+0x58>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1debc:	6823      	ldr	r3, [r4, #0]
   1debe:	f003 0303 	and.w	r3, r3, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1dec2:	6023      	str	r3, [r4, #0]
	return list->tail;
   1dec4:	686a      	ldr	r2, [r5, #4]
Z_GENLIST_APPEND(sflist, sfnode)
   1dec6:	b132      	cbz	r2, 1ded6 <queue_insert+0xd6>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1dec8:	6813      	ldr	r3, [r2, #0]
   1deca:	f003 0303 	and.w	r3, r3, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1dece:	4323      	orrs	r3, r4
   1ded0:	6013      	str	r3, [r2, #0]
	list->tail = node;
   1ded2:	606c      	str	r4, [r5, #4]
Z_GENLIST_APPEND(sflist, sfnode)
   1ded4:	e7c0      	b.n	1de58 <queue_insert+0x58>
	list->tail = node;
   1ded6:	606c      	str	r4, [r5, #4]
	list->head = node;
   1ded8:	602c      	str	r4, [r5, #0]
}
   1deda:	e7bd      	b.n	1de58 <queue_insert+0x58>

0001dedc <z_queue_node_peek>:
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
   1dedc:	b160      	cbz	r0, 1def8 <z_queue_node_peek+0x1c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1dede:	6803      	ldr	r3, [r0, #0]
   1dee0:	f013 0f03 	tst.w	r3, #3
   1dee4:	d008      	beq.n	1def8 <z_queue_node_peek+0x1c>
{
   1dee6:	b510      	push	{r4, lr}
		ret = anode->data;
   1dee8:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
   1deea:	b909      	cbnz	r1, 1def0 <z_queue_node_peek+0x14>
		ret = anode->data;
   1deec:	4620      	mov	r0, r4
}
   1deee:	bd10      	pop	{r4, pc}
			k_free(anode);
   1def0:	f000 fbe8 	bl	1e6c4 <k_free>
		ret = anode->data;
   1def4:	4620      	mov	r0, r4
   1def6:	e7fa      	b.n	1deee <z_queue_node_peek+0x12>
}
   1def8:	4770      	bx	lr

0001defa <k_queue_append>:
{
   1defa:	b500      	push	{lr}
   1defc:	b083      	sub	sp, #12
   1defe:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
   1df00:	2301      	movs	r3, #1
   1df02:	9300      	str	r3, [sp, #0]
   1df04:	2300      	movs	r3, #0
   1df06:	4619      	mov	r1, r3
   1df08:	f7ff ff7a 	bl	1de00 <queue_insert>
}
   1df0c:	b003      	add	sp, #12
   1df0e:	f85d fb04 	ldr.w	pc, [sp], #4

0001df12 <k_queue_prepend>:
{
   1df12:	b500      	push	{lr}
   1df14:	b083      	sub	sp, #12
   1df16:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, false);
   1df18:	2100      	movs	r1, #0
   1df1a:	9100      	str	r1, [sp, #0]
   1df1c:	460b      	mov	r3, r1
   1df1e:	f7ff ff6f 	bl	1de00 <queue_insert>
}
   1df22:	b003      	add	sp, #12
   1df24:	f85d fb04 	ldr.w	pc, [sp], #4

0001df28 <k_queue_append_list>:
	CHECKIF(head == NULL || tail == NULL) {
   1df28:	2900      	cmp	r1, #0
   1df2a:	d036      	beq.n	1df9a <k_queue_append_list+0x72>
{
   1df2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1df30:	4606      	mov	r6, r0
   1df32:	4617      	mov	r7, r2
   1df34:	460c      	mov	r4, r1
	CHECKIF(head == NULL || tail == NULL) {
   1df36:	b39a      	cbz	r2, 1dfa0 <k_queue_append_list+0x78>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1df38:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1df3c:	f04f 0320 	mov.w	r3, #32
   1df40:	f3ef 8811 	mrs	r8, BASEPRI
   1df44:	f383 8812 	msr	BASEPRI_MAX, r3
   1df48:	f3bf 8f6f 	isb	sy
		thread = z_unpend_first_thread(&queue->wait_q);
   1df4c:	4628      	mov	r0, r5
   1df4e:	f000 f9fa 	bl	1e346 <z_unpend_first_thread>
   1df52:	e006      	b.n	1df62 <k_queue_append_list+0x3a>
		prepare_thread_to_run(thread, head);
   1df54:	4621      	mov	r1, r4
   1df56:	f7ff ff4b 	bl	1ddf0 <prepare_thread_to_run>
		head = *(void **)head;
   1df5a:	6824      	ldr	r4, [r4, #0]
		thread = z_unpend_first_thread(&queue->wait_q);
   1df5c:	4628      	mov	r0, r5
   1df5e:	f000 f9f2 	bl	1e346 <z_unpend_first_thread>
	while ((head != NULL) && (thread != NULL)) {
   1df62:	b10c      	cbz	r4, 1df68 <k_queue_append_list+0x40>
   1df64:	2800      	cmp	r0, #0
   1df66:	d1f5      	bne.n	1df54 <k_queue_append_list+0x2c>
	if (head != NULL) {
   1df68:	b14c      	cbz	r4, 1df7e <k_queue_append_list+0x56>
Z_GENLIST_APPEND_LIST(sflist, sfnode)
   1df6a:	b144      	cbz	r4, 1df7e <k_queue_append_list+0x56>
   1df6c:	b13f      	cbz	r7, 1df7e <k_queue_append_list+0x56>
	return list->tail;
   1df6e:	6872      	ldr	r2, [r6, #4]
Z_GENLIST_APPEND_LIST(sflist, sfnode)
   1df70:	b18a      	cbz	r2, 1df96 <k_queue_append_list+0x6e>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1df72:	6813      	ldr	r3, [r2, #0]
   1df74:	f003 0303 	and.w	r3, r3, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1df78:	431c      	orrs	r4, r3
   1df7a:	6014      	str	r4, [r2, #0]
	list->tail = node;
   1df7c:	6077      	str	r7, [r6, #4]
	z_handle_obj_poll_events(&queue->poll_events, state);
   1df7e:	2104      	movs	r1, #4
   1df80:	f106 0010 	add.w	r0, r6, #16
   1df84:	f000 fb75 	bl	1e672 <z_handle_obj_poll_events>
	z_reschedule(&queue->lock, key);
   1df88:	4641      	mov	r1, r8
   1df8a:	4628      	mov	r0, r5
   1df8c:	f7f5 fb74 	bl	13678 <z_reschedule>
	return 0;
   1df90:	2000      	movs	r0, #0
}
   1df92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	list->head = node;
   1df96:	6034      	str	r4, [r6, #0]
}
   1df98:	e7f0      	b.n	1df7c <k_queue_append_list+0x54>
		return -EINVAL;
   1df9a:	f06f 0015 	mvn.w	r0, #21
}
   1df9e:	4770      	bx	lr
		return -EINVAL;
   1dfa0:	f06f 0015 	mvn.w	r0, #21
   1dfa4:	e7f5      	b.n	1df92 <k_queue_append_list+0x6a>

0001dfa6 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   1dfa6:	b15a      	cbz	r2, 1dfc0 <z_impl_k_sem_init+0x1a>
   1dfa8:	428a      	cmp	r2, r1
   1dfaa:	d30c      	bcc.n	1dfc6 <z_impl_k_sem_init+0x20>
	sem->count = initial_count;
   1dfac:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
   1dfae:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
   1dfb0:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
   1dfb2:	6040      	str	r0, [r0, #4]
	sys_dlist_init(&sem->poll_events);
   1dfb4:	f100 0310 	add.w	r3, r0, #16
	list->head = (sys_dnode_t *)list;
   1dfb8:	6103      	str	r3, [r0, #16]
	list->tail = (sys_dnode_t *)list;
   1dfba:	6143      	str	r3, [r0, #20]
	return 0;
   1dfbc:	2000      	movs	r0, #0
   1dfbe:	4770      	bx	lr
		return -EINVAL;
   1dfc0:	f06f 0015 	mvn.w	r0, #21
   1dfc4:	4770      	bx	lr
   1dfc6:	f06f 0015 	mvn.w	r0, #21
}
   1dfca:	4770      	bx	lr

0001dfcc <cancel_async_locked>:
{
   1dfcc:	4603      	mov	r3, r0
	return (*flagp & BIT(bit)) != 0U;
   1dfce:	68c2      	ldr	r2, [r0, #12]
	if (!flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1dfd0:	f012 0f02 	tst.w	r2, #2
   1dfd4:	d009      	beq.n	1dfea <cancel_async_locked+0x1e>
	return *flagp;
   1dfd6:	68da      	ldr	r2, [r3, #12]
	if (ret != 0) {
   1dfd8:	f012 000f 	ands.w	r0, r2, #15
   1dfdc:	d004      	beq.n	1dfe8 <cancel_async_locked+0x1c>
	*flagp |= BIT(bit);
   1dfde:	f042 0202 	orr.w	r2, r2, #2
   1dfe2:	60da      	str	r2, [r3, #12]
	return flags_get(&work->flags) & K_WORK_MASK;
   1dfe4:	f002 000f 	and.w	r0, r2, #15
}
   1dfe8:	4770      	bx	lr
		queue_remove_locked(work->queue, work);
   1dfea:	6880      	ldr	r0, [r0, #8]
	*flagp &= ~BIT(bit);
   1dfec:	f022 0104 	bic.w	r1, r2, #4
   1dff0:	60d9      	str	r1, [r3, #12]
	if (flag_test_and_clear(&work->flags, K_WORK_QUEUED_BIT)) {
   1dff2:	f012 0f04 	tst.w	r2, #4
   1dff6:	d0ee      	beq.n	1dfd6 <cancel_async_locked+0xa>
		(void)sys_slist_find_and_remove(&queue->pending, &work->node);
   1dff8:	f100 0cb8 	add.w	ip, r0, #184	; 0xb8
	return list->head;
   1dffc:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   1e000:	2100      	movs	r1, #0
   1e002:	2a00      	cmp	r2, #0
   1e004:	d0e7      	beq.n	1dfd6 <cancel_async_locked+0xa>
   1e006:	4293      	cmp	r3, r2
   1e008:	d002      	beq.n	1e010 <cancel_async_locked+0x44>
   1e00a:	4611      	mov	r1, r2
   1e00c:	6812      	ldr	r2, [r2, #0]
   1e00e:	e7f8      	b.n	1e002 <cancel_async_locked+0x36>
Z_GENLIST_REMOVE(slist, snode)
   1e010:	b141      	cbz	r1, 1e024 <cancel_async_locked+0x58>
	return node->next;
   1e012:	681a      	ldr	r2, [r3, #0]
	parent->next = child;
   1e014:	600a      	str	r2, [r1, #0]
	return list->tail;
   1e016:	f8dc 2004 	ldr.w	r2, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
   1e01a:	4293      	cmp	r3, r2
   1e01c:	d00c      	beq.n	1e038 <cancel_async_locked+0x6c>
	parent->next = child;
   1e01e:	2200      	movs	r2, #0
   1e020:	601a      	str	r2, [r3, #0]
Z_GENLIST_REMOVE(slist, snode)
   1e022:	e7d8      	b.n	1dfd6 <cancel_async_locked+0xa>
	return node->next;
   1e024:	681a      	ldr	r2, [r3, #0]
	list->head = node;
   1e026:	f8c0 20b8 	str.w	r2, [r0, #184]	; 0xb8
	return list->tail;
   1e02a:	f8dc 1004 	ldr.w	r1, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
   1e02e:	428b      	cmp	r3, r1
   1e030:	d1f5      	bne.n	1e01e <cancel_async_locked+0x52>
	list->tail = node;
   1e032:	f8cc 2004 	str.w	r2, [ip, #4]
}
   1e036:	e7f2      	b.n	1e01e <cancel_async_locked+0x52>
	list->tail = node;
   1e038:	f8cc 1004 	str.w	r1, [ip, #4]
}
   1e03c:	e7ef      	b.n	1e01e <cancel_async_locked+0x52>

0001e03e <work_timeout>:
{
   1e03e:	b510      	push	{r4, lr}
   1e040:	b082      	sub	sp, #8
   1e042:	4603      	mov	r3, r0
   1e044:	f04f 0220 	mov.w	r2, #32
   1e048:	f3ef 8411 	mrs	r4, BASEPRI
   1e04c:	f382 8812 	msr	BASEPRI_MAX, r2
   1e050:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
   1e054:	2200      	movs	r2, #0
   1e056:	9201      	str	r2, [sp, #4]
	return (*flagp & BIT(bit)) != 0U;
   1e058:	f850 2c04 	ldr.w	r2, [r0, #-4]
	*flagp &= ~BIT(bit);
   1e05c:	f022 0108 	bic.w	r1, r2, #8
   1e060:	f840 1c04 	str.w	r1, [r0, #-4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   1e064:	f012 0f08 	tst.w	r2, #8
   1e068:	d105      	bne.n	1e076 <work_timeout+0x38>
	__asm__ volatile(
   1e06a:	f384 8811 	msr	BASEPRI, r4
   1e06e:	f3bf 8f6f 	isb	sy
}
   1e072:	b002      	add	sp, #8
   1e074:	bd10      	pop	{r4, pc}
   1e076:	3810      	subs	r0, #16
		queue = dw->queue;
   1e078:	699b      	ldr	r3, [r3, #24]
   1e07a:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
   1e07c:	a901      	add	r1, sp, #4
   1e07e:	f7f5 f913 	bl	132a8 <submit_to_queue_locked>
   1e082:	e7f2      	b.n	1e06a <work_timeout+0x2c>

0001e084 <cancel_delayable_async_locked>:
{
   1e084:	b510      	push	{r4, lr}
   1e086:	4604      	mov	r4, r0
	return (*flagp & BIT(bit)) != 0U;
   1e088:	68c3      	ldr	r3, [r0, #12]
	*flagp &= ~BIT(bit);
   1e08a:	f023 0208 	bic.w	r2, r3, #8
   1e08e:	60c2      	str	r2, [r0, #12]
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
   1e090:	f013 0f08 	tst.w	r3, #8
   1e094:	d103      	bne.n	1e09e <cancel_delayable_async_locked+0x1a>
	return cancel_async_locked(&dwork->work);
   1e096:	4620      	mov	r0, r4
   1e098:	f7ff ff98 	bl	1dfcc <cancel_async_locked>
}
   1e09c:	bd10      	pop	{r4, pc}
		z_abort_timeout(&dwork->timeout);
   1e09e:	3010      	adds	r0, #16
   1e0a0:	f000 f9de 	bl	1e460 <z_abort_timeout>
		ret = true;
   1e0a4:	e7f7      	b.n	1e096 <cancel_delayable_async_locked+0x12>

0001e0a6 <k_work_submit_to_queue>:
{
   1e0a6:	b530      	push	{r4, r5, lr}
   1e0a8:	b083      	sub	sp, #12
   1e0aa:	9001      	str	r0, [sp, #4]
   1e0ac:	4608      	mov	r0, r1
	__asm__ volatile(
   1e0ae:	f04f 0320 	mov.w	r3, #32
   1e0b2:	f3ef 8511 	mrs	r5, BASEPRI
   1e0b6:	f383 8812 	msr	BASEPRI_MAX, r3
   1e0ba:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
   1e0be:	a901      	add	r1, sp, #4
   1e0c0:	f7f5 f8f2 	bl	132a8 <submit_to_queue_locked>
   1e0c4:	4604      	mov	r4, r0
	__asm__ volatile(
   1e0c6:	f385 8811 	msr	BASEPRI, r5
   1e0ca:	f3bf 8f6f 	isb	sy
	if (ret > 0) {
   1e0ce:	2800      	cmp	r0, #0
   1e0d0:	dc02      	bgt.n	1e0d8 <k_work_submit_to_queue+0x32>
}
   1e0d2:	4620      	mov	r0, r4
   1e0d4:	b003      	add	sp, #12
   1e0d6:	bd30      	pop	{r4, r5, pc}
	__asm__ volatile(
   1e0d8:	f04f 0320 	mov.w	r3, #32
   1e0dc:	f3ef 8011 	mrs	r0, BASEPRI
   1e0e0:	f383 8812 	msr	BASEPRI_MAX, r3
   1e0e4:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   1e0e8:	f000 f845 	bl	1e176 <z_reschedule_irqlock>
	return ret;
   1e0ec:	e7f1      	b.n	1e0d2 <k_work_submit_to_queue+0x2c>

0001e0ee <k_work_init_delayable>:
{
   1e0ee:	b538      	push	{r3, r4, r5, lr}
   1e0f0:	4604      	mov	r4, r0
   1e0f2:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
   1e0f4:	2230      	movs	r2, #48	; 0x30
   1e0f6:	2100      	movs	r1, #0
   1e0f8:	f7f6 fdfa 	bl	14cf0 <memset>
   1e0fc:	6065      	str	r5, [r4, #4]
   1e0fe:	f44f 7380 	mov.w	r3, #256	; 0x100
   1e102:	60e3      	str	r3, [r4, #12]
}
   1e104:	bd38      	pop	{r3, r4, r5, pc}

0001e106 <k_work_schedule_for_queue>:
{
   1e106:	b510      	push	{r4, lr}
   1e108:	b082      	sub	sp, #8
   1e10a:	9001      	str	r0, [sp, #4]
   1e10c:	f04f 0020 	mov.w	r0, #32
   1e110:	f3ef 8411 	mrs	r4, BASEPRI
   1e114:	f380 8812 	msr	BASEPRI_MAX, r0
   1e118:	f3bf 8f6f 	isb	sy
	return *flagp;
   1e11c:	68c8      	ldr	r0, [r1, #12]
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
   1e11e:	f010 0f0e 	tst.w	r0, #14
   1e122:	d006      	beq.n	1e132 <k_work_schedule_for_queue+0x2c>
	int ret = 0;
   1e124:	2000      	movs	r0, #0
	__asm__ volatile(
   1e126:	f384 8811 	msr	BASEPRI, r4
   1e12a:	f3bf 8f6f 	isb	sy
}
   1e12e:	b002      	add	sp, #8
   1e130:	bd10      	pop	{r4, pc}
		ret = schedule_for_queue_locked(&queue, dwork, delay);
   1e132:	a801      	add	r0, sp, #4
   1e134:	f7f5 f924 	bl	13380 <schedule_for_queue_locked>
   1e138:	e7f5      	b.n	1e126 <k_work_schedule_for_queue+0x20>

0001e13a <k_work_cancel_delayable>:

	return ret;
}

int k_work_cancel_delayable(struct k_work_delayable *dwork)
{
   1e13a:	b510      	push	{r4, lr}
	__asm__ volatile(
   1e13c:	f04f 0320 	mov.w	r3, #32
   1e140:	f3ef 8411 	mrs	r4, BASEPRI
   1e144:	f383 8812 	msr	BASEPRI_MAX, r3
   1e148:	f3bf 8f6f 	isb	sy
	__ASSERT_NO_MSG(dwork != NULL);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, cancel_delayable, dwork);

	k_spinlock_key_t key = k_spin_lock(&lock);
	int ret = cancel_delayable_async_locked(dwork);
   1e14c:	f7ff ff9a 	bl	1e084 <cancel_delayable_async_locked>
	__asm__ volatile(
   1e150:	f384 8811 	msr	BASEPRI, r4
   1e154:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable, dwork, ret);

	return ret;
}
   1e158:	bd10      	pop	{r4, pc}

0001e15a <thread_active_elsewhere>:
}
   1e15a:	2000      	movs	r0, #0
   1e15c:	4770      	bx	lr

0001e15e <pended_on_thread>:
}
   1e15e:	6880      	ldr	r0, [r0, #8]
   1e160:	4770      	bx	lr

0001e162 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   1e162:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   1e166:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   1e16a:	4283      	cmp	r3, r0
   1e16c:	d001      	beq.n	1e172 <z_sched_prio_cmp+0x10>
		return b2 - b1;
   1e16e:	1ac0      	subs	r0, r0, r3
   1e170:	4770      	bx	lr
	return 0;
   1e172:	2000      	movs	r0, #0
}
   1e174:	4770      	bx	lr

0001e176 <z_reschedule_irqlock>:
{
   1e176:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   1e178:	4603      	mov	r3, r0
   1e17a:	b920      	cbnz	r0, 1e186 <z_reschedule_irqlock+0x10>
   1e17c:	f3ef 8205 	mrs	r2, IPSR
   1e180:	b942      	cbnz	r2, 1e194 <z_reschedule_irqlock+0x1e>
   1e182:	2201      	movs	r2, #1
   1e184:	e000      	b.n	1e188 <z_reschedule_irqlock+0x12>
   1e186:	2200      	movs	r2, #0
	if (resched(key)) {
   1e188:	b932      	cbnz	r2, 1e198 <z_reschedule_irqlock+0x22>
   1e18a:	f383 8811 	msr	BASEPRI, r3
   1e18e:	f3bf 8f6f 	isb	sy
}
   1e192:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   1e194:	2200      	movs	r2, #0
   1e196:	e7f7      	b.n	1e188 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
   1e198:	4618      	mov	r0, r3
   1e19a:	f7e6 fd9d 	bl	4cd8 <arch_swap>
	return ret;
   1e19e:	e7f8      	b.n	1e192 <z_reschedule_irqlock+0x1c>

0001e1a0 <z_priq_dumb_remove>:
	sys_dnode_t *const prev = node->prev;
   1e1a0:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
   1e1a2:	680b      	ldr	r3, [r1, #0]
	prev->next = next;
   1e1a4:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   1e1a6:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   1e1a8:	2300      	movs	r3, #0
   1e1aa:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
   1e1ac:	604b      	str	r3, [r1, #4]
}
   1e1ae:	4770      	bx	lr

0001e1b0 <z_unpend_thread>:
{
   1e1b0:	b538      	push	{r3, r4, r5, lr}
   1e1b2:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
   1e1b4:	2300      	movs	r3, #0
	__asm__ volatile(
   1e1b6:	f04f 0220 	mov.w	r2, #32
   1e1ba:	f3ef 8511 	mrs	r5, BASEPRI
   1e1be:	f382 8812 	msr	BASEPRI_MAX, r2
   1e1c2:	f3bf 8f6f 	isb	sy
   1e1c6:	e010      	b.n	1e1ea <z_unpend_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   1e1c8:	4620      	mov	r0, r4
   1e1ca:	f7ff ffc8 	bl	1e15e <pended_on_thread>
   1e1ce:	4621      	mov	r1, r4
   1e1d0:	f7ff ffe6 	bl	1e1a0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   1e1d4:	7b63      	ldrb	r3, [r4, #13]
   1e1d6:	f023 0302 	bic.w	r3, r3, #2
   1e1da:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   1e1dc:	2300      	movs	r3, #0
   1e1de:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
   1e1e0:	f385 8811 	msr	BASEPRI, r5
   1e1e4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   1e1e8:	2301      	movs	r3, #1
   1e1ea:	2b00      	cmp	r3, #0
   1e1ec:	d0ec      	beq.n	1e1c8 <z_unpend_thread+0x18>
	return z_abort_timeout(&thread->base.timeout);
   1e1ee:	f104 0018 	add.w	r0, r4, #24
   1e1f2:	f000 f935 	bl	1e460 <z_abort_timeout>
}
   1e1f6:	bd38      	pop	{r3, r4, r5, pc}

0001e1f8 <z_priq_dumb_best>:
{
   1e1f8:	4603      	mov	r3, r0
	return list->head == list;
   1e1fa:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1e1fc:	4283      	cmp	r3, r0
   1e1fe:	d000      	beq.n	1e202 <z_priq_dumb_best+0xa>
}
   1e200:	4770      	bx	lr
	struct k_thread *thread = NULL;
   1e202:	2000      	movs	r0, #0
	return thread;
   1e204:	e7fc      	b.n	1e200 <z_priq_dumb_best+0x8>

0001e206 <z_ready_thread>:
{
   1e206:	b538      	push	{r3, r4, r5, lr}
   1e208:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
   1e20a:	2300      	movs	r3, #0
	__asm__ volatile(
   1e20c:	f04f 0220 	mov.w	r2, #32
   1e210:	f3ef 8511 	mrs	r5, BASEPRI
   1e214:	f382 8812 	msr	BASEPRI_MAX, r2
   1e218:	f3bf 8f6f 	isb	sy
   1e21c:	e004      	b.n	1e228 <z_ready_thread+0x22>
	__asm__ volatile(
   1e21e:	f385 8811 	msr	BASEPRI, r5
   1e222:	f3bf 8f6f 	isb	sy
   1e226:	2301      	movs	r3, #1
   1e228:	b943      	cbnz	r3, 1e23c <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
   1e22a:	4620      	mov	r0, r4
   1e22c:	f7ff ff95 	bl	1e15a <thread_active_elsewhere>
   1e230:	2800      	cmp	r0, #0
   1e232:	d1f4      	bne.n	1e21e <z_ready_thread+0x18>
			ready_thread(thread);
   1e234:	4620      	mov	r0, r4
   1e236:	f7f5 fb2d 	bl	13894 <ready_thread>
   1e23a:	e7f0      	b.n	1e21e <z_ready_thread+0x18>
}
   1e23c:	bd38      	pop	{r3, r4, r5, pc}

0001e23e <z_thread_timeout>:
{
   1e23e:	b570      	push	{r4, r5, r6, lr}
   1e240:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
   1e242:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
   1e246:	2300      	movs	r3, #0
	__asm__ volatile(
   1e248:	f04f 0220 	mov.w	r2, #32
   1e24c:	f3ef 8611 	mrs	r6, BASEPRI
   1e250:	f382 8812 	msr	BASEPRI_MAX, r2
   1e254:	f3bf 8f6f 	isb	sy
   1e258:	e011      	b.n	1e27e <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
   1e25a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   1e25e:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
   1e262:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   1e266:	f023 0310 	bic.w	r3, r3, #16
   1e26a:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
   1e26e:	4628      	mov	r0, r5
   1e270:	f7f5 fb10 	bl	13894 <ready_thread>
	__asm__ volatile(
   1e274:	f386 8811 	msr	BASEPRI, r6
   1e278:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   1e27c:	2301      	movs	r3, #1
   1e27e:	b9ab      	cbnz	r3, 1e2ac <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
   1e280:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
   1e284:	f013 0f28 	tst.w	r3, #40	; 0x28
   1e288:	d1f4      	bne.n	1e274 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
   1e28a:	f854 3c10 	ldr.w	r3, [r4, #-16]
   1e28e:	2b00      	cmp	r3, #0
   1e290:	d0e3      	beq.n	1e25a <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   1e292:	4628      	mov	r0, r5
   1e294:	f7ff ff63 	bl	1e15e <pended_on_thread>
   1e298:	4629      	mov	r1, r5
   1e29a:	f7ff ff81 	bl	1e1a0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   1e29e:	7b6b      	ldrb	r3, [r5, #13]
   1e2a0:	f023 0302 	bic.w	r3, r3, #2
   1e2a4:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
   1e2a6:	2300      	movs	r3, #0
   1e2a8:	60ab      	str	r3, [r5, #8]
}
   1e2aa:	e7d6      	b.n	1e25a <z_thread_timeout+0x1c>
}
   1e2ac:	bd70      	pop	{r4, r5, r6, pc}

0001e2ae <add_to_waitq_locked>:
{
   1e2ae:	b570      	push	{r4, r5, r6, lr}
   1e2b0:	4605      	mov	r5, r0
   1e2b2:	460e      	mov	r6, r1
	unready_thread(thread);
   1e2b4:	f7f5 fb4c 	bl	13950 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   1e2b8:	7b6b      	ldrb	r3, [r5, #13]
   1e2ba:	f043 0302 	orr.w	r3, r3, #2
   1e2be:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
   1e2c0:	b1b6      	cbz	r6, 1e2f0 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
   1e2c2:	60ae      	str	r6, [r5, #8]
	return list->head == list;
   1e2c4:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1e2c6:	42a6      	cmp	r6, r4
   1e2c8:	d019      	beq.n	1e2fe <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1e2ca:	b164      	cbz	r4, 1e2e6 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
   1e2cc:	4621      	mov	r1, r4
   1e2ce:	4628      	mov	r0, r5
   1e2d0:	f7ff ff47 	bl	1e162 <z_sched_prio_cmp>
   1e2d4:	2800      	cmp	r0, #0
   1e2d6:	dc0c      	bgt.n	1e2f2 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   1e2d8:	b12c      	cbz	r4, 1e2e6 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
   1e2da:	6873      	ldr	r3, [r6, #4]
   1e2dc:	429c      	cmp	r4, r3
   1e2de:	d002      	beq.n	1e2e6 <add_to_waitq_locked+0x38>
   1e2e0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1e2e2:	2c00      	cmp	r4, #0
   1e2e4:	d1f1      	bne.n	1e2ca <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
   1e2e6:	6873      	ldr	r3, [r6, #4]
	node->next = list;
   1e2e8:	602e      	str	r6, [r5, #0]
	node->prev = tail;
   1e2ea:	606b      	str	r3, [r5, #4]
	tail->next = node;
   1e2ec:	601d      	str	r5, [r3, #0]
	list->tail = node;
   1e2ee:	6075      	str	r5, [r6, #4]
}
   1e2f0:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
   1e2f2:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
   1e2f4:	606b      	str	r3, [r5, #4]
	node->next = successor;
   1e2f6:	602c      	str	r4, [r5, #0]
	prev->next = node;
   1e2f8:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   1e2fa:	6065      	str	r5, [r4, #4]
}
   1e2fc:	e7f8      	b.n	1e2f0 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1e2fe:	2400      	movs	r4, #0
   1e300:	e7e3      	b.n	1e2ca <add_to_waitq_locked+0x1c>

0001e302 <pend>:
{
   1e302:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1e306:	4605      	mov	r5, r0
   1e308:	460e      	mov	r6, r1
   1e30a:	4691      	mov	r9, r2
   1e30c:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
   1e30e:	2400      	movs	r4, #0
	__asm__ volatile(
   1e310:	f04f 0320 	mov.w	r3, #32
   1e314:	f3ef 8711 	mrs	r7, BASEPRI
   1e318:	f383 8812 	msr	BASEPRI_MAX, r3
   1e31c:	f3bf 8f6f 	isb	sy
   1e320:	e008      	b.n	1e334 <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
   1e322:	4631      	mov	r1, r6
   1e324:	4628      	mov	r0, r5
   1e326:	f7ff ffc2 	bl	1e2ae <add_to_waitq_locked>
	__asm__ volatile(
   1e32a:	f387 8811 	msr	BASEPRI, r7
   1e32e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   1e332:	2401      	movs	r4, #1
   1e334:	2c00      	cmp	r4, #0
   1e336:	d0f4      	beq.n	1e322 <pend+0x20>
	add_thread_timeout(thread, timeout);
   1e338:	464a      	mov	r2, r9
   1e33a:	4643      	mov	r3, r8
   1e33c:	4628      	mov	r0, r5
   1e33e:	f7f5 f93d 	bl	135bc <add_thread_timeout>
}
   1e342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001e346 <z_unpend_first_thread>:
{
   1e346:	b570      	push	{r4, r5, r6, lr}
   1e348:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
   1e34a:	2300      	movs	r3, #0
	__asm__ volatile(
   1e34c:	f04f 0220 	mov.w	r2, #32
   1e350:	f3ef 8611 	mrs	r6, BASEPRI
   1e354:	f382 8812 	msr	BASEPRI_MAX, r2
   1e358:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
   1e35c:	461c      	mov	r4, r3
   1e35e:	e004      	b.n	1e36a <z_unpend_first_thread+0x24>
	__asm__ volatile(
   1e360:	f386 8811 	msr	BASEPRI, r6
   1e364:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   1e368:	2301      	movs	r3, #1
   1e36a:	b9ab      	cbnz	r3, 1e398 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
   1e36c:	4628      	mov	r0, r5
   1e36e:	f7ff ff43 	bl	1e1f8 <z_priq_dumb_best>
		if (thread != NULL) {
   1e372:	4604      	mov	r4, r0
   1e374:	2800      	cmp	r0, #0
   1e376:	d0f3      	beq.n	1e360 <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   1e378:	f7ff fef1 	bl	1e15e <pended_on_thread>
   1e37c:	4621      	mov	r1, r4
   1e37e:	f7ff ff0f 	bl	1e1a0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   1e382:	7b63      	ldrb	r3, [r4, #13]
   1e384:	f023 0302 	bic.w	r3, r3, #2
   1e388:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   1e38a:	2300      	movs	r3, #0
   1e38c:	60a3      	str	r3, [r4, #8]
   1e38e:	f104 0018 	add.w	r0, r4, #24
   1e392:	f000 f865 	bl	1e460 <z_abort_timeout>
   1e396:	e7e3      	b.n	1e360 <z_unpend_first_thread+0x1a>
}
   1e398:	4620      	mov	r0, r4
   1e39a:	bd70      	pop	{r4, r5, r6, pc}

0001e39c <z_unpend_all>:
{
   1e39c:	b538      	push	{r3, r4, r5, lr}
   1e39e:	4605      	mov	r5, r0
	int need_sched = 0;
   1e3a0:	2000      	movs	r0, #0
	return list->head == list;
   1e3a2:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1e3a4:	42a5      	cmp	r5, r4
   1e3a6:	d008      	beq.n	1e3ba <z_unpend_all+0x1e>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   1e3a8:	b13c      	cbz	r4, 1e3ba <z_unpend_all+0x1e>
		z_unpend_thread(thread);
   1e3aa:	4620      	mov	r0, r4
   1e3ac:	f7ff ff00 	bl	1e1b0 <z_unpend_thread>
		z_ready_thread(thread);
   1e3b0:	4620      	mov	r0, r4
   1e3b2:	f7ff ff28 	bl	1e206 <z_ready_thread>
		need_sched = 1;
   1e3b6:	2001      	movs	r0, #1
   1e3b8:	e7f3      	b.n	1e3a2 <z_unpend_all+0x6>
}
   1e3ba:	bd38      	pop	{r3, r4, r5, pc}

0001e3bc <init_ready_q>:
	sys_dlist_init(&rq->runq);
   1e3bc:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
   1e3be:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
   1e3c0:	6083      	str	r3, [r0, #8]
}
   1e3c2:	4770      	bx	lr

0001e3c4 <z_sched_wake>:
{
   1e3c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1e3c8:	4605      	mov	r5, r0
   1e3ca:	4688      	mov	r8, r1
   1e3cc:	4617      	mov	r7, r2
	LOCKED(&sched_spinlock) {
   1e3ce:	2300      	movs	r3, #0
	__asm__ volatile(
   1e3d0:	f04f 0220 	mov.w	r2, #32
   1e3d4:	f3ef 8611 	mrs	r6, BASEPRI
   1e3d8:	f382 8812 	msr	BASEPRI_MAX, r2
   1e3dc:	f3bf 8f6f 	isb	sy
	bool ret = false;
   1e3e0:	4699      	mov	r9, r3
   1e3e2:	e004      	b.n	1e3ee <z_sched_wake+0x2a>
	__asm__ volatile(
   1e3e4:	f386 8811 	msr	BASEPRI, r6
   1e3e8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   1e3ec:	2301      	movs	r3, #1
   1e3ee:	b9eb      	cbnz	r3, 1e42c <z_sched_wake+0x68>
		thread = _priq_wait_best(&wait_q->waitq);
   1e3f0:	4628      	mov	r0, r5
   1e3f2:	f7ff ff01 	bl	1e1f8 <z_priq_dumb_best>
		if (thread != NULL) {
   1e3f6:	4604      	mov	r4, r0
   1e3f8:	2800      	cmp	r0, #0
   1e3fa:	d0f3      	beq.n	1e3e4 <z_sched_wake+0x20>
   1e3fc:	f8c0 80b0 	str.w	r8, [r0, #176]	; 0xb0
	thread->base.swap_data = data;
   1e400:	6147      	str	r7, [r0, #20]
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   1e402:	f7ff feac 	bl	1e15e <pended_on_thread>
   1e406:	4621      	mov	r1, r4
   1e408:	f7ff feca 	bl	1e1a0 <z_priq_dumb_remove>
   1e40c:	7b63      	ldrb	r3, [r4, #13]
   1e40e:	f023 0302 	bic.w	r3, r3, #2
   1e412:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   1e414:	2300      	movs	r3, #0
   1e416:	60a3      	str	r3, [r4, #8]
   1e418:	f104 0018 	add.w	r0, r4, #24
   1e41c:	f000 f820 	bl	1e460 <z_abort_timeout>
			ready_thread(thread);
   1e420:	4620      	mov	r0, r4
   1e422:	f7f5 fa37 	bl	13894 <ready_thread>
			ret = true;
   1e426:	f04f 0901 	mov.w	r9, #1
   1e42a:	e7db      	b.n	1e3e4 <z_sched_wake+0x20>
}
   1e42c:	4648      	mov	r0, r9
   1e42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001e432 <remove_timeout>:
{
   1e432:	b510      	push	{r4, lr}
   1e434:	4604      	mov	r4, r0
	if (next(t) != NULL) {
   1e436:	f7f5 fd01 	bl	13e3c <next>
   1e43a:	b148      	cbz	r0, 1e450 <remove_timeout+0x1e>
   1e43c:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
   1e43e:	6920      	ldr	r0, [r4, #16]
   1e440:	6961      	ldr	r1, [r4, #20]
   1e442:	6913      	ldr	r3, [r2, #16]
   1e444:	181b      	adds	r3, r3, r0
   1e446:	6950      	ldr	r0, [r2, #20]
   1e448:	eb41 0100 	adc.w	r1, r1, r0
   1e44c:	6113      	str	r3, [r2, #16]
   1e44e:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
   1e450:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
   1e452:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
   1e454:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   1e456:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   1e458:	2300      	movs	r3, #0
   1e45a:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
   1e45c:	6063      	str	r3, [r4, #4]
}
   1e45e:	bd10      	pop	{r4, pc}

0001e460 <z_abort_timeout>:
{
   1e460:	b570      	push	{r4, r5, r6, lr}
   1e462:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
   1e464:	2300      	movs	r3, #0
	__asm__ volatile(
   1e466:	f04f 0220 	mov.w	r2, #32
   1e46a:	f3ef 8611 	mrs	r6, BASEPRI
   1e46e:	f382 8812 	msr	BASEPRI_MAX, r2
   1e472:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
   1e476:	f06f 0015 	mvn.w	r0, #21
   1e47a:	e004      	b.n	1e486 <z_abort_timeout+0x26>
	__asm__ volatile(
   1e47c:	f386 8811 	msr	BASEPRI, r6
   1e480:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   1e484:	2301      	movs	r3, #1
   1e486:	461d      	mov	r5, r3
   1e488:	b93b      	cbnz	r3, 1e49a <z_abort_timeout+0x3a>
	return node->next != NULL;
   1e48a:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
   1e48c:	2b00      	cmp	r3, #0
   1e48e:	d0f5      	beq.n	1e47c <z_abort_timeout+0x1c>
			remove_timeout(to);
   1e490:	4620      	mov	r0, r4
   1e492:	f7ff ffce 	bl	1e432 <remove_timeout>
			ret = 0;
   1e496:	4628      	mov	r0, r5
   1e498:	e7f0      	b.n	1e47c <z_abort_timeout+0x1c>
}
   1e49a:	bd70      	pop	{r4, r5, r6, pc}

0001e49c <z_get_next_timeout_expiry>:
{
   1e49c:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
   1e49e:	2300      	movs	r3, #0
	__asm__ volatile(
   1e4a0:	f04f 0220 	mov.w	r2, #32
   1e4a4:	f3ef 8411 	mrs	r4, BASEPRI
   1e4a8:	f382 8812 	msr	BASEPRI_MAX, r2
   1e4ac:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
   1e4b0:	f04f 30ff 	mov.w	r0, #4294967295
   1e4b4:	e006      	b.n	1e4c4 <z_get_next_timeout_expiry+0x28>
		ret = next_timeout();
   1e4b6:	f7f5 fcd9 	bl	13e6c <next_timeout>
	__asm__ volatile(
   1e4ba:	f384 8811 	msr	BASEPRI, r4
   1e4be:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   1e4c2:	2301      	movs	r3, #1
   1e4c4:	2b00      	cmp	r3, #0
   1e4c6:	d0f6      	beq.n	1e4b6 <z_get_next_timeout_expiry+0x1a>
}
   1e4c8:	bd10      	pop	{r4, pc}

0001e4ca <z_set_timeout_expiry>:
{
   1e4ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1e4cc:	4605      	mov	r5, r0
   1e4ce:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
   1e4d0:	2300      	movs	r3, #0
	__asm__ volatile(
   1e4d2:	f04f 0220 	mov.w	r2, #32
   1e4d6:	f3ef 8611 	mrs	r6, BASEPRI
   1e4da:	f382 8812 	msr	BASEPRI_MAX, r2
   1e4de:	f3bf 8f6f 	isb	sy
   1e4e2:	e00a      	b.n	1e4fa <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
   1e4e4:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
   1e4e6:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   1e4ea:	2801      	cmp	r0, #1
   1e4ec:	dd00      	ble.n	1e4f0 <z_set_timeout_expiry+0x26>
   1e4ee:	b97c      	cbnz	r4, 1e510 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
   1e4f0:	f386 8811 	msr	BASEPRI, r6
   1e4f4:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   1e4f8:	2301      	movs	r3, #1
   1e4fa:	461c      	mov	r4, r3
   1e4fc:	b97b      	cbnz	r3, 1e51e <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
   1e4fe:	f7f5 fcb5 	bl	13e6c <next_timeout>
			      || (ticks <= next_to);
   1e502:	f1b0 3fff 	cmp.w	r0, #4294967295
   1e506:	d0ed      	beq.n	1e4e4 <z_set_timeout_expiry+0x1a>
   1e508:	42a8      	cmp	r0, r5
   1e50a:	dbec      	blt.n	1e4e6 <z_set_timeout_expiry+0x1c>
   1e50c:	2401      	movs	r4, #1
   1e50e:	e7ea      	b.n	1e4e6 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   1e510:	4639      	mov	r1, r7
   1e512:	42a8      	cmp	r0, r5
   1e514:	bfa8      	it	ge
   1e516:	4628      	movge	r0, r5
   1e518:	f7f3 fa88 	bl	11a2c <sys_clock_set_timeout>
   1e51c:	e7e8      	b.n	1e4f0 <z_set_timeout_expiry+0x26>
}
   1e51e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001e520 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   1e520:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   1e522:	f7f5 fdb7 	bl	14094 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   1e526:	bd08      	pop	{r3, pc}

0001e528 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
   1e528:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
   1e52a:	f7f5 fdb3 	bl	14094 <sys_clock_tick_get>
}
   1e52e:	bd08      	pop	{r3, pc}

0001e530 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   1e530:	b900      	cbnz	r0, 1e534 <z_impl_k_busy_wait+0x4>
   1e532:	4770      	bx	lr
{
   1e534:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   1e536:	f7e6 ff93 	bl	5460 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   1e53a:	bd08      	pop	{r3, pc}

0001e53c <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   1e53c:	f1b1 3fff 	cmp.w	r1, #4294967295
   1e540:	bf08      	it	eq
   1e542:	f1b0 3fff 	cmpeq.w	r0, #4294967295
   1e546:	d021      	beq.n	1e58c <sys_clock_timeout_end_calc+0x50>
{
   1e548:	b538      	push	{r3, r4, r5, lr}
   1e54a:	4605      	mov	r5, r0
   1e54c:	460c      	mov	r4, r1
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1e54e:	ea51 0300 	orrs.w	r3, r1, r0
   1e552:	d009      	beq.n	1e568 <sys_clock_timeout_end_calc+0x2c>
		return sys_clock_tick_get();
	} else {

		dt = timeout.ticks;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
   1e554:	f06f 0301 	mvn.w	r3, #1
   1e558:	1a18      	subs	r0, r3, r0
   1e55a:	f04f 33ff 	mov.w	r3, #4294967295
   1e55e:	eb63 0101 	sbc.w	r1, r3, r1
   1e562:	2900      	cmp	r1, #0
   1e564:	db03      	blt.n	1e56e <sys_clock_timeout_end_calc+0x32>
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
   1e566:	bd38      	pop	{r3, r4, r5, pc}
		return sys_clock_tick_get();
   1e568:	f7f5 fd94 	bl	14094 <sys_clock_tick_get>
   1e56c:	e7fb      	b.n	1e566 <sys_clock_timeout_end_calc+0x2a>
		return sys_clock_tick_get() + MAX(1, dt);
   1e56e:	f7f5 fd91 	bl	14094 <sys_clock_tick_get>
   1e572:	4603      	mov	r3, r0
   1e574:	4628      	mov	r0, r5
   1e576:	4622      	mov	r2, r4
   1e578:	2d01      	cmp	r5, #1
   1e57a:	f174 0400 	sbcs.w	r4, r4, #0
   1e57e:	da01      	bge.n	1e584 <sys_clock_timeout_end_calc+0x48>
   1e580:	2001      	movs	r0, #1
   1e582:	2200      	movs	r2, #0
   1e584:	1818      	adds	r0, r3, r0
   1e586:	eb41 0102 	adc.w	r1, r1, r2
   1e58a:	e7ec      	b.n	1e566 <sys_clock_timeout_end_calc+0x2a>
		return UINT64_MAX;
   1e58c:	f04f 30ff 	mov.w	r0, #4294967295
   1e590:	4601      	mov	r1, r0
}
   1e592:	4770      	bx	lr

0001e594 <poller_thread>:
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   1e594:	b108      	cbz	r0, 1e59a <poller_thread+0x6>
   1e596:	3860      	subs	r0, #96	; 0x60
   1e598:	4770      	bx	lr
}
   1e59a:	4770      	bx	lr

0001e59c <signal_poller>:
{
   1e59c:	b538      	push	{r3, r4, r5, lr}
   1e59e:	460d      	mov	r5, r1
	struct k_thread *thread = poller_thread(event->poller);
   1e5a0:	6880      	ldr	r0, [r0, #8]
   1e5a2:	f7ff fff7 	bl	1e594 <poller_thread>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
   1e5a6:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_pending(thread)) {
   1e5a8:	f013 0f02 	tst.w	r3, #2
   1e5ac:	d025      	beq.n	1e5fa <signal_poller+0x5e>
   1e5ae:	4604      	mov	r4, r0
	return thread->base.timeout.dticks == _EXPIRED;
   1e5b0:	6a82      	ldr	r2, [r0, #40]	; 0x28
   1e5b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	if (z_is_thread_timeout_expired(thread)) {
   1e5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
   1e5b8:	bf08      	it	eq
   1e5ba:	f112 0f02 	cmneq.w	r2, #2
   1e5be:	d01e      	beq.n	1e5fe <signal_poller+0x62>
	z_unpend_thread(thread);
   1e5c0:	f7ff fdf6 	bl	1e1b0 <z_unpend_thread>
	arch_thread_return_value_set(thread,
   1e5c4:	2d08      	cmp	r5, #8
   1e5c6:	d00a      	beq.n	1e5de <signal_poller+0x42>
   1e5c8:	2300      	movs	r3, #0
   1e5ca:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
	uint8_t state = thread->base.thread_state;
   1e5ce:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   1e5d0:	f013 0f1f 	tst.w	r3, #31
   1e5d4:	d108      	bne.n	1e5e8 <signal_poller+0x4c>
   1e5d6:	69a3      	ldr	r3, [r4, #24]
   1e5d8:	b123      	cbz	r3, 1e5e4 <signal_poller+0x48>
   1e5da:	2300      	movs	r3, #0
   1e5dc:	e005      	b.n	1e5ea <signal_poller+0x4e>
   1e5de:	f06f 0303 	mvn.w	r3, #3
   1e5e2:	e7f2      	b.n	1e5ca <signal_poller+0x2e>
   1e5e4:	2301      	movs	r3, #1
   1e5e6:	e000      	b.n	1e5ea <signal_poller+0x4e>
   1e5e8:	2300      	movs	r3, #0
	if (!z_is_thread_ready(thread)) {
   1e5ea:	b90b      	cbnz	r3, 1e5f0 <signal_poller+0x54>
		return 0;
   1e5ec:	2000      	movs	r0, #0
   1e5ee:	e005      	b.n	1e5fc <signal_poller+0x60>
	z_ready_thread(thread);
   1e5f0:	4620      	mov	r0, r4
   1e5f2:	f7ff fe08 	bl	1e206 <z_ready_thread>
	return 0;
   1e5f6:	2000      	movs	r0, #0
   1e5f8:	e000      	b.n	1e5fc <signal_poller+0x60>
		return 0;
   1e5fa:	2000      	movs	r0, #0
}
   1e5fc:	bd38      	pop	{r3, r4, r5, pc}
		return -EAGAIN;
   1e5fe:	f06f 000a 	mvn.w	r0, #10
   1e602:	e7fb      	b.n	1e5fc <signal_poller+0x60>

0001e604 <signal_triggered_work>:
	twork->poll_result = -EAGAIN;
	k_work_submit_to_queue(twork->workq, &twork->work);
}

static int signal_triggered_work(struct k_poll_event *event, uint32_t status)
{
   1e604:	b570      	push	{r4, r5, r6, lr}
	struct z_poller *poller = event->poller;
   1e606:	6884      	ldr	r4, [r0, #8]
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
   1e608:	7823      	ldrb	r3, [r4, #0]
   1e60a:	b173      	cbz	r3, 1e62a <signal_triggered_work+0x26>
   1e60c:	f854 5c04 	ldr.w	r5, [r4, #-4]
   1e610:	b15d      	cbz	r5, 1e62a <signal_triggered_work+0x26>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
   1e612:	f1a4 0614 	sub.w	r6, r4, #20
   1e616:	f104 0014 	add.w	r0, r4, #20
   1e61a:	f7ff ff21 	bl	1e460 <z_abort_timeout>
		twork->poll_result = 0;
   1e61e:	2300      	movs	r3, #0
   1e620:	62e3      	str	r3, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
   1e622:	4631      	mov	r1, r6
   1e624:	4628      	mov	r0, r5
   1e626:	f7ff fd3e 	bl	1e0a6 <k_work_submit_to_queue>
	}

	return 0;
}
   1e62a:	2000      	movs	r0, #0
   1e62c:	bd70      	pop	{r4, r5, r6, pc}

0001e62e <signal_poll_event>:
{
   1e62e:	b570      	push	{r4, r5, r6, lr}
   1e630:	4604      	mov	r4, r0
   1e632:	460d      	mov	r5, r1
	struct z_poller *poller = event->poller;
   1e634:	6886      	ldr	r6, [r0, #8]
	if (poller != NULL) {
   1e636:	b1d6      	cbz	r6, 1e66e <signal_poll_event+0x40>
		if (poller->mode == MODE_POLL) {
   1e638:	7873      	ldrb	r3, [r6, #1]
   1e63a:	2b01      	cmp	r3, #1
   1e63c:	d00d      	beq.n	1e65a <signal_poll_event+0x2c>
		} else if (poller->mode == MODE_TRIGGERED) {
   1e63e:	2b02      	cmp	r3, #2
   1e640:	d012      	beq.n	1e668 <signal_poll_event+0x3a>
		poller->is_polling = false;
   1e642:	2000      	movs	r0, #0
   1e644:	7030      	strb	r0, [r6, #0]
	event->poller = NULL;
   1e646:	2300      	movs	r3, #0
   1e648:	60a3      	str	r3, [r4, #8]
	event->state |= state;
   1e64a:	68e3      	ldr	r3, [r4, #12]
   1e64c:	f3c3 3145 	ubfx	r1, r3, #13, #6
   1e650:	430d      	orrs	r5, r1
   1e652:	f365 3352 	bfi	r3, r5, #13, #6
   1e656:	60e3      	str	r3, [r4, #12]
}
   1e658:	bd70      	pop	{r4, r5, r6, pc}
			retcode = signal_poller(event, state);
   1e65a:	f7ff ff9f 	bl	1e59c <signal_poller>
		poller->is_polling = false;
   1e65e:	2300      	movs	r3, #0
   1e660:	7033      	strb	r3, [r6, #0]
		if (retcode < 0) {
   1e662:	4298      	cmp	r0, r3
   1e664:	daef      	bge.n	1e646 <signal_poll_event+0x18>
   1e666:	e7f7      	b.n	1e658 <signal_poll_event+0x2a>
			retcode = signal_triggered_work(event, state);
   1e668:	f7ff ffcc 	bl	1e604 <signal_triggered_work>
   1e66c:	e7f7      	b.n	1e65e <signal_poll_event+0x30>
	int retcode = 0;
   1e66e:	2000      	movs	r0, #0
   1e670:	e7e9      	b.n	1e646 <signal_poll_event+0x18>

0001e672 <z_handle_obj_poll_events>:
{
   1e672:	b508      	push	{r3, lr}
   1e674:	4603      	mov	r3, r0
	return list->head == list;
   1e676:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
   1e678:	4283      	cmp	r3, r0
   1e67a:	d009      	beq.n	1e690 <z_handle_obj_poll_events+0x1e>
	sys_dnode_t *const prev = node->prev;
   1e67c:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
   1e67e:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
   1e680:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   1e682:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   1e684:	2300      	movs	r3, #0
   1e686:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
   1e688:	6043      	str	r3, [r0, #4]
	if (poll_event != NULL) {
   1e68a:	b108      	cbz	r0, 1e690 <z_handle_obj_poll_events+0x1e>
		(void) signal_poll_event(poll_event, state);
   1e68c:	f7ff ffcf 	bl	1e62e <signal_poll_event>
}
   1e690:	bd08      	pop	{r3, pc}

0001e692 <z_heap_aligned_alloc>:
{
   1e692:	b5d0      	push	{r4, r6, r7, lr}
   1e694:	b082      	sub	sp, #8
   1e696:	4604      	mov	r4, r0
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
   1e698:	2300      	movs	r3, #0
   1e69a:	3204      	adds	r2, #4
   1e69c:	d20e      	bcs.n	1e6bc <z_heap_aligned_alloc+0x2a>
	if (size_add_overflow(size, sizeof(heap_ref), &size)) {
   1e69e:	b97b      	cbnz	r3, 1e6c0 <z_heap_aligned_alloc+0x2e>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
   1e6a0:	2600      	movs	r6, #0
   1e6a2:	2700      	movs	r7, #0
   1e6a4:	e9cd 6700 	strd	r6, r7, [sp]
   1e6a8:	f041 0104 	orr.w	r1, r1, #4
   1e6ac:	4620      	mov	r0, r4
   1e6ae:	f7ff facd 	bl	1dc4c <k_heap_aligned_alloc>
	if (mem == NULL) {
   1e6b2:	b108      	cbz	r0, 1e6b8 <z_heap_aligned_alloc+0x26>
	*heap_ref = heap;
   1e6b4:	f840 4b04 	str.w	r4, [r0], #4
}
   1e6b8:	b002      	add	sp, #8
   1e6ba:	bdd0      	pop	{r4, r6, r7, pc}
   1e6bc:	2301      	movs	r3, #1
   1e6be:	e7ee      	b.n	1e69e <z_heap_aligned_alloc+0xc>
		return NULL;
   1e6c0:	2000      	movs	r0, #0
   1e6c2:	e7f9      	b.n	1e6b8 <z_heap_aligned_alloc+0x26>

0001e6c4 <k_free>:
	if (ptr != NULL) {
   1e6c4:	b130      	cbz	r0, 1e6d4 <k_free+0x10>
{
   1e6c6:	b508      	push	{r3, lr}
		k_heap_free(*heap_ref, ptr);
   1e6c8:	1f01      	subs	r1, r0, #4
   1e6ca:	f850 0c04 	ldr.w	r0, [r0, #-4]
   1e6ce:	f7ff fb06 	bl	1dcde <k_heap_free>
}
   1e6d2:	bd08      	pop	{r3, pc}
   1e6d4:	4770      	bx	lr

0001e6d6 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   1e6d6:	4770      	bx	lr

0001e6d8 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   1e6d8:	f7f3 bbb4 	b.w	11e44 <SystemInit>
