Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54ae88045cc94140babc1ee31b2653c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FET_DFF_behav xil_defaultlib.FET_DFF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.fet_dff
Built simulation snapshot FET_DFF_behav
