#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Dec 23 14:33:26 2025
# Process ID         : 35353
# Current directory  : /home/highpoly/vlsi/digital/Tiny-PLL/fpga_pll/fpga_pll.runs/synth_1
# Command line       : vivado -log fpga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl
# Log file           : /home/highpoly/vlsi/digital/Tiny-PLL/fpga_pll/fpga_pll.runs/synth_1/fpga_top.vds
# Journal file       : /home/highpoly/vlsi/digital/Tiny-PLL/fpga_pll/fpga_pll.runs/synth_1/vivado.jou
# Running On         : highpoly
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 9 9950X 16-Core Processor
# CPU Frequency      : 5562.282 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 98756 MB
# Swap memory        : 8589 MB
# Total Virtual      : 107346 MB
# Available Virtual  : 96472 MB
#-----------------------------------------------------------
source fpga_top.tcl -notrace
Command: synth_design -top fpga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35419
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.004 ; gain = 483.875 ; free physical = 18090 ; free virtual = 90721
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [/home/highpoly/vlsi/digital/Tiny-PLL/src/fpga_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pll_top' [/home/highpoly/vlsi/digital/Tiny-PLL/src/pll_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pfd' [/home/highpoly/vlsi/digital/Tiny-PLL/src/pfd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pfd' (0#1) [/home/highpoly/vlsi/digital/Tiny-PLL/src/pfd.v:1]
INFO: [Synth 8-6157] synthesizing module 'loop_filter' [/home/highpoly/vlsi/digital/Tiny-PLL/src/loop_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'loop_filter' (0#1) [/home/highpoly/vlsi/digital/Tiny-PLL/src/loop_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'dco_nco' [/home/highpoly/vlsi/digital/Tiny-PLL/src/dco_nco.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dco_nco' (0#1) [/home/highpoly/vlsi/digital/Tiny-PLL/src/dco_nco.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/highpoly/vlsi/digital/Tiny-PLL/src/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/highpoly/vlsi/digital/Tiny-PLL/src/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pll_top' (0#1) [/home/highpoly/vlsi/digital/Tiny-PLL/src/pll_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (0#1) [/home/highpoly/vlsi/digital/Tiny-PLL/src/fpga_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2290.973 ; gain = 570.844 ; free physical = 17992 ; free virtual = 90625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2305.816 ; gain = 585.688 ; free physical = 17998 ; free virtual = 90631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2305.816 ; gain = 585.688 ; free physical = 17998 ; free virtual = 90631
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.816 ; gain = 0.000 ; free physical = 17998 ; free virtual = 90631
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/highpoly/vlsi/digital/Tiny-PLL/fpga_pll/fpga_pll.srcs/constrs_1/new/nexys_a7.xdc]
Finished Parsing XDC File [/home/highpoly/vlsi/digital/Tiny-PLL/fpga_pll/fpga_pll.srcs/constrs_1/new/nexys_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/highpoly/vlsi/digital/Tiny-PLL/fpga_pll/fpga_pll.srcs/constrs_1/new/nexys_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.555 ; gain = 0.000 ; free physical = 17963 ; free virtual = 90596
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.590 ; gain = 0.000 ; free physical = 17963 ; free virtual = 90596
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.590 ; gain = 700.461 ; free physical = 17968 ; free virtual = 90601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2428.559 ; gain = 708.430 ; free physical = 17971 ; free virtual = 90604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2428.559 ; gain = 708.430 ; free physical = 17971 ; free virtual = 90604
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pfd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
                STATE_UP |                              010 |                               01
              STATE_DOWN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pfd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2428.559 ; gain = 708.430 ; free physical = 17971 ; free virtual = 90603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2428.559 ; gain = 708.430 ; free physical = 17968 ; free virtual = 90605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2478.559 ; gain = 758.430 ; free physical = 17910 ; free virtual = 90547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2508.605 ; gain = 788.477 ; free physical = 17877 ; free virtual = 90514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2516.613 ; gain = 796.484 ; free physical = 17869 ; free virtual = 90506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.426 ; gain = 956.297 ; free physical = 17733 ; free virtual = 90369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.426 ; gain = 956.297 ; free physical = 17733 ; free virtual = 90369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.426 ; gain = 956.297 ; free physical = 17732 ; free virtual = 90369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.426 ; gain = 956.297 ; free physical = 17732 ; free virtual = 90369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.426 ; gain = 956.297 ; free physical = 17732 ; free virtual = 90369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.426 ; gain = 956.297 ; free physical = 17732 ; free virtual = 90369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    54|
|3     |LUT1   |     6|
|4     |LUT2   |   107|
|5     |LUT3   |    38|
|6     |LUT4   |    51|
|7     |LUT5   |    27|
|8     |LUT6   |    11|
|9     |FDCE   |    32|
|10    |FDRE   |   143|
|11    |FDSE   |     3|
|12    |IBUF   |     2|
|13    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.426 ; gain = 956.297 ; free physical = 17732 ; free virtual = 90369
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2676.426 ; gain = 841.523 ; free physical = 17732 ; free virtual = 90369
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.434 ; gain = 956.297 ; free physical = 17732 ; free virtual = 90369
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.434 ; gain = 0.000 ; free physical = 17731 ; free virtual = 90368
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.453 ; gain = 0.000 ; free physical = 17905 ; free virtual = 90543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 57c1caa1
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.488 ; gain = 1103.758 ; free physical = 17907 ; free virtual = 90545
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2028.285; main = 1815.760; forked = 282.917
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3639.820; main = 2732.457; forked = 994.203
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.465 ; gain = 0.000 ; free physical = 17907 ; free virtual = 90545
INFO: [Common 17-1381] The checkpoint '/home/highpoly/vlsi/digital/Tiny-PLL/fpga_pll/fpga_pll.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 14:33:40 2025...
