<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class TargetRegisterClass: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page413242C5B6D720F3"><span>class TargetRegisterClass</span></a></li></ul></nav><main class="content"><h1>class TargetRegisterClass</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class TargetRegisterClass { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L44">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:44</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_MC">public  const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>* <b>MC</b></dt><dt class="is-family-code" id="var_SubClassMask">public  const uint32_t* <b>SubClassMask</b></dt><dt class="is-family-code" id="var_SuperRegIndices">public  const uint16_t* <b>SuperRegIndices</b></dt><dt class="is-family-code" id="var_LaneMask">public  const <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> <b>LaneMask</b></dt><dt class="is-family-code" id="var_AllocationPriority">public  const uint8_t <b>AllocationPriority</b></dt><dd>Classes with a higher priority value are assigned first by register allocators using a greedy heuristic. The value is in the range [0,63].</dd><dt class="is-family-code" id="var_HasDisjunctSubRegs">public  const bool <b>HasDisjunctSubRegs</b></dt><dd>Whether the class supports two (or more) disjunct subregister indices.</dd><dt class="is-family-code" id="var_CoveredBySubRegs">public  const bool <b>CoveredBySubRegs</b></dt><dd>Whether a combination of subregisters can cover every register in the class. See also the CoveredBySubRegs description in Target.td.</dd><dt class="is-family-code" id="var_SuperClasses">public  const llvm::TargetRegisterClass::sc_iterator <b>SuperClasses</b></dt><dt class="is-family-code" id="var_OrderFunc">public  ArrayRef&lt;llvm::MCPhysReg&gt; (*)(
    const llvm::MachineFunction&amp;) <b>OrderFunc</b></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public llvm::TargetRegisterClass::iterator  <a href="#EF52642E329B9270"><b>begin</b></a>() const</li><li class="is-family-code">public bool  <a href="#A2EF7D6473FA540A"><b>contains</b></a>(unsigned int Reg1, unsigned int Reg2) const</li><li class="is-family-code">public bool  <a href="#469EA581C7EF22F9"><b>contains</b></a>(unsigned int Reg) const</li><li class="is-family-code">public llvm::TargetRegisterClass::iterator  <a href="#49B6B8C241F1EF16"><b>end</b></a>() const</li><li class="is-family-code">public int  <a href="#CA31BF916F426537"><b>getCopyCost</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#77DF094C3FF74A17"><b>getID</b></a>() const</li><li class="is-family-code">public llvm::LaneBitmask  <a href="#D8C9FDEB2BE1EF44"><b>getLaneMask</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#ACA2BE302D10838B"><b>getNumRegs</b></a>() const</li><li class="is-family-code">public ArrayRef&lt;llvm::MCPhysReg&gt;  <a href="#82A08CB6801011E6"><b>getRawAllocationOrder</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public unsigned int  <a href="#3366EC09F14C161E"><b>getRegister</b></a>(unsigned int i) const</li><li class="is-family-code">public int  <a href="#B1A439961735C9FF"><b>getRegisters</b></a>() const</li><li class="is-family-code">public const uint32_t *  <a href="#ED6A31A813CB3874"><b>getSubClassMask</b></a>() const</li><li class="is-family-code">public llvm::TargetRegisterClass::sc_iterator  <a href="#AA1F7B6491BF7BA8"><b>getSuperClasses</b></a>() const</li><li class="is-family-code">public const uint16_t *  <a href="#E9D320E5E5417222"><b>getSuperRegIndices</b></a>() const</li><li class="is-family-code">public bool  <a href="#DF97E766B9EC1B6B"><b>hasSubClass</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public bool  <a href="#F65FB9B64A843F2A"><b>hasSubClassEq</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public bool  <a href="#951851C859A7DB1F"><b>hasSuperClass</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public bool  <a href="#3BC4ECA75834DA8F"><b>hasSuperClassEq</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public bool  <a href="#3132255278D83962"><b>isASubClass</b></a>() const</li><li class="is-family-code">public bool  <a href="#9B957E9A46ADAE34"><b>isAllocatable</b></a>() const</li></ul><h2>Methods</h2><h3 id="EF52642E329B9270"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EF52642E329B9270">¶</a><code class="hdoc-function-code language-cpp">llvm::TargetRegisterClass::iterator begin() const</code></pre></h3><h4>Description</h4><p>begin/end - Return all of the registers in this class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L71">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:71</a></p><h3 id="A2EF7D6473FA540A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A2EF7D6473FA540A">¶</a><code class="hdoc-function-code language-cpp">bool contains(unsigned int Reg1,
              unsigned int Reg2) const</code></pre></h3><h4>Description</h4><p>Return true if both registers are in this class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L98">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:98</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg1</b></dt><dt class="is-family-code">unsigned int<b> Reg2</b></dt></dl><h3 id="469EA581C7EF22F9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#469EA581C7EF22F9">¶</a><code class="hdoc-function-code language-cpp">bool contains(unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Return true if the specified register is included in this register class. This does not include virtual registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L89">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:89</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="49B6B8C241F1EF16"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#49B6B8C241F1EF16">¶</a><code class="hdoc-function-code language-cpp">llvm::TargetRegisterClass::iterator end() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L72">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:72</a></p><h3 id="CA31BF916F426537"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CA31BF916F426537">¶</a><code class="hdoc-function-code language-cpp">int getCopyCost() const</code></pre></h3><h4>Description</h4><p>Return the cost of copying a value between two registers in this class. A negative number means the register class is very expensive to copy e.g. status flag register classes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L110">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:110</a></p><h3 id="77DF094C3FF74A17"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#77DF094C3FF74A17">¶</a><code class="hdoc-function-code language-cpp">unsigned int getID() const</code></pre></h3><h4>Description</h4><p>Return the register class ID number.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L67">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:67</a></p><h3 id="D8C9FDEB2BE1EF44"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D8C9FDEB2BE1EF44">¶</a><code class="hdoc-function-code language-cpp"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> getLaneMask() const</code></pre></h3><h4>Description</h4><p>Returns the combination of all lane masks of register in this class. The lane masks of the registers are the combination of all lane masks of their subregisters. Returns 1 if there are no subregisters.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L203">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:203</a></p><h3 id="ACA2BE302D10838B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ACA2BE302D10838B">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumRegs() const</code></pre></h3><h4>Description</h4><p>Return the number of registers in this class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L75">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:75</a></p><h3 id="82A08CB6801011E6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#82A08CB6801011E6">¶</a><code class="hdoc-function-code language-cpp"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt; getRawAllocationOrder(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L196">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:196</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="3366EC09F14C161E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3366EC09F14C161E">¶</a><code class="hdoc-function-code language-cpp">unsigned int getRegister(unsigned int i) const</code></pre></h3><h4>Description</h4><p>Return the specified register in the class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L83">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:83</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> i</b></dt></dl><h3 id="B1A439961735C9FF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B1A439961735C9FF">¶</a><code class="hdoc-function-code language-cpp">int getRegisters() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L78">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:78</a></p><h3 id="ED6A31A813CB3874"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ED6A31A813CB3874">¶</a><code class="hdoc-function-code language-cpp">const uint32_t* getSubClassMask() const</code></pre></h3><h4>Description</h4><p>I.e., the representation of the memory from left to right at the bit level looks like: [31 30 ... 1 0] [ 63 62 ... 33 32] ... [ XXX NumRegClasses NumRegClasses - 1 ... ] Where the number represents the class ID and XXX bits that should be ignored. See the implementation of hasSubClassEq for an example of how it can be used.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L155">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:155</a></p><h3 id="AA1F7B6491BF7BA8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AA1F7B6491BF7BA8">¶</a><code class="hdoc-function-code language-cpp">llvm::TargetRegisterClass::sc_iterator
getSuperClasses() const</code></pre></h3><h4>Description</h4><p>Returns a NULL-terminated list of super-classes.  The classes are ordered by ID which is also a topological ordering from large to small classes.  The list does NOT include the current class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L173">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:173</a></p><h3 id="E9D320E5E5417222"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E9D320E5E5417222">¶</a><code class="hdoc-function-code language-cpp">const uint16_t* getSuperRegIndices() const</code></pre></h3><h4>Description</h4><p>Returns a 0-terminated list of sub-register indices that project some super-register class into this register class. The list has an entry for each Idx such that: There exists SuperRC where: For all Reg in SuperRC: this-&gt;contains(Reg:Idx)</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L166">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:166</a></p><h3 id="DF97E766B9EC1B6B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DF97E766B9EC1B6B">¶</a><code class="hdoc-function-code language-cpp">bool hasSubClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Return true if the specified TargetRegisterClass is a proper sub-class of this TargetRegisterClass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L118">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:118</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="F65FB9B64A843F2A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F65FB9B64A843F2A">¶</a><code class="hdoc-function-code language-cpp">bool hasSubClassEq(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Returns true if RC is a sub-class of or equal to this class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L123">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:123</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="951851C859A7DB1F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#951851C859A7DB1F">¶</a><code class="hdoc-function-code language-cpp">bool hasSuperClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Return true if the specified TargetRegisterClass is a proper super-class of this TargetRegisterClass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L130">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:130</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="3BC4ECA75834DA8F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3BC4ECA75834DA8F">¶</a><code class="hdoc-function-code language-cpp">bool hasSuperClassEq(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Returns true if RC is a super-class of or equal to this class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L135">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:135</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="3132255278D83962"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3132255278D83962">¶</a><code class="hdoc-function-code language-cpp">bool isASubClass() const</code></pre></h3><h4>Description</h4><p>Return true if this TargetRegisterClass is a subset class of at least one other TargetRegisterClass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L179">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:179</a></p><h3 id="9B957E9A46ADAE34"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9B957E9A46ADAE34">¶</a><code class="hdoc-function-code language-cpp">bool isAllocatable() const</code></pre></h3><h4>Description</h4><p>Return true if this register class may be used to create virtual registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L114">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:114</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>