

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 20:05:20 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTD	set	3971
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISE	set	3990
    50  0000                     _TRISD	set	3989
    51  0000                     _TRISC	set	3988
    52  0000                     _TRISB	set	3987
    53  0000                     _TRISA	set	3986
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F90                     __pcinit:
    59                           	callstack 0
    60  007F90                     start_initialization:
    61                           	callstack 0
    62  007F90                     __initialization:
    63                           	callstack 0
    64  007F90                     end_of_initialization:
    65                           	callstack 0
    66  007F90                     __end_of__initialization:
    67                           	callstack 0
    68  007F90  0100               	movlb	0
    69  007F92  EFCB  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	2
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 20 in file "11-4-funcoes-de-atraso.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    98 ;;      Params:         0       0       0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0       0       0
   100 ;;      Temps:          2       0       0       0       0       0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; This function calls:
   104 ;;		Nothing
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111  007F96                     __ptext0:
   112                           	callstack 0
   113  007F96                     _main:
   114                           	callstack 31
   115  007F96  0E00               	movlw	0
   116  007F98  6E92               	movwf	146,c	;volatile
   117  007F9A  0E08               	movlw	8
   118  007F9C  6E93               	movwf	147,c	;volatile
   119  007F9E  0E00               	movlw	0
   120  007FA0  6E94               	movwf	148,c	;volatile
   121  007FA2  0E00               	movlw	0
   122  007FA4  6E95               	movwf	149,c	;volatile
   123  007FA6  0E00               	movlw	0
   124  007FA8  6E96               	movwf	150,c	;volatile
   125  007FAA                     l704:
   126  007FAA  A681               	btfss	129,3,c	;volatile
   127  007FAC  EFDA  F03F         	goto	u11
   128  007FB0  EFDC  F03F         	goto	u10
   129  007FB4                     u11:
   130  007FB4  EFFA  F03F         	goto	l712
   131  007FB8                     u10:
   132  007FB8  0E55               	movlw	85
   133  007FBA  6E83               	movwf	131,c	;volatile
   134  007FBC  0E0D               	movlw	13
   135  007FBE  6E02               	movwf	(??_main+1)^0,c
   136  007FC0  0EAF               	movlw	175
   137  007FC2  6E01               	movwf	??_main^0,c
   138  007FC4  0EB6               	movlw	182
   139  007FC6                     u27:
   140  007FC6  2EE8               	decfsz	wreg,f,c
   141  007FC8  D7FE               	bra	u27
   142  007FCA  2E01               	decfsz	??_main^0,f,c
   143  007FCC  D7FC               	bra	u27
   144  007FCE  2E02               	decfsz	(??_main+1)^0,f,c
   145  007FD0  D7FA               	bra	u27
   146  007FD2  D000               	nop2	
   147  007FD4  0EAA               	movlw	170
   148  007FD6  6E83               	movwf	131,c	;volatile
   149  007FD8  0E0D               	movlw	13
   150  007FDA  6E02               	movwf	(??_main+1)^0,c
   151  007FDC  0EAF               	movlw	175
   152  007FDE  6E01               	movwf	??_main^0,c
   153  007FE0  0EB6               	movlw	182
   154  007FE2                     u37:
   155  007FE2  2EE8               	decfsz	wreg,f,c
   156  007FE4  D7FE               	bra	u37
   157  007FE6  2E01               	decfsz	??_main^0,f,c
   158  007FE8  D7FC               	bra	u37
   159  007FEA  2E02               	decfsz	(??_main+1)^0,f,c
   160  007FEC  D7FA               	bra	u37
   161  007FEE  D000               	nop2	
   162  007FF0  EFD5  F03F         	goto	l704
   163  007FF4                     l712:
   164  007FF4  0E00               	movlw	0
   165  007FF6  6E83               	movwf	131,c	;volatile
   166  007FF8  EFD5  F03F         	goto	l704
   167  007FFC  EF00  F000         	goto	start
   168  008000                     __end_of_main:
   169                           	callstack 0
   170  0000                     
   171                           	psect	rparam
   172  0000                     
   173                           	psect	idloc
   174                           
   175                           ;Config register IDLOC0 @ 0x200000
   176                           ;	unspecified, using default values
   177  200000                     	org	2097152
   178  200000  FF                 	db	255
   179                           
   180                           ;Config register IDLOC1 @ 0x200001
   181                           ;	unspecified, using default values
   182  200001                     	org	2097153
   183  200001  FF                 	db	255
   184                           
   185                           ;Config register IDLOC2 @ 0x200002
   186                           ;	unspecified, using default values
   187  200002                     	org	2097154
   188  200002  FF                 	db	255
   189                           
   190                           ;Config register IDLOC3 @ 0x200003
   191                           ;	unspecified, using default values
   192  200003                     	org	2097155
   193  200003  FF                 	db	255
   194                           
   195                           ;Config register IDLOC4 @ 0x200004
   196                           ;	unspecified, using default values
   197  200004                     	org	2097156
   198  200004  FF                 	db	255
   199                           
   200                           ;Config register IDLOC5 @ 0x200005
   201                           ;	unspecified, using default values
   202  200005                     	org	2097157
   203  200005  FF                 	db	255
   204                           
   205                           ;Config register IDLOC6 @ 0x200006
   206                           ;	unspecified, using default values
   207  200006                     	org	2097158
   208  200006  FF                 	db	255
   209                           
   210                           ;Config register IDLOC7 @ 0x200007
   211                           ;	unspecified, using default values
   212  200007                     	org	2097159
   213  200007  FF                 	db	255
   214                           
   215                           	psect	config
   216                           
   217                           ;Config register CONFIG1L @ 0x300000
   218                           ;	PLL Prescaler Selection bits
   219                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   220                           ;	System Clock Postscaler Selection bits
   221                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   222                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   223                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   224  300000                     	org	3145728
   225  300000  00                 	db	0
   226                           
   227                           ;Config register CONFIG1H @ 0x300001
   228                           ;	Oscillator Selection bits
   229                           ;	FOSC = HS, HS oscillator (HS)
   230                           ;	Fail-Safe Clock Monitor Enable bit
   231                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   232                           ;	Internal/External Oscillator Switchover bit
   233                           ;	IESO = OFF, Oscillator Switchover mode disabled
   234  300001                     	org	3145729
   235  300001  0C                 	db	12
   236                           
   237                           ;Config register CONFIG2L @ 0x300002
   238                           ;	Power-up Timer Enable bit
   239                           ;	PWRT = ON, PWRT enabled
   240                           ;	Brown-out Reset Enable bits
   241                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   242                           ;	Brown-out Reset Voltage bits
   243                           ;	BORV = 1, Setting 2 4.33V
   244                           ;	USB Voltage Regulator Enable bit
   245                           ;	VREGEN = OFF, USB voltage regulator disabled
   246  300002                     	org	3145730
   247  300002  0E                 	db	14
   248                           
   249                           ;Config register CONFIG2H @ 0x300003
   250                           ;	Watchdog Timer Enable bit
   251                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   252                           ;	Watchdog Timer Postscale Select bits
   253                           ;	WDTPS = 1, 1:1
   254  300003                     	org	3145731
   255  300003  00                 	db	0
   256                           
   257                           ; Padding undefined space
   258  300004                     	org	3145732
   259  300004  FF                 	db	255
   260                           
   261                           ;Config register CONFIG3H @ 0x300005
   262                           ;	CCP2 MUX bit
   263                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   264                           ;	PORTB A/D Enable bit
   265                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   266                           ;	Low-Power Timer 1 Oscillator Enable bit
   267                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   268                           ;	MCLR Pin Enable bit
   269                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   270  300005                     	org	3145733
   271  300005  81                 	db	129
   272                           
   273                           ;Config register CONFIG4L @ 0x300006
   274                           ;	Stack Full/Underflow Reset Enable bit
   275                           ;	STVREN = ON, Stack full/underflow will cause Reset
   276                           ;	Single-Supply ICSP Enable bit
   277                           ;	LVP = OFF, Single-Supply ICSP disabled
   278                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   279                           ;	ICPRT = OFF, ICPORT disabled
   280                           ;	Extended Instruction Set Enable bit
   281                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   282                           ;	Background Debugger Enable bit
   283                           ;	DEBUG = 0x1, unprogrammed default
   284  300006                     	org	3145734
   285  300006  81                 	db	129
   286                           
   287                           ; Padding undefined space
   288  300007                     	org	3145735
   289  300007  FF                 	db	255
   290                           
   291                           ;Config register CONFIG5L @ 0x300008
   292                           ;	Code Protection bit
   293                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   294                           ;	Code Protection bit
   295                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   296                           ;	Code Protection bit
   297                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   298                           ;	Code Protection bit
   299                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   300  300008                     	org	3145736
   301  300008  0F                 	db	15
   302                           
   303                           ;Config register CONFIG5H @ 0x300009
   304                           ;	Boot Block Code Protection bit
   305                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   306                           ;	Data EEPROM Code Protection bit
   307                           ;	CPD = OFF, Data EEPROM is not code-protected
   308  300009                     	org	3145737
   309  300009  C0                 	db	192
   310                           
   311                           ;Config register CONFIG6L @ 0x30000A
   312                           ;	Write Protection bit
   313                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   314                           ;	Write Protection bit
   315                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   316                           ;	Write Protection bit
   317                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   318                           ;	Write Protection bit
   319                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   320  30000A                     	org	3145738
   321  30000A  0F                 	db	15
   322                           
   323                           ;Config register CONFIG6H @ 0x30000B
   324                           ;	Configuration Register Write Protection bit
   325                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   326                           ;	Boot Block Write Protection bit
   327                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   328                           ;	Data EEPROM Write Protection bit
   329                           ;	WRTD = OFF, Data EEPROM is not write-protected
   330  30000B                     	org	3145739
   331  30000B  E0                 	db	224
   332                           
   333                           ;Config register CONFIG7L @ 0x30000C
   334                           ;	Table Read Protection bit
   335                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   336                           ;	Table Read Protection bit
   337                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   338                           ;	Table Read Protection bit
   339                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   340                           ;	Table Read Protection bit
   341                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   342  30000C                     	org	3145740
   343  30000C  0F                 	db	15
   344                           
   345                           ;Config register CONFIG7H @ 0x30000D
   346                           ;	Boot Block Table Read Protection bit
   347                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   348  30000D                     	org	3145741
   349  30000D  40                 	db	64
   350                           tosu	equ	0xFFF
   351                           tosh	equ	0xFFE
   352                           tosl	equ	0xFFD
   353                           stkptr	equ	0xFFC
   354                           pclatu	equ	0xFFB
   355                           pclath	equ	0xFFA
   356                           pcl	equ	0xFF9
   357                           tblptru	equ	0xFF8
   358                           tblptrh	equ	0xFF7
   359                           tblptrl	equ	0xFF6
   360                           tablat	equ	0xFF5
   361                           prodh	equ	0xFF4
   362                           prodl	equ	0xFF3
   363                           indf0	equ	0xFEF
   364                           postinc0	equ	0xFEE
   365                           postdec0	equ	0xFED
   366                           preinc0	equ	0xFEC
   367                           plusw0	equ	0xFEB
   368                           fsr0h	equ	0xFEA
   369                           fsr0l	equ	0xFE9
   370                           wreg	equ	0xFE8
   371                           indf1	equ	0xFE7
   372                           postinc1	equ	0xFE6
   373                           postdec1	equ	0xFE5
   374                           preinc1	equ	0xFE4
   375                           plusw1	equ	0xFE3
   376                           fsr1h	equ	0xFE2
   377                           fsr1l	equ	0xFE1
   378                           bsr	equ	0xFE0
   379                           indf2	equ	0xFDF
   380                           postinc2	equ	0xFDE
   381                           postdec2	equ	0xFDD
   382                           preinc2	equ	0xFDC
   383                           plusw2	equ	0xFDB
   384                           fsr2h	equ	0xFDA
   385                           fsr2l	equ	0xFD9
   386                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 20:05:20 2021

                     u10 7FB8                       u11 7FB4                       u27 7FC6  
                     u37 7FE2                      l710 7FD4                      l702 7F96  
                    l712 7FF4                      l704 7FAA                      l706 7FB8  
                    l708 7FBC                      wreg 000FE8                     _main 7F96  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTD 000F83                    _TRISA 000F92                    _TRISB 000F93  
                  _TRISC 000F94                    _TRISD 000F95                    _TRISE 000F96  
        __initialization 7F90             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7F90            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F90  
                __ramtop 0800                  __ptext0 7F96     end_of_initialization 7F90  
              _PORTBbits 000F81      start_initialization 7F90                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 006A                 isa$xinst 000000  
