
Datenframe testen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000dc  00802800  00000ca8  00000d5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ca8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  008028dc  008028dc  00000e38  2**0
                  ALLOC
  3 .eeprom       00000020  00810000  00810000  00000e38  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .comment      00000030  00000000  00000000  00000e58  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000e88  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000160  00000000  00000000  00000ec8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000535a  00000000  00000000  00001028  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000029de  00000000  00000000  00006382  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000113c  00000000  00000000  00008d60  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000608  00000000  00000000  00009e9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001f9c  00000000  00000000  0000a4a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002099  00000000  00000000  0000c440  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000298  00000000  00000000  0000e4d9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
   4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
   8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
   c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  1c:	0c 94 ba 04 	jmp	0x974	; 0x974 <__vector_7>
  20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  44:	0c 94 b0 01 	jmp	0x360	; 0x360 <__vector_17>
  48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  4c:	0c 94 1c 02 	jmp	0x438	; 0x438 <__vector_19>
  50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  68:	0c 94 b3 02 	jmp	0x566	; 0x566 <__vector_26>
  6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  70:	0c 94 1f 03 	jmp	0x63e	; 0x63e <__vector_28>
  74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  7c:	0c 94 b6 03 	jmp	0x76c	; 0x76c <__vector_31>
  80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  84:	0c 94 22 04 	jmp	0x844	; 0x844 <__vector_33>
  88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  8c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

00000090 <__ctors_end>:
  90:	11 24       	eor	r1, r1
  92:	1f be       	out	0x3f, r1	; 63
  94:	cf ef       	ldi	r28, 0xFF	; 255
  96:	cd bf       	out	0x3d, r28	; 61
  98:	df e3       	ldi	r29, 0x3F	; 63
  9a:	de bf       	out	0x3e, r29	; 62

0000009c <__do_copy_data>:
  9c:	18 e2       	ldi	r17, 0x28	; 40
  9e:	a0 e0       	ldi	r26, 0x00	; 0
  a0:	b8 e2       	ldi	r27, 0x28	; 40
  a2:	e8 ea       	ldi	r30, 0xA8	; 168
  a4:	fc e0       	ldi	r31, 0x0C	; 12
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x10>
  a8:	05 90       	lpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	ac 3d       	cpi	r26, 0xDC	; 220
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0xc>

000000b2 <__do_clear_bss>:
  b2:	29 e2       	ldi	r18, 0x29	; 41
  b4:	ac ed       	ldi	r26, 0xDC	; 220
  b6:	b8 e2       	ldi	r27, 0x28	; 40
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a0 30       	cpi	r26, 0x00	; 0
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	0e 94 b9 04 	call	0x972	; 0x972 <main>
  c6:	0c 94 52 06 	jmp	0xca4	; 0xca4 <_exit>

000000ca <__bad_interrupt>:
  ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <FIFO_writebyte>:
		__const8_init__ FIFO->FIFO_max = _FIFO_max_def;
	}
}

bool FIFO_writebyte(sFIFO_t* FIFO, uint8_t byte)
{
  ce:	fc 01       	movw	r30, r24
	return (FIFO->p_read != FIFO->p_write);
}

static inline bool FIFO_chk_for_writedata(sFIFO_t* FIFO)
{
	return ( ((FIFO->p_read - FIFO->p_write) + _FIFO_max_def) > 1);
  d0:	90 81       	ld	r25, Z
  d2:	29 2f       	mov	r18, r25
  d4:	2f 71       	andi	r18, 0x1F	; 31
  d6:	92 95       	swap	r25
  d8:	96 95       	lsr	r25
  da:	97 70       	andi	r25, 0x07	; 7
  dc:	81 81       	ldd	r24, Z+1	; 0x01
  de:	83 70       	andi	r24, 0x03	; 3
  e0:	88 0f       	add	r24, r24
  e2:	88 0f       	add	r24, r24
  e4:	88 0f       	add	r24, r24
  e6:	98 2b       	or	r25, r24
  e8:	49 2f       	mov	r20, r25
  ea:	50 e0       	ldi	r21, 0x00	; 0
  ec:	30 e0       	ldi	r19, 0x00	; 0
  ee:	24 1b       	sub	r18, r20
  f0:	35 0b       	sbc	r19, r21
  f2:	20 5e       	subi	r18, 0xE0	; 224
  f4:	3f 4f       	sbci	r19, 0xFF	; 255
	if(FIFO_chk_for_writedata(FIFO))
  f6:	22 30       	cpi	r18, 0x02	; 2
  f8:	31 05       	cpc	r19, r1
  fa:	b4 f0       	brlt	.+44     	; 0x128 <__EEPROM_REGION_LENGTH__+0x28>
	{
		FIFO->dFIFO.data[FIFO->p_write++] = byte;
  fc:	9f 5f       	subi	r25, 0xFF	; 255
  fe:	29 2f       	mov	r18, r25
 100:	2f 71       	andi	r18, 0x1F	; 31
 102:	92 95       	swap	r25
 104:	99 0f       	add	r25, r25
 106:	90 7e       	andi	r25, 0xE0	; 224
 108:	80 81       	ld	r24, Z
 10a:	8f 71       	andi	r24, 0x1F	; 31
 10c:	98 2b       	or	r25, r24
 10e:	90 83       	st	Z, r25
 110:	26 95       	lsr	r18
 112:	26 95       	lsr	r18
 114:	26 95       	lsr	r18
 116:	91 81       	ldd	r25, Z+1	; 0x01
 118:	9c 7f       	andi	r25, 0xFC	; 252
 11a:	92 2b       	or	r25, r18
 11c:	91 83       	std	Z+1, r25	; 0x01
 11e:	e4 0f       	add	r30, r20
 120:	f5 1f       	adc	r31, r21
 122:	63 83       	std	Z+3, r22	; 0x03
		return true;
 124:	81 e0       	ldi	r24, 0x01	; 1
 126:	08 95       	ret
	}
	else
	{
		return false;
 128:	80 e0       	ldi	r24, 0x00	; 0
	}
}
 12a:	08 95       	ret

0000012c <FIFO_readbyte>:

bool FIFO_readbyte(sFIFO_t* FIFO, uint8_t* byte)
{
 12c:	fc 01       	movw	r30, r24

void init_FIFO(sFIFO_t* FIFO) __attribute__((deprecated));

static inline bool FIFO_chk_for_readdata(sFIFO_t* FIFO)
{
	return (FIFO->p_read != FIFO->p_write);
 12e:	80 81       	ld	r24, Z
 130:	28 2f       	mov	r18, r24
 132:	2f 71       	andi	r18, 0x1F	; 31
 134:	82 95       	swap	r24
 136:	86 95       	lsr	r24
 138:	87 70       	andi	r24, 0x07	; 7
 13a:	91 81       	ldd	r25, Z+1	; 0x01
 13c:	93 70       	andi	r25, 0x03	; 3
 13e:	99 0f       	add	r25, r25
 140:	99 0f       	add	r25, r25
 142:	99 0f       	add	r25, r25
 144:	89 2b       	or	r24, r25
	if(FIFO_chk_for_readdata(FIFO))
 146:	28 17       	cp	r18, r24
 148:	79 f0       	breq	.+30     	; 0x168 <FIFO_readbyte+0x3c>
	{
		*byte = FIFO->dFIFO.data[FIFO->p_read++];
 14a:	81 e0       	ldi	r24, 0x01	; 1
 14c:	82 0f       	add	r24, r18
 14e:	98 2f       	mov	r25, r24
 150:	9f 71       	andi	r25, 0x1F	; 31
 152:	80 81       	ld	r24, Z
 154:	80 7e       	andi	r24, 0xE0	; 224
 156:	89 2b       	or	r24, r25
 158:	80 83       	st	Z, r24
 15a:	e2 0f       	add	r30, r18
 15c:	f1 1d       	adc	r31, r1
 15e:	83 81       	ldd	r24, Z+3	; 0x03
 160:	fb 01       	movw	r30, r22
 162:	80 83       	st	Z, r24
		return true;
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	08 95       	ret
	}
	else
	{
		return false;
 168:	80 e0       	ldi	r24, 0x00	; 0
	}
}
 16a:	08 95       	ret

0000016c <FIFO_copy_to_lin>:

void FIFO_copy_to_lin(uint8_t* lin_space, sFIFO_t* FIFO, uint8_t lenght)
{
 16c:	cf 92       	push	r12
 16e:	df 92       	push	r13
 170:	ef 92       	push	r14
 172:	ff 92       	push	r15
 174:	0f 93       	push	r16
 176:	1f 93       	push	r17
 178:	cf 93       	push	r28
 17a:	df 93       	push	r29
 17c:	8c 01       	movw	r16, r24
 17e:	eb 01       	movw	r28, r22
	// lese aus dem Ringpuffer den Lesezeiger aus
	uint8_t* p_read_start = &(FIFO->dFIFO.data[FIFO->p_read]);
 180:	88 81       	ld	r24, Y
 182:	28 2f       	mov	r18, r24
 184:	2f 71       	andi	r18, 0x1F	; 31
 186:	30 e0       	ldi	r19, 0x00	; 0
 188:	b9 01       	movw	r22, r18
 18a:	6d 5f       	subi	r22, 0xFD	; 253
 18c:	7f 4f       	sbci	r23, 0xFF	; 255
 18e:	6c 0f       	add	r22, r28
 190:	7d 1f       	adc	r23, r29
	return ( ((FIFO->p_read - FIFO->p_write) + _FIFO_max_def) > 1);
}

static inline uint8_t FIFO_diff_readdata(sFIFO_t* FIFO)
{
	return (((FIFO->p_write - FIFO->p_read) + _FIFO_max_def)%_FIFO_max_def);
 192:	98 2f       	mov	r25, r24
 194:	92 95       	swap	r25
 196:	96 95       	lsr	r25
 198:	97 70       	andi	r25, 0x07	; 7
 19a:	89 81       	ldd	r24, Y+1	; 0x01
 19c:	83 70       	andi	r24, 0x03	; 3
 19e:	88 0f       	add	r24, r24
 1a0:	88 0f       	add	r24, r24
 1a2:	88 0f       	add	r24, r24
 1a4:	89 2b       	or	r24, r25
 1a6:	90 e0       	ldi	r25, 0x00	; 0
 1a8:	82 1b       	sub	r24, r18
 1aa:	93 0b       	sbc	r25, r19
 1ac:	80 96       	adiw	r24, 0x20	; 32
 1ae:	8f 71       	andi	r24, 0x1F	; 31
 1b0:	90 78       	andi	r25, 0x80	; 128
 1b2:	99 23       	and	r25, r25
 1b4:	24 f4       	brge	.+8      	; 0x1be <FIFO_copy_to_lin+0x52>
 1b6:	01 97       	sbiw	r24, 0x01	; 1
 1b8:	80 6e       	ori	r24, 0xE0	; 224
 1ba:	9f 6f       	ori	r25, 0xFF	; 255
 1bc:	01 96       	adiw	r24, 0x01	; 1
	uint8_t max_read_lenght = FIFO_diff_readdata(FIFO);
	uint8_t copy_lenght = MIN(lenght, max_read_lenght);
 1be:	f4 2e       	mov	r15, r20
 1c0:	84 17       	cp	r24, r20
 1c2:	08 f4       	brcc	.+2      	; 0x1c6 <FIFO_copy_to_lin+0x5a>
 1c4:	f8 2e       	mov	r15, r24
	// Berechne die Länge für die zwei Kopieranweisungen
	uint8_t read_lenght_block1 = MIN((copy_lenght),(FIFO->FIFO_max - FIFO->p_read));
 1c6:	8a 81       	ldd	r24, Y+2	; 0x02
 1c8:	90 e0       	ldi	r25, 0x00	; 0
 1ca:	ac 01       	movw	r20, r24
 1cc:	42 1b       	sub	r20, r18
 1ce:	53 0b       	sbc	r21, r19
 1d0:	8f 2d       	mov	r24, r15
 1d2:	90 e0       	ldi	r25, 0x00	; 0
 1d4:	48 17       	cp	r20, r24
 1d6:	59 07       	cpc	r21, r25
 1d8:	0c f4       	brge	.+2      	; 0x1dc <FIFO_copy_to_lin+0x70>
 1da:	ca 01       	movw	r24, r20
	uint8_t read_lenght_block2 = copy_lenght - read_lenght_block1;
 1dc:	ef 2c       	mov	r14, r15
 1de:	e8 1a       	sub	r14, r24
	// lese aus dem Ringpuffer
	memcpy(lin_space, p_read_start, read_lenght_block1);
 1e0:	6c 01       	movw	r12, r24
 1e2:	dd 24       	eor	r13, r13
 1e4:	a6 01       	movw	r20, r12
 1e6:	c8 01       	movw	r24, r16
 1e8:	0e 94 49 06 	call	0xc92	; 0xc92 <memcpy>
	memcpy(lin_space+read_lenght_block1, FIFO->dFIFO.data, read_lenght_block2);
 1ec:	be 01       	movw	r22, r28
 1ee:	6d 5f       	subi	r22, 0xFD	; 253
 1f0:	7f 4f       	sbci	r23, 0xFF	; 255
 1f2:	4e 2d       	mov	r20, r14
 1f4:	50 e0       	ldi	r21, 0x00	; 0
 1f6:	c8 01       	movw	r24, r16
 1f8:	8c 0d       	add	r24, r12
 1fa:	9d 1d       	adc	r25, r13
 1fc:	0e 94 49 06 	call	0xc92	; 0xc92 <memcpy>
	// Lesezeiger anpassen
	FIFO->p_read += copy_lenght;
 200:	88 81       	ld	r24, Y
 202:	48 2f       	mov	r20, r24
 204:	4f 71       	andi	r20, 0x1F	; 31
 206:	4f 0d       	add	r20, r15
 208:	4f 71       	andi	r20, 0x1F	; 31
 20a:	80 7e       	andi	r24, 0xE0	; 224
 20c:	f8 2e       	mov	r15, r24
 20e:	f4 2a       	or	r15, r20
 210:	f8 82       	st	Y, r15
}
 212:	df 91       	pop	r29
 214:	cf 91       	pop	r28
 216:	1f 91       	pop	r17
 218:	0f 91       	pop	r16
 21a:	ff 90       	pop	r15
 21c:	ef 90       	pop	r14
 21e:	df 90       	pop	r13
 220:	cf 90       	pop	r12
 222:	08 95       	ret

00000224 <FIFO_copy_from_lin>:

void FIFO_copy_from_lin(sFIFO_t* FIFO, uint8_t* lin_space, uint8_t lenght)
{
 224:	cf 93       	push	r28
 226:	df 93       	push	r29
 228:	fc 01       	movw	r30, r24
}

static inline uint8_t FIFO_diff_writedata(sFIFO_t* FIFO)
{
	return (((FIFO->p_read - FIFO->p_write) + (_FIFO_max_def-1))%_FIFO_max_def);
 22a:	90 81       	ld	r25, Z
 22c:	89 2f       	mov	r24, r25
 22e:	8f 71       	andi	r24, 0x1F	; 31
 230:	92 95       	swap	r25
 232:	96 95       	lsr	r25
 234:	97 70       	andi	r25, 0x07	; 7
 236:	21 81       	ldd	r18, Z+1	; 0x01
 238:	23 70       	andi	r18, 0x03	; 3
 23a:	22 0f       	add	r18, r18
 23c:	22 0f       	add	r18, r18
 23e:	22 0f       	add	r18, r18
 240:	29 2b       	or	r18, r25
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	82 1b       	sub	r24, r18
 246:	91 09       	sbc	r25, r1
 248:	4f 96       	adiw	r24, 0x1f	; 31
 24a:	8f 71       	andi	r24, 0x1F	; 31
 24c:	90 78       	andi	r25, 0x80	; 128
 24e:	99 23       	and	r25, r25
 250:	24 f4       	brge	.+8      	; 0x25a <FIFO_copy_from_lin+0x36>
 252:	01 97       	sbiw	r24, 0x01	; 1
 254:	80 6e       	ori	r24, 0xE0	; 224
 256:	9f 6f       	ori	r25, 0xFF	; 255
 258:	01 96       	adiw	r24, 0x01	; 1
 25a:	b8 2f       	mov	r27, r24
	// berechne die maximale Schreiblänge
	uint8_t i;
	uint8_t max_write_lenght = FIFO_diff_writedata(FIFO);
	for(i = 0; i<MIN(lenght, max_write_lenght); i++)
 25c:	a0 e0       	ldi	r26, 0x00	; 0
 25e:	26 c0       	rjmp	.+76     	; 0x2ac <FIFO_copy_from_lin+0x88>
	{
		FIFO->dFIFO.data[FIFO->p_write++] = lin_space[i];
 260:	50 81       	ld	r21, Z
 262:	25 2f       	mov	r18, r21
 264:	22 95       	swap	r18
 266:	26 95       	lsr	r18
 268:	27 70       	andi	r18, 0x07	; 7
 26a:	31 81       	ldd	r19, Z+1	; 0x01
 26c:	83 2f       	mov	r24, r19
 26e:	83 70       	andi	r24, 0x03	; 3
 270:	88 0f       	add	r24, r24
 272:	88 0f       	add	r24, r24
 274:	88 0f       	add	r24, r24
 276:	82 2b       	or	r24, r18
 278:	91 e0       	ldi	r25, 0x01	; 1
 27a:	98 0f       	add	r25, r24
 27c:	29 2f       	mov	r18, r25
 27e:	2f 71       	andi	r18, 0x1F	; 31
 280:	92 95       	swap	r25
 282:	99 0f       	add	r25, r25
 284:	90 7e       	andi	r25, 0xE0	; 224
 286:	5f 71       	andi	r21, 0x1F	; 31
 288:	95 2b       	or	r25, r21
 28a:	90 83       	st	Z, r25
 28c:	26 95       	lsr	r18
 28e:	26 95       	lsr	r18
 290:	26 95       	lsr	r18
 292:	93 2f       	mov	r25, r19
 294:	9c 7f       	andi	r25, 0xFC	; 252
 296:	92 2b       	or	r25, r18
 298:	91 83       	std	Z+1, r25	; 0x01
 29a:	eb 01       	movw	r28, r22
 29c:	ca 0f       	add	r28, r26
 29e:	d1 1d       	adc	r29, r1
 2a0:	98 81       	ld	r25, Y
 2a2:	ef 01       	movw	r28, r30
 2a4:	c8 0f       	add	r28, r24
 2a6:	d1 1d       	adc	r29, r1
 2a8:	9b 83       	std	Y+3, r25	; 0x03
void FIFO_copy_from_lin(sFIFO_t* FIFO, uint8_t* lin_space, uint8_t lenght)
{
	// berechne die maximale Schreiblänge
	uint8_t i;
	uint8_t max_write_lenght = FIFO_diff_writedata(FIFO);
	for(i = 0; i<MIN(lenght, max_write_lenght); i++)
 2aa:	af 5f       	subi	r26, 0xFF	; 255
 2ac:	2a 2f       	mov	r18, r26
 2ae:	30 e0       	ldi	r19, 0x00	; 0
 2b0:	84 2f       	mov	r24, r20
 2b2:	b4 17       	cp	r27, r20
 2b4:	08 f4       	brcc	.+2      	; 0x2b8 <FIFO_copy_from_lin+0x94>
 2b6:	8b 2f       	mov	r24, r27
 2b8:	90 e0       	ldi	r25, 0x00	; 0
 2ba:	28 17       	cp	r18, r24
 2bc:	39 07       	cpc	r19, r25
 2be:	84 f2       	brlt	.-96     	; 0x260 <FIFO_copy_from_lin+0x3c>
	{
		FIFO->dFIFO.data[FIFO->p_write++] = lin_space[i];
	}
}
 2c0:	df 91       	pop	r29
 2c2:	cf 91       	pop	r28
 2c4:	08 95       	ret

000002c6 <FIFO_chk_for_writedata>:
{
	return (FIFO->p_read != FIFO->p_write);
}

static inline bool FIFO_chk_for_writedata(sFIFO_t* FIFO)
{
 2c6:	fc 01       	movw	r30, r24
	return ( ((FIFO->p_read - FIFO->p_write) + _FIFO_max_def) > 1);
 2c8:	90 81       	ld	r25, Z
 2ca:	29 2f       	mov	r18, r25
 2cc:	2f 71       	andi	r18, 0x1F	; 31
 2ce:	92 95       	swap	r25
 2d0:	96 95       	lsr	r25
 2d2:	97 70       	andi	r25, 0x07	; 7
 2d4:	81 81       	ldd	r24, Z+1	; 0x01
 2d6:	83 70       	andi	r24, 0x03	; 3
 2d8:	88 0f       	add	r24, r24
 2da:	88 0f       	add	r24, r24
 2dc:	88 0f       	add	r24, r24
 2de:	98 2b       	or	r25, r24
 2e0:	30 e0       	ldi	r19, 0x00	; 0
 2e2:	29 1b       	sub	r18, r25
 2e4:	31 09       	sbc	r19, r1
 2e6:	20 5e       	subi	r18, 0xE0	; 224
 2e8:	3f 4f       	sbci	r19, 0xFF	; 255
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	22 30       	cpi	r18, 0x02	; 2
 2ee:	31 05       	cpc	r19, r1
 2f0:	0c f4       	brge	.+2      	; 0x2f4 <FIFO_chk_for_writedata+0x2e>
 2f2:	80 e0       	ldi	r24, 0x00	; 0
}
 2f4:	08 95       	ret

000002f6 <FIFO_diff_readdata>:

static inline uint8_t FIFO_diff_readdata(sFIFO_t* FIFO)
{
 2f6:	fc 01       	movw	r30, r24
	return (((FIFO->p_write - FIFO->p_read) + _FIFO_max_def)%_FIFO_max_def);
 2f8:	20 81       	ld	r18, Z
 2fa:	92 2f       	mov	r25, r18
 2fc:	92 95       	swap	r25
 2fe:	96 95       	lsr	r25
 300:	97 70       	andi	r25, 0x07	; 7
 302:	81 81       	ldd	r24, Z+1	; 0x01
 304:	83 70       	andi	r24, 0x03	; 3
 306:	88 0f       	add	r24, r24
 308:	88 0f       	add	r24, r24
 30a:	88 0f       	add	r24, r24
 30c:	89 2b       	or	r24, r25
 30e:	2f 71       	andi	r18, 0x1F	; 31
 310:	90 e0       	ldi	r25, 0x00	; 0
 312:	82 1b       	sub	r24, r18
 314:	91 09       	sbc	r25, r1
 316:	80 96       	adiw	r24, 0x20	; 32
 318:	8f 71       	andi	r24, 0x1F	; 31
 31a:	90 78       	andi	r25, 0x80	; 128
 31c:	99 23       	and	r25, r25
 31e:	24 f4       	brge	.+8      	; 0x328 <FIFO_diff_readdata+0x32>
 320:	01 97       	sbiw	r24, 0x01	; 1
 322:	80 6e       	ori	r24, 0xE0	; 224
 324:	9f 6f       	ori	r25, 0xFF	; 255
 326:	01 96       	adiw	r24, 0x01	; 1
}
 328:	08 95       	ret

0000032a <FIFO_diff_writedata>:

static inline uint8_t FIFO_diff_writedata(sFIFO_t* FIFO)
{
 32a:	fc 01       	movw	r30, r24
	return (((FIFO->p_read - FIFO->p_write) + (_FIFO_max_def-1))%_FIFO_max_def);
 32c:	20 81       	ld	r18, Z
 32e:	92 2f       	mov	r25, r18
 330:	9f 71       	andi	r25, 0x1F	; 31
 332:	22 95       	swap	r18
 334:	26 95       	lsr	r18
 336:	27 70       	andi	r18, 0x07	; 7
 338:	81 81       	ldd	r24, Z+1	; 0x01
 33a:	83 70       	andi	r24, 0x03	; 3
 33c:	88 0f       	add	r24, r24
 33e:	88 0f       	add	r24, r24
 340:	88 0f       	add	r24, r24
 342:	28 2b       	or	r18, r24
 344:	89 2f       	mov	r24, r25
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	82 1b       	sub	r24, r18
 34a:	91 09       	sbc	r25, r1
 34c:	4f 96       	adiw	r24, 0x1f	; 31
 34e:	8f 71       	andi	r24, 0x1F	; 31
 350:	90 78       	andi	r25, 0x80	; 128
 352:	99 23       	and	r25, r25
 354:	24 f4       	brge	.+8      	; 0x35e <FIFO_diff_writedata+0x34>
 356:	01 97       	sbiw	r24, 0x01	; 1
 358:	80 6e       	ori	r24, 0xE0	; 224
 35a:	9f 6f       	ori	r25, 0xFF	; 255
 35c:	01 96       	adiw	r24, 0x01	; 1
}
 35e:	08 95       	ret

00000360 <__vector_17>:
// Interrupt Service Routinen
////////////////////////////////////////////////////////////////////////////////////////////////////
#pragma GCC push_options
#pragma GCC optimize("O3")
#ifdef USART0
ISR_USARTx_INT(0,RXC)
 360:	1f 92       	push	r1
 362:	0f 92       	push	r0
 364:	0f b6       	in	r0, 0x3f	; 63
 366:	0f 92       	push	r0
 368:	11 24       	eor	r1, r1
 36a:	1f 93       	push	r17
 36c:	2f 93       	push	r18
 36e:	3f 93       	push	r19
 370:	4f 93       	push	r20
 372:	5f 93       	push	r21
 374:	6f 93       	push	r22
 376:	7f 93       	push	r23
 378:	8f 93       	push	r24
 37a:	9f 93       	push	r25
 37c:	af 93       	push	r26
 37e:	bf 93       	push	r27
 380:	cf 93       	push	r28
 382:	df 93       	push	r29
 384:	ef 93       	push	r30
 386:	ff 93       	push	r31
{
	uint8_t Buffer = 0;
	
	CTRLB_t UCSRB;
	
	UCSRB.Byte = handle->CTRLB;
 388:	80 91 06 08 	lds	r24, 0x0806	; 0x800806 <__TEXT_REGION_LENGTH__+0x7f4806>
	// USART Multiprozessor-Kommunikation
	if(UCSRB.Register.MPCM == true)
 38c:	80 fd       	sbrc	r24, 0
 38e:	0a c0       	rjmp	.+20     	; 0x3a4 <__vector_17+0x44>
		
	}
	else // normale UASRT Operation
	{
		// prüfe ob Daten vorhanden sind
		if( fastSTATUS(handle).Register.RXCIF == true )
 390:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
 394:	87 ff       	sbrs	r24, 7
 396:	06 c0       	rjmp	.+12     	; 0x3a4 <__vector_17+0x44>
		{
			// prüfe ob Daten in den FIFO geschrieben werden können
			if(FIFO_chk_for_writedata(&USART_RX_FIFO[number]))
 398:	86 e0       	ldi	r24, 0x06	; 6
 39a:	98 e2       	ldi	r25, 0x28	; 40
 39c:	0e 94 63 01 	call	0x2c6	; 0x2c6 <FIFO_chk_for_writedata>
 3a0:	81 11       	cpse	r24, r1
 3a2:	19 c0       	rjmp	.+50     	; 0x3d6 <__vector_17+0x76>
// Interrupt Service Routinen
////////////////////////////////////////////////////////////////////////////////////////////////////
#pragma GCC push_options
#pragma GCC optimize("O3")
#ifdef USART0
ISR_USARTx_INT(0,RXC)
 3a4:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
 3a8:	80 78       	andi	r24, 0x80	; 128
 3aa:	80 93 04 08 	sts	0x0804, r24	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
 3ae:	ff 91       	pop	r31
 3b0:	ef 91       	pop	r30
 3b2:	df 91       	pop	r29
 3b4:	cf 91       	pop	r28
 3b6:	bf 91       	pop	r27
 3b8:	af 91       	pop	r26
 3ba:	9f 91       	pop	r25
 3bc:	8f 91       	pop	r24
 3be:	7f 91       	pop	r23
 3c0:	6f 91       	pop	r22
 3c2:	5f 91       	pop	r21
 3c4:	4f 91       	pop	r20
 3c6:	3f 91       	pop	r19
 3c8:	2f 91       	pop	r18
 3ca:	1f 91       	pop	r17
 3cc:	0f 90       	pop	r0
 3ce:	0f be       	out	0x3f, r0	; 63
 3d0:	0f 90       	pop	r0
 3d2:	1f 90       	pop	r1
 3d4:	18 95       	reti
		{
			// prüfe ob Daten in den FIFO geschrieben werden können
			if(FIFO_chk_for_writedata(&USART_RX_FIFO[number]))
			{
				// lese Byte aus dem Buffer
				Buffer = handle->RXDATAL;
 3d6:	60 91 00 08 	lds	r22, 0x0800	; 0x800800 <__TEXT_REGION_LENGTH__+0x7f4800>
				
				// schreibe Byte in den FIFO
				FIFO_writebyte(&USART_RX_FIFO[number], Buffer);
 3da:	86 e0       	ldi	r24, 0x06	; 6
 3dc:	98 e2       	ldi	r25, 0x28	; 40
 3de:	0e 94 67 00 	call	0xce	; 0xce <FIFO_writebyte>
				
				// Bytezähler vergrößern
				USART_bytes_received[number]++;
 3e2:	80 91 f0 28 	lds	r24, 0x28F0	; 0x8028f0 <USART_bytes_received>
 3e6:	8f 5f       	subi	r24, 0xFF	; 255
 3e8:	80 93 f0 28 	sts	0x28F0, r24	; 0x8028f0 <USART_bytes_received>
				
				// prüfe ob die vorgegebene Anzahl an Bytes gelesen worden sind
				if(USART_bytes_to_receive[number] == USART_bytes_received[number])
 3ec:	90 91 ec 28 	lds	r25, 0x28EC	; 0x8028ec <USART_bytes_to_receive>
 3f0:	89 13       	cpse	r24, r25
 3f2:	d8 cf       	rjmp	.-80     	; 0x3a4 <__vector_17+0x44>
					ISR_C_func(event_id);
					USART_bytes_received[number] = 0;
					
					#elif USART_USE_EVENTSYSTEM==0
					// Prüfen ob eine Callbackfunktion hinterlegt ist
					if(USART_receive_Array_callback[number] != NULL)
 3f4:	80 91 dc 28 	lds	r24, 0x28DC	; 0x8028dc <__data_end>
 3f8:	90 91 dd 28 	lds	r25, 0x28DD	; 0x8028dd <__data_end+0x1>
 3fc:	89 2b       	or	r24, r25
 3fe:	91 f2       	breq	.-92     	; 0x3a4 <__vector_17+0x44>
						uint8_t Adress = 0;
						uint8_t* Data = NULL;
						uint8_t length = USART_bytes_received[number];
						
						// Länge des Arrays bestimmen (vollständige Datenanzahl im FIFO)
						length = FIFO_diff_readdata(&USART_RX_FIFO[number]);
 400:	86 e0       	ldi	r24, 0x06	; 6
 402:	98 e2       	ldi	r25, 0x28	; 40
 404:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <FIFO_diff_readdata>
 408:	18 2f       	mov	r17, r24
						
						// Datenarray für die Funktionsübergabe anlegen
						Data = (uint8_t*)malloc(length*sizeof(uint8_t));
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	0e 94 28 05 	call	0xa50	; 0xa50 <malloc>
 410:	ec 01       	movw	r28, r24
						
						// Kopiere Daten in den FIFO
						FIFO_copy_to_lin(Data, &USART_RX_FIFO[number], length);
 412:	41 2f       	mov	r20, r17
 414:	66 e0       	ldi	r22, 0x06	; 6
 416:	78 e2       	ldi	r23, 0x28	; 40
 418:	0e 94 b6 00 	call	0x16c	; 0x16c <FIFO_copy_to_lin>
						
						// Rufe Callbackfunktion auf
						USART_receive_Array_callback[number](Adress, Data, length);
 41c:	e0 91 dc 28 	lds	r30, 0x28DC	; 0x8028dc <__data_end>
 420:	f0 91 dd 28 	lds	r31, 0x28DD	; 0x8028dd <__data_end+0x1>
 424:	41 2f       	mov	r20, r17
 426:	be 01       	movw	r22, r28
 428:	80 e0       	ldi	r24, 0x00	; 0
 42a:	09 95       	icall
						
						// lösche Datenarray
						free(Data);
 42c:	ce 01       	movw	r24, r28
 42e:	0e 94 c0 05 	call	0xb80	; 0xb80 <free>
						
						USART_bytes_received[number] = 0;
 432:	10 92 f0 28 	sts	0x28F0, r1	; 0x8028f0 <USART_bytes_received>
 436:	b6 cf       	rjmp	.-148    	; 0x3a4 <__vector_17+0x44>

00000438 <__vector_19>:
////////////////////////////////////////////////////////////////////////////////////////////////////
#pragma GCC push_options
#pragma GCC optimize("O3")
#ifdef USART0
ISR_USARTx_INT(0,RXC)
ISR_USARTx_INT(0,TXC)
 438:	1f 92       	push	r1
 43a:	0f 92       	push	r0
 43c:	0f b6       	in	r0, 0x3f	; 63
 43e:	0f 92       	push	r0
 440:	11 24       	eor	r1, r1
 442:	0f 93       	push	r16
 444:	1f 93       	push	r17
 446:	2f 93       	push	r18
 448:	3f 93       	push	r19
 44a:	4f 93       	push	r20
 44c:	5f 93       	push	r21
 44e:	6f 93       	push	r22
 450:	7f 93       	push	r23
 452:	8f 93       	push	r24
 454:	9f 93       	push	r25
 456:	af 93       	push	r26
 458:	bf 93       	push	r27
 45a:	ef 93       	push	r30
 45c:	ff 93       	push	r31
 45e:	cf 93       	push	r28
 460:	df 93       	push	r29
 462:	cd b7       	in	r28, 0x3d	; 61
 464:	de b7       	in	r29, 0x3e	; 62
 466:	25 97       	sbiw	r28, 0x05	; 5
 468:	cd bf       	out	0x3d, r28	; 61
 46a:	de bf       	out	0x3e, r29	; 62
#pragma GCC push_options
#pragma GCC optimize("O3")
void USART_TXC_Byte(USART_t* const handle, uint8_t USARTnumber, uint8_t event_id)
{
	//uint8_t Adress_Flag  = 0;
	uint8_t Buffer = 0;
 46c:	1d 82       	std	Y+5, r1	; 0x05
	CTRLB_t UCSRB;
	
	UCSRB.Byte = handle->CTRLB;
 46e:	80 91 06 08 	lds	r24, 0x0806	; 0x800806 <__TEXT_REGION_LENGTH__+0x7f4806>
	// USART Multiprozessor-Kommunikation
	if(UCSRB.Register.MPCM == true)
 472:	80 ff       	sbrs	r24, 0
 474:	1d c0       	rjmp	.+58     	; 0x4b0 <__vector_19+0x78>
////////////////////////////////////////////////////////////////////////////////////////////////////
#pragma GCC push_options
#pragma GCC optimize("O3")
#ifdef USART0
ISR_USARTx_INT(0,RXC)
ISR_USARTx_INT(0,TXC)
 476:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
 47a:	80 74       	andi	r24, 0x40	; 64
 47c:	80 93 04 08 	sts	0x0804, r24	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
 480:	25 96       	adiw	r28, 0x05	; 5
 482:	cd bf       	out	0x3d, r28	; 61
 484:	de bf       	out	0x3e, r29	; 62
 486:	df 91       	pop	r29
 488:	cf 91       	pop	r28
 48a:	ff 91       	pop	r31
 48c:	ef 91       	pop	r30
 48e:	bf 91       	pop	r27
 490:	af 91       	pop	r26
 492:	9f 91       	pop	r25
 494:	8f 91       	pop	r24
 496:	7f 91       	pop	r23
 498:	6f 91       	pop	r22
 49a:	5f 91       	pop	r21
 49c:	4f 91       	pop	r20
 49e:	3f 91       	pop	r19
 4a0:	2f 91       	pop	r18
 4a2:	1f 91       	pop	r17
 4a4:	0f 91       	pop	r16
 4a6:	0f 90       	pop	r0
 4a8:	0f be       	out	0x3f, r0	; 63
 4aa:	0f 90       	pop	r0
 4ac:	1f 90       	pop	r1
 4ae:	18 95       	reti
	{
		
	}
	else // normale USART Operation
	{
		if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
 4b0:	be 01       	movw	r22, r28
 4b2:	6b 5f       	subi	r22, 0xFB	; 251
 4b4:	7f 4f       	sbci	r23, 0xFF	; 255
 4b6:	8f e6       	ldi	r24, 0x6F	; 111
 4b8:	98 e2       	ldi	r25, 0x28	; 40
 4ba:	0e 94 96 00 	call	0x12c	; 0x12c <FIFO_readbyte>
 4be:	81 11       	cpse	r24, r1
 4c0:	47 c0       	rjmp	.+142    	; 0x550 <__vector_19+0x118>
		else // Wenn keine Daten im FIFO mehr vorhanden sind, Aufruf von der Callback-TX-Funktion
		{
			#if USART_USE_EVENTSYSTEM==1
			ISR_C_func(event_id);
			#elif USART_USE_EVENTSYSTEM==0
			uint8_t Adress = 0;
 4c2:	1c 82       	std	Y+4, r1	; 0x04
			uint8_t* Data = NULL;
 4c4:	19 82       	std	Y+1, r1	; 0x01
 4c6:	1a 82       	std	Y+2, r1	; 0x02
			uint8_t length = 0;
 4c8:	1b 82       	std	Y+3, r1	; 0x03
			// Prüfen ob eine Callbackfunktion hinterlegt ist
			if(USART_send_Array_callback[USARTnumber] != NULL)
 4ca:	00 91 e4 28 	lds	r16, 0x28E4	; 0x8028e4 <USART_send_Array_callback>
 4ce:	10 91 e5 28 	lds	r17, 0x28E5	; 0x8028e5 <USART_send_Array_callback+0x1>
 4d2:	01 15       	cp	r16, r1
 4d4:	11 05       	cpc	r17, r1
 4d6:	79 f2       	breq	.-98     	; 0x476 <__vector_19+0x3e>
			{
				// Aufrufen der Callback-Funktion
				USART_send_Array_callback[USARTnumber](&Adress, &Data, &length, FIFO_diff_writedata(&USART_TX_FIFO[USARTnumber]));
 4d8:	8f e6       	ldi	r24, 0x6F	; 111
 4da:	98 e2       	ldi	r25, 0x28	; 40
 4dc:	0e 94 95 01 	call	0x32a	; 0x32a <FIFO_diff_writedata>
 4e0:	28 2f       	mov	r18, r24
 4e2:	ae 01       	movw	r20, r28
 4e4:	4d 5f       	subi	r20, 0xFD	; 253
 4e6:	5f 4f       	sbci	r21, 0xFF	; 255
 4e8:	be 01       	movw	r22, r28
 4ea:	6f 5f       	subi	r22, 0xFF	; 255
 4ec:	7f 4f       	sbci	r23, 0xFF	; 255
 4ee:	ce 01       	movw	r24, r28
 4f0:	04 96       	adiw	r24, 0x04	; 4
 4f2:	f8 01       	movw	r30, r16
 4f4:	09 95       	icall
				// Prüfen ob Daten kopiert worden sind
				if((Data != NULL) && (length != 0))
 4f6:	69 81       	ldd	r22, Y+1	; 0x01
 4f8:	7a 81       	ldd	r23, Y+2	; 0x02
 4fa:	61 15       	cp	r22, r1
 4fc:	71 05       	cpc	r23, r1
 4fe:	09 f4       	brne	.+2      	; 0x502 <__vector_19+0xca>
 500:	ba cf       	rjmp	.-140    	; 0x476 <__vector_19+0x3e>
 502:	4b 81       	ldd	r20, Y+3	; 0x03
 504:	44 23       	and	r20, r20
 506:	09 f4       	brne	.+2      	; 0x50a <__vector_19+0xd2>
 508:	b6 cf       	rjmp	.-148    	; 0x476 <__vector_19+0x3e>
				{
					// Kopiere Daten in den FIFO
					FIFO_copy_from_lin(&USART_TX_FIFO[USARTnumber], Data, length);
 50a:	8f e6       	ldi	r24, 0x6F	; 111
 50c:	98 e2       	ldi	r25, 0x28	; 40
 50e:	0e 94 12 01 	call	0x224	; 0x224 <FIFO_copy_from_lin>
					// Prüfe ob der übergebene Zeiger im Heap liegt
					if(((void*)__malloc_heap_start < (void*)Data) && ((void*)__malloc_heap_end >= (void*)Data))
 512:	89 81       	ldd	r24, Y+1	; 0x01
 514:	9a 81       	ldd	r25, Y+2	; 0x02
 516:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
 51a:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
 51e:	28 17       	cp	r18, r24
 520:	39 07       	cpc	r19, r25
 522:	38 f4       	brcc	.+14     	; 0x532 <__vector_19+0xfa>
 524:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__data_start>
 528:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__data_start+0x1>
 52c:	28 17       	cp	r18, r24
 52e:	39 07       	cpc	r19, r25
 530:	b8 f4       	brcc	.+46     	; 0x560 <__vector_19+0x128>
						//Wenn ja, dann löschen des Heapspeichers
						free(Data);
					}
					
					// Schreiben des ersten Bytes in das USART_UDR Register
					if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
 532:	be 01       	movw	r22, r28
 534:	6b 5f       	subi	r22, 0xFB	; 251
 536:	7f 4f       	sbci	r23, 0xFF	; 255
 538:	8f e6       	ldi	r24, 0x6F	; 111
 53a:	98 e2       	ldi	r25, 0x28	; 40
 53c:	0e 94 96 00 	call	0x12c	; 0x12c <FIFO_readbyte>
 540:	88 23       	and	r24, r24
 542:	09 f4       	brne	.+2      	; 0x546 <__vector_19+0x10e>
 544:	98 cf       	rjmp	.-208    	; 0x476 <__vector_19+0x3e>
					{
						// Abwarten bis USART frei ist
						while ( !fastSTATUS(handle).Register.DREIF );
 546:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
 54a:	85 ff       	sbrs	r24, 5
 54c:	fc cf       	rjmp	.-8      	; 0x546 <__vector_19+0x10e>
 54e:	04 c0       	rjmp	.+8      	; 0x558 <__vector_19+0x120>
	else // normale USART Operation
	{
		if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
		{
			// Abfragen ob USART frei ist
			if(fastSTATUS(handle).Register.DREIF == true)
 550:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
 554:	85 ff       	sbrs	r24, 5
 556:	8f cf       	rjmp	.-226    	; 0x476 <__vector_19+0x3e>
					if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
					{
						// Abwarten bis USART frei ist
						while ( !fastSTATUS(handle).Register.DREIF );
						// Kopiere Byte
						handle->TXDATAL = Buffer;
 558:	8d 81       	ldd	r24, Y+5	; 0x05
 55a:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <__TEXT_REGION_LENGTH__+0x7f4802>
 55e:	8b cf       	rjmp	.-234    	; 0x476 <__vector_19+0x3e>
					FIFO_copy_from_lin(&USART_TX_FIFO[USARTnumber], Data, length);
					// Prüfe ob der übergebene Zeiger im Heap liegt
					if(((void*)__malloc_heap_start < (void*)Data) && ((void*)__malloc_heap_end >= (void*)Data))
					{
						//Wenn ja, dann löschen des Heapspeichers
						free(Data);
 560:	0e 94 c0 05 	call	0xb80	; 0xb80 <free>
 564:	e6 cf       	rjmp	.-52     	; 0x532 <__vector_19+0xfa>

00000566 <__vector_26>:
ISR_USARTx_INT(0,RXC)
ISR_USARTx_INT(0,TXC)
//ISR_USARTx_INT(0,DRE)
#endif
#ifdef USART1
ISR_USARTx_INT(1,RXC)
 566:	1f 92       	push	r1
 568:	0f 92       	push	r0
 56a:	0f b6       	in	r0, 0x3f	; 63
 56c:	0f 92       	push	r0
 56e:	11 24       	eor	r1, r1
 570:	1f 93       	push	r17
 572:	2f 93       	push	r18
 574:	3f 93       	push	r19
 576:	4f 93       	push	r20
 578:	5f 93       	push	r21
 57a:	6f 93       	push	r22
 57c:	7f 93       	push	r23
 57e:	8f 93       	push	r24
 580:	9f 93       	push	r25
 582:	af 93       	push	r26
 584:	bf 93       	push	r27
 586:	cf 93       	push	r28
 588:	df 93       	push	r29
 58a:	ef 93       	push	r30
 58c:	ff 93       	push	r31
{
	uint8_t Buffer = 0;
	
	CTRLB_t UCSRB;
	
	UCSRB.Byte = handle->CTRLB;
 58e:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7f4826>
	// USART Multiprozessor-Kommunikation
	if(UCSRB.Register.MPCM == true)
 592:	80 fd       	sbrc	r24, 0
 594:	0a c0       	rjmp	.+20     	; 0x5aa <__vector_26+0x44>
		
	}
	else // normale UASRT Operation
	{
		// prüfe ob Daten vorhanden sind
		if( fastSTATUS(handle).Register.RXCIF == true )
 596:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
 59a:	87 ff       	sbrs	r24, 7
 59c:	06 c0       	rjmp	.+12     	; 0x5aa <__vector_26+0x44>
		{
			// prüfe ob Daten in den FIFO geschrieben werden können
			if(FIFO_chk_for_writedata(&USART_RX_FIFO[number]))
 59e:	89 e2       	ldi	r24, 0x29	; 41
 5a0:	98 e2       	ldi	r25, 0x28	; 40
 5a2:	0e 94 63 01 	call	0x2c6	; 0x2c6 <FIFO_chk_for_writedata>
 5a6:	81 11       	cpse	r24, r1
 5a8:	19 c0       	rjmp	.+50     	; 0x5dc <__vector_26+0x76>
ISR_USARTx_INT(0,RXC)
ISR_USARTx_INT(0,TXC)
//ISR_USARTx_INT(0,DRE)
#endif
#ifdef USART1
ISR_USARTx_INT(1,RXC)
 5aa:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
 5ae:	80 78       	andi	r24, 0x80	; 128
 5b0:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
 5b4:	ff 91       	pop	r31
 5b6:	ef 91       	pop	r30
 5b8:	df 91       	pop	r29
 5ba:	cf 91       	pop	r28
 5bc:	bf 91       	pop	r27
 5be:	af 91       	pop	r26
 5c0:	9f 91       	pop	r25
 5c2:	8f 91       	pop	r24
 5c4:	7f 91       	pop	r23
 5c6:	6f 91       	pop	r22
 5c8:	5f 91       	pop	r21
 5ca:	4f 91       	pop	r20
 5cc:	3f 91       	pop	r19
 5ce:	2f 91       	pop	r18
 5d0:	1f 91       	pop	r17
 5d2:	0f 90       	pop	r0
 5d4:	0f be       	out	0x3f, r0	; 63
 5d6:	0f 90       	pop	r0
 5d8:	1f 90       	pop	r1
 5da:	18 95       	reti
		{
			// prüfe ob Daten in den FIFO geschrieben werden können
			if(FIFO_chk_for_writedata(&USART_RX_FIFO[number]))
			{
				// lese Byte aus dem Buffer
				Buffer = handle->RXDATAL;
 5dc:	60 91 20 08 	lds	r22, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7f4820>
				
				// schreibe Byte in den FIFO
				FIFO_writebyte(&USART_RX_FIFO[number], Buffer);
 5e0:	89 e2       	ldi	r24, 0x29	; 41
 5e2:	98 e2       	ldi	r25, 0x28	; 40
 5e4:	0e 94 67 00 	call	0xce	; 0xce <FIFO_writebyte>
				
				// Bytezähler vergrößern
				USART_bytes_received[number]++;
 5e8:	80 91 f1 28 	lds	r24, 0x28F1	; 0x8028f1 <USART_bytes_received+0x1>
 5ec:	8f 5f       	subi	r24, 0xFF	; 255
 5ee:	80 93 f1 28 	sts	0x28F1, r24	; 0x8028f1 <USART_bytes_received+0x1>
				
				// prüfe ob die vorgegebene Anzahl an Bytes gelesen worden sind
				if(USART_bytes_to_receive[number] == USART_bytes_received[number])
 5f2:	90 91 ed 28 	lds	r25, 0x28ED	; 0x8028ed <USART_bytes_to_receive+0x1>
 5f6:	89 13       	cpse	r24, r25
 5f8:	d8 cf       	rjmp	.-80     	; 0x5aa <__vector_26+0x44>
					ISR_C_func(event_id);
					USART_bytes_received[number] = 0;
					
					#elif USART_USE_EVENTSYSTEM==0
					// Prüfen ob eine Callbackfunktion hinterlegt ist
					if(USART_receive_Array_callback[number] != NULL)
 5fa:	80 91 de 28 	lds	r24, 0x28DE	; 0x8028de <__data_end+0x2>
 5fe:	90 91 df 28 	lds	r25, 0x28DF	; 0x8028df <__data_end+0x3>
 602:	89 2b       	or	r24, r25
 604:	91 f2       	breq	.-92     	; 0x5aa <__vector_26+0x44>
						uint8_t Adress = 0;
						uint8_t* Data = NULL;
						uint8_t length = USART_bytes_received[number];
						
						// Länge des Arrays bestimmen (vollständige Datenanzahl im FIFO)
						length = FIFO_diff_readdata(&USART_RX_FIFO[number]);
 606:	89 e2       	ldi	r24, 0x29	; 41
 608:	98 e2       	ldi	r25, 0x28	; 40
 60a:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <FIFO_diff_readdata>
 60e:	18 2f       	mov	r17, r24
						
						// Datenarray für die Funktionsübergabe anlegen
						Data = (uint8_t*)malloc(length*sizeof(uint8_t));
 610:	90 e0       	ldi	r25, 0x00	; 0
 612:	0e 94 28 05 	call	0xa50	; 0xa50 <malloc>
 616:	ec 01       	movw	r28, r24
						
						// Kopiere Daten in den FIFO
						FIFO_copy_to_lin(Data, &USART_RX_FIFO[number], length);
 618:	41 2f       	mov	r20, r17
 61a:	69 e2       	ldi	r22, 0x29	; 41
 61c:	78 e2       	ldi	r23, 0x28	; 40
 61e:	0e 94 b6 00 	call	0x16c	; 0x16c <FIFO_copy_to_lin>
						
						// Rufe Callbackfunktion auf
						USART_receive_Array_callback[number](Adress, Data, length);
 622:	e0 91 de 28 	lds	r30, 0x28DE	; 0x8028de <__data_end+0x2>
 626:	f0 91 df 28 	lds	r31, 0x28DF	; 0x8028df <__data_end+0x3>
 62a:	41 2f       	mov	r20, r17
 62c:	be 01       	movw	r22, r28
 62e:	80 e0       	ldi	r24, 0x00	; 0
 630:	09 95       	icall
						
						// lösche Datenarray
						free(Data);
 632:	ce 01       	movw	r24, r28
 634:	0e 94 c0 05 	call	0xb80	; 0xb80 <free>
						
						USART_bytes_received[number] = 0;
 638:	10 92 f1 28 	sts	0x28F1, r1	; 0x8028f1 <USART_bytes_received+0x1>
 63c:	b6 cf       	rjmp	.-148    	; 0x5aa <__vector_26+0x44>

0000063e <__vector_28>:
ISR_USARTx_INT(0,TXC)
//ISR_USARTx_INT(0,DRE)
#endif
#ifdef USART1
ISR_USARTx_INT(1,RXC)
ISR_USARTx_INT(1,TXC)
 63e:	1f 92       	push	r1
 640:	0f 92       	push	r0
 642:	0f b6       	in	r0, 0x3f	; 63
 644:	0f 92       	push	r0
 646:	11 24       	eor	r1, r1
 648:	0f 93       	push	r16
 64a:	1f 93       	push	r17
 64c:	2f 93       	push	r18
 64e:	3f 93       	push	r19
 650:	4f 93       	push	r20
 652:	5f 93       	push	r21
 654:	6f 93       	push	r22
 656:	7f 93       	push	r23
 658:	8f 93       	push	r24
 65a:	9f 93       	push	r25
 65c:	af 93       	push	r26
 65e:	bf 93       	push	r27
 660:	ef 93       	push	r30
 662:	ff 93       	push	r31
 664:	cf 93       	push	r28
 666:	df 93       	push	r29
 668:	cd b7       	in	r28, 0x3d	; 61
 66a:	de b7       	in	r29, 0x3e	; 62
 66c:	25 97       	sbiw	r28, 0x05	; 5
 66e:	cd bf       	out	0x3d, r28	; 61
 670:	de bf       	out	0x3e, r29	; 62
#pragma GCC push_options
#pragma GCC optimize("O3")
void USART_TXC_Byte(USART_t* const handle, uint8_t USARTnumber, uint8_t event_id)
{
	//uint8_t Adress_Flag  = 0;
	uint8_t Buffer = 0;
 672:	1d 82       	std	Y+5, r1	; 0x05
	CTRLB_t UCSRB;
	
	UCSRB.Byte = handle->CTRLB;
 674:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7f4826>
	// USART Multiprozessor-Kommunikation
	if(UCSRB.Register.MPCM == true)
 678:	80 ff       	sbrs	r24, 0
 67a:	1d c0       	rjmp	.+58     	; 0x6b6 <__vector_28+0x78>
ISR_USARTx_INT(0,TXC)
//ISR_USARTx_INT(0,DRE)
#endif
#ifdef USART1
ISR_USARTx_INT(1,RXC)
ISR_USARTx_INT(1,TXC)
 67c:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
 680:	80 74       	andi	r24, 0x40	; 64
 682:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
 686:	25 96       	adiw	r28, 0x05	; 5
 688:	cd bf       	out	0x3d, r28	; 61
 68a:	de bf       	out	0x3e, r29	; 62
 68c:	df 91       	pop	r29
 68e:	cf 91       	pop	r28
 690:	ff 91       	pop	r31
 692:	ef 91       	pop	r30
 694:	bf 91       	pop	r27
 696:	af 91       	pop	r26
 698:	9f 91       	pop	r25
 69a:	8f 91       	pop	r24
 69c:	7f 91       	pop	r23
 69e:	6f 91       	pop	r22
 6a0:	5f 91       	pop	r21
 6a2:	4f 91       	pop	r20
 6a4:	3f 91       	pop	r19
 6a6:	2f 91       	pop	r18
 6a8:	1f 91       	pop	r17
 6aa:	0f 91       	pop	r16
 6ac:	0f 90       	pop	r0
 6ae:	0f be       	out	0x3f, r0	; 63
 6b0:	0f 90       	pop	r0
 6b2:	1f 90       	pop	r1
 6b4:	18 95       	reti
	{
		
	}
	else // normale USART Operation
	{
		if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
 6b6:	be 01       	movw	r22, r28
 6b8:	6b 5f       	subi	r22, 0xFB	; 251
 6ba:	7f 4f       	sbci	r23, 0xFF	; 255
 6bc:	82 e9       	ldi	r24, 0x92	; 146
 6be:	98 e2       	ldi	r25, 0x28	; 40
 6c0:	0e 94 96 00 	call	0x12c	; 0x12c <FIFO_readbyte>
 6c4:	81 11       	cpse	r24, r1
 6c6:	47 c0       	rjmp	.+142    	; 0x756 <__vector_28+0x118>
		else // Wenn keine Daten im FIFO mehr vorhanden sind, Aufruf von der Callback-TX-Funktion
		{
			#if USART_USE_EVENTSYSTEM==1
			ISR_C_func(event_id);
			#elif USART_USE_EVENTSYSTEM==0
			uint8_t Adress = 0;
 6c8:	1c 82       	std	Y+4, r1	; 0x04
			uint8_t* Data = NULL;
 6ca:	19 82       	std	Y+1, r1	; 0x01
 6cc:	1a 82       	std	Y+2, r1	; 0x02
			uint8_t length = 0;
 6ce:	1b 82       	std	Y+3, r1	; 0x03
			// Prüfen ob eine Callbackfunktion hinterlegt ist
			if(USART_send_Array_callback[USARTnumber] != NULL)
 6d0:	00 91 e6 28 	lds	r16, 0x28E6	; 0x8028e6 <USART_send_Array_callback+0x2>
 6d4:	10 91 e7 28 	lds	r17, 0x28E7	; 0x8028e7 <USART_send_Array_callback+0x3>
 6d8:	01 15       	cp	r16, r1
 6da:	11 05       	cpc	r17, r1
 6dc:	79 f2       	breq	.-98     	; 0x67c <__vector_28+0x3e>
			{
				// Aufrufen der Callback-Funktion
				USART_send_Array_callback[USARTnumber](&Adress, &Data, &length, FIFO_diff_writedata(&USART_TX_FIFO[USARTnumber]));
 6de:	82 e9       	ldi	r24, 0x92	; 146
 6e0:	98 e2       	ldi	r25, 0x28	; 40
 6e2:	0e 94 95 01 	call	0x32a	; 0x32a <FIFO_diff_writedata>
 6e6:	28 2f       	mov	r18, r24
 6e8:	ae 01       	movw	r20, r28
 6ea:	4d 5f       	subi	r20, 0xFD	; 253
 6ec:	5f 4f       	sbci	r21, 0xFF	; 255
 6ee:	be 01       	movw	r22, r28
 6f0:	6f 5f       	subi	r22, 0xFF	; 255
 6f2:	7f 4f       	sbci	r23, 0xFF	; 255
 6f4:	ce 01       	movw	r24, r28
 6f6:	04 96       	adiw	r24, 0x04	; 4
 6f8:	f8 01       	movw	r30, r16
 6fa:	09 95       	icall
				// Prüfen ob Daten kopiert worden sind
				if((Data != NULL) && (length != 0))
 6fc:	69 81       	ldd	r22, Y+1	; 0x01
 6fe:	7a 81       	ldd	r23, Y+2	; 0x02
 700:	61 15       	cp	r22, r1
 702:	71 05       	cpc	r23, r1
 704:	09 f4       	brne	.+2      	; 0x708 <__vector_28+0xca>
 706:	ba cf       	rjmp	.-140    	; 0x67c <__vector_28+0x3e>
 708:	4b 81       	ldd	r20, Y+3	; 0x03
 70a:	44 23       	and	r20, r20
 70c:	09 f4       	brne	.+2      	; 0x710 <__vector_28+0xd2>
 70e:	b6 cf       	rjmp	.-148    	; 0x67c <__vector_28+0x3e>
				{
					// Kopiere Daten in den FIFO
					FIFO_copy_from_lin(&USART_TX_FIFO[USARTnumber], Data, length);
 710:	82 e9       	ldi	r24, 0x92	; 146
 712:	98 e2       	ldi	r25, 0x28	; 40
 714:	0e 94 12 01 	call	0x224	; 0x224 <FIFO_copy_from_lin>
					// Prüfe ob der übergebene Zeiger im Heap liegt
					if(((void*)__malloc_heap_start < (void*)Data) && ((void*)__malloc_heap_end >= (void*)Data))
 718:	89 81       	ldd	r24, Y+1	; 0x01
 71a:	9a 81       	ldd	r25, Y+2	; 0x02
 71c:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
 720:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
 724:	28 17       	cp	r18, r24
 726:	39 07       	cpc	r19, r25
 728:	38 f4       	brcc	.+14     	; 0x738 <__vector_28+0xfa>
 72a:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__data_start>
 72e:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__data_start+0x1>
 732:	28 17       	cp	r18, r24
 734:	39 07       	cpc	r19, r25
 736:	b8 f4       	brcc	.+46     	; 0x766 <__vector_28+0x128>
						//Wenn ja, dann löschen des Heapspeichers
						free(Data);
					}
					
					// Schreiben des ersten Bytes in das USART_UDR Register
					if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
 738:	be 01       	movw	r22, r28
 73a:	6b 5f       	subi	r22, 0xFB	; 251
 73c:	7f 4f       	sbci	r23, 0xFF	; 255
 73e:	82 e9       	ldi	r24, 0x92	; 146
 740:	98 e2       	ldi	r25, 0x28	; 40
 742:	0e 94 96 00 	call	0x12c	; 0x12c <FIFO_readbyte>
 746:	88 23       	and	r24, r24
 748:	09 f4       	brne	.+2      	; 0x74c <__vector_28+0x10e>
 74a:	98 cf       	rjmp	.-208    	; 0x67c <__vector_28+0x3e>
					{
						// Abwarten bis USART frei ist
						while ( !fastSTATUS(handle).Register.DREIF );
 74c:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
 750:	85 ff       	sbrs	r24, 5
 752:	fc cf       	rjmp	.-8      	; 0x74c <__vector_28+0x10e>
 754:	04 c0       	rjmp	.+8      	; 0x75e <__vector_28+0x120>
	else // normale USART Operation
	{
		if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
		{
			// Abfragen ob USART frei ist
			if(fastSTATUS(handle).Register.DREIF == true)
 756:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
 75a:	85 ff       	sbrs	r24, 5
 75c:	8f cf       	rjmp	.-226    	; 0x67c <__vector_28+0x3e>
					if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
					{
						// Abwarten bis USART frei ist
						while ( !fastSTATUS(handle).Register.DREIF );
						// Kopiere Byte
						handle->TXDATAL = Buffer;
 75e:	8d 81       	ldd	r24, Y+5	; 0x05
 760:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <__TEXT_REGION_LENGTH__+0x7f4822>
 764:	8b cf       	rjmp	.-234    	; 0x67c <__vector_28+0x3e>
					FIFO_copy_from_lin(&USART_TX_FIFO[USARTnumber], Data, length);
					// Prüfe ob der übergebene Zeiger im Heap liegt
					if(((void*)__malloc_heap_start < (void*)Data) && ((void*)__malloc_heap_end >= (void*)Data))
					{
						//Wenn ja, dann löschen des Heapspeichers
						free(Data);
 766:	0e 94 c0 05 	call	0xb80	; 0xb80 <free>
 76a:	e6 cf       	rjmp	.-52     	; 0x738 <__vector_28+0xfa>

0000076c <__vector_31>:
ISR_USARTx_INT(1,RXC)
ISR_USARTx_INT(1,TXC)
//ISR_USARTx_INT(1,DRE)
#endif
#ifdef USART2
ISR_USARTx_INT(2,RXC)
 76c:	1f 92       	push	r1
 76e:	0f 92       	push	r0
 770:	0f b6       	in	r0, 0x3f	; 63
 772:	0f 92       	push	r0
 774:	11 24       	eor	r1, r1
 776:	1f 93       	push	r17
 778:	2f 93       	push	r18
 77a:	3f 93       	push	r19
 77c:	4f 93       	push	r20
 77e:	5f 93       	push	r21
 780:	6f 93       	push	r22
 782:	7f 93       	push	r23
 784:	8f 93       	push	r24
 786:	9f 93       	push	r25
 788:	af 93       	push	r26
 78a:	bf 93       	push	r27
 78c:	cf 93       	push	r28
 78e:	df 93       	push	r29
 790:	ef 93       	push	r30
 792:	ff 93       	push	r31
{
	uint8_t Buffer = 0;
	
	CTRLB_t UCSRB;
	
	UCSRB.Byte = handle->CTRLB;
 794:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7f4846>
	// USART Multiprozessor-Kommunikation
	if(UCSRB.Register.MPCM == true)
 798:	80 fd       	sbrc	r24, 0
 79a:	0a c0       	rjmp	.+20     	; 0x7b0 <__vector_31+0x44>
		
	}
	else // normale UASRT Operation
	{
		// prüfe ob Daten vorhanden sind
		if( fastSTATUS(handle).Register.RXCIF == true )
 79c:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
 7a0:	87 ff       	sbrs	r24, 7
 7a2:	06 c0       	rjmp	.+12     	; 0x7b0 <__vector_31+0x44>
		{
			// prüfe ob Daten in den FIFO geschrieben werden können
			if(FIFO_chk_for_writedata(&USART_RX_FIFO[number]))
 7a4:	8c e4       	ldi	r24, 0x4C	; 76
 7a6:	98 e2       	ldi	r25, 0x28	; 40
 7a8:	0e 94 63 01 	call	0x2c6	; 0x2c6 <FIFO_chk_for_writedata>
 7ac:	81 11       	cpse	r24, r1
 7ae:	19 c0       	rjmp	.+50     	; 0x7e2 <__vector_31+0x76>
ISR_USARTx_INT(1,RXC)
ISR_USARTx_INT(1,TXC)
//ISR_USARTx_INT(1,DRE)
#endif
#ifdef USART2
ISR_USARTx_INT(2,RXC)
 7b0:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
 7b4:	80 78       	andi	r24, 0x80	; 128
 7b6:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
 7ba:	ff 91       	pop	r31
 7bc:	ef 91       	pop	r30
 7be:	df 91       	pop	r29
 7c0:	cf 91       	pop	r28
 7c2:	bf 91       	pop	r27
 7c4:	af 91       	pop	r26
 7c6:	9f 91       	pop	r25
 7c8:	8f 91       	pop	r24
 7ca:	7f 91       	pop	r23
 7cc:	6f 91       	pop	r22
 7ce:	5f 91       	pop	r21
 7d0:	4f 91       	pop	r20
 7d2:	3f 91       	pop	r19
 7d4:	2f 91       	pop	r18
 7d6:	1f 91       	pop	r17
 7d8:	0f 90       	pop	r0
 7da:	0f be       	out	0x3f, r0	; 63
 7dc:	0f 90       	pop	r0
 7de:	1f 90       	pop	r1
 7e0:	18 95       	reti
		{
			// prüfe ob Daten in den FIFO geschrieben werden können
			if(FIFO_chk_for_writedata(&USART_RX_FIFO[number]))
			{
				// lese Byte aus dem Buffer
				Buffer = handle->RXDATAL;
 7e2:	60 91 40 08 	lds	r22, 0x0840	; 0x800840 <__TEXT_REGION_LENGTH__+0x7f4840>
				
				// schreibe Byte in den FIFO
				FIFO_writebyte(&USART_RX_FIFO[number], Buffer);
 7e6:	8c e4       	ldi	r24, 0x4C	; 76
 7e8:	98 e2       	ldi	r25, 0x28	; 40
 7ea:	0e 94 67 00 	call	0xce	; 0xce <FIFO_writebyte>
				
				// Bytezähler vergrößern
				USART_bytes_received[number]++;
 7ee:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <USART_bytes_received+0x2>
 7f2:	8f 5f       	subi	r24, 0xFF	; 255
 7f4:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <USART_bytes_received+0x2>
				
				// prüfe ob die vorgegebene Anzahl an Bytes gelesen worden sind
				if(USART_bytes_to_receive[number] == USART_bytes_received[number])
 7f8:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <USART_bytes_to_receive+0x2>
 7fc:	89 13       	cpse	r24, r25
 7fe:	d8 cf       	rjmp	.-80     	; 0x7b0 <__vector_31+0x44>
					ISR_C_func(event_id);
					USART_bytes_received[number] = 0;
					
					#elif USART_USE_EVENTSYSTEM==0
					// Prüfen ob eine Callbackfunktion hinterlegt ist
					if(USART_receive_Array_callback[number] != NULL)
 800:	80 91 e0 28 	lds	r24, 0x28E0	; 0x8028e0 <__data_end+0x4>
 804:	90 91 e1 28 	lds	r25, 0x28E1	; 0x8028e1 <__data_end+0x5>
 808:	89 2b       	or	r24, r25
 80a:	91 f2       	breq	.-92     	; 0x7b0 <__vector_31+0x44>
						uint8_t Adress = 0;
						uint8_t* Data = NULL;
						uint8_t length = USART_bytes_received[number];
						
						// Länge des Arrays bestimmen (vollständige Datenanzahl im FIFO)
						length = FIFO_diff_readdata(&USART_RX_FIFO[number]);
 80c:	8c e4       	ldi	r24, 0x4C	; 76
 80e:	98 e2       	ldi	r25, 0x28	; 40
 810:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <FIFO_diff_readdata>
 814:	18 2f       	mov	r17, r24
						
						// Datenarray für die Funktionsübergabe anlegen
						Data = (uint8_t*)malloc(length*sizeof(uint8_t));
 816:	90 e0       	ldi	r25, 0x00	; 0
 818:	0e 94 28 05 	call	0xa50	; 0xa50 <malloc>
 81c:	ec 01       	movw	r28, r24
						
						// Kopiere Daten in den FIFO
						FIFO_copy_to_lin(Data, &USART_RX_FIFO[number], length);
 81e:	41 2f       	mov	r20, r17
 820:	6c e4       	ldi	r22, 0x4C	; 76
 822:	78 e2       	ldi	r23, 0x28	; 40
 824:	0e 94 b6 00 	call	0x16c	; 0x16c <FIFO_copy_to_lin>
						
						// Rufe Callbackfunktion auf
						USART_receive_Array_callback[number](Adress, Data, length);
 828:	e0 91 e0 28 	lds	r30, 0x28E0	; 0x8028e0 <__data_end+0x4>
 82c:	f0 91 e1 28 	lds	r31, 0x28E1	; 0x8028e1 <__data_end+0x5>
 830:	41 2f       	mov	r20, r17
 832:	be 01       	movw	r22, r28
 834:	80 e0       	ldi	r24, 0x00	; 0
 836:	09 95       	icall
						
						// lösche Datenarray
						free(Data);
 838:	ce 01       	movw	r24, r28
 83a:	0e 94 c0 05 	call	0xb80	; 0xb80 <free>
						
						USART_bytes_received[number] = 0;
 83e:	10 92 f2 28 	sts	0x28F2, r1	; 0x8028f2 <USART_bytes_received+0x2>
 842:	b6 cf       	rjmp	.-148    	; 0x7b0 <__vector_31+0x44>

00000844 <__vector_33>:
ISR_USARTx_INT(1,TXC)
//ISR_USARTx_INT(1,DRE)
#endif
#ifdef USART2
ISR_USARTx_INT(2,RXC)
ISR_USARTx_INT(2,TXC)
 844:	1f 92       	push	r1
 846:	0f 92       	push	r0
 848:	0f b6       	in	r0, 0x3f	; 63
 84a:	0f 92       	push	r0
 84c:	11 24       	eor	r1, r1
 84e:	0f 93       	push	r16
 850:	1f 93       	push	r17
 852:	2f 93       	push	r18
 854:	3f 93       	push	r19
 856:	4f 93       	push	r20
 858:	5f 93       	push	r21
 85a:	6f 93       	push	r22
 85c:	7f 93       	push	r23
 85e:	8f 93       	push	r24
 860:	9f 93       	push	r25
 862:	af 93       	push	r26
 864:	bf 93       	push	r27
 866:	ef 93       	push	r30
 868:	ff 93       	push	r31
 86a:	cf 93       	push	r28
 86c:	df 93       	push	r29
 86e:	cd b7       	in	r28, 0x3d	; 61
 870:	de b7       	in	r29, 0x3e	; 62
 872:	25 97       	sbiw	r28, 0x05	; 5
 874:	cd bf       	out	0x3d, r28	; 61
 876:	de bf       	out	0x3e, r29	; 62
#pragma GCC push_options
#pragma GCC optimize("O3")
void USART_TXC_Byte(USART_t* const handle, uint8_t USARTnumber, uint8_t event_id)
{
	//uint8_t Adress_Flag  = 0;
	uint8_t Buffer = 0;
 878:	1d 82       	std	Y+5, r1	; 0x05
	CTRLB_t UCSRB;
	
	UCSRB.Byte = handle->CTRLB;
 87a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7f4846>
	// USART Multiprozessor-Kommunikation
	if(UCSRB.Register.MPCM == true)
 87e:	80 ff       	sbrs	r24, 0
 880:	1d c0       	rjmp	.+58     	; 0x8bc <__vector_33+0x78>
ISR_USARTx_INT(1,TXC)
//ISR_USARTx_INT(1,DRE)
#endif
#ifdef USART2
ISR_USARTx_INT(2,RXC)
ISR_USARTx_INT(2,TXC)
 882:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
 886:	80 74       	andi	r24, 0x40	; 64
 888:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
 88c:	25 96       	adiw	r28, 0x05	; 5
 88e:	cd bf       	out	0x3d, r28	; 61
 890:	de bf       	out	0x3e, r29	; 62
 892:	df 91       	pop	r29
 894:	cf 91       	pop	r28
 896:	ff 91       	pop	r31
 898:	ef 91       	pop	r30
 89a:	bf 91       	pop	r27
 89c:	af 91       	pop	r26
 89e:	9f 91       	pop	r25
 8a0:	8f 91       	pop	r24
 8a2:	7f 91       	pop	r23
 8a4:	6f 91       	pop	r22
 8a6:	5f 91       	pop	r21
 8a8:	4f 91       	pop	r20
 8aa:	3f 91       	pop	r19
 8ac:	2f 91       	pop	r18
 8ae:	1f 91       	pop	r17
 8b0:	0f 91       	pop	r16
 8b2:	0f 90       	pop	r0
 8b4:	0f be       	out	0x3f, r0	; 63
 8b6:	0f 90       	pop	r0
 8b8:	1f 90       	pop	r1
 8ba:	18 95       	reti
	{
		
	}
	else // normale USART Operation
	{
		if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
 8bc:	be 01       	movw	r22, r28
 8be:	6b 5f       	subi	r22, 0xFB	; 251
 8c0:	7f 4f       	sbci	r23, 0xFF	; 255
 8c2:	85 eb       	ldi	r24, 0xB5	; 181
 8c4:	98 e2       	ldi	r25, 0x28	; 40
 8c6:	0e 94 96 00 	call	0x12c	; 0x12c <FIFO_readbyte>
 8ca:	81 11       	cpse	r24, r1
 8cc:	47 c0       	rjmp	.+142    	; 0x95c <__vector_33+0x118>
		else // Wenn keine Daten im FIFO mehr vorhanden sind, Aufruf von der Callback-TX-Funktion
		{
			#if USART_USE_EVENTSYSTEM==1
			ISR_C_func(event_id);
			#elif USART_USE_EVENTSYSTEM==0
			uint8_t Adress = 0;
 8ce:	1c 82       	std	Y+4, r1	; 0x04
			uint8_t* Data = NULL;
 8d0:	19 82       	std	Y+1, r1	; 0x01
 8d2:	1a 82       	std	Y+2, r1	; 0x02
			uint8_t length = 0;
 8d4:	1b 82       	std	Y+3, r1	; 0x03
			// Prüfen ob eine Callbackfunktion hinterlegt ist
			if(USART_send_Array_callback[USARTnumber] != NULL)
 8d6:	00 91 e8 28 	lds	r16, 0x28E8	; 0x8028e8 <USART_send_Array_callback+0x4>
 8da:	10 91 e9 28 	lds	r17, 0x28E9	; 0x8028e9 <USART_send_Array_callback+0x5>
 8de:	01 15       	cp	r16, r1
 8e0:	11 05       	cpc	r17, r1
 8e2:	79 f2       	breq	.-98     	; 0x882 <__vector_33+0x3e>
			{
				// Aufrufen der Callback-Funktion
				USART_send_Array_callback[USARTnumber](&Adress, &Data, &length, FIFO_diff_writedata(&USART_TX_FIFO[USARTnumber]));
 8e4:	85 eb       	ldi	r24, 0xB5	; 181
 8e6:	98 e2       	ldi	r25, 0x28	; 40
 8e8:	0e 94 95 01 	call	0x32a	; 0x32a <FIFO_diff_writedata>
 8ec:	28 2f       	mov	r18, r24
 8ee:	ae 01       	movw	r20, r28
 8f0:	4d 5f       	subi	r20, 0xFD	; 253
 8f2:	5f 4f       	sbci	r21, 0xFF	; 255
 8f4:	be 01       	movw	r22, r28
 8f6:	6f 5f       	subi	r22, 0xFF	; 255
 8f8:	7f 4f       	sbci	r23, 0xFF	; 255
 8fa:	ce 01       	movw	r24, r28
 8fc:	04 96       	adiw	r24, 0x04	; 4
 8fe:	f8 01       	movw	r30, r16
 900:	09 95       	icall
				// Prüfen ob Daten kopiert worden sind
				if((Data != NULL) && (length != 0))
 902:	69 81       	ldd	r22, Y+1	; 0x01
 904:	7a 81       	ldd	r23, Y+2	; 0x02
 906:	61 15       	cp	r22, r1
 908:	71 05       	cpc	r23, r1
 90a:	09 f4       	brne	.+2      	; 0x90e <__vector_33+0xca>
 90c:	ba cf       	rjmp	.-140    	; 0x882 <__vector_33+0x3e>
 90e:	4b 81       	ldd	r20, Y+3	; 0x03
 910:	44 23       	and	r20, r20
 912:	09 f4       	brne	.+2      	; 0x916 <__vector_33+0xd2>
 914:	b6 cf       	rjmp	.-148    	; 0x882 <__vector_33+0x3e>
				{
					// Kopiere Daten in den FIFO
					FIFO_copy_from_lin(&USART_TX_FIFO[USARTnumber], Data, length);
 916:	85 eb       	ldi	r24, 0xB5	; 181
 918:	98 e2       	ldi	r25, 0x28	; 40
 91a:	0e 94 12 01 	call	0x224	; 0x224 <FIFO_copy_from_lin>
					// Prüfe ob der übergebene Zeiger im Heap liegt
					if(((void*)__malloc_heap_start < (void*)Data) && ((void*)__malloc_heap_end >= (void*)Data))
 91e:	89 81       	ldd	r24, Y+1	; 0x01
 920:	9a 81       	ldd	r25, Y+2	; 0x02
 922:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
 926:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
 92a:	28 17       	cp	r18, r24
 92c:	39 07       	cpc	r19, r25
 92e:	38 f4       	brcc	.+14     	; 0x93e <__vector_33+0xfa>
 930:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__data_start>
 934:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__data_start+0x1>
 938:	28 17       	cp	r18, r24
 93a:	39 07       	cpc	r19, r25
 93c:	b8 f4       	brcc	.+46     	; 0x96c <__vector_33+0x128>
						//Wenn ja, dann löschen des Heapspeichers
						free(Data);
					}
					
					// Schreiben des ersten Bytes in das USART_UDR Register
					if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
 93e:	be 01       	movw	r22, r28
 940:	6b 5f       	subi	r22, 0xFB	; 251
 942:	7f 4f       	sbci	r23, 0xFF	; 255
 944:	85 eb       	ldi	r24, 0xB5	; 181
 946:	98 e2       	ldi	r25, 0x28	; 40
 948:	0e 94 96 00 	call	0x12c	; 0x12c <FIFO_readbyte>
 94c:	88 23       	and	r24, r24
 94e:	09 f4       	brne	.+2      	; 0x952 <__vector_33+0x10e>
 950:	98 cf       	rjmp	.-208    	; 0x882 <__vector_33+0x3e>
					{
						// Abwarten bis USART frei ist
						while ( !fastSTATUS(handle).Register.DREIF );
 952:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
 956:	85 ff       	sbrs	r24, 5
 958:	fc cf       	rjmp	.-8      	; 0x952 <__vector_33+0x10e>
 95a:	04 c0       	rjmp	.+8      	; 0x964 <__vector_33+0x120>
	else // normale USART Operation
	{
		if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
		{
			// Abfragen ob USART frei ist
			if(fastSTATUS(handle).Register.DREIF == true)
 95c:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
 960:	85 ff       	sbrs	r24, 5
 962:	8f cf       	rjmp	.-226    	; 0x882 <__vector_33+0x3e>
					if(FIFO_readbyte(&USART_TX_FIFO[USARTnumber], &Buffer))
					{
						// Abwarten bis USART frei ist
						while ( !fastSTATUS(handle).Register.DREIF );
						// Kopiere Byte
						handle->TXDATAL = Buffer;
 964:	8d 81       	ldd	r24, Y+5	; 0x05
 966:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7f4842>
 96a:	8b cf       	rjmp	.-234    	; 0x882 <__vector_33+0x3e>
					FIFO_copy_from_lin(&USART_TX_FIFO[USARTnumber], Data, length);
					// Prüfe ob der übergebene Zeiger im Heap liegt
					if(((void*)__malloc_heap_start < (void*)Data) && ((void*)__malloc_heap_end >= (void*)Data))
					{
						//Wenn ja, dann löschen des Heapspeichers
						free(Data);
 96c:	0e 94 c0 05 	call	0xb80	; 0xb80 <free>
 970:	e6 cf       	rjmp	.-52     	; 0x93e <__vector_33+0xfa>

00000972 <main>:

#include <avr/io.h>
#include "main.h"

int main(void)
{
 972:	ff cf       	rjmp	.-2      	; 0x972 <main>

00000974 <__vector_7>:

void waitCycle(uint32_t cycle){
	for (uint32_t i = 0; i<cycle;i++);
}

ISR(TCA0_OVF_vect){
 974:	1f 92       	push	r1
 976:	0f 92       	push	r0
 978:	0f b6       	in	r0, 0x3f	; 63
 97a:	0f 92       	push	r0
 97c:	11 24       	eor	r1, r1
 97e:	2f 93       	push	r18
 980:	3f 93       	push	r19
 982:	4f 93       	push	r20
 984:	5f 93       	push	r21
 986:	6f 93       	push	r22
 988:	7f 93       	push	r23
 98a:	8f 93       	push	r24
 98c:	9f 93       	push	r25
 98e:	ef 93       	push	r30
 990:	ff 93       	push	r31
	uint8_t loopMax = MAX(NO_OF_SUBTIMER,NO_OF_USART);
	for (int i = 0; i<loopMax;i++){
 992:	80 e0       	ldi	r24, 0x00	; 0
 994:	90 e0       	ldi	r25, 0x00	; 0
 996:	42 c0       	rjmp	.+132    	; 0xa1c <__vector_7+0xa8>
		if (counter[i].lock){
 998:	fc 01       	movw	r30, r24
 99a:	ee 0f       	add	r30, r30
 99c:	ff 1f       	adc	r31, r31
 99e:	ee 0f       	add	r30, r30
 9a0:	ff 1f       	adc	r31, r31
 9a2:	e9 50       	subi	r30, 0x09	; 9
 9a4:	f7 4d       	sbci	r31, 0xD7	; 215
 9a6:	20 81       	ld	r18, Z
 9a8:	22 23       	and	r18, r18
 9aa:	dc f4       	brge	.+54     	; 0x9e2 <__vector_7+0x6e>
				counter[i].value--;
 9ac:	fc 01       	movw	r30, r24
 9ae:	ee 0f       	add	r30, r30
 9b0:	ff 1f       	adc	r31, r31
 9b2:	ee 0f       	add	r30, r30
 9b4:	ff 1f       	adc	r31, r31
 9b6:	ec 50       	subi	r30, 0x0C	; 12
 9b8:	f7 4d       	sbci	r31, 0xD7	; 215
 9ba:	40 81       	ld	r20, Z
 9bc:	51 81       	ldd	r21, Z+1	; 0x01
 9be:	62 81       	ldd	r22, Z+2	; 0x02
 9c0:	23 81       	ldd	r18, Z+3	; 0x03
 9c2:	72 2f       	mov	r23, r18
 9c4:	7f 77       	andi	r23, 0x7F	; 127
 9c6:	41 50       	subi	r20, 0x01	; 1
 9c8:	51 09       	sbc	r21, r1
 9ca:	61 09       	sbc	r22, r1
 9cc:	70 48       	sbci	r23, 0x80	; 128
 9ce:	7f 77       	andi	r23, 0x7F	; 127
 9d0:	40 83       	st	Z, r20
 9d2:	51 83       	std	Z+1, r21	; 0x01
 9d4:	62 83       	std	Z+2, r22	; 0x02
 9d6:	37 2f       	mov	r19, r23
 9d8:	3f 77       	andi	r19, 0x7F	; 127
 9da:	23 81       	ldd	r18, Z+3	; 0x03
 9dc:	20 78       	andi	r18, 0x80	; 128
 9de:	23 2b       	or	r18, r19
 9e0:	23 83       	std	Z+3, r18	; 0x03
		}
		if (!counter[i].value){
 9e2:	fc 01       	movw	r30, r24
 9e4:	ee 0f       	add	r30, r30
 9e6:	ff 1f       	adc	r31, r31
 9e8:	ee 0f       	add	r30, r30
 9ea:	ff 1f       	adc	r31, r31
 9ec:	ec 50       	subi	r30, 0x0C	; 12
 9ee:	f7 4d       	sbci	r31, 0xD7	; 215
 9f0:	40 81       	ld	r20, Z
 9f2:	51 81       	ldd	r21, Z+1	; 0x01
 9f4:	62 81       	ldd	r22, Z+2	; 0x02
 9f6:	23 81       	ldd	r18, Z+3	; 0x03
 9f8:	72 2f       	mov	r23, r18
 9fa:	7f 77       	andi	r23, 0x7F	; 127
 9fc:	45 2b       	or	r20, r21
 9fe:	46 2b       	or	r20, r22
 a00:	47 2b       	or	r20, r23
 a02:	59 f4       	brne	.+22     	; 0xa1a <__vector_7+0xa6>
 a04:	fc 01       	movw	r30, r24
 a06:	ff 27       	eor	r31, r31
	}
	return result;
}

static inline void unlockGenerator(uint8_t i){
	counter[i].lock = 0;
 a08:	ee 0f       	add	r30, r30
 a0a:	ff 1f       	adc	r31, r31
 a0c:	ee 0f       	add	r30, r30
 a0e:	ff 1f       	adc	r31, r31
 a10:	ec 50       	subi	r30, 0x0C	; 12
 a12:	f7 4d       	sbci	r31, 0xD7	; 215
 a14:	23 81       	ldd	r18, Z+3	; 0x03
 a16:	2f 77       	andi	r18, 0x7F	; 127
 a18:	23 83       	std	Z+3, r18	; 0x03
	for (uint32_t i = 0; i<cycle;i++);
}

ISR(TCA0_OVF_vect){
	uint8_t loopMax = MAX(NO_OF_SUBTIMER,NO_OF_USART);
	for (int i = 0; i<loopMax;i++){
 a1a:	01 96       	adiw	r24, 0x01	; 1
 a1c:	84 30       	cpi	r24, 0x04	; 4
 a1e:	91 05       	cpc	r25, r1
 a20:	0c f4       	brge	.+2      	; 0xa24 <__vector_7+0xb0>
 a22:	ba cf       	rjmp	.-140    	; 0x998 <__vector_7+0x24>
		}
		if (!counter[i].value){
			unlockGenerator(i);
		}
	}
	objTCA.adr->SINGLE.INTFLAGS |=  TCA_SINGLE_OVF_bm;//Loeschen von Interrupt-Flag
 a24:	e0 91 d8 28 	lds	r30, 0x28D8	; 0x8028d8 <objTCA>
 a28:	f0 91 d9 28 	lds	r31, 0x28D9	; 0x8028d9 <objTCA+0x1>
 a2c:	83 85       	ldd	r24, Z+11	; 0x0b
 a2e:	81 60       	ori	r24, 0x01	; 1
 a30:	83 87       	std	Z+11, r24	; 0x0b
}
 a32:	ff 91       	pop	r31
 a34:	ef 91       	pop	r30
 a36:	9f 91       	pop	r25
 a38:	8f 91       	pop	r24
 a3a:	7f 91       	pop	r23
 a3c:	6f 91       	pop	r22
 a3e:	5f 91       	pop	r21
 a40:	4f 91       	pop	r20
 a42:	3f 91       	pop	r19
 a44:	2f 91       	pop	r18
 a46:	0f 90       	pop	r0
 a48:	0f be       	out	0x3f, r0	; 63
 a4a:	0f 90       	pop	r0
 a4c:	1f 90       	pop	r1
 a4e:	18 95       	reti

00000a50 <malloc>:
 a50:	0f 93       	push	r16
 a52:	1f 93       	push	r17
 a54:	cf 93       	push	r28
 a56:	df 93       	push	r29
 a58:	82 30       	cpi	r24, 0x02	; 2
 a5a:	91 05       	cpc	r25, r1
 a5c:	10 f4       	brcc	.+4      	; 0xa62 <malloc+0x12>
 a5e:	82 e0       	ldi	r24, 0x02	; 2
 a60:	90 e0       	ldi	r25, 0x00	; 0
 a62:	e0 91 fe 28 	lds	r30, 0x28FE	; 0x8028fe <__flp>
 a66:	f0 91 ff 28 	lds	r31, 0x28FF	; 0x8028ff <__flp+0x1>
 a6a:	20 e0       	ldi	r18, 0x00	; 0
 a6c:	30 e0       	ldi	r19, 0x00	; 0
 a6e:	a0 e0       	ldi	r26, 0x00	; 0
 a70:	b0 e0       	ldi	r27, 0x00	; 0
 a72:	30 97       	sbiw	r30, 0x00	; 0
 a74:	19 f1       	breq	.+70     	; 0xabc <malloc+0x6c>
 a76:	40 81       	ld	r20, Z
 a78:	51 81       	ldd	r21, Z+1	; 0x01
 a7a:	02 81       	ldd	r16, Z+2	; 0x02
 a7c:	13 81       	ldd	r17, Z+3	; 0x03
 a7e:	48 17       	cp	r20, r24
 a80:	59 07       	cpc	r21, r25
 a82:	c8 f0       	brcs	.+50     	; 0xab6 <malloc+0x66>
 a84:	84 17       	cp	r24, r20
 a86:	95 07       	cpc	r25, r21
 a88:	69 f4       	brne	.+26     	; 0xaa4 <malloc+0x54>
 a8a:	10 97       	sbiw	r26, 0x00	; 0
 a8c:	31 f0       	breq	.+12     	; 0xa9a <malloc+0x4a>
 a8e:	12 96       	adiw	r26, 0x02	; 2
 a90:	0c 93       	st	X, r16
 a92:	12 97       	sbiw	r26, 0x02	; 2
 a94:	13 96       	adiw	r26, 0x03	; 3
 a96:	1c 93       	st	X, r17
 a98:	27 c0       	rjmp	.+78     	; 0xae8 <malloc+0x98>
 a9a:	00 93 fe 28 	sts	0x28FE, r16	; 0x8028fe <__flp>
 a9e:	10 93 ff 28 	sts	0x28FF, r17	; 0x8028ff <__flp+0x1>
 aa2:	22 c0       	rjmp	.+68     	; 0xae8 <malloc+0x98>
 aa4:	21 15       	cp	r18, r1
 aa6:	31 05       	cpc	r19, r1
 aa8:	19 f0       	breq	.+6      	; 0xab0 <malloc+0x60>
 aaa:	42 17       	cp	r20, r18
 aac:	53 07       	cpc	r21, r19
 aae:	18 f4       	brcc	.+6      	; 0xab6 <malloc+0x66>
 ab0:	9a 01       	movw	r18, r20
 ab2:	bd 01       	movw	r22, r26
 ab4:	ef 01       	movw	r28, r30
 ab6:	df 01       	movw	r26, r30
 ab8:	f8 01       	movw	r30, r16
 aba:	db cf       	rjmp	.-74     	; 0xa72 <malloc+0x22>
 abc:	21 15       	cp	r18, r1
 abe:	31 05       	cpc	r19, r1
 ac0:	f9 f0       	breq	.+62     	; 0xb00 <malloc+0xb0>
 ac2:	28 1b       	sub	r18, r24
 ac4:	39 0b       	sbc	r19, r25
 ac6:	24 30       	cpi	r18, 0x04	; 4
 ac8:	31 05       	cpc	r19, r1
 aca:	80 f4       	brcc	.+32     	; 0xaec <malloc+0x9c>
 acc:	8a 81       	ldd	r24, Y+2	; 0x02
 ace:	9b 81       	ldd	r25, Y+3	; 0x03
 ad0:	61 15       	cp	r22, r1
 ad2:	71 05       	cpc	r23, r1
 ad4:	21 f0       	breq	.+8      	; 0xade <malloc+0x8e>
 ad6:	fb 01       	movw	r30, r22
 ad8:	82 83       	std	Z+2, r24	; 0x02
 ada:	93 83       	std	Z+3, r25	; 0x03
 adc:	04 c0       	rjmp	.+8      	; 0xae6 <malloc+0x96>
 ade:	80 93 fe 28 	sts	0x28FE, r24	; 0x8028fe <__flp>
 ae2:	90 93 ff 28 	sts	0x28FF, r25	; 0x8028ff <__flp+0x1>
 ae6:	fe 01       	movw	r30, r28
 ae8:	32 96       	adiw	r30, 0x02	; 2
 aea:	44 c0       	rjmp	.+136    	; 0xb74 <malloc+0x124>
 aec:	fe 01       	movw	r30, r28
 aee:	e2 0f       	add	r30, r18
 af0:	f3 1f       	adc	r31, r19
 af2:	81 93       	st	Z+, r24
 af4:	91 93       	st	Z+, r25
 af6:	22 50       	subi	r18, 0x02	; 2
 af8:	31 09       	sbc	r19, r1
 afa:	28 83       	st	Y, r18
 afc:	39 83       	std	Y+1, r19	; 0x01
 afe:	3a c0       	rjmp	.+116    	; 0xb74 <malloc+0x124>
 b00:	20 91 fc 28 	lds	r18, 0x28FC	; 0x8028fc <__brkval>
 b04:	30 91 fd 28 	lds	r19, 0x28FD	; 0x8028fd <__brkval+0x1>
 b08:	23 2b       	or	r18, r19
 b0a:	41 f4       	brne	.+16     	; 0xb1c <malloc+0xcc>
 b0c:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
 b10:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
 b14:	20 93 fc 28 	sts	0x28FC, r18	; 0x8028fc <__brkval>
 b18:	30 93 fd 28 	sts	0x28FD, r19	; 0x8028fd <__brkval+0x1>
 b1c:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__data_start>
 b20:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__data_start+0x1>
 b24:	21 15       	cp	r18, r1
 b26:	31 05       	cpc	r19, r1
 b28:	41 f4       	brne	.+16     	; 0xb3a <malloc+0xea>
 b2a:	2d b7       	in	r18, 0x3d	; 61
 b2c:	3e b7       	in	r19, 0x3e	; 62
 b2e:	40 91 04 28 	lds	r20, 0x2804	; 0x802804 <__malloc_margin>
 b32:	50 91 05 28 	lds	r21, 0x2805	; 0x802805 <__malloc_margin+0x1>
 b36:	24 1b       	sub	r18, r20
 b38:	35 0b       	sbc	r19, r21
 b3a:	e0 91 fc 28 	lds	r30, 0x28FC	; 0x8028fc <__brkval>
 b3e:	f0 91 fd 28 	lds	r31, 0x28FD	; 0x8028fd <__brkval+0x1>
 b42:	e2 17       	cp	r30, r18
 b44:	f3 07       	cpc	r31, r19
 b46:	a0 f4       	brcc	.+40     	; 0xb70 <malloc+0x120>
 b48:	2e 1b       	sub	r18, r30
 b4a:	3f 0b       	sbc	r19, r31
 b4c:	28 17       	cp	r18, r24
 b4e:	39 07       	cpc	r19, r25
 b50:	78 f0       	brcs	.+30     	; 0xb70 <malloc+0x120>
 b52:	ac 01       	movw	r20, r24
 b54:	4e 5f       	subi	r20, 0xFE	; 254
 b56:	5f 4f       	sbci	r21, 0xFF	; 255
 b58:	24 17       	cp	r18, r20
 b5a:	35 07       	cpc	r19, r21
 b5c:	48 f0       	brcs	.+18     	; 0xb70 <malloc+0x120>
 b5e:	4e 0f       	add	r20, r30
 b60:	5f 1f       	adc	r21, r31
 b62:	40 93 fc 28 	sts	0x28FC, r20	; 0x8028fc <__brkval>
 b66:	50 93 fd 28 	sts	0x28FD, r21	; 0x8028fd <__brkval+0x1>
 b6a:	81 93       	st	Z+, r24
 b6c:	91 93       	st	Z+, r25
 b6e:	02 c0       	rjmp	.+4      	; 0xb74 <malloc+0x124>
 b70:	e0 e0       	ldi	r30, 0x00	; 0
 b72:	f0 e0       	ldi	r31, 0x00	; 0
 b74:	cf 01       	movw	r24, r30
 b76:	df 91       	pop	r29
 b78:	cf 91       	pop	r28
 b7a:	1f 91       	pop	r17
 b7c:	0f 91       	pop	r16
 b7e:	08 95       	ret

00000b80 <free>:
 b80:	cf 93       	push	r28
 b82:	df 93       	push	r29
 b84:	00 97       	sbiw	r24, 0x00	; 0
 b86:	09 f4       	brne	.+2      	; 0xb8a <free+0xa>
 b88:	81 c0       	rjmp	.+258    	; 0xc8c <free+0x10c>
 b8a:	fc 01       	movw	r30, r24
 b8c:	32 97       	sbiw	r30, 0x02	; 2
 b8e:	12 82       	std	Z+2, r1	; 0x02
 b90:	13 82       	std	Z+3, r1	; 0x03
 b92:	a0 91 fe 28 	lds	r26, 0x28FE	; 0x8028fe <__flp>
 b96:	b0 91 ff 28 	lds	r27, 0x28FF	; 0x8028ff <__flp+0x1>
 b9a:	10 97       	sbiw	r26, 0x00	; 0
 b9c:	81 f4       	brne	.+32     	; 0xbbe <free+0x3e>
 b9e:	20 81       	ld	r18, Z
 ba0:	31 81       	ldd	r19, Z+1	; 0x01
 ba2:	82 0f       	add	r24, r18
 ba4:	93 1f       	adc	r25, r19
 ba6:	20 91 fc 28 	lds	r18, 0x28FC	; 0x8028fc <__brkval>
 baa:	30 91 fd 28 	lds	r19, 0x28FD	; 0x8028fd <__brkval+0x1>
 bae:	28 17       	cp	r18, r24
 bb0:	39 07       	cpc	r19, r25
 bb2:	51 f5       	brne	.+84     	; 0xc08 <free+0x88>
 bb4:	e0 93 fc 28 	sts	0x28FC, r30	; 0x8028fc <__brkval>
 bb8:	f0 93 fd 28 	sts	0x28FD, r31	; 0x8028fd <__brkval+0x1>
 bbc:	67 c0       	rjmp	.+206    	; 0xc8c <free+0x10c>
 bbe:	ed 01       	movw	r28, r26
 bc0:	20 e0       	ldi	r18, 0x00	; 0
 bc2:	30 e0       	ldi	r19, 0x00	; 0
 bc4:	ce 17       	cp	r28, r30
 bc6:	df 07       	cpc	r29, r31
 bc8:	40 f4       	brcc	.+16     	; 0xbda <free+0x5a>
 bca:	4a 81       	ldd	r20, Y+2	; 0x02
 bcc:	5b 81       	ldd	r21, Y+3	; 0x03
 bce:	9e 01       	movw	r18, r28
 bd0:	41 15       	cp	r20, r1
 bd2:	51 05       	cpc	r21, r1
 bd4:	f1 f0       	breq	.+60     	; 0xc12 <free+0x92>
 bd6:	ea 01       	movw	r28, r20
 bd8:	f5 cf       	rjmp	.-22     	; 0xbc4 <free+0x44>
 bda:	c2 83       	std	Z+2, r28	; 0x02
 bdc:	d3 83       	std	Z+3, r29	; 0x03
 bde:	40 81       	ld	r20, Z
 be0:	51 81       	ldd	r21, Z+1	; 0x01
 be2:	84 0f       	add	r24, r20
 be4:	95 1f       	adc	r25, r21
 be6:	c8 17       	cp	r28, r24
 be8:	d9 07       	cpc	r29, r25
 bea:	59 f4       	brne	.+22     	; 0xc02 <free+0x82>
 bec:	88 81       	ld	r24, Y
 bee:	99 81       	ldd	r25, Y+1	; 0x01
 bf0:	84 0f       	add	r24, r20
 bf2:	95 1f       	adc	r25, r21
 bf4:	02 96       	adiw	r24, 0x02	; 2
 bf6:	80 83       	st	Z, r24
 bf8:	91 83       	std	Z+1, r25	; 0x01
 bfa:	8a 81       	ldd	r24, Y+2	; 0x02
 bfc:	9b 81       	ldd	r25, Y+3	; 0x03
 bfe:	82 83       	std	Z+2, r24	; 0x02
 c00:	93 83       	std	Z+3, r25	; 0x03
 c02:	21 15       	cp	r18, r1
 c04:	31 05       	cpc	r19, r1
 c06:	29 f4       	brne	.+10     	; 0xc12 <free+0x92>
 c08:	e0 93 fe 28 	sts	0x28FE, r30	; 0x8028fe <__flp>
 c0c:	f0 93 ff 28 	sts	0x28FF, r31	; 0x8028ff <__flp+0x1>
 c10:	3d c0       	rjmp	.+122    	; 0xc8c <free+0x10c>
 c12:	e9 01       	movw	r28, r18
 c14:	ea 83       	std	Y+2, r30	; 0x02
 c16:	fb 83       	std	Y+3, r31	; 0x03
 c18:	49 91       	ld	r20, Y+
 c1a:	59 91       	ld	r21, Y+
 c1c:	c4 0f       	add	r28, r20
 c1e:	d5 1f       	adc	r29, r21
 c20:	ec 17       	cp	r30, r28
 c22:	fd 07       	cpc	r31, r29
 c24:	61 f4       	brne	.+24     	; 0xc3e <free+0xbe>
 c26:	80 81       	ld	r24, Z
 c28:	91 81       	ldd	r25, Z+1	; 0x01
 c2a:	84 0f       	add	r24, r20
 c2c:	95 1f       	adc	r25, r21
 c2e:	02 96       	adiw	r24, 0x02	; 2
 c30:	e9 01       	movw	r28, r18
 c32:	88 83       	st	Y, r24
 c34:	99 83       	std	Y+1, r25	; 0x01
 c36:	82 81       	ldd	r24, Z+2	; 0x02
 c38:	93 81       	ldd	r25, Z+3	; 0x03
 c3a:	8a 83       	std	Y+2, r24	; 0x02
 c3c:	9b 83       	std	Y+3, r25	; 0x03
 c3e:	e0 e0       	ldi	r30, 0x00	; 0
 c40:	f0 e0       	ldi	r31, 0x00	; 0
 c42:	12 96       	adiw	r26, 0x02	; 2
 c44:	8d 91       	ld	r24, X+
 c46:	9c 91       	ld	r25, X
 c48:	13 97       	sbiw	r26, 0x03	; 3
 c4a:	00 97       	sbiw	r24, 0x00	; 0
 c4c:	19 f0       	breq	.+6      	; 0xc54 <free+0xd4>
 c4e:	fd 01       	movw	r30, r26
 c50:	dc 01       	movw	r26, r24
 c52:	f7 cf       	rjmp	.-18     	; 0xc42 <free+0xc2>
 c54:	8d 91       	ld	r24, X+
 c56:	9c 91       	ld	r25, X
 c58:	11 97       	sbiw	r26, 0x01	; 1
 c5a:	9d 01       	movw	r18, r26
 c5c:	2e 5f       	subi	r18, 0xFE	; 254
 c5e:	3f 4f       	sbci	r19, 0xFF	; 255
 c60:	82 0f       	add	r24, r18
 c62:	93 1f       	adc	r25, r19
 c64:	20 91 fc 28 	lds	r18, 0x28FC	; 0x8028fc <__brkval>
 c68:	30 91 fd 28 	lds	r19, 0x28FD	; 0x8028fd <__brkval+0x1>
 c6c:	28 17       	cp	r18, r24
 c6e:	39 07       	cpc	r19, r25
 c70:	69 f4       	brne	.+26     	; 0xc8c <free+0x10c>
 c72:	30 97       	sbiw	r30, 0x00	; 0
 c74:	29 f4       	brne	.+10     	; 0xc80 <free+0x100>
 c76:	10 92 fe 28 	sts	0x28FE, r1	; 0x8028fe <__flp>
 c7a:	10 92 ff 28 	sts	0x28FF, r1	; 0x8028ff <__flp+0x1>
 c7e:	02 c0       	rjmp	.+4      	; 0xc84 <free+0x104>
 c80:	12 82       	std	Z+2, r1	; 0x02
 c82:	13 82       	std	Z+3, r1	; 0x03
 c84:	a0 93 fc 28 	sts	0x28FC, r26	; 0x8028fc <__brkval>
 c88:	b0 93 fd 28 	sts	0x28FD, r27	; 0x8028fd <__brkval+0x1>
 c8c:	df 91       	pop	r29
 c8e:	cf 91       	pop	r28
 c90:	08 95       	ret

00000c92 <memcpy>:
 c92:	fb 01       	movw	r30, r22
 c94:	dc 01       	movw	r26, r24
 c96:	02 c0       	rjmp	.+4      	; 0xc9c <memcpy+0xa>
 c98:	01 90       	ld	r0, Z+
 c9a:	0d 92       	st	X+, r0
 c9c:	41 50       	subi	r20, 0x01	; 1
 c9e:	50 40       	sbci	r21, 0x00	; 0
 ca0:	d8 f7       	brcc	.-10     	; 0xc98 <memcpy+0x6>
 ca2:	08 95       	ret

00000ca4 <_exit>:
 ca4:	f8 94       	cli

00000ca6 <__stop_program>:
 ca6:	ff cf       	rjmp	.-2      	; 0xca6 <__stop_program>
