FIF--Verilog-
=============

First In, First Out written in Verilog