{"vcs1":{"timestamp_begin":1731056212.861319952, "rt":2.41, "ut":1.40, "st":0.28}}
{"vcselab":{"timestamp_begin":1731056215.357271872, "rt":0.99, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1731056216.436560683, "rt":0.38, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731056212.161040967}
{"VCS_COMP_START_TIME": 1731056212.161040967}
{"VCS_COMP_END_TIME": 1731056221.146270884}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231620}}
