FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CAENBUFFER$I5$INANAL";
2"UN$1$CAENBUFFER$I18$INANAL";
3"UN$1$CAENBUFFER$I20$INANAL";
4"PULSE_IN_ANAL<6>";
5"PULSE_IN_ANAL<1>";
6"UN$1$PICKERING113FC$I61$CNTRL";
7"UN$1$CAENBUFFER$I18$VREF5M";
8"CAEN_OUT_ANAL<4>";
9"SCOPE_OUT_ANAL<5>";
10"VCC\G";
11"UN$1$PICKERING113FC$I63$CNTRL";
12"PULSE_IN_ANAL<4>";
13"VCC\G";
14"UN$1$74F164$I47$Q7";
15"VCC\G";
16"CLK";
17"UN$1$74F07$I41$Y2";
18"UN$1$74F07$I41$Y0";
19"UN$1$PICKERING113FC$I60$CNTRL";
20"PULSE_IN_ANAL<7>";
21"UN$1$PICKERING113FC$I62$CNTRL";
22"PULSE_IN_ANAL<5>";
23"PULSE_IN_ANAL<0>";
24"PULSE_IN_ANAL<2>";
25"PULSE_IN_ANAL<3>";
26"UN$1$CAENBUFFER$I20$CNTRL";
27"UN$1$CAENBUFFER$I18$CNTRL";
28"UN$1$CAENBUFFER$I22$CNTRL";
29"UN$1$CAENBUFFER$I19$CNTRL";
30"UN$1$CAENBUFFER$I5$CNTRL";
31"UN$1$CAENBUFFER$I19$INANAL";
32"PULSE_IN_ANAL<9>";
33"VCC\G";
34"UN$1$CAENBUFFER$I23$CNTRL";
35"GND\G";
36"UN$1$74F164$I49$Q2";
37"UN$1$74F164$I49$Q0";
38"GND\G";
39"GND\G";
40"UN$1$74F164$I47$Q2";
41"LE";
42"GND\G";
43"UN$1$74F164$I49$Q3";
44"UN$1$74F164$I49$Q4";
45"UN$1$74F164$I49$Q7";
46"PULSE_IN_ANAL<8>";
47"PULSE_IN_ANAL<11>";
48"PULSE_IN_ANAL<10>";
49"GND\G";
50"UN$1$74F164$I49$Q6";
51"VCC\G";
52"CAEN_OUT_ANAL<0>";
53"SCOPE_OUT_ANAL<1>";
54"SCOPE_OUT_ANAL<0>";
55"SCOPE_OUT_ANAL<7>";
56"SCOPE_OUT_ANAL<4>";
57"CAEN_OUT_ANAL<3>";
58"SCOPE_OUT_ANAL<3>";
59"SCOPE_OUT_ANAL<2>";
60"CAEN_OUT_ANAL<2>";
61"CAEN_OUT_ANAL<5>";
62"SCOPE_OUT_ANAL<6>";
63"CAEN_OUT_ANAL<6>";
64"CAEN_OUT_ANAL<7>";
65"CAEN_OUT_ANAL<1>";
66"UN$1$74F164$I47$Q3";
67"UN$1$74F164$I49$Q5";
68"VCC\G";
69"GND\G";
70"DATA";
71"VCC\G";
72"VCC\G";
73"GND\G";
74"UN$1$74F07$I41$A0";
75"UN$1$74F07$I41$A1";
76"UN$1$74F07$I41$A2";
77"UN$1$74F164$I47$Q1";
78"UN$1$74F164$I47$Q0";
79"VCC\G";
80"UN$1$CAENBUFFER$I24$CNTRL";
81"DATA_RDY";
82"UN$1$74F164$I49$Q1";
83"UN$1$CAENBUFFER$I21$CNTRL";
84"VCC\G";
85"VCC\G";
86"UN$1$74F07$I41$A3";
87"UN$1$74F07$I41$Y3";
88"UN$1$74F07$I41$Y1";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"54;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"61;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"62;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"55;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"65;
"OUT_CLIP"
VHDL_MODE"OUT"53;
"CNTRL"
VHDL_MODE"IN"27;
"IN_ANAL"
VHDL_MODE"IN"2;
"VREF5M"
VHDL_MODE"IN"7;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"60;
"OUT_CLIP"
VHDL_MODE"OUT"59;
"CNTRL"
VHDL_MODE"IN"29;
"IN_ANAL"
VHDL_MODE"IN"31;
"VREF5M"
VHDL_MODE"IN"7;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"57;
"OUT_CLIP"
VHDL_MODE"OUT"58;
"CNTRL"
VHDL_MODE"IN"26;
"IN_ANAL"
VHDL_MODE"IN"3;
"VREF5M"
VHDL_MODE"IN"7;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"8;
"OUT_CLIP"
VHDL_MODE"OUT"56;
"CNTRL"
VHDL_MODE"IN"83;
"IN_ANAL"
VHDL_MODE"IN"46;
"VREF5M"
VHDL_MODE"IN"7;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"61;
"OUT_CLIP"
VHDL_MODE"OUT"9;
"CNTRL"
VHDL_MODE"IN"28;
"IN_ANAL"
VHDL_MODE"IN"32;
"VREF5M"
VHDL_MODE"IN"7;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"63;
"OUT_CLIP"
VHDL_MODE"OUT"62;
"CNTRL"
VHDL_MODE"IN"34;
"IN_ANAL"
VHDL_MODE"IN"48;
"VREF5M"
VHDL_MODE"IN"7;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"64;
"OUT_CLIP"
VHDL_MODE"OUT"55;
"CNTRL"
VHDL_MODE"IN"80;
"IN_ANAL"
VHDL_MODE"IN"47;
"VREF5M"
VHDL_MODE"IN"7;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"RSMD0805"
"1","(-1600,3450)","0","resistors","I35";
;
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"19;
%"RSMD0805"
"1","(-1600,3400)","0","resistors","I36";
;
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"87;
"B<0>"
$PN"2"21;
%"RSMD0805"
"1","(-1600,3500)","0","resistors","I37";
;
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1"
VALUE"100"
TOL"1%"
CDS_LIB"resistors"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
PACKTYPE"0805"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"88;
"B<0>"
$PN"2"6;
%"RSMD0805"
"1","(-1600,3550)","0","resistors","I38";
;
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"18;
"B<0>"
$PN"2"11;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
ROOM"CAEN_ANALOG";
"Y0"
$PN"2"18;
"Y1"
$PN"4"88;
"Y2"
$PN"6"17;
"Y3"
$PN"8"87;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"74;
"A1"
$PN"3"75;
"A2"
$PN"5"76;
"A3"
$PN"9"86;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"73;
"A<0>"
$PN"1"10;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
ROOM"CAEN_ANALOG";
"CLK"
$PN"11"81;
"OE* \B"
$PN"1"39;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"86;
"Q2"
$PN"17"76;
"Q1"
$PN"18"75;
"Q0"
$PN"19"74;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"66;
"D2"
$PN"4"40;
"D1"
$PN"3"77;
"D0"
$PN"2"78;
"GND"
$PN"10"73;
"VCC"
$PN"20"10;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
TOL"5%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"35;
"A<0>"
$PN"1"79;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl"
ROOM"CAEN_ANALOG";
"CLK"
$PN"11"81;
"OE* \B"
$PN"1"49;
"Q7"
$PN"12"34;
"Q6"
$PN"13"30;
"Q5"
$PN"14"28;
"Q4"
$PN"15"27;
"Q3"
$PN"16"83;
"Q2"
$PN"17"26;
"Q1"
$PN"18"80;
"Q0"
$PN"19"29;
"D7"
$PN"9"45;
"D6"
$PN"8"50;
"D5"
$PN"7"67;
"D4"
$PN"6"44;
"D3"
$PN"5"43;
"D2"
$PN"4"36;
"D1"
$PN"3"82;
"D0"
$PN"2"37;
"GND"
$PN"10"35;
"VCC"
$PN"20"79;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"68;
"A<0>"
$PN"1"69;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"VCC"
$PN"14"68;
"GND"
$PN"7"69;
"Q7"
$PN"13"14;
"Q6"
$PN"12"0;
"Q5"
$PN"11"0;
"Q4"
$PN"10"0;
"Q3"
$PN"6"66;
"Q2"
$PN"5"40;
"Q1"
$PN"4"77;
"Q0"
$PN"3"78;
"CP"
$PN"8"16;
"DSB"
$PN"2"41;
"MR* \B"
$PN"9"15;
"DSA"
$PN"1"70;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
POSTOL"10%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"71;
"A<0>"
$PN"1"42;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"VCC"
$PN"14"71;
"GND"
$PN"7"42;
"Q7"
$PN"13"45;
"Q6"
$PN"12"50;
"Q5"
$PN"11"67;
"Q4"
$PN"10"44;
"Q3"
$PN"6"43;
"Q2"
$PN"5"36;
"Q1"
$PN"4"82;
"Q0"
$PN"3"37;
"CP"
$PN"8"16;
"DSB"
$PN"2"41;
"MR* \B"
$PN"9"72;
"DSA"
$PN"1"14;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG";
"OUT_ATT"
VHDL_MODE"OUT"52;
"OUT_CLIP"
VHDL_MODE"OUT"54;
"CNTRL"
VHDL_MODE"IN"30;
"IN_ANAL"
VHDL_MODE"IN"1;
"VREF5M"
VHDL_MODE"IN"7;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"47;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"70;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"81;
%"VREF_GEN"
"1","(-425,4625)","0","tubii_tk2_lib","I58";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"VREF5M"
VHDL_MODE"OUT"7;
%"CSMD0805"
"1","(-1925,3150)","0","capacitors","I59";
;
$LOCATION"C182"
CDS_LOCATION"C182"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"51;
"A<0>"
$PN"1"38;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"59;
%"PICKERING113FC"
"1","(-675,3950)","0","misc","I60";
;
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"23;
"IN2"
$PN"2"5;
"OUT"
$PN"6"1;
"CNTRL+"
$PN"4"19;
"CNTRL-"
$PN"3"85;
%"PICKERING113FC"
"1","(-725,3250)","0","misc","I61";
;
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"24;
"IN2"
$PN"2"25;
"OUT"
$PN"6"2;
"CNTRL+"
$PN"4"6;
"CNTRL-"
$PN"3"13;
%"PICKERING113FC"
"1","(-700,2475)","0","misc","I62";
;
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"12;
"IN2"
$PN"2"22;
"OUT"
$PN"6"31;
"CNTRL+"
$PN"4"21;
"CNTRL-"
$PN"3"84;
%"PICKERING113FC"
"1","(-725,1800)","0","misc","I63";
;
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"4;
"IN2"
$PN"2"20;
"OUT"
$PN"6"3;
"CNTRL+"
$PN"4"11;
"CNTRL-"
$PN"3"33;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"60;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"58;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
END.
