
Insole_data_acquisition_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd48  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  0800df80  0800df80  0000ef80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800e240  0800e240  0000f240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800e244  0800e244  0000f244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000000d  20000000  0800e248  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000aec  20000010  0800e255  00010010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000afc  0800e255  00010afc  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0001000d  2**0
                  CONTENTS, READONLY
  9 .debug_info   00031611  00000000  00000000  00010043  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000050ea  00000000  00000000  00041654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000027e8  00000000  00000000  00046740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001f11  00000000  00000000  00048f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003af20  00000000  00000000  0004ae39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002ffdf  00000000  00000000  00085d59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00170853  00000000  00000000  000b5d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0022658b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000af1c  00000000  00000000  002265d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000077  00000000  00000000  002314ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000010 	.word	0x20000010
 8000254:	00000000 	.word	0x00000000
 8000258:	0800df68 	.word	0x0800df68

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000014 	.word	0x20000014
 8000274:	0800df68 	.word	0x0800df68

08000278 <MX_BlueNRG_2_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_2_Init(uint8_t TxPower)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b084      	sub	sp, #16
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END BlueNRG_2_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  uint8_t ret;

  hci_init(APP_UserEvtRx, NULL);
 8000282:	2100      	movs	r1, #0
 8000284:	4808      	ldr	r0, [pc, #32]	@ (80002a8 <MX_BlueNRG_2_Init+0x30>)
 8000286:	f00d fb2b 	bl	800d8e0 <hci_init>
  PRINT_DBG("\033[2J"); /* serial console clear screen */
  PRINT_DBG("\033[H");  /* serial console cursor to home */
  PRINT_DBG("BlueNRG-2 ResCap_BLESensor-App Application\r\n");

  /* Init Sensor Device */
  ret = Sensor_DeviceInit(TxPower);
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	4618      	mov	r0, r3
 800028e:	f000 f821 	bl	80002d4 <Sensor_DeviceInit>
 8000292:	4603      	mov	r3, r0
 8000294:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS)
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <MX_BlueNRG_2_Init+0x28>
  {
    PRINT_DBG("SensorDeviceInit()--> Failed 0x%02x\r\n", ret);
    while(1);
 800029c:	bf00      	nop
 800029e:	e7fd      	b.n	800029c <MX_BlueNRG_2_Init+0x24>
  PRINT_DBG("BLE Stack Initialized & Device Configured\r\n");

  /* USER CODE BEGIN BlueNRG_2_Init_PostTreatment */

  /* USER CODE END BlueNRG_2_Init_PostTreatment */
}
 80002a0:	bf00      	nop
 80002a2:	3710      	adds	r7, #16
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	08000bdd 	.word	0x08000bdd

080002ac <MX_BlueNRG_2_UpdateData>:
 *  @param  Dataselect Selector of data to be updated
 *
 *  @retval None
 */
void MX_BlueNRG_2_UpdateData(uint16_t Resistive[], uint32_t Capacitive[], uint8_t Dataselect)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	60f8      	str	r0, [r7, #12]
 80002b4:	60b9      	str	r1, [r7, #8]
 80002b6:	4613      	mov	r3, r2
 80002b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN BlueNRG_2_Process_PreTreatment */

  /* USER CODE END BlueNRG_2_Process_PreTreatment */

  hci_user_evt_proc();
 80002ba:	f00d fc8b 	bl	800dbd4 <hci_user_evt_proc>
  Update_Data(Resistive, Capacitive, Dataselect);
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	461a      	mov	r2, r3
 80002c2:	68b9      	ldr	r1, [r7, #8]
 80002c4:	68f8      	ldr	r0, [r7, #12]
 80002c6:	f000 f8a5 	bl	8000414 <Update_Data>

  /* USER CODE BEGIN BlueNRG_2_Process_PostTreatment */

  /* USER CODE END BlueNRG_2_Process_PostTreatment */
}
 80002ca:	bf00      	nop
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
	...

080002d4 <Sensor_DeviceInit>:
 *
 * @param  TxPower	Transmit power --> 0:-15dBm, 1:-12dBm, 2:-8dBm, 3:-5dBm, 4:-2dBm, 5:+1dBm, 6:+5dBm, 7:+8dBm
 * @retval BLE Status
 */
uint8_t Sensor_DeviceInit(uint8_t TxPower)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b08e      	sub	sp, #56	@ 0x38
 80002d8:	af06      	add	r7, sp, #24
 80002da:	4603      	mov	r3, r0
 80002dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;
  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;
  uint8_t device_name[] = {SENSOR_DEMO_NAME};
 80002de:	4a4a      	ldr	r2, [pc, #296]	@ (8000408 <Sensor_DeviceInit+0x134>)
 80002e0:	f107 0310 	add.w	r3, r7, #16
 80002e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002e8:	6018      	str	r0, [r3, #0]
 80002ea:	3304      	adds	r3, #4
 80002ec:	8019      	strh	r1, [r3, #0]
 80002ee:	3302      	adds	r3, #2
 80002f0:	0c0a      	lsrs	r2, r1, #16
 80002f2:	701a      	strb	r2, [r3, #0]
  uint8_t  hwVersion;
  uint16_t fwVersion;
  uint8_t  bdaddr_len_out;
  uint8_t  config_data_stored_static_random_address = 0x80; /* Offset of the static random address stored in NVM */
 80002f4:	2380      	movs	r3, #128	@ 0x80
 80002f6:	77fb      	strb	r3, [r7, #31]

  /* Sw reset of the device */
  hci_reset();
 80002f8:	f00c f885 	bl	800c406 <hci_reset>
  /**
   *  To support both the BlueNRG-2 and the BlueNRG-2N a minimum delay of 2000ms is required at device boot
   */
  HAL_Delay(2000);
 80002fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000300:	f002 f982 	bl	8002608 <HAL_Delay>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000304:	f107 020c 	add.w	r2, r7, #12
 8000308:	f107 030f 	add.w	r3, r7, #15
 800030c:	4611      	mov	r1, r2
 800030e:	4618      	mov	r0, r3
 8000310:	f000 f8d4 	bl	80004bc <getBlueNRGVersion>

  PRINT_DBG("HWver %d\nFWver %d\r\n", hwVersion, fwVersion);

  ret = aci_hal_read_config_data(config_data_stored_static_random_address,
 8000314:	f107 010b 	add.w	r1, r7, #11
 8000318:	7ffb      	ldrb	r3, [r7, #31]
 800031a:	4a3c      	ldr	r2, [pc, #240]	@ (800040c <Sensor_DeviceInit+0x138>)
 800031c:	4618      	mov	r0, r3
 800031e:	f00d f94e 	bl	800d5be <aci_hal_read_config_data>
 8000322:	4603      	mov	r3, r0
 8000324:	77bb      	strb	r3, [r7, #30]

  if (ret) {
    PRINT_DBG("Read Static Random address failed.\r\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000326:	4b39      	ldr	r3, [pc, #228]	@ (800040c <Sensor_DeviceInit+0x138>)
 8000328:	795b      	ldrb	r3, [r3, #5]
 800032a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800032e:	2bc0      	cmp	r3, #192	@ 0xc0
 8000330:	d001      	beq.n	8000336 <Sensor_DeviceInit+0x62>
    PRINT_DBG("Static Random address not well formed.\r\n");
    while(1);
 8000332:	bf00      	nop
 8000334:	e7fd      	b.n	8000332 <Sensor_DeviceInit+0x5e>
  }

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000336:	7afb      	ldrb	r3, [r7, #11]
 8000338:	4a34      	ldr	r2, [pc, #208]	@ (800040c <Sensor_DeviceInit+0x138>)
 800033a:	4619      	mov	r1, r3
 800033c:	2000      	movs	r0, #0
 800033e:	f00d f8b0 	bl	800d4a2 <aci_hal_write_config_data>
 8000342:	4603      	mov	r3, r0
 8000344:	77bb      	strb	r3, [r7, #30]
  }

  /* Set the TX power to TxPower */
  //EN_HIGH_POWER Always ON
  //TxPower --> 0:-15dBm, 1:-12dBm, 2:-8dBm, 3:-5dBm, 4:-2dBm, 5:+1dBm, 6:+5dBm, 7:+8dBm
  ret = aci_hal_set_tx_power_level(1, TxPower);
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	4619      	mov	r1, r3
 800034a:	2001      	movs	r0, #1
 800034c:	f00d f9bb 	bl	800d6c6 <aci_hal_set_tx_power_level>
 8000350:	4603      	mov	r3, r0
 8000352:	77bb      	strb	r3, [r7, #30]
  else {
    PRINT_DBG("aci_hal_set_tx_power_level --> SUCCESS\r\n");
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000354:	f00c fd8d 	bl	800ce72 <aci_gatt_init>
 8000358:	4603      	mov	r3, r0
 800035a:	77bb      	strb	r3, [r7, #30]
  if (ret != BLE_STATUS_SUCCESS) {
 800035c:	7fbb      	ldrb	r3, [r7, #30]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <Sensor_DeviceInit+0x92>
    PRINT_DBG("aci_gatt_init() failed: 0x%02x\r\n", ret);
    return ret;
 8000362:	7fbb      	ldrb	r3, [r7, #30]
 8000364:	e04c      	b.n	8000400 <Sensor_DeviceInit+0x12c>
  else {
    PRINT_DBG("aci_gatt_init() --> SUCCESS\r\n");
  }

  /* GAP Init */
  ret = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x00, 0x07, &service_handle, &dev_name_char_handle,
 8000366:	f107 021c 	add.w	r2, r7, #28
 800036a:	f107 0318 	add.w	r3, r7, #24
 800036e:	9301      	str	r3, [sp, #4]
 8000370:	f107 031a 	add.w	r3, r7, #26
 8000374:	9300      	str	r3, [sp, #0]
 8000376:	4613      	mov	r3, r2
 8000378:	2207      	movs	r2, #7
 800037a:	2100      	movs	r1, #0
 800037c:	2001      	movs	r0, #1
 800037e:	f00c fbc7 	bl	800cb10 <aci_gap_init>
 8000382:	4603      	mov	r3, r0
 8000384:	77bb      	strb	r3, [r7, #30]
                     &appearance_char_handle);
  if (ret != BLE_STATUS_SUCCESS) {
 8000386:	7fbb      	ldrb	r3, [r7, #30]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <Sensor_DeviceInit+0xbc>
    PRINT_DBG("aci_gap_init() failed: 0x%02x\r\n", ret);
    return ret;
 800038c:	7fbb      	ldrb	r3, [r7, #30]
 800038e:	e037      	b.n	8000400 <Sensor_DeviceInit+0x12c>
  else {
    PRINT_DBG("aci_gap_init() --> SUCCESS\r\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, sizeof(device_name),
 8000390:	8bb8      	ldrh	r0, [r7, #28]
 8000392:	8b79      	ldrh	r1, [r7, #26]
 8000394:	f107 0310 	add.w	r3, r7, #16
 8000398:	9300      	str	r3, [sp, #0]
 800039a:	2307      	movs	r3, #7
 800039c:	2200      	movs	r2, #0
 800039e:	f00c ff70 	bl	800d282 <aci_gatt_update_char_value>
 80003a2:	4603      	mov	r3, r0
 80003a4:	77bb      	strb	r3, [r7, #30]
                                   device_name);
  if (ret != BLE_STATUS_SUCCESS) {
 80003a6:	7fbb      	ldrb	r3, [r7, #30]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <Sensor_DeviceInit+0xdc>
    PRINT_DBG("aci_gatt_update_char_value() failed: 0x%02x\r\n", ret);
    return ret;
 80003ac:	7fbb      	ldrb	r3, [r7, #30]
 80003ae:	e027      	b.n	8000400 <Sensor_DeviceInit+0x12c>

  /*
   * Clear security database: this implies that each time the application is executed
   * the full bonding process is executed (with PassKey generation and setting).
   */
  ret = aci_gap_clear_security_db();
 80003b0:	f00c fd36 	bl	800ce20 <aci_gap_clear_security_db>
 80003b4:	4603      	mov	r3, r0
 80003b6:	77bb      	strb	r3, [r7, #30]

  /*
   * Set the I/O capability otherwise the Central device (e.g. the smartphone) will
   * propose a PIN that will be accepted without any control.
   */
  if (aci_gap_set_io_capability(IO_CAP_DISPLAY_ONLY)==BLE_STATUS_SUCCESS) {
 80003b8:	2000      	movs	r0, #0
 80003ba:	f00c fa0f 	bl	800c7dc <aci_gap_set_io_capability>
  } else {
    PRINT_DBG("Error Setting I/O Capability\r\n");
  }

  /* BLE Security v4.2 is supported: BLE stack FW version >= 2.x (new API prototype) */
  ret = aci_gap_set_authentication_requirement(BONDING,
 80003be:	2300      	movs	r3, #0
 80003c0:	9304      	str	r3, [sp, #16]
 80003c2:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <Sensor_DeviceInit+0x13c>)
 80003c4:	9303      	str	r3, [sp, #12]
 80003c6:	2301      	movs	r3, #1
 80003c8:	9302      	str	r3, [sp, #8]
 80003ca:	2310      	movs	r3, #16
 80003cc:	9301      	str	r3, [sp, #4]
 80003ce:	2307      	movs	r3, #7
 80003d0:	9300      	str	r3, [sp, #0]
 80003d2:	2300      	movs	r3, #0
 80003d4:	2201      	movs	r2, #1
 80003d6:	2101      	movs	r1, #1
 80003d8:	2001      	movs	r0, #1
 80003da:	f00c fa5c 	bl	800c896 <aci_gap_set_authentication_requirement>
 80003de:	4603      	mov	r3, r0
 80003e0:	77bb      	strb	r3, [r7, #30]
                                               16,
                                               DONOT_USE_FIXED_PIN_FOR_PAIRING,
                                               PERIPHERAL_PASS_KEY,
                                               0x00); /* - 0x00: Public Identity Address
                                                         - 0x01: Random (static) Identity Address */
  if (ret != BLE_STATUS_SUCCESS) {
 80003e2:	7fbb      	ldrb	r3, [r7, #30]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <Sensor_DeviceInit+0x118>
    PRINT_DBG("aci_gap_set_authentication_requirement()failed: 0x%02x\r\n", ret);
    return ret;
 80003e8:	7fbb      	ldrb	r3, [r7, #30]
 80003ea:	e009      	b.n	8000400 <Sensor_DeviceInit+0x12c>
    PRINT_DBG("aci_gap_set_authentication_requirement() --> SUCCESS\r\n");
  }

  PRINT_DBG("BLE Stack Initialized with SUCCESS\r\n");

  ret = Add_HWServW2ST_Service();
 80003ec:	f000 f954 	bl	8000698 <Add_HWServW2ST_Service>
 80003f0:	4603      	mov	r3, r0
 80003f2:	77bb      	strb	r3, [r7, #30]
  if (ret == BLE_STATUS_SUCCESS) {
 80003f4:	7fbb      	ldrb	r3, [r7, #30]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <Sensor_DeviceInit+0x12a>
    PRINT_DBG("BlueNRG2 HW service added successfully.\r\n");
  }
  else {
    PRINT_DBG("Error while adding BlueNRG2 HW service: 0x%02x\r\n", ret);
    while(1);
 80003fa:	bf00      	nop
 80003fc:	e7fd      	b.n	80003fa <Sensor_DeviceInit+0x126>
  }
  return BLE_STATUS_SUCCESS;
 80003fe:	2300      	movs	r3, #0
}
 8000400:	4618      	mov	r0, r3
 8000402:	3720      	adds	r7, #32
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	0800df80 	.word	0x0800df80
 800040c:	2000002c 	.word	0x2000002c
 8000410:	00bc614e 	.word	0x00bc614e

08000414 <Update_Data>:
 *
 * @param  None
 * @retval None
 */
static void Update_Data(uint16_t Resistive[], uint32_t Capacitive[], uint8_t Dataselect)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	4613      	mov	r3, r2
 8000420:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;

  /* Make the device discoverable */
  if(set_connectable)
 8000422:	4b1f      	ldr	r3, [pc, #124]	@ (80004a0 <Update_Data+0x8c>)
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	b2db      	uxtb	r3, r3
 8000428:	2b00      	cmp	r3, #0
 800042a:	d004      	beq.n	8000436 <Update_Data+0x22>
  {
    Set_DeviceConnectable();
 800042c:	f000 fb62 	bl	8000af4 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8000430:	4b1b      	ldr	r3, [pc, #108]	@ (80004a0 <Update_Data+0x8c>)
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]
  }

  if ((connected) && (!pairing))
 8000436:	4b1b      	ldr	r3, [pc, #108]	@ (80004a4 <Update_Data+0x90>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	b2db      	uxtb	r3, r3
 800043c:	2b00      	cmp	r3, #0
 800043e:	d00f      	beq.n	8000460 <Update_Data+0x4c>
 8000440:	4b19      	ldr	r3, [pc, #100]	@ (80004a8 <Update_Data+0x94>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	b2db      	uxtb	r3, r3
 8000446:	2b00      	cmp	r3, #0
 8000448:	d10a      	bne.n	8000460 <Update_Data+0x4c>
  {
    ret = aci_gap_slave_security_req(connection_handle);
 800044a:	4b18      	ldr	r3, [pc, #96]	@ (80004ac <Update_Data+0x98>)
 800044c:	881b      	ldrh	r3, [r3, #0]
 800044e:	b29b      	uxth	r3, r3
 8000450:	4618      	mov	r0, r3
 8000452:	f00c fc0a 	bl	800cc6a <aci_gap_slave_security_req>
 8000456:	4603      	mov	r3, r0
 8000458:	75fb      	strb	r3, [r7, #23]
      PRINT_DBG("aci_gap_slave_security_req() failed:0x%02x\r\n", ret);
    }
    else {
      PRINT_DBG("aci_gap_slave_security_req --> SUCCESS\r\n");
    }
    pairing = TRUE;
 800045a:	4b13      	ldr	r3, [pc, #76]	@ (80004a8 <Update_Data+0x94>)
 800045c:	2201      	movs	r2, #1
 800045e:	701a      	strb	r2, [r3, #0]
  }

    if (paired)
 8000460:	4b13      	ldr	r3, [pc, #76]	@ (80004b0 <Update_Data+0x9c>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2b00      	cmp	r3, #0
 8000468:	d015      	beq.n	8000496 <Update_Data+0x82>
    {
      if ((send_res) && (Dataselect != 2)) {
 800046a:	4b12      	ldr	r3, [pc, #72]	@ (80004b4 <Update_Data+0xa0>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	b2db      	uxtb	r3, r3
 8000470:	2b00      	cmp	r3, #0
 8000472:	d005      	beq.n	8000480 <Update_Data+0x6c>
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	2b02      	cmp	r3, #2
 8000478:	d002      	beq.n	8000480 <Update_Data+0x6c>
        /* Update Resistive data */
        Res_Update(Resistive);
 800047a:	68f8      	ldr	r0, [r7, #12]
 800047c:	f000 f9e2 	bl	8000844 <Res_Update>
      }

      if ((send_cap) && (Dataselect != 1)) {
 8000480:	4b0d      	ldr	r3, [pc, #52]	@ (80004b8 <Update_Data+0xa4>)
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	d005      	beq.n	8000496 <Update_Data+0x82>
 800048a:	79fb      	ldrb	r3, [r7, #7]
 800048c:	2b01      	cmp	r3, #1
 800048e:	d002      	beq.n	8000496 <Update_Data+0x82>
        /* Update Capacitive data */
    	Cap_Update(Capacitive);
 8000490:	68b8      	ldr	r0, [r7, #8]
 8000492:	f000 fa37 	bl	8000904 <Cap_Update>
      }
    }
}
 8000496:	bf00      	nop
 8000498:	3718      	adds	r7, #24
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	20000000 	.word	0x20000000
 80004a4:	2000005c 	.word	0x2000005c
 80004a8:	2000005d 	.word	0x2000005d
 80004ac:	2000005a 	.word	0x2000005a
 80004b0:	2000005e 	.word	0x2000005e
 80004b4:	20000058 	.word	0x20000058
 80004b8:	20000059 	.word	0x20000059

080004bc <getBlueNRGVersion>:
 * @param  Hardware version
 * @param  Firmware version
 * @retval Status
 */
uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b089      	sub	sp, #36	@ 0x24
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_read_local_version_information(&hci_version, &hci_revision, &lmp_pal_version,
 80004c6:	f107 0410 	add.w	r4, r7, #16
 80004ca:	f107 0215 	add.w	r2, r7, #21
 80004ce:	f107 0112 	add.w	r1, r7, #18
 80004d2:	f107 0016 	add.w	r0, r7, #22
 80004d6:	f107 030e 	add.w	r3, r7, #14
 80004da:	9300      	str	r3, [sp, #0]
 80004dc:	4623      	mov	r3, r4
 80004de:	f00b ffbb 	bl	800c458 <hci_read_local_version_information>
 80004e2:	4603      	mov	r3, r0
 80004e4:	75fb      	strb	r3, [r7, #23]
                                              &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 80004e6:	7dfb      	ldrb	r3, [r7, #23]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d124      	bne.n	8000536 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 80004ec:	8a7b      	ldrh	r3, [r7, #18]
 80004ee:	0a1b      	lsrs	r3, r3, #8
 80004f0:	b29b      	uxth	r3, r3
 80004f2:	b2da      	uxtb	r2, r3
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 80004f8:	8a7b      	ldrh	r3, [r7, #18]
 80004fa:	021b      	lsls	r3, r3, #8
 80004fc:	b29a      	uxth	r2, r3
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	881b      	ldrh	r3, [r3, #0]
 8000506:	b21a      	sxth	r2, r3
 8000508:	89fb      	ldrh	r3, [r7, #14]
 800050a:	b21b      	sxth	r3, r3
 800050c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000510:	b21b      	sxth	r3, r3
 8000512:	4313      	orrs	r3, r2
 8000514:	b21b      	sxth	r3, r3
 8000516:	b29a      	uxth	r2, r3
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	881b      	ldrh	r3, [r3, #0]
 8000520:	b21a      	sxth	r2, r3
 8000522:	89fb      	ldrh	r3, [r7, #14]
 8000524:	b21b      	sxth	r3, r3
 8000526:	f003 030f 	and.w	r3, r3, #15
 800052a:	b21b      	sxth	r3, r3
 800052c:	4313      	orrs	r3, r2
 800052e:	b21b      	sxth	r3, r3
 8000530:	b29a      	uxth	r2, r3
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8000536:	7dfb      	ldrb	r3, [r7, #23]
}
 8000538:	4618      	mov	r0, r3
 800053a:	371c      	adds	r7, #28
 800053c:	46bd      	mov	sp, r7
 800053e:	bd90      	pop	{r4, r7, pc}

08000540 <hci_le_connection_complete_event>:
                                      uint8_t Peer_Address[6],
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)
{
 8000540:	b490      	push	{r4, r7}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	4604      	mov	r4, r0
 8000548:	4608      	mov	r0, r1
 800054a:	4611      	mov	r1, r2
 800054c:	461a      	mov	r2, r3
 800054e:	4623      	mov	r3, r4
 8000550:	71fb      	strb	r3, [r7, #7]
 8000552:	4603      	mov	r3, r0
 8000554:	80bb      	strh	r3, [r7, #4]
 8000556:	460b      	mov	r3, r1
 8000558:	71bb      	strb	r3, [r7, #6]
 800055a:	4613      	mov	r3, r2
 800055c:	70fb      	strb	r3, [r7, #3]
  connected = TRUE;
 800055e:	4b08      	ldr	r3, [pc, #32]	@ (8000580 <hci_le_connection_complete_event+0x40>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]
#if (!SECURE_PAIRING)
  pairing = TRUE;
 8000564:	4b07      	ldr	r3, [pc, #28]	@ (8000584 <hci_le_connection_complete_event+0x44>)
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]
  paired = TRUE;
 800056a:	4b07      	ldr	r3, [pc, #28]	@ (8000588 <hci_le_connection_complete_event+0x48>)
 800056c:	2201      	movs	r2, #1
 800056e:	701a      	strb	r2, [r3, #0]
#endif
  connection_handle = Connection_Handle;
 8000570:	4a06      	ldr	r2, [pc, #24]	@ (800058c <hci_le_connection_complete_event+0x4c>)
 8000572:	88bb      	ldrh	r3, [r7, #4]
 8000574:	8013      	strh	r3, [r2, #0]

  PRINT_DBG("Connected (%02x %02x %02x %02x %02x %02x)\r\n", Peer_Address[5], Peer_Address[4], Peer_Address[3],
                                                             Peer_Address[2], Peer_Address[1], Peer_Address[0]);

}
 8000576:	bf00      	nop
 8000578:	3708      	adds	r7, #8
 800057a:	46bd      	mov	sp, r7
 800057c:	bc90      	pop	{r4, r7}
 800057e:	4770      	bx	lr
 8000580:	2000005c 	.word	0x2000005c
 8000584:	2000005d 	.word	0x2000005d
 8000588:	2000005e 	.word	0x2000005e
 800058c:	2000005a 	.word	0x2000005a

08000590 <hci_disconnection_complete_event>:
 * @retval See file bluenrg1_events.h
 */
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
 800059a:	460b      	mov	r3, r1
 800059c:	80bb      	strh	r3, [r7, #4]
 800059e:	4613      	mov	r3, r2
 80005a0:	71bb      	strb	r3, [r7, #6]
  connected = FALSE;
 80005a2:	4b0a      	ldr	r3, [pc, #40]	@ (80005cc <hci_disconnection_complete_event+0x3c>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]
  pairing = FALSE;
 80005a8:	4b09      	ldr	r3, [pc, #36]	@ (80005d0 <hci_disconnection_complete_event+0x40>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	701a      	strb	r2, [r3, #0]
  paired = FALSE;
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <hci_disconnection_complete_event+0x44>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]

  /* Make the device connectable again */
  set_connectable = TRUE;
 80005b4:	4b08      	ldr	r3, [pc, #32]	@ (80005d8 <hci_disconnection_complete_event+0x48>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	701a      	strb	r2, [r3, #0]
  connection_handle = 0;
 80005ba:	4b08      	ldr	r3, [pc, #32]	@ (80005dc <hci_disconnection_complete_event+0x4c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	801a      	strh	r2, [r3, #0]
  PRINT_DBG("Disconnected (0x%02x)\r\n", Reason);

}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	2000005c 	.word	0x2000005c
 80005d0:	2000005d 	.word	0x2000005d
 80005d4:	2000005e 	.word	0x2000005e
 80005d8:	20000000 	.word	0x20000000
 80005dc:	2000005a 	.word	0x2000005a

080005e0 <aci_gatt_read_permit_req_event>:
 * @retval See file bluenrg1_events.h
 */
void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	80fb      	strh	r3, [r7, #6]
 80005ea:	460b      	mov	r3, r1
 80005ec:	80bb      	strh	r3, [r7, #4]
 80005ee:	4613      	mov	r3, r2
 80005f0:	807b      	strh	r3, [r7, #2]
  Read_Request_CB(Attribute_Handle);
 80005f2:	88bb      	ldrh	r3, [r7, #4]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 fa01 	bl	80009fc <Read_Request_CB>
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}

08000602 <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attribute_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 8000602:	b590      	push	{r4, r7, lr}
 8000604:	b085      	sub	sp, #20
 8000606:	af02      	add	r7, sp, #8
 8000608:	4604      	mov	r4, r0
 800060a:	4608      	mov	r0, r1
 800060c:	4611      	mov	r1, r2
 800060e:	461a      	mov	r2, r3
 8000610:	4623      	mov	r3, r4
 8000612:	80fb      	strh	r3, [r7, #6]
 8000614:	4603      	mov	r3, r0
 8000616:	80bb      	strh	r3, [r7, #4]
 8000618:	460b      	mov	r3, r1
 800061a:	807b      	strh	r3, [r7, #2]
 800061c:	4613      	mov	r3, r2
 800061e:	803b      	strh	r3, [r7, #0]
  Attribute_Modified_Request_CB(Connection_Handle, Attribute_Handle, Offset, Attr_Data_Length, Attr_Data);
 8000620:	883b      	ldrh	r3, [r7, #0]
 8000622:	b2dc      	uxtb	r4, r3
 8000624:	887a      	ldrh	r2, [r7, #2]
 8000626:	88b9      	ldrh	r1, [r7, #4]
 8000628:	88f8      	ldrh	r0, [r7, #6]
 800062a:	69bb      	ldr	r3, [r7, #24]
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	4623      	mov	r3, r4
 8000630:	f000 fa18 	bl	8000a64 <Attribute_Modified_Request_CB>
}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	bd90      	pop	{r4, r7, pc}

0800063c <aci_gap_pass_key_req_event>:
 *         aci_gap_pass_key_resp command.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pass_key_req_event(uint16_t Connection_Handle)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	80fb      	strh	r3, [r7, #6]
  uint8_t ret;

  ret = aci_gap_pass_key_resp(connection_handle, PERIPHERAL_PASS_KEY);
 8000646:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <aci_gap_pass_key_req_event+0x24>)
 8000648:	881b      	ldrh	r3, [r3, #0]
 800064a:	b29b      	uxth	r3, r3
 800064c:	4905      	ldr	r1, [pc, #20]	@ (8000664 <aci_gap_pass_key_req_event+0x28>)
 800064e:	4618      	mov	r0, r3
 8000650:	f00c f9ee 	bl	800ca30 <aci_gap_pass_key_resp>
 8000654:	4603      	mov	r3, r0
 8000656:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINT_DBG("aci_gap_pass_key_resp failed:0x%02x\r\n", ret);
  } else {
    PRINT_DBG("aci_gap_pass_key_resp OK\r\n");
  }
}
 8000658:	bf00      	nop
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	2000005a 	.word	0x2000005a
 8000664:	00bc614e 	.word	0x00bc614e

08000668 <aci_gap_pairing_complete_event>:
 *         timeout has occurred so that the upper layer can decide to disconnect the link.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pairing_complete_event(uint16_t connection_handle, uint8_t status, uint8_t reason)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	80fb      	strh	r3, [r7, #6]
 8000672:	460b      	mov	r3, r1
 8000674:	717b      	strb	r3, [r7, #5]
 8000676:	4613      	mov	r3, r2
 8000678:	713b      	strb	r3, [r7, #4]
  if (status == 0x02) { /* Pairing Failed */
 800067a:	797b      	ldrb	r3, [r7, #5]
 800067c:	2b02      	cmp	r3, #2
 800067e:	d002      	beq.n	8000686 <aci_gap_pairing_complete_event+0x1e>
    PRINT_DBG("aci_gap_pairing_complete_event failed:0x%02x with reason 0x%02x\r\n", status, reason);
  }
  else {
    paired = TRUE;
 8000680:	4b04      	ldr	r3, [pc, #16]	@ (8000694 <aci_gap_pairing_complete_event+0x2c>)
 8000682:	2201      	movs	r2, #1
 8000684:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("aci_gap_pairing_complete_event with status 0x%02x\r\n", status);
  }
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	2000005e 	.word	0x2000005e

08000698 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Resistive and Capacitive characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8000698:	b590      	push	{r4, r7, lr}
 800069a:	b08d      	sub	sp, #52	@ 0x34
 800069c:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];
  /* num of characteristics of this service */
  uint8_t char_number = 2;
 800069e:	2302      	movs	r3, #2
 80006a0:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 80006a2:	7dfb      	ldrb	r3, [r7, #23]
 80006a4:	461a      	mov	r2, r3
 80006a6:	0052      	lsls	r2, r2, #1
 80006a8:	4413      	add	r3, r2
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	3301      	adds	r3, #1
 80006ae:	75bb      	strb	r3, [r7, #22]

  /* add HW_SENS_W2ST service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80006b0:	231b      	movs	r3, #27
 80006b2:	713b      	strb	r3, [r7, #4]
 80006b4:	23c5      	movs	r3, #197	@ 0xc5
 80006b6:	717b      	strb	r3, [r7, #5]
 80006b8:	23d5      	movs	r3, #213	@ 0xd5
 80006ba:	71bb      	strb	r3, [r7, #6]
 80006bc:	23a5      	movs	r3, #165	@ 0xa5
 80006be:	71fb      	strb	r3, [r7, #7]
 80006c0:	2302      	movs	r3, #2
 80006c2:	723b      	strb	r3, [r7, #8]
 80006c4:	2300      	movs	r3, #0
 80006c6:	727b      	strb	r3, [r7, #9]
 80006c8:	23b4      	movs	r3, #180	@ 0xb4
 80006ca:	72bb      	strb	r3, [r7, #10]
 80006cc:	239a      	movs	r3, #154	@ 0x9a
 80006ce:	72fb      	strb	r3, [r7, #11]
 80006d0:	23e1      	movs	r3, #225	@ 0xe1
 80006d2:	733b      	strb	r3, [r7, #12]
 80006d4:	2311      	movs	r3, #17
 80006d6:	737b      	strb	r3, [r7, #13]
 80006d8:	2301      	movs	r3, #1
 80006da:	73bb      	strb	r3, [r7, #14]
 80006dc:	2300      	movs	r3, #0
 80006de:	73fb      	strb	r3, [r7, #15]
 80006e0:	2300      	movs	r3, #0
 80006e2:	743b      	strb	r3, [r7, #16]
 80006e4:	2300      	movs	r3, #0
 80006e6:	747b      	strb	r3, [r7, #17]
 80006e8:	2300      	movs	r3, #0
 80006ea:	74bb      	strb	r3, [r7, #18]
 80006ec:	2300      	movs	r3, #0
 80006ee:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80006f0:	4b4f      	ldr	r3, [pc, #316]	@ (8000830 <Add_HWServW2ST_Service+0x198>)
 80006f2:	461c      	mov	r4, r3
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE,
 80006fc:	7dbb      	ldrb	r3, [r7, #22]
 80006fe:	4a4d      	ldr	r2, [pc, #308]	@ (8000834 <Add_HWServW2ST_Service+0x19c>)
 8000700:	9200      	str	r2, [sp, #0]
 8000702:	2201      	movs	r2, #1
 8000704:	494a      	ldr	r1, [pc, #296]	@ (8000830 <Add_HWServW2ST_Service+0x198>)
 8000706:	2002      	movs	r0, #2
 8000708:	f00c fbdd 	bl	800cec6 <aci_gatt_add_service>
 800070c:	4603      	mov	r3, r0
 800070e:	757b      	strb	r3, [r7, #21]
                             max_attribute_records, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000710:	7d7b      	ldrb	r3, [r7, #21]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <Add_HWServW2ST_Service+0x82>
    return BLE_STATUS_ERROR;
 8000716:	2347      	movs	r3, #71	@ 0x47
 8000718:	e085      	b.n	8000826 <Add_HWServW2ST_Service+0x18e>

  /* Fill the Resistive BLE Characteristc */
  COPY_RES_W2ST_CHAR_UUID(uuid);
 800071a:	231b      	movs	r3, #27
 800071c:	713b      	strb	r3, [r7, #4]
 800071e:	23c5      	movs	r3, #197	@ 0xc5
 8000720:	717b      	strb	r3, [r7, #5]
 8000722:	23d5      	movs	r3, #213	@ 0xd5
 8000724:	71bb      	strb	r3, [r7, #6]
 8000726:	23a5      	movs	r3, #165	@ 0xa5
 8000728:	71fb      	strb	r3, [r7, #7]
 800072a:	2302      	movs	r3, #2
 800072c:	723b      	strb	r3, [r7, #8]
 800072e:	2300      	movs	r3, #0
 8000730:	727b      	strb	r3, [r7, #9]
 8000732:	2336      	movs	r3, #54	@ 0x36
 8000734:	72bb      	strb	r3, [r7, #10]
 8000736:	23ac      	movs	r3, #172	@ 0xac
 8000738:	72fb      	strb	r3, [r7, #11]
 800073a:	23e1      	movs	r3, #225	@ 0xe1
 800073c:	733b      	strb	r3, [r7, #12]
 800073e:	2311      	movs	r3, #17
 8000740:	737b      	strb	r3, [r7, #13]
 8000742:	2301      	movs	r3, #1
 8000744:	73bb      	strb	r3, [r7, #14]
 8000746:	2300      	movs	r3, #0
 8000748:	73fb      	strb	r3, [r7, #15]
 800074a:	2300      	movs	r3, #0
 800074c:	743b      	strb	r3, [r7, #16]
 800074e:	2300      	movs	r3, #0
 8000750:	747b      	strb	r3, [r7, #17]
 8000752:	2300      	movs	r3, #0
 8000754:	74bb      	strb	r3, [r7, #18]
 8000756:	2300      	movs	r3, #0
 8000758:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/ /*Check these parameters for sending 15 resistive values*/
 800075a:	7cbb      	ldrb	r3, [r7, #18]
 800075c:	f043 0304 	orr.w	r3, r3, #4
 8000760:	b2db      	uxtb	r3, r3
 8000762:	74bb      	strb	r3, [r7, #18]
  //uuid[14] |= 0x10; /* Pressure value*/	//Possibly remove this line
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000764:	4b34      	ldr	r3, [pc, #208]	@ (8000838 <Add_HWServW2ST_Service+0x1a0>)
 8000766:	461c      	mov	r4, r3
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800076c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //Char_Value_Length set to 2 time bytes + 2bytes*15channels resistive values (each byte is 8 bits)
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 8000770:	4b30      	ldr	r3, [pc, #192]	@ (8000834 <Add_HWServW2ST_Service+0x19c>)
 8000772:	8818      	ldrh	r0, [r3, #0]
 8000774:	4b31      	ldr	r3, [pc, #196]	@ (800083c <Add_HWServW2ST_Service+0x1a4>)
 8000776:	9305      	str	r3, [sp, #20]
 8000778:	2300      	movs	r3, #0
 800077a:	9304      	str	r3, [sp, #16]
 800077c:	2310      	movs	r3, #16
 800077e:	9303      	str	r3, [sp, #12]
 8000780:	2304      	movs	r3, #4
 8000782:	9302      	str	r3, [sp, #8]
 8000784:	2300      	movs	r3, #0
 8000786:	9301      	str	r3, [sp, #4]
 8000788:	2312      	movs	r3, #18
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	2320      	movs	r3, #32
 800078e:	4a2a      	ldr	r2, [pc, #168]	@ (8000838 <Add_HWServW2ST_Service+0x1a0>)
 8000790:	2102      	movs	r1, #2
 8000792:	f00c fc6e 	bl	800d072 <aci_gatt_add_char>
 8000796:	4603      	mov	r3, r0
 8000798:	757b      	strb	r3, [r7, #21]
                           2+2*15,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &ResCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800079a:	7d7b      	ldrb	r3, [r7, #21]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <Add_HWServW2ST_Service+0x10c>
    return BLE_STATUS_ERROR;
 80007a0:	2347      	movs	r3, #71	@ 0x47
 80007a2:	e040      	b.n	8000826 <Add_HWServW2ST_Service+0x18e>

  /* Fill the Capacitive BLE Characteristc */
  COPY_CAP_W2ST_CHAR_UUID(uuid);
 80007a4:	231b      	movs	r3, #27
 80007a6:	713b      	strb	r3, [r7, #4]
 80007a8:	23c5      	movs	r3, #197	@ 0xc5
 80007aa:	717b      	strb	r3, [r7, #5]
 80007ac:	23d5      	movs	r3, #213	@ 0xd5
 80007ae:	71bb      	strb	r3, [r7, #6]
 80007b0:	23a5      	movs	r3, #165	@ 0xa5
 80007b2:	71fb      	strb	r3, [r7, #7]
 80007b4:	2302      	movs	r3, #2
 80007b6:	723b      	strb	r3, [r7, #8]
 80007b8:	2300      	movs	r3, #0
 80007ba:	727b      	strb	r3, [r7, #9]
 80007bc:	2336      	movs	r3, #54	@ 0x36
 80007be:	72bb      	strb	r3, [r7, #10]
 80007c0:	23ac      	movs	r3, #172	@ 0xac
 80007c2:	72fb      	strb	r3, [r7, #11]
 80007c4:	23e1      	movs	r3, #225	@ 0xe1
 80007c6:	733b      	strb	r3, [r7, #12]
 80007c8:	2311      	movs	r3, #17
 80007ca:	737b      	strb	r3, [r7, #13]
 80007cc:	2301      	movs	r3, #1
 80007ce:	73bb      	strb	r3, [r7, #14]
 80007d0:	2300      	movs	r3, #0
 80007d2:	73fb      	strb	r3, [r7, #15]
 80007d4:	2300      	movs	r3, #0
 80007d6:	743b      	strb	r3, [r7, #16]
 80007d8:	2300      	movs	r3, #0
 80007da:	747b      	strb	r3, [r7, #17]
 80007dc:	23e0      	movs	r3, #224	@ 0xe0
 80007de:	74bb      	strb	r3, [r7, #18]
 80007e0:	2300      	movs	r3, #0
 80007e2:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80007e4:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <Add_HWServW2ST_Service+0x1a0>)
 80007e6:	461c      	mov	r4, r3
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //Char_Value_Length set to 2 time bytes + 4bytes*15channels capacitive values (each byte is 8 bits)
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 80007f0:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <Add_HWServW2ST_Service+0x19c>)
 80007f2:	8818      	ldrh	r0, [r3, #0]
 80007f4:	4b12      	ldr	r3, [pc, #72]	@ (8000840 <Add_HWServW2ST_Service+0x1a8>)
 80007f6:	9305      	str	r3, [sp, #20]
 80007f8:	2300      	movs	r3, #0
 80007fa:	9304      	str	r3, [sp, #16]
 80007fc:	2310      	movs	r3, #16
 80007fe:	9303      	str	r3, [sp, #12]
 8000800:	2304      	movs	r3, #4
 8000802:	9302      	str	r3, [sp, #8]
 8000804:	2300      	movs	r3, #0
 8000806:	9301      	str	r3, [sp, #4]
 8000808:	2312      	movs	r3, #18
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	233e      	movs	r3, #62	@ 0x3e
 800080e:	4a0a      	ldr	r2, [pc, #40]	@ (8000838 <Add_HWServW2ST_Service+0x1a0>)
 8000810:	2102      	movs	r1, #2
 8000812:	f00c fc2e 	bl	800d072 <aci_gatt_add_char>
 8000816:	4603      	mov	r3, r0
 8000818:	757b      	strb	r3, [r7, #21]
                           2+4*15,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &CapCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800081a:	7d7b      	ldrb	r3, [r7, #21]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <Add_HWServW2ST_Service+0x18c>
    return BLE_STATUS_ERROR;
 8000820:	2347      	movs	r3, #71	@ 0x47
 8000822:	e000      	b.n	8000826 <Add_HWServW2ST_Service+0x18e>

  return BLE_STATUS_SUCCESS;
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	371c      	adds	r7, #28
 800082a:	46bd      	mov	sp, r7
 800082c:	bd90      	pop	{r4, r7, pc}
 800082e:	bf00      	nop
 8000830:	20000038 	.word	0x20000038
 8000834:	20000032 	.word	0x20000032
 8000838:	20000048 	.word	0x20000048
 800083c:	20000034 	.word	0x20000034
 8000840:	20000036 	.word	0x20000036

08000844 <Res_Update>:
 * @brief  Update Resistive characteristic value
 * @param  uint16_t Array of 15 Resistive readings
 * @retval tBleStatus Status
 */
tBleStatus Res_Update(uint16_t resistive[])
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08e      	sub	sp, #56	@ 0x38
 8000848:	af02      	add	r7, sp, #8
 800084a:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+2*15];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 800084c:	f001 fed0 	bl	80025f0 <HAL_GetTick>
 8000850:	4603      	mov	r3, r0
 8000852:	08db      	lsrs	r3, r3, #3
 8000854:	b2db      	uxtb	r3, r3
 8000856:	733b      	strb	r3, [r7, #12]
 8000858:	f001 feca 	bl	80025f0 <HAL_GetTick>
 800085c:	4603      	mov	r3, r0
 800085e:	0adb      	lsrs	r3, r3, #11
 8000860:	b2db      	uxtb	r3, r3
 8000862:	737b      	strb	r3, [r7, #13]
  uint8_t i = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  for(i=0; i < 15;i++)
 800086a:	2300      	movs	r3, #0
 800086c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000870:	e026      	b.n	80008c0 <Res_Update+0x7c>
  {
	  HOST_TO_LE_16(buff + 2*(i+1), resistive[i]);
 8000872:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	4413      	add	r3, r2
 800087c:	881a      	ldrh	r2, [r3, #0]
 800087e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000882:	3301      	adds	r3, #1
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	4619      	mov	r1, r3
 8000888:	f107 030c 	add.w	r3, r7, #12
 800088c:	440b      	add	r3, r1
 800088e:	b2d2      	uxtb	r2, r2
 8000890:	701a      	strb	r2, [r3, #0]
 8000892:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	4413      	add	r3, r2
 800089c:	881b      	ldrh	r3, [r3, #0]
 800089e:	0a1b      	lsrs	r3, r3, #8
 80008a0:	b299      	uxth	r1, r3
 80008a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008a6:	3301      	adds	r3, #1
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	3301      	adds	r3, #1
 80008ac:	f107 020c 	add.w	r2, r7, #12
 80008b0:	4413      	add	r3, r2
 80008b2:	b2ca      	uxtb	r2, r1
 80008b4:	701a      	strb	r2, [r3, #0]
  for(i=0; i < 15;i++)
 80008b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008ba:	3301      	adds	r3, #1
 80008bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80008c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008c4:	2b0e      	cmp	r3, #14
 80008c6:	d9d4      	bls.n	8000872 <Res_Update+0x2e>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, ResCharHandle,
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <Res_Update+0xb8>)
 80008ca:	8818      	ldrh	r0, [r3, #0]
 80008cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <Res_Update+0xbc>)
 80008ce:	8819      	ldrh	r1, [r3, #0]
 80008d0:	f107 030c 	add.w	r3, r7, #12
 80008d4:	9300      	str	r3, [sp, #0]
 80008d6:	2320      	movs	r3, #32
 80008d8:	2200      	movs	r2, #0
 80008da:	f00c fcd2 	bl	800d282 <aci_gatt_update_char_value>
 80008de:	4603      	mov	r3, r0
 80008e0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                                   0, 2+2*15, buff);

  if (ret != BLE_STATUS_SUCCESS){
 80008e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <Res_Update+0xac>
    PRINT_DBG("Error while updating RES characteristic: 0x%04X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 80008ec:	2347      	movs	r3, #71	@ 0x47
 80008ee:	e000      	b.n	80008f2 <Res_Update+0xae>
  }

  return BLE_STATUS_SUCCESS;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3730      	adds	r7, #48	@ 0x30
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000032 	.word	0x20000032
 8000900:	20000034 	.word	0x20000034

08000904 <Cap_Update>:
 * @brief  Update Capacitive characteristic value
 * @param  uint32_t Array of 15 Capacitive readings
 * @retval tBleStatus Status
 */
tBleStatus Cap_Update(uint32_t capacitive[])
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b094      	sub	sp, #80	@ 0x50
 8000908:	af02      	add	r7, sp, #8
 800090a:	6078      	str	r0, [r7, #4]
  uint8_t buff[2+4*15];
  tBleStatus ret;
  uint8_t i = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8000912:	f001 fe6d 	bl	80025f0 <HAL_GetTick>
 8000916:	4603      	mov	r3, r0
 8000918:	08db      	lsrs	r3, r3, #3
 800091a:	b2db      	uxtb	r3, r3
 800091c:	723b      	strb	r3, [r7, #8]
 800091e:	f001 fe67 	bl	80025f0 <HAL_GetTick>
 8000922:	4603      	mov	r3, r0
 8000924:	0adb      	lsrs	r3, r3, #11
 8000926:	b2db      	uxtb	r3, r3
 8000928:	727b      	strb	r3, [r7, #9]

  for(i=0; i < 15;i++)
 800092a:	2300      	movs	r3, #0
 800092c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000930:	e043      	b.n	80009ba <Cap_Update+0xb6>
  {
	  HOST_TO_LE_32(buff + 2 + 4*i, capacitive[i]);
 8000932:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	4413      	add	r3, r2
 800093c:	6819      	ldr	r1, [r3, #0]
 800093e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	3302      	adds	r3, #2
 8000946:	f107 0208 	add.w	r2, r7, #8
 800094a:	4413      	add	r3, r2
 800094c:	b2ca      	uxtb	r2, r1
 800094e:	701a      	strb	r2, [r3, #0]
 8000950:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	0a19      	lsrs	r1, r3, #8
 800095e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	3303      	adds	r3, #3
 8000966:	f107 0208 	add.w	r2, r7, #8
 800096a:	4413      	add	r3, r2
 800096c:	b2ca      	uxtb	r2, r1
 800096e:	701a      	strb	r2, [r3, #0]
 8000970:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	0c19      	lsrs	r1, r3, #16
 800097e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	3304      	adds	r3, #4
 8000986:	f107 0208 	add.w	r2, r7, #8
 800098a:	4413      	add	r3, r2
 800098c:	b2ca      	uxtb	r2, r1
 800098e:	701a      	strb	r2, [r3, #0]
 8000990:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	4413      	add	r3, r2
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	0e19      	lsrs	r1, r3, #24
 800099e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	3305      	adds	r3, #5
 80009a6:	f107 0208 	add.w	r2, r7, #8
 80009aa:	4413      	add	r3, r2
 80009ac:	b2ca      	uxtb	r2, r1
 80009ae:	701a      	strb	r2, [r3, #0]
  for(i=0; i < 15;i++)
 80009b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009b4:	3301      	adds	r3, #1
 80009b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80009ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009be:	2b0e      	cmp	r3, #14
 80009c0:	d9b7      	bls.n	8000932 <Cap_Update+0x2e>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, CapCharHandle,
 80009c2:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <Cap_Update+0xf0>)
 80009c4:	8818      	ldrh	r0, [r3, #0]
 80009c6:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <Cap_Update+0xf4>)
 80009c8:	8819      	ldrh	r1, [r3, #0]
 80009ca:	f107 0308 	add.w	r3, r7, #8
 80009ce:	9300      	str	r3, [sp, #0]
 80009d0:	233e      	movs	r3, #62	@ 0x3e
 80009d2:	2200      	movs	r2, #0
 80009d4:	f00c fc55 	bl	800d282 <aci_gatt_update_char_value>
 80009d8:	4603      	mov	r3, r0
 80009da:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
				   0, 2+4*15, buff);
  if (ret != BLE_STATUS_SUCCESS){
 80009de:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <Cap_Update+0xe6>
    PRINT_DBG("Error while updating CAP characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 80009e6:	2347      	movs	r3, #71	@ 0x47
 80009e8:	e000      	b.n	80009ec <Cap_Update+0xe8>
  }

  return BLE_STATUS_SUCCESS;
 80009ea:	2300      	movs	r3, #0
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3748      	adds	r7, #72	@ 0x48
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000032 	.word	0x20000032
 80009f8:	20000036 	.word	0x20000036

080009fc <Read_Request_CB>:
 *
 * @param  Handle of the characteristic to update
 * @retval None
 */
void Read_Request_CB(uint16_t handle)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	80fb      	strh	r3, [r7, #6]
  tBleStatus ret;

  if(handle == CapCharHandle + 1)
 8000a06:	88fa      	ldrh	r2, [r7, #6]
 8000a08:	4b11      	ldr	r3, [pc, #68]	@ (8000a50 <Read_Request_CB+0x54>)
 8000a0a:	881b      	ldrh	r3, [r3, #0]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d103      	bne.n	8000a1a <Read_Request_CB+0x1e>
  {
    Cap_Update(CapMeasurements);
 8000a12:	4810      	ldr	r0, [pc, #64]	@ (8000a54 <Read_Request_CB+0x58>)
 8000a14:	f7ff ff76 	bl	8000904 <Cap_Update>
 8000a18:	e008      	b.n	8000a2c <Read_Request_CB+0x30>
  }
  else if (handle == ResCharHandle + 1)
 8000a1a:	88fa      	ldrh	r2, [r7, #6]
 8000a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <Read_Request_CB+0x5c>)
 8000a1e:	881b      	ldrh	r3, [r3, #0]
 8000a20:	3301      	adds	r3, #1
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d102      	bne.n	8000a2c <Read_Request_CB+0x30>
  {
    Res_Update(ResMeasurements);
 8000a26:	480d      	ldr	r0, [pc, #52]	@ (8000a5c <Read_Request_CB+0x60>)
 8000a28:	f7ff ff0c 	bl	8000844 <Res_Update>
  }

  if(connection_handle !=0)
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <Read_Request_CB+0x64>)
 8000a2e:	881b      	ldrh	r3, [r3, #0]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d007      	beq.n	8000a46 <Read_Request_CB+0x4a>
  {
    ret = aci_gatt_allow_read(connection_handle);
 8000a36:	4b0a      	ldr	r3, [pc, #40]	@ (8000a60 <Read_Request_CB+0x64>)
 8000a38:	881b      	ldrh	r3, [r3, #0]
 8000a3a:	b29b      	uxth	r3, r3
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f00c fcd2 	bl	800d3e6 <aci_gatt_allow_read>
 8000a42:	4603      	mov	r3, r0
 8000a44:	73fb      	strb	r3, [r7, #15]
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINT_DBG("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 8000a46:	bf00      	nop
 8000a48:	3710      	adds	r7, #16
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	20000036 	.word	0x20000036
 8000a54:	20000080 	.word	0x20000080
 8000a58:	20000034 	.word	0x20000034
 8000a5c:	20000060 	.word	0x20000060
 8000a60:	2000005a 	.word	0x2000005a

08000a64 <Attribute_Modified_Request_CB>:
 * @param  uint8_t  *att_data attribute data
 * @param  uint8_t  data_length length of the data
 * @retval None
 */
void Attribute_Modified_Request_CB(uint16_t Connection_Handle, uint16_t attr_handle, uint16_t Offset, uint8_t data_length, uint8_t *att_data)
{
 8000a64:	b490      	push	{r4, r7}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4604      	mov	r4, r0
 8000a6c:	4608      	mov	r0, r1
 8000a6e:	4611      	mov	r1, r2
 8000a70:	461a      	mov	r2, r3
 8000a72:	4623      	mov	r3, r4
 8000a74:	80fb      	strh	r3, [r7, #6]
 8000a76:	4603      	mov	r3, r0
 8000a78:	80bb      	strh	r3, [r7, #4]
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	807b      	strh	r3, [r7, #2]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	707b      	strb	r3, [r7, #1]
  if(attr_handle == ResCharHandle + 2) {
 8000a82:	88ba      	ldrh	r2, [r7, #4]
 8000a84:	4b17      	ldr	r3, [pc, #92]	@ (8000ae4 <Attribute_Modified_Request_CB+0x80>)
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	3302      	adds	r3, #2
 8000a8a:	429a      	cmp	r2, r3
 8000a8c:	d10f      	bne.n	8000aae <Attribute_Modified_Request_CB+0x4a>
    if (att_data[0] == 1) {
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d103      	bne.n	8000a9e <Attribute_Modified_Request_CB+0x3a>
      send_res = TRUE;
 8000a96:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <Attribute_Modified_Request_CB+0x84>)
 8000a98:	2201      	movs	r2, #1
 8000a9a:	701a      	strb	r2, [r3, #0]
      send_cap = TRUE;
    } else if (att_data[0] == 0){
      send_cap = FALSE;
    }
  }
}
 8000a9c:	e01c      	b.n	8000ad8 <Attribute_Modified_Request_CB+0x74>
    } else if (att_data[0] == 0){
 8000a9e:	693b      	ldr	r3, [r7, #16]
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d118      	bne.n	8000ad8 <Attribute_Modified_Request_CB+0x74>
      send_res = FALSE;
 8000aa6:	4b10      	ldr	r3, [pc, #64]	@ (8000ae8 <Attribute_Modified_Request_CB+0x84>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
}
 8000aac:	e014      	b.n	8000ad8 <Attribute_Modified_Request_CB+0x74>
  else if (attr_handle == CapCharHandle +2) {
 8000aae:	88ba      	ldrh	r2, [r7, #4]
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8000aec <Attribute_Modified_Request_CB+0x88>)
 8000ab2:	881b      	ldrh	r3, [r3, #0]
 8000ab4:	3302      	adds	r3, #2
 8000ab6:	429a      	cmp	r2, r3
 8000ab8:	d10e      	bne.n	8000ad8 <Attribute_Modified_Request_CB+0x74>
    if (att_data[0] == 1) {
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d103      	bne.n	8000aca <Attribute_Modified_Request_CB+0x66>
      send_cap = TRUE;
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8000af0 <Attribute_Modified_Request_CB+0x8c>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	701a      	strb	r2, [r3, #0]
}
 8000ac8:	e006      	b.n	8000ad8 <Attribute_Modified_Request_CB+0x74>
    } else if (att_data[0] == 0){
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d102      	bne.n	8000ad8 <Attribute_Modified_Request_CB+0x74>
      send_cap = FALSE;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <Attribute_Modified_Request_CB+0x8c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	701a      	strb	r2, [r3, #0]
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc90      	pop	{r4, r7}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	20000034 	.word	0x20000034
 8000ae8:	20000058 	.word	0x20000058
 8000aec:	20000036 	.word	0x20000036
 8000af0:	20000059 	.word	0x20000059

08000af4 <Set_DeviceConnectable>:
 * @note   Puts the device in connectable mode
 * @param  None
 * @retval None
 */
void Set_DeviceConnectable(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b092      	sub	sp, #72	@ 0x48
 8000af8:	af08      	add	r7, sp, #32
  uint8_t ret;
  uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8000afa:	4a36      	ldr	r2, [pc, #216]	@ (8000bd4 <Set_DeviceConnectable+0xe0>)
 8000afc:	f107 031c 	add.w	r3, r7, #28
 8000b00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b04:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 8000b08:	2302      	movs	r3, #2
 8000b0a:	703b      	strb	r3, [r7, #0]
 8000b0c:	230a      	movs	r3, #10
 8000b0e:	707b      	strb	r3, [r7, #1]
 8000b10:	2300      	movs	r3, #0
 8000b12:	70bb      	strb	r3, [r7, #2]
 8000b14:	2308      	movs	r3, #8
 8000b16:	70fb      	strb	r3, [r7, #3]
 8000b18:	2309      	movs	r3, #9
 8000b1a:	713b      	strb	r3, [r7, #4]
 8000b1c:	2342      	movs	r3, #66	@ 0x42
 8000b1e:	717b      	strb	r3, [r7, #5]
 8000b20:	236c      	movs	r3, #108	@ 0x6c
 8000b22:	71bb      	strb	r3, [r7, #6]
 8000b24:	2375      	movs	r3, #117	@ 0x75
 8000b26:	71fb      	strb	r3, [r7, #7]
 8000b28:	2365      	movs	r3, #101	@ 0x65
 8000b2a:	723b      	strb	r3, [r7, #8]
 8000b2c:	234e      	movs	r3, #78	@ 0x4e
 8000b2e:	727b      	strb	r3, [r7, #9]
 8000b30:	2352      	movs	r3, #82	@ 0x52
 8000b32:	72bb      	strb	r3, [r7, #10]
 8000b34:	2347      	movs	r3, #71	@ 0x47
 8000b36:	72fb      	strb	r3, [r7, #11]
 8000b38:	230d      	movs	r3, #13
 8000b3a:	733b      	strb	r3, [r7, #12]
 8000b3c:	23ff      	movs	r3, #255	@ 0xff
 8000b3e:	737b      	strb	r3, [r7, #13]
 8000b40:	2301      	movs	r3, #1
 8000b42:	73bb      	strb	r3, [r7, #14]
 8000b44:	2380      	movs	r3, #128	@ 0x80
 8000b46:	73fb      	strb	r3, [r7, #15]
 8000b48:	2300      	movs	r3, #0
 8000b4a:	743b      	strb	r3, [r7, #16]
 8000b4c:	23f4      	movs	r3, #244	@ 0xf4
 8000b4e:	747b      	strb	r3, [r7, #17]
 8000b50:	2300      	movs	r3, #0
 8000b52:	74bb      	strb	r3, [r7, #18]
 8000b54:	2300      	movs	r3, #0
 8000b56:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8000b58:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd8 <Set_DeviceConnectable+0xe4>)
 8000b5a:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8000b5c:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 8000b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <Set_DeviceConnectable+0xe4>)
 8000b60:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8000b62:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 8000b64:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd8 <Set_DeviceConnectable+0xe4>)
 8000b66:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8000b68:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 8000b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <Set_DeviceConnectable+0xe4>)
 8000b6c:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8000b6e:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 8000b70:	4b19      	ldr	r3, [pc, #100]	@ (8000bd8 <Set_DeviceConnectable+0xe4>)
 8000b72:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8000b74:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 8000b76:	4b18      	ldr	r3, [pc, #96]	@ (8000bd8 <Set_DeviceConnectable+0xe4>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8000b7a:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8000b7c:	7cbb      	ldrb	r3, [r7, #18]
 8000b7e:	f043 0301 	orr.w	r3, r3, #1
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_response_data(0,NULL);
 8000b86:	2100      	movs	r1, #0
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f00b fcab 	bl	800c4e4 <hci_le_set_scan_response_data>

  PRINT_DBG("Set General Discoverable Mode.\r\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8000b8e:	2300      	movs	r3, #0
 8000b90:	9306      	str	r3, [sp, #24]
 8000b92:	2300      	movs	r3, #0
 8000b94:	9305      	str	r3, [sp, #20]
 8000b96:	2300      	movs	r3, #0
 8000b98:	9304      	str	r3, [sp, #16]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	9303      	str	r3, [sp, #12]
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	9302      	str	r3, [sp, #8]
 8000ba4:	2308      	movs	r3, #8
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	2300      	movs	r3, #0
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	2300      	movs	r3, #0
 8000bae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bb2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	f00b fd0d 	bl	800c5d6 <aci_gap_set_discoverable>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                 ADV_INTERV_MIN, ADV_INTERV_MAX,
                                 PUBLIC_ADDR,
                                 NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8000bc2:	463b      	mov	r3, r7
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	201a      	movs	r0, #26
 8000bc8:	f00c f8af 	bl	800cd2a <aci_gap_update_adv_data>
    PRINT_DBG("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else {
    PRINT_DBG("aci_gap_set_discoverable() --> SUCCESS\r\n");
  }
}
 8000bcc:	bf00      	nop
 8000bce:	3728      	adds	r7, #40	@ 0x28
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	0800df88 	.word	0x0800df88
 8000bd8:	2000002c 	.word	0x2000002c

08000bdc <APP_UserEvtRx>:
 *         parsed
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void APP_UserEvtRx(void *pData)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 8000be8:	69bb      	ldr	r3, [r7, #24]
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b04      	cmp	r3, #4
 8000bee:	d163      	bne.n	8000cb8 <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b3e      	cmp	r3, #62	@ 0x3e
 8000bfc:	d11e      	bne.n	8000c3c <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3302      	adds	r3, #2
 8000c02:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8000c04:	2300      	movs	r3, #0
 8000c06:	61fb      	str	r3, [r7, #28]
 8000c08:	e014      	b.n	8000c34 <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4a2b      	ldr	r2, [pc, #172]	@ (8000cc0 <APP_UserEvtRx+0xe4>)
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8000c18:	4299      	cmp	r1, r3
 8000c1a:	d108      	bne.n	8000c2e <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000c1c:	4a28      	ldr	r2, [pc, #160]	@ (8000cc0 <APP_UserEvtRx+0xe4>)
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	00db      	lsls	r3, r3, #3
 8000c22:	4413      	add	r3, r2
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	3201      	adds	r2, #1
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3301      	adds	r3, #1
 8000c32:	61fb      	str	r3, [r7, #28]
 8000c34:	69fb      	ldr	r3, [r7, #28]
 8000c36:	2b09      	cmp	r3, #9
 8000c38:	d9e7      	bls.n	8000c0a <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 8000c3a:	e03d      	b.n	8000cb8 <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2bff      	cmp	r3, #255	@ 0xff
 8000c42:	d11e      	bne.n	8000c82 <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	3302      	adds	r3, #2
 8000c48:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
 8000c4e:	e014      	b.n	8000c7a <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8000c50:	693b      	ldr	r3, [r7, #16]
 8000c52:	881b      	ldrh	r3, [r3, #0]
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	491b      	ldr	r1, [pc, #108]	@ (8000cc4 <APP_UserEvtRx+0xe8>)
 8000c58:	69fb      	ldr	r3, [r7, #28]
 8000c5a:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d108      	bne.n	8000c74 <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8000c62:	4a18      	ldr	r2, [pc, #96]	@ (8000cc4 <APP_UserEvtRx+0xe8>)
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	00db      	lsls	r3, r3, #3
 8000c68:	4413      	add	r3, r2
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	3202      	adds	r2, #2
 8000c70:	4610      	mov	r0, r2
 8000c72:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	3301      	adds	r3, #1
 8000c78:	61fb      	str	r3, [r7, #28]
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c7e:	d9e7      	bls.n	8000c50 <APP_UserEvtRx+0x74>
}
 8000c80:	e01a      	b.n	8000cb8 <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	61fb      	str	r3, [r7, #28]
 8000c86:	e014      	b.n	8000cb2 <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000cc8 <APP_UserEvtRx+0xec>)
 8000c90:	69fb      	ldr	r3, [r7, #28]
 8000c92:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8000c96:	4299      	cmp	r1, r3
 8000c98:	d108      	bne.n	8000cac <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 8000c9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc8 <APP_UserEvtRx+0xec>)
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	00db      	lsls	r3, r3, #3
 8000ca0:	4413      	add	r3, r2
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	3202      	adds	r2, #2
 8000ca8:	4610      	mov	r0, r2
 8000caa:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8000cac:	69fb      	ldr	r3, [r7, #28]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	61fb      	str	r3, [r7, #28]
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	2b06      	cmp	r3, #6
 8000cb6:	d9e7      	bls.n	8000c88 <APP_UserEvtRx+0xac>
}
 8000cb8:	bf00      	nop
 8000cba:	3720      	adds	r7, #32
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	0800e098 	.word	0x0800e098
 8000cc4:	0800e0e8 	.word	0x0800e0e8
 8000cc8:	0800e060 	.word	0x0800e060

08000ccc <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000cd0:	2011      	movs	r0, #17
 8000cd2:	f004 f96d 	bl	8004fb0 <HAL_NVIC_EnableIRQ>
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000cde:	2011      	movs	r0, #17
 8000ce0:	f004 f974 	bl	8004fcc <HAL_NVIC_DisableIRQ>
}
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b088      	sub	sp, #32
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf0:	4b21      	ldr	r3, [pc, #132]	@ (8000d78 <HCI_TL_SPI_Init+0x90>)
 8000cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cf6:	4a20      	ldr	r2, [pc, #128]	@ (8000d78 <HCI_TL_SPI_Init+0x90>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d00:	4b1d      	ldr	r3, [pc, #116]	@ (8000d78 <HCI_TL_SPI_Init+0x90>)
 8000d02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000d0e:	2340      	movs	r3, #64	@ 0x40
 8000d10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d12:	4b1a      	ldr	r3, [pc, #104]	@ (8000d7c <HCI_TL_SPI_Init+0x94>)
 8000d14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000d1a:	f107 030c 	add.w	r3, r7, #12
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4817      	ldr	r0, [pc, #92]	@ (8000d80 <HCI_TL_SPI_Init+0x98>)
 8000d22:	f006 f873 	bl	8006e0c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000d26:	2380      	movs	r3, #128	@ 0x80
 8000d28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000d36:	f107 030c 	add.w	r3, r7, #12
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4810      	ldr	r0, [pc, #64]	@ (8000d80 <HCI_TL_SPI_Init+0x98>)
 8000d3e:	f006 f865 	bl	8006e0c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000d42:	2304      	movs	r3, #4
 8000d44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d46:	2301      	movs	r3, #1
 8000d48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000d52:	f107 030c 	add.w	r3, r7, #12
 8000d56:	4619      	mov	r1, r3
 8000d58:	480a      	ldr	r0, [pc, #40]	@ (8000d84 <HCI_TL_SPI_Init+0x9c>)
 8000d5a:	f006 f857 	bl	8006e0c <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2104      	movs	r1, #4
 8000d62:	4808      	ldr	r0, [pc, #32]	@ (8000d84 <HCI_TL_SPI_Init+0x9c>)
 8000d64:	f006 fb28 	bl	80073b8 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8000d68:	f000 f994 	bl	8001094 <BSP_SPI1_Init>
 8000d6c:	4603      	mov	r3, r0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3720      	adds	r7, #32
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	46020c00 	.word	0x46020c00
 8000d7c:	10110000 	.word	0x10110000
 8000d80:	42020400 	.word	0x42020400
 8000d84:	42020c00 	.word	0x42020c00

08000d88 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000d8c:	2140      	movs	r1, #64	@ 0x40
 8000d8e:	4807      	ldr	r0, [pc, #28]	@ (8000dac <HCI_TL_SPI_DeInit+0x24>)
 8000d90:	f006 fa1c 	bl	80071cc <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000d94:	2104      	movs	r1, #4
 8000d96:	4806      	ldr	r0, [pc, #24]	@ (8000db0 <HCI_TL_SPI_DeInit+0x28>)
 8000d98:	f006 fa18 	bl	80071cc <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000d9c:	2180      	movs	r1, #128	@ 0x80
 8000d9e:	4803      	ldr	r0, [pc, #12]	@ (8000dac <HCI_TL_SPI_DeInit+0x24>)
 8000da0:	f006 fa14 	bl	80071cc <HAL_GPIO_DeInit>
  return 0;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	42020400 	.word	0x42020400
 8000db0:	42020c00 	.word	0x42020c00

08000db4 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2104      	movs	r1, #4
 8000dbc:	480a      	ldr	r0, [pc, #40]	@ (8000de8 <HCI_TL_SPI_Reset+0x34>)
 8000dbe:	f006 fafb 	bl	80073b8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2180      	movs	r1, #128	@ 0x80
 8000dc6:	4809      	ldr	r0, [pc, #36]	@ (8000dec <HCI_TL_SPI_Reset+0x38>)
 8000dc8:	f006 faf6 	bl	80073b8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000dcc:	2005      	movs	r0, #5
 8000dce:	f001 fc1b 	bl	8002608 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	2180      	movs	r1, #128	@ 0x80
 8000dd6:	4805      	ldr	r0, [pc, #20]	@ (8000dec <HCI_TL_SPI_Reset+0x38>)
 8000dd8:	f006 faee 	bl	80073b8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000ddc:	2005      	movs	r0, #5
 8000dde:	f001 fc13 	bl	8002608 <HAL_Delay>
  return 0;
 8000de2:	2300      	movs	r3, #0
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	42020c00 	.word	0x42020c00
 8000dec:	42020400 	.word	0x42020400

08000df0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 8000e00:	2300      	movs	r3, #0
 8000e02:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000e04:	230b      	movs	r3, #11
 8000e06:	613b      	str	r3, [r7, #16]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 8000e0c:	f7ff ff65 	bl	8000cda <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2104      	movs	r1, #4
 8000e14:	482b      	ldr	r0, [pc, #172]	@ (8000ec4 <HCI_TL_SPI_Receive+0xd4>)
 8000e16:	f006 facf 	bl	80073b8 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000e1a:	f107 0108 	add.w	r1, r7, #8
 8000e1e:	f107 0310 	add.w	r3, r7, #16
 8000e22:	2205      	movs	r2, #5
 8000e24:	4618      	mov	r0, r3
 8000e26:	f000 f965 	bl	80010f4 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8000e2a:	7b3b      	ldrb	r3, [r7, #12]
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	021b      	lsls	r3, r3, #8
 8000e30:	b21a      	sxth	r2, r3
 8000e32:	7afb      	ldrb	r3, [r7, #11]
 8000e34:	b21b      	sxth	r3, r3
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b21b      	sxth	r3, r3
 8000e3a:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 8000e3c:	8bfb      	ldrh	r3, [r7, #30]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d01e      	beq.n	8000e80 <HCI_TL_SPI_Receive+0x90>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8000e42:	8bfa      	ldrh	r2, [r7, #30]
 8000e44:	887b      	ldrh	r3, [r7, #2]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d901      	bls.n	8000e4e <HCI_TL_SPI_Receive+0x5e>
    {
      byte_count = size;
 8000e4a:	887b      	ldrh	r3, [r7, #2]
 8000e4c:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 8000e4e:	2300      	movs	r3, #0
 8000e50:	777b      	strb	r3, [r7, #29]
 8000e52:	e010      	b.n	8000e76 <HCI_TL_SPI_Receive+0x86>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8000e54:	f107 0116 	add.w	r1, r7, #22
 8000e58:	f107 0317 	add.w	r3, r7, #23
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 f948 	bl	80010f4 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8000e64:	7f7b      	ldrb	r3, [r7, #29]
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	4413      	add	r3, r2
 8000e6a:	7dba      	ldrb	r2, [r7, #22]
 8000e6c:	b2d2      	uxtb	r2, r2
 8000e6e:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 8000e70:	7f7b      	ldrb	r3, [r7, #29]
 8000e72:	3301      	adds	r3, #1
 8000e74:	777b      	strb	r3, [r7, #29]
 8000e76:	7f7b      	ldrb	r3, [r7, #29]
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	8bfa      	ldrh	r2, [r7, #30]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d8e9      	bhi.n	8000e54 <HCI_TL_SPI_Receive+0x64>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8000e80:	f001 fbb6 	bl	80025f0 <HAL_GetTick>
 8000e84:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000e86:	e006      	b.n	8000e96 <HCI_TL_SPI_Receive+0xa6>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8000e88:	2140      	movs	r1, #64	@ 0x40
 8000e8a:	480f      	ldr	r0, [pc, #60]	@ (8000ec8 <HCI_TL_SPI_Receive+0xd8>)
 8000e8c:	f006 fa7c 	bl	8007388 <HAL_GPIO_ReadPin>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d008      	beq.n	8000ea8 <HCI_TL_SPI_Receive+0xb8>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000e96:	f001 fbab 	bl	80025f0 <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea4:	d3f0      	bcc.n	8000e88 <HCI_TL_SPI_Receive+0x98>
 8000ea6:	e000      	b.n	8000eaa <HCI_TL_SPI_Receive+0xba>
      break;
 8000ea8:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8000eaa:	f7ff ff0f 	bl	8000ccc <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2104      	movs	r1, #4
 8000eb2:	4804      	ldr	r0, [pc, #16]	@ (8000ec4 <HCI_TL_SPI_Receive+0xd4>)
 8000eb4:	f006 fa80 	bl	80073b8 <HAL_GPIO_WritePin>

  return len;
 8000eb8:	7f7b      	ldrb	r3, [r7, #29]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3720      	adds	r7, #32
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	42020c00 	.word	0x42020c00
 8000ec8:	42020400 	.word	0x42020400

08000ecc <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	@ 0x28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000ed8:	230a      	movs	r3, #10
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	2300      	movs	r3, #0
 8000ede:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8000ee0:	f001 fb86 	bl	80025f0 <HAL_GetTick>
 8000ee4:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 8000ee6:	f7ff fef8 	bl	8000cda <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 8000eea:	f001 fb81 	bl	80025f0 <HAL_GetTick>
 8000eee:	61f8      	str	r0, [r7, #28]

    result = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2104      	movs	r1, #4
 8000ef8:	4835      	ldr	r0, [pc, #212]	@ (8000fd0 <HCI_TL_SPI_Send+0x104>)
 8000efa:	f006 fa5d 	bl	80073b8 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8000efe:	e00a      	b.n	8000f16 <HCI_TL_SPI_Send+0x4a>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8000f00:	f001 fb76 	bl	80025f0 <HAL_GetTick>
 8000f04:	4602      	mov	r2, r0
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	2b64      	cmp	r3, #100	@ 0x64
 8000f0c:	d903      	bls.n	8000f16 <HCI_TL_SPI_Send+0x4a>
      {
        result = -3;
 8000f0e:	f06f 0302 	mvn.w	r3, #2
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8000f14:	e004      	b.n	8000f20 <HCI_TL_SPI_Send+0x54>
    while(!IsDataAvailable())
 8000f16:	f000 f861 	bl	8000fdc <IsDataAvailable>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0ef      	beq.n	8000f00 <HCI_TL_SPI_Send+0x34>
      }
    }
    if(result == -3)
 8000f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f22:	f113 0f03 	cmn.w	r3, #3
 8000f26:	d105      	bne.n	8000f34 <HCI_TL_SPI_Send+0x68>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	4828      	ldr	r0, [pc, #160]	@ (8000fd0 <HCI_TL_SPI_Send+0x104>)
 8000f2e:	f006 fa43 	bl	80073b8 <HAL_GPIO_WritePin>
      break;
 8000f32:	e031      	b.n	8000f98 <HCI_TL_SPI_Send+0xcc>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000f34:	f107 010c 	add.w	r1, r7, #12
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	2205      	movs	r2, #5
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 f8d8 	bl	80010f4 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8000f44:	7bbb      	ldrb	r3, [r7, #14]
 8000f46:	b21b      	sxth	r3, r3
 8000f48:	021b      	lsls	r3, r3, #8
 8000f4a:	b21a      	sxth	r2, r3
 8000f4c:	7b7b      	ldrb	r3, [r7, #13]
 8000f4e:	b21b      	sxth	r3, r3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	b21b      	sxth	r3, r3
 8000f54:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 8000f56:	8b7a      	ldrh	r2, [r7, #26]
 8000f58:	887b      	ldrh	r3, [r7, #2]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d306      	bcc.n	8000f6c <HCI_TL_SPI_Send+0xa0>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000f5e:	887b      	ldrh	r3, [r7, #2]
 8000f60:	461a      	mov	r2, r3
 8000f62:	491c      	ldr	r1, [pc, #112]	@ (8000fd4 <HCI_TL_SPI_Send+0x108>)
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f000 f8c5 	bl	80010f4 <BSP_SPI1_SendRecv>
 8000f6a:	e002      	b.n	8000f72 <HCI_TL_SPI_Send+0xa6>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 8000f6c:	f06f 0301 	mvn.w	r3, #1
 8000f70:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000f72:	2201      	movs	r2, #1
 8000f74:	2104      	movs	r1, #4
 8000f76:	4816      	ldr	r0, [pc, #88]	@ (8000fd0 <HCI_TL_SPI_Send+0x104>)
 8000f78:	f006 fa1e 	bl	80073b8 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000f7c:	f001 fb38 	bl	80025f0 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	6a3b      	ldr	r3, [r7, #32]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	2b64      	cmp	r3, #100	@ 0x64
 8000f88:	d903      	bls.n	8000f92 <HCI_TL_SPI_Send+0xc6>
    {
      result = -3;
 8000f8a:	f06f 0302 	mvn.w	r3, #2
 8000f8e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8000f90:	e002      	b.n	8000f98 <HCI_TL_SPI_Send+0xcc>
    }
  } while(result < 0);
 8000f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	dba8      	blt.n	8000eea <HCI_TL_SPI_Send+0x1e>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 8000f98:	f001 fb2a 	bl	80025f0 <HAL_GetTick>
 8000f9c:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000f9e:	e006      	b.n	8000fae <HCI_TL_SPI_Send+0xe2>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8000fa0:	2140      	movs	r1, #64	@ 0x40
 8000fa2:	480d      	ldr	r0, [pc, #52]	@ (8000fd8 <HCI_TL_SPI_Send+0x10c>)
 8000fa4:	f006 f9f0 	bl	8007388 <HAL_GPIO_ReadPin>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d008      	beq.n	8000fc0 <HCI_TL_SPI_Send+0xf4>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000fae:	f001 fb1f 	bl	80025f0 <HAL_GetTick>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	6a3b      	ldr	r3, [r7, #32]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fbc:	d3f0      	bcc.n	8000fa0 <HCI_TL_SPI_Send+0xd4>
 8000fbe:	e000      	b.n	8000fc2 <HCI_TL_SPI_Send+0xf6>
      break;
 8000fc0:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8000fc2:	f7ff fe83 	bl	8000ccc <HCI_TL_SPI_Enable_IRQ>

  return result;
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3728      	adds	r7, #40	@ 0x28
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	42020c00 	.word	0x42020c00
 8000fd4:	200000c8 	.word	0x200000c8
 8000fd8:	42020400 	.word	0x42020400

08000fdc <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000fe0:	2140      	movs	r1, #64	@ 0x40
 8000fe2:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <IsDataAvailable+0x1c>)
 8000fe4:	f006 f9d0 	bl	8007388 <HAL_GPIO_ReadPin>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	bf0c      	ite	eq
 8000fee:	2301      	moveq	r3, #1
 8000ff0:	2300      	movne	r3, #0
 8000ff2:	b2db      	uxtb	r3, r3
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	42020400 	.word	0x42020400

08000ffc <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001002:	4b12      	ldr	r3, [pc, #72]	@ (800104c <hci_tl_lowlevel_init+0x50>)
 8001004:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001006:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <hci_tl_lowlevel_init+0x54>)
 8001008:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800100a:	4b12      	ldr	r3, [pc, #72]	@ (8001054 <hci_tl_lowlevel_init+0x58>)
 800100c:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 800100e:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <hci_tl_lowlevel_init+0x5c>)
 8001010:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <hci_tl_lowlevel_init+0x60>)
 8001014:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001016:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <hci_tl_lowlevel_init+0x64>)
 8001018:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	4618      	mov	r0, r3
 800101e:	f00c fca1 	bl	800d964 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001022:	4910      	ldr	r1, [pc, #64]	@ (8001064 <hci_tl_lowlevel_init+0x68>)
 8001024:	4810      	ldr	r0, [pc, #64]	@ (8001068 <hci_tl_lowlevel_init+0x6c>)
 8001026:	f005 fb45 	bl	80066b4 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 800102a:	4a10      	ldr	r2, [pc, #64]	@ (800106c <hci_tl_lowlevel_init+0x70>)
 800102c:	2100      	movs	r1, #0
 800102e:	480e      	ldr	r0, [pc, #56]	@ (8001068 <hci_tl_lowlevel_init+0x6c>)
 8001030:	f005 fb14 	bl	800665c <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001034:	2200      	movs	r2, #0
 8001036:	2100      	movs	r1, #0
 8001038:	2011      	movs	r0, #17
 800103a:	f003 ff9f 	bl	8004f7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 800103e:	2011      	movs	r0, #17
 8001040:	f003 ffb6 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001044:	bf00      	nop
 8001046:	3720      	adds	r7, #32
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	08000ce9 	.word	0x08000ce9
 8001050:	08000d89 	.word	0x08000d89
 8001054:	08000ecd 	.word	0x08000ecd
 8001058:	08000df1 	.word	0x08000df1
 800105c:	08000db5 	.word	0x08000db5
 8001060:	08001135 	.word	0x08001135
 8001064:	06000006 	.word	0x06000006
 8001068:	200000bc 	.word	0x200000bc
 800106c:	08001071 	.word	0x08001071

08001070 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001074:	e005      	b.n	8001082 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001076:	2000      	movs	r0, #0
 8001078:	f00c fdd8 	bl	800dc2c <hci_notify_asynch_evt>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d105      	bne.n	800108e <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001082:	f7ff ffab 	bl	8000fdc <IsDataAvailable>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d1f4      	bne.n	8001076 <hci_tl_lowlevel_isr+0x6>
 800108c:	e000      	b.n	8001090 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 800108e:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 800109e:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <BSP_SPI1_Init+0x54>)
 80010a0:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <BSP_SPI1_Init+0x58>)
 80010a2:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80010a4:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <BSP_SPI1_Init+0x5c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	1c5a      	adds	r2, r3, #1
 80010aa:	4911      	ldr	r1, [pc, #68]	@ (80010f0 <BSP_SPI1_Init+0x5c>)
 80010ac:	600a      	str	r2, [r1, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d114      	bne.n	80010dc <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80010b2:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <BSP_SPI1_Init+0x54>)
 80010b4:	f009 fa44 	bl	800a540 <HAL_SPI_GetState>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10e      	bne.n	80010dc <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80010be:	480a      	ldr	r0, [pc, #40]	@ (80010e8 <BSP_SPI1_Init+0x54>)
 80010c0:	f000 f8b4 	bl	800122c <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d108      	bne.n	80010dc <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80010ca:	4807      	ldr	r0, [pc, #28]	@ (80010e8 <BSP_SPI1_Init+0x54>)
 80010cc:	f000 f83a 	bl	8001144 <MX_SPI1_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d002      	beq.n	80010dc <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80010d6:	f06f 0307 	mvn.w	r3, #7
 80010da:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80010dc:	687b      	ldr	r3, [r7, #4]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200001c8 	.word	0x200001c8
 80010ec:	40013000 	.word	0x40013000
 80010f0:	20000258 	.word	0x20000258

080010f4 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	4613      	mov	r3, r2
 8001100:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001106:	88fb      	ldrh	r3, [r7, #6]
 8001108:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110c:	9200      	str	r2, [sp, #0]
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	68f9      	ldr	r1, [r7, #12]
 8001112:	4807      	ldr	r0, [pc, #28]	@ (8001130 <BSP_SPI1_SendRecv+0x3c>)
 8001114:	f008 fcae 	bl	8009a74 <HAL_SPI_TransmitReceive>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800111e:	f06f 0305 	mvn.w	r3, #5
 8001122:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8001124:	697b      	ldr	r3, [r7, #20]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200001c8 	.word	0x200001c8

08001134 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001138:	f001 fa5a 	bl	80025f0 <HAL_GetTick>
 800113c:	4603      	mov	r3, r0
}
 800113e:	4618      	mov	r0, r3
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800114c:	2300      	movs	r3, #0
 800114e:	75fb      	strb	r3, [r7, #23]
  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]

  hspi->Instance = SPI1;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a32      	ldr	r2, [pc, #200]	@ (8001228 <MX_SPI1_Init+0xe4>)
 8001160:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001168:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2207      	movs	r2, #7
 8001174:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001182:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800118a:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8001192:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 0x7;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2207      	movs	r2, #7
 80011aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi->Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi->Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f008 fb2d 	bl	8009848 <HAL_SPI_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_SPI1_Init+0xb4>
  {
    ret = HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	75fb      	strb	r3, [r7, #23]
  }

  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80011fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001200:	60fb      	str	r3, [r7, #12]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
  if (HAL_SPIEx_SetConfigAutonomousMode(hspi, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001206:	f107 0308 	add.w	r3, r7, #8
 800120a:	4619      	mov	r1, r3
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f009 faa8 	bl	800a762 <HAL_SPIEx_SetConfigAutonomousMode>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_SPI1_Init+0xd8>
  {
    ret = HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800121c:	7dfb      	ldrb	r3, [r7, #23]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3718      	adds	r7, #24
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40013000 	.word	0x40013000

0800122c <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b0ba      	sub	sp, #232	@ 0xe8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	22c0      	movs	r2, #192	@ 0xc0
 800123a:	2100      	movs	r1, #0
 800123c:	4618      	mov	r0, r3
 800123e:	f00c fe58 	bl	800def2 <memset>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001242:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001246:	f04f 0300 	mov.w	r3, #0
 800124a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_HSI;
 800124e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001252:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	4618      	mov	r0, r3
 800125c:	f007 fc20 	bl	8008aa0 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001260:	4b34      	ldr	r3, [pc, #208]	@ (8001334 <SPI1_MspInit+0x108>)
 8001262:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001266:	4a33      	ldr	r2, [pc, #204]	@ (8001334 <SPI1_MspInit+0x108>)
 8001268:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800126c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001270:	4b30      	ldr	r3, [pc, #192]	@ (8001334 <SPI1_MspInit+0x108>)
 8001272:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001276:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800127e:	4b2d      	ldr	r3, [pc, #180]	@ (8001334 <SPI1_MspInit+0x108>)
 8001280:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001284:	4a2b      	ldr	r2, [pc, #172]	@ (8001334 <SPI1_MspInit+0x108>)
 8001286:	f043 0302 	orr.w	r3, r3, #2
 800128a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800128e:	4b29      	ldr	r3, [pc, #164]	@ (8001334 <SPI1_MspInit+0x108>)
 8001290:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 800129c:	2308      	movs	r3, #8
 800129e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a2:	2302      	movs	r3, #2
 80012a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80012b4:	2305      	movs	r3, #5
 80012b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80012ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012be:	4619      	mov	r1, r3
 80012c0:	481d      	ldr	r0, [pc, #116]	@ (8001338 <SPI1_MspInit+0x10c>)
 80012c2:	f005 fda3 	bl	8006e0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80012c6:	2310      	movs	r3, #16
 80012c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012cc:	2302      	movs	r3, #2
 80012ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2300      	movs	r3, #0
 80012da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80012de:	2305      	movs	r3, #5
 80012e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80012e4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012e8:	4619      	mov	r1, r3
 80012ea:	4813      	ldr	r0, [pc, #76]	@ (8001338 <SPI1_MspInit+0x10c>)
 80012ec:	f005 fd8e 	bl	8006e0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80012f0:	2320      	movs	r3, #32
 80012f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f6:	2302      	movs	r3, #2
 80012f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2300      	movs	r3, #0
 8001304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001308:	2305      	movs	r3, #5
 800130a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800130e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001312:	4619      	mov	r1, r3
 8001314:	4808      	ldr	r0, [pc, #32]	@ (8001338 <SPI1_MspInit+0x10c>)
 8001316:	f005 fd79 	bl	8006e0c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2100      	movs	r1, #0
 800131e:	203b      	movs	r0, #59	@ 0x3b
 8001320:	f003 fe2c 	bl	8004f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001324:	203b      	movs	r0, #59	@ 0x3b
 8001326:	f003 fe43 	bl	8004fb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 800132a:	bf00      	nop
 800132c:	37e8      	adds	r7, #232	@ 0xe8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	46020c00 	.word	0x46020c00
 8001338:	42020400 	.word	0x42020400

0800133c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001340:	f001 f89c 	bl	800247c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001344:	f000 f85a 	bl	80013fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001348:	f000 fb76 	bl	8001a38 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 800134c:	f000 fab0 	bl	80018b0 <MX_GPDMA1_Init>
  MX_FDCAN1_Init();
 8001350:	f000 fa68 	bl	8001824 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8001354:	f000 f8b4 	bl	80014c0 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001358:	f000 fa0a 	bl	8001770 <MX_DAC1_Init>
  MX_SPI2_Init();
 800135c:	f000 fad4 	bl	8001908 <MX_SPI2_Init>
  MX_ICACHE_Init();
 8001360:	f000 fac6 	bl	80018f0 <MX_ICACHE_Init>
  MX_TIM17_Init();
 8001364:	f000 fb40 	bl	80019e8 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  	  /*Peripheral initialization*/
  P_Charger_Init();
 8001368:	f000 fcae 	bl	8001cc8 <P_Charger_Init>
  CAN_Transceiver_Init();
 800136c:	f000 fccc 	bl	8001d08 <CAN_Transceiver_Init>
  MX_BlueNRG_2_Init(TxPower);
 8001370:	2007      	movs	r0, #7
 8001372:	f7fe ff81 	bl	8000278 <MX_BlueNRG_2_Init>

  	  /*DAC Initialization and setup*/
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001376:	2100      	movs	r1, #0
 8001378:	4818      	ldr	r0, [pc, #96]	@ (80013dc <main+0xa0>)
 800137a:	f003 ff0b 	bl	8005194 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 800137e:	2110      	movs	r1, #16
 8001380:	4816      	ldr	r0, [pc, #88]	@ (80013dc <main+0xa0>)
 8001382:	f003 ff07 	bl	8005194 <HAL_DAC_Start>

  //DAC output value calculation. Mapping 0 - 3.3V to 0 - 2^12 bits
  DAC_Value1 = (Voff1*10/33)*4095;
 8001386:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <main+0xa4>)
 8001388:	227c      	movs	r2, #124	@ 0x7c
 800138a:	801a      	strh	r2, [r3, #0]
  DAC_Value2 = (Voff2*10/33)*4095;
 800138c:	4b15      	ldr	r3, [pc, #84]	@ (80013e4 <main+0xa8>)
 800138e:	227c      	movs	r2, #124	@ 0x7c
 8001390:	801a      	strh	r2, [r3, #0]

  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_Value1);
 8001392:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <main+0xa4>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	2200      	movs	r2, #0
 8001398:	2100      	movs	r1, #0
 800139a:	4810      	ldr	r0, [pc, #64]	@ (80013dc <main+0xa0>)
 800139c:	f003 ff66 	bl	800526c <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, DAC_Value2);
 80013a0:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <main+0xa8>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	2200      	movs	r2, #0
 80013a6:	2110      	movs	r1, #16
 80013a8:	480c      	ldr	r0, [pc, #48]	@ (80013dc <main+0xa0>)
 80013aa:	f003 ff5f 	bl	800526c <HAL_DAC_SetValue>

  	  /*ADC Initialization, calibration and setup*/
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 80013ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80013b6:	480c      	ldr	r0, [pc, #48]	@ (80013e8 <main+0xac>)
 80013b8:	f003 fb86 	bl	8004ac8 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Values, 15);
 80013bc:	220f      	movs	r2, #15
 80013be:	490b      	ldr	r1, [pc, #44]	@ (80013ec <main+0xb0>)
 80013c0:	4809      	ldr	r0, [pc, #36]	@ (80013e8 <main+0xac>)
 80013c2:	f001 ff8f 	bl	80032e4 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(ADC_eoc_Flag)
 80013c6:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <main+0xb4>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d0fb      	beq.n	80013c6 <main+0x8a>
	  {
		  MX_BlueNRG_2_UpdateData(R_Values, C_Values, RES_ONLY);
 80013ce:	2201      	movs	r2, #1
 80013d0:	4908      	ldr	r1, [pc, #32]	@ (80013f4 <main+0xb8>)
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <main+0xbc>)
 80013d4:	f7fe ff6a 	bl	80002ac <MX_BlueNRG_2_UpdateData>
	  if(ADC_eoc_Flag)
 80013d8:	e7f5      	b.n	80013c6 <main+0x8a>
 80013da:	bf00      	nop
 80013dc:	20000360 	.word	0x20000360
 80013e0:	200004b4 	.word	0x200004b4
 80013e4:	200004b6 	.word	0x200004b6
 80013e8:	2000025c 	.word	0x2000025c
 80013ec:	200004b8 	.word	0x200004b8
 80013f0:	20000512 	.word	0x20000512
 80013f4:	20000514 	.word	0x20000514
 80013f8:	200004f4 	.word	0x200004f4

080013fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b09e      	sub	sp, #120	@ 0x78
 8001400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001402:	f107 0318 	add.w	r3, r7, #24
 8001406:	2260      	movs	r2, #96	@ 0x60
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f00c fd71 	bl	800def2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001410:	463b      	mov	r3, r7
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
 800141c:	611a      	str	r2, [r3, #16]
 800141e:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001420:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001424:	f006 f82c 	bl	8007480 <HAL_PWREx_ControlVoltageScaling>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <SystemClock_Config+0x36>
  {
    Error_Handler();
 800142e:	f000 fc9d 	bl	8001d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001432:	230b      	movs	r3, #11
 8001434:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001436:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800143a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800143c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001442:	2310      	movs	r3, #16
 8001444:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001446:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800144a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 800144c:	2300      	movs	r3, #0
 800144e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001450:	2302      	movs	r3, #2
 8001452:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001454:	2303      	movs	r3, #3
 8001456:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8001458:	2300      	movs	r3, #0
 800145a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800145c:	2303      	movs	r3, #3
 800145e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001460:	2320      	movs	r3, #32
 8001462:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001464:	2302      	movs	r3, #2
 8001466:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001468:	2302      	movs	r3, #2
 800146a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 800146c:	2302      	movs	r3, #2
 800146e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8001470:	2300      	movs	r3, #0
 8001472:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001478:	f107 0318 	add.w	r3, r7, #24
 800147c:	4618      	mov	r0, r3
 800147e:	f006 f89b 	bl	80075b8 <HAL_RCC_OscConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001488:	f000 fc70 	bl	8001d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800148c:	231f      	movs	r3, #31
 800148e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001490:	2303      	movs	r3, #3
 8001492:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001494:	2300      	movs	r3, #0
 8001496:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014a4:	463b      	mov	r3, r7
 80014a6:	2102      	movs	r1, #2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f006 ff61 	bl	8008370 <HAL_RCC_ClockConfig>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80014b4:	f000 fc5a 	bl	8001d6c <Error_Handler>
  }
}
 80014b8:	bf00      	nop
 80014ba:	3778      	adds	r7, #120	@ 0x78
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b088      	sub	sp, #32
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014c6:	463b      	mov	r3, r7
 80014c8:	2220      	movs	r2, #32
 80014ca:	2100      	movs	r1, #0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f00c fd10 	bl	800def2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014d2:	4b96      	ldr	r3, [pc, #600]	@ (800172c <MX_ADC1_Init+0x26c>)
 80014d4:	4a96      	ldr	r2, [pc, #600]	@ (8001730 <MX_ADC1_Init+0x270>)
 80014d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80014d8:	4b94      	ldr	r3, [pc, #592]	@ (800172c <MX_ADC1_Init+0x26c>)
 80014da:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80014de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 80014e0:	4b92      	ldr	r3, [pc, #584]	@ (800172c <MX_ADC1_Init+0x26c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 80014e6:	4b91      	ldr	r3, [pc, #580]	@ (800172c <MX_ADC1_Init+0x26c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014ec:	4b8f      	ldr	r3, [pc, #572]	@ (800172c <MX_ADC1_Init+0x26c>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80014f2:	4b8e      	ldr	r3, [pc, #568]	@ (800172c <MX_ADC1_Init+0x26c>)
 80014f4:	2208      	movs	r2, #8
 80014f6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 80014f8:	4b8c      	ldr	r3, [pc, #560]	@ (800172c <MX_ADC1_Init+0x26c>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014fe:	4b8b      	ldr	r3, [pc, #556]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001500:	2200      	movs	r2, #0
 8001502:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 15;
 8001506:	4b89      	ldr	r3, [pc, #548]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001508:	220f      	movs	r2, #15
 800150a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800150c:	4b87      	ldr	r3, [pc, #540]	@ (800172c <MX_ADC1_Init+0x26c>)
 800150e:	2200      	movs	r2, #0
 8001510:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001514:	4b85      	ldr	r3, [pc, #532]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001516:	2200      	movs	r2, #0
 8001518:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800151a:	4b84      	ldr	r3, [pc, #528]	@ (800172c <MX_ADC1_Init+0x26c>)
 800151c:	2200      	movs	r2, #0
 800151e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001520:	4b82      	ldr	r3, [pc, #520]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001522:	2200      	movs	r2, #0
 8001524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001528:	4b80      	ldr	r3, [pc, #512]	@ (800172c <MX_ADC1_Init+0x26c>)
 800152a:	2200      	movs	r2, #0
 800152c:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800152e:	4b7f      	ldr	r3, [pc, #508]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001530:	2200      	movs	r2, #0
 8001532:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001534:	4b7d      	ldr	r3, [pc, #500]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001536:	2200      	movs	r2, #0
 8001538:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 800153a:	4b7c      	ldr	r3, [pc, #496]	@ (800172c <MX_ADC1_Init+0x26c>)
 800153c:	2201      	movs	r2, #1
 800153e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001540:	4b7a      	ldr	r3, [pc, #488]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001548:	4878      	ldr	r0, [pc, #480]	@ (800172c <MX_ADC1_Init+0x26c>)
 800154a:	f001 fc01 	bl	8002d50 <HAL_ADC_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001554:	f000 fc0a 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001558:	4b76      	ldr	r3, [pc, #472]	@ (8001734 <MX_ADC1_Init+0x274>)
 800155a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800155c:	2306      	movs	r3, #6
 800155e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLE;
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001564:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001568:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800156a:	2304      	movs	r3, #4
 800156c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	4619      	mov	r1, r3
 8001576:	486d      	ldr	r0, [pc, #436]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001578:	f002 fa2c 	bl	80039d4 <HAL_ADC_ConfigChannel>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001582:	f000 fbf3 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001586:	4b6c      	ldr	r3, [pc, #432]	@ (8001738 <MX_ADC1_Init+0x278>)
 8001588:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800158a:	230c      	movs	r3, #12
 800158c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800158e:	463b      	mov	r3, r7
 8001590:	4619      	mov	r1, r3
 8001592:	4866      	ldr	r0, [pc, #408]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001594:	f002 fa1e 	bl	80039d4 <HAL_ADC_ConfigChannel>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800159e:	f000 fbe5 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015a2:	4b66      	ldr	r3, [pc, #408]	@ (800173c <MX_ADC1_Init+0x27c>)
 80015a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015a6:	2312      	movs	r3, #18
 80015a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015aa:	463b      	mov	r3, r7
 80015ac:	4619      	mov	r1, r3
 80015ae:	485f      	ldr	r0, [pc, #380]	@ (800172c <MX_ADC1_Init+0x26c>)
 80015b0:	f002 fa10 	bl	80039d4 <HAL_ADC_ConfigChannel>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80015ba:	f000 fbd7 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015be:	4b60      	ldr	r3, [pc, #384]	@ (8001740 <MX_ADC1_Init+0x280>)
 80015c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80015c2:	2318      	movs	r3, #24
 80015c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c6:	463b      	mov	r3, r7
 80015c8:	4619      	mov	r1, r3
 80015ca:	4858      	ldr	r0, [pc, #352]	@ (800172c <MX_ADC1_Init+0x26c>)
 80015cc:	f002 fa02 	bl	80039d4 <HAL_ADC_ConfigChannel>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 80015d6:	f000 fbc9 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80015da:	4b5a      	ldr	r3, [pc, #360]	@ (8001744 <MX_ADC1_Init+0x284>)
 80015dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80015de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015e4:	463b      	mov	r3, r7
 80015e6:	4619      	mov	r1, r3
 80015e8:	4850      	ldr	r0, [pc, #320]	@ (800172c <MX_ADC1_Init+0x26c>)
 80015ea:	f002 f9f3 	bl	80039d4 <HAL_ADC_ConfigChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80015f4:	f000 fbba 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80015f8:	4b53      	ldr	r3, [pc, #332]	@ (8001748 <MX_ADC1_Init+0x288>)
 80015fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80015fc:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8001600:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001602:	463b      	mov	r3, r7
 8001604:	4619      	mov	r1, r3
 8001606:	4849      	ldr	r0, [pc, #292]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001608:	f002 f9e4 	bl	80039d4 <HAL_ADC_ConfigChannel>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8001612:	f000 fbab 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001616:	4b4d      	ldr	r3, [pc, #308]	@ (800174c <MX_ADC1_Init+0x28c>)
 8001618:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800161a:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 800161e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001620:	463b      	mov	r3, r7
 8001622:	4619      	mov	r1, r3
 8001624:	4841      	ldr	r0, [pc, #260]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001626:	f002 f9d5 	bl	80039d4 <HAL_ADC_ConfigChannel>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_ADC1_Init+0x174>
  {
    Error_Handler();
 8001630:	f000 fb9c 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001634:	4b46      	ldr	r3, [pc, #280]	@ (8001750 <MX_ADC1_Init+0x290>)
 8001636:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001638:	f44f 7389 	mov.w	r3, #274	@ 0x112
 800163c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800163e:	463b      	mov	r3, r7
 8001640:	4619      	mov	r1, r3
 8001642:	483a      	ldr	r0, [pc, #232]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001644:	f002 f9c6 	bl	80039d4 <HAL_ADC_ConfigChannel>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 800164e:	f000 fb8d 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001652:	4b40      	ldr	r3, [pc, #256]	@ (8001754 <MX_ADC1_Init+0x294>)
 8001654:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001656:	f44f 738c 	mov.w	r3, #280	@ 0x118
 800165a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800165c:	463b      	mov	r3, r7
 800165e:	4619      	mov	r1, r3
 8001660:	4832      	ldr	r0, [pc, #200]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001662:	f002 f9b7 	bl	80039d4 <HAL_ADC_ConfigChannel>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_ADC1_Init+0x1b0>
  {
    Error_Handler();
 800166c:	f000 fb7e 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001670:	4b39      	ldr	r3, [pc, #228]	@ (8001758 <MX_ADC1_Init+0x298>)
 8001672:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8001674:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001678:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800167a:	463b      	mov	r3, r7
 800167c:	4619      	mov	r1, r3
 800167e:	482b      	ldr	r0, [pc, #172]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001680:	f002 f9a8 	bl	80039d4 <HAL_ADC_ConfigChannel>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_ADC1_Init+0x1ce>
  {
    Error_Handler();
 800168a:	f000 fb6f 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800168e:	4b33      	ldr	r3, [pc, #204]	@ (800175c <MX_ADC1_Init+0x29c>)
 8001690:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001692:	f240 2306 	movw	r3, #518	@ 0x206
 8001696:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001698:	463b      	mov	r3, r7
 800169a:	4619      	mov	r1, r3
 800169c:	4823      	ldr	r0, [pc, #140]	@ (800172c <MX_ADC1_Init+0x26c>)
 800169e:	f002 f999 	bl	80039d4 <HAL_ADC_ConfigChannel>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 80016a8:	f000 fb60 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80016ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001760 <MX_ADC1_Init+0x2a0>)
 80016ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 80016b0:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 80016b4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	481c      	ldr	r0, [pc, #112]	@ (800172c <MX_ADC1_Init+0x26c>)
 80016bc:	f002 f98a 	bl	80039d4 <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC1_Init+0x20a>
  {
    Error_Handler();
 80016c6:	f000 fb51 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80016ca:	4b26      	ldr	r3, [pc, #152]	@ (8001764 <MX_ADC1_Init+0x2a4>)
 80016cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_13;
 80016ce:	f240 2312 	movw	r3, #530	@ 0x212
 80016d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d4:	463b      	mov	r3, r7
 80016d6:	4619      	mov	r1, r3
 80016d8:	4814      	ldr	r0, [pc, #80]	@ (800172c <MX_ADC1_Init+0x26c>)
 80016da:	f002 f97b 	bl	80039d4 <HAL_ADC_ConfigChannel>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_ADC1_Init+0x228>
  {
    Error_Handler();
 80016e4:	f000 fb42 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80016e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001768 <MX_ADC1_Init+0x2a8>)
 80016ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_14;
 80016ec:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80016f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f2:	463b      	mov	r3, r7
 80016f4:	4619      	mov	r1, r3
 80016f6:	480d      	ldr	r0, [pc, #52]	@ (800172c <MX_ADC1_Init+0x26c>)
 80016f8:	f002 f96c 	bl	80039d4 <HAL_ADC_ConfigChannel>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_ADC1_Init+0x246>
  {
    Error_Handler();
 8001702:	f000 fb33 	bl	8001d6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001706:	4b19      	ldr	r3, [pc, #100]	@ (800176c <MX_ADC1_Init+0x2ac>)
 8001708:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_15;
 800170a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800170e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001710:	463b      	mov	r3, r7
 8001712:	4619      	mov	r1, r3
 8001714:	4805      	ldr	r0, [pc, #20]	@ (800172c <MX_ADC1_Init+0x26c>)
 8001716:	f002 f95d 	bl	80039d4 <HAL_ADC_ConfigChannel>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_ADC1_Init+0x264>
  {
    Error_Handler();
 8001720:	f000 fb24 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	3720      	adds	r7, #32
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	2000025c 	.word	0x2000025c
 8001730:	42028000 	.word	0x42028000
 8001734:	04000002 	.word	0x04000002
 8001738:	08000004 	.word	0x08000004
 800173c:	0c000008 	.word	0x0c000008
 8001740:	10000010 	.word	0x10000010
 8001744:	14000020 	.word	0x14000020
 8001748:	18000040 	.word	0x18000040
 800174c:	1c000080 	.word	0x1c000080
 8001750:	20000100 	.word	0x20000100
 8001754:	2e000800 	.word	0x2e000800
 8001758:	32001000 	.word	0x32001000
 800175c:	36002000 	.word	0x36002000
 8001760:	3a004000 	.word	0x3a004000
 8001764:	3e008000 	.word	0x3e008000
 8001768:	42010000 	.word	0x42010000
 800176c:	46020000 	.word	0x46020000

08001770 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08e      	sub	sp, #56	@ 0x38
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001776:	f107 0308 	add.w	r3, r7, #8
 800177a:	2230      	movs	r2, #48	@ 0x30
 800177c:	2100      	movs	r1, #0
 800177e:	4618      	mov	r0, r3
 8001780:	f00c fbb7 	bl	800def2 <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 8001784:	2300      	movs	r3, #0
 8001786:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001788:	4b24      	ldr	r3, [pc, #144]	@ (800181c <MX_DAC1_Init+0xac>)
 800178a:	4a25      	ldr	r2, [pc, #148]	@ (8001820 <MX_DAC1_Init+0xb0>)
 800178c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800178e:	4823      	ldr	r0, [pc, #140]	@ (800181c <MX_DAC1_Init+0xac>)
 8001790:	f003 fcde 	bl	8005150 <HAL_DAC_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 800179a:	f000 fae7 	bl	8001d6c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_ENABLE;
 80017aa:	2304      	movs	r3, #4
 80017ac:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80017b6:	2301      	movs	r3, #1
 80017b8:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.DAC_SampleAndHoldConfig.DAC_SampleTime = 11;
 80017be:	230b      	movs	r3, #11
 80017c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.DAC_SampleAndHoldConfig.DAC_HoldTime = 62;
 80017c2:	233e      	movs	r3, #62	@ 0x3e
 80017c4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.DAC_SampleAndHoldConfig.DAC_RefreshTime = 4;
 80017c6:	2304      	movs	r3, #4
 80017c8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80017ca:	f107 0308 	add.w	r3, r7, #8
 80017ce:	2200      	movs	r2, #0
 80017d0:	4619      	mov	r1, r3
 80017d2:	4812      	ldr	r0, [pc, #72]	@ (800181c <MX_DAC1_Init+0xac>)
 80017d4:	f003 fd78 	bl	80052c8 <HAL_DAC_ConfigChannel>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 80017de:	f000 fac5 	bl	8001d6c <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4619      	mov	r1, r3
 80017ea:	480c      	ldr	r0, [pc, #48]	@ (800181c <MX_DAC1_Init+0xac>)
 80017ec:	f003 ff0c 	bl	8005608 <HAL_DACEx_SetConfigAutonomousMode>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_DAC1_Init+0x8a>
  {
    Error_Handler();
 80017f6:	f000 fab9 	bl	8001d6c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80017fa:	f107 0308 	add.w	r3, r7, #8
 80017fe:	2210      	movs	r2, #16
 8001800:	4619      	mov	r1, r3
 8001802:	4806      	ldr	r0, [pc, #24]	@ (800181c <MX_DAC1_Init+0xac>)
 8001804:	f003 fd60 	bl	80052c8 <HAL_DAC_ConfigChannel>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_DAC1_Init+0xa2>
  {
    Error_Handler();
 800180e:	f000 faad 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	3738      	adds	r7, #56	@ 0x38
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000360 	.word	0x20000360
 8001820:	46021800 	.word	0x46021800

08001824 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001828:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 800182a:	4a20      	ldr	r2, [pc, #128]	@ (80018ac <MX_FDCAN1_Init+0x88>)
 800182c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800182e:	4b1e      	ldr	r3, [pc, #120]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001830:	2200      	movs	r2, #0
 8001832:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001834:	4b1c      	ldr	r3, [pc, #112]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001836:	2200      	movs	r2, #0
 8001838:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800183a:	4b1b      	ldr	r3, [pc, #108]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 800183c:	2200      	movs	r2, #0
 800183e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001840:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001842:	2200      	movs	r2, #0
 8001844:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001846:	4b18      	ldr	r3, [pc, #96]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001848:	2200      	movs	r2, #0
 800184a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800184c:	4b16      	ldr	r3, [pc, #88]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 800184e:	2200      	movs	r2, #0
 8001850:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001852:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001854:	2204      	movs	r2, #4
 8001856:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001858:	4b13      	ldr	r3, [pc, #76]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 800185a:	2201      	movs	r2, #1
 800185c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800185e:	4b12      	ldr	r3, [pc, #72]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001860:	220d      	movs	r2, #13
 8001862:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001864:	4b10      	ldr	r3, [pc, #64]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001866:	2202      	movs	r2, #2
 8001868:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800186a:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 800186c:	2201      	movs	r2, #1
 800186e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001870:	4b0d      	ldr	r3, [pc, #52]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001872:	2201      	movs	r2, #1
 8001874:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001876:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001878:	2201      	movs	r2, #1
 800187a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800187c:	4b0a      	ldr	r3, [pc, #40]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 800187e:	2201      	movs	r2, #1
 8001880:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001882:	4b09      	ldr	r3, [pc, #36]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001884:	2200      	movs	r2, #0
 8001886:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001888:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 800188a:	2200      	movs	r2, #0
 800188c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800188e:	4b06      	ldr	r3, [pc, #24]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001890:	2200      	movs	r2, #0
 8001892:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001894:	4804      	ldr	r0, [pc, #16]	@ (80018a8 <MX_FDCAN1_Init+0x84>)
 8001896:	f004 ff69 	bl	800676c <HAL_FDCAN_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80018a0:	f000 fa64 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000374 	.word	0x20000374
 80018ac:	4000a400 	.word	0x4000a400

080018b0 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80018b6:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <MX_GPDMA1_Init+0x3c>)
 80018b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018bc:	4a0b      	ldr	r2, [pc, #44]	@ (80018ec <MX_GPDMA1_Init+0x3c>)
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80018c6:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <MX_GPDMA1_Init+0x3c>)
 80018c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 80018d4:	2200      	movs	r2, #0
 80018d6:	2100      	movs	r1, #0
 80018d8:	201d      	movs	r0, #29
 80018da:	f003 fb4f 	bl	8004f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 80018de:	201d      	movs	r0, #29
 80018e0:	f003 fb66 	bl	8004fb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	46020c00 	.word	0x46020c00

080018f0 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80018f4:	f005 fdb4 	bl	8007460 <HAL_ICACHE_Enable>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80018fe:	f000 fa35 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001918:	4b31      	ldr	r3, [pc, #196]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800191a:	4a32      	ldr	r2, [pc, #200]	@ (80019e4 <MX_SPI2_Init+0xdc>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800191e:	4b30      	ldr	r3, [pc, #192]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001920:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001924:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	4b2e      	ldr	r3, [pc, #184]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	4b2c      	ldr	r3, [pc, #176]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800192e:	2207      	movs	r2, #7
 8001930:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001932:	4b2b      	ldr	r3, [pc, #172]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001938:	4b29      	ldr	r3, [pc, #164]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800193a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800193e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001940:	4b27      	ldr	r3, [pc, #156]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001942:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001946:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001948:	4b25      	ldr	r3, [pc, #148]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800194a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800194e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001950:	4b23      	ldr	r3, [pc, #140]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001952:	2200      	movs	r2, #0
 8001954:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001956:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001958:	2200      	movs	r2, #0
 800195a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800195c:	4b20      	ldr	r3, [pc, #128]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800195e:	2200      	movs	r2, #0
 8001960:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001962:	4b1f      	ldr	r3, [pc, #124]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001964:	2207      	movs	r2, #7
 8001966:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001968:	4b1d      	ldr	r3, [pc, #116]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800196a:	2200      	movs	r2, #0
 800196c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800196e:	4b1c      	ldr	r3, [pc, #112]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001970:	2200      	movs	r2, #0
 8001972:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001974:	4b1a      	ldr	r3, [pc, #104]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001976:	2200      	movs	r2, #0
 8001978:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800197a:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800197c:	2200      	movs	r2, #0
 800197e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001980:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001982:	2200      	movs	r2, #0
 8001984:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001986:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001988:	2200      	movs	r2, #0
 800198a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800198e:	2200      	movs	r2, #0
 8001990:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001992:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 8001994:	2200      	movs	r2, #0
 8001996:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001998:	4b11      	ldr	r3, [pc, #68]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 800199a:	2200      	movs	r2, #0
 800199c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800199e:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80019a4:	480e      	ldr	r0, [pc, #56]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 80019a6:	f007 ff4f 	bl	8009848 <HAL_SPI_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 80019b0:	f000 f9dc 	bl	8001d6c <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80019b8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80019bc:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80019be:	2300      	movs	r3, #0
 80019c0:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	4619      	mov	r1, r3
 80019c6:	4806      	ldr	r0, [pc, #24]	@ (80019e0 <MX_SPI2_Init+0xd8>)
 80019c8:	f008 fecb 	bl	800a762 <HAL_SPIEx_SetConfigAutonomousMode>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 80019d2:	f000 f9cb 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200003d8 	.word	0x200003d8
 80019e4:	40003800 	.word	0x40003800

080019e8 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80019ec:	4b10      	ldr	r3, [pc, #64]	@ (8001a30 <MX_TIM17_Init+0x48>)
 80019ee:	4a11      	ldr	r2, [pc, #68]	@ (8001a34 <MX_TIM17_Init+0x4c>)
 80019f0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 6400-1;
 80019f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a30 <MX_TIM17_Init+0x48>)
 80019f4:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80019f8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001a30 <MX_TIM17_Init+0x48>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 8001a00:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <MX_TIM17_Init+0x48>)
 8001a02:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001a06:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a08:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <MX_TIM17_Init+0x48>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001a0e:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <MX_TIM17_Init+0x48>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a14:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <MX_TIM17_Init+0x48>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001a1a:	4805      	ldr	r0, [pc, #20]	@ (8001a30 <MX_TIM17_Init+0x48>)
 8001a1c:	f008 fee2 	bl	800a7e4 <HAL_TIM_Base_Init>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8001a26:	f000 f9a1 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000468 	.word	0x20000468
 8001a34:	40014800 	.word	0x40014800

08001a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	@ 0x28
 8001a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
 8001a4c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4e:	4b97      	ldr	r3, [pc, #604]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a54:	4a95      	ldr	r2, [pc, #596]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a5e:	4b93      	ldr	r3, [pc, #588]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a6c:	4b8f      	ldr	r3, [pc, #572]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a72:	4a8e      	ldr	r2, [pc, #568]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a78:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a7c:	4b8b      	ldr	r3, [pc, #556]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	4b88      	ldr	r3, [pc, #544]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a90:	4a86      	ldr	r2, [pc, #536]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a9a:	4b84      	ldr	r3, [pc, #528]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	60bb      	str	r3, [r7, #8]
 8001aa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa8:	4b80      	ldr	r3, [pc, #512]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001aaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aae:	4a7f      	ldr	r2, [pc, #508]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001ab0:	f043 0302 	orr.w	r3, r3, #2
 8001ab4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ab8:	4b7c      	ldr	r3, [pc, #496]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ac6:	4b79      	ldr	r3, [pc, #484]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001acc:	4a77      	ldr	r2, [pc, #476]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001ace:	f043 0308 	orr.w	r3, r3, #8
 8001ad2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ad6:	4b75      	ldr	r3, [pc, #468]	@ (8001cac <MX_GPIO_Init+0x274>)
 8001ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001adc:	f003 0308 	and.w	r3, r3, #8
 8001ae0:	603b      	str	r3, [r7, #0]
 8001ae2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_CE_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f44f 5127 	mov.w	r1, #10688	@ 0x29c0
 8001aea:	4871      	ldr	r0, [pc, #452]	@ (8001cb0 <MX_GPIO_Init+0x278>)
 8001aec:	f005 fc64 	bl	80073b8 <HAL_GPIO_WritePin>
                          |LED_Ind_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_TE_Pin|Unused1_Pin|Unused4_Pin|Unused5_Pin
 8001af0:	2200      	movs	r2, #0
 8001af2:	f44f 4156 	mov.w	r1, #54784	@ 0xd600
 8001af6:	486e      	ldr	r0, [pc, #440]	@ (8001cb0 <MX_GPIO_Init+0x278>)
 8001af8:	f005 fc5e 	bl	80073b8 <HAL_GPIO_WritePin>
                          |Unused6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Unused2_Pin|Unused3_Pin|P_SEL_Pin|P_PROG2_Pin, GPIO_PIN_RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	f44f 51b8 	mov.w	r1, #5888	@ 0x1700
 8001b02:	486c      	ldr	r0, [pc, #432]	@ (8001cb4 <MX_GPIO_Init+0x27c>)
 8001b04:	f005 fc58 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b0e:	486a      	ldr	r0, [pc, #424]	@ (8001cb8 <MX_GPIO_Init+0x280>)
 8001b10:	f005 fc52 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	2104      	movs	r1, #4
 8001b18:	4868      	ldr	r0, [pc, #416]	@ (8001cbc <MX_GPIO_Init+0x284>)
 8001b1a:	f005 fc4d 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 8001b1e:	2201      	movs	r2, #1
 8001b20:	2180      	movs	r1, #128	@ 0x80
 8001b22:	4864      	ldr	r0, [pc, #400]	@ (8001cb4 <MX_GPIO_Init+0x27c>)
 8001b24:	f005 fc48 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P_CE_Pin */
  GPIO_InitStruct.Pin = P_CE_Pin;
 8001b28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b32:	2301      	movs	r3, #1
 8001b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b36:	2300      	movs	r3, #0
 8001b38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_CE_GPIO_Port, &GPIO_InitStruct);
 8001b3a:	f107 0314 	add.w	r3, r7, #20
 8001b3e:	4619      	mov	r1, r3
 8001b40:	485b      	ldr	r0, [pc, #364]	@ (8001cb0 <MX_GPIO_Init+0x278>)
 8001b42:	f005 f963 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : P_TE_Pin */
  GPIO_InitStruct.Pin = P_TE_Pin;
 8001b46:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b50:	2302      	movs	r3, #2
 8001b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b54:	2300      	movs	r3, #0
 8001b56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_TE_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4854      	ldr	r0, [pc, #336]	@ (8001cb0 <MX_GPIO_Init+0x278>)
 8001b60:	f005 f954 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused1_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           Unused4_Pin Unused5_Pin Unused6_Pin */
  GPIO_InitStruct.Pin = Unused1_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8001b64:	f249 73c0 	movw	r3, #38848	@ 0x97c0
 8001b68:	617b      	str	r3, [r7, #20]
                          |Unused4_Pin|Unused5_Pin|Unused6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	484c      	ldr	r0, [pc, #304]	@ (8001cb0 <MX_GPIO_Init+0x278>)
 8001b7e:	f005 f945 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused2_Pin Unused3_Pin */
  GPIO_InitStruct.Pin = Unused2_Pin|Unused3_Pin;
 8001b82:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b90:	2300      	movs	r3, #0
 8001b92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4846      	ldr	r0, [pc, #280]	@ (8001cb4 <MX_GPIO_Init+0x27c>)
 8001b9c:	f005 f936 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_INTN_Pin C2_INTN_Pin C3_INTN_Pin */
  GPIO_InitStruct.Pin = C1_INTN_Pin|C2_INTN_Pin|C3_INTN_Pin;
 8001ba0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001ba4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ba6:	4b46      	ldr	r3, [pc, #280]	@ (8001cc0 <MX_GPIO_Init+0x288>)
 8001ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4840      	ldr	r0, [pc, #256]	@ (8001cb8 <MX_GPIO_Init+0x280>)
 8001bb6:	f005 f929 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_STB_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin;
 8001bba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_STB_GPIO_Port, &GPIO_InitStruct);
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4839      	ldr	r0, [pc, #228]	@ (8001cb8 <MX_GPIO_Init+0x280>)
 8001bd4:	f005 f91a 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Ind_Pin */
  GPIO_InitStruct.Pin = LED_Ind_Pin;
 8001bd8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001bdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001bde:	2311      	movs	r3, #17
 8001be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be6:	2300      	movs	r3, #0
 8001be8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Ind_GPIO_Port, &GPIO_InitStruct);
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	4619      	mov	r1, r3
 8001bf0:	482f      	ldr	r0, [pc, #188]	@ (8001cb0 <MX_GPIO_Init+0x278>)
 8001bf2:	f005 f90b 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c02:	2300      	movs	r3, #0
 8001c04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001c06:	f107 0314 	add.w	r3, r7, #20
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	482b      	ldr	r0, [pc, #172]	@ (8001cbc <MX_GPIO_Init+0x284>)
 8001c0e:	f005 f8fd 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_EXTI_Pin */
  GPIO_InitStruct.Pin = BLE_EXTI_Pin;
 8001c12:	2340      	movs	r3, #64	@ 0x40
 8001c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c16:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc4 <MX_GPIO_Init+0x28c>)
 8001c18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001c1e:	f107 0314 	add.w	r3, r7, #20
 8001c22:	4619      	mov	r1, r3
 8001c24:	4823      	ldr	r0, [pc, #140]	@ (8001cb4 <MX_GPIO_Init+0x27c>)
 8001c26:	f005 f8f1 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_RST_Pin */
  GPIO_InitStruct.Pin = BLE_RST_Pin;
 8001c2a:	2380      	movs	r3, #128	@ 0x80
 8001c2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c2e:	2311      	movs	r3, #17
 8001c30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_RST_GPIO_Port, &GPIO_InitStruct);
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	4619      	mov	r1, r3
 8001c40:	481c      	ldr	r0, [pc, #112]	@ (8001cb4 <MX_GPIO_Init+0x27c>)
 8001c42:	f005 f8e3 	bl	8006e0c <HAL_GPIO_Init>

  /*Configure GPIO pins : P_SEL_Pin P_PROG2_Pin */
  GPIO_InitStruct.Pin = P_SEL_Pin|P_PROG2_Pin;
 8001c46:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c50:	2302      	movs	r3, #2
 8001c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c54:	2300      	movs	r3, #0
 8001c56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4815      	ldr	r0, [pc, #84]	@ (8001cb4 <MX_GPIO_Init+0x27c>)
 8001c60:	f005 f8d4 	bl	8006e0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2100      	movs	r1, #0
 8001c68:	2011      	movs	r0, #17
 8001c6a:	f003 f987 	bl	8004f7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8001c6e:	2011      	movs	r0, #17
 8001c70:	f003 f99e 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI8_IRQn, 0, 0);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2100      	movs	r1, #0
 8001c78:	2013      	movs	r0, #19
 8001c7a:	f003 f97f 	bl	8004f7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI8_IRQn);
 8001c7e:	2013      	movs	r0, #19
 8001c80:	f003 f996 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_IRQn, 0, 0);
 8001c84:	2200      	movs	r2, #0
 8001c86:	2100      	movs	r1, #0
 8001c88:	2014      	movs	r0, #20
 8001c8a:	f003 f977 	bl	8004f7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_IRQn);
 8001c8e:	2014      	movs	r0, #20
 8001c90:	f003 f98e 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI10_IRQn, 0, 0);
 8001c94:	2200      	movs	r2, #0
 8001c96:	2100      	movs	r1, #0
 8001c98:	2015      	movs	r0, #21
 8001c9a:	f003 f96f 	bl	8004f7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI10_IRQn);
 8001c9e:	2015      	movs	r0, #21
 8001ca0:	f003 f986 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ca4:	bf00      	nop
 8001ca6:	3728      	adds	r7, #40	@ 0x28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	46020c00 	.word	0x46020c00
 8001cb0:	42020800 	.word	0x42020800
 8001cb4:	42020400 	.word	0x42020400
 8001cb8:	42020000 	.word	0x42020000
 8001cbc:	42020c00 	.word	0x42020c00
 8001cc0:	10210000 	.word	0x10210000
 8001cc4:	10110000 	.word	0x10110000

08001cc8 <P_Charger_Init>:

/* USER CODE BEGIN 4 */

static void P_Charger_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
	if(P_SEL == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_SEL_Pin, GPIO_PIN_RESET);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cd2:	480b      	ldr	r0, [pc, #44]	@ (8001d00 <P_Charger_Init+0x38>)
 8001cd4:	f005 fb70 	bl	80073b8 <HAL_GPIO_WritePin>
	if(P_PROG2 == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_RESET);
	}else if(P_PROG2 == 1)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_SET);
 8001cd8:	2201      	movs	r2, #1
 8001cda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cde:	4808      	ldr	r0, [pc, #32]	@ (8001d00 <P_Charger_Init+0x38>)
 8001ce0:	f005 fb6a 	bl	80073b8 <HAL_GPIO_WritePin>
	if(P_TE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_SET);
	}else if(P_TE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_RESET);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cea:	4806      	ldr	r0, [pc, #24]	@ (8001d04 <P_Charger_Init+0x3c>)
 8001cec:	f005 fb64 	bl	80073b8 <HAL_GPIO_WritePin>
	if(P_CE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_RESET);
	}else if(P_CE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_SET);
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cf6:	4803      	ldr	r0, [pc, #12]	@ (8001d04 <P_Charger_Init+0x3c>)
 8001cf8:	f005 fb5e 	bl	80073b8 <HAL_GPIO_WritePin>
	}
}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	42020400 	.word	0x42020400
 8001d04:	42020800 	.word	0x42020800

08001d08 <CAN_Transceiver_Init>:

static void CAN_Transceiver_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
	if(CAN_ON == 0)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d12:	4802      	ldr	r0, [pc, #8]	@ (8001d1c <CAN_Transceiver_Init+0x14>)
 8001d14:	f005 fb50 	bl	80073b8 <HAL_GPIO_WritePin>
	}else if(CAN_ON == 1)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_RESET);
	}
}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	42020000 	.word	0x42020000

08001d20 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef * hadc)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	for(int i=0;i<15;i++)
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	e00b      	b.n	8001d46 <HAL_ADC_ConvCpltCallback+0x26>
	{
		R_Values[i] = (uint16_t)ADC_Values[i];
 8001d2e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d60 <HAL_ADC_ConvCpltCallback+0x40>)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d36:	b299      	uxth	r1, r3
 8001d38:	4a0a      	ldr	r2, [pc, #40]	@ (8001d64 <HAL_ADC_ConvCpltCallback+0x44>)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<15;i++)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	3301      	adds	r3, #1
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2b0e      	cmp	r3, #14
 8001d4a:	ddf0      	ble.n	8001d2e <HAL_ADC_ConvCpltCallback+0xe>
	}
	ADC_eoc_Flag = 1;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_ADC_ConvCpltCallback+0x48>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]
}
 8001d52:	bf00      	nop
 8001d54:	3714      	adds	r7, #20
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	200004b8 	.word	0x200004b8
 8001d64:	200004f4 	.word	0x200004f4
 8001d68:	20000512 	.word	0x20000512

08001d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d70:	b672      	cpsid	i
}
 8001d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d74:	bf00      	nop
 8001d76:	e7fd      	b.n	8001d74 <Error_Handler+0x8>

08001d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001da8 <HAL_MspInit+0x30>)
 8001d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d84:	4a08      	ldr	r2, [pc, #32]	@ (8001da8 <HAL_MspInit+0x30>)
 8001d86:	f043 0304 	orr.w	r3, r3, #4
 8001d8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001d8e:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <HAL_MspInit+0x30>)
 8001d90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	607b      	str	r3, [r7, #4]
 8001d9a:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8001d9c:	f005 fbfc 	bl	8007598 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	46020c00 	.word	0x46020c00

08001dac <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b0bc      	sub	sp, #240	@ 0xf0
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dc4:	f107 0318 	add.w	r3, r7, #24
 8001dc8:	22c0      	movs	r2, #192	@ 0xc0
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f00c f890 	bl	800def2 <memset>
  if(hadc->Instance==ADC1)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a67      	ldr	r2, [pc, #412]	@ (8001f74 <HAL_ADC_MspInit+0x1c8>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	f040 80c7 	bne.w	8001f6c <HAL_ADC_MspInit+0x1c0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001dde:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001de2:	f04f 0300 	mov.w	r3, #0
 8001de6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 8001dea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001df2:	f107 0318 	add.w	r3, r7, #24
 8001df6:	4618      	mov	r0, r3
 8001df8:	f006 fe52 	bl	8008aa0 <HAL_RCCEx_PeriphCLKConfig>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 8001e02:	f7ff ffb3 	bl	8001d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001e06:	4b5c      	ldr	r3, [pc, #368]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e0c:	4a5a      	ldr	r2, [pc, #360]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e16:	4b58      	ldr	r3, [pc, #352]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e24:	4b54      	ldr	r3, [pc, #336]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e2a:	4a53      	ldr	r2, [pc, #332]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e2c:	f043 0304 	orr.w	r3, r3, #4
 8001e30:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e34:	4b50      	ldr	r3, [pc, #320]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e3a:	f003 0304 	and.w	r3, r3, #4
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e42:	4b4d      	ldr	r3, [pc, #308]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e48:	4a4b      	ldr	r2, [pc, #300]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e52:	4b49      	ldr	r3, [pc, #292]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e60:	4b45      	ldr	r3, [pc, #276]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e66:	4a44      	ldr	r2, [pc, #272]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e70:	4b41      	ldr	r3, [pc, #260]	@ (8001f78 <HAL_ADC_MspInit+0x1cc>)
 8001e72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    PB2     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e7e:	233f      	movs	r3, #63	@ 0x3f
 8001e80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e84:	2303      	movs	r3, #3
 8001e86:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e90:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001e94:	4619      	mov	r1, r3
 8001e96:	4839      	ldr	r0, [pc, #228]	@ (8001f7c <HAL_ADC_MspInit+0x1d0>)
 8001e98:	f004 ffb8 	bl	8006e0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e9c:	23cf      	movs	r3, #207	@ 0xcf
 8001e9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eae:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4832      	ldr	r0, [pc, #200]	@ (8001f80 <HAL_ADC_MspInit+0x1d4>)
 8001eb6:	f004 ffa9 	bl	8006e0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001eba:	2307      	movs	r3, #7
 8001ebc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	482c      	ldr	r0, [pc, #176]	@ (8001f84 <HAL_ADC_MspInit+0x1d8>)
 8001ed4:	f004 ff9a 	bl	8006e0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001eda:	4a2c      	ldr	r2, [pc, #176]	@ (8001f8c <HAL_ADC_MspInit+0x1e0>)
 8001edc:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_ADC1;
 8001ede:	4b2a      	ldr	r3, [pc, #168]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001ee4:	4b28      	ldr	r3, [pc, #160]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001eea:	4b27      	ldr	r3, [pc, #156]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8001ef0:	4b25      	ldr	r3, [pc, #148]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8001ef6:	4b24      	ldr	r3, [pc, #144]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 8001efc:	4b22      	ldr	r3, [pc, #136]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001efe:	2201      	movs	r2, #1
 8001f00:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8001f02:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f04:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f08:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8001f10:	4b1d      	ldr	r3, [pc, #116]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8001f16:	4b1c      	ldr	r3, [pc, #112]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8001f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001f22:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8001f28:	4b17      	ldr	r3, [pc, #92]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001f2e:	4816      	ldr	r0, [pc, #88]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f30:	f003 fba2 	bl	8005678 <HAL_DMA_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_ADC_MspInit+0x192>
    {
      Error_Handler();
 8001f3a:	f7ff ff17 	bl	8001d6c <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a11      	ldr	r2, [pc, #68]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f42:	671a      	str	r2, [r3, #112]	@ 0x70
 8001f44:	4a10      	ldr	r2, [pc, #64]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001f4a:	2110      	movs	r1, #16
 8001f4c:	480e      	ldr	r0, [pc, #56]	@ (8001f88 <HAL_ADC_MspInit+0x1dc>)
 8001f4e:	f003 febf 	bl	8005cd0 <HAL_DMA_ConfigChannelAttributes>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <HAL_ADC_MspInit+0x1b0>
    {
      Error_Handler();
 8001f58:	f7ff ff08 	bl	8001d6c <Error_Handler>
    }

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2100      	movs	r1, #0
 8001f60:	2025      	movs	r0, #37	@ 0x25
 8001f62:	f003 f80b 	bl	8004f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001f66:	2025      	movs	r0, #37	@ 0x25
 8001f68:	f003 f822 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f6c:	bf00      	nop
 8001f6e:	37f0      	adds	r7, #240	@ 0xf0
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	42028000 	.word	0x42028000
 8001f78:	46020c00 	.word	0x46020c00
 8001f7c:	42020800 	.word	0x42020800
 8001f80:	42020000 	.word	0x42020000
 8001f84:	42020400 	.word	0x42020400
 8001f88:	200002e8 	.word	0x200002e8
 8001f8c:	40020050 	.word	0x40020050

08001f90 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b0ba      	sub	sp, #232	@ 0xe8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fa8:	f107 0310 	add.w	r3, r7, #16
 8001fac:	22c0      	movs	r2, #192	@ 0xc0
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f00b ff9e 	bl	800def2 <memset>
  if(hdac->Instance==DAC1)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a25      	ldr	r2, [pc, #148]	@ (8002050 <HAL_DAC_MspInit+0xc0>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d143      	bne.n	8002048 <HAL_DAC_MspInit+0xb8>

    /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC|RCC_PERIPHCLK_DAC1;
 8001fc0:	4a24      	ldr	r2, [pc, #144]	@ (8002054 <HAL_DAC_MspInit+0xc4>)
 8001fc2:	f04f 0300 	mov.w	r3, #0
 8001fc6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 8001fca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    PeriphClkInit.Dac1ClockSelection = RCC_DAC1CLKSOURCE_LSI;
 8001fd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fd6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fda:	f107 0310 	add.w	r3, r7, #16
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f006 fd5e 	bl	8008aa0 <HAL_RCCEx_PeriphCLKConfig>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_DAC_MspInit+0x5e>
    {
      Error_Handler();
 8001fea:	f7ff febf 	bl	8001d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001fee:	4b1a      	ldr	r3, [pc, #104]	@ (8002058 <HAL_DAC_MspInit+0xc8>)
 8001ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ff4:	4a18      	ldr	r2, [pc, #96]	@ (8002058 <HAL_DAC_MspInit+0xc8>)
 8001ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ffa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ffe:	4b16      	ldr	r3, [pc, #88]	@ (8002058 <HAL_DAC_MspInit+0xc8>)
 8002000:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200c:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <HAL_DAC_MspInit+0xc8>)
 800200e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002012:	4a11      	ldr	r2, [pc, #68]	@ (8002058 <HAL_DAC_MspInit+0xc8>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800201c:	4b0e      	ldr	r3, [pc, #56]	@ (8002058 <HAL_DAC_MspInit+0xc8>)
 800201e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	60bb      	str	r3, [r7, #8]
 8002028:	68bb      	ldr	r3, [r7, #8]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800202a:	2330      	movs	r3, #48	@ 0x30
 800202c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002030:	2303      	movs	r3, #3
 8002032:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002040:	4619      	mov	r1, r3
 8002042:	4806      	ldr	r0, [pc, #24]	@ (800205c <HAL_DAC_MspInit+0xcc>)
 8002044:	f004 fee2 	bl	8006e0c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002048:	bf00      	nop
 800204a:	37e8      	adds	r7, #232	@ 0xe8
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	46021800 	.word	0x46021800
 8002054:	10008000 	.word	0x10008000
 8002058:	46020c00 	.word	0x46020c00
 800205c:	42020000 	.word	0x42020000

08002060 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b0ba      	sub	sp, #232	@ 0xe8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	22c0      	movs	r2, #192	@ 0xc0
 800207e:	2100      	movs	r1, #0
 8002080:	4618      	mov	r0, r3
 8002082:	f00b ff36 	bl	800def2 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a2f      	ldr	r2, [pc, #188]	@ (8002148 <HAL_FDCAN_MspInit+0xe8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d157      	bne.n	8002140 <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 8002090:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002094:	f04f 0300 	mov.w	r3, #0
 8002098:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 800209c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020a4:	f107 0310 	add.w	r3, r7, #16
 80020a8:	4618      	mov	r0, r3
 80020aa:	f006 fcf9 	bl	8008aa0 <HAL_RCCEx_PeriphCLKConfig>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80020b4:	f7ff fe5a 	bl	8001d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 80020b8:	4b24      	ldr	r3, [pc, #144]	@ (800214c <HAL_FDCAN_MspInit+0xec>)
 80020ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80020be:	4a23      	ldr	r2, [pc, #140]	@ (800214c <HAL_FDCAN_MspInit+0xec>)
 80020c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020c4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 80020c8:	4b20      	ldr	r3, [pc, #128]	@ (800214c <HAL_FDCAN_MspInit+0xec>)
 80020ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80020ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d6:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <HAL_FDCAN_MspInit+0xec>)
 80020d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020dc:	4a1b      	ldr	r2, [pc, #108]	@ (800214c <HAL_FDCAN_MspInit+0xec>)
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020e6:	4b19      	ldr	r3, [pc, #100]	@ (800214c <HAL_FDCAN_MspInit+0xec>)
 80020e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80020f4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80020f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	2300      	movs	r3, #0
 800210a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800210e:	2309      	movs	r3, #9
 8002110:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002114:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002118:	4619      	mov	r1, r3
 800211a:	480d      	ldr	r0, [pc, #52]	@ (8002150 <HAL_FDCAN_MspInit+0xf0>)
 800211c:	f004 fe76 	bl	8006e0c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002120:	2200      	movs	r2, #0
 8002122:	2100      	movs	r1, #0
 8002124:	2027      	movs	r0, #39	@ 0x27
 8002126:	f002 ff29 	bl	8004f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800212a:	2027      	movs	r0, #39	@ 0x27
 800212c:	f002 ff40 	bl	8004fb0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8002130:	2200      	movs	r2, #0
 8002132:	2100      	movs	r1, #0
 8002134:	2028      	movs	r0, #40	@ 0x28
 8002136:	f002 ff21 	bl	8004f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800213a:	2028      	movs	r0, #40	@ 0x28
 800213c:	f002 ff38 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8002140:	bf00      	nop
 8002142:	37e8      	adds	r7, #232	@ 0xe8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	4000a400 	.word	0x4000a400
 800214c:	46020c00 	.word	0x46020c00
 8002150:	42020000 	.word	0x42020000

08002154 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b0ba      	sub	sp, #232	@ 0xe8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800216c:	f107 0310 	add.w	r3, r7, #16
 8002170:	22c0      	movs	r2, #192	@ 0xc0
 8002172:	2100      	movs	r1, #0
 8002174:	4618      	mov	r0, r3
 8002176:	f00b febc 	bl	800def2 <memset>
  if(hspi->Instance==SPI2)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a2b      	ldr	r2, [pc, #172]	@ (800222c <HAL_SPI_MspInit+0xd8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d14f      	bne.n	8002224 <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002184:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002188:	f04f 0300 	mov.w	r3, #0
 800218c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8002190:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002194:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002198:	f107 0310 	add.w	r3, r7, #16
 800219c:	4618      	mov	r0, r3
 800219e:	f006 fc7f 	bl	8008aa0 <HAL_RCCEx_PeriphCLKConfig>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80021a8:	f7ff fde0 	bl	8001d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80021ac:	4b20      	ldr	r3, [pc, #128]	@ (8002230 <HAL_SPI_MspInit+0xdc>)
 80021ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002230 <HAL_SPI_MspInit+0xdc>)
 80021b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021b8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80021bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002230 <HAL_SPI_MspInit+0xdc>)
 80021be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ca:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <HAL_SPI_MspInit+0xdc>)
 80021cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021d0:	4a17      	ldr	r2, [pc, #92]	@ (8002230 <HAL_SPI_MspInit+0xdc>)
 80021d2:	f043 0302 	orr.w	r3, r3, #2
 80021d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021da:	4b15      	ldr	r3, [pc, #84]	@ (8002230 <HAL_SPI_MspInit+0xdc>)
 80021dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80021e8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80021ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002202:	2305      	movs	r3, #5
 8002204:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002208:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800220c:	4619      	mov	r1, r3
 800220e:	4809      	ldr	r0, [pc, #36]	@ (8002234 <HAL_SPI_MspInit+0xe0>)
 8002210:	f004 fdfc 	bl	8006e0c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002214:	2200      	movs	r2, #0
 8002216:	2100      	movs	r1, #0
 8002218:	203c      	movs	r0, #60	@ 0x3c
 800221a:	f002 feaf 	bl	8004f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800221e:	203c      	movs	r0, #60	@ 0x3c
 8002220:	f002 fec6 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002224:	bf00      	nop
 8002226:	37e8      	adds	r7, #232	@ 0xe8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40003800 	.word	0x40003800
 8002230:	46020c00 	.word	0x46020c00
 8002234:	42020400 	.word	0x42020400

08002238 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a0e      	ldr	r2, [pc, #56]	@ (8002280 <HAL_TIM_Base_MspInit+0x48>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d116      	bne.n	8002278 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800224a:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <HAL_TIM_Base_MspInit+0x4c>)
 800224c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002250:	4a0c      	ldr	r2, [pc, #48]	@ (8002284 <HAL_TIM_Base_MspInit+0x4c>)
 8002252:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002256:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800225a:	4b0a      	ldr	r3, [pc, #40]	@ (8002284 <HAL_TIM_Base_MspInit+0x4c>)
 800225c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002260:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8002268:	2200      	movs	r2, #0
 800226a:	2100      	movs	r1, #0
 800226c:	2047      	movs	r0, #71	@ 0x47
 800226e:	f002 fe85 	bl	8004f7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002272:	2047      	movs	r0, #71	@ 0x47
 8002274:	f002 fe9c 	bl	8004fb0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8002278:	bf00      	nop
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40014800 	.word	0x40014800
 8002284:	46020c00 	.word	0x46020c00

08002288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <NMI_Handler+0x4>

08002290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <HardFault_Handler+0x4>

08002298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <MemManage_Handler+0x4>

080022a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <BusFault_Handler+0x4>

080022a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022ac:	bf00      	nop
 80022ae:	e7fd      	b.n	80022ac <UsageFault_Handler+0x4>

080022b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022be:	b480      	push	{r7}
 80022c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022de:	f000 f973 	bl	80025c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <EXTI6_IRQHandler+0x10>)
 80022ee:	f004 f9f5 	bl	80066dc <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200000bc 	.word	0x200000bc

080022fc <EXTI8_IRQHandler>:

/**
  * @brief This function handles EXTI Line8 interrupt.
  */
void EXTI8_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI8_IRQn 0 */

  /* USER CODE END EXTI8_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_INTN_Pin);
 8002300:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002304:	f005 f870 	bl	80073e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI8_IRQn 1 */

  /* USER CODE END EXTI8_IRQn 1 */
}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}

0800230c <EXTI9_IRQHandler>:

/**
  * @brief This function handles EXTI Line9 interrupt.
  */
void EXTI9_IRQHandler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_IRQn 0 */

  /* USER CODE END EXTI9_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C2_INTN_Pin);
 8002310:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002314:	f005 f868 	bl	80073e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_IRQn 1 */

  /* USER CODE END EXTI9_IRQn 1 */
}
 8002318:	bf00      	nop
 800231a:	bd80      	pop	{r7, pc}

0800231c <EXTI10_IRQHandler>:

/**
  * @brief This function handles EXTI Line10 interrupt.
  */
void EXTI10_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI10_IRQn 0 */

  /* USER CODE END EXTI10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C3_INTN_Pin);
 8002320:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002324:	f005 f860 	bl	80073e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI10_IRQn 1 */

  /* USER CODE END EXTI10_IRQn 1 */
}
 8002328:	bf00      	nop
 800232a:	bd80      	pop	{r7, pc}

0800232c <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8002330:	4802      	ldr	r0, [pc, #8]	@ (800233c <GPDMA1_Channel0_IRQHandler+0x10>)
 8002332:	f003 fb6c 	bl	8005a0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200002e8 	.word	0x200002e8

08002340 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002344:	4802      	ldr	r0, [pc, #8]	@ (8002350 <ADC1_IRQHandler+0x10>)
 8002346:	f001 f8d7 	bl	80034f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	2000025c 	.word	0x2000025c

08002354 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002358:	4802      	ldr	r0, [pc, #8]	@ (8002364 <FDCAN1_IT0_IRQHandler+0x10>)
 800235a:	f004 fb59 	bl	8006a10 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20000374 	.word	0x20000374

08002368 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800236c:	4802      	ldr	r0, [pc, #8]	@ (8002378 <FDCAN1_IT1_IRQHandler+0x10>)
 800236e:	f004 fb4f 	bl	8006a10 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000374 	.word	0x20000374

0800237c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002380:	4802      	ldr	r0, [pc, #8]	@ (800238c <SPI1_IRQHandler+0x10>)
 8002382:	f007 fed7 	bl	800a134 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	200001c8 	.word	0x200001c8

08002390 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002394:	4802      	ldr	r0, [pc, #8]	@ (80023a0 <SPI2_IRQHandler+0x10>)
 8002396:	f007 fecd 	bl	800a134 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200003d8 	.word	0x200003d8

080023a4 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80023a8:	4802      	ldr	r0, [pc, #8]	@ (80023b4 <TIM17_IRQHandler+0x10>)
 80023aa:	f008 fa72 	bl	800a892 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000468 	.word	0x20000468

080023b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023bc:	4b18      	ldr	r3, [pc, #96]	@ (8002420 <SystemInit+0x68>)
 80023be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c2:	4a17      	ldr	r2, [pc, #92]	@ (8002420 <SystemInit+0x68>)
 80023c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80023cc:	4b15      	ldr	r3, [pc, #84]	@ (8002424 <SystemInit+0x6c>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80023d2:	4b14      	ldr	r3, [pc, #80]	@ (8002424 <SystemInit+0x6c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80023d8:	4b12      	ldr	r3, [pc, #72]	@ (8002424 <SystemInit+0x6c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80023de:	4b11      	ldr	r3, [pc, #68]	@ (8002424 <SystemInit+0x6c>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80023e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002424 <SystemInit+0x6c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a0e      	ldr	r2, [pc, #56]	@ (8002424 <SystemInit+0x6c>)
 80023ea:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80023ee:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80023f2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80023f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <SystemInit+0x6c>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80023fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <SystemInit+0x6c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a09      	ldr	r2, [pc, #36]	@ (8002424 <SystemInit+0x6c>)
 8002400:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002404:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002406:	4b07      	ldr	r3, [pc, #28]	@ (8002424 <SystemInit+0x6c>)
 8002408:	2200      	movs	r2, #0
 800240a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800240c:	4b04      	ldr	r3, [pc, #16]	@ (8002420 <SystemInit+0x68>)
 800240e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002412:	609a      	str	r2, [r3, #8]
  #endif
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	e000ed00 	.word	0xe000ed00
 8002424:	46020c00 	.word	0x46020c00

08002428 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002428:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002460 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800242c:	f7ff ffc4 	bl	80023b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002430:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002432:	e003      	b.n	800243c <LoopCopyDataInit>

08002434 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002434:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002436:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002438:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800243a:	3104      	adds	r1, #4

0800243c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800243c:	480a      	ldr	r0, [pc, #40]	@ (8002468 <LoopForever+0xa>)
	ldr	r3, =_edata
 800243e:	4b0b      	ldr	r3, [pc, #44]	@ (800246c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002440:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002442:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002444:	d3f6      	bcc.n	8002434 <CopyDataInit>
	ldr	r2, =_sbss
 8002446:	4a0a      	ldr	r2, [pc, #40]	@ (8002470 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002448:	e002      	b.n	8002450 <LoopFillZerobss>

0800244a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800244a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800244c:	f842 3b04 	str.w	r3, [r2], #4

08002450 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002450:	4b08      	ldr	r3, [pc, #32]	@ (8002474 <LoopForever+0x16>)
	cmp	r2, r3
 8002452:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002454:	d3f9      	bcc.n	800244a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002456:	f00b fd55 	bl	800df04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800245a:	f7fe ff6f 	bl	800133c <main>

0800245e <LoopForever>:

LoopForever:
    b LoopForever
 800245e:	e7fe      	b.n	800245e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002460:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8002464:	0800e248 	.word	0x0800e248
	ldr	r0, =_sdata
 8002468:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800246c:	2000000d 	.word	0x2000000d
	ldr	r2, =_sbss
 8002470:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8002474:	20000afc 	.word	0x20000afc

08002478 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002478:	e7fe      	b.n	8002478 <ADC4_IRQHandler>
	...

0800247c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002480:	4b12      	ldr	r3, [pc, #72]	@ (80024cc <HAL_Init+0x50>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a11      	ldr	r2, [pc, #68]	@ (80024cc <HAL_Init+0x50>)
 8002486:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800248c:	2003      	movs	r0, #3
 800248e:	f002 fd6a 	bl	8004f66 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002492:	f006 f95f 	bl	8008754 <HAL_RCC_GetSysClockFreq>
 8002496:	4602      	mov	r2, r0
 8002498:	4b0d      	ldr	r3, [pc, #52]	@ (80024d0 <HAL_Init+0x54>)
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	f003 030f 	and.w	r3, r3, #15
 80024a0:	490c      	ldr	r1, [pc, #48]	@ (80024d4 <HAL_Init+0x58>)
 80024a2:	5ccb      	ldrb	r3, [r1, r3]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
 80024a8:	4a0b      	ldr	r2, [pc, #44]	@ (80024d8 <HAL_Init+0x5c>)
 80024aa:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80024ac:	2004      	movs	r0, #4
 80024ae:	f002 fdbd 	bl	800502c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024b2:	200f      	movs	r0, #15
 80024b4:	f000 f812 	bl	80024dc <HAL_InitTick>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e002      	b.n	80024c8 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80024c2:	f7ff fc59 	bl	8001d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40022000 	.word	0x40022000
 80024d0:	46020c00 	.word	0x46020c00
 80024d4:	0800df90 	.word	0x0800df90
 80024d8:	20000004 	.word	0x20000004

080024dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80024e8:	4b33      	ldr	r3, [pc, #204]	@ (80025b8 <HAL_InitTick+0xdc>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e05c      	b.n	80025ae <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80024f4:	4b31      	ldr	r3, [pc, #196]	@ (80025bc <HAL_InitTick+0xe0>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d10c      	bne.n	800251a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002500:	4b2f      	ldr	r3, [pc, #188]	@ (80025c0 <HAL_InitTick+0xe4>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4b2c      	ldr	r3, [pc, #176]	@ (80025b8 <HAL_InitTick+0xdc>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	4619      	mov	r1, r3
 800250a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800250e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002512:	fbb2 f3f3 	udiv	r3, r2, r3
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	e037      	b.n	800258a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800251a:	f002 fddf 	bl	80050dc <HAL_SYSTICK_GetCLKSourceConfig>
 800251e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b02      	cmp	r3, #2
 8002524:	d023      	beq.n	800256e <HAL_InitTick+0x92>
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2b02      	cmp	r3, #2
 800252a:	d82d      	bhi.n	8002588 <HAL_InitTick+0xac>
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <HAL_InitTick+0x5e>
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d00d      	beq.n	8002554 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002538:	e026      	b.n	8002588 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800253a:	4b21      	ldr	r3, [pc, #132]	@ (80025c0 <HAL_InitTick+0xe4>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	4b1e      	ldr	r3, [pc, #120]	@ (80025b8 <HAL_InitTick+0xdc>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	4619      	mov	r1, r3
 8002544:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002548:	fbb3 f3f1 	udiv	r3, r3, r1
 800254c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002550:	60fb      	str	r3, [r7, #12]
        break;
 8002552:	e01a      	b.n	800258a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002554:	4b18      	ldr	r3, [pc, #96]	@ (80025b8 <HAL_InitTick+0xdc>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800255e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002562:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002566:	fbb2 f3f3 	udiv	r3, r2, r3
 800256a:	60fb      	str	r3, [r7, #12]
        break;
 800256c:	e00d      	b.n	800258a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800256e:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_InitTick+0xdc>)
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	461a      	mov	r2, r3
 8002574:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002578:	fbb3 f3f2 	udiv	r3, r3, r2
 800257c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002580:	fbb2 f3f3 	udiv	r3, r2, r3
 8002584:	60fb      	str	r3, [r7, #12]
        break;
 8002586:	e000      	b.n	800258a <HAL_InitTick+0xae>
        break;
 8002588:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f002 fd2c 	bl	8004fe8 <HAL_SYSTICK_Config>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e009      	b.n	80025ae <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800259a:	2200      	movs	r2, #0
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	f04f 30ff 	mov.w	r0, #4294967295
 80025a2:	f002 fceb 	bl	8004f7c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80025a6:	4a07      	ldr	r2, [pc, #28]	@ (80025c4 <HAL_InitTick+0xe8>)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	2000000c 	.word	0x2000000c
 80025bc:	e000e010 	.word	0xe000e010
 80025c0:	20000004 	.word	0x20000004
 80025c4:	20000008 	.word	0x20000008

080025c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <HAL_IncTick+0x20>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	461a      	mov	r2, r3
 80025d2:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <HAL_IncTick+0x24>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4413      	add	r3, r2
 80025d8:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <HAL_IncTick+0x24>)
 80025da:	6013      	str	r3, [r2, #0]
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	2000000c 	.word	0x2000000c
 80025ec:	20000550 	.word	0x20000550

080025f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return uwTick;
 80025f4:	4b03      	ldr	r3, [pc, #12]	@ (8002604 <HAL_GetTick+0x14>)
 80025f6:	681b      	ldr	r3, [r3, #0]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000550 	.word	0x20000550

08002608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002610:	f7ff ffee 	bl	80025f0 <HAL_GetTick>
 8002614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002620:	d005      	beq.n	800262e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002622:	4b0a      	ldr	r3, [pc, #40]	@ (800264c <HAL_Delay+0x44>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	461a      	mov	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4413      	add	r3, r2
 800262c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800262e:	bf00      	nop
 8002630:	f7ff ffde 	bl	80025f0 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	429a      	cmp	r2, r3
 800263e:	d8f7      	bhi.n	8002630 <HAL_Delay+0x28>
  {
  }
}
 8002640:	bf00      	nop
 8002642:	bf00      	nop
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	2000000c 	.word	0x2000000c

08002650 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 8002654:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <HAL_GetREVID+0x18>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	0c1b      	lsrs	r3, r3, #16
 800265a:	b29b      	uxth	r3, r3
}
 800265c:	4618      	mov	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e0044000 	.word	0xe0044000

0800266c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	431a      	orrs	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	601a      	str	r2, [r3, #0]
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	431a      	orrs	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	601a      	str	r2, [r3, #0]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002710 <LL_ADC_SetResolution+0x3c>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d104      	bne.n	80026f4 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	3b01      	subs	r3, #1
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f023 020c 	bic.w	r2, r3, #12
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	60da      	str	r2, [r3, #12]
}
 8002704:	bf00      	nop
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	46021000 	.word	0x46021000

08002714 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002714:	b480      	push	{r7}
 8002716:	b087      	sub	sp, #28
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
 8002720:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	3360      	adds	r3, #96	@ 0x60
 8002726:	461a      	mov	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	430b      	orrs	r3, r1
 8002744:	431a      	orrs	r2, r3
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 800274a:	bf00      	nop
 800274c:	371c      	adds	r7, #28
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002756:	b480      	push	{r7}
 8002758:	b085      	sub	sp, #20
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3360      	adds	r3, #96	@ 0x60
 8002764:	461a      	mov	r2, r3
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	4413      	add	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	0edb      	lsrs	r3, r3, #27
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b09      	cmp	r3, #9
 800277e:	d807      	bhi.n	8002790 <LL_ADC_GetOffsetChannel+0x3a>
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	069a      	lsls	r2, r3, #26
 8002784:	2101      	movs	r1, #1
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	fa01 f303 	lsl.w	r3, r1, r3
 800278c:	4313      	orrs	r3, r2
 800278e:	e008      	b.n	80027a2 <LL_ADC_GetOffsetChannel+0x4c>
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	069a      	lsls	r2, r3, #26
 8002794:	2101      	movs	r1, #1
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	4313      	orrs	r3, r2
 800279e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3714      	adds	r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b087      	sub	sp, #28
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	3360      	adds	r3, #96	@ 0x60
 80027be:	461a      	mov	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	431a      	orrs	r2, r3
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	601a      	str	r2, [r3, #0]
}
 80027d8:	bf00      	nop
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b087      	sub	sp, #28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	3360      	adds	r3, #96	@ 0x60
 80027f4:	461a      	mov	r2, r3
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	431a      	orrs	r2, r3
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	601a      	str	r2, [r3, #0]
}
 800280e:	bf00      	nop
 8002810:	371c      	adds	r7, #28
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 800281a:	b480      	push	{r7}
 800281c:	b087      	sub	sp, #28
 800281e:	af00      	add	r7, sp, #0
 8002820:	60f8      	str	r0, [r7, #12]
 8002822:	60b9      	str	r1, [r7, #8]
 8002824:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3360      	adds	r3, #96	@ 0x60
 800282a:	461a      	mov	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	431a      	orrs	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	601a      	str	r2, [r3, #0]
}
 8002844:	bf00      	nop
 8002846:	371c      	adds	r7, #28
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800285e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002862:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	431a      	orrs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002872:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	2a00      	cmp	r2, #0
 800287a:	d002      	beq.n	8002882 <LL_ADC_SetGainCompensation+0x32>
 800287c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002880:	e000      	b.n	8002884 <LL_ADC_SetGainCompensation+0x34>
 8002882:	2200      	movs	r2, #0
 8002884:	431a      	orrs	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	671a      	str	r2, [r3, #112]	@ 0x70
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002896:	b480      	push	{r7}
 8002898:	b085      	sub	sp, #20
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	695a      	ldr	r2, [r3, #20]
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2107      	movs	r1, #7
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	43db      	mvns	r3, r3
 80028b4:	401a      	ands	r2, r3
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	fa01 f303 	lsl.w	r3, r1, r3
 80028c2:	431a      	orrs	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80028c8:	bf00      	nop
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
	...

080028fc <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b089      	sub	sp, #36	@ 0x24
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4a2b      	ldr	r2, [pc, #172]	@ (80029b8 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d020      	beq.n	8002952 <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	3330      	adds	r3, #48	@ 0x30
 8002914:	461a      	mov	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	f003 030c 	and.w	r3, r3, #12
 8002920:	4413      	add	r3, r2
 8002922:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	f003 031f 	and.w	r3, r3, #31
 800292e:	211f      	movs	r1, #31
 8002930:	fa01 f303 	lsl.w	r3, r1, r3
 8002934:	43db      	mvns	r3, r3
 8002936:	401a      	ands	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	0e9b      	lsrs	r3, r3, #26
 800293c:	f003 011f 	and.w	r1, r3, #31
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	f003 031f 	and.w	r3, r3, #31
 8002946:	fa01 f303 	lsl.w	r3, r1, r3
 800294a:	431a      	orrs	r2, r3
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 8002950:	e02b      	b.n	80029aa <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	210f      	movs	r1, #15
 800295e:	fa01 f303 	lsl.w	r3, r1, r3
 8002962:	43db      	mvns	r3, r3
 8002964:	401a      	ands	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d104      	bne.n	800297a <LL_ADC_REG_SetSequencerRanks+0x7e>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	0e9b      	lsrs	r3, r3, #26
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	e010      	b.n	800299c <LL_ADC_REG_SetSequencerRanks+0xa0>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	fa93 f3a3 	rbit	r3, r3
 8002984:	613b      	str	r3, [r7, #16]
  return result;
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 8002990:	2320      	movs	r3, #32
 8002992:	e003      	b.n	800299c <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	fab3 f383 	clz	r3, r3
 800299a:	b2db      	uxtb	r3, r3
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	f001 011f 	and.w	r1, r1, #31
 80029a2:	408b      	lsls	r3, r1
 80029a4:	431a      	orrs	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029aa:	bf00      	nop
 80029ac:	3724      	adds	r7, #36	@ 0x24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	46021000 	.word	0x46021000

080029bc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d107      	bne.n	80029e0 <LL_ADC_REG_SetSequencerChAdd+0x24>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	0e9b      	lsrs	r3, r3, #26
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	2201      	movs	r2, #1
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	e015      	b.n	8002a0c <LL_ADC_REG_SetSequencerChAdd+0x50>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	fa93 f3a3 	rbit	r3, r3
 80029ea:	60fb      	str	r3, [r7, #12]
  return result;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 80029f6:	2320      	movs	r3, #32
 80029f8:	e003      	b.n	8002a02 <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	f003 031f 	and.w	r3, r3, #31
 8002a06:	2201      	movs	r2, #1
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002a10:	431a      	orrs	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a16:	bf00      	nop
 8002a18:	371c      	adds	r7, #28
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
 8002a2a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	0e9b      	lsrs	r3, r3, #26
 8002a34:	f003 031f 	and.w	r3, r3, #31
 8002a38:	2101      	movs	r1, #1
 8002a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	401a      	ands	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	f003 0303 	and.w	r3, r3, #3
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b08b      	sub	sp, #44	@ 0x2c
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4a2d      	ldr	r2, [pc, #180]	@ (8002b58 <LL_ADC_SetChannelSamplingTime+0xc4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d042      	beq.n	8002b2e <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d104      	bne.n	8002abc <LL_ADC_SetChannelSamplingTime+0x28>
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	0e9b      	lsrs	r3, r3, #26
 8002ab6:	f003 021f 	and.w	r2, r3, #31
 8002aba:	e011      	b.n	8002ae0 <LL_ADC_SetChannelSamplingTime+0x4c>
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	fa93 f3a3 	rbit	r3, r3
 8002ac6:	617b      	str	r3, [r7, #20]
  return result;
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 8002ad2:	2320      	movs	r3, #32
 8002ad4:	e003      	b.n	8002ade <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	fab3 f383 	clz	r3, r3
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	0e5b      	lsrs	r3, r3, #25
 8002ae4:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8002ae8:	460b      	mov	r3, r1
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	1ad2      	subs	r2, r2, r3
 8002af2:	4613      	mov	r3, r2
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	4413      	add	r3, r2
 8002af8:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	3314      	adds	r3, #20
 8002afe:	461a      	mov	r2, r3
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	0e5b      	lsrs	r3, r3, #25
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	4413      	add	r3, r2
 8002b0c:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	2107      	movs	r1, #7
 8002b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b16:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	401a      	ands	r2, r3
 8002b1e:	6879      	ldr	r1, [r7, #4]
 8002b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b22:	fa01 f303 	lsl.w	r3, r1, r3
 8002b26:	431a      	orrs	r2, r3
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 8002b2c:	e00e      	b.n	8002b4c <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	695a      	ldr	r2, [r3, #20]
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	021b      	lsls	r3, r3, #8
 8002b36:	43db      	mvns	r3, r3
 8002b38:	401a      	ands	r2, r3
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	0219      	lsls	r1, r3, #8
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	400b      	ands	r3, r1
 8002b42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b46:	431a      	orrs	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	615a      	str	r2, [r3, #20]
}
 8002b4c:	bf00      	nop
 8002b4e:	372c      	adds	r7, #44	@ 0x2c
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	46021000 	.word	0x46021000

08002b5c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b74:	43db      	mvns	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f003 0318 	and.w	r3, r3, #24
 8002b7e:	4908      	ldr	r1, [pc, #32]	@ (8002ba0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002b80:	40d9      	lsrs	r1, r3
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	400b      	ands	r3, r1
 8002b86:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b92:	bf00      	nop
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	000fffff 	.word	0x000fffff

08002ba4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002bb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6093      	str	r3, [r2, #8]
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002bd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bdc:	d101      	bne.n	8002be2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002c00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c2c:	d101      	bne.n	8002c32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c54:	f043 0201 	orr.w	r2, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c7c:	f043 0202 	orr.w	r2, r3, #2
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	609a      	str	r2, [r3, #8]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <LL_ADC_IsEnabled+0x18>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e000      	b.n	8002caa <LL_ADC_IsEnabled+0x1a>
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d101      	bne.n	8002cce <LL_ADC_IsDisableOngoing+0x18>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <LL_ADC_IsDisableOngoing+0x1a>
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cf0:	f043 0204 	orr.w	r2, r3, #4
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d101      	bne.n	8002d1c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b083      	sub	sp, #12
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 0308 	and.w	r3, r3, #8
 8002d3a:	2b08      	cmp	r3, #8
 8002d3c:	d101      	bne.n	8002d42 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e000      	b.n	8002d44 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b08a      	sub	sp, #40	@ 0x28
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e2b3      	b.n	80032d8 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d003      	beq.n	8002d80 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a8b      	ldr	r2, [pc, #556]	@ (8002fac <HAL_ADC_Init+0x25c>)
 8002d7e:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d109      	bne.n	8002d9c <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff f80f 	bl	8001dac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff11 	bl	8002bc8 <LL_ADC_IsDeepPowerDownEnabled>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d004      	beq.n	8002db6 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fef7 	bl	8002ba4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff ff2c 	bl	8002c18 <LL_ADC_IsInternalRegulatorEnabled>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d115      	bne.n	8002df2 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff10 	bl	8002bf0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002dd0:	4b77      	ldr	r3, [pc, #476]	@ (8002fb0 <HAL_ADC_Init+0x260>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	099b      	lsrs	r3, r3, #6
 8002dd6:	4a77      	ldr	r2, [pc, #476]	@ (8002fb4 <HAL_ADC_Init+0x264>)
 8002dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ddc:	099b      	lsrs	r3, r3, #6
 8002dde:	3301      	adds	r3, #1
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002de4:	e002      	b.n	8002dec <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	3b01      	subs	r3, #1
 8002dea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1f9      	bne.n	8002de6 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff ff0e 	bl	8002c18 <LL_ADC_IsInternalRegulatorEnabled>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10e      	bne.n	8002e20 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e06:	f043 0210 	orr.w	r2, r3, #16
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e12:	f043 0201 	orr.w	r2, r3, #1
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff ff6d 	bl	8002d04 <LL_ADC_REG_IsConversionOngoing>
 8002e2a:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e30:	f003 0310 	and.w	r3, r3, #16
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f040 8244 	bne.w	80032c2 <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f040 8240 	bne.w	80032c2 <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e46:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e4a:	f043 0202 	orr.w	r2, r3, #2
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff ff1a 	bl	8002c90 <LL_ADC_IsEnabled>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d140      	bne.n	8002ee4 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a51      	ldr	r2, [pc, #324]	@ (8002fac <HAL_ADC_Init+0x25c>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d028      	beq.n	8002ebe <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a51      	ldr	r2, [pc, #324]	@ (8002fb8 <HAL_ADC_Init+0x268>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d109      	bne.n	8002e8a <HAL_ADC_Init+0x13a>
 8002e76:	4850      	ldr	r0, [pc, #320]	@ (8002fb8 <HAL_ADC_Init+0x268>)
 8002e78:	f7ff ff0a 	bl	8002c90 <LL_ADC_IsEnabled>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	bf0c      	ite	eq
 8002e82:	2301      	moveq	r3, #1
 8002e84:	2300      	movne	r3, #0
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	e008      	b.n	8002e9c <HAL_ADC_Init+0x14c>
 8002e8a:	4848      	ldr	r0, [pc, #288]	@ (8002fac <HAL_ADC_Init+0x25c>)
 8002e8c:	f7ff ff00 	bl	8002c90 <LL_ADC_IsEnabled>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	bf0c      	ite	eq
 8002e96:	2301      	moveq	r3, #1
 8002e98:	2300      	movne	r3, #0
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d021      	beq.n	8002ee4 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a44      	ldr	r2, [pc, #272]	@ (8002fb8 <HAL_ADC_Init+0x268>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d101      	bne.n	8002eae <HAL_ADC_Init+0x15e>
 8002eaa:	4a44      	ldr	r2, [pc, #272]	@ (8002fbc <HAL_ADC_Init+0x26c>)
 8002eac:	e000      	b.n	8002eb0 <HAL_ADC_Init+0x160>
 8002eae:	4a44      	ldr	r2, [pc, #272]	@ (8002fc0 <HAL_ADC_Init+0x270>)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	f7ff fbd8 	bl	800266c <LL_ADC_SetCommonClock>
 8002ebc:	e012      	b.n	8002ee4 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4610      	mov	r0, r2
 8002eca:	f7ff fc03 	bl	80026d4 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8002ece:	4b3c      	ldr	r3, [pc, #240]	@ (8002fc0 <HAL_ADC_Init+0x270>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002ede:	4938      	ldr	r1, [pc, #224]	@ (8002fc0 <HAL_ADC_Init+0x270>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a30      	ldr	r2, [pc, #192]	@ (8002fac <HAL_ADC_Init+0x25c>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d010      	beq.n	8002f10 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ef4:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002efa:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8002f00:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002f08:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	623b      	str	r3, [r7, #32]
 8002f0e:	e030      	b.n	8002f72 <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	7f1b      	ldrb	r3, [r3, #28]
 8002f14:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f1c:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f1e:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002f24:	2a00      	cmp	r2, #0
 8002f26:	d002      	beq.n	8002f2e <HAL_ADC_Init+0x1de>
 8002f28:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f2c:	e000      	b.n	8002f30 <HAL_ADC_Init+0x1e0>
 8002f2e:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002f30:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002f36:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	da04      	bge.n	8002f4a <HAL_ADC_Init+0x1fa>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f48:	e001      	b.n	8002f4e <HAL_ADC_Init+0x1fe>
 8002f4a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8002f4e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4918      	ldr	r1, [pc, #96]	@ (8002fb8 <HAL_ADC_Init+0x268>)
 8002f56:	428b      	cmp	r3, r1
 8002f58:	d103      	bne.n	8002f62 <HAL_ADC_Init+0x212>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f60:	e003      	b.n	8002f6a <HAL_ADC_Init+0x21a>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f68:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002f6a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f6c:	6a3a      	ldr	r2, [r7, #32]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d12f      	bne.n	8002fdc <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a0a      	ldr	r2, [pc, #40]	@ (8002fac <HAL_ADC_Init+0x25c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d007      	beq.n	8002f96 <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	045b      	lsls	r3, r3, #17
 8002f8e:	6a3a      	ldr	r2, [r7, #32]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	623b      	str	r3, [r7, #32]
 8002f94:	e022      	b.n	8002fdc <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d111      	bne.n	8002fc4 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa6:	623b      	str	r3, [r7, #32]
 8002fa8:	e018      	b.n	8002fdc <HAL_ADC_Init+0x28c>
 8002faa:	bf00      	nop
 8002fac:	46021000 	.word	0x46021000
 8002fb0:	20000004 	.word	0x20000004
 8002fb4:	053e2d63 	.word	0x053e2d63
 8002fb8:	42028000 	.word	0x42028000
 8002fbc:	42028308 	.word	0x42028308
 8002fc0:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002fc8:	f043 0220 	orr.w	r2, r3, #32
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fd4:	f043 0201 	orr.w	r2, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a92      	ldr	r2, [pc, #584]	@ (800322c <HAL_ADC_Init+0x4dc>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d018      	beq.n	8003018 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d009      	beq.n	8003002 <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	6a3a      	ldr	r2, [r7, #32]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68da      	ldr	r2, [r3, #12]
 8003008:	4b89      	ldr	r3, [pc, #548]	@ (8003230 <HAL_ADC_Init+0x4e0>)
 800300a:	4013      	ands	r3, r2
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	6812      	ldr	r2, [r2, #0]
 8003010:	6a39      	ldr	r1, [r7, #32]
 8003012:	430b      	orrs	r3, r1
 8003014:	60d3      	str	r3, [r2, #12]
 8003016:	e031      	b.n	800307c <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800301c:	2b00      	cmp	r3, #0
 800301e:	d009      	beq.n	8003034 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003024:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800302c:	4313      	orrs	r3, r2
 800302e:	6a3a      	ldr	r2, [r7, #32]
 8003030:	4313      	orrs	r3, r2
 8003032:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	4b7e      	ldr	r3, [pc, #504]	@ (8003234 <HAL_ADC_Init+0x4e4>)
 800303c:	4013      	ands	r3, r2
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6812      	ldr	r2, [r2, #0]
 8003042:	6a39      	ldr	r1, [r7, #32]
 8003044:	430b      	orrs	r3, r1
 8003046:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a1b      	ldr	r3, [r3, #32]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d008      	beq.n	8003062 <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a1a      	ldr	r2, [r3, #32]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003066:	2b00      	cmp	r3, #0
 8003068:	d008      	beq.n	800307c <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	430a      	orrs	r2, r1
 800307a:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a6a      	ldr	r2, [pc, #424]	@ (800322c <HAL_ADC_Init+0x4dc>)
 8003082:	4293      	cmp	r3, r2
 8003084:	f000 8093 	beq.w	80031ae <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fe39 	bl	8002d04 <LL_ADC_REG_IsConversionOngoing>
 8003092:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fe46 	bl	8002d2a <LL_ADC_INJ_IsConversionOngoing>
 800309e:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d161      	bne.n	800316a <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d15e      	bne.n	800316a <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	7f1b      	ldrb	r3, [r3, #28]
 80030b0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4960      	ldr	r1, [pc, #384]	@ (8003238 <HAL_ADC_Init+0x4e8>)
 80030b8:	428b      	cmp	r3, r1
 80030ba:	d102      	bne.n	80030c2 <HAL_ADC_Init+0x372>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c0:	e002      	b.n	80030c8 <HAL_ADC_Init+0x378>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c6:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030c8:	4313      	orrs	r3, r2
 80030ca:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80030d6:	f023 0303 	bic.w	r3, r3, #3
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	6a39      	ldr	r1, [r7, #32]
 80030e0:	430b      	orrs	r3, r1
 80030e2:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d007      	beq.n	80030fc <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	4619      	mov	r1, r3
 80030f6:	4610      	mov	r0, r2
 80030f8:	f7ff fbaa 	bl	8002850 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003102:	2b01      	cmp	r3, #1
 8003104:	d11e      	bne.n	8003144 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800310a:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691a      	ldr	r2, [r3, #16]
 8003112:	4b4a      	ldr	r3, [pc, #296]	@ (800323c <HAL_ADC_Init+0x4ec>)
 8003114:	4013      	ands	r3, r2
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800311a:	0411      	lsls	r1, r2, #16
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003120:	4311      	orrs	r1, r2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8003126:	4311      	orrs	r1, r2
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800312c:	4311      	orrs	r1, r2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003132:	0892      	lsrs	r2, r2, #2
 8003134:	430a      	orrs	r2, r1
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f042 0201 	orr.w	r2, r2, #1
 8003140:	611a      	str	r2, [r3, #16]
 8003142:	e007      	b.n	8003154 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	691a      	ldr	r2, [r3, #16]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0201 	bic.w	r2, r2, #1
 8003152:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d10c      	bne.n	800318c <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003178:	f023 010f 	bic.w	r1, r3, #15
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003180:	1e5a      	subs	r2, r3, #1
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	631a      	str	r2, [r3, #48]	@ 0x30
 800318a:	e007      	b.n	800319c <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 020f 	bic.w	r2, r2, #15
 800319a:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031a0:	f023 0303 	bic.w	r3, r3, #3
 80031a4:	f043 0201 	orr.w	r2, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80031ac:	e092      	b.n	80032d4 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d111      	bne.n	80031dc <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80031c0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 80031c6:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 80031cc:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80031ce:	69fa      	ldr	r2, [r7, #28]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f043 0301 	orr.w	r3, r3, #1
 80031da:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	691a      	ldr	r2, [r3, #16]
 80031e2:	4b17      	ldr	r3, [pc, #92]	@ (8003240 <HAL_ADC_Init+0x4f0>)
 80031e4:	4013      	ands	r3, r2
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6812      	ldr	r2, [r2, #0]
 80031ea:	69f9      	ldr	r1, [r7, #28]
 80031ec:	430b      	orrs	r3, r1
 80031ee:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6818      	ldr	r0, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f8:	461a      	mov	r2, r3
 80031fa:	2100      	movs	r1, #0
 80031fc:	f7ff fb4b 	bl	8002896 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6818      	ldr	r0, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003208:	461a      	mov	r2, r3
 800320a:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 800320e:	f7ff fb42 	bl	8002896 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d114      	bne.n	8003244 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f062 020f 	orn	r2, r2, #15
 8003228:	629a      	str	r2, [r3, #40]	@ 0x28
 800322a:	e024      	b.n	8003276 <HAL_ADC_Init+0x526>
 800322c:	46021000 	.word	0x46021000
 8003230:	fff0c013 	.word	0xfff0c013
 8003234:	ffde800d 	.word	0xffde800d
 8003238:	42028000 	.word	0x42028000
 800323c:	fc00f81e 	.word	0xfc00f81e
 8003240:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800324c:	d113      	bne.n	8003276 <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003258:	3b01      	subs	r3, #1
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	f003 031c 	and.w	r3, r3, #28
 8003260:	f06f 020f 	mvn.w	r2, #15
 8003264:	fa02 f103 	lsl.w	r1, r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	4b18      	ldr	r3, [pc, #96]	@ (80032e0 <HAL_ADC_Init+0x590>)
 800327e:	4013      	ands	r3, r2
 8003280:	6a3a      	ldr	r2, [r7, #32]
 8003282:	429a      	cmp	r2, r3
 8003284:	d10b      	bne.n	800329e <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003290:	f023 0303 	bic.w	r3, r3, #3
 8003294:	f043 0201 	orr.w	r2, r3, #1
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800329c:	e01a      	b.n	80032d4 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032a2:	f023 0312 	bic.w	r3, r3, #18
 80032a6:	f043 0210 	orr.w	r2, r3, #16
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032b2:	f043 0201 	orr.w	r2, r3, #1
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80032c0:	e008      	b.n	80032d4 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032c6:	f043 0210 	orr.w	r2, r3, #16
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 80032d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3728      	adds	r7, #40	@ 0x28
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	833ffff3 	.word	0x833ffff3

080032e4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b0a2      	sub	sp, #136	@ 0x88
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff fd05 	bl	8002d04 <LL_ADC_REG_IsConversionOngoing>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f040 80e9 	bne.w	80034d4 <HAL_ADC_Start_DMA+0x1f0>
  {
    __HAL_LOCK(hadc);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_ADC_Start_DMA+0x2c>
 800330c:	2302      	movs	r3, #2
 800330e:	e0e6      	b.n	80034de <HAL_ADC_Start_DMA+0x1fa>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f001 fa33 	bl	8004784 <ADC_Enable>
 800331e:	4603      	mov	r3, r0
 8003320:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003324:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003328:	2b00      	cmp	r3, #0
 800332a:	f040 80ce 	bne.w	80034ca <HAL_ADC_Start_DMA+0x1e6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003332:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003336:	f023 0301 	bic.w	r3, r3, #1
 800333a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	679a      	str	r2, [r3, #120]	@ 0x78
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a68      	ldr	r2, [pc, #416]	@ (80034e8 <HAL_ADC_Start_DMA+0x204>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d010      	beq.n	800336e <HAL_ADC_Start_DMA+0x8a>
          {
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
          }
#endif /* ADC_MULTIMODE_SUPPORT */
          /* Check if a conversion is on going on ADC group injected */
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003350:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d006      	beq.n	8003366 <HAL_ADC_Start_DMA+0x82>
          {
            /* Reset ADC error code fields related to regular conversions only */
            CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800335c:	f023 0206 	bic.w	r2, r3, #6
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003364:	e006      	b.n	8003374 <HAL_ADC_Start_DMA+0x90>
          }
          else
          {
            /* Reset all ADC error code fields */
            ADC_CLEAR_ERRORCODE(hadc);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800336c:	e002      	b.n	8003374 <HAL_ADC_Start_DMA+0x90>
          }
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	67da      	str	r2, [r3, #124]	@ 0x7c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003378:	4a5c      	ldr	r2, [pc, #368]	@ (80034ec <HAL_ADC_Start_DMA+0x208>)
 800337a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003380:	4a5b      	ldr	r2, [pc, #364]	@ (80034f0 <HAL_ADC_Start_DMA+0x20c>)
 8003382:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003388:	4a5a      	ldr	r2, [pc, #360]	@ (80034f4 <HAL_ADC_Start_DMA+0x210>)
 800338a:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	221c      	movs	r2, #28
 8003392:	601a      	str	r2, [r3, #0]

        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0210 	orr.w	r2, r2, #16
 80033aa:	605a      	str	r2, [r3, #4]

        if (hadc->Instance == ADC4)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a4d      	ldr	r2, [pc, #308]	@ (80034e8 <HAL_ADC_Start_DMA+0x204>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d107      	bne.n	80033c6 <HAL_ADC_Start_DMA+0xe2>
        {
          /* Enable ADC DMA mode */
          hadc->Instance->CFGR1 |= ADC4_CFGR1_DMAEN;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
 80033c4:	60da      	str	r2, [r3, #12]
        }

        /* Start the DMA channel */
        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d04f      	beq.n	8003474 <HAL_ADC_Start_DMA+0x190>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d046      	beq.n	800346c <HAL_ADC_Start_DMA+0x188>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d040      	beq.n	800346c <HAL_ADC_Start_DMA+0x188>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	f107 0314 	add.w	r3, r7, #20
 80033f6:	4611      	mov	r1, r2
 80033f8:	4618      	mov	r0, r3
 80033fa:	f002 ffdf 	bl	80063bc <HAL_DMAEx_List_GetNodeConfig>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_ADC_Start_DMA+0x124>
            {
              return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e06a      	b.n	80034de <HAL_ADC_Start_DMA+0x1fa>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8003408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800340a:	2b02      	cmp	r3, #2
 800340c:	d104      	bne.n	8003418 <HAL_ADC_Start_DMA+0x134>
            {
              /* Word -> Bytes */
              LengthInBytes = Length * 4U;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003416:	e00a      	b.n	800342e <HAL_ADC_Start_DMA+0x14a>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8003418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800341a:	2b01      	cmp	r3, #1
 800341c:	d104      	bne.n	8003428 <HAL_ADC_Start_DMA+0x144>
            {
              /* Halfword -> Bytes */
              LengthInBytes = Length * 2U;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003426:	e002      	b.n	800342e <HAL_ADC_Start_DMA+0x14a>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              LengthInBytes = Length;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)LengthInBytes;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800343a:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800345e:	4618      	mov	r0, r3
 8003460:	f002 ff18 	bl	8006294 <HAL_DMAEx_List_Start_IT>
 8003464:	4603      	mov	r3, r0
 8003466:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800346a:	e028      	b.n	80034be <HAL_ADC_Start_DMA+0x1da>
          }
          else
          {
            tmp_hal_status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003472:	e024      	b.n	80034be <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d104      	bne.n	8003488 <HAL_ADC_Start_DMA+0x1a4>
          {
            /* Word -> Bytes */
            LengthInBytes = Length * 4U;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003486:	e00c      	b.n	80034a2 <HAL_ADC_Start_DMA+0x1be>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d104      	bne.n	800349c <HAL_ADC_Start_DMA+0x1b8>
          {
            /* Halfword -> Bytes */
            LengthInBytes = Length * 2U;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800349a:	e002      	b.n	80034a2 <HAL_ADC_Start_DMA+0x1be>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            LengthInBytes = Length;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	3340      	adds	r3, #64	@ 0x40
 80034ac:	4619      	mov	r1, r3
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034b4:	f002 fa22 	bl	80058fc <HAL_DMA_Start_IT>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff fc0a 	bl	8002cdc <LL_ADC_REG_StartConversion>
 80034c8:	e007      	b.n	80034da <HAL_ADC_Start_DMA+0x1f6>
      }
      else
      {
        __HAL_UNLOCK(hadc);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 80034d2:	e002      	b.n	80034da <HAL_ADC_Start_DMA+0x1f6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034d4:	2302      	movs	r3, #2
 80034d6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  return tmp_hal_status;
 80034da:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3788      	adds	r7, #136	@ 0x88
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	46021000 	.word	0x46021000
 80034ec:	08004923 	.word	0x08004923
 80034f0:	080049fb 	.word	0x080049fb
 80034f4:	08004a17 	.word	0x08004a17

080034f8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b088      	sub	sp, #32
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003500:	2300      	movs	r3, #0
 8003502:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d017      	beq.n	800354e <HAL_ADC_IRQHandler+0x56>
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d012      	beq.n	800354e <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800352c:	f003 0310 	and.w	r3, r3, #16
 8003530:	2b00      	cmp	r3, #0
 8003532:	d105      	bne.n	8003540 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003538:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f001 fc35 	bl	8004db0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2202      	movs	r2, #2
 800354c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b00      	cmp	r3, #0
 8003556:	d004      	beq.n	8003562 <HAL_ADC_IRQHandler+0x6a>
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f003 0304 	and.w	r3, r3, #4
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10b      	bne.n	800357a <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 80a4 	beq.w	80036b6 <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 809e 	beq.w	80036b6 <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800357e:	f003 0310 	and.w	r3, r3, #16
 8003582:	2b00      	cmp	r3, #0
 8003584:	d105      	bne.n	8003592 <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800358a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a3d      	ldr	r2, [pc, #244]	@ (800368c <HAL_ADC_IRQHandler+0x194>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d047      	beq.n	800362c <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff f997 	bl	80028d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d07d      	beq.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d174      	bne.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d16d      	bne.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fb97 	bl	8002d04 <LL_ADC_REG_IsConversionOngoing>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d11a      	bne.n	8003612 <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 020c 	bic.w	r2, r2, #12
 80035ea:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d151      	bne.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003608:	f043 0201 	orr.w	r2, r3, #1
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	679a      	str	r2, [r3, #120]	@ 0x78
 8003610:	e04a      	b.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003616:	f043 0210 	orr.w	r2, r3, #16
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003622:	f043 0201 	orr.w	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	67da      	str	r2, [r3, #124]	@ 0x7c
 800362a:	e03d      	b.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff f94f 	bl	80028d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d035      	beq.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003642:	2b00      	cmp	r3, #0
 8003644:	d130      	bne.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0308 	and.w	r3, r3, #8
 8003650:	2b08      	cmp	r3, #8
 8003652:	d129      	bne.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff fb53 	bl	8002d04 <LL_ADC_REG_IsConversionOngoing>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d115      	bne.n	8003690 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 020c 	bic.w	r2, r2, #12
 8003672:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003678:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800367c:	f023 0301 	bic.w	r3, r3, #1
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	679a      	str	r2, [r3, #120]	@ 0x78
 8003688:	e00e      	b.n	80036a8 <HAL_ADC_IRQHandler+0x1b0>
 800368a:	bf00      	nop
 800368c:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003694:	f043 0220 	orr.w	r2, r3, #32
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036a0:	f043 0201 	orr.w	r2, r3, #1
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f7fe fb39 	bl	8001d20 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	220c      	movs	r2, #12
 80036b4:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a6d      	ldr	r2, [pc, #436]	@ (8003870 <HAL_ADC_IRQHandler+0x378>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d06f      	beq.n	80037a0 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	f003 0320 	and.w	r3, r3, #32
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d004      	beq.n	80036d4 <HAL_ADC_IRQHandler+0x1dc>
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d109      	bne.n	80036e8 <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d060      	beq.n	80037a0 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d05b      	beq.n	80037a0 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036ec:	f003 0310 	and.w	r3, r3, #16
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d105      	bne.n	8003700 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036f8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff f9b2 	bl	8002a6e <LL_ADC_INJ_IsTriggerSourceSWStart>
 800370a:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff f8df 	bl	80028d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003716:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d035      	beq.n	8003792 <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <HAL_ADC_IRQHandler+0x248>
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d02d      	beq.n	8003792 <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800373c:	2b00      	cmp	r3, #0
 800373e:	d128      	bne.n	8003792 <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800374a:	2b40      	cmp	r3, #64	@ 0x40
 800374c:	d121      	bne.n	8003792 <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f7ff fae9 	bl	8002d2a <LL_ADC_INJ_IsConversionOngoing>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d119      	bne.n	8003792 <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800376c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003772:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800377e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d105      	bne.n	8003792 <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800378a:	f043 0201 	orr.w	r2, r3, #1
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f001 faee 	bl	8004d74 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2260      	movs	r2, #96	@ 0x60
 800379e:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d011      	beq.n	80037ce <HAL_ADC_IRQHandler+0x2d6>
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00c      	beq.n	80037ce <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037b8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f8d5 	bl	8003970 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2280      	movs	r2, #128	@ 0x80
 80037cc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d012      	beq.n	80037fe <HAL_ADC_IRQHandler+0x306>
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00d      	beq.n	80037fe <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037e6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f001 faca 	bl	8004d88 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003804:	2b00      	cmp	r3, #0
 8003806:	d012      	beq.n	800382e <HAL_ADC_IRQHandler+0x336>
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00d      	beq.n	800382e <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003816:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f001 fabc 	bl	8004d9c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800382c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	f003 0310 	and.w	r3, r3, #16
 8003834:	2b00      	cmp	r3, #0
 8003836:	d03d      	beq.n	80038b4 <HAL_ADC_IRQHandler+0x3bc>
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f003 0310 	and.w	r3, r3, #16
 800383e:	2b00      	cmp	r3, #0
 8003840:	d038      	beq.n	80038b4 <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003846:	2b00      	cmp	r3, #0
 8003848:	d102      	bne.n	8003850 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 800384a:	2301      	movs	r3, #1
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	e01b      	b.n	8003888 <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a06      	ldr	r2, [pc, #24]	@ (8003870 <HAL_ADC_IRQHandler+0x378>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d00c      	beq.n	8003874 <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00f      	beq.n	8003888 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8003868:	2301      	movs	r3, #1
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	e00c      	b.n	8003888 <HAL_ADC_IRQHandler+0x390>
 800386e:	bf00      	nop
 8003870:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff f8ea 	bl	8002a52 <LL_ADC_REG_GetDMATransfer>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8003884:	2301      	movs	r3, #1
 8003886:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d10e      	bne.n	80038ac <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003892:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800389e:	f043 0202 	orr.w	r2, r3, #2
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f86c 	bl	8003984 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2210      	movs	r2, #16
 80038b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d01b      	beq.n	80038f6 <HAL_ADC_IRQHandler+0x3fe>
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d016      	beq.n	80038f6 <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038cc:	f003 0310 	and.w	r3, r3, #16
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d105      	bne.n	80038e0 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038d8:	f043 0201 	orr.w	r2, r3, #1
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f86d 	bl	80039c0 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0201 	bic.w	r2, r2, #1
 80038f4:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a17      	ldr	r2, [pc, #92]	@ (8003958 <HAL_ADC_IRQHandler+0x460>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d126      	bne.n	800394e <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00c      	beq.n	8003924 <HAL_ADC_IRQHandler+0x42c>
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 f83f 	bl	8003998 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003922:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00f      	beq.n	800394e <HAL_ADC_IRQHandler+0x456>
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d00a      	beq.n	800394e <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 f837 	bl	80039ac <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800394c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800394e:	bf00      	nop
 8003950:	3720      	adds	r7, #32
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	46021000 	.word	0x46021000

0800395c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b0bc      	sub	sp, #240	@ 0xf0
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80039e4:	2300      	movs	r3, #0
 80039e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4aa8      	ldr	r2, [pc, #672]	@ (8003c90 <HAL_ADC_ConfigChannel+0x2bc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d103      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d102      	bne.n	8003a0a <HAL_ADC_ConfigChannel+0x36>
 8003a04:	2302      	movs	r3, #2
 8003a06:	f000 beb5 	b.w	8004774 <HAL_ADC_ConfigChannel+0xda0>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7ff f974 	bl	8002d04 <LL_ADC_REG_IsConversionOngoing>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f040 8695 	bne.w	800474e <HAL_ADC_ConfigChannel+0xd7a>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a99      	ldr	r2, [pc, #612]	@ (8003c90 <HAL_ADC_ConfigChannel+0x2bc>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	f000 83ea 	beq.w	8004204 <HAL_ADC_ConfigChannel+0x830>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d108      	bne.n	8003a4e <HAL_ADC_ConfigChannel+0x7a>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	0e9b      	lsrs	r3, r3, #26
 8003a42:	f003 031f 	and.w	r3, r3, #31
 8003a46:	2201      	movs	r2, #1
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	e01d      	b.n	8003a8a <HAL_ADC_ConfigChannel+0xb6>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003a5a:	fa93 f3a3 	rbit	r3, r3
 8003a5e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  return result;
 8003a62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  if (value == 0U)
 8003a6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 8003a72:	2320      	movs	r3, #32
 8003a74:	e004      	b.n	8003a80 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 8003a76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a7a:	fab3 f383 	clz	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	2201      	movs	r2, #1
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6812      	ldr	r2, [r2, #0]
 8003a8e:	69d1      	ldr	r1, [r2, #28]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	430b      	orrs	r3, r1
 8003a96:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6818      	ldr	r0, [r3, #0]
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	6859      	ldr	r1, [r3, #4]
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	f7fe ff29 	bl	80028fc <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff f928 	bl	8002d04 <LL_ADC_REG_IsConversionOngoing>
 8003ab4:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff f934 	bl	8002d2a <LL_ADC_INJ_IsConversionOngoing>
 8003ac2:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f040 81ed 	bne.w	8003eaa <HAL_ADC_ConfigChannel+0x4d6>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ad0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f040 81e8 	bne.w	8003eaa <HAL_ADC_ConfigChannel+0x4d6>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6818      	ldr	r0, [r3, #0]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	6819      	ldr	r1, [r3, #0]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	f7fe ffd4 	bl	8002a94 <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	695a      	ldr	r2, [r3, #20]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	089b      	lsrs	r3, r3, #2
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d046      	beq.n	8003b9c <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6818      	ldr	r0, [r3, #0]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	6919      	ldr	r1, [r3, #16]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b1e:	f7fe fdf9 	bl	8002714 <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6818      	ldr	r0, [r3, #0]
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	6919      	ldr	r1, [r3, #16]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	f7fe fe3d 	bl	80027ae <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	7e9b      	ldrb	r3, [r3, #26]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d11e      	bne.n	8003b7a <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6818      	ldr	r0, [r3, #0]
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d102      	bne.n	8003b52 <HAL_ADC_ConfigChannel+0x17e>
 8003b4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b50:	e000      	b.n	8003b54 <HAL_ADC_ConfigChannel+0x180>
 8003b52:	2300      	movs	r3, #0
 8003b54:	461a      	mov	r2, r3
 8003b56:	f7fe fe60 	bl	800281a <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6818      	ldr	r0, [r3, #0]
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d102      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x19c>
 8003b6a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003b6e:	e000      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x19e>
 8003b70:	2300      	movs	r3, #0
 8003b72:	461a      	mov	r2, r3
 8003b74:	f7fe fe36 	bl	80027e4 <LL_ADC_SetOffsetSignedSaturation>
 8003b78:	e197      	b.n	8003eaa <HAL_ADC_ConfigChannel+0x4d6>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6818      	ldr	r0, [r3, #0]
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	2200      	movs	r2, #0
 8003b84:	4619      	mov	r1, r3
 8003b86:	f7fe fe48 	bl	800281a <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6818      	ldr	r0, [r3, #0]
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	2200      	movs	r2, #0
 8003b94:	4619      	mov	r1, r3
 8003b96:	f7fe fe25 	bl	80027e4 <LL_ADC_SetOffsetSignedSaturation>
 8003b9a:	e186      	b.n	8003eaa <HAL_ADC_ConfigChannel+0x4d6>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fe fdd7 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10a      	bne.n	8003bc8 <HAL_ADC_ConfigChannel+0x1f4>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fe fdcc 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	0e9b      	lsrs	r3, r3, #26
 8003bc2:	f003 021f 	and.w	r2, r3, #31
 8003bc6:	e01e      	b.n	8003c06 <HAL_ADC_ConfigChannel+0x232>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2100      	movs	r1, #0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7fe fdc1 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bde:	fa93 f3a3 	rbit	r3, r3
 8003be2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8003be6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 8003bee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 8003bf6:	2320      	movs	r3, #32
 8003bf8:	e004      	b.n	8003c04 <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 8003bfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003bfe:	fab3 f383 	clz	r3, r3
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d105      	bne.n	8003c1e <HAL_ADC_ConfigChannel+0x24a>
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	0e9b      	lsrs	r3, r3, #26
 8003c18:	f003 031f 	and.w	r3, r3, #31
 8003c1c:	e018      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x27c>
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c2a:	fa93 f3a3 	rbit	r3, r3
 8003c2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8003c32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c36:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8003c3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 8003c42:	2320      	movs	r3, #32
 8003c44:	e004      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 8003c46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003c4a:	fab3 f383 	clz	r3, r3
 8003c4e:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d107      	bne.n	8003c64 <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6818      	ldr	r0, [r3, #0]
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	2100      	movs	r1, #0
 8003c60:	f7fe fd58 	bl	8002714 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2101      	movs	r1, #1
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fe fd73 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10c      	bne.n	8003c94 <HAL_ADC_ConfigChannel+0x2c0>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2101      	movs	r1, #1
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fe fd68 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003c86:	4603      	mov	r3, r0
 8003c88:	0e9b      	lsrs	r3, r3, #26
 8003c8a:	f003 021f 	and.w	r2, r3, #31
 8003c8e:	e020      	b.n	8003cd2 <HAL_ADC_ConfigChannel+0x2fe>
 8003c90:	46021000 	.word	0x46021000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2101      	movs	r1, #1
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe fd5b 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003caa:	fa93 f3a3 	rbit	r3, r3
 8003cae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003cb2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cb6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003cba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 8003cc2:	2320      	movs	r3, #32
 8003cc4:	e004      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 8003cc6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cca:	fab3 f383 	clz	r3, r3
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d105      	bne.n	8003cea <HAL_ADC_ConfigChannel+0x316>
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	0e9b      	lsrs	r3, r3, #26
 8003ce4:	f003 031f 	and.w	r3, r3, #31
 8003ce8:	e018      	b.n	8003d1c <HAL_ADC_ConfigChannel+0x348>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cf6:	fa93 f3a3 	rbit	r3, r3
 8003cfa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003cfe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003d06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d101      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 8003d0e:	2320      	movs	r3, #32
 8003d10:	e004      	b.n	8003d1c <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 8003d12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d16:	fab3 f383 	clz	r3, r3
 8003d1a:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d107      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6818      	ldr	r0, [r3, #0]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	2300      	movs	r3, #0
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	f7fe fcf2 	bl	8002714 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2102      	movs	r1, #2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe fd0d 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10a      	bne.n	8003d5c <HAL_ADC_ConfigChannel+0x388>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2102      	movs	r1, #2
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fe fd02 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003d52:	4603      	mov	r3, r0
 8003d54:	0e9b      	lsrs	r3, r3, #26
 8003d56:	f003 021f 	and.w	r2, r3, #31
 8003d5a:	e01e      	b.n	8003d9a <HAL_ADC_ConfigChannel+0x3c6>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2102      	movs	r1, #2
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fe fcf7 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d72:	fa93 f3a3 	rbit	r3, r3
 8003d76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003d7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d7e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003d82:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 8003d8a:	2320      	movs	r3, #32
 8003d8c:	e004      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003d8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d92:	fab3 f383 	clz	r3, r3
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d105      	bne.n	8003db2 <HAL_ADC_ConfigChannel+0x3de>
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	0e9b      	lsrs	r3, r3, #26
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	e018      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x410>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003dbe:	fa93 f3a3 	rbit	r3, r3
 8003dc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003dc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003dca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_ADC_ConfigChannel+0x406>
    return 32U;
 8003dd6:	2320      	movs	r3, #32
 8003dd8:	e004      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x410>
  return __builtin_clz(value);
 8003dda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dde:	fab3 f383 	clz	r3, r3
 8003de2:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d107      	bne.n	8003df8 <HAL_ADC_ConfigChannel+0x424>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	2300      	movs	r3, #0
 8003df2:	2102      	movs	r1, #2
 8003df4:	f7fe fc8e 	bl	8002714 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2103      	movs	r1, #3
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7fe fca9 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003e04:	4603      	mov	r3, r0
 8003e06:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10a      	bne.n	8003e24 <HAL_ADC_ConfigChannel+0x450>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2103      	movs	r1, #3
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fe fc9e 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	0e9b      	lsrs	r3, r3, #26
 8003e1e:	f003 021f 	and.w	r2, r3, #31
 8003e22:	e01a      	b.n	8003e5a <HAL_ADC_ConfigChannel+0x486>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2103      	movs	r1, #3
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fe fc93 	bl	8002756 <LL_ADC_GetOffsetChannel>
 8003e30:	4603      	mov	r3, r0
 8003e32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e36:	fa93 f3a3 	rbit	r3, r3
 8003e3a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003e3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003e42:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_ADC_ConfigChannel+0x47a>
    return 32U;
 8003e4a:	2320      	movs	r3, #32
 8003e4c:	e004      	b.n	8003e58 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 8003e4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e52:	fab3 f383 	clz	r3, r3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d105      	bne.n	8003e72 <HAL_ADC_ConfigChannel+0x49e>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	0e9b      	lsrs	r3, r3, #26
 8003e6c:	f003 031f 	and.w	r3, r3, #31
 8003e70:	e011      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x4c2>
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e7a:	fa93 f3a3 	rbit	r3, r3
 8003e7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003e80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e82:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003e84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_ADC_ConfigChannel+0x4ba>
    return 32U;
 8003e8a:	2320      	movs	r3, #32
 8003e8c:	e003      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 8003e8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e90:	fab3 f383 	clz	r3, r3
 8003e94:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d107      	bne.n	8003eaa <HAL_ADC_ConfigChannel+0x4d6>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6818      	ldr	r0, [r3, #0]
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	2103      	movs	r1, #3
 8003ea6:	f7fe fc35 	bl	8002714 <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fe feee 	bl	8002c90 <LL_ADC_IsEnabled>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f040 8456 	bne.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6818      	ldr	r0, [r3, #0]
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	6819      	ldr	r1, [r3, #0]
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	461a      	mov	r2, r3
 8003eca:	f7fe fe47 	bl	8002b5c <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ed6:	f040 80d6 	bne.w	8004086 <HAL_ADC_ConfigChannel+0x6b2>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10b      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x52a>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	0e9b      	lsrs	r3, r3, #26
 8003eec:	3301      	adds	r3, #1
 8003eee:	f003 031f 	and.w	r3, r3, #31
 8003ef2:	2b09      	cmp	r3, #9
 8003ef4:	bf94      	ite	ls
 8003ef6:	2301      	movls	r3, #1
 8003ef8:	2300      	movhi	r3, #0
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	e019      	b.n	8003f32 <HAL_ADC_ConfigChannel+0x55e>
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f06:	fa93 f3a3 	rbit	r3, r3
 8003f0a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003f0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f0e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003f10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x546>
    return 32U;
 8003f16:	2320      	movs	r3, #32
 8003f18:	e003      	b.n	8003f22 <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 8003f1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f1c:	fab3 f383 	clz	r3, r3
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	f003 031f 	and.w	r3, r3, #31
 8003f28:	2b09      	cmp	r3, #9
 8003f2a:	bf94      	ite	ls
 8003f2c:	2301      	movls	r3, #1
 8003f2e:	2300      	movhi	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d04d      	beq.n	8003fd2 <HAL_ADC_ConfigChannel+0x5fe>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d107      	bne.n	8003f52 <HAL_ADC_ConfigChannel+0x57e>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	0e9b      	lsrs	r3, r3, #26
 8003f48:	3301      	adds	r3, #1
 8003f4a:	069b      	lsls	r3, r3, #26
 8003f4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f50:	e015      	b.n	8003f7e <HAL_ADC_ConfigChannel+0x5aa>
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f5a:	fa93 f3a3 	rbit	r3, r3
 8003f5e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003f60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003f64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_ADC_ConfigChannel+0x59a>
    return 32U;
 8003f6a:	2320      	movs	r3, #32
 8003f6c:	e003      	b.n	8003f76 <HAL_ADC_ConfigChannel+0x5a2>
  return __builtin_clz(value);
 8003f6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f70:	fab3 f383 	clz	r3, r3
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	3301      	adds	r3, #1
 8003f78:	069b      	lsls	r3, r3, #26
 8003f7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d109      	bne.n	8003f9e <HAL_ADC_ConfigChannel+0x5ca>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	0e9b      	lsrs	r3, r3, #26
 8003f90:	3301      	adds	r3, #1
 8003f92:	f003 031f 	and.w	r3, r3, #31
 8003f96:	2101      	movs	r1, #1
 8003f98:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9c:	e017      	b.n	8003fce <HAL_ADC_ConfigChannel+0x5fa>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fa6:	fa93 f3a3 	rbit	r3, r3
 8003faa:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003fac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fae:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003fb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_ADC_ConfigChannel+0x5e6>
    return 32U;
 8003fb6:	2320      	movs	r3, #32
 8003fb8:	e003      	b.n	8003fc2 <HAL_ADC_ConfigChannel+0x5ee>
  return __builtin_clz(value);
 8003fba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fbc:	fab3 f383 	clz	r3, r3
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	f003 031f 	and.w	r3, r3, #31
 8003fc8:	2101      	movs	r1, #1
 8003fca:	fa01 f303 	lsl.w	r3, r1, r3
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	e04e      	b.n	8004070 <HAL_ADC_ConfigChannel+0x69c>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d107      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x61a>
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	0e9b      	lsrs	r3, r3, #26
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	069b      	lsls	r3, r3, #26
 8003fe8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fec:	e015      	b.n	800401a <HAL_ADC_ConfigChannel+0x646>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ff6:	fa93 f3a3 	rbit	r3, r3
 8003ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ffe:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_ADC_ConfigChannel+0x636>
    return 32U;
 8004006:	2320      	movs	r3, #32
 8004008:	e003      	b.n	8004012 <HAL_ADC_ConfigChannel+0x63e>
  return __builtin_clz(value);
 800400a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800400c:	fab3 f383 	clz	r3, r3
 8004010:	b2db      	uxtb	r3, r3
 8004012:	3301      	adds	r3, #1
 8004014:	069b      	lsls	r3, r3, #26
 8004016:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d109      	bne.n	800403a <HAL_ADC_ConfigChannel+0x666>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	0e9b      	lsrs	r3, r3, #26
 800402c:	3301      	adds	r3, #1
 800402e:	f003 031f 	and.w	r3, r3, #31
 8004032:	2101      	movs	r1, #1
 8004034:	fa01 f303 	lsl.w	r3, r1, r3
 8004038:	e017      	b.n	800406a <HAL_ADC_ConfigChannel+0x696>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004042:	fa93 f3a3 	rbit	r3, r3
 8004046:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800404a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800404c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_ADC_ConfigChannel+0x682>
    return 32U;
 8004052:	2320      	movs	r3, #32
 8004054:	e003      	b.n	800405e <HAL_ADC_ConfigChannel+0x68a>
  return __builtin_clz(value);
 8004056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004058:	fab3 f383 	clz	r3, r3
 800405c:	b2db      	uxtb	r3, r3
 800405e:	3301      	adds	r3, #1
 8004060:	f003 031f 	and.w	r3, r3, #31
 8004064:	2101      	movs	r1, #1
 8004066:	fa01 f303 	lsl.w	r3, r1, r3
 800406a:	4313      	orrs	r3, r2
 800406c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004070:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6818      	ldr	r0, [r3, #0]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	461a      	mov	r2, r3
 800407e:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8004082:	f7fe fd07 	bl	8002a94 <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	f280 836c 	bge.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a97      	ldr	r2, [pc, #604]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d101      	bne.n	800409e <HAL_ADC_ConfigChannel+0x6ca>
 800409a:	4b97      	ldr	r3, [pc, #604]	@ (80042f8 <HAL_ADC_ConfigChannel+0x924>)
 800409c:	e000      	b.n	80040a0 <HAL_ADC_ConfigChannel+0x6cc>
 800409e:	4b97      	ldr	r3, [pc, #604]	@ (80042fc <HAL_ADC_ConfigChannel+0x928>)
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fe fb09 	bl	80026b8 <LL_ADC_GetCommonPathInternalCh>
 80040a6:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a91      	ldr	r2, [pc, #580]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d109      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0x6f4>
 80040b4:	488f      	ldr	r0, [pc, #572]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 80040b6:	f7fe fdeb 	bl	8002c90 <LL_ADC_IsEnabled>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	bf0c      	ite	eq
 80040c0:	2301      	moveq	r3, #1
 80040c2:	2300      	movne	r3, #0
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	e008      	b.n	80040da <HAL_ADC_ConfigChannel+0x706>
 80040c8:	488d      	ldr	r0, [pc, #564]	@ (8004300 <HAL_ADC_ConfigChannel+0x92c>)
 80040ca:	f7fe fde1 	bl	8002c90 <LL_ADC_IsEnabled>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	bf0c      	ite	eq
 80040d4:	2301      	moveq	r3, #1
 80040d6:	2300      	movne	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 8088 	beq.w	80041f0 <HAL_ADC_ConfigChannel+0x81c>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a87      	ldr	r2, [pc, #540]	@ (8004304 <HAL_ADC_ConfigChannel+0x930>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d132      	bne.n	8004150 <HAL_ADC_ConfigChannel+0x77c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80040ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d12c      	bne.n	8004150 <HAL_ADC_ConfigChannel+0x77c>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a7e      	ldr	r2, [pc, #504]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d005      	beq.n	800410c <HAL_ADC_ConfigChannel+0x738>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a7e      	ldr	r2, [pc, #504]	@ (8004300 <HAL_ADC_ConfigChannel+0x92c>)
 8004106:	4293      	cmp	r3, r2
 8004108:	f040 832b 	bne.w	8004762 <HAL_ADC_ConfigChannel+0xd8e>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a78      	ldr	r2, [pc, #480]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d101      	bne.n	800411a <HAL_ADC_ConfigChannel+0x746>
 8004116:	4a78      	ldr	r2, [pc, #480]	@ (80042f8 <HAL_ADC_ConfigChannel+0x924>)
 8004118:	e000      	b.n	800411c <HAL_ADC_ConfigChannel+0x748>
 800411a:	4a78      	ldr	r2, [pc, #480]	@ (80042fc <HAL_ADC_ConfigChannel+0x928>)
 800411c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004120:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004124:	4619      	mov	r1, r3
 8004126:	4610      	mov	r0, r2
 8004128:	f7fe fab3 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800412c:	4b76      	ldr	r3, [pc, #472]	@ (8004308 <HAL_ADC_ConfigChannel+0x934>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	099b      	lsrs	r3, r3, #6
 8004132:	4a76      	ldr	r2, [pc, #472]	@ (800430c <HAL_ADC_ConfigChannel+0x938>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	099b      	lsrs	r3, r3, #6
 800413a:	3301      	adds	r3, #1
 800413c:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 800413e:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8004140:	e002      	b.n	8004148 <HAL_ADC_ConfigChannel+0x774>
                {
                  wait_loop_index--;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	3b01      	subs	r3, #1
 8004146:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f9      	bne.n	8004142 <HAL_ADC_ConfigChannel+0x76e>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800414e:	e308      	b.n	8004762 <HAL_ADC_ConfigChannel+0xd8e>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a6e      	ldr	r2, [pc, #440]	@ (8004310 <HAL_ADC_ConfigChannel+0x93c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d121      	bne.n	800419e <HAL_ADC_ConfigChannel+0x7ca>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800415a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800415e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8004162:	2b00      	cmp	r3, #0
 8004164:	d11b      	bne.n	800419e <HAL_ADC_ConfigChannel+0x7ca>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a62      	ldr	r2, [pc, #392]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d005      	beq.n	800417c <HAL_ADC_ConfigChannel+0x7a8>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a62      	ldr	r2, [pc, #392]	@ (8004300 <HAL_ADC_ConfigChannel+0x92c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	f040 82f5 	bne.w	8004766 <HAL_ADC_ConfigChannel+0xd92>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a5c      	ldr	r2, [pc, #368]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d101      	bne.n	800418a <HAL_ADC_ConfigChannel+0x7b6>
 8004186:	4a5c      	ldr	r2, [pc, #368]	@ (80042f8 <HAL_ADC_ConfigChannel+0x924>)
 8004188:	e000      	b.n	800418c <HAL_ADC_ConfigChannel+0x7b8>
 800418a:	4a5c      	ldr	r2, [pc, #368]	@ (80042fc <HAL_ADC_ConfigChannel+0x928>)
 800418c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004190:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f7fe fa7b 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800419c:	e2e3      	b.n	8004766 <HAL_ADC_ConfigChannel+0xd92>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a5c      	ldr	r2, [pc, #368]	@ (8004314 <HAL_ADC_ConfigChannel+0x940>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	f040 82df 	bne.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80041aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f040 82d8 	bne.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a4d      	ldr	r2, [pc, #308]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d005      	beq.n	80041ce <HAL_ADC_ConfigChannel+0x7fa>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a4e      	ldr	r2, [pc, #312]	@ (8004300 <HAL_ADC_ConfigChannel+0x92c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	f040 82cd 	bne.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a48      	ldr	r2, [pc, #288]	@ (80042f4 <HAL_ADC_ConfigChannel+0x920>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d101      	bne.n	80041dc <HAL_ADC_ConfigChannel+0x808>
 80041d8:	4a47      	ldr	r2, [pc, #284]	@ (80042f8 <HAL_ADC_ConfigChannel+0x924>)
 80041da:	e000      	b.n	80041de <HAL_ADC_ConfigChannel+0x80a>
 80041dc:	4a47      	ldr	r2, [pc, #284]	@ (80042fc <HAL_ADC_ConfigChannel+0x928>)
 80041de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80041e6:	4619      	mov	r1, r3
 80041e8:	4610      	mov	r0, r2
 80041ea:	f7fe fa52 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
 80041ee:	e2bb      	b.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041f4:	f043 0220 	orr.w	r2, r3, #32
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8004202:	e2b1      	b.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

      /* Remap internal channels on STM32U5-2M revA */
#if defined (STM32U575xx) || defined (STM32U585xx)
      if (HAL_GetREVID() == REV_ID_A)
 800420c:	f7fe fa20 	bl	8002650 <HAL_GetREVID>
 8004210:	4603      	mov	r3, r0
 8004212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004216:	d130      	bne.n	800427a <HAL_ADC_ConfigChannel+0x8a6>
      {
        if (pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a3e      	ldr	r2, [pc, #248]	@ (8004318 <HAL_ADC_ConfigChannel+0x944>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d103      	bne.n	800422a <HAL_ADC_ConfigChannel+0x856>
        {
          tmp_channel = (LL_ADC_CHANNEL_22 | ADC_CHANNEL_ID_INTERNAL_CH);
 8004222:	4b3e      	ldr	r3, [pc, #248]	@ (800431c <HAL_ADC_ConfigChannel+0x948>)
 8004224:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004228:	e027      	b.n	800427a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC4_CHANNEL_VBAT)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a3c      	ldr	r2, [pc, #240]	@ (8004320 <HAL_ADC_ConfigChannel+0x94c>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d103      	bne.n	800423c <HAL_ADC_ConfigChannel+0x868>
        {
          tmp_channel = (LL_ADC_CHANNEL_23 | ADC_CHANNEL_ID_INTERNAL_CH);
 8004234:	4b3b      	ldr	r3, [pc, #236]	@ (8004324 <HAL_ADC_ConfigChannel+0x950>)
 8004236:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800423a:	e01e      	b.n	800427a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a39      	ldr	r2, [pc, #228]	@ (8004328 <HAL_ADC_ConfigChannel+0x954>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d103      	bne.n	800424e <HAL_ADC_ConfigChannel+0x87a>
        {
          tmp_channel = (LL_ADC_CHANNEL_VREFINT | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE);
 8004246:	4b39      	ldr	r3, [pc, #228]	@ (800432c <HAL_ADC_ConfigChannel+0x958>)
 8004248:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800424c:	e015      	b.n	800427a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH1_ADC4)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a37      	ldr	r2, [pc, #220]	@ (8004330 <HAL_ADC_ConfigChannel+0x95c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d103      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x88c>
        {
          tmp_channel = (LL_ADC_CHANNEL_20 | ADC_CHANNEL_ID_INTERNAL_CH);
 8004258:	4b36      	ldr	r3, [pc, #216]	@ (8004334 <HAL_ADC_ConfigChannel+0x960>)
 800425a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800425e:	e00c      	b.n	800427a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a34      	ldr	r2, [pc, #208]	@ (8004338 <HAL_ADC_ConfigChannel+0x964>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d103      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x89e>
        {
          tmp_channel = (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH);
 800426a:	4b31      	ldr	r3, [pc, #196]	@ (8004330 <HAL_ADC_ConfigChannel+0x95c>)
 800426c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004270:	e003      	b.n	800427a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else
        {
          tmp_channel = pConfig->Channel;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2b02      	cmp	r3, #2
 8004280:	f000 81a2 	beq.w	80045c8 <HAL_ADC_ConfigChannel+0xbf4>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800428c:	d004      	beq.n	8004298 <HAL_ADC_ConfigChannel+0x8c4>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004292:	4a2a      	ldr	r2, [pc, #168]	@ (800433c <HAL_ADC_ConfigChannel+0x968>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d107      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x8d4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7fe fb8b 	bl	80029bc <LL_ADC_REG_SetSequencerChAdd>
 80042a6:	e0c1      	b.n	800442c <HAL_ADC_ConfigChannel+0xa58>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f003 031f 	and.w	r3, r3, #31
 80042b6:	210f      	movs	r1, #15
 80042b8:	fa01 f303 	lsl.w	r3, r1, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	401a      	ands	r2, r3
 80042c0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80042c4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d105      	bne.n	80042d8 <HAL_ADC_ConfigChannel+0x904>
 80042cc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80042d0:	0e9b      	lsrs	r3, r3, #26
 80042d2:	f003 031f 	and.w	r3, r3, #31
 80042d6:	e037      	b.n	8004348 <HAL_ADC_ConfigChannel+0x974>
 80042d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80042dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e0:	fa93 f3a3 	rbit	r3, r3
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80042e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80042ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d127      	bne.n	8004340 <HAL_ADC_ConfigChannel+0x96c>
    return 32U;
 80042f0:	2320      	movs	r3, #32
 80042f2:	e029      	b.n	8004348 <HAL_ADC_ConfigChannel+0x974>
 80042f4:	42028000 	.word	0x42028000
 80042f8:	42028308 	.word	0x42028308
 80042fc:	46021308 	.word	0x46021308
 8004300:	46021000 	.word	0x46021000
 8004304:	ce080000 	.word	0xce080000
 8004308:	20000004 	.word	0x20000004
 800430c:	053e2d63 	.word	0x053e2d63
 8004310:	ca040000 	.word	0xca040000
 8004314:	80000001 	.word	0x80000001
 8004318:	b6002000 	.word	0xb6002000
 800431c:	da400000 	.word	0xda400000
 8004320:	ba004000 	.word	0xba004000
 8004324:	de800000 	.word	0xde800000
 8004328:	b2001000 	.word	0xb2001000
 800432c:	81000001 	.word	0x81000001
 8004330:	d6200000 	.word	0xd6200000
 8004334:	d2100000 	.word	0xd2100000
 8004338:	d7200000 	.word	0xd7200000
 800433c:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8004340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004342:	fab3 f383 	clz	r3, r3
 8004346:	b2db      	uxtb	r3, r3
 8004348:	6839      	ldr	r1, [r7, #0]
 800434a:	6849      	ldr	r1, [r1, #4]
 800434c:	f001 011f 	and.w	r1, r1, #31
 8004350:	408b      	lsls	r3, r1
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	089b      	lsrs	r3, r3, #2
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004366:	429a      	cmp	r2, r3
 8004368:	d860      	bhi.n	800442c <HAL_ADC_ConfigChannel+0xa58>
          {
#if !defined (ADC2)
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 800436a:	f7fe f971 	bl	8002650 <HAL_GetREVID>
 800436e:	4603      	mov	r3, r0
 8004370:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004374:	d851      	bhi.n	800441a <HAL_ADC_ConfigChannel+0xa46>
            {
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 8004376:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800437a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10a      	bne.n	8004398 <HAL_ADC_ConfigChannel+0x9c4>
 8004382:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004386:	0e9b      	lsrs	r3, r3, #26
 8004388:	f003 031f 	and.w	r3, r3, #31
 800438c:	2b13      	cmp	r3, #19
 800438e:	bf8c      	ite	hi
 8004390:	2301      	movhi	r3, #1
 8004392:	2300      	movls	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	e016      	b.n	80043c6 <HAL_ADC_ConfigChannel+0x9f2>
 8004398:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800439c:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	fa93 f3a3 	rbit	r3, r3
 80043a4:	61bb      	str	r3, [r7, #24]
  return result;
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80043aa:	6a3b      	ldr	r3, [r7, #32]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d101      	bne.n	80043b4 <HAL_ADC_ConfigChannel+0x9e0>
    return 32U;
 80043b0:	2320      	movs	r3, #32
 80043b2:	e003      	b.n	80043bc <HAL_ADC_ConfigChannel+0x9e8>
  return __builtin_clz(value);
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	fab3 f383 	clz	r3, r3
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b13      	cmp	r3, #19
 80043be:	bf8c      	ite	hi
 80043c0:	2301      	movhi	r3, #1
 80043c2:	2300      	movls	r3, #0
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d027      	beq.n	800441a <HAL_ADC_ConfigChannel+0xa46>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 80043ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80043ce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d109      	bne.n	80043ea <HAL_ADC_ConfigChannel+0xa16>
 80043d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80043da:	0e9b      	lsrs	r3, r3, #26
 80043dc:	f003 031f 	and.w	r3, r3, #31
 80043e0:	3b09      	subs	r3, #9
 80043e2:	2201      	movs	r2, #1
 80043e4:	fa02 f303 	lsl.w	r3, r2, r3
 80043e8:	e015      	b.n	8004416 <HAL_ADC_ConfigChannel+0xa42>
 80043ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80043ee:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	fa93 f3a3 	rbit	r3, r3
 80043f6:	60fb      	str	r3, [r7, #12]
  return result;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_ADC_ConfigChannel+0xa32>
    return 32U;
 8004402:	2320      	movs	r3, #32
 8004404:	e003      	b.n	800440e <HAL_ADC_ConfigChannel+0xa3a>
  return __builtin_clz(value);
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	fab3 f383 	clz	r3, r3
 800440c:	b2db      	uxtb	r3, r3
 800440e:	3b09      	subs	r3, #9
 8004410:	2201      	movs	r2, #1
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6818      	ldr	r0, [r3, #0]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8004426:	4619      	mov	r1, r3
 8004428:	f7fe fa68 	bl	80028fc <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6818      	ldr	r0, [r3, #0]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	461a      	mov	r2, r3
 8004436:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800443a:	f7fe fb2b 	bl	8002a94 <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	f280 8190 	bge.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a97      	ldr	r2, [pc, #604]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d101      	bne.n	8004456 <HAL_ADC_ConfigChannel+0xa82>
 8004452:	4b97      	ldr	r3, [pc, #604]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 8004454:	e000      	b.n	8004458 <HAL_ADC_ConfigChannel+0xa84>
 8004456:	4b97      	ldr	r3, [pc, #604]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 8004458:	4618      	mov	r0, r3
 800445a:	f7fe f92d 	bl	80026b8 <LL_ADC_GetCommonPathInternalCh>
 800445e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a94      	ldr	r2, [pc, #592]	@ (80046b8 <HAL_ADC_ConfigChannel+0xce4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d126      	bne.n	80044ba <HAL_ADC_ConfigChannel+0xae6>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800446c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004470:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d120      	bne.n	80044ba <HAL_ADC_ConfigChannel+0xae6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a8b      	ldr	r2, [pc, #556]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d101      	bne.n	8004486 <HAL_ADC_ConfigChannel+0xab2>
 8004482:	4a8b      	ldr	r2, [pc, #556]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 8004484:	e000      	b.n	8004488 <HAL_ADC_ConfigChannel+0xab4>
 8004486:	4a8b      	ldr	r2, [pc, #556]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 8004488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800448c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004490:	4619      	mov	r1, r3
 8004492:	4610      	mov	r0, r2
 8004494:	f7fe f8fd 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004498:	4b88      	ldr	r3, [pc, #544]	@ (80046bc <HAL_ADC_ConfigChannel+0xce8>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	099b      	lsrs	r3, r3, #6
 800449e:	4a88      	ldr	r2, [pc, #544]	@ (80046c0 <HAL_ADC_ConfigChannel+0xcec>)
 80044a0:	fba2 2303 	umull	r2, r3, r2, r3
 80044a4:	099b      	lsrs	r3, r3, #6
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 80044aa:	e002      	b.n	80044b2 <HAL_ADC_ConfigChannel+0xade>
            {
              wait_loop_index--;
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f9      	bne.n	80044ac <HAL_ADC_ConfigChannel+0xad8>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 80044b8:	e067      	b.n	800458a <HAL_ADC_ConfigChannel+0xbb6>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a81      	ldr	r2, [pc, #516]	@ (80046c4 <HAL_ADC_ConfigChannel+0xcf0>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d116      	bne.n	80044f2 <HAL_ADC_ConfigChannel+0xb1e>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d110      	bne.n	80044f2 <HAL_ADC_ConfigChannel+0xb1e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a75      	ldr	r2, [pc, #468]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d101      	bne.n	80044de <HAL_ADC_ConfigChannel+0xb0a>
 80044da:	4a75      	ldr	r2, [pc, #468]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 80044dc:	e000      	b.n	80044e0 <HAL_ADC_ConfigChannel+0xb0c>
 80044de:	4a75      	ldr	r2, [pc, #468]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 80044e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044e8:	4619      	mov	r1, r3
 80044ea:	4610      	mov	r0, r2
 80044ec:	f7fe f8d1 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
 80044f0:	e04b      	b.n	800458a <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a74      	ldr	r2, [pc, #464]	@ (80046c8 <HAL_ADC_ConfigChannel+0xcf4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d116      	bne.n	800452a <HAL_ADC_ConfigChannel+0xb56>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004500:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d110      	bne.n	800452a <HAL_ADC_ConfigChannel+0xb56>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a67      	ldr	r2, [pc, #412]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d101      	bne.n	8004516 <HAL_ADC_ConfigChannel+0xb42>
 8004512:	4a67      	ldr	r2, [pc, #412]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 8004514:	e000      	b.n	8004518 <HAL_ADC_ConfigChannel+0xb44>
 8004516:	4a67      	ldr	r2, [pc, #412]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 8004518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800451c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004520:	4619      	mov	r1, r3
 8004522:	4610      	mov	r0, r2
 8004524:	f7fe f8b5 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
 8004528:	e02f      	b.n	800458a <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a67      	ldr	r2, [pc, #412]	@ (80046cc <HAL_ADC_ConfigChannel+0xcf8>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d12a      	bne.n	800458a <HAL_ADC_ConfigChannel+0xbb6>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004538:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d124      	bne.n	800458a <HAL_ADC_ConfigChannel+0xbb6>
          {
#if !defined (ADC2)
            if (ADC_VCORE_INSTANCE(hadc))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a62      	ldr	r2, [pc, #392]	@ (80046d0 <HAL_ADC_ConfigChannel+0xcfc>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d11f      	bne.n	800458a <HAL_ADC_ConfigChannel+0xbb6>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a57      	ldr	r2, [pc, #348]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d101      	bne.n	8004558 <HAL_ADC_ConfigChannel+0xb84>
 8004554:	4a56      	ldr	r2, [pc, #344]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 8004556:	e000      	b.n	800455a <HAL_ADC_ConfigChannel+0xb86>
 8004558:	4a56      	ldr	r2, [pc, #344]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 800455a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800455e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004562:	4619      	mov	r1, r3
 8004564:	4610      	mov	r0, r2
 8004566:	f7fe f894 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
                                             LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 800456a:	f7fe f871 	bl	8002650 <HAL_GetREVID>
 800456e:	4603      	mov	r3, r0
 8004570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004574:	d809      	bhi.n	800458a <HAL_ADC_ConfigChannel+0xbb6>
              {
                SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f042 0201 	orr.w	r2, r2, #1
 8004586:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 800458a:	f7fe f861 	bl	8002650 <HAL_GetREVID>
 800458e:	4603      	mov	r3, r0
 8004590:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004594:	f040 80e8 	bne.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a4d      	ldr	r2, [pc, #308]	@ (80046d4 <HAL_ADC_ConfigChannel+0xd00>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	f040 80e2 	bne.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80045a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	f040 80db 	bne.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0201 	orr.w	r2, r2, #1
 80045c2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 80045c6:	e0cf      	b.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045d0:	d004      	beq.n	80045dc <HAL_ADC_ConfigChannel+0xc08>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80045d6:	4a40      	ldr	r2, [pc, #256]	@ (80046d8 <HAL_ADC_ConfigChannel+0xd04>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d106      	bne.n	80045ea <HAL_ADC_ConfigChannel+0xc16>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7fe fa1c 	bl	8002a22 <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f280 80ba 	bge.w	8004768 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a2c      	ldr	r2, [pc, #176]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d101      	bne.n	8004602 <HAL_ADC_ConfigChannel+0xc2e>
 80045fe:	4b2c      	ldr	r3, [pc, #176]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 8004600:	e000      	b.n	8004604 <HAL_ADC_ConfigChannel+0xc30>
 8004602:	4b2c      	ldr	r3, [pc, #176]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 8004604:	4618      	mov	r0, r3
 8004606:	f7fe f857 	bl	80026b8 <LL_ADC_GetCommonPathInternalCh>
 800460a:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a32      	ldr	r2, [pc, #200]	@ (80046dc <HAL_ADC_ConfigChannel+0xd08>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d110      	bne.n	800463a <HAL_ADC_ConfigChannel+0xc66>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a23      	ldr	r2, [pc, #140]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d101      	bne.n	8004626 <HAL_ADC_ConfigChannel+0xc52>
 8004622:	4a23      	ldr	r2, [pc, #140]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 8004624:	e000      	b.n	8004628 <HAL_ADC_ConfigChannel+0xc54>
 8004626:	4a23      	ldr	r2, [pc, #140]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 8004628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800462c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004630:	4619      	mov	r1, r3
 8004632:	4610      	mov	r0, r2
 8004634:	f7fe f82d 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
 8004638:	e06d      	b.n	8004716 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a28      	ldr	r2, [pc, #160]	@ (80046e0 <HAL_ADC_ConfigChannel+0xd0c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d110      	bne.n	8004666 <HAL_ADC_ConfigChannel+0xc92>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a18      	ldr	r2, [pc, #96]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d101      	bne.n	8004652 <HAL_ADC_ConfigChannel+0xc7e>
 800464e:	4a18      	ldr	r2, [pc, #96]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 8004650:	e000      	b.n	8004654 <HAL_ADC_ConfigChannel+0xc80>
 8004652:	4a18      	ldr	r2, [pc, #96]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 8004654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004658:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800465c:	4619      	mov	r1, r3
 800465e:	4610      	mov	r0, r2
 8004660:	f7fe f817 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
 8004664:	e057      	b.n	8004716 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a17      	ldr	r2, [pc, #92]	@ (80046c8 <HAL_ADC_ConfigChannel+0xcf4>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d110      	bne.n	8004692 <HAL_ADC_ConfigChannel+0xcbe>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a0d      	ldr	r2, [pc, #52]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d101      	bne.n	800467e <HAL_ADC_ConfigChannel+0xcaa>
 800467a:	4a0d      	ldr	r2, [pc, #52]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 800467c:	e000      	b.n	8004680 <HAL_ADC_ConfigChannel+0xcac>
 800467e:	4a0d      	ldr	r2, [pc, #52]	@ (80046b4 <HAL_ADC_ConfigChannel+0xce0>)
 8004680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004684:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004688:	4619      	mov	r1, r3
 800468a:	4610      	mov	r0, r2
 800468c:	f7fe f801 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
 8004690:	e041      	b.n	8004716 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a0d      	ldr	r2, [pc, #52]	@ (80046cc <HAL_ADC_ConfigChannel+0xcf8>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d13c      	bne.n	8004716 <HAL_ADC_ConfigChannel+0xd42>
          {
#if !defined (ADC2)
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a02      	ldr	r2, [pc, #8]	@ (80046ac <HAL_ADC_ConfigChannel+0xcd8>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d11e      	bne.n	80046e4 <HAL_ADC_ConfigChannel+0xd10>
 80046a6:	4a02      	ldr	r2, [pc, #8]	@ (80046b0 <HAL_ADC_ConfigChannel+0xcdc>)
 80046a8:	e01d      	b.n	80046e6 <HAL_ADC_ConfigChannel+0xd12>
 80046aa:	bf00      	nop
 80046ac:	42028000 	.word	0x42028000
 80046b0:	42028308 	.word	0x42028308
 80046b4:	46021308 	.word	0x46021308
 80046b8:	b6002000 	.word	0xb6002000
 80046bc:	20000004 	.word	0x20000004
 80046c0:	053e2d63 	.word	0x053e2d63
 80046c4:	ba004000 	.word	0xba004000
 80046c8:	80000001 	.word	0x80000001
 80046cc:	b2001000 	.word	0xb2001000
 80046d0:	46021000 	.word	0x46021000
 80046d4:	d7200000 	.word	0xd7200000
 80046d8:	80000010 	.word	0x80000010
 80046dc:	ce080000 	.word	0xce080000
 80046e0:	ca040000 	.word	0xca040000
 80046e4:	4a25      	ldr	r2, [pc, #148]	@ (800477c <HAL_ADC_ConfigChannel+0xda8>)
 80046e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ea:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80046ee:	4619      	mov	r1, r3
 80046f0:	4610      	mov	r0, r2
 80046f2:	f7fd ffce 	bl	8002692 <LL_ADC_SetCommonPathInternalCh>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 80046f6:	f7fd ffab 	bl	8002650 <HAL_GetREVID>
 80046fa:	4603      	mov	r3, r0
 80046fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004700:	d809      	bhi.n	8004716 <HAL_ADC_ConfigChannel+0xd42>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0201 	orr.w	r2, r2, #1
 8004712:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 2M silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8004716:	f7fd ff9b 	bl	8002650 <HAL_GetREVID>
 800471a:	4603      	mov	r3, r0
 800471c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004720:	d122      	bne.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a16      	ldr	r2, [pc, #88]	@ (8004780 <HAL_ADC_ConfigChannel+0xdac>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d11d      	bne.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800472c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004730:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d117      	bne.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f042 0201 	orr.w	r2, r2, #1
 8004748:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 800474c:	e00c      	b.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004752:	f043 0220 	orr.w	r2, r3, #32
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8004760:	e002      	b.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004762:	bf00      	nop
 8004764:	e000      	b.n	8004768 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004766:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8004770:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 8004774:	4618      	mov	r0, r3
 8004776:	37f0      	adds	r7, #240	@ 0xf0
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	46021308 	.word	0x46021308
 8004780:	d7200000 	.word	0xd7200000

08004784 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4618      	mov	r0, r3
 8004792:	f7fe fa7d 	bl	8002c90 <LL_ADC_IsEnabled>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d15a      	bne.n	8004852 <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689a      	ldr	r2, [r3, #8]
 80047a2:	4b2e      	ldr	r3, [pc, #184]	@ (800485c <ADC_Enable+0xd8>)
 80047a4:	4013      	ands	r3, r2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00d      	beq.n	80047c6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047ae:	f043 0210 	orr.w	r2, r3, #16
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047ba:	f043 0201 	orr.w	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e046      	b.n	8004854 <ADC_Enable+0xd0>
    }

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2201      	movs	r2, #1
 80047cc:	601a      	str	r2, [r3, #0]

    LL_ADC_Enable(hadc->Instance);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fe fa34 	bl	8002c40 <LL_ADC_Enable>

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a1b      	ldr	r3, [r3, #32]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d004      	beq.n	80047ea <ADC_Enable+0x66>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004860 <ADC_Enable+0xdc>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d033      	beq.n	8004852 <ADC_Enable+0xce>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80047ea:	f7fd ff01 	bl	80025f0 <HAL_GetTick>
 80047ee:	60f8      	str	r0, [r7, #12]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
         )
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80047f0:	e028      	b.n	8004844 <ADC_Enable+0xc0>
              The workaround is to continue setting ADEN until ADRDY is becomes 1.
              Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
              4 ADC clock cycle duration */
          /* Note: Test of ADC enabled required due to hardware constraint to     */
          /*       not enable ADC if already enabled.                             */
          if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7fe fa4a 	bl	8002c90 <LL_ADC_IsEnabled>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d104      	bne.n	800480c <ADC_Enable+0x88>
          {
            LL_ADC_Enable(hadc->Instance);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f7fe fa1a 	bl	8002c40 <LL_ADC_Enable>
          }

          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800480c:	f7fd fef0 	bl	80025f0 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d914      	bls.n	8004844 <ADC_Enable+0xc0>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	2b01      	cmp	r3, #1
 8004826:	d00d      	beq.n	8004844 <ADC_Enable+0xc0>
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800482c:	f043 0210 	orr.w	r2, r3, #16
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004838:	f043 0201 	orr.w	r2, r3, #1
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	67da      	str	r2, [r3, #124]	@ 0x7c

              return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e007      	b.n	8004854 <ADC_Enable+0xd0>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b01      	cmp	r3, #1
 8004850:	d1cf      	bne.n	80047f2 <ADC_Enable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	8000003f 	.word	0x8000003f
 8004860:	46021000 	.word	0x46021000

08004864 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f7fe fa20 	bl	8002cb6 <LL_ADC_IsDisableOngoing>
 8004876:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4618      	mov	r0, r3
 800487e:	f7fe fa07 	bl	8002c90 <LL_ADC_IsEnabled>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d047      	beq.n	8004918 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d144      	bne.n	8004918 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f003 030d 	and.w	r3, r3, #13
 8004898:	2b01      	cmp	r3, #1
 800489a:	d10c      	bne.n	80048b6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7fe f9e1 	bl	8002c68 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2203      	movs	r2, #3
 80048ac:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80048ae:	f7fd fe9f 	bl	80025f0 <HAL_GetTick>
 80048b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80048b4:	e029      	b.n	800490a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048ba:	f043 0210 	orr.w	r2, r3, #16
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	679a      	str	r2, [r3, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048c6:	f043 0201 	orr.w	r2, r3, #1
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	67da      	str	r2, [r3, #124]	@ 0x7c
      return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e023      	b.n	800491a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80048d2:	f7fd fe8d 	bl	80025f0 <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d914      	bls.n	800490a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00d      	beq.n	800490a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048f2:	f043 0210 	orr.w	r2, r3, #16
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048fe:	f043 0201 	orr.w	r2, r3, #1
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e007      	b.n	800491a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1dc      	bne.n	80048d2 <ADC_Disable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b084      	sub	sp, #16
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800492e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004934:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004938:	2b00      	cmp	r3, #0
 800493a:	d14b      	bne.n	80049d4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004940:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d021      	beq.n	800499a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f7fd ffba 	bl	80028d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d032      	beq.n	80049cc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_CONT) == 0UL)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d12b      	bne.n	80049cc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004978:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	679a      	str	r2, [r3, #120]	@ 0x78
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004984:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d11f      	bne.n	80049cc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004990:	f043 0201 	orr.w	r2, r3, #1
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	679a      	str	r2, [r3, #120]	@ 0x78
 8004998:	e018      	b.n	80049cc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT) == 0UL)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f003 0303 	and.w	r3, r3, #3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d111      	bne.n	80049cc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	679a      	str	r2, [r3, #120]	@ 0x78
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d105      	bne.n	80049cc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049c4:	f043 0201 	orr.w	r2, r3, #1
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f7fd f9a7 	bl	8001d20 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80049d2:	e00e      	b.n	80049f2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049d8:	f003 0310 	and.w	r3, r3, #16
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f7fe ffcf 	bl	8003984 <HAL_ADC_ErrorCallback>
}
 80049e6:	e004      	b.n	80049f2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
}
 80049f2:	bf00      	nop
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b084      	sub	sp, #16
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f7fe ffa7 	bl	800395c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a0e:	bf00      	nop
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b084      	sub	sp, #16
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a28:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a34:	f043 0204 	orr.w	r2, r3, #4
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f7fe ffa1 	bl	8003984 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a42:	bf00      	nop
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
	...

08004a4c <LL_ADC_StartCalibration>:
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a0f      	ldr	r2, [pc, #60]	@ (8004a98 <LL_ADC_StartCalibration+0x4c>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00c      	beq.n	8004a78 <LL_ADC_StartCalibration+0x2c>
    MODIFY_REG(ADCx->CR,
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	689a      	ldr	r2, [r3, #8]
 8004a62:	4b0e      	ldr	r3, [pc, #56]	@ (8004a9c <LL_ADC_StartCalibration+0x50>)
 8004a64:	4013      	ands	r3, r2
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	609a      	str	r2, [r3, #8]
}
 8004a76:	e009      	b.n	8004a8c <LL_ADC_StartCalibration+0x40>
    MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a84:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	46021000 	.word	0x46021000
 8004a9c:	7ffeffc0 	.word	0x7ffeffc0

08004aa0 <LL_ADC_IsCalibrationOnGoing>:
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ab0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ab4:	d101      	bne.n	8004aba <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e000      	b.n	8004abc <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08a      	sub	sp, #40	@ 0x28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  __HAL_LOCK(hadc);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d101      	bne.n	8004ae6 <HAL_ADCEx_Calibration_Start+0x1e>
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	e138      	b.n	8004d58 <HAL_ADCEx_Calibration_Start+0x290>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f7ff feb8 	bl	8004864 <ADC_Disable>
 8004af4:	4603      	mov	r3, r0
 8004af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004afa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f040 811e 	bne.w	8004d40 <HAL_ADCEx_Calibration_Start+0x278>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b08:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004b0c:	f023 0302 	bic.w	r3, r3, #2
 8004b10:	f043 0202 	orr.w	r2, r3, #2
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hadc->Instance == ADC4)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a90      	ldr	r2, [pc, #576]	@ (8004d60 <HAL_ADCEx_Calibration_Start+0x298>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d150      	bne.n	8004bc4 <HAL_ADCEx_Calibration_Start+0xfc>
      /* Note: Specificity of this STM32 series: Calibration factor is          */
      /*       available in data register and also transferred by DMA.          */
      /*       To not insert ADC calibration factor among ADC conversion data   */
      /*       in array variable, DMA transfer must be disabled during          */
      /*       calibration.                                                     */
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	61bb      	str	r3, [r7, #24]
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	f003 0303 	and.w	r3, r3, #3
 8004b38:	617b      	str	r3, [r7, #20]
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0203 	bic.w	r2, r2, #3
 8004b48:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0201 	bic.w	r2, r2, #1
 8004b58:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Start ADC calibration in mode single-ended */
      LL_ADC_StartCalibration(hadc->Instance, LL_ADC_CALIB_OFFSET);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2100      	movs	r1, #0
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7ff ff73 	bl	8004a4c <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004b66:	e014      	b.n	8004b92 <HAL_ADCEx_Calibration_Start+0xca>
      {
        wait_loop_index++;
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	613b      	str	r3, [r7, #16]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	4a7c      	ldr	r2, [pc, #496]	@ (8004d64 <HAL_ADCEx_Calibration_Start+0x29c>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d90d      	bls.n	8004b92 <HAL_ADCEx_Calibration_Start+0xca>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b7a:	f023 0312 	bic.w	r3, r3, #18
 8004b7e:	f043 0210 	orr.w	r2, r3, #16
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	679a      	str	r2, [r3, #120]	@ 0x78

          __HAL_UNLOCK(hadc);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e0e2      	b.n	8004d58 <HAL_ADCEx_Calibration_Start+0x290>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4618      	mov	r0, r3
 8004b98:	f7ff ff82 	bl	8004aa0 <LL_ADC_IsCalibrationOnGoing>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e2      	bne.n	8004b68 <HAL_ADCEx_Calibration_Start+0xa0>
        }
      }

      /* Restore configuration after calibration */
      SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68d9      	ldr	r1, [r3, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	60da      	str	r2, [r3, #12]
      SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	645a      	str	r2, [r3, #68]	@ 0x44
 8004bc2:	e0b4      	b.n	8004d2e <HAL_ADCEx_Calibration_Start+0x266>
    }
    else /* ADC instance ADC1 or ADC2 */
    {
      /* Get device information */
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 8004bc4:	4b68      	ldr	r3, [pc, #416]	@ (8004d68 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bcc:	623b      	str	r3, [r7, #32]
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
 8004bce:	4b66      	ldr	r3, [pc, #408]	@ (8004d68 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	0c1b      	lsrs	r3, r3, #16
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	61fb      	str	r3, [r7, #28]

      /* Assess whether extended calibration is available on the selected device */
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 8004bd8:	6a3b      	ldr	r3, [r7, #32]
 8004bda:	f240 4255 	movw	r2, #1109	@ 0x455
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d012      	beq.n	8004c08 <HAL_ADCEx_Calibration_Start+0x140>
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	f240 4276 	movw	r2, #1142	@ 0x476
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d00d      	beq.n	8004c08 <HAL_ADCEx_Calibration_Start+0x140>
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	f240 4281 	movw	r2, #1153	@ 0x481
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <HAL_ADCEx_Calibration_Start+0x138>
 8004bf6:	6a3b      	ldr	r3, [r7, #32]
 8004bf8:	f240 4282 	movw	r2, #1154	@ 0x482
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d172      	bne.n	8004ce6 <HAL_ADCEx_Calibration_Start+0x21e>
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c06:	d36e      	bcc.n	8004ce6 <HAL_ADCEx_Calibration_Start+0x21e>
      {
        /* Perform extended calibration */
        /* Refer to ref manual for extended calibration procedure details */
        tmp_hal_status = ADC_Enable(hadc);
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f7ff fdbb 	bl	8004784 <ADC_Enable>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (tmp_hal_status == HAL_OK)
 8004c14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f040 8088 	bne.w	8004d2e <HAL_ADCEx_Calibration_Start+0x266>
        {
          /* Use a Data Memory Barrier instruction to avoid synchronization issues when accessing ADC registers */
          MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 6210 	orr.w	r2, r2, #150994944	@ 0x9000000
 8004c30:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 8004c32:	f3bf 8f5f 	dmb	sy
}
 8004c36:	bf00      	nop
          __DMB();
          MODIFY_REG(hadc->Instance->CALFACT2, 0xFFFFFF00UL, 0x03021100UL);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004c40:	b2d9      	uxtb	r1, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	4b49      	ldr	r3, [pc, #292]	@ (8004d6c <HAL_ADCEx_Calibration_Start+0x2a4>)
 8004c48:	430b      	orrs	r3, r1
 8004c4a:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("dmb 0xF":::"memory");
 8004c4e:	f3bf 8f5f 	dmb	sy
}
 8004c52:	bf00      	nop
          __DMB();
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004c64:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

          tmp_hal_status = ADC_Disable(hadc);
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f7ff fdfb 	bl	8004864 <ADC_Disable>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8004c7a:	d109      	bne.n	8004c90 <HAL_ADCEx_Calibration_Start+0x1c8>
          {
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689a      	ldr	r2, [r3, #8]
 8004c82:	4b3b      	ldr	r3, [pc, #236]	@ (8004d70 <HAL_ADCEx_Calibration_Start+0x2a8>)
 8004c84:	4013      	ands	r3, r2
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	6812      	ldr	r2, [r2, #0]
 8004c8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c8e:	6093      	str	r3, [r2, #8]
          }

          MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c9a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	6812      	ldr	r2, [r2, #0]
 8004ca2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ca6:	6093      	str	r3, [r2, #8]

          /* Wait for calibration completion */
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ca8:	e014      	b.n	8004cd4 <HAL_ADCEx_Calibration_Start+0x20c>
          {
            wait_loop_index++;
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	3301      	adds	r3, #1
 8004cae:	613b      	str	r3, [r7, #16]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	4a2c      	ldr	r2, [pc, #176]	@ (8004d64 <HAL_ADCEx_Calibration_Start+0x29c>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d90d      	bls.n	8004cd4 <HAL_ADCEx_Calibration_Start+0x20c>
            {
              /* Update ADC state machine to error */
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cbc:	f023 0312 	bic.w	r3, r3, #18
 8004cc0:	f043 0210 	orr.w	r2, r3, #16
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	679a      	str	r2, [r3, #120]	@ 0x78

              __HAL_UNLOCK(hadc);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

              return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e041      	b.n	8004d58 <HAL_ADCEx_Calibration_Start+0x290>
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff fee1 	bl	8004aa0 <LL_ADC_IsCalibrationOnGoing>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1e2      	bne.n	8004caa <HAL_ADCEx_Calibration_Start+0x1e2>
        if (tmp_hal_status == HAL_OK)
 8004ce4:	e023      	b.n	8004d2e <HAL_ADCEx_Calibration_Start+0x266>
        }
      }
      else
      {
        /* Start ADC calibration in mode single-ended or differential */
        LL_ADC_StartCalibration(hadc->Instance, CalibrationMode);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68b9      	ldr	r1, [r7, #8]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff fead 	bl	8004a4c <LL_ADC_StartCalibration>

        /* Wait for calibration completion */
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004cf2:	e014      	b.n	8004d1e <HAL_ADCEx_Calibration_Start+0x256>
        {
          wait_loop_index++;
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	613b      	str	r3, [r7, #16]
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	4a19      	ldr	r2, [pc, #100]	@ (8004d64 <HAL_ADCEx_Calibration_Start+0x29c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d90d      	bls.n	8004d1e <HAL_ADCEx_Calibration_Start+0x256>
          {
            /* Update ADC state machine to error */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d06:	f023 0312 	bic.w	r3, r3, #18
 8004d0a:	f043 0210 	orr.w	r2, r3, #16
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	679a      	str	r2, [r3, #120]	@ 0x78

            __HAL_UNLOCK(hadc);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

            return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e01c      	b.n	8004d58 <HAL_ADCEx_Calibration_Start+0x290>
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7ff febc 	bl	8004aa0 <LL_ADC_IsCalibrationOnGoing>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1e2      	bne.n	8004cf4 <HAL_ADCEx_Calibration_Start+0x22c>
        }
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d32:	f023 0303 	bic.w	r3, r3, #3
 8004d36:	f043 0201 	orr.w	r2, r3, #1
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	679a      	str	r2, [r3, #120]	@ 0x78
 8004d3e:	e005      	b.n	8004d4c <HAL_ADCEx_Calibration_Start+0x284>
  }
  else /* ADC not disabled */
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d44:	f043 0210 	orr.w	r2, r3, #16
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8004d54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3728      	adds	r7, #40	@ 0x28
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	46021000 	.word	0x46021000
 8004d64:	022b6b7f 	.word	0x022b6b7f
 8004d68:	e0044000 	.word	0xe0044000
 8004d6c:	03021100 	.word	0x03021100
 8004d70:	7ffeffc0 	.word	0x7ffeffc0

08004d74 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004d90:	bf00      	nop
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f003 0307 	and.w	r3, r3, #7
 8004dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8004e08 <__NVIC_SetPriorityGrouping+0x44>)
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004de0:	4013      	ands	r3, r2
 8004de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004dec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004df4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004df6:	4a04      	ldr	r2, [pc, #16]	@ (8004e08 <__NVIC_SetPriorityGrouping+0x44>)
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	60d3      	str	r3, [r2, #12]
}
 8004dfc:	bf00      	nop
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr
 8004e08:	e000ed00 	.word	0xe000ed00

08004e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e10:	4b04      	ldr	r3, [pc, #16]	@ (8004e24 <__NVIC_GetPriorityGrouping+0x18>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	0a1b      	lsrs	r3, r3, #8
 8004e16:	f003 0307 	and.w	r3, r3, #7
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	e000ed00 	.word	0xe000ed00

08004e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	4603      	mov	r3, r0
 8004e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	db0b      	blt.n	8004e52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	f003 021f 	and.w	r2, r3, #31
 8004e40:	4907      	ldr	r1, [pc, #28]	@ (8004e60 <__NVIC_EnableIRQ+0x38>)
 8004e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e46:	095b      	lsrs	r3, r3, #5
 8004e48:	2001      	movs	r0, #1
 8004e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8004e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	e000e100 	.word	0xe000e100

08004e64 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	db12      	blt.n	8004e9c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e76:	79fb      	ldrb	r3, [r7, #7]
 8004e78:	f003 021f 	and.w	r2, r3, #31
 8004e7c:	490a      	ldr	r1, [pc, #40]	@ (8004ea8 <__NVIC_DisableIRQ+0x44>)
 8004e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	2001      	movs	r0, #1
 8004e86:	fa00 f202 	lsl.w	r2, r0, r2
 8004e8a:	3320      	adds	r3, #32
 8004e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004e90:	f3bf 8f4f 	dsb	sy
}
 8004e94:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004e96:	f3bf 8f6f 	isb	sy
}
 8004e9a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr
 8004ea8:	e000e100 	.word	0xe000e100

08004eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	6039      	str	r1, [r7, #0]
 8004eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	db0a      	blt.n	8004ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	490c      	ldr	r1, [pc, #48]	@ (8004ef8 <__NVIC_SetPriority+0x4c>)
 8004ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eca:	0112      	lsls	r2, r2, #4
 8004ecc:	b2d2      	uxtb	r2, r2
 8004ece:	440b      	add	r3, r1
 8004ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ed4:	e00a      	b.n	8004eec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	b2da      	uxtb	r2, r3
 8004eda:	4908      	ldr	r1, [pc, #32]	@ (8004efc <__NVIC_SetPriority+0x50>)
 8004edc:	79fb      	ldrb	r3, [r7, #7]
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	3b04      	subs	r3, #4
 8004ee4:	0112      	lsls	r2, r2, #4
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	440b      	add	r3, r1
 8004eea:	761a      	strb	r2, [r3, #24]
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr
 8004ef8:	e000e100 	.word	0xe000e100
 8004efc:	e000ed00 	.word	0xe000ed00

08004f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b089      	sub	sp, #36	@ 0x24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f003 0307 	and.w	r3, r3, #7
 8004f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	f1c3 0307 	rsb	r3, r3, #7
 8004f1a:	2b04      	cmp	r3, #4
 8004f1c:	bf28      	it	cs
 8004f1e:	2304      	movcs	r3, #4
 8004f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	3304      	adds	r3, #4
 8004f26:	2b06      	cmp	r3, #6
 8004f28:	d902      	bls.n	8004f30 <NVIC_EncodePriority+0x30>
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	3b03      	subs	r3, #3
 8004f2e:	e000      	b.n	8004f32 <NVIC_EncodePriority+0x32>
 8004f30:	2300      	movs	r3, #0
 8004f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f34:	f04f 32ff 	mov.w	r2, #4294967295
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3e:	43da      	mvns	r2, r3
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	401a      	ands	r2, r3
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f48:	f04f 31ff 	mov.w	r1, #4294967295
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f52:	43d9      	mvns	r1, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f58:	4313      	orrs	r3, r2
         );
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3724      	adds	r7, #36	@ 0x24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b082      	sub	sp, #8
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7ff ff28 	bl	8004dc4 <__NVIC_SetPriorityGrouping>
}
 8004f74:	bf00      	nop
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b086      	sub	sp, #24
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	4603      	mov	r3, r0
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
 8004f88:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004f8a:	f7ff ff3f 	bl	8004e0c <__NVIC_GetPriorityGrouping>
 8004f8e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	68b9      	ldr	r1, [r7, #8]
 8004f94:	6978      	ldr	r0, [r7, #20]
 8004f96:	f7ff ffb3 	bl	8004f00 <NVIC_EncodePriority>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fa0:	4611      	mov	r1, r2
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7ff ff82 	bl	8004eac <__NVIC_SetPriority>
}
 8004fa8:	bf00      	nop
 8004faa:	3718      	adds	r7, #24
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7ff ff32 	bl	8004e28 <__NVIC_EnableIRQ>
}
 8004fc4:	bf00      	nop
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff ff42 	bl	8004e64 <__NVIC_DisableIRQ>
}
 8004fe0:	bf00      	nop
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ff8:	d301      	bcc.n	8004ffe <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e00d      	b.n	800501a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8004ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8005028 <HAL_SYSTICK_Config+0x40>)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	3b01      	subs	r3, #1
 8005004:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8005006:	4b08      	ldr	r3, [pc, #32]	@ (8005028 <HAL_SYSTICK_Config+0x40>)
 8005008:	2200      	movs	r2, #0
 800500a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800500c:	4b06      	ldr	r3, [pc, #24]	@ (8005028 <HAL_SYSTICK_Config+0x40>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a05      	ldr	r2, [pc, #20]	@ (8005028 <HAL_SYSTICK_Config+0x40>)
 8005012:	f043 0303 	orr.w	r3, r3, #3
 8005016:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	e000e010 	.word	0xe000e010

0800502c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b04      	cmp	r3, #4
 8005038:	d844      	bhi.n	80050c4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800503a:	a201      	add	r2, pc, #4	@ (adr r2, 8005040 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800503c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005040:	08005063 	.word	0x08005063
 8005044:	08005081 	.word	0x08005081
 8005048:	080050a3 	.word	0x080050a3
 800504c:	080050c5 	.word	0x080050c5
 8005050:	08005055 	.word	0x08005055
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005054:	4b1f      	ldr	r3, [pc, #124]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a1e      	ldr	r2, [pc, #120]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800505a:	f043 0304 	orr.w	r3, r3, #4
 800505e:	6013      	str	r3, [r2, #0]
      break;
 8005060:	e031      	b.n	80050c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005062:	4b1c      	ldr	r3, [pc, #112]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a1b      	ldr	r2, [pc, #108]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005068:	f023 0304 	bic.w	r3, r3, #4
 800506c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800506e:	4b1a      	ldr	r3, [pc, #104]	@ (80050d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005074:	4a18      	ldr	r2, [pc, #96]	@ (80050d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005076:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800507a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800507e:	e022      	b.n	80050c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005080:	4b14      	ldr	r3, [pc, #80]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a13      	ldr	r2, [pc, #76]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005086:	f023 0304 	bic.w	r3, r3, #4
 800508a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800508c:	4b12      	ldr	r3, [pc, #72]	@ (80050d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800508e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005092:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005096:	4a10      	ldr	r2, [pc, #64]	@ (80050d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005098:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800509c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80050a0:	e011      	b.n	80050c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80050a2:	4b0c      	ldr	r3, [pc, #48]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a0b      	ldr	r2, [pc, #44]	@ (80050d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80050a8:	f023 0304 	bic.w	r3, r3, #4
 80050ac:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80050ae:	4b0a      	ldr	r3, [pc, #40]	@ (80050d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80050b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050b4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80050b8:	4a07      	ldr	r2, [pc, #28]	@ (80050d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80050ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80050be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80050c2:	e000      	b.n	80050c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80050c4:	bf00      	nop
  }
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	e000e010 	.word	0xe000e010
 80050d8:	46020c00 	.word	0x46020c00

080050dc <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80050e2:	4b19      	ldr	r3, [pc, #100]	@ (8005148 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0304 	and.w	r3, r3, #4
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80050ee:	2304      	movs	r3, #4
 80050f0:	607b      	str	r3, [r7, #4]
 80050f2:	e021      	b.n	8005138 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80050f4:	4b15      	ldr	r3, [pc, #84]	@ (800514c <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80050f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050fa:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80050fe:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005106:	d011      	beq.n	800512c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800510e:	d810      	bhi.n	8005132 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d004      	beq.n	8005120 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800511c:	d003      	beq.n	8005126 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800511e:	e008      	b.n	8005132 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005120:	2300      	movs	r3, #0
 8005122:	607b      	str	r3, [r7, #4]
        break;
 8005124:	e008      	b.n	8005138 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8005126:	2301      	movs	r3, #1
 8005128:	607b      	str	r3, [r7, #4]
        break;
 800512a:	e005      	b.n	8005138 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800512c:	2302      	movs	r3, #2
 800512e:	607b      	str	r3, [r7, #4]
        break;
 8005130:	e002      	b.n	8005138 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005132:	2300      	movs	r3, #0
 8005134:	607b      	str	r3, [r7, #4]
        break;
 8005136:	bf00      	nop
    }
  }
  return systick_source;
 8005138:	687b      	ldr	r3, [r7, #4]
}
 800513a:	4618      	mov	r0, r3
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	e000e010 	.word	0xe000e010
 800514c:	46020c00 	.word	0x46020c00

08005150 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e014      	b.n	800518c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	791b      	ldrb	r3, [r3, #4]
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	d105      	bne.n	8005178 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fc ff0c 	bl	8001f90 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800518a:	2300      	movs	r3, #0
}
 800518c:	4618      	mov	r0, r3
 800518e:	3708      	adds	r7, #8
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e056      	b.n	8005256 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	795b      	ldrb	r3, [r3, #5]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_DAC_Start+0x20>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e050      	b.n	8005256 <HAL_DAC_Start+0xc2>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2202      	movs	r2, #2
 80051be:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	6819      	ldr	r1, [r3, #0]
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2201      	movs	r2, #1
 80051ce:	409a      	lsls	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	430a      	orrs	r2, r1
 80051d6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80051d8:	4b22      	ldr	r3, [pc, #136]	@ (8005264 <HAL_DAC_Start+0xd0>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	099b      	lsrs	r3, r3, #6
 80051de:	4a22      	ldr	r2, [pc, #136]	@ (8005268 <HAL_DAC_Start+0xd4>)
 80051e0:	fba2 2303 	umull	r2, r3, r2, r3
 80051e4:	099b      	lsrs	r3, r3, #6
 80051e6:	3301      	adds	r3, #1
 80051e8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80051ea:	e002      	b.n	80051f2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1f9      	bne.n	80051ec <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10f      	bne.n	800521e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005208:	2b02      	cmp	r3, #2
 800520a:	d11d      	bne.n	8005248 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	605a      	str	r2, [r3, #4]
 800521c:	e014      	b.n	8005248 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	f003 0310 	and.w	r3, r3, #16
 800522e:	2102      	movs	r1, #2
 8005230:	fa01 f303 	lsl.w	r3, r1, r3
 8005234:	429a      	cmp	r2, r3
 8005236:	d107      	bne.n	8005248 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685a      	ldr	r2, [r3, #4]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0202 	orr.w	r2, r2, #2
 8005246:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3714      	adds	r7, #20
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	20000004 	.word	0x20000004
 8005268:	053e2d63 	.word	0x053e2d63

0800526c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
 8005278:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800527a:	2300      	movs	r3, #0
 800527c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e018      	b.n	80052ba <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d105      	bne.n	80052a6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4413      	add	r3, r2
 80052a0:	3308      	adds	r3, #8
 80052a2:	617b      	str	r3, [r7, #20]
 80052a4:	e004      	b.n	80052b0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4413      	add	r3, r2
 80052ac:	3314      	adds	r3, #20
 80052ae:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	461a      	mov	r2, r3
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	371c      	adds	r7, #28
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
	...

080052c8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08a      	sub	sp, #40	@ 0x28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052d4:	2300      	movs	r3, #0
 80052d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d002      	beq.n	80052e4 <HAL_DAC_ConfigChannel+0x1c>
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d101      	bne.n	80052e8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e187      	b.n	80055f8 <HAL_DAC_ConfigChannel+0x330>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	795b      	ldrb	r3, [r3, #5]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <HAL_DAC_ConfigChannel+0x32>
 80052f6:	2302      	movs	r3, #2
 80052f8:	e17e      	b.n	80055f8 <HAL_DAC_ConfigChannel+0x330>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2202      	movs	r2, #2
 8005304:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	2b04      	cmp	r3, #4
 800530c:	d17a      	bne.n	8005404 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800530e:	f7fd f96f 	bl	80025f0 <HAL_GetTick>
 8005312:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d13d      	bne.n	8005396 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800531a:	e018      	b.n	800534e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800531c:	f7fd f968 	bl	80025f0 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b01      	cmp	r3, #1
 8005328:	d911      	bls.n	800534e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005330:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	f043 0208 	orr.w	r2, r3, #8
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2203      	movs	r2, #3
 8005348:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e154      	b.n	80055f8 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005354:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1df      	bne.n	800531c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005364:	641a      	str	r2, [r3, #64]	@ 0x40
 8005366:	e020      	b.n	80053aa <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005368:	f7fd f942 	bl	80025f0 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b01      	cmp	r3, #1
 8005374:	d90f      	bls.n	8005396 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800537c:	2b00      	cmp	r3, #0
 800537e:	da0a      	bge.n	8005396 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	f043 0208 	orr.w	r2, r3, #8
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2203      	movs	r2, #3
 8005390:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e130      	b.n	80055f8 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800539c:	2b00      	cmp	r3, #0
 800539e:	dbe3      	blt.n	8005368 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f003 0310 	and.w	r3, r3, #16
 80053b6:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80053ba:	fa01 f303 	lsl.w	r3, r1, r3
 80053be:	43db      	mvns	r3, r3
 80053c0:	ea02 0103 	and.w	r1, r2, r3
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	409a      	lsls	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f003 0310 	and.w	r3, r3, #16
 80053e4:	21ff      	movs	r1, #255	@ 0xff
 80053e6:	fa01 f303 	lsl.w	r3, r1, r3
 80053ea:	43db      	mvns	r3, r3
 80053ec:	ea02 0103 	and.w	r1, r2, r3
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f003 0310 	and.w	r3, r3, #16
 80053fa:	409a      	lsls	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	430a      	orrs	r2, r1
 8005402:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800540a:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d11d      	bne.n	800545e <HAL_DAC_ConfigChannel+0x196>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005428:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f003 0310 	and.w	r3, r3, #16
 8005430:	221f      	movs	r2, #31
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	43db      	mvns	r3, r3
 8005438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800543a:	4013      	ands	r3, r2
 800543c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f003 0310 	and.w	r3, r3, #16
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	fa02 f303 	lsl.w	r3, r2, r3
 8005450:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005452:	4313      	orrs	r3, r2
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800545c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005464:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f003 0310 	and.w	r3, r3, #16
 800546c:	2207      	movs	r2, #7
 800546e:	fa02 f303 	lsl.w	r3, r2, r3
 8005472:	43db      	mvns	r3, r3
 8005474:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005476:	4013      	ands	r3, r2
 8005478:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d102      	bne.n	8005488 <HAL_DAC_ConfigChannel+0x1c0>
  {
    connectOnChip = 0x00000000UL;
 8005482:	2300      	movs	r3, #0
 8005484:	623b      	str	r3, [r7, #32]
 8005486:	e00f      	b.n	80054a8 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	2b02      	cmp	r3, #2
 800548e:	d102      	bne.n	8005496 <HAL_DAC_ConfigChannel+0x1ce>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005490:	2301      	movs	r3, #1
 8005492:	623b      	str	r3, [r7, #32]
 8005494:	e008      	b.n	80054a8 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d102      	bne.n	80054a4 <HAL_DAC_ConfigChannel+0x1dc>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800549e:	2301      	movs	r3, #1
 80054a0:	623b      	str	r3, [r7, #32]
 80054a2:	e001      	b.n	80054a8 <HAL_DAC_ConfigChannel+0x1e0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80054a4:	2300      	movs	r3, #0
 80054a6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	6a3a      	ldr	r2, [r7, #32]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f003 0310 	and.w	r3, r3, #16
 80054be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054c2:	fa02 f303 	lsl.w	r3, r2, r3
 80054c6:	43db      	mvns	r3, r3
 80054c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ca:	4013      	ands	r3, r2
 80054cc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	7a1b      	ldrb	r3, [r3, #8]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d102      	bne.n	80054dc <HAL_DAC_ConfigChannel+0x214>
 80054d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80054da:	e000      	b.n	80054de <HAL_DAC_ConfigChannel+0x216>
 80054dc:	2300      	movs	r3, #0
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f003 0310 	and.w	r3, r3, #16
 80054ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054ee:	fa02 f303 	lsl.w	r3, r2, r3
 80054f2:	43db      	mvns	r3, r3
 80054f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f6:	4013      	ands	r3, r2
 80054f8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	7a5b      	ldrb	r3, [r3, #9]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d102      	bne.n	8005508 <HAL_DAC_ConfigChannel+0x240>
 8005502:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005506:	e000      	b.n	800550a <HAL_DAC_ConfigChannel+0x242>
 8005508:	2300      	movs	r3, #0
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	4313      	orrs	r3, r2
 800550e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005512:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005516:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2b02      	cmp	r3, #2
 800551e:	d114      	bne.n	800554a <HAL_DAC_ConfigChannel+0x282>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005520:	f003 fa1e 	bl	8008960 <HAL_RCC_GetHCLKFreq>
 8005524:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	4a35      	ldr	r2, [pc, #212]	@ (8005600 <HAL_DAC_ConfigChannel+0x338>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d904      	bls.n	8005538 <HAL_DAC_ConfigChannel+0x270>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800552e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005534:	627b      	str	r3, [r7, #36]	@ 0x24
 8005536:	e00f      	b.n	8005558 <HAL_DAC_ConfigChannel+0x290>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	4a32      	ldr	r2, [pc, #200]	@ (8005604 <HAL_DAC_ConfigChannel+0x33c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d90a      	bls.n	8005556 <HAL_DAC_ConfigChannel+0x28e>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005542:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005546:	627b      	str	r3, [r7, #36]	@ 0x24
 8005548:	e006      	b.n	8005558 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005550:	4313      	orrs	r3, r2
 8005552:	627b      	str	r3, [r7, #36]	@ 0x24
 8005554:	e000      	b.n	8005558 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005556:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f003 0310 	and.w	r3, r3, #16
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	fa02 f303 	lsl.w	r3, r2, r3
 8005564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005566:	4313      	orrs	r3, r2
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005570:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6819      	ldr	r1, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f003 0310 	and.w	r3, r3, #16
 800557e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	43da      	mvns	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	400a      	ands	r2, r1
 800558e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f003 0310 	and.w	r3, r3, #16
 800559e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80055a2:	fa02 f303 	lsl.w	r3, r2, r3
 80055a6:	43db      	mvns	r3, r3
 80055a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055aa:	4013      	ands	r3, r2
 80055ac:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f003 0310 	and.w	r3, r3, #16
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055c2:	4313      	orrs	r3, r2
 80055c4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055cc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	6819      	ldr	r1, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f003 0310 	and.w	r3, r3, #16
 80055da:	22c0      	movs	r2, #192	@ 0xc0
 80055dc:	fa02 f303 	lsl.w	r3, r2, r3
 80055e0:	43da      	mvns	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	400a      	ands	r2, r1
 80055e8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2201      	movs	r2, #1
 80055ee:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80055f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3728      	adds	r7, #40	@ 0x28
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	09896800 	.word	0x09896800
 8005604:	04c4b400 	.word	0x04c4b400

08005608 <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <HAL_DACEx_SetConfigAutonomousMode+0x16>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e024      	b.n	800566c <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	791b      	ldrb	r3, [r3, #4]
 8005626:	b2db      	uxtb	r3, r3
 8005628:	2b01      	cmp	r3, #1
 800562a:	d11e      	bne.n	800566a <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	795b      	ldrb	r3, [r3, #5]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d101      	bne.n	8005638 <HAL_DACEx_SetConfigAutonomousMode+0x30>
 8005634:	2302      	movs	r3, #2
 8005636:	e019      	b.n	800566c <HAL_DACEx_SetConfigAutonomousMode+0x64>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2202      	movs	r2, #2
 8005642:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800564a:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 8005666:	2300      	movs	r3, #0
 8005668:	e000      	b.n	800566c <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 800566a:	2302      	movs	r3, #2
  }
}
 800566c:	4618      	mov	r0, r3
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8005680:	f7fc ffb6 	bl	80025f0 <HAL_GetTick>
 8005684:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d101      	bne.n	8005690 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e0f0      	b.n	8005872 <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a79      	ldr	r2, [pc, #484]	@ (800587c <HAL_DMA_Init+0x204>)
 8005696:	4293      	cmp	r3, r2
 8005698:	f000 809f 	beq.w	80057da <HAL_DMA_Init+0x162>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a77      	ldr	r2, [pc, #476]	@ (8005880 <HAL_DMA_Init+0x208>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	f000 8099 	beq.w	80057da <HAL_DMA_Init+0x162>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a75      	ldr	r2, [pc, #468]	@ (8005884 <HAL_DMA_Init+0x20c>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	f000 8093 	beq.w	80057da <HAL_DMA_Init+0x162>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a73      	ldr	r2, [pc, #460]	@ (8005888 <HAL_DMA_Init+0x210>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	f000 808d 	beq.w	80057da <HAL_DMA_Init+0x162>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a71      	ldr	r2, [pc, #452]	@ (800588c <HAL_DMA_Init+0x214>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	f000 8087 	beq.w	80057da <HAL_DMA_Init+0x162>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a6f      	ldr	r2, [pc, #444]	@ (8005890 <HAL_DMA_Init+0x218>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	f000 8081 	beq.w	80057da <HAL_DMA_Init+0x162>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a6d      	ldr	r2, [pc, #436]	@ (8005894 <HAL_DMA_Init+0x21c>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d07b      	beq.n	80057da <HAL_DMA_Init+0x162>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a6c      	ldr	r2, [pc, #432]	@ (8005898 <HAL_DMA_Init+0x220>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d076      	beq.n	80057da <HAL_DMA_Init+0x162>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a6a      	ldr	r2, [pc, #424]	@ (800589c <HAL_DMA_Init+0x224>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d071      	beq.n	80057da <HAL_DMA_Init+0x162>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a69      	ldr	r2, [pc, #420]	@ (80058a0 <HAL_DMA_Init+0x228>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d06c      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a67      	ldr	r2, [pc, #412]	@ (80058a4 <HAL_DMA_Init+0x22c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d067      	beq.n	80057da <HAL_DMA_Init+0x162>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a66      	ldr	r2, [pc, #408]	@ (80058a8 <HAL_DMA_Init+0x230>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d062      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a64      	ldr	r2, [pc, #400]	@ (80058ac <HAL_DMA_Init+0x234>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d05d      	beq.n	80057da <HAL_DMA_Init+0x162>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a63      	ldr	r2, [pc, #396]	@ (80058b0 <HAL_DMA_Init+0x238>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d058      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a61      	ldr	r2, [pc, #388]	@ (80058b4 <HAL_DMA_Init+0x23c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d053      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a60      	ldr	r2, [pc, #384]	@ (80058b8 <HAL_DMA_Init+0x240>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d04e      	beq.n	80057da <HAL_DMA_Init+0x162>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a5e      	ldr	r2, [pc, #376]	@ (80058bc <HAL_DMA_Init+0x244>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d049      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a5d      	ldr	r2, [pc, #372]	@ (80058c0 <HAL_DMA_Init+0x248>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d044      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a5b      	ldr	r2, [pc, #364]	@ (80058c4 <HAL_DMA_Init+0x24c>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d03f      	beq.n	80057da <HAL_DMA_Init+0x162>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a5a      	ldr	r2, [pc, #360]	@ (80058c8 <HAL_DMA_Init+0x250>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d03a      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a58      	ldr	r2, [pc, #352]	@ (80058cc <HAL_DMA_Init+0x254>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d035      	beq.n	80057da <HAL_DMA_Init+0x162>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a57      	ldr	r2, [pc, #348]	@ (80058d0 <HAL_DMA_Init+0x258>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d030      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a55      	ldr	r2, [pc, #340]	@ (80058d4 <HAL_DMA_Init+0x25c>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d02b      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a54      	ldr	r2, [pc, #336]	@ (80058d8 <HAL_DMA_Init+0x260>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d026      	beq.n	80057da <HAL_DMA_Init+0x162>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a52      	ldr	r2, [pc, #328]	@ (80058dc <HAL_DMA_Init+0x264>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d021      	beq.n	80057da <HAL_DMA_Init+0x162>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a51      	ldr	r2, [pc, #324]	@ (80058e0 <HAL_DMA_Init+0x268>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d01c      	beq.n	80057da <HAL_DMA_Init+0x162>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a4f      	ldr	r2, [pc, #316]	@ (80058e4 <HAL_DMA_Init+0x26c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d017      	beq.n	80057da <HAL_DMA_Init+0x162>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a4e      	ldr	r2, [pc, #312]	@ (80058e8 <HAL_DMA_Init+0x270>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d012      	beq.n	80057da <HAL_DMA_Init+0x162>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a4c      	ldr	r2, [pc, #304]	@ (80058ec <HAL_DMA_Init+0x274>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00d      	beq.n	80057da <HAL_DMA_Init+0x162>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a4b      	ldr	r2, [pc, #300]	@ (80058f0 <HAL_DMA_Init+0x278>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d008      	beq.n	80057da <HAL_DMA_Init+0x162>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a49      	ldr	r2, [pc, #292]	@ (80058f4 <HAL_DMA_Init+0x27c>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d003      	beq.n	80057da <HAL_DMA_Init+0x162>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a48      	ldr	r2, [pc, #288]	@ (80058f8 <HAL_DMA_Init+0x280>)
 80057d8:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10e      	bne.n	800580c <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2202      	movs	r2, #2
 8005810:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	695a      	ldr	r2, [r3, #20]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0206 	orr.w	r2, r2, #6
 8005822:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005824:	e00f      	b.n	8005846 <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005826:	f7fc fee3 	bl	80025f0 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	2b05      	cmp	r3, #5
 8005832:	d908      	bls.n	8005846 <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2210      	movs	r2, #16
 8005838:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2203      	movs	r2, #3
 800583e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e015      	b.n	8005872 <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1e8      	bne.n	8005826 <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 fa9d 	bl	8005d94 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	40020050 	.word	0x40020050
 8005880:	50020050 	.word	0x50020050
 8005884:	400200d0 	.word	0x400200d0
 8005888:	500200d0 	.word	0x500200d0
 800588c:	40020150 	.word	0x40020150
 8005890:	50020150 	.word	0x50020150
 8005894:	400201d0 	.word	0x400201d0
 8005898:	500201d0 	.word	0x500201d0
 800589c:	40020250 	.word	0x40020250
 80058a0:	50020250 	.word	0x50020250
 80058a4:	400202d0 	.word	0x400202d0
 80058a8:	500202d0 	.word	0x500202d0
 80058ac:	40020350 	.word	0x40020350
 80058b0:	50020350 	.word	0x50020350
 80058b4:	400203d0 	.word	0x400203d0
 80058b8:	500203d0 	.word	0x500203d0
 80058bc:	40020450 	.word	0x40020450
 80058c0:	50020450 	.word	0x50020450
 80058c4:	400204d0 	.word	0x400204d0
 80058c8:	500204d0 	.word	0x500204d0
 80058cc:	40020550 	.word	0x40020550
 80058d0:	50020550 	.word	0x50020550
 80058d4:	400205d0 	.word	0x400205d0
 80058d8:	500205d0 	.word	0x500205d0
 80058dc:	40020650 	.word	0x40020650
 80058e0:	50020650 	.word	0x50020650
 80058e4:	400206d0 	.word	0x400206d0
 80058e8:	500206d0 	.word	0x500206d0
 80058ec:	40020750 	.word	0x40020750
 80058f0:	50020750 	.word	0x50020750
 80058f4:	400207d0 	.word	0x400207d0
 80058f8:	500207d0 	.word	0x500207d0

080058fc <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
 8005908:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e04f      	b.n	80059b4 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_DMA_Start_IT+0x26>
 800591e:	2302      	movs	r3, #2
 8005920:	e048      	b.n	80059b4 <HAL_DMA_Start_IT+0xb8>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	d136      	bne.n	80059a4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2202      	movs	r2, #2
 800593a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	68b9      	ldr	r1, [r7, #8]
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 f9fc 	bl	8005d48 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	695a      	ldr	r2, [r3, #20]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800595e:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005964:	2b00      	cmp	r3, #0
 8005966:	d007      	beq.n	8005978 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695a      	ldr	r2, [r3, #20]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005976:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800597c:	2b00      	cmp	r3, #0
 800597e:	d007      	beq.n	8005990 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	695a      	ldr	r2, [r3, #20]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800598e:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	695a      	ldr	r2, [r3, #20]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0201 	orr.w	r2, r2, #1
 800599e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
 80059a2:	e007      	b.n	80059b4 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2240      	movs	r2, #64	@ 0x40
 80059a8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e019      	b.n	8005a02 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d004      	beq.n	80059e4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e00e      	b.n	8005a02 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2204      	movs	r2, #4
 80059e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	6812      	ldr	r2, [r2, #0]
 80059f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80059fa:	f043 0304 	orr.w	r3, r3, #4
 80059fe:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b086      	sub	sp, #24
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005a1e:	f023 030f 	bic.w	r3, r3, #15
 8005a22:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a2c:	3b50      	subs	r3, #80	@ 0x50
 8005a2e:	09db      	lsrs	r3, r3, #7
 8005a30:	f003 031f 	and.w	r3, r3, #31
 8005a34:	2201      	movs	r2, #1
 8005a36:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3a:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	4013      	ands	r3, r2
 8005a44:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 813b 	beq.w	8005cc4 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d011      	beq.n	8005a80 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00a      	beq.n	8005a80 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a72:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a78:	f043 0201 	orr.w	r2, r3, #1
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d011      	beq.n	8005ab2 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00a      	beq.n	8005ab2 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005aa4:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aaa:	f043 0202 	orr.w	r2, r3, #2
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d011      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00a      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005ad6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005adc:	f043 0204 	orr.w	r2, r3, #4
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d011      	beq.n	8005b16 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00a      	beq.n	8005b16 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005b08:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b0e:	f043 0208 	orr.w	r2, r3, #8
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d013      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00c      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b3a:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d003      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d04c      	beq.n	8005bf4 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d045      	beq.n	8005bf4 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b70:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b04      	cmp	r3, #4
 8005b7c:	d12e      	bne.n	8005bdc <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	695a      	ldr	r2, [r3, #20]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b8c:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695a      	ldr	r2, [r3, #20]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f042 0202 	orr.w	r2, r2, #2
 8005b9c:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d007      	beq.n	8005bc2 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d07a      	beq.n	8005cc8 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	4798      	blx	r3
        }

        return;
 8005bda:	e075      	b.n	8005cc8 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2205      	movs	r2, #5
 8005be0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d039      	beq.n	8005c76 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d032      	beq.n	8005c76 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d012      	beq.n	8005c42 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d116      	bne.n	8005c54 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d111      	bne.n	8005c54 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	731a      	strb	r2, [r3, #12]
 8005c40:	e008      	b.n	8005c54 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d103      	bne.n	8005c54 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8005c5c:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d025      	beq.n	8005cca <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	695a      	ldr	r2, [r3, #20]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f042 0202 	orr.w	r2, r2, #2
 8005c8c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2201      	movs	r2, #1
 8005c92:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d007      	beq.n	8005cca <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	4798      	blx	r3
 8005cc2:	e002      	b.n	8005cca <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8005cc4:	bf00      	nop
 8005cc6:	e000      	b.n	8005cca <HAL_DMA_IRQHandler+0x2bc>
        return;
 8005cc8:	bf00      	nop
    }
  }
}
 8005cca:	3718      	adds	r7, #24
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e02b      	b.n	8005d3c <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005cec:	f023 030f 	bic.w	r3, r3, #15
 8005cf0:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cfa:	3b50      	subs	r3, #80	@ 0x50
 8005cfc:	09db      	lsrs	r3, r3, #7
 8005cfe:	f003 031f 	and.w	r3, r3, #31
 8005d02:	2201      	movs	r2, #1
 8005d04:	fa02 f303 	lsl.w	r3, r2, r3
 8005d08:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	f003 0310 	and.w	r3, r3, #16
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d012      	beq.n	8005d3a <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	f003 0311 	and.w	r3, r3, #17
 8005d1a:	2b11      	cmp	r3, #17
 8005d1c:	d106      	bne.n	8005d2c <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	431a      	orrs	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	605a      	str	r2, [r3, #4]
 8005d2a:	e006      	b.n	8005d3a <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	43db      	mvns	r3, r3
 8005d34:	401a      	ands	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
 8005d54:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d5c:	0c1b      	lsrs	r3, r3, #16
 8005d5e:	041b      	lsls	r3, r3, #16
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	b291      	uxth	r1, r2
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	6812      	ldr	r2, [r2, #0]
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8005d74:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d86:	bf00      	nop
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
	...

08005d94 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a1b      	ldr	r3, [r3, #32]
 8005da0:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	695a      	ldr	r2, [r3, #20]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	69db      	ldr	r3, [r3, #28]
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	431a      	orrs	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a53      	ldr	r2, [pc, #332]	@ (8005f20 <DMA_Init+0x18c>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	f000 80a0 	beq.w	8005f1a <DMA_Init+0x186>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a51      	ldr	r2, [pc, #324]	@ (8005f24 <DMA_Init+0x190>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	f000 809a 	beq.w	8005f1a <DMA_Init+0x186>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a4f      	ldr	r2, [pc, #316]	@ (8005f28 <DMA_Init+0x194>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	f000 8094 	beq.w	8005f1a <DMA_Init+0x186>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a4d      	ldr	r2, [pc, #308]	@ (8005f2c <DMA_Init+0x198>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	f000 808e 	beq.w	8005f1a <DMA_Init+0x186>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a4b      	ldr	r2, [pc, #300]	@ (8005f30 <DMA_Init+0x19c>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	f000 8088 	beq.w	8005f1a <DMA_Init+0x186>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a49      	ldr	r2, [pc, #292]	@ (8005f34 <DMA_Init+0x1a0>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	f000 8082 	beq.w	8005f1a <DMA_Init+0x186>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a47      	ldr	r2, [pc, #284]	@ (8005f38 <DMA_Init+0x1a4>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d07c      	beq.n	8005f1a <DMA_Init+0x186>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a45      	ldr	r2, [pc, #276]	@ (8005f3c <DMA_Init+0x1a8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d077      	beq.n	8005f1a <DMA_Init+0x186>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a44      	ldr	r2, [pc, #272]	@ (8005f40 <DMA_Init+0x1ac>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d072      	beq.n	8005f1a <DMA_Init+0x186>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a42      	ldr	r2, [pc, #264]	@ (8005f44 <DMA_Init+0x1b0>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d06d      	beq.n	8005f1a <DMA_Init+0x186>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a41      	ldr	r2, [pc, #260]	@ (8005f48 <DMA_Init+0x1b4>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d068      	beq.n	8005f1a <DMA_Init+0x186>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a3f      	ldr	r2, [pc, #252]	@ (8005f4c <DMA_Init+0x1b8>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d063      	beq.n	8005f1a <DMA_Init+0x186>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a3e      	ldr	r2, [pc, #248]	@ (8005f50 <DMA_Init+0x1bc>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d05e      	beq.n	8005f1a <DMA_Init+0x186>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a3c      	ldr	r2, [pc, #240]	@ (8005f54 <DMA_Init+0x1c0>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d059      	beq.n	8005f1a <DMA_Init+0x186>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a3b      	ldr	r2, [pc, #236]	@ (8005f58 <DMA_Init+0x1c4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d054      	beq.n	8005f1a <DMA_Init+0x186>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a39      	ldr	r2, [pc, #228]	@ (8005f5c <DMA_Init+0x1c8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d04f      	beq.n	8005f1a <DMA_Init+0x186>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a38      	ldr	r2, [pc, #224]	@ (8005f60 <DMA_Init+0x1cc>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d04a      	beq.n	8005f1a <DMA_Init+0x186>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a36      	ldr	r2, [pc, #216]	@ (8005f64 <DMA_Init+0x1d0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d045      	beq.n	8005f1a <DMA_Init+0x186>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a35      	ldr	r2, [pc, #212]	@ (8005f68 <DMA_Init+0x1d4>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d040      	beq.n	8005f1a <DMA_Init+0x186>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a33      	ldr	r2, [pc, #204]	@ (8005f6c <DMA_Init+0x1d8>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d03b      	beq.n	8005f1a <DMA_Init+0x186>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a32      	ldr	r2, [pc, #200]	@ (8005f70 <DMA_Init+0x1dc>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d036      	beq.n	8005f1a <DMA_Init+0x186>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a30      	ldr	r2, [pc, #192]	@ (8005f74 <DMA_Init+0x1e0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d031      	beq.n	8005f1a <DMA_Init+0x186>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a2f      	ldr	r2, [pc, #188]	@ (8005f78 <DMA_Init+0x1e4>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d02c      	beq.n	8005f1a <DMA_Init+0x186>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a2d      	ldr	r2, [pc, #180]	@ (8005f7c <DMA_Init+0x1e8>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d027      	beq.n	8005f1a <DMA_Init+0x186>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a2c      	ldr	r2, [pc, #176]	@ (8005f80 <DMA_Init+0x1ec>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d022      	beq.n	8005f1a <DMA_Init+0x186>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a2a      	ldr	r2, [pc, #168]	@ (8005f84 <DMA_Init+0x1f0>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d01d      	beq.n	8005f1a <DMA_Init+0x186>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a29      	ldr	r2, [pc, #164]	@ (8005f88 <DMA_Init+0x1f4>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d018      	beq.n	8005f1a <DMA_Init+0x186>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a27      	ldr	r2, [pc, #156]	@ (8005f8c <DMA_Init+0x1f8>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d013      	beq.n	8005f1a <DMA_Init+0x186>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a26      	ldr	r2, [pc, #152]	@ (8005f90 <DMA_Init+0x1fc>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00e      	beq.n	8005f1a <DMA_Init+0x186>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a24      	ldr	r2, [pc, #144]	@ (8005f94 <DMA_Init+0x200>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d009      	beq.n	8005f1a <DMA_Init+0x186>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a23      	ldr	r2, [pc, #140]	@ (8005f98 <DMA_Init+0x204>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d004      	beq.n	8005f1a <DMA_Init+0x186>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a21      	ldr	r2, [pc, #132]	@ (8005f9c <DMA_Init+0x208>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d142      	bne.n	8005fa0 <DMA_Init+0x20c>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e041      	b.n	8005fa2 <DMA_Init+0x20e>
 8005f1e:	bf00      	nop
 8005f20:	40020050 	.word	0x40020050
 8005f24:	50020050 	.word	0x50020050
 8005f28:	400200d0 	.word	0x400200d0
 8005f2c:	500200d0 	.word	0x500200d0
 8005f30:	40020150 	.word	0x40020150
 8005f34:	50020150 	.word	0x50020150
 8005f38:	400201d0 	.word	0x400201d0
 8005f3c:	500201d0 	.word	0x500201d0
 8005f40:	40020250 	.word	0x40020250
 8005f44:	50020250 	.word	0x50020250
 8005f48:	400202d0 	.word	0x400202d0
 8005f4c:	500202d0 	.word	0x500202d0
 8005f50:	40020350 	.word	0x40020350
 8005f54:	50020350 	.word	0x50020350
 8005f58:	400203d0 	.word	0x400203d0
 8005f5c:	500203d0 	.word	0x500203d0
 8005f60:	40020450 	.word	0x40020450
 8005f64:	50020450 	.word	0x50020450
 8005f68:	400204d0 	.word	0x400204d0
 8005f6c:	500204d0 	.word	0x500204d0
 8005f70:	40020550 	.word	0x40020550
 8005f74:	50020550 	.word	0x50020550
 8005f78:	400205d0 	.word	0x400205d0
 8005f7c:	500205d0 	.word	0x500205d0
 8005f80:	40020650 	.word	0x40020650
 8005f84:	50020650 	.word	0x50020650
 8005f88:	400206d0 	.word	0x400206d0
 8005f8c:	500206d0 	.word	0x500206d0
 8005f90:	40020750 	.word	0x40020750
 8005f94:	50020750 	.word	0x50020750
 8005f98:	400207d0 	.word	0x400207d0
 8005f9c:	500207d0 	.word	0x500207d0
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d012      	beq.n	8005fcc <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	051b      	lsls	r3, r3, #20
 8005fb2:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005fb6:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	011b      	lsls	r3, r3, #4
 8005fc0:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005fc4:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd2:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	689a      	ldr	r2, [r3, #8]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fec:	431a      	orrs	r2, r3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ffe:	f040 80b0 	bne.w	8006162 <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a82      	ldr	r2, [pc, #520]	@ (8006210 <DMA_Init+0x47c>)
 8006008:	4293      	cmp	r3, r2
 800600a:	f000 80a0 	beq.w	800614e <DMA_Init+0x3ba>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a80      	ldr	r2, [pc, #512]	@ (8006214 <DMA_Init+0x480>)
 8006014:	4293      	cmp	r3, r2
 8006016:	f000 809a 	beq.w	800614e <DMA_Init+0x3ba>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a7e      	ldr	r2, [pc, #504]	@ (8006218 <DMA_Init+0x484>)
 8006020:	4293      	cmp	r3, r2
 8006022:	f000 8094 	beq.w	800614e <DMA_Init+0x3ba>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a7c      	ldr	r2, [pc, #496]	@ (800621c <DMA_Init+0x488>)
 800602c:	4293      	cmp	r3, r2
 800602e:	f000 808e 	beq.w	800614e <DMA_Init+0x3ba>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a7a      	ldr	r2, [pc, #488]	@ (8006220 <DMA_Init+0x48c>)
 8006038:	4293      	cmp	r3, r2
 800603a:	f000 8088 	beq.w	800614e <DMA_Init+0x3ba>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a78      	ldr	r2, [pc, #480]	@ (8006224 <DMA_Init+0x490>)
 8006044:	4293      	cmp	r3, r2
 8006046:	f000 8082 	beq.w	800614e <DMA_Init+0x3ba>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a76      	ldr	r2, [pc, #472]	@ (8006228 <DMA_Init+0x494>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d07c      	beq.n	800614e <DMA_Init+0x3ba>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a74      	ldr	r2, [pc, #464]	@ (800622c <DMA_Init+0x498>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d077      	beq.n	800614e <DMA_Init+0x3ba>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a73      	ldr	r2, [pc, #460]	@ (8006230 <DMA_Init+0x49c>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d072      	beq.n	800614e <DMA_Init+0x3ba>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a71      	ldr	r2, [pc, #452]	@ (8006234 <DMA_Init+0x4a0>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d06d      	beq.n	800614e <DMA_Init+0x3ba>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a70      	ldr	r2, [pc, #448]	@ (8006238 <DMA_Init+0x4a4>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d068      	beq.n	800614e <DMA_Init+0x3ba>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a6e      	ldr	r2, [pc, #440]	@ (800623c <DMA_Init+0x4a8>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d063      	beq.n	800614e <DMA_Init+0x3ba>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a6d      	ldr	r2, [pc, #436]	@ (8006240 <DMA_Init+0x4ac>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d05e      	beq.n	800614e <DMA_Init+0x3ba>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a6b      	ldr	r2, [pc, #428]	@ (8006244 <DMA_Init+0x4b0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d059      	beq.n	800614e <DMA_Init+0x3ba>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a6a      	ldr	r2, [pc, #424]	@ (8006248 <DMA_Init+0x4b4>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d054      	beq.n	800614e <DMA_Init+0x3ba>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a68      	ldr	r2, [pc, #416]	@ (800624c <DMA_Init+0x4b8>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d04f      	beq.n	800614e <DMA_Init+0x3ba>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a67      	ldr	r2, [pc, #412]	@ (8006250 <DMA_Init+0x4bc>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d04a      	beq.n	800614e <DMA_Init+0x3ba>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a65      	ldr	r2, [pc, #404]	@ (8006254 <DMA_Init+0x4c0>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d045      	beq.n	800614e <DMA_Init+0x3ba>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a64      	ldr	r2, [pc, #400]	@ (8006258 <DMA_Init+0x4c4>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d040      	beq.n	800614e <DMA_Init+0x3ba>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a62      	ldr	r2, [pc, #392]	@ (800625c <DMA_Init+0x4c8>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d03b      	beq.n	800614e <DMA_Init+0x3ba>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a61      	ldr	r2, [pc, #388]	@ (8006260 <DMA_Init+0x4cc>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d036      	beq.n	800614e <DMA_Init+0x3ba>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a5f      	ldr	r2, [pc, #380]	@ (8006264 <DMA_Init+0x4d0>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d031      	beq.n	800614e <DMA_Init+0x3ba>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a5e      	ldr	r2, [pc, #376]	@ (8006268 <DMA_Init+0x4d4>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d02c      	beq.n	800614e <DMA_Init+0x3ba>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a5c      	ldr	r2, [pc, #368]	@ (800626c <DMA_Init+0x4d8>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d027      	beq.n	800614e <DMA_Init+0x3ba>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a5b      	ldr	r2, [pc, #364]	@ (8006270 <DMA_Init+0x4dc>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d022      	beq.n	800614e <DMA_Init+0x3ba>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a59      	ldr	r2, [pc, #356]	@ (8006274 <DMA_Init+0x4e0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d01d      	beq.n	800614e <DMA_Init+0x3ba>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a58      	ldr	r2, [pc, #352]	@ (8006278 <DMA_Init+0x4e4>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d018      	beq.n	800614e <DMA_Init+0x3ba>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a56      	ldr	r2, [pc, #344]	@ (800627c <DMA_Init+0x4e8>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d013      	beq.n	800614e <DMA_Init+0x3ba>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a55      	ldr	r2, [pc, #340]	@ (8006280 <DMA_Init+0x4ec>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d00e      	beq.n	800614e <DMA_Init+0x3ba>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a53      	ldr	r2, [pc, #332]	@ (8006284 <DMA_Init+0x4f0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d009      	beq.n	800614e <DMA_Init+0x3ba>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a52      	ldr	r2, [pc, #328]	@ (8006288 <DMA_Init+0x4f4>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d004      	beq.n	800614e <DMA_Init+0x3ba>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a50      	ldr	r2, [pc, #320]	@ (800628c <DMA_Init+0x4f8>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d101      	bne.n	8006152 <DMA_Init+0x3be>
 800614e:	2301      	movs	r3, #1
 8006150:	e000      	b.n	8006154 <DMA_Init+0x3c0>
 8006152:	2300      	movs	r3, #0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00d      	beq.n	8006174 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800615e:	60fb      	str	r3, [r7, #12]
 8006160:	e008      	b.n	8006174 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800616a:	d103      	bne.n	8006174 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006172:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800617a:	4b45      	ldr	r3, [pc, #276]	@ (8006290 <DMA_Init+0x4fc>)
 800617c:	4013      	ands	r3, r2
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	6812      	ldr	r2, [r2, #0]
 8006182:	68f9      	ldr	r1, [r7, #12]
 8006184:	430b      	orrs	r3, r1
 8006186:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2200      	movs	r2, #0
 800618e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a36      	ldr	r2, [pc, #216]	@ (8006270 <DMA_Init+0x4dc>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d022      	beq.n	80061e0 <DMA_Init+0x44c>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a35      	ldr	r2, [pc, #212]	@ (8006274 <DMA_Init+0x4e0>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d01d      	beq.n	80061e0 <DMA_Init+0x44c>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a33      	ldr	r2, [pc, #204]	@ (8006278 <DMA_Init+0x4e4>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d018      	beq.n	80061e0 <DMA_Init+0x44c>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a32      	ldr	r2, [pc, #200]	@ (800627c <DMA_Init+0x4e8>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d013      	beq.n	80061e0 <DMA_Init+0x44c>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a30      	ldr	r2, [pc, #192]	@ (8006280 <DMA_Init+0x4ec>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d00e      	beq.n	80061e0 <DMA_Init+0x44c>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a2f      	ldr	r2, [pc, #188]	@ (8006284 <DMA_Init+0x4f0>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d009      	beq.n	80061e0 <DMA_Init+0x44c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006288 <DMA_Init+0x4f4>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d004      	beq.n	80061e0 <DMA_Init+0x44c>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a2c      	ldr	r2, [pc, #176]	@ (800628c <DMA_Init+0x4f8>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d101      	bne.n	80061e4 <DMA_Init+0x450>
 80061e0:	2301      	movs	r3, #1
 80061e2:	e000      	b.n	80061e6 <DMA_Init+0x452>
 80061e4:	2300      	movs	r3, #0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d007      	beq.n	80061fa <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2200      	movs	r2, #0
 80061f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2200      	movs	r2, #0
 80061f8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2200      	movs	r2, #0
 8006200:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8006202:	bf00      	nop
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	40020050 	.word	0x40020050
 8006214:	50020050 	.word	0x50020050
 8006218:	400200d0 	.word	0x400200d0
 800621c:	500200d0 	.word	0x500200d0
 8006220:	40020150 	.word	0x40020150
 8006224:	50020150 	.word	0x50020150
 8006228:	400201d0 	.word	0x400201d0
 800622c:	500201d0 	.word	0x500201d0
 8006230:	40020250 	.word	0x40020250
 8006234:	50020250 	.word	0x50020250
 8006238:	400202d0 	.word	0x400202d0
 800623c:	500202d0 	.word	0x500202d0
 8006240:	40020350 	.word	0x40020350
 8006244:	50020350 	.word	0x50020350
 8006248:	400203d0 	.word	0x400203d0
 800624c:	500203d0 	.word	0x500203d0
 8006250:	40020450 	.word	0x40020450
 8006254:	50020450 	.word	0x50020450
 8006258:	400204d0 	.word	0x400204d0
 800625c:	500204d0 	.word	0x500204d0
 8006260:	40020550 	.word	0x40020550
 8006264:	50020550 	.word	0x50020550
 8006268:	400205d0 	.word	0x400205d0
 800626c:	500205d0 	.word	0x500205d0
 8006270:	40020650 	.word	0x40020650
 8006274:	50020650 	.word	0x50020650
 8006278:	400206d0 	.word	0x400206d0
 800627c:	500206d0 	.word	0x500206d0
 8006280:	40020750 	.word	0x40020750
 8006284:	50020750 	.word	0x50020750
 8006288:	400207d0 	.word	0x400207d0
 800628c:	500207d0 	.word	0x500207d0
 8006290:	3cc03180 	.word	0x3cc03180

08006294 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b086      	sub	sp, #24
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d003      	beq.n	80062aa <HAL_DMAEx_List_Start_IT+0x16>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e082      	b.n	80063b4 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80062b4:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062c0:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80062c2:	7dfb      	ldrb	r3, [r7, #23]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d005      	beq.n	80062d4 <HAL_DMAEx_List_Start_IT+0x40>
 80062c8:	7dfb      	ldrb	r3, [r7, #23]
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d16a      	bne.n	80063a4 <HAL_DMAEx_List_Start_IT+0x110>
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d067      	beq.n	80063a4 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d157      	bne.n	8006390 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d101      	bne.n	80062ee <HAL_DMAEx_List_Start_IT+0x5a>
 80062ea:	2302      	movs	r3, #2
 80062ec:	e062      	b.n	80063b4 <HAL_DMAEx_List_Start_IT+0x120>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2202      	movs	r2, #2
 80062fa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006302:	2202      	movs	r2, #2
 8006304:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006310:	2200      	movs	r2, #0
 8006312:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	695a      	ldr	r2, [r3, #20]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8006322:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006328:	2b00      	cmp	r3, #0
 800632a:	d007      	beq.n	800633c <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	695a      	ldr	r2, [r3, #20]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800633a:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006340:	2b00      	cmp	r3, #0
 8006342:	d007      	beq.n	8006354 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695a      	ldr	r2, [r3, #20]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006352:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f107 010c 	add.w	r1, r7, #12
 800635e:	2200      	movs	r2, #0
 8006360:	4618      	mov	r0, r3
 8006362:	f000 f94b 	bl	80065fc <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4619      	mov	r1, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	0c0b      	lsrs	r3, r1, #16
 8006374:	041b      	lsls	r3, r3, #16
 8006376:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	461a      	mov	r2, r3
 8006380:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8006384:	4013      	ands	r3, r2
 8006386:	68f9      	ldr	r1, [r7, #12]
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	6812      	ldr	r2, [r2, #0]
 800638c:	430b      	orrs	r3, r1
 800638e:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	695a      	ldr	r2, [r3, #20]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f042 0201 	orr.w	r2, r2, #1
 800639e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80063a0:	2300      	movs	r3, #0
 80063a2:	e007      	b.n	80063b4 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2240      	movs	r2, #64	@ 0x40
 80063a8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3718      	adds	r7, #24
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <HAL_DMAEx_List_GetNodeConfig+0x16>
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e004      	b.n	80063e0 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 80063d6:	6839      	ldr	r1, [r7, #0]
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f805 	bl	80063e8 <DMA_List_GetNodeConfig>

  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3708      	adds	r7, #8
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	b2da      	uxtb	r2, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0208 	and.w	r2, r3, #8
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0203 	and.w	r2, r3, #3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 8006430:	091b      	lsrs	r3, r3, #4
 8006432:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006436:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 8006440:	0d1b      	lsrs	r3, r3, #20
 8006442:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006446:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	4b66      	ldr	r3, [pc, #408]	@ (80065f8 <DMA_List_GetNodeConfig+0x210>)
 800645e:	4013      	ands	r3, r2
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006478:	2b00      	cmp	r3, #0
 800647a:	d008      	beq.n	800648e <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006482:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800648a:	60da      	str	r2, [r3, #12]
 800648c:	e013      	b.n	80064b6 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d004      	beq.n	80064b0 <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80064ac:	60da      	str	r2, [r3, #12]
 80064ae:	e002      	b.n	80064b6 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 80064de:	0c1b      	lsrs	r3, r3, #16
 80064e0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d008      	beq.n	800651c <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	0c1b      	lsrs	r3, r3, #16
 8006510:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006514:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	64da      	str	r2, [r3, #76]	@ 0x4c
 800651a:	e002      	b.n	8006522 <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	68da      	ldr	r2, [r3, #12]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	691a      	ldr	r2, [r3, #16]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d04a      	beq.n	80065d4 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	b29b      	uxth	r3, r3
 8006544:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006548:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 800654a:	89fa      	ldrh	r2, [r7, #14]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	695b      	ldr	r3, [r3, #20]
 8006554:	0c1b      	lsrs	r3, r3, #16
 8006556:	b29b      	uxth	r3, r3
 8006558:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800655c:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 800655e:	89fa      	ldrh	r2, [r7, #14]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d004      	beq.n	800657a <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006574:	425a      	negs	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d004      	beq.n	8006590 <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800658a:	425a      	negs	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	699b      	ldr	r3, [r3, #24]
 8006594:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8006596:	89fa      	ldrh	r2, [r7, #14]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	0c1b      	lsrs	r3, r3, #16
 80065a2:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 80065a4:	89fa      	ldrh	r2, [r7, #14]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d004      	beq.n	80065c0 <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ba:	425a      	negs	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	da11      	bge.n	80065ec <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065cc:	425a      	negs	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 80065d2:	e00b      	b.n	80065ec <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80065ec:	bf00      	nop
 80065ee:	3714      	adds	r7, #20
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr
 80065f8:	0c002000 	.word	0x0c002000

080065fc <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00c      	beq.n	800662e <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d002      	beq.n	8006620 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	4a0d      	ldr	r2, [pc, #52]	@ (8006654 <DMA_List_GetCLLRNodeInfo+0x58>)
 800661e:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00f      	beq.n	8006646 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2207      	movs	r2, #7
 800662a:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 800662c:	e00b      	b.n	8006646 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d002      	beq.n	800663a <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	4a08      	ldr	r2, [pc, #32]	@ (8006658 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8006638:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2205      	movs	r2, #5
 8006644:	601a      	str	r2, [r3, #0]
}
 8006646:	bf00      	nop
 8006648:	3714      	adds	r7, #20
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	fe010000 	.word	0xfe010000
 8006658:	f8010000 	.word	0xf8010000

0800665c <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800665c:	b480      	push	{r7}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	460b      	mov	r3, r1
 8006666:	607a      	str	r2, [r7, #4]
 8006668:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800666a:	2300      	movs	r3, #0
 800666c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800666e:	7afb      	ldrb	r3, [r7, #11]
 8006670:	2b02      	cmp	r3, #2
 8006672:	d011      	beq.n	8006698 <HAL_EXTI_RegisterCallback+0x3c>
 8006674:	2b02      	cmp	r3, #2
 8006676:	dc13      	bgt.n	80066a0 <HAL_EXTI_RegisterCallback+0x44>
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <HAL_EXTI_RegisterCallback+0x26>
 800667c:	2b01      	cmp	r3, #1
 800667e:	d007      	beq.n	8006690 <HAL_EXTI_RegisterCallback+0x34>
 8006680:	e00e      	b.n	80066a0 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	609a      	str	r2, [r3, #8]
      break;
 800668e:	e00a      	b.n	80066a6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	605a      	str	r2, [r3, #4]
      break;
 8006696:	e006      	b.n	80066a6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	609a      	str	r2, [r3, #8]
      break;
 800669e:	e002      	b.n	80066a6 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	75fb      	strb	r3, [r7, #23]
      break;
 80066a4:	bf00      	nop
  }

  return status;
 80066a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	371c      	adds	r7, #28
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d101      	bne.n	80066c8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e003      	b.n	80066d0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80066ce:	2300      	movs	r3, #0
  }
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	0c1b      	lsrs	r3, r3, #16
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 031f 	and.w	r3, r3, #31
 80066f8:	2201      	movs	r2, #1
 80066fa:	fa02 f303 	lsl.w	r3, r2, r3
 80066fe:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	4b17      	ldr	r3, [pc, #92]	@ (8006764 <HAL_EXTI_IRQHandler+0x88>)
 8006706:	4413      	add	r3, r2
 8006708:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	4013      	ands	r3, r2
 8006712:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d009      	beq.n	800672e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d002      	beq.n	800672e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	015a      	lsls	r2, r3, #5
 8006732:	4b0d      	ldr	r3, [pc, #52]	@ (8006768 <HAL_EXTI_IRQHandler+0x8c>)
 8006734:	4413      	add	r3, r2
 8006736:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	4013      	ands	r3, r2
 8006740:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d009      	beq.n	800675c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d002      	beq.n	800675c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	4798      	blx	r3
    }
  }
}
 800675c:	bf00      	nop
 800675e:	3718      	adds	r7, #24
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	4602200c 	.word	0x4602200c
 8006768:	46022010 	.word	0x46022010

0800676c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e142      	b.n	8006a04 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d106      	bne.n	8006798 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f7fb fc64 	bl	8002060 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	699a      	ldr	r2, [r3, #24]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0210 	bic.w	r2, r2, #16
 80067a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067a8:	f7fb ff22 	bl	80025f0 <HAL_GetTick>
 80067ac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80067ae:	e012      	b.n	80067d6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80067b0:	f7fb ff1e 	bl	80025f0 <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	2b0a      	cmp	r3, #10
 80067bc:	d90b      	bls.n	80067d6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067c2:	f043 0201 	orr.w	r2, r3, #1
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2203      	movs	r2, #3
 80067ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e116      	b.n	8006a04 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	d0e5      	beq.n	80067b0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	699a      	ldr	r2, [r3, #24]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067f4:	f7fb fefc 	bl	80025f0 <HAL_GetTick>
 80067f8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80067fa:	e012      	b.n	8006822 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80067fc:	f7fb fef8 	bl	80025f0 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	2b0a      	cmp	r3, #10
 8006808:	d90b      	bls.n	8006822 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800680e:	f043 0201 	orr.w	r2, r3, #1
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2203      	movs	r2, #3
 800681a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e0f0      	b.n	8006a04 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	699b      	ldr	r3, [r3, #24]
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d0e5      	beq.n	80067fc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699a      	ldr	r2, [r3, #24]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 0202 	orr.w	r2, r2, #2
 800683e:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006840:	4a72      	ldr	r2, [pc, #456]	@ (8006a0c <HAL_FDCAN_Init+0x2a0>)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	7c1b      	ldrb	r3, [r3, #16]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d108      	bne.n	8006862 <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	699a      	ldr	r2, [r3, #24]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800685e:	619a      	str	r2, [r3, #24]
 8006860:	e007      	b.n	8006872 <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	699a      	ldr	r2, [r3, #24]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006870:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	7c5b      	ldrb	r3, [r3, #17]
 8006876:	2b01      	cmp	r3, #1
 8006878:	d108      	bne.n	800688c <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	699a      	ldr	r2, [r3, #24]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006888:	619a      	str	r2, [r3, #24]
 800688a:	e007      	b.n	800689c <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699a      	ldr	r2, [r3, #24]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800689a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	7c9b      	ldrb	r3, [r3, #18]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d108      	bne.n	80068b6 <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	699a      	ldr	r2, [r3, #24]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068b2:	619a      	str	r2, [r3, #24]
 80068b4:	e007      	b.n	80068c6 <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	699a      	ldr	r2, [r3, #24]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80068c4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	689a      	ldr	r2, [r3, #8]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	430a      	orrs	r2, r1
 80068da:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	699a      	ldr	r2, [r3, #24]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80068ea:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	691a      	ldr	r2, [r3, #16]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f022 0210 	bic.w	r2, r2, #16
 80068fa:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d108      	bne.n	8006916 <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699a      	ldr	r2, [r3, #24]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f042 0204 	orr.w	r2, r2, #4
 8006912:	619a      	str	r2, [r3, #24]
 8006914:	e02c      	b.n	8006970 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d028      	beq.n	8006970 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d01c      	beq.n	8006960 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	699a      	ldr	r2, [r3, #24]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006934:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	691a      	ldr	r2, [r3, #16]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f042 0210 	orr.w	r2, r2, #16
 8006944:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	2b03      	cmp	r3, #3
 800694c:	d110      	bne.n	8006970 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	699a      	ldr	r2, [r3, #24]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f042 0220 	orr.w	r2, r2, #32
 800695c:	619a      	str	r2, [r3, #24]
 800695e:	e007      	b.n	8006970 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	699a      	ldr	r2, [r3, #24]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0220 	orr.w	r2, r2, #32
 800696e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	3b01      	subs	r3, #1
 8006976:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	69db      	ldr	r3, [r3, #28]
 800697c:	3b01      	subs	r3, #1
 800697e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006980:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006988:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	3b01      	subs	r3, #1
 8006992:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006998:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800699a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069a4:	d115      	bne.n	80069d2 <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069aa:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b0:	3b01      	subs	r3, #1
 80069b2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069b4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ba:	3b01      	subs	r3, #1
 80069bc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80069be:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c6:	3b01      	subs	r3, #1
 80069c8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80069ce:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069d0:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	430a      	orrs	r2, r1
 80069e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f9b9 	bl	8006d60 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3710      	adds	r7, #16
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	4000a500 	.word	0x4000a500

08006a10 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b08c      	sub	sp, #48	@ 0x30
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a1e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8006a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a36:	f003 0307 	and.w	r3, r3, #7
 8006a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a44:	4013      	ands	r3, r2
 8006a46:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a52:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a66:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8006a6a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a72:	6a3a      	ldr	r2, [r7, #32]
 8006a74:	4013      	ands	r3, r2
 8006a76:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a7e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006a82:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a8a:	69fa      	ldr	r2, [r7, #28]
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a96:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a9e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	099b      	lsrs	r3, r3, #6
 8006aa4:	f003 0301 	and.w	r3, r3, #1
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00c      	beq.n	8006ac6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	099b      	lsrs	r3, r3, #6
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d006      	beq.n	8006ac6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2240      	movs	r2, #64	@ 0x40
 8006abe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f92d 	bl	8006d20 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	0a1b      	lsrs	r3, r3, #8
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d01a      	beq.n	8006b08 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	0a1b      	lsrs	r3, r3, #8
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d014      	beq.n	8006b08 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006ae6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	4013      	ands	r3, r2
 8006af4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006afe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006b00:	6939      	ldr	r1, [r7, #16]
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f8ed 	bl	8006ce2 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d007      	beq.n	8006b1e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b14:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006b16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 f8ac 	bl	8006c76 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d007      	beq.n	8006b34 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b2a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 f8ac 	bl	8006c8c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d007      	beq.n	8006b4a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b40:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006b42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 f8ac 	bl	8006ca2 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	0a5b      	lsrs	r3, r3, #9
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00d      	beq.n	8006b72 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	0a5b      	lsrs	r3, r3, #9
 8006b5a:	f003 0301 	and.w	r3, r3, #1
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b6a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f8a3 	bl	8006cb8 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	09db      	lsrs	r3, r3, #7
 8006b76:	f003 0301 	and.w	r3, r3, #1
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d019      	beq.n	8006bb2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8006b7e:	69bb      	ldr	r3, [r7, #24]
 8006b80:	09db      	lsrs	r3, r3, #7
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d013      	beq.n	8006bb2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006b92:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2280      	movs	r2, #128	@ 0x80
 8006ba8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006baa:	68f9      	ldr	r1, [r7, #12]
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 f88d 	bl	8006ccc <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	0b5b      	lsrs	r3, r3, #13
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00d      	beq.n	8006bda <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	0b5b      	lsrs	r3, r3, #13
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d007      	beq.n	8006bda <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006bd2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f88f 	bl	8006cf8 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	0bdb      	lsrs	r3, r3, #15
 8006bde:	f003 0301 	and.w	r3, r3, #1
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00d      	beq.n	8006c02 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	0bdb      	lsrs	r3, r3, #15
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d007      	beq.n	8006c02 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006bfa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f885 	bl	8006d0c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	0b9b      	lsrs	r3, r3, #14
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d010      	beq.n	8006c30 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	0b9b      	lsrs	r3, r3, #14
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00a      	beq.n	8006c30 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006c22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c28:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d007      	beq.n	8006c46 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	69fa      	ldr	r2, [r7, #28]
 8006c3c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006c3e:	69f9      	ldr	r1, [r7, #28]
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 f881 	bl	8006d48 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006c46:	6a3b      	ldr	r3, [r7, #32]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d009      	beq.n	8006c60 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	6a3a      	ldr	r2, [r7, #32]
 8006c52:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006c58:	6a3b      	ldr	r3, [r7, #32]
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 f863 	bl	8006d34 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006c6e:	bf00      	nop
 8006c70:	3730      	adds	r7, #48	@ 0x30
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}

08006c76 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006c76:	b480      	push	{r7}
 8006c78:	b083      	sub	sp, #12
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
 8006c7e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006c80:	bf00      	nop
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8006c96:	bf00      	nop
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
 8006caa:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006cd6:	bf00      	nop
 8006cd8:	370c      	adds	r7, #12
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b083      	sub	sp, #12
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
 8006cea:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006d52:	bf00      	nop
 8006d54:	370c      	adds	r7, #12
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
	...

08006d60 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006d68:	4b27      	ldr	r3, [pc, #156]	@ (8006e08 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8006d6a:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d7a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d82:	041a      	lsls	r2, r3, #16
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	430a      	orrs	r2, r1
 8006d8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006da0:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da8:	061a      	lsls	r2, r3, #24
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	430a      	orrs	r2, r1
 8006db0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	60fb      	str	r3, [r7, #12]
 8006de0:	e005      	b.n	8006dee <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	3304      	adds	r3, #4
 8006dec:	60fb      	str	r3, [r7, #12]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d3f3      	bcc.n	8006de2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8006dfa:	bf00      	nop
 8006dfc:	bf00      	nop
 8006dfe:	3714      	adds	r7, #20
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	4000ac00 	.word	0x4000ac00

08006e0c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b089      	sub	sp, #36	@ 0x24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006e1e:	e1c2      	b.n	80071a6 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	2101      	movs	r1, #1
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	fa01 f303 	lsl.w	r3, r1, r3
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 81b2 	beq.w	80071a0 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a55      	ldr	r2, [pc, #340]	@ (8006f94 <HAL_GPIO_Init+0x188>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d15d      	bne.n	8006f00 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e52:	43db      	mvns	r3, r3
 8006e54:	69fa      	ldr	r2, [r7, #28]
 8006e56:	4013      	ands	r3, r2
 8006e58:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f003 0201 	and.w	r2, r3, #1
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	fa02 f303 	lsl.w	r3, r2, r3
 8006e68:	69fa      	ldr	r2, [r7, #28]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	69fa      	ldr	r2, [r7, #28]
 8006e72:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8006e74:	4a48      	ldr	r2, [pc, #288]	@ (8006f98 <HAL_GPIO_Init+0x18c>)
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006e7c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8006e7e:	4a46      	ldr	r2, [pc, #280]	@ (8006f98 <HAL_GPIO_Init+0x18c>)
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	00db      	lsls	r3, r3, #3
 8006e84:	4413      	add	r3, r2
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	08da      	lsrs	r2, r3, #3
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	3208      	adds	r2, #8
 8006e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e96:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	f003 0307 	and.w	r3, r3, #7
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	220f      	movs	r2, #15
 8006ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea6:	43db      	mvns	r3, r3
 8006ea8:	69fa      	ldr	r2, [r7, #28]
 8006eaa:	4013      	ands	r3, r2
 8006eac:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	f003 0307 	and.w	r3, r3, #7
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	220b      	movs	r2, #11
 8006eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ebc:	69fa      	ldr	r2, [r7, #28]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	08da      	lsrs	r2, r3, #3
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	3208      	adds	r2, #8
 8006eca:	69f9      	ldr	r1, [r7, #28]
 8006ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	005b      	lsls	r3, r3, #1
 8006eda:	2203      	movs	r2, #3
 8006edc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ee0:	43db      	mvns	r3, r3
 8006ee2:	69fa      	ldr	r2, [r7, #28]
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	005b      	lsls	r3, r3, #1
 8006eec:	2202      	movs	r2, #2
 8006eee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef2:	69fa      	ldr	r2, [r7, #28]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	69fa      	ldr	r2, [r7, #28]
 8006efc:	601a      	str	r2, [r3, #0]
 8006efe:	e067      	b.n	8006fd0 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d003      	beq.n	8006f10 <HAL_GPIO_Init+0x104>
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	2b12      	cmp	r3, #18
 8006f0e:	d145      	bne.n	8006f9c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	08da      	lsrs	r2, r3, #3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	3208      	adds	r2, #8
 8006f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f1c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f003 0307 	and.w	r3, r3, #7
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	220f      	movs	r2, #15
 8006f28:	fa02 f303 	lsl.w	r3, r2, r3
 8006f2c:	43db      	mvns	r3, r3
 8006f2e:	69fa      	ldr	r2, [r7, #28]
 8006f30:	4013      	ands	r3, r2
 8006f32:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	f003 020f 	and.w	r2, r3, #15
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f003 0307 	and.w	r3, r3, #7
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	fa02 f303 	lsl.w	r3, r2, r3
 8006f48:	69fa      	ldr	r2, [r7, #28]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	08da      	lsrs	r2, r3, #3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	3208      	adds	r2, #8
 8006f56:	69f9      	ldr	r1, [r7, #28]
 8006f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	005b      	lsls	r3, r3, #1
 8006f66:	2203      	movs	r2, #3
 8006f68:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6c:	43db      	mvns	r3, r3
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	4013      	ands	r3, r2
 8006f72:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	f003 0203 	and.w	r2, r3, #3
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	005b      	lsls	r3, r3, #1
 8006f80:	fa02 f303 	lsl.w	r3, r2, r3
 8006f84:	69fa      	ldr	r2, [r7, #28]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	69fa      	ldr	r2, [r7, #28]
 8006f8e:	601a      	str	r2, [r3, #0]
 8006f90:	e01e      	b.n	8006fd0 <HAL_GPIO_Init+0x1c4>
 8006f92:	bf00      	nop
 8006f94:	46020000 	.word	0x46020000
 8006f98:	0800dfe0 	.word	0x0800dfe0
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	005b      	lsls	r3, r3, #1
 8006fa6:	2203      	movs	r2, #3
 8006fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fac:	43db      	mvns	r3, r3
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	f003 0203 	and.w	r2, r3, #3
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	005b      	lsls	r3, r3, #1
 8006fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc4:	69fa      	ldr	r2, [r7, #28]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	69fa      	ldr	r2, [r7, #28]
 8006fce:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d00b      	beq.n	8006ff0 <HAL_GPIO_Init+0x1e4>
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	2b02      	cmp	r3, #2
 8006fde:	d007      	beq.n	8006ff0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fe4:	2b11      	cmp	r3, #17
 8006fe6:	d003      	beq.n	8006ff0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	2b12      	cmp	r3, #18
 8006fee:	d130      	bne.n	8007052 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	2203      	movs	r2, #3
 8006ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8007000:	43db      	mvns	r3, r3
 8007002:	69fa      	ldr	r2, [r7, #28]
 8007004:	4013      	ands	r3, r2
 8007006:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	68da      	ldr	r2, [r3, #12]
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	fa02 f303 	lsl.w	r3, r2, r3
 8007014:	69fa      	ldr	r2, [r7, #28]
 8007016:	4313      	orrs	r3, r2
 8007018:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	69fa      	ldr	r2, [r7, #28]
 800701e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8007026:	2201      	movs	r2, #1
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	fa02 f303 	lsl.w	r3, r2, r3
 800702e:	43db      	mvns	r3, r3
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	4013      	ands	r3, r2
 8007034:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	091b      	lsrs	r3, r3, #4
 800703c:	f003 0201 	and.w	r2, r3, #1
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	fa02 f303 	lsl.w	r3, r2, r3
 8007046:	69fa      	ldr	r2, [r7, #28]
 8007048:	4313      	orrs	r3, r2
 800704a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	2b03      	cmp	r3, #3
 8007058:	d107      	bne.n	800706a <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800705e:	2b03      	cmp	r3, #3
 8007060:	d11b      	bne.n	800709a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	2b01      	cmp	r3, #1
 8007068:	d017      	beq.n	800709a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	2203      	movs	r2, #3
 8007076:	fa02 f303 	lsl.w	r3, r2, r3
 800707a:	43db      	mvns	r3, r3
 800707c:	69fa      	ldr	r2, [r7, #28]
 800707e:	4013      	ands	r3, r2
 8007080:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	689a      	ldr	r2, [r3, #8]
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	005b      	lsls	r3, r3, #1
 800708a:	fa02 f303 	lsl.w	r3, r2, r3
 800708e:	69fa      	ldr	r2, [r7, #28]
 8007090:	4313      	orrs	r3, r2
 8007092:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	69fa      	ldr	r2, [r7, #28]
 8007098:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d07c      	beq.n	80071a0 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80070a6:	4a47      	ldr	r2, [pc, #284]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	089b      	lsrs	r3, r3, #2
 80070ac:	3318      	adds	r3, #24
 80070ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070b2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	f003 0303 	and.w	r3, r3, #3
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	220f      	movs	r2, #15
 80070be:	fa02 f303 	lsl.w	r3, r2, r3
 80070c2:	43db      	mvns	r3, r3
 80070c4:	69fa      	ldr	r2, [r7, #28]
 80070c6:	4013      	ands	r3, r2
 80070c8:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	0a9a      	lsrs	r2, r3, #10
 80070ce:	4b3e      	ldr	r3, [pc, #248]	@ (80071c8 <HAL_GPIO_Init+0x3bc>)
 80070d0:	4013      	ands	r3, r2
 80070d2:	697a      	ldr	r2, [r7, #20]
 80070d4:	f002 0203 	and.w	r2, r2, #3
 80070d8:	00d2      	lsls	r2, r2, #3
 80070da:	4093      	lsls	r3, r2
 80070dc:	69fa      	ldr	r2, [r7, #28]
 80070de:	4313      	orrs	r3, r2
 80070e0:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80070e2:	4938      	ldr	r1, [pc, #224]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	089b      	lsrs	r3, r3, #2
 80070e8:	3318      	adds	r3, #24
 80070ea:	69fa      	ldr	r2, [r7, #28]
 80070ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80070f0:	4b34      	ldr	r3, [pc, #208]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	43db      	mvns	r3, r3
 80070fa:	69fa      	ldr	r2, [r7, #28]
 80070fc:	4013      	ands	r3, r2
 80070fe:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d003      	beq.n	8007114 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 800710c:	69fa      	ldr	r2, [r7, #28]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	4313      	orrs	r3, r2
 8007112:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8007114:	4a2b      	ldr	r2, [pc, #172]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800711a:	4b2a      	ldr	r3, [pc, #168]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	43db      	mvns	r3, r3
 8007124:	69fa      	ldr	r2, [r7, #28]
 8007126:	4013      	ands	r3, r2
 8007128:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d003      	beq.n	800713e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8007136:	69fa      	ldr	r2, [r7, #28]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4313      	orrs	r3, r2
 800713c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800713e:	4a21      	ldr	r2, [pc, #132]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8007144:	4b1f      	ldr	r3, [pc, #124]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 8007146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800714a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	43db      	mvns	r3, r3
 8007150:	69fa      	ldr	r2, [r7, #28]
 8007152:	4013      	ands	r3, r2
 8007154:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800715e:	2b00      	cmp	r3, #0
 8007160:	d003      	beq.n	800716a <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8007162:	69fa      	ldr	r2, [r7, #28]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	4313      	orrs	r3, r2
 8007168:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800716a:	4a16      	ldr	r2, [pc, #88]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8007172:	4b14      	ldr	r3, [pc, #80]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 8007174:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007178:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	43db      	mvns	r3, r3
 800717e:	69fa      	ldr	r2, [r7, #28]
 8007180:	4013      	ands	r3, r2
 8007182:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800718c:	2b00      	cmp	r3, #0
 800718e:	d003      	beq.n	8007198 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8007190:	69fa      	ldr	r2, [r7, #28]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	4313      	orrs	r3, r2
 8007196:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8007198:	4a0a      	ldr	r2, [pc, #40]	@ (80071c4 <HAL_GPIO_Init+0x3b8>)
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	3301      	adds	r3, #1
 80071a4:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	fa22 f303 	lsr.w	r3, r2, r3
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f47f ae35 	bne.w	8006e20 <HAL_GPIO_Init+0x14>
  }
}
 80071b6:	bf00      	nop
 80071b8:	bf00      	nop
 80071ba:	3724      	adds	r7, #36	@ 0x24
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr
 80071c4:	46022000 	.word	0x46022000
 80071c8:	002f7f7f 	.word	0x002f7f7f

080071cc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b089      	sub	sp, #36	@ 0x24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80071d6:	2300      	movs	r3, #0
 80071d8:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80071de:	e0bc      	b.n	800735a <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80071e0:	2201      	movs	r2, #1
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	fa02 f303 	lsl.w	r3, r2, r3
 80071e8:	683a      	ldr	r2, [r7, #0]
 80071ea:	4013      	ands	r3, r2
 80071ec:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 80ad 	beq.w	8007354 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a5e      	ldr	r2, [pc, #376]	@ (8007378 <HAL_GPIO_DeInit+0x1ac>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d115      	bne.n	800722e <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8007202:	4a5e      	ldr	r2, [pc, #376]	@ (800737c <HAL_GPIO_DeInit+0x1b0>)
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800720a:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800720c:	4a5b      	ldr	r2, [pc, #364]	@ (800737c <HAL_GPIO_DeInit+0x1b0>)
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	00db      	lsls	r3, r3, #3
 8007212:	4413      	add	r3, r2
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8007218:	4b57      	ldr	r3, [pc, #348]	@ (8007378 <HAL_GPIO_DeInit+0x1ac>)
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	2101      	movs	r1, #1
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	fa01 f303 	lsl.w	r3, r1, r3
 8007224:	43db      	mvns	r3, r3
 8007226:	4954      	ldr	r1, [pc, #336]	@ (8007378 <HAL_GPIO_DeInit+0x1ac>)
 8007228:	4013      	ands	r3, r2
 800722a:	600b      	str	r3, [r1, #0]
 800722c:	e053      	b.n	80072d6 <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 800722e:	4a54      	ldr	r2, [pc, #336]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	089b      	lsrs	r3, r3, #2
 8007234:	3318      	adds	r3, #24
 8007236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800723a:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	f003 0303 	and.w	r3, r3, #3
 8007242:	00db      	lsls	r3, r3, #3
 8007244:	220f      	movs	r2, #15
 8007246:	fa02 f303 	lsl.w	r3, r2, r3
 800724a:	68fa      	ldr	r2, [r7, #12]
 800724c:	4013      	ands	r3, r2
 800724e:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	0a9a      	lsrs	r2, r3, #10
 8007254:	4b4b      	ldr	r3, [pc, #300]	@ (8007384 <HAL_GPIO_DeInit+0x1b8>)
 8007256:	4013      	ands	r3, r2
 8007258:	69ba      	ldr	r2, [r7, #24]
 800725a:	f002 0203 	and.w	r2, r2, #3
 800725e:	00d2      	lsls	r2, r2, #3
 8007260:	4093      	lsls	r3, r2
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	429a      	cmp	r2, r3
 8007266:	d136      	bne.n	80072d6 <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 8007268:	4b45      	ldr	r3, [pc, #276]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 800726a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	43db      	mvns	r3, r3
 8007272:	4943      	ldr	r1, [pc, #268]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 8007274:	4013      	ands	r3, r2
 8007276:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
 800727a:	4b41      	ldr	r3, [pc, #260]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 800727c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	43db      	mvns	r3, r3
 8007284:	493e      	ldr	r1, [pc, #248]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 8007286:	4013      	ands	r3, r2
 8007288:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 800728c:	4b3c      	ldr	r3, [pc, #240]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	43db      	mvns	r3, r3
 8007294:	493a      	ldr	r1, [pc, #232]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 8007296:	4013      	ands	r3, r2
 8007298:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 800729a:	4b39      	ldr	r3, [pc, #228]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	43db      	mvns	r3, r3
 80072a2:	4937      	ldr	r1, [pc, #220]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 80072a4:	4013      	ands	r3, r2
 80072a6:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 80072a8:	69bb      	ldr	r3, [r7, #24]
 80072aa:	f003 0303 	and.w	r3, r3, #3
 80072ae:	00db      	lsls	r3, r3, #3
 80072b0:	220f      	movs	r2, #15
 80072b2:	fa02 f303 	lsl.w	r3, r2, r3
 80072b6:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 80072b8:	4a31      	ldr	r2, [pc, #196]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	089b      	lsrs	r3, r3, #2
 80072be:	3318      	adds	r3, #24
 80072c0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	43da      	mvns	r2, r3
 80072c8:	482d      	ldr	r0, [pc, #180]	@ (8007380 <HAL_GPIO_DeInit+0x1b4>)
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	089b      	lsrs	r3, r3, #2
 80072ce:	400a      	ands	r2, r1
 80072d0:	3318      	adds	r3, #24
 80072d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	005b      	lsls	r3, r3, #1
 80072de:	2103      	movs	r1, #3
 80072e0:	fa01 f303 	lsl.w	r3, r1, r3
 80072e4:	431a      	orrs	r2, r3
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	08da      	lsrs	r2, r3, #3
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	3208      	adds	r2, #8
 80072f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	f003 0307 	and.w	r3, r3, #7
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	220f      	movs	r2, #15
 8007300:	fa02 f303 	lsl.w	r3, r2, r3
 8007304:	43db      	mvns	r3, r3
 8007306:	69fa      	ldr	r2, [r7, #28]
 8007308:	08d2      	lsrs	r2, r2, #3
 800730a:	4019      	ands	r1, r3
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	3208      	adds	r2, #8
 8007310:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	689a      	ldr	r2, [r3, #8]
 8007318:	69fb      	ldr	r3, [r7, #28]
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	2103      	movs	r1, #3
 800731e:	fa01 f303 	lsl.w	r3, r1, r3
 8007322:	43db      	mvns	r3, r3
 8007324:	401a      	ands	r2, r3
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	2101      	movs	r1, #1
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	fa01 f303 	lsl.w	r3, r1, r3
 8007336:	43db      	mvns	r3, r3
 8007338:	401a      	ands	r2, r3
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	68da      	ldr	r2, [r3, #12]
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	005b      	lsls	r3, r3, #1
 8007346:	2103      	movs	r1, #3
 8007348:	fa01 f303 	lsl.w	r3, r1, r3
 800734c:	43db      	mvns	r3, r3
 800734e:	401a      	ands	r2, r3
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	60da      	str	r2, [r3, #12]
    }

    position++;
 8007354:	69bb      	ldr	r3, [r7, #24]
 8007356:	3301      	adds	r3, #1
 8007358:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 800735a:	683a      	ldr	r2, [r7, #0]
 800735c:	69bb      	ldr	r3, [r7, #24]
 800735e:	fa22 f303 	lsr.w	r3, r2, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	f47f af3c 	bne.w	80071e0 <HAL_GPIO_DeInit+0x14>
  }
}
 8007368:	bf00      	nop
 800736a:	bf00      	nop
 800736c:	3724      	adds	r7, #36	@ 0x24
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr
 8007376:	bf00      	nop
 8007378:	46020000 	.word	0x46020000
 800737c:	0800dfe0 	.word	0x0800dfe0
 8007380:	46022000 	.word	0x46022000
 8007384:	002f7f7f 	.word	0x002f7f7f

08007388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	460b      	mov	r3, r1
 8007392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	691a      	ldr	r2, [r3, #16]
 8007398:	887b      	ldrh	r3, [r7, #2]
 800739a:	4013      	ands	r3, r2
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073a0:	2301      	movs	r3, #1
 80073a2:	73fb      	strb	r3, [r7, #15]
 80073a4:	e001      	b.n	80073aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	460b      	mov	r3, r1
 80073c2:	807b      	strh	r3, [r7, #2]
 80073c4:	4613      	mov	r3, r2
 80073c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80073c8:	787b      	ldrb	r3, [r7, #1]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d003      	beq.n	80073d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80073ce:	887a      	ldrh	r2, [r7, #2]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80073d4:	e002      	b.n	80073dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80073d6:	887a      	ldrh	r2, [r7, #2]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	4603      	mov	r3, r0
 80073f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80073f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007430 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80073f4:	68da      	ldr	r2, [r3, #12]
 80073f6:	88fb      	ldrh	r3, [r7, #6]
 80073f8:	4013      	ands	r3, r2
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d006      	beq.n	800740c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80073fe:	4a0c      	ldr	r2, [pc, #48]	@ (8007430 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007400:	88fb      	ldrh	r3, [r7, #6]
 8007402:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8007404:	88fb      	ldrh	r3, [r7, #6]
 8007406:	4618      	mov	r0, r3
 8007408:	f000 f814 	bl	8007434 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800740c:	4b08      	ldr	r3, [pc, #32]	@ (8007430 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800740e:	691a      	ldr	r2, [r3, #16]
 8007410:	88fb      	ldrh	r3, [r7, #6]
 8007412:	4013      	ands	r3, r2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d006      	beq.n	8007426 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8007418:	4a05      	ldr	r2, [pc, #20]	@ (8007430 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800741a:	88fb      	ldrh	r3, [r7, #6]
 800741c:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800741e:	88fb      	ldrh	r3, [r7, #6]
 8007420:	4618      	mov	r0, r3
 8007422:	f000 f812 	bl	800744a <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8007426:	bf00      	nop
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	46022000 	.word	0x46022000

08007434 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	4603      	mov	r3, r0
 800743c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800743e:	bf00      	nop
 8007440:	370c      	adds	r7, #12
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr

0800744a <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800744a:	b480      	push	{r7}
 800744c:	b083      	sub	sp, #12
 800744e:	af00      	add	r7, sp, #0
 8007450:	4603      	mov	r3, r0
 8007452:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8007454:	bf00      	nop
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8007460:	b480      	push	{r7}
 8007462:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8007464:	4b05      	ldr	r3, [pc, #20]	@ (800747c <HAL_ICACHE_Enable+0x1c>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a04      	ldr	r2, [pc, #16]	@ (800747c <HAL_ICACHE_Enable+0x1c>)
 800746a:	f043 0301 	orr.w	r3, r3, #1
 800746e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr
 800747c:	40030400 	.word	0x40030400

08007480 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007480:	b480      	push	{r7}
 8007482:	b085      	sub	sp, #20
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8007488:	4b39      	ldr	r3, [pc, #228]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800748a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800748c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007490:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	429a      	cmp	r2, r3
 8007498:	d10b      	bne.n	80074b2 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074a0:	d905      	bls.n	80074ae <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80074a2:	4b33      	ldr	r3, [pc, #204]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	4a32      	ldr	r2, [pc, #200]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80074a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074ac:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80074ae:	2300      	movs	r3, #0
 80074b0:	e057      	b.n	8007562 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074b8:	d90a      	bls.n	80074d0 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80074ba:	4b2d      	ldr	r3, [pc, #180]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	4a2a      	ldr	r2, [pc, #168]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80074c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074cc:	60d3      	str	r3, [r2, #12]
 80074ce:	e007      	b.n	80074e0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80074d0:	4b27      	ldr	r3, [pc, #156]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80074d8:	4925      	ldr	r1, [pc, #148]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4313      	orrs	r3, r2
 80074de:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80074e0:	4b24      	ldr	r3, [pc, #144]	@ (8007574 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a24      	ldr	r2, [pc, #144]	@ (8007578 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80074e6:	fba2 2303 	umull	r2, r3, r2, r3
 80074ea:	099b      	lsrs	r3, r3, #6
 80074ec:	2232      	movs	r2, #50	@ 0x32
 80074ee:	fb02 f303 	mul.w	r3, r2, r3
 80074f2:	4a21      	ldr	r2, [pc, #132]	@ (8007578 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80074f4:	fba2 2303 	umull	r2, r3, r2, r3
 80074f8:	099b      	lsrs	r3, r3, #6
 80074fa:	3301      	adds	r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80074fe:	e002      	b.n	8007506 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	3b01      	subs	r3, #1
 8007504:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8007506:	4b1a      	ldr	r3, [pc, #104]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d102      	bne.n	8007518 <HAL_PWREx_ControlVoltageScaling+0x98>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1f3      	bne.n	8007500 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d01b      	beq.n	8007556 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800751e:	4b15      	ldr	r3, [pc, #84]	@ (8007574 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a15      	ldr	r2, [pc, #84]	@ (8007578 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007524:	fba2 2303 	umull	r2, r3, r2, r3
 8007528:	099b      	lsrs	r3, r3, #6
 800752a:	2232      	movs	r2, #50	@ 0x32
 800752c:	fb02 f303 	mul.w	r3, r2, r3
 8007530:	4a11      	ldr	r2, [pc, #68]	@ (8007578 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007532:	fba2 2303 	umull	r2, r3, r2, r3
 8007536:	099b      	lsrs	r3, r3, #6
 8007538:	3301      	adds	r3, #1
 800753a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800753c:	e002      	b.n	8007544 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3b01      	subs	r3, #1
 8007542:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8007544:	4b0a      	ldr	r3, [pc, #40]	@ (8007570 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007548:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800754c:	2b00      	cmp	r3, #0
 800754e:	d102      	bne.n	8007556 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1f3      	bne.n	800753e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 800755c:	2303      	movs	r3, #3
 800755e:	e000      	b.n	8007562 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3714      	adds	r7, #20
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	46020800 	.word	0x46020800
 8007574:	20000004 	.word	0x20000004
 8007578:	10624dd3 	.word	0x10624dd3

0800757c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800757c:	b480      	push	{r7}
 800757e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8007580:	4b04      	ldr	r3, [pc, #16]	@ (8007594 <HAL_PWREx_GetVoltageRange+0x18>)
 8007582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8007588:	4618      	mov	r0, r3
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	46020800 	.word	0x46020800

08007598 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 800759c:	4b05      	ldr	r3, [pc, #20]	@ (80075b4 <HAL_PWREx_EnableVddA+0x1c>)
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	4a04      	ldr	r2, [pc, #16]	@ (80075b4 <HAL_PWREx_EnableVddA+0x1c>)
 80075a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80075a6:	6113      	str	r3, [r2, #16]
}
 80075a8:	bf00      	nop
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	46020800 	.word	0x46020800

080075b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b08e      	sub	sp, #56	@ 0x38
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80075c0:	2300      	movs	r3, #0
 80075c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d102      	bne.n	80075d2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	f000 bec8 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075d2:	4b99      	ldr	r3, [pc, #612]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80075d4:	69db      	ldr	r3, [r3, #28]
 80075d6:	f003 030c 	and.w	r3, r3, #12
 80075da:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075dc:	4b96      	ldr	r3, [pc, #600]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80075de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e0:	f003 0303 	and.w	r3, r3, #3
 80075e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0310 	and.w	r3, r3, #16
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 816c 	beq.w	80078cc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80075f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d007      	beq.n	800760a <HAL_RCC_OscConfig+0x52>
 80075fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fc:	2b0c      	cmp	r3, #12
 80075fe:	f040 80de 	bne.w	80077be <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007604:	2b01      	cmp	r3, #1
 8007606:	f040 80da 	bne.w	80077be <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	69db      	ldr	r3, [r3, #28]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d102      	bne.n	8007618 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	f000 bea5 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800761c:	4b86      	ldr	r3, [pc, #536]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007624:	2b00      	cmp	r3, #0
 8007626:	d004      	beq.n	8007632 <HAL_RCC_OscConfig+0x7a>
 8007628:	4b83      	ldr	r3, [pc, #524]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007630:	e005      	b.n	800763e <HAL_RCC_OscConfig+0x86>
 8007632:	4b81      	ldr	r3, [pc, #516]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007634:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007638:	041b      	lsls	r3, r3, #16
 800763a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800763e:	4293      	cmp	r3, r2
 8007640:	d255      	bcs.n	80076ee <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007644:	2b00      	cmp	r3, #0
 8007646:	d10a      	bne.n	800765e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800764c:	4618      	mov	r0, r3
 800764e:	f001 f9a1 	bl	8008994 <RCC_SetFlashLatencyFromMSIRange>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	f000 be82 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800765e:	4b76      	ldr	r3, [pc, #472]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	4a75      	ldr	r2, [pc, #468]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007664:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007668:	6093      	str	r3, [r2, #8]
 800766a:	4b73      	ldr	r3, [pc, #460]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007676:	4970      	ldr	r1, [pc, #448]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007678:	4313      	orrs	r3, r2
 800767a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007680:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007684:	d309      	bcc.n	800769a <HAL_RCC_OscConfig+0xe2>
 8007686:	4b6c      	ldr	r3, [pc, #432]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	f023 021f 	bic.w	r2, r3, #31
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	4969      	ldr	r1, [pc, #420]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007694:	4313      	orrs	r3, r2
 8007696:	60cb      	str	r3, [r1, #12]
 8007698:	e07e      	b.n	8007798 <HAL_RCC_OscConfig+0x1e0>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769e:	2b00      	cmp	r3, #0
 80076a0:	da0a      	bge.n	80076b8 <HAL_RCC_OscConfig+0x100>
 80076a2:	4b65      	ldr	r3, [pc, #404]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	015b      	lsls	r3, r3, #5
 80076b0:	4961      	ldr	r1, [pc, #388]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076b2:	4313      	orrs	r3, r2
 80076b4:	60cb      	str	r3, [r1, #12]
 80076b6:	e06f      	b.n	8007798 <HAL_RCC_OscConfig+0x1e0>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076c0:	d30a      	bcc.n	80076d8 <HAL_RCC_OscConfig+0x120>
 80076c2:	4b5d      	ldr	r3, [pc, #372]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	029b      	lsls	r3, r3, #10
 80076d0:	4959      	ldr	r1, [pc, #356]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	60cb      	str	r3, [r1, #12]
 80076d6:	e05f      	b.n	8007798 <HAL_RCC_OscConfig+0x1e0>
 80076d8:	4b57      	ldr	r3, [pc, #348]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6a1b      	ldr	r3, [r3, #32]
 80076e4:	03db      	lsls	r3, r3, #15
 80076e6:	4954      	ldr	r1, [pc, #336]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076e8:	4313      	orrs	r3, r2
 80076ea:	60cb      	str	r3, [r1, #12]
 80076ec:	e054      	b.n	8007798 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80076ee:	4b52      	ldr	r3, [pc, #328]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	4a51      	ldr	r2, [pc, #324]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80076f8:	6093      	str	r3, [r2, #8]
 80076fa:	4b4f      	ldr	r3, [pc, #316]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007706:	494c      	ldr	r1, [pc, #304]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007708:	4313      	orrs	r3, r2
 800770a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007710:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007714:	d309      	bcc.n	800772a <HAL_RCC_OscConfig+0x172>
 8007716:	4b48      	ldr	r3, [pc, #288]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f023 021f 	bic.w	r2, r3, #31
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	4945      	ldr	r1, [pc, #276]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007724:	4313      	orrs	r3, r2
 8007726:	60cb      	str	r3, [r1, #12]
 8007728:	e028      	b.n	800777c <HAL_RCC_OscConfig+0x1c4>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800772e:	2b00      	cmp	r3, #0
 8007730:	da0a      	bge.n	8007748 <HAL_RCC_OscConfig+0x190>
 8007732:	4b41      	ldr	r3, [pc, #260]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6a1b      	ldr	r3, [r3, #32]
 800773e:	015b      	lsls	r3, r3, #5
 8007740:	493d      	ldr	r1, [pc, #244]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007742:	4313      	orrs	r3, r2
 8007744:	60cb      	str	r3, [r1, #12]
 8007746:	e019      	b.n	800777c <HAL_RCC_OscConfig+0x1c4>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007750:	d30a      	bcc.n	8007768 <HAL_RCC_OscConfig+0x1b0>
 8007752:	4b39      	ldr	r3, [pc, #228]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a1b      	ldr	r3, [r3, #32]
 800775e:	029b      	lsls	r3, r3, #10
 8007760:	4935      	ldr	r1, [pc, #212]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007762:	4313      	orrs	r3, r2
 8007764:	60cb      	str	r3, [r1, #12]
 8007766:	e009      	b.n	800777c <HAL_RCC_OscConfig+0x1c4>
 8007768:	4b33      	ldr	r3, [pc, #204]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a1b      	ldr	r3, [r3, #32]
 8007774:	03db      	lsls	r3, r3, #15
 8007776:	4930      	ldr	r1, [pc, #192]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007778:	4313      	orrs	r3, r2
 800777a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800777c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777e:	2b00      	cmp	r3, #0
 8007780:	d10a      	bne.n	8007798 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007786:	4618      	mov	r0, r3
 8007788:	f001 f904 	bl	8008994 <RCC_SetFlashLatencyFromMSIRange>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	f000 bde5 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007798:	f001 f8e2 	bl	8008960 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800779c:	4b27      	ldr	r3, [pc, #156]	@ (800783c <HAL_RCC_OscConfig+0x284>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7fa fe9b 	bl	80024dc <HAL_InitTick>
 80077a6:	4603      	mov	r3, r0
 80077a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80077ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 808a 	beq.w	80078ca <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80077b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80077ba:	f000 bdd2 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	69db      	ldr	r3, [r3, #28]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d066      	beq.n	8007894 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80077c6:	4b1c      	ldr	r3, [pc, #112]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80077cc:	f043 0301 	orr.w	r3, r3, #1
 80077d0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80077d2:	f7fa ff0d 	bl	80025f0 <HAL_GetTick>
 80077d6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80077d8:	e009      	b.n	80077ee <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80077da:	f7fa ff09 	bl	80025f0 <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d902      	bls.n	80077ee <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	f000 bdba 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80077ee:	4b12      	ldr	r3, [pc, #72]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 0304 	and.w	r3, r3, #4
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d0ef      	beq.n	80077da <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80077fa:	4b0f      	ldr	r3, [pc, #60]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	4a0e      	ldr	r2, [pc, #56]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007800:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007804:	6093      	str	r3, [r2, #8]
 8007806:	4b0c      	ldr	r3, [pc, #48]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007812:	4909      	ldr	r1, [pc, #36]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007814:	4313      	orrs	r3, r2
 8007816:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800781c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007820:	d30e      	bcc.n	8007840 <HAL_RCC_OscConfig+0x288>
 8007822:	4b05      	ldr	r3, [pc, #20]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	f023 021f 	bic.w	r2, r3, #31
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a1b      	ldr	r3, [r3, #32]
 800782e:	4902      	ldr	r1, [pc, #8]	@ (8007838 <HAL_RCC_OscConfig+0x280>)
 8007830:	4313      	orrs	r3, r2
 8007832:	60cb      	str	r3, [r1, #12]
 8007834:	e04a      	b.n	80078cc <HAL_RCC_OscConfig+0x314>
 8007836:	bf00      	nop
 8007838:	46020c00 	.word	0x46020c00
 800783c:	20000008 	.word	0x20000008
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007844:	2b00      	cmp	r3, #0
 8007846:	da0a      	bge.n	800785e <HAL_RCC_OscConfig+0x2a6>
 8007848:	4b98      	ldr	r3, [pc, #608]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a1b      	ldr	r3, [r3, #32]
 8007854:	015b      	lsls	r3, r3, #5
 8007856:	4995      	ldr	r1, [pc, #596]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007858:	4313      	orrs	r3, r2
 800785a:	60cb      	str	r3, [r1, #12]
 800785c:	e036      	b.n	80078cc <HAL_RCC_OscConfig+0x314>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007866:	d30a      	bcc.n	800787e <HAL_RCC_OscConfig+0x2c6>
 8007868:	4b90      	ldr	r3, [pc, #576]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a1b      	ldr	r3, [r3, #32]
 8007874:	029b      	lsls	r3, r3, #10
 8007876:	498d      	ldr	r1, [pc, #564]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007878:	4313      	orrs	r3, r2
 800787a:	60cb      	str	r3, [r1, #12]
 800787c:	e026      	b.n	80078cc <HAL_RCC_OscConfig+0x314>
 800787e:	4b8b      	ldr	r3, [pc, #556]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a1b      	ldr	r3, [r3, #32]
 800788a:	03db      	lsls	r3, r3, #15
 800788c:	4987      	ldr	r1, [pc, #540]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800788e:	4313      	orrs	r3, r2
 8007890:	60cb      	str	r3, [r1, #12]
 8007892:	e01b      	b.n	80078cc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8007894:	4b85      	ldr	r3, [pc, #532]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a84      	ldr	r2, [pc, #528]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800789a:	f023 0301 	bic.w	r3, r3, #1
 800789e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80078a0:	f7fa fea6 	bl	80025f0 <HAL_GetTick>
 80078a4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80078a6:	e009      	b.n	80078bc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80078a8:	f7fa fea2 	bl	80025f0 <HAL_GetTick>
 80078ac:	4602      	mov	r2, r0
 80078ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b0:	1ad3      	subs	r3, r2, r3
 80078b2:	2b02      	cmp	r3, #2
 80078b4:	d902      	bls.n	80078bc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	f000 bd53 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80078bc:	4b7b      	ldr	r3, [pc, #492]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f003 0304 	and.w	r3, r3, #4
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1ef      	bne.n	80078a8 <HAL_RCC_OscConfig+0x2f0>
 80078c8:	e000      	b.n	80078cc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80078ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f003 0301 	and.w	r3, r3, #1
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f000 808b 	beq.w	80079f0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80078da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078dc:	2b08      	cmp	r3, #8
 80078de:	d005      	beq.n	80078ec <HAL_RCC_OscConfig+0x334>
 80078e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e2:	2b0c      	cmp	r3, #12
 80078e4:	d109      	bne.n	80078fa <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80078e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078e8:	2b03      	cmp	r3, #3
 80078ea:	d106      	bne.n	80078fa <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d17d      	bne.n	80079f0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	f000 bd34 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007902:	d106      	bne.n	8007912 <HAL_RCC_OscConfig+0x35a>
 8007904:	4b69      	ldr	r3, [pc, #420]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a68      	ldr	r2, [pc, #416]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800790a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800790e:	6013      	str	r3, [r2, #0]
 8007910:	e041      	b.n	8007996 <HAL_RCC_OscConfig+0x3de>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800791a:	d112      	bne.n	8007942 <HAL_RCC_OscConfig+0x38a>
 800791c:	4b63      	ldr	r3, [pc, #396]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a62      	ldr	r2, [pc, #392]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007922:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	4b60      	ldr	r3, [pc, #384]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a5f      	ldr	r2, [pc, #380]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800792e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	4b5d      	ldr	r3, [pc, #372]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a5c      	ldr	r2, [pc, #368]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800793a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800793e:	6013      	str	r3, [r2, #0]
 8007940:	e029      	b.n	8007996 <HAL_RCC_OscConfig+0x3de>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800794a:	d112      	bne.n	8007972 <HAL_RCC_OscConfig+0x3ba>
 800794c:	4b57      	ldr	r3, [pc, #348]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a56      	ldr	r2, [pc, #344]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007952:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007956:	6013      	str	r3, [r2, #0]
 8007958:	4b54      	ldr	r3, [pc, #336]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a53      	ldr	r2, [pc, #332]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800795e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007962:	6013      	str	r3, [r2, #0]
 8007964:	4b51      	ldr	r3, [pc, #324]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a50      	ldr	r2, [pc, #320]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800796a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800796e:	6013      	str	r3, [r2, #0]
 8007970:	e011      	b.n	8007996 <HAL_RCC_OscConfig+0x3de>
 8007972:	4b4e      	ldr	r3, [pc, #312]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a4d      	ldr	r2, [pc, #308]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007978:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800797c:	6013      	str	r3, [r2, #0]
 800797e:	4b4b      	ldr	r3, [pc, #300]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a4a      	ldr	r2, [pc, #296]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007984:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	4b48      	ldr	r3, [pc, #288]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a47      	ldr	r2, [pc, #284]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007990:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007994:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d014      	beq.n	80079c8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800799e:	f7fa fe27 	bl	80025f0 <HAL_GetTick>
 80079a2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079a4:	e009      	b.n	80079ba <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079a6:	f7fa fe23 	bl	80025f0 <HAL_GetTick>
 80079aa:	4602      	mov	r2, r0
 80079ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ae:	1ad3      	subs	r3, r2, r3
 80079b0:	2b64      	cmp	r3, #100	@ 0x64
 80079b2:	d902      	bls.n	80079ba <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80079b4:	2303      	movs	r3, #3
 80079b6:	f000 bcd4 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079ba:	4b3c      	ldr	r3, [pc, #240]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d0ef      	beq.n	80079a6 <HAL_RCC_OscConfig+0x3ee>
 80079c6:	e013      	b.n	80079f0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80079c8:	f7fa fe12 	bl	80025f0 <HAL_GetTick>
 80079cc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80079ce:	e009      	b.n	80079e4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079d0:	f7fa fe0e 	bl	80025f0 <HAL_GetTick>
 80079d4:	4602      	mov	r2, r0
 80079d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	2b64      	cmp	r3, #100	@ 0x64
 80079dc:	d902      	bls.n	80079e4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80079de:	2303      	movs	r3, #3
 80079e0:	f000 bcbf 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80079e4:	4b31      	ldr	r3, [pc, #196]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1ef      	bne.n	80079d0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0302 	and.w	r3, r3, #2
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d05f      	beq.n	8007abc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80079fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fe:	2b04      	cmp	r3, #4
 8007a00:	d005      	beq.n	8007a0e <HAL_RCC_OscConfig+0x456>
 8007a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a04:	2b0c      	cmp	r3, #12
 8007a06:	d114      	bne.n	8007a32 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a0a:	2b02      	cmp	r3, #2
 8007a0c:	d111      	bne.n	8007a32 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d102      	bne.n	8007a1c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	f000 bca3 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007a1c:	4b23      	ldr	r3, [pc, #140]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	041b      	lsls	r3, r3, #16
 8007a2a:	4920      	ldr	r1, [pc, #128]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007a30:	e044      	b.n	8007abc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d024      	beq.n	8007a84 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8007a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a1b      	ldr	r2, [pc, #108]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a44:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007a46:	f7fa fdd3 	bl	80025f0 <HAL_GetTick>
 8007a4a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a4c:	e009      	b.n	8007a62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a4e:	f7fa fdcf 	bl	80025f0 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d902      	bls.n	8007a62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	f000 bc80 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a62:	4b12      	ldr	r3, [pc, #72]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0ef      	beq.n	8007a4e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	041b      	lsls	r3, r3, #16
 8007a7c:	490b      	ldr	r1, [pc, #44]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	610b      	str	r3, [r1, #16]
 8007a82:	e01b      	b.n	8007abc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8007a84:	4b09      	ldr	r3, [pc, #36]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a08      	ldr	r2, [pc, #32]	@ (8007aac <HAL_RCC_OscConfig+0x4f4>)
 8007a8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a8e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007a90:	f7fa fdae 	bl	80025f0 <HAL_GetTick>
 8007a94:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007a96:	e00b      	b.n	8007ab0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a98:	f7fa fdaa 	bl	80025f0 <HAL_GetTick>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	2b02      	cmp	r3, #2
 8007aa4:	d904      	bls.n	8007ab0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	f000 bc5b 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
 8007aac:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007ab0:	4baf      	ldr	r3, [pc, #700]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d1ed      	bne.n	8007a98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f003 0308 	and.w	r3, r3, #8
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 80c8 	beq.w	8007c5a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8007aca:	2300      	movs	r3, #0
 8007acc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ad0:	4ba7      	ldr	r3, [pc, #668]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ad6:	f003 0304 	and.w	r3, r3, #4
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d111      	bne.n	8007b02 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ade:	4ba4      	ldr	r3, [pc, #656]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007ae0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ae4:	4aa2      	ldr	r2, [pc, #648]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007ae6:	f043 0304 	orr.w	r3, r3, #4
 8007aea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007aee:	4ba0      	ldr	r3, [pc, #640]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007af0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007af4:	f003 0304 	and.w	r3, r3, #4
 8007af8:	617b      	str	r3, [r7, #20]
 8007afa:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007afc:	2301      	movs	r3, #1
 8007afe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007b02:	4b9c      	ldr	r3, [pc, #624]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d119      	bne.n	8007b42 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007b0e:	4b99      	ldr	r3, [pc, #612]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b12:	4a98      	ldr	r2, [pc, #608]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007b14:	f043 0301 	orr.w	r3, r3, #1
 8007b18:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b1a:	f7fa fd69 	bl	80025f0 <HAL_GetTick>
 8007b1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007b20:	e009      	b.n	8007b36 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b22:	f7fa fd65 	bl	80025f0 <HAL_GetTick>
 8007b26:	4602      	mov	r2, r0
 8007b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2a:	1ad3      	subs	r3, r2, r3
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d902      	bls.n	8007b36 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8007b30:	2303      	movs	r3, #3
 8007b32:	f000 bc16 	b.w	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007b36:	4b8f      	ldr	r3, [pc, #572]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d0ef      	beq.n	8007b22 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d05f      	beq.n	8007c0a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8007b4a:	4b89      	ldr	r3, [pc, #548]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007b4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b50:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	699a      	ldr	r2, [r3, #24]
 8007b56:	6a3b      	ldr	r3, [r7, #32]
 8007b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d037      	beq.n	8007bd0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007b60:	6a3b      	ldr	r3, [r7, #32]
 8007b62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d006      	beq.n	8007b78 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8007b6a:	6a3b      	ldr	r3, [r7, #32]
 8007b6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d101      	bne.n	8007b78 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e3f4      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8007b78:	6a3b      	ldr	r3, [r7, #32]
 8007b7a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d01b      	beq.n	8007bba <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8007b82:	4b7b      	ldr	r3, [pc, #492]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007b84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b88:	4a79      	ldr	r2, [pc, #484]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007b8a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007b8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8007b92:	f7fa fd2d 	bl	80025f0 <HAL_GetTick>
 8007b96:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007b98:	e008      	b.n	8007bac <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b9a:	f7fa fd29 	bl	80025f0 <HAL_GetTick>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	2b05      	cmp	r3, #5
 8007ba6:	d901      	bls.n	8007bac <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e3da      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007bac:	4b70      	ldr	r3, [pc, #448]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007bae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1ef      	bne.n	8007b9a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8007bba:	4b6d      	ldr	r3, [pc, #436]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bc0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	4969      	ldr	r1, [pc, #420]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8007bd0:	4b67      	ldr	r3, [pc, #412]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007bd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bd6:	4a66      	ldr	r2, [pc, #408]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007bd8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007bdc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007be0:	f7fa fd06 	bl	80025f0 <HAL_GetTick>
 8007be4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007be6:	e008      	b.n	8007bfa <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007be8:	f7fa fd02 	bl	80025f0 <HAL_GetTick>
 8007bec:	4602      	mov	r2, r0
 8007bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	2b05      	cmp	r3, #5
 8007bf4:	d901      	bls.n	8007bfa <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e3b3      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007bfa:	4b5d      	ldr	r3, [pc, #372]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007bfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d0ef      	beq.n	8007be8 <HAL_RCC_OscConfig+0x630>
 8007c08:	e01b      	b.n	8007c42 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8007c0a:	4b59      	ldr	r3, [pc, #356]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c10:	4a57      	ldr	r2, [pc, #348]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c12:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007c16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007c1a:	f7fa fce9 	bl	80025f0 <HAL_GetTick>
 8007c1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007c20:	e008      	b.n	8007c34 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c22:	f7fa fce5 	bl	80025f0 <HAL_GetTick>
 8007c26:	4602      	mov	r2, r0
 8007c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2a:	1ad3      	subs	r3, r2, r3
 8007c2c:	2b05      	cmp	r3, #5
 8007c2e:	d901      	bls.n	8007c34 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	e396      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007c34:	4b4e      	ldr	r3, [pc, #312]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1ef      	bne.n	8007c22 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007c42:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d107      	bne.n	8007c5a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c4a:	4b49      	ldr	r3, [pc, #292]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c50:	4a47      	ldr	r2, [pc, #284]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c52:	f023 0304 	bic.w	r3, r3, #4
 8007c56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f003 0304 	and.w	r3, r3, #4
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	f000 8111 	beq.w	8007e8a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c6e:	4b40      	ldr	r3, [pc, #256]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c74:	f003 0304 	and.w	r3, r3, #4
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d111      	bne.n	8007ca0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c7c:	4b3c      	ldr	r3, [pc, #240]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c82:	4a3b      	ldr	r2, [pc, #236]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c84:	f043 0304 	orr.w	r3, r3, #4
 8007c88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007c8c:	4b38      	ldr	r3, [pc, #224]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c92:	f003 0304 	and.w	r3, r3, #4
 8007c96:	613b      	str	r3, [r7, #16]
 8007c98:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007ca0:	4b34      	ldr	r3, [pc, #208]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ca4:	f003 0301 	and.w	r3, r3, #1
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d118      	bne.n	8007cde <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007cac:	4b31      	ldr	r3, [pc, #196]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb0:	4a30      	ldr	r2, [pc, #192]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007cb2:	f043 0301 	orr.w	r3, r3, #1
 8007cb6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007cb8:	f7fa fc9a 	bl	80025f0 <HAL_GetTick>
 8007cbc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cc0:	f7fa fc96 	bl	80025f0 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e347      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007cd2:	4b28      	ldr	r3, [pc, #160]	@ (8007d74 <HAL_RCC_OscConfig+0x7bc>)
 8007cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0f0      	beq.n	8007cc0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f003 0301 	and.w	r3, r3, #1
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d01f      	beq.n	8007d2a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f003 0304 	and.w	r3, r3, #4
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d010      	beq.n	8007d18 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007cf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007cfc:	4a1c      	ldr	r2, [pc, #112]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007cfe:	f043 0304 	orr.w	r3, r3, #4
 8007d02:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007d06:	4b1a      	ldr	r3, [pc, #104]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d0c:	4a18      	ldr	r2, [pc, #96]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d0e:	f043 0301 	orr.w	r3, r3, #1
 8007d12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007d16:	e018      	b.n	8007d4a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007d18:	4b15      	ldr	r3, [pc, #84]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d1e:	4a14      	ldr	r2, [pc, #80]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d20:	f043 0301 	orr.w	r3, r3, #1
 8007d24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007d28:	e00f      	b.n	8007d4a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007d2a:	4b11      	ldr	r3, [pc, #68]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d30:	4a0f      	ldr	r2, [pc, #60]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d32:	f023 0301 	bic.w	r3, r3, #1
 8007d36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d40:	4a0b      	ldr	r2, [pc, #44]	@ (8007d70 <HAL_RCC_OscConfig+0x7b8>)
 8007d42:	f023 0304 	bic.w	r3, r3, #4
 8007d46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d057      	beq.n	8007e02 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8007d52:	f7fa fc4d 	bl	80025f0 <HAL_GetTick>
 8007d56:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d58:	e00e      	b.n	8007d78 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d5a:	f7fa fc49 	bl	80025f0 <HAL_GetTick>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d62:	1ad3      	subs	r3, r2, r3
 8007d64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d905      	bls.n	8007d78 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e2f8      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
 8007d70:	46020c00 	.word	0x46020c00
 8007d74:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d78:	4b9c      	ldr	r3, [pc, #624]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007d7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d7e:	f003 0302 	and.w	r3, r3, #2
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d0e9      	beq.n	8007d5a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d01b      	beq.n	8007dca <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007d92:	4b96      	ldr	r3, [pc, #600]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007d94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d98:	4a94      	ldr	r2, [pc, #592]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007d9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007da2:	e00a      	b.n	8007dba <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007da4:	f7fa fc24 	bl	80025f0 <HAL_GetTick>
 8007da8:	4602      	mov	r2, r0
 8007daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dac:	1ad3      	subs	r3, r2, r3
 8007dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d901      	bls.n	8007dba <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8007db6:	2303      	movs	r3, #3
 8007db8:	e2d3      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007dba:	4b8c      	ldr	r3, [pc, #560]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d0ed      	beq.n	8007da4 <HAL_RCC_OscConfig+0x7ec>
 8007dc8:	e053      	b.n	8007e72 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007dca:	4b88      	ldr	r3, [pc, #544]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dd0:	4a86      	ldr	r2, [pc, #536]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007dd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007dda:	e00a      	b.n	8007df2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ddc:	f7fa fc08 	bl	80025f0 <HAL_GetTick>
 8007de0:	4602      	mov	r2, r0
 8007de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de4:	1ad3      	subs	r3, r2, r3
 8007de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d901      	bls.n	8007df2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e2b7      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007df2:	4b7e      	ldr	r3, [pc, #504]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007df4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007df8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1ed      	bne.n	8007ddc <HAL_RCC_OscConfig+0x824>
 8007e00:	e037      	b.n	8007e72 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8007e02:	f7fa fbf5 	bl	80025f0 <HAL_GetTick>
 8007e06:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e08:	e00a      	b.n	8007e20 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e0a:	f7fa fbf1 	bl	80025f0 <HAL_GetTick>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e12:	1ad3      	subs	r3, r2, r3
 8007e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d901      	bls.n	8007e20 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e2a0      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e20:	4b72      	ldr	r3, [pc, #456]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007e22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e26:	f003 0302 	and.w	r3, r3, #2
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1ed      	bne.n	8007e0a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8007e2e:	4b6f      	ldr	r3, [pc, #444]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d01a      	beq.n	8007e72 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007e3c:	4b6b      	ldr	r3, [pc, #428]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007e3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e42:	4a6a      	ldr	r2, [pc, #424]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007e44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e48:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007e4c:	e00a      	b.n	8007e64 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e4e:	f7fa fbcf 	bl	80025f0 <HAL_GetTick>
 8007e52:	4602      	mov	r2, r0
 8007e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d901      	bls.n	8007e64 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8007e60:	2303      	movs	r3, #3
 8007e62:	e27e      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007e64:	4b61      	ldr	r3, [pc, #388]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007e66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d1ed      	bne.n	8007e4e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e72:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d107      	bne.n	8007e8a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e7a:	4b5c      	ldr	r3, [pc, #368]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007e7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e80:	4a5a      	ldr	r2, [pc, #360]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007e82:	f023 0304 	bic.w	r3, r3, #4
 8007e86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f003 0320 	and.w	r3, r3, #32
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d036      	beq.n	8007f04 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d019      	beq.n	8007ed2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8007e9e:	4b53      	ldr	r3, [pc, #332]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a52      	ldr	r2, [pc, #328]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007ea4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007ea8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007eaa:	f7fa fba1 	bl	80025f0 <HAL_GetTick>
 8007eae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007eb0:	e008      	b.n	8007ec4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007eb2:	f7fa fb9d 	bl	80025f0 <HAL_GetTick>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eba:	1ad3      	subs	r3, r2, r3
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d901      	bls.n	8007ec4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8007ec0:	2303      	movs	r3, #3
 8007ec2:	e24e      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007ec4:	4b49      	ldr	r3, [pc, #292]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d0f0      	beq.n	8007eb2 <HAL_RCC_OscConfig+0x8fa>
 8007ed0:	e018      	b.n	8007f04 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8007ed2:	4b46      	ldr	r3, [pc, #280]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a45      	ldr	r2, [pc, #276]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007ed8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007edc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007ede:	f7fa fb87 	bl	80025f0 <HAL_GetTick>
 8007ee2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007ee4:	e008      	b.n	8007ef8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ee6:	f7fa fb83 	bl	80025f0 <HAL_GetTick>
 8007eea:	4602      	mov	r2, r0
 8007eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eee:	1ad3      	subs	r3, r2, r3
 8007ef0:	2b02      	cmp	r3, #2
 8007ef2:	d901      	bls.n	8007ef8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e234      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d1f0      	bne.n	8007ee6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d036      	beq.n	8007f7e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d019      	beq.n	8007f4c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8007f18:	4b34      	ldr	r3, [pc, #208]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a33      	ldr	r2, [pc, #204]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007f22:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007f24:	f7fa fb64 	bl	80025f0 <HAL_GetTick>
 8007f28:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007f2a:	e008      	b.n	8007f3e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007f2c:	f7fa fb60 	bl	80025f0 <HAL_GetTick>
 8007f30:	4602      	mov	r2, r0
 8007f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f34:	1ad3      	subs	r3, r2, r3
 8007f36:	2b02      	cmp	r3, #2
 8007f38:	d901      	bls.n	8007f3e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8007f3a:	2303      	movs	r3, #3
 8007f3c:	e211      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007f3e:	4b2b      	ldr	r3, [pc, #172]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d0f0      	beq.n	8007f2c <HAL_RCC_OscConfig+0x974>
 8007f4a:	e018      	b.n	8007f7e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8007f4c:	4b27      	ldr	r3, [pc, #156]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a26      	ldr	r2, [pc, #152]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f56:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007f58:	f7fa fb4a 	bl	80025f0 <HAL_GetTick>
 8007f5c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8007f5e:	e008      	b.n	8007f72 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007f60:	f7fa fb46 	bl	80025f0 <HAL_GetTick>
 8007f64:	4602      	mov	r2, r0
 8007f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f68:	1ad3      	subs	r3, r2, r3
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	d901      	bls.n	8007f72 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e1f7      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8007f72:	4b1e      	ldr	r3, [pc, #120]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1f0      	bne.n	8007f60 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d07f      	beq.n	800808a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d062      	beq.n	8008058 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8007f92:	4b16      	ldr	r3, [pc, #88]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	4a15      	ldr	r2, [pc, #84]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007f98:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007f9c:	6093      	str	r3, [r2, #8]
 8007f9e:	4b13      	ldr	r3, [pc, #76]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007faa:	4910      	ldr	r1, [pc, #64]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007fac:	4313      	orrs	r3, r2
 8007fae:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007fb8:	d309      	bcc.n	8007fce <HAL_RCC_OscConfig+0xa16>
 8007fba:	4b0c      	ldr	r3, [pc, #48]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	f023 021f 	bic.w	r2, r3, #31
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	4909      	ldr	r1, [pc, #36]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	60cb      	str	r3, [r1, #12]
 8007fcc:	e02a      	b.n	8008024 <HAL_RCC_OscConfig+0xa6c>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	da0c      	bge.n	8007ff0 <HAL_RCC_OscConfig+0xa38>
 8007fd6:	4b05      	ldr	r3, [pc, #20]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6a1b      	ldr	r3, [r3, #32]
 8007fe2:	015b      	lsls	r3, r3, #5
 8007fe4:	4901      	ldr	r1, [pc, #4]	@ (8007fec <HAL_RCC_OscConfig+0xa34>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	60cb      	str	r3, [r1, #12]
 8007fea:	e01b      	b.n	8008024 <HAL_RCC_OscConfig+0xa6c>
 8007fec:	46020c00 	.word	0x46020c00
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ff8:	d30a      	bcc.n	8008010 <HAL_RCC_OscConfig+0xa58>
 8007ffa:	4ba1      	ldr	r3, [pc, #644]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8007ffc:	68db      	ldr	r3, [r3, #12]
 8007ffe:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a1b      	ldr	r3, [r3, #32]
 8008006:	029b      	lsls	r3, r3, #10
 8008008:	499d      	ldr	r1, [pc, #628]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800800a:	4313      	orrs	r3, r2
 800800c:	60cb      	str	r3, [r1, #12]
 800800e:	e009      	b.n	8008024 <HAL_RCC_OscConfig+0xa6c>
 8008010:	4b9b      	ldr	r3, [pc, #620]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	03db      	lsls	r3, r3, #15
 800801e:	4998      	ldr	r1, [pc, #608]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008020:	4313      	orrs	r3, r2
 8008022:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8008024:	4b96      	ldr	r3, [pc, #600]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a95      	ldr	r2, [pc, #596]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800802a:	f043 0310 	orr.w	r3, r3, #16
 800802e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008030:	f7fa fade 	bl	80025f0 <HAL_GetTick>
 8008034:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8008036:	e008      	b.n	800804a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008038:	f7fa fada 	bl	80025f0 <HAL_GetTick>
 800803c:	4602      	mov	r2, r0
 800803e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008040:	1ad3      	subs	r3, r2, r3
 8008042:	2b02      	cmp	r3, #2
 8008044:	d901      	bls.n	800804a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8008046:	2303      	movs	r3, #3
 8008048:	e18b      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800804a:	4b8d      	ldr	r3, [pc, #564]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 0320 	and.w	r3, r3, #32
 8008052:	2b00      	cmp	r3, #0
 8008054:	d0f0      	beq.n	8008038 <HAL_RCC_OscConfig+0xa80>
 8008056:	e018      	b.n	800808a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8008058:	4b89      	ldr	r3, [pc, #548]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a88      	ldr	r2, [pc, #544]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800805e:	f023 0310 	bic.w	r3, r3, #16
 8008062:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008064:	f7fa fac4 	bl	80025f0 <HAL_GetTick>
 8008068:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800806a:	e008      	b.n	800807e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800806c:	f7fa fac0 	bl	80025f0 <HAL_GetTick>
 8008070:	4602      	mov	r2, r0
 8008072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008074:	1ad3      	subs	r3, r2, r3
 8008076:	2b02      	cmp	r3, #2
 8008078:	d901      	bls.n	800807e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800807a:	2303      	movs	r3, #3
 800807c:	e171      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800807e:	4b80      	ldr	r3, [pc, #512]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0320 	and.w	r3, r3, #32
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1f0      	bne.n	800806c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800808e:	2b00      	cmp	r3, #0
 8008090:	f000 8166 	beq.w	8008360 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8008094:	2300      	movs	r3, #0
 8008096:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800809a:	4b79      	ldr	r3, [pc, #484]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800809c:	69db      	ldr	r3, [r3, #28]
 800809e:	f003 030c 	and.w	r3, r3, #12
 80080a2:	2b0c      	cmp	r3, #12
 80080a4:	f000 80f2 	beq.w	800828c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	f040 80c5 	bne.w	800823c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80080b2:	4b73      	ldr	r3, [pc, #460]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a72      	ldr	r2, [pc, #456]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80080b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080bc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80080be:	f7fa fa97 	bl	80025f0 <HAL_GetTick>
 80080c2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80080c4:	e008      	b.n	80080d8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080c6:	f7fa fa93 	bl	80025f0 <HAL_GetTick>
 80080ca:	4602      	mov	r2, r0
 80080cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ce:	1ad3      	subs	r3, r2, r3
 80080d0:	2b02      	cmp	r3, #2
 80080d2:	d901      	bls.n	80080d8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80080d4:	2303      	movs	r3, #3
 80080d6:	e144      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80080d8:	4b69      	ldr	r3, [pc, #420]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d1f0      	bne.n	80080c6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80080e4:	4b66      	ldr	r3, [pc, #408]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80080e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080ea:	f003 0304 	and.w	r3, r3, #4
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d111      	bne.n	8008116 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80080f2:	4b63      	ldr	r3, [pc, #396]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80080f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080f8:	4a61      	ldr	r2, [pc, #388]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80080fa:	f043 0304 	orr.w	r3, r3, #4
 80080fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008102:	4b5f      	ldr	r3, [pc, #380]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008104:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008108:	f003 0304 	and.w	r3, r3, #4
 800810c:	60fb      	str	r3, [r7, #12]
 800810e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8008110:	2301      	movs	r3, #1
 8008112:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8008116:	4b5b      	ldr	r3, [pc, #364]	@ (8008284 <HAL_RCC_OscConfig+0xccc>)
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800811e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008122:	d102      	bne.n	800812a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8008124:	2301      	movs	r3, #1
 8008126:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800812a:	4b56      	ldr	r3, [pc, #344]	@ (8008284 <HAL_RCC_OscConfig+0xccc>)
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	4a55      	ldr	r2, [pc, #340]	@ (8008284 <HAL_RCC_OscConfig+0xccc>)
 8008130:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008134:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8008136:	4b52      	ldr	r3, [pc, #328]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800813e:	f023 0303 	bic.w	r3, r3, #3
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800814a:	3a01      	subs	r2, #1
 800814c:	0212      	lsls	r2, r2, #8
 800814e:	4311      	orrs	r1, r2
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008154:	430a      	orrs	r2, r1
 8008156:	494a      	ldr	r1, [pc, #296]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008158:	4313      	orrs	r3, r2
 800815a:	628b      	str	r3, [r1, #40]	@ 0x28
 800815c:	4b48      	ldr	r3, [pc, #288]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800815e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008160:	4b49      	ldr	r3, [pc, #292]	@ (8008288 <HAL_RCC_OscConfig+0xcd0>)
 8008162:	4013      	ands	r3, r2
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008168:	3a01      	subs	r2, #1
 800816a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008172:	3a01      	subs	r2, #1
 8008174:	0252      	lsls	r2, r2, #9
 8008176:	b292      	uxth	r2, r2
 8008178:	4311      	orrs	r1, r2
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800817e:	3a01      	subs	r2, #1
 8008180:	0412      	lsls	r2, r2, #16
 8008182:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008186:	4311      	orrs	r1, r2
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800818c:	3a01      	subs	r2, #1
 800818e:	0612      	lsls	r2, r2, #24
 8008190:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008194:	430a      	orrs	r2, r1
 8008196:	493a      	ldr	r1, [pc, #232]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008198:	4313      	orrs	r3, r2
 800819a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800819c:	4b38      	ldr	r3, [pc, #224]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800819e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a0:	4a37      	ldr	r2, [pc, #220]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081a2:	f023 0310 	bic.w	r3, r3, #16
 80081a6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081ac:	4a34      	ldr	r2, [pc, #208]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081ae:	00db      	lsls	r3, r3, #3
 80081b0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80081b2:	4b33      	ldr	r3, [pc, #204]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b6:	4a32      	ldr	r2, [pc, #200]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081b8:	f043 0310 	orr.w	r3, r3, #16
 80081bc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80081be:	4b30      	ldr	r3, [pc, #192]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c2:	f023 020c 	bic.w	r2, r3, #12
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ca:	492d      	ldr	r1, [pc, #180]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081cc:	4313      	orrs	r3, r2
 80081ce:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80081d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d105      	bne.n	80081e4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80081d8:	4b2a      	ldr	r3, [pc, #168]	@ (8008284 <HAL_RCC_OscConfig+0xccc>)
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	4a29      	ldr	r2, [pc, #164]	@ (8008284 <HAL_RCC_OscConfig+0xccc>)
 80081de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80081e2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80081e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d107      	bne.n	80081fc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80081ec:	4b24      	ldr	r3, [pc, #144]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081f2:	4a23      	ldr	r2, [pc, #140]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081f4:	f023 0304 	bic.w	r3, r3, #4
 80081f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80081fc:	4b20      	ldr	r3, [pc, #128]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a1f      	ldr	r2, [pc, #124]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008202:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008206:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008208:	f7fa f9f2 	bl	80025f0 <HAL_GetTick>
 800820c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800820e:	e008      	b.n	8008222 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008210:	f7fa f9ee 	bl	80025f0 <HAL_GetTick>
 8008214:	4602      	mov	r2, r0
 8008216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008218:	1ad3      	subs	r3, r2, r3
 800821a:	2b02      	cmp	r3, #2
 800821c:	d901      	bls.n	8008222 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800821e:	2303      	movs	r3, #3
 8008220:	e09f      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008222:	4b17      	ldr	r3, [pc, #92]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800822a:	2b00      	cmp	r3, #0
 800822c:	d0f0      	beq.n	8008210 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800822e:	4b14      	ldr	r3, [pc, #80]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008232:	4a13      	ldr	r2, [pc, #76]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008234:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008238:	6293      	str	r3, [r2, #40]	@ 0x28
 800823a:	e091      	b.n	8008360 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800823c:	4b10      	ldr	r3, [pc, #64]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a0f      	ldr	r2, [pc, #60]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008242:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008246:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008248:	f7fa f9d2 	bl	80025f0 <HAL_GetTick>
 800824c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800824e:	e008      	b.n	8008262 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008250:	f7fa f9ce 	bl	80025f0 <HAL_GetTick>
 8008254:	4602      	mov	r2, r0
 8008256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008258:	1ad3      	subs	r3, r2, r3
 800825a:	2b02      	cmp	r3, #2
 800825c:	d901      	bls.n	8008262 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e07f      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008262:	4b07      	ldr	r3, [pc, #28]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1f0      	bne.n	8008250 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800826e:	4b04      	ldr	r3, [pc, #16]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008272:	4a03      	ldr	r2, [pc, #12]	@ (8008280 <HAL_RCC_OscConfig+0xcc8>)
 8008274:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8008278:	f023 0303 	bic.w	r3, r3, #3
 800827c:	6293      	str	r3, [r2, #40]	@ 0x28
 800827e:	e06f      	b.n	8008360 <HAL_RCC_OscConfig+0xda8>
 8008280:	46020c00 	.word	0x46020c00
 8008284:	46020800 	.word	0x46020800
 8008288:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800828c:	4b37      	ldr	r3, [pc, #220]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008292:	4b36      	ldr	r3, [pc, #216]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 8008294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008296:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800829c:	2b01      	cmp	r3, #1
 800829e:	d039      	beq.n	8008314 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	f003 0203 	and.w	r2, r3, #3
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d132      	bne.n	8008314 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	0a1b      	lsrs	r3, r3, #8
 80082b2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ba:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80082bc:	429a      	cmp	r2, r3
 80082be:	d129      	bne.n	8008314 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d122      	bne.n	8008314 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082d8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80082da:	429a      	cmp	r2, r3
 80082dc:	d11a      	bne.n	8008314 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	0a5b      	lsrs	r3, r3, #9
 80082e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082ea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d111      	bne.n	8008314 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	0c1b      	lsrs	r3, r3, #16
 80082f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082fc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80082fe:	429a      	cmp	r2, r3
 8008300:	d108      	bne.n	8008314 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	0e1b      	lsrs	r3, r3, #24
 8008306:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800830e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008310:	429a      	cmp	r2, r3
 8008312:	d001      	beq.n	8008318 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e024      	b.n	8008362 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008318:	4b14      	ldr	r3, [pc, #80]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 800831a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800831c:	08db      	lsrs	r3, r3, #3
 800831e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008326:	429a      	cmp	r2, r3
 8008328:	d01a      	beq.n	8008360 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800832a:	4b10      	ldr	r3, [pc, #64]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 800832c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800832e:	4a0f      	ldr	r2, [pc, #60]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 8008330:	f023 0310 	bic.w	r3, r3, #16
 8008334:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008336:	f7fa f95b 	bl	80025f0 <HAL_GetTick>
 800833a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800833c:	bf00      	nop
 800833e:	f7fa f957 	bl	80025f0 <HAL_GetTick>
 8008342:	4602      	mov	r2, r0
 8008344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008346:	4293      	cmp	r3, r2
 8008348:	d0f9      	beq.n	800833e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800834e:	4a07      	ldr	r2, [pc, #28]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 8008350:	00db      	lsls	r3, r3, #3
 8008352:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008354:	4b05      	ldr	r3, [pc, #20]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 8008356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008358:	4a04      	ldr	r2, [pc, #16]	@ (800836c <HAL_RCC_OscConfig+0xdb4>)
 800835a:	f043 0310 	orr.w	r3, r3, #16
 800835e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8008360:	2300      	movs	r3, #0
}
 8008362:	4618      	mov	r0, r3
 8008364:	3738      	adds	r7, #56	@ 0x38
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	46020c00 	.word	0x46020c00

08008370 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b086      	sub	sp, #24
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d101      	bne.n	8008384 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e1d9      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008384:	4b9b      	ldr	r3, [pc, #620]	@ (80085f4 <HAL_RCC_ClockConfig+0x284>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f003 030f 	and.w	r3, r3, #15
 800838c:	683a      	ldr	r2, [r7, #0]
 800838e:	429a      	cmp	r2, r3
 8008390:	d910      	bls.n	80083b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008392:	4b98      	ldr	r3, [pc, #608]	@ (80085f4 <HAL_RCC_ClockConfig+0x284>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f023 020f 	bic.w	r2, r3, #15
 800839a:	4996      	ldr	r1, [pc, #600]	@ (80085f4 <HAL_RCC_ClockConfig+0x284>)
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	4313      	orrs	r3, r2
 80083a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083a2:	4b94      	ldr	r3, [pc, #592]	@ (80085f4 <HAL_RCC_ClockConfig+0x284>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f003 030f 	and.w	r3, r3, #15
 80083aa:	683a      	ldr	r2, [r7, #0]
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d001      	beq.n	80083b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e1c1      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f003 0310 	and.w	r3, r3, #16
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d010      	beq.n	80083e2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	695a      	ldr	r2, [r3, #20]
 80083c4:	4b8c      	ldr	r3, [pc, #560]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80083c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d908      	bls.n	80083e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80083d0:	4b89      	ldr	r3, [pc, #548]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80083d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	695b      	ldr	r3, [r3, #20]
 80083dc:	4986      	ldr	r1, [pc, #536]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80083de:	4313      	orrs	r3, r2
 80083e0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f003 0308 	and.w	r3, r3, #8
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d012      	beq.n	8008414 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	691a      	ldr	r2, [r3, #16]
 80083f2:	4b81      	ldr	r3, [pc, #516]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80083f4:	6a1b      	ldr	r3, [r3, #32]
 80083f6:	091b      	lsrs	r3, r3, #4
 80083f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d909      	bls.n	8008414 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008400:	4b7d      	ldr	r3, [pc, #500]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008402:	6a1b      	ldr	r3, [r3, #32]
 8008404:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	011b      	lsls	r3, r3, #4
 800840e:	497a      	ldr	r1, [pc, #488]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008410:	4313      	orrs	r3, r2
 8008412:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 0304 	and.w	r3, r3, #4
 800841c:	2b00      	cmp	r3, #0
 800841e:	d010      	beq.n	8008442 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	68da      	ldr	r2, [r3, #12]
 8008424:	4b74      	ldr	r3, [pc, #464]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008426:	6a1b      	ldr	r3, [r3, #32]
 8008428:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800842c:	429a      	cmp	r2, r3
 800842e:	d908      	bls.n	8008442 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008430:	4b71      	ldr	r3, [pc, #452]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	496e      	ldr	r1, [pc, #440]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 800843e:	4313      	orrs	r3, r2
 8008440:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0302 	and.w	r3, r3, #2
 800844a:	2b00      	cmp	r3, #0
 800844c:	d010      	beq.n	8008470 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	689a      	ldr	r2, [r3, #8]
 8008452:	4b69      	ldr	r3, [pc, #420]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008454:	6a1b      	ldr	r3, [r3, #32]
 8008456:	f003 030f 	and.w	r3, r3, #15
 800845a:	429a      	cmp	r2, r3
 800845c:	d908      	bls.n	8008470 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800845e:	4b66      	ldr	r3, [pc, #408]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008460:	6a1b      	ldr	r3, [r3, #32]
 8008462:	f023 020f 	bic.w	r2, r3, #15
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	4963      	ldr	r1, [pc, #396]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 800846c:	4313      	orrs	r3, r2
 800846e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f003 0301 	and.w	r3, r3, #1
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 80d2 	beq.w	8008622 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800847e:	2300      	movs	r3, #0
 8008480:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	2b03      	cmp	r3, #3
 8008488:	d143      	bne.n	8008512 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800848a:	4b5b      	ldr	r3, [pc, #364]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 800848c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008490:	f003 0304 	and.w	r3, r3, #4
 8008494:	2b00      	cmp	r3, #0
 8008496:	d110      	bne.n	80084ba <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008498:	4b57      	ldr	r3, [pc, #348]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 800849a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800849e:	4a56      	ldr	r2, [pc, #344]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80084a0:	f043 0304 	orr.w	r3, r3, #4
 80084a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80084a8:	4b53      	ldr	r3, [pc, #332]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80084aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084ae:	f003 0304 	and.w	r3, r3, #4
 80084b2:	60bb      	str	r3, [r7, #8]
 80084b4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80084b6:	2301      	movs	r3, #1
 80084b8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80084ba:	f7fa f899 	bl	80025f0 <HAL_GetTick>
 80084be:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80084c0:	4b4e      	ldr	r3, [pc, #312]	@ (80085fc <HAL_RCC_ClockConfig+0x28c>)
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00f      	beq.n	80084ec <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80084cc:	e008      	b.n	80084e0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80084ce:	f7fa f88f 	bl	80025f0 <HAL_GetTick>
 80084d2:	4602      	mov	r2, r0
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d901      	bls.n	80084e0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80084dc:	2303      	movs	r3, #3
 80084de:	e12b      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80084e0:	4b46      	ldr	r3, [pc, #280]	@ (80085fc <HAL_RCC_ClockConfig+0x28c>)
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d0f0      	beq.n	80084ce <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d107      	bne.n	8008502 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80084f2:	4b41      	ldr	r3, [pc, #260]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80084f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084f8:	4a3f      	ldr	r2, [pc, #252]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80084fa:	f023 0304 	bic.w	r3, r3, #4
 80084fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008502:	4b3d      	ldr	r3, [pc, #244]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800850a:	2b00      	cmp	r3, #0
 800850c:	d121      	bne.n	8008552 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800850e:	2301      	movs	r3, #1
 8008510:	e112      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	2b02      	cmp	r3, #2
 8008518:	d107      	bne.n	800852a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800851a:	4b37      	ldr	r3, [pc, #220]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008522:	2b00      	cmp	r3, #0
 8008524:	d115      	bne.n	8008552 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e106      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d107      	bne.n	8008542 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8008532:	4b31      	ldr	r3, [pc, #196]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f003 0304 	and.w	r3, r3, #4
 800853a:	2b00      	cmp	r3, #0
 800853c:	d109      	bne.n	8008552 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e0fa      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008542:	4b2d      	ldr	r3, [pc, #180]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e0f2      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8008552:	4b29      	ldr	r3, [pc, #164]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008554:	69db      	ldr	r3, [r3, #28]
 8008556:	f023 0203 	bic.w	r2, r3, #3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	4926      	ldr	r1, [pc, #152]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 8008560:	4313      	orrs	r3, r2
 8008562:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8008564:	f7fa f844 	bl	80025f0 <HAL_GetTick>
 8008568:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	2b03      	cmp	r3, #3
 8008570:	d112      	bne.n	8008598 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008572:	e00a      	b.n	800858a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008574:	f7fa f83c 	bl	80025f0 <HAL_GetTick>
 8008578:	4602      	mov	r2, r0
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008582:	4293      	cmp	r3, r2
 8008584:	d901      	bls.n	800858a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8008586:	2303      	movs	r3, #3
 8008588:	e0d6      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800858a:	4b1b      	ldr	r3, [pc, #108]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 800858c:	69db      	ldr	r3, [r3, #28]
 800858e:	f003 030c 	and.w	r3, r3, #12
 8008592:	2b0c      	cmp	r3, #12
 8008594:	d1ee      	bne.n	8008574 <HAL_RCC_ClockConfig+0x204>
 8008596:	e044      	b.n	8008622 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	2b02      	cmp	r3, #2
 800859e:	d112      	bne.n	80085c6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80085a0:	e00a      	b.n	80085b8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085a2:	f7fa f825 	bl	80025f0 <HAL_GetTick>
 80085a6:	4602      	mov	r2, r0
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	1ad3      	subs	r3, r2, r3
 80085ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d901      	bls.n	80085b8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80085b4:	2303      	movs	r3, #3
 80085b6:	e0bf      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80085b8:	4b0f      	ldr	r3, [pc, #60]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80085ba:	69db      	ldr	r3, [r3, #28]
 80085bc:	f003 030c 	and.w	r3, r3, #12
 80085c0:	2b08      	cmp	r3, #8
 80085c2:	d1ee      	bne.n	80085a2 <HAL_RCC_ClockConfig+0x232>
 80085c4:	e02d      	b.n	8008622 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d123      	bne.n	8008616 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80085ce:	e00a      	b.n	80085e6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085d0:	f7fa f80e 	bl	80025f0 <HAL_GetTick>
 80085d4:	4602      	mov	r2, r0
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	1ad3      	subs	r3, r2, r3
 80085da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085de:	4293      	cmp	r3, r2
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e0a8      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80085e6:	4b04      	ldr	r3, [pc, #16]	@ (80085f8 <HAL_RCC_ClockConfig+0x288>)
 80085e8:	69db      	ldr	r3, [r3, #28]
 80085ea:	f003 030c 	and.w	r3, r3, #12
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1ee      	bne.n	80085d0 <HAL_RCC_ClockConfig+0x260>
 80085f2:	e016      	b.n	8008622 <HAL_RCC_ClockConfig+0x2b2>
 80085f4:	40022000 	.word	0x40022000
 80085f8:	46020c00 	.word	0x46020c00
 80085fc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008600:	f7f9 fff6 	bl	80025f0 <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800860e:	4293      	cmp	r3, r2
 8008610:	d901      	bls.n	8008616 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e090      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008616:	4b4a      	ldr	r3, [pc, #296]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	f003 030c 	and.w	r3, r3, #12
 800861e:	2b04      	cmp	r3, #4
 8008620:	d1ee      	bne.n	8008600 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f003 0302 	and.w	r3, r3, #2
 800862a:	2b00      	cmp	r3, #0
 800862c:	d010      	beq.n	8008650 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	689a      	ldr	r2, [r3, #8]
 8008632:	4b43      	ldr	r3, [pc, #268]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 8008634:	6a1b      	ldr	r3, [r3, #32]
 8008636:	f003 030f 	and.w	r3, r3, #15
 800863a:	429a      	cmp	r2, r3
 800863c:	d208      	bcs.n	8008650 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800863e:	4b40      	ldr	r3, [pc, #256]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	f023 020f 	bic.w	r2, r3, #15
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	493d      	ldr	r1, [pc, #244]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 800864c:	4313      	orrs	r3, r2
 800864e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008650:	4b3c      	ldr	r3, [pc, #240]	@ (8008744 <HAL_RCC_ClockConfig+0x3d4>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f003 030f 	and.w	r3, r3, #15
 8008658:	683a      	ldr	r2, [r7, #0]
 800865a:	429a      	cmp	r2, r3
 800865c:	d210      	bcs.n	8008680 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800865e:	4b39      	ldr	r3, [pc, #228]	@ (8008744 <HAL_RCC_ClockConfig+0x3d4>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f023 020f 	bic.w	r2, r3, #15
 8008666:	4937      	ldr	r1, [pc, #220]	@ (8008744 <HAL_RCC_ClockConfig+0x3d4>)
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	4313      	orrs	r3, r2
 800866c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800866e:	4b35      	ldr	r3, [pc, #212]	@ (8008744 <HAL_RCC_ClockConfig+0x3d4>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 030f 	and.w	r3, r3, #15
 8008676:	683a      	ldr	r2, [r7, #0]
 8008678:	429a      	cmp	r2, r3
 800867a:	d001      	beq.n	8008680 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e05b      	b.n	8008738 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f003 0304 	and.w	r3, r3, #4
 8008688:	2b00      	cmp	r3, #0
 800868a:	d010      	beq.n	80086ae <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	68da      	ldr	r2, [r3, #12]
 8008690:	4b2b      	ldr	r3, [pc, #172]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 8008692:	6a1b      	ldr	r3, [r3, #32]
 8008694:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008698:	429a      	cmp	r2, r3
 800869a:	d208      	bcs.n	80086ae <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800869c:	4b28      	ldr	r3, [pc, #160]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 800869e:	6a1b      	ldr	r3, [r3, #32]
 80086a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	4925      	ldr	r1, [pc, #148]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f003 0308 	and.w	r3, r3, #8
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d012      	beq.n	80086e0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	691a      	ldr	r2, [r3, #16]
 80086be:	4b20      	ldr	r3, [pc, #128]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	091b      	lsrs	r3, r3, #4
 80086c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d209      	bcs.n	80086e0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80086cc:	4b1c      	ldr	r3, [pc, #112]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 80086ce:	6a1b      	ldr	r3, [r3, #32]
 80086d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	011b      	lsls	r3, r3, #4
 80086da:	4919      	ldr	r1, [pc, #100]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 80086dc:	4313      	orrs	r3, r2
 80086de:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0310 	and.w	r3, r3, #16
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d010      	beq.n	800870e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	695a      	ldr	r2, [r3, #20]
 80086f0:	4b13      	ldr	r3, [pc, #76]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 80086f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d208      	bcs.n	800870e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80086fc:	4b10      	ldr	r3, [pc, #64]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 80086fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008700:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	695b      	ldr	r3, [r3, #20]
 8008708:	490d      	ldr	r1, [pc, #52]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 800870a:	4313      	orrs	r3, r2
 800870c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800870e:	f000 f821 	bl	8008754 <HAL_RCC_GetSysClockFreq>
 8008712:	4602      	mov	r2, r0
 8008714:	4b0a      	ldr	r3, [pc, #40]	@ (8008740 <HAL_RCC_ClockConfig+0x3d0>)
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	f003 030f 	and.w	r3, r3, #15
 800871c:	490a      	ldr	r1, [pc, #40]	@ (8008748 <HAL_RCC_ClockConfig+0x3d8>)
 800871e:	5ccb      	ldrb	r3, [r1, r3]
 8008720:	fa22 f303 	lsr.w	r3, r2, r3
 8008724:	4a09      	ldr	r2, [pc, #36]	@ (800874c <HAL_RCC_ClockConfig+0x3dc>)
 8008726:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008728:	4b09      	ldr	r3, [pc, #36]	@ (8008750 <HAL_RCC_ClockConfig+0x3e0>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4618      	mov	r0, r3
 800872e:	f7f9 fed5 	bl	80024dc <HAL_InitTick>
 8008732:	4603      	mov	r3, r0
 8008734:	73fb      	strb	r3, [r7, #15]

  return status;
 8008736:	7bfb      	ldrb	r3, [r7, #15]
}
 8008738:	4618      	mov	r0, r3
 800873a:	3718      	adds	r7, #24
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	46020c00 	.word	0x46020c00
 8008744:	40022000 	.word	0x40022000
 8008748:	0800df90 	.word	0x0800df90
 800874c:	20000004 	.word	0x20000004
 8008750:	20000008 	.word	0x20000008

08008754 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008754:	b480      	push	{r7}
 8008756:	b08b      	sub	sp, #44	@ 0x2c
 8008758:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800875a:	2300      	movs	r3, #0
 800875c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800875e:	2300      	movs	r3, #0
 8008760:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008762:	4b78      	ldr	r3, [pc, #480]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008764:	69db      	ldr	r3, [r3, #28]
 8008766:	f003 030c 	and.w	r3, r3, #12
 800876a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800876c:	4b75      	ldr	r3, [pc, #468]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800876e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008770:	f003 0303 	and.w	r3, r3, #3
 8008774:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d005      	beq.n	8008788 <HAL_RCC_GetSysClockFreq+0x34>
 800877c:	69bb      	ldr	r3, [r7, #24]
 800877e:	2b0c      	cmp	r3, #12
 8008780:	d121      	bne.n	80087c6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d11e      	bne.n	80087c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8008788:	4b6e      	ldr	r3, [pc, #440]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d107      	bne.n	80087a4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8008794:	4b6b      	ldr	r3, [pc, #428]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008796:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800879a:	0b1b      	lsrs	r3, r3, #12
 800879c:	f003 030f 	and.w	r3, r3, #15
 80087a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80087a2:	e005      	b.n	80087b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80087a4:	4b67      	ldr	r3, [pc, #412]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	0f1b      	lsrs	r3, r3, #28
 80087aa:	f003 030f 	and.w	r3, r3, #15
 80087ae:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80087b0:	4a65      	ldr	r2, [pc, #404]	@ (8008948 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80087b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087b8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80087ba:	69bb      	ldr	r3, [r7, #24]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d110      	bne.n	80087e2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80087c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80087c4:	e00d      	b.n	80087e2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80087c6:	4b5f      	ldr	r3, [pc, #380]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	f003 030c 	and.w	r3, r3, #12
 80087ce:	2b04      	cmp	r3, #4
 80087d0:	d102      	bne.n	80087d8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80087d2:	4b5e      	ldr	r3, [pc, #376]	@ (800894c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80087d4:	623b      	str	r3, [r7, #32]
 80087d6:	e004      	b.n	80087e2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80087d8:	69bb      	ldr	r3, [r7, #24]
 80087da:	2b08      	cmp	r3, #8
 80087dc:	d101      	bne.n	80087e2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80087de:	4b5c      	ldr	r3, [pc, #368]	@ (8008950 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80087e0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	2b0c      	cmp	r3, #12
 80087e6:	f040 80a5 	bne.w	8008934 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80087ea:	4b56      	ldr	r3, [pc, #344]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80087ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ee:	f003 0303 	and.w	r3, r3, #3
 80087f2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80087f4:	4b53      	ldr	r3, [pc, #332]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80087f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087f8:	0a1b      	lsrs	r3, r3, #8
 80087fa:	f003 030f 	and.w	r3, r3, #15
 80087fe:	3301      	adds	r3, #1
 8008800:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008802:	4b50      	ldr	r3, [pc, #320]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008806:	091b      	lsrs	r3, r3, #4
 8008808:	f003 0301 	and.w	r3, r3, #1
 800880c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800880e:	4b4d      	ldr	r3, [pc, #308]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008812:	08db      	lsrs	r3, r3, #3
 8008814:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008818:	68ba      	ldr	r2, [r7, #8]
 800881a:	fb02 f303 	mul.w	r3, r2, r3
 800881e:	ee07 3a90 	vmov	s15, r3
 8008822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008826:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	2b02      	cmp	r3, #2
 800882e:	d003      	beq.n	8008838 <HAL_RCC_GetSysClockFreq+0xe4>
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	2b03      	cmp	r3, #3
 8008834:	d022      	beq.n	800887c <HAL_RCC_GetSysClockFreq+0x128>
 8008836:	e043      	b.n	80088c0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	ee07 3a90 	vmov	s15, r3
 800883e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008842:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8008954 <HAL_RCC_GetSysClockFreq+0x200>
 8008846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800884a:	4b3e      	ldr	r3, [pc, #248]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800884c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800884e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008852:	ee07 3a90 	vmov	s15, r3
 8008856:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800885a:	ed97 6a01 	vldr	s12, [r7, #4]
 800885e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8008958 <HAL_RCC_GetSysClockFreq+0x204>
 8008862:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008866:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800886a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800886e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008876:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800887a:	e046      	b.n	800890a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	ee07 3a90 	vmov	s15, r3
 8008882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008886:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800895c <HAL_RCC_GetSysClockFreq+0x208>
 800888a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800888e:	4b2d      	ldr	r3, [pc, #180]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008896:	ee07 3a90 	vmov	s15, r3
 800889a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800889e:	ed97 6a01 	vldr	s12, [r7, #4]
 80088a2:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8008958 <HAL_RCC_GetSysClockFreq+0x204>
 80088a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80088aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80088ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80088b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80088be:	e024      	b.n	800890a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80088c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c2:	ee07 3a90 	vmov	s15, r3
 80088c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	ee07 3a90 	vmov	s15, r3
 80088d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80088da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088e0:	ee07 3a90 	vmov	s15, r3
 80088e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80088e8:	ed97 6a01 	vldr	s12, [r7, #4]
 80088ec:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8008958 <HAL_RCC_GetSysClockFreq+0x204>
 80088f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80088f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80088f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008900:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008904:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008908:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800890a:	4b0e      	ldr	r3, [pc, #56]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800890c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800890e:	0e1b      	lsrs	r3, r3, #24
 8008910:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008914:	3301      	adds	r3, #1
 8008916:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	ee07 3a90 	vmov	s15, r3
 800891e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008922:	edd7 6a07 	vldr	s13, [r7, #28]
 8008926:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800892a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800892e:	ee17 3a90 	vmov	r3, s15
 8008932:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8008934:	6a3b      	ldr	r3, [r7, #32]
}
 8008936:	4618      	mov	r0, r3
 8008938:	372c      	adds	r7, #44	@ 0x2c
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop
 8008944:	46020c00 	.word	0x46020c00
 8008948:	0800dfa0 	.word	0x0800dfa0
 800894c:	00f42400 	.word	0x00f42400
 8008950:	00b71b00 	.word	0x00b71b00
 8008954:	4b742400 	.word	0x4b742400
 8008958:	46000000 	.word	0x46000000
 800895c:	4b371b00 	.word	0x4b371b00

08008960 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008964:	f7ff fef6 	bl	8008754 <HAL_RCC_GetSysClockFreq>
 8008968:	4602      	mov	r2, r0
 800896a:	4b07      	ldr	r3, [pc, #28]	@ (8008988 <HAL_RCC_GetHCLKFreq+0x28>)
 800896c:	6a1b      	ldr	r3, [r3, #32]
 800896e:	f003 030f 	and.w	r3, r3, #15
 8008972:	4906      	ldr	r1, [pc, #24]	@ (800898c <HAL_RCC_GetHCLKFreq+0x2c>)
 8008974:	5ccb      	ldrb	r3, [r1, r3]
 8008976:	fa22 f303 	lsr.w	r3, r2, r3
 800897a:	4a05      	ldr	r2, [pc, #20]	@ (8008990 <HAL_RCC_GetHCLKFreq+0x30>)
 800897c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800897e:	4b04      	ldr	r3, [pc, #16]	@ (8008990 <HAL_RCC_GetHCLKFreq+0x30>)
 8008980:	681b      	ldr	r3, [r3, #0]
}
 8008982:	4618      	mov	r0, r3
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	46020c00 	.word	0x46020c00
 800898c:	0800df90 	.word	0x0800df90
 8008990:	20000004 	.word	0x20000004

08008994 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800899c:	4b3e      	ldr	r3, [pc, #248]	@ (8008a98 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800899e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089a2:	f003 0304 	and.w	r3, r3, #4
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80089aa:	f7fe fde7 	bl	800757c <HAL_PWREx_GetVoltageRange>
 80089ae:	6178      	str	r0, [r7, #20]
 80089b0:	e019      	b.n	80089e6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80089b2:	4b39      	ldr	r3, [pc, #228]	@ (8008a98 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80089b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089b8:	4a37      	ldr	r2, [pc, #220]	@ (8008a98 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80089ba:	f043 0304 	orr.w	r3, r3, #4
 80089be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80089c2:	4b35      	ldr	r3, [pc, #212]	@ (8008a98 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80089c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089c8:	f003 0304 	and.w	r3, r3, #4
 80089cc:	60fb      	str	r3, [r7, #12]
 80089ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80089d0:	f7fe fdd4 	bl	800757c <HAL_PWREx_GetVoltageRange>
 80089d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80089d6:	4b30      	ldr	r3, [pc, #192]	@ (8008a98 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80089d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089dc:	4a2e      	ldr	r2, [pc, #184]	@ (8008a98 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80089de:	f023 0304 	bic.w	r3, r3, #4
 80089e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089ec:	d003      	beq.n	80089f6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089f4:	d109      	bne.n	8008a0a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089fc:	d202      	bcs.n	8008a04 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80089fe:	2301      	movs	r3, #1
 8008a00:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008a02:	e033      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8008a04:	2300      	movs	r3, #0
 8008a06:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008a08:	e030      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a10:	d208      	bcs.n	8008a24 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a18:	d102      	bne.n	8008a20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8008a1a:	2303      	movs	r3, #3
 8008a1c:	613b      	str	r3, [r7, #16]
 8008a1e:	e025      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e035      	b.n	8008a90 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a2a:	d90f      	bls.n	8008a4c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d109      	bne.n	8008a46 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008a38:	d902      	bls.n	8008a40 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	613b      	str	r3, [r7, #16]
 8008a3e:	e015      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8008a40:	2301      	movs	r3, #1
 8008a42:	613b      	str	r3, [r7, #16]
 8008a44:	e012      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8008a46:	2300      	movs	r3, #0
 8008a48:	613b      	str	r3, [r7, #16]
 8008a4a:	e00f      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a52:	d109      	bne.n	8008a68 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a5a:	d102      	bne.n	8008a62 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	613b      	str	r3, [r7, #16]
 8008a60:	e004      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8008a62:	2302      	movs	r3, #2
 8008a64:	613b      	str	r3, [r7, #16]
 8008a66:	e001      	b.n	8008a6c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8008a68:	2301      	movs	r3, #1
 8008a6a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8008a9c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f023 020f 	bic.w	r2, r3, #15
 8008a74:	4909      	ldr	r1, [pc, #36]	@ (8008a9c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8008a7c:	4b07      	ldr	r3, [pc, #28]	@ (8008a9c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f003 030f 	and.w	r3, r3, #15
 8008a84:	693a      	ldr	r2, [r7, #16]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d001      	beq.n	8008a8e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e000      	b.n	8008a90 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3718      	adds	r7, #24
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	46020c00 	.word	0x46020c00
 8008a9c:	40022000 	.word	0x40022000

08008aa0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008aa4:	b0b8      	sub	sp, #224	@ 0xe0
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008aac:	2300      	movs	r3, #0
 8008aae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008ab8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac0:	f002 0401 	and.w	r4, r2, #1
 8008ac4:	2500      	movs	r5, #0
 8008ac6:	ea54 0305 	orrs.w	r3, r4, r5
 8008aca:	d00b      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008acc:	4bca      	ldr	r3, [pc, #808]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ad2:	f023 0103 	bic.w	r1, r3, #3
 8008ad6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008adc:	4ac6      	ldr	r2, [pc, #792]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008ade:	430b      	orrs	r3, r1
 8008ae0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008ae4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aec:	f002 0802 	and.w	r8, r2, #2
 8008af0:	f04f 0900 	mov.w	r9, #0
 8008af4:	ea58 0309 	orrs.w	r3, r8, r9
 8008af8:	d00b      	beq.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8008afa:	4bbf      	ldr	r3, [pc, #764]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008afc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b00:	f023 010c 	bic.w	r1, r3, #12
 8008b04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b0a:	4abb      	ldr	r2, [pc, #748]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008b0c:	430b      	orrs	r3, r1
 8008b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008b12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1a:	f002 0a04 	and.w	sl, r2, #4
 8008b1e:	f04f 0b00 	mov.w	fp, #0
 8008b22:	ea5a 030b 	orrs.w	r3, sl, fp
 8008b26:	d00b      	beq.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8008b28:	4bb3      	ldr	r3, [pc, #716]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008b2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b2e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008b32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b38:	4aaf      	ldr	r2, [pc, #700]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008b3a:	430b      	orrs	r3, r1
 8008b3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008b40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b48:	f002 0308 	and.w	r3, r2, #8
 8008b4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b50:	2300      	movs	r3, #0
 8008b52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b56:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008b5a:	460b      	mov	r3, r1
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	d00b      	beq.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008b60:	4ba5      	ldr	r3, [pc, #660]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008b62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008b6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b70:	4aa1      	ldr	r2, [pc, #644]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008b72:	430b      	orrs	r3, r1
 8008b74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008b78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b80:	f002 0310 	and.w	r3, r2, #16
 8008b84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b88:	2300      	movs	r3, #0
 8008b8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008b8e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008b92:	460b      	mov	r3, r1
 8008b94:	4313      	orrs	r3, r2
 8008b96:	d00b      	beq.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8008b98:	4b97      	ldr	r3, [pc, #604]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b9e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008ba2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ba8:	4a93      	ldr	r2, [pc, #588]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008baa:	430b      	orrs	r3, r1
 8008bac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008bb0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb8:	f002 0320 	and.w	r3, r2, #32
 8008bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bc6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008bca:	460b      	mov	r3, r1
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	d00b      	beq.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8008bd0:	4b89      	ldr	r3, [pc, #548]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008bd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008bd6:	f023 0107 	bic.w	r1, r3, #7
 8008bda:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008be0:	4a85      	ldr	r2, [pc, #532]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008be2:	430b      	orrs	r3, r1
 8008be4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008be8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008bfe:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008c02:	460b      	mov	r3, r1
 8008c04:	4313      	orrs	r3, r2
 8008c06:	d00b      	beq.n	8008c20 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008c08:	4b7b      	ldr	r3, [pc, #492]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c0e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008c12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008c16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c18:	4a77      	ldr	r2, [pc, #476]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008c1a:	430b      	orrs	r3, r1
 8008c1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008c20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c28:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008c2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008c30:	2300      	movs	r3, #0
 8008c32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008c36:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	d00b      	beq.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008c40:	4b6d      	ldr	r3, [pc, #436]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008c4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c50:	4a69      	ldr	r2, [pc, #420]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008c52:	430b      	orrs	r3, r1
 8008c54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008c58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c60:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8008c64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008c68:	2300      	movs	r3, #0
 8008c6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c6e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008c72:	460b      	mov	r3, r1
 8008c74:	4313      	orrs	r3, r2
 8008c76:	d00b      	beq.n	8008c90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8008c78:	4b5f      	ldr	r3, [pc, #380]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008c7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c7e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008c82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c88:	4a5b      	ldr	r2, [pc, #364]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008c8a:	430b      	orrs	r3, r1
 8008c8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008c90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c98:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008c9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008ca6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008caa:	460b      	mov	r3, r1
 8008cac:	4313      	orrs	r3, r2
 8008cae:	d00b      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8008cb0:	4b51      	ldr	r3, [pc, #324]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008cb6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8008cba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cc0:	4a4d      	ldr	r2, [pc, #308]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008cc2:	430b      	orrs	r3, r1
 8008cc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008cc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8008cd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008cd8:	2300      	movs	r3, #0
 8008cda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008cde:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	d00b      	beq.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8008ce8:	4b43      	ldr	r3, [pc, #268]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008cea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008cee:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008cf2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008cf6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008cf8:	4a3f      	ldr	r2, [pc, #252]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008cfa:	430b      	orrs	r3, r1
 8008cfc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008d00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d08:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008d0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d10:	2300      	movs	r3, #0
 8008d12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d16:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	d00b      	beq.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008d20:	4b35      	ldr	r3, [pc, #212]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d26:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8008d2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008d2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d30:	4a31      	ldr	r2, [pc, #196]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008d32:	430b      	orrs	r3, r1
 8008d34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8008d38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d40:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008d44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d46:	2300      	movs	r3, #0
 8008d48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d4a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4313      	orrs	r3, r2
 8008d52:	d00c      	beq.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8008d54:	4b28      	ldr	r3, [pc, #160]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008d56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d5a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008d5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d66:	4a24      	ldr	r2, [pc, #144]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008d68:	430b      	orrs	r3, r1
 8008d6a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008d6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d76:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008d7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008d80:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008d84:	460b      	mov	r3, r1
 8008d86:	4313      	orrs	r3, r2
 8008d88:	d04f      	beq.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8008d8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d92:	2b80      	cmp	r3, #128	@ 0x80
 8008d94:	d02d      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8008d96:	2b80      	cmp	r3, #128	@ 0x80
 8008d98:	d827      	bhi.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008d9a:	2b60      	cmp	r3, #96	@ 0x60
 8008d9c:	d02e      	beq.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008d9e:	2b60      	cmp	r3, #96	@ 0x60
 8008da0:	d823      	bhi.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008da2:	2b40      	cmp	r3, #64	@ 0x40
 8008da4:	d006      	beq.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8008da6:	2b40      	cmp	r3, #64	@ 0x40
 8008da8:	d81f      	bhi.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d009      	beq.n	8008dc2 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8008dae:	2b20      	cmp	r3, #32
 8008db0:	d011      	beq.n	8008dd6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8008db2:	e01a      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008db4:	4b10      	ldr	r3, [pc, #64]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008db8:	4a0f      	ldr	r2, [pc, #60]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008dbe:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008dc0:	e01d      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008dc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008dc6:	3308      	adds	r3, #8
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f000 fc0d 	bl	80095e8 <RCCEx_PLL2_Config>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008dd4:	e013      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008dd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008dda:	332c      	adds	r3, #44	@ 0x2c
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f000 fc9b 	bl	8009718 <RCCEx_PLL3_Config>
 8008de2:	4603      	mov	r3, r0
 8008de4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008de8:	e009      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008df0:	e005      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8008df2:	bf00      	nop
 8008df4:	e003      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8008df6:	bf00      	nop
 8008df8:	46020c00 	.word	0x46020c00
        break;
 8008dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dfe:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d10d      	bne.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8008e06:	4bb6      	ldr	r3, [pc, #728]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008e08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e0c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8008e10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e18:	4ab1      	ldr	r2, [pc, #708]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008e1a:	430b      	orrs	r3, r1
 8008e1c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008e20:	e003      	b.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e22:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008e26:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008e2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e32:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008e36:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e38:	2300      	movs	r3, #0
 8008e3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e3c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008e40:	460b      	mov	r3, r1
 8008e42:	4313      	orrs	r3, r2
 8008e44:	d053      	beq.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8008e46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e52:	d033      	beq.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e58:	d82c      	bhi.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8008e5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e5e:	d02f      	beq.n	8008ec0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008e60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e64:	d826      	bhi.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8008e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e6a:	d008      	beq.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8008e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e70:	d820      	bhi.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00a      	beq.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8008e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e7a:	d011      	beq.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8008e7c:	e01a      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008e7e:	4b98      	ldr	r3, [pc, #608]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e82:	4a97      	ldr	r2, [pc, #604]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e88:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008e8a:	e01a      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008e8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e90:	3308      	adds	r3, #8
 8008e92:	4618      	mov	r0, r3
 8008e94:	f000 fba8 	bl	80095e8 <RCCEx_PLL2_Config>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008e9e:	e010      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008ea0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ea4:	332c      	adds	r3, #44	@ 0x2c
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f000 fc36 	bl	8009718 <RCCEx_PLL3_Config>
 8008eac:	4603      	mov	r3, r0
 8008eae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008eb2:	e006      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008eba:	e002      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8008ebc:	bf00      	nop
 8008ebe:	e000      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8008ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ec2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10d      	bne.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8008eca:	4b85      	ldr	r3, [pc, #532]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008ecc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ed0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8008ed4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008edc:	4a80      	ldr	r2, [pc, #512]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008ede:	430b      	orrs	r3, r1
 8008ee0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008ee4:	e003      	b.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ee6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008eea:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008eee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008efa:	663b      	str	r3, [r7, #96]	@ 0x60
 8008efc:	2300      	movs	r3, #0
 8008efe:	667b      	str	r3, [r7, #100]	@ 0x64
 8008f00:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008f04:	460b      	mov	r3, r1
 8008f06:	4313      	orrs	r3, r2
 8008f08:	d046      	beq.n	8008f98 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8008f0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008f12:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008f16:	d028      	beq.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008f18:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008f1c:	d821      	bhi.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008f1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f22:	d022      	beq.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008f24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f28:	d81b      	bhi.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008f2a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f2e:	d01c      	beq.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008f30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f34:	d815      	bhi.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008f36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f3a:	d008      	beq.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8008f3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f40:	d80f      	bhi.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d011      	beq.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008f46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f4a:	d00e      	beq.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008f4c:	e009      	b.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008f4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f52:	3308      	adds	r3, #8
 8008f54:	4618      	mov	r0, r3
 8008f56:	f000 fb47 	bl	80095e8 <RCCEx_PLL2_Config>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008f60:	e004      	b.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008f68:	e000      	b.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8008f6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f6c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d10d      	bne.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008f74:	4b5a      	ldr	r3, [pc, #360]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008f76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f7a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008f7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008f86:	4a56      	ldr	r2, [pc, #344]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008f88:	430b      	orrs	r3, r1
 8008f8a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008f8e:	e003      	b.n	8008f98 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f90:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008f94:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8008f98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008fa4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008faa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008fae:	460b      	mov	r3, r1
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	d03f      	beq.n	8009034 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8008fb4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fbc:	2b04      	cmp	r3, #4
 8008fbe:	d81e      	bhi.n	8008ffe <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8008fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8008fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc6:	bf00      	nop
 8008fc8:	08009007 	.word	0x08009007
 8008fcc:	08008fdd 	.word	0x08008fdd
 8008fd0:	08008feb 	.word	0x08008feb
 8008fd4:	08009007 	.word	0x08009007
 8008fd8:	08009007 	.word	0x08009007
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008fdc:	4b40      	ldr	r3, [pc, #256]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe0:	4a3f      	ldr	r2, [pc, #252]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008fe2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fe6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008fe8:	e00e      	b.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008fea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008fee:	332c      	adds	r3, #44	@ 0x2c
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f000 fb91 	bl	8009718 <RCCEx_PLL3_Config>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008ffc:	e004      	b.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008ffe:	2301      	movs	r3, #1
 8009000:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009004:	e000      	b.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8009006:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009008:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800900c:	2b00      	cmp	r3, #0
 800900e:	d10d      	bne.n	800902c <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8009010:	4b33      	ldr	r3, [pc, #204]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009012:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009016:	f023 0107 	bic.w	r1, r3, #7
 800901a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800901e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009022:	4a2f      	ldr	r2, [pc, #188]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009024:	430b      	orrs	r3, r1
 8009026:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800902a:	e003      	b.n	8009034 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800902c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009030:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8009034:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009040:	653b      	str	r3, [r7, #80]	@ 0x50
 8009042:	2300      	movs	r3, #0
 8009044:	657b      	str	r3, [r7, #84]	@ 0x54
 8009046:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800904a:	460b      	mov	r3, r1
 800904c:	4313      	orrs	r3, r2
 800904e:	d04d      	beq.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8009050:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009058:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800905c:	d028      	beq.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x610>
 800905e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009062:	d821      	bhi.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009064:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009068:	d024      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800906a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800906e:	d81b      	bhi.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009074:	d00e      	beq.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8009076:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800907a:	d815      	bhi.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800907c:	2b00      	cmp	r3, #0
 800907e:	d01b      	beq.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8009080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009084:	d110      	bne.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009086:	4b16      	ldr	r3, [pc, #88]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800908a:	4a15      	ldr	r2, [pc, #84]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800908c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009090:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009092:	e012      	b.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009094:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009098:	332c      	adds	r3, #44	@ 0x2c
 800909a:	4618      	mov	r0, r3
 800909c:	f000 fb3c 	bl	8009718 <RCCEx_PLL3_Config>
 80090a0:	4603      	mov	r3, r0
 80090a2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80090a6:	e008      	b.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80090ae:	e004      	b.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80090b0:	bf00      	nop
 80090b2:	e002      	b.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80090b4:	bf00      	nop
 80090b6:	e000      	b.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80090b8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80090ba:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d110      	bne.n	80090e4 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80090c2:	4b07      	ldr	r3, [pc, #28]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80090c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80090cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090d4:	4a02      	ldr	r2, [pc, #8]	@ (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80090d6:	430b      	orrs	r3, r1
 80090d8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80090dc:	e006      	b.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80090de:	bf00      	nop
 80090e0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090e4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80090e8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80090ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80090f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090fa:	2300      	movs	r3, #0
 80090fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090fe:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009102:	460b      	mov	r3, r1
 8009104:	4313      	orrs	r3, r2
 8009106:	f000 80b5 	beq.w	8009274 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800910a:	2300      	movs	r3, #0
 800910c:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009110:	4b9d      	ldr	r3, [pc, #628]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009116:	f003 0304 	and.w	r3, r3, #4
 800911a:	2b00      	cmp	r3, #0
 800911c:	d113      	bne.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800911e:	4b9a      	ldr	r3, [pc, #616]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009120:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009124:	4a98      	ldr	r2, [pc, #608]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009126:	f043 0304 	orr.w	r3, r3, #4
 800912a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800912e:	4b96      	ldr	r3, [pc, #600]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009134:	f003 0304 	and.w	r3, r3, #4
 8009138:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800913c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8009140:	2301      	movs	r3, #1
 8009142:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8009146:	4b91      	ldr	r3, [pc, #580]	@ (800938c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800914a:	4a90      	ldr	r2, [pc, #576]	@ (800938c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800914c:	f043 0301 	orr.w	r3, r3, #1
 8009150:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009152:	f7f9 fa4d 	bl	80025f0 <HAL_GetTick>
 8009156:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800915a:	e00b      	b.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800915c:	f7f9 fa48 	bl	80025f0 <HAL_GetTick>
 8009160:	4602      	mov	r2, r0
 8009162:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009166:	1ad3      	subs	r3, r2, r3
 8009168:	2b02      	cmp	r3, #2
 800916a:	d903      	bls.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 800916c:	2303      	movs	r3, #3
 800916e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009172:	e005      	b.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009174:	4b85      	ldr	r3, [pc, #532]	@ (800938c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009178:	f003 0301 	and.w	r3, r3, #1
 800917c:	2b00      	cmp	r3, #0
 800917e:	d0ed      	beq.n	800915c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8009180:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009184:	2b00      	cmp	r3, #0
 8009186:	d165      	bne.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009188:	4b7f      	ldr	r3, [pc, #508]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800918a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800918e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009192:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8009196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800919a:	2b00      	cmp	r3, #0
 800919c:	d023      	beq.n	80091e6 <HAL_RCCEx_PeriphCLKConfig+0x746>
 800919e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80091a2:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80091a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d01b      	beq.n	80091e6 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80091ae:	4b76      	ldr	r3, [pc, #472]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80091b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80091bc:	4b72      	ldr	r3, [pc, #456]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80091be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091c2:	4a71      	ldr	r2, [pc, #452]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80091c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80091c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80091cc:	4b6e      	ldr	r3, [pc, #440]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80091ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091d2:	4a6d      	ldr	r2, [pc, #436]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80091d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80091dc:	4a6a      	ldr	r2, [pc, #424]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80091de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80091e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091ea:	f003 0301 	and.w	r3, r3, #1
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d019      	beq.n	8009226 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091f2:	f7f9 f9fd 	bl	80025f0 <HAL_GetTick>
 80091f6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091fa:	e00d      	b.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091fc:	f7f9 f9f8 	bl	80025f0 <HAL_GetTick>
 8009200:	4602      	mov	r2, r0
 8009202:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009206:	1ad2      	subs	r2, r2, r3
 8009208:	f241 3388 	movw	r3, #5000	@ 0x1388
 800920c:	429a      	cmp	r2, r3
 800920e:	d903      	bls.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8009210:	2303      	movs	r3, #3
 8009212:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8009216:	e006      	b.n	8009226 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009218:	4b5b      	ldr	r3, [pc, #364]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800921a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800921e:	f003 0302 	and.w	r3, r3, #2
 8009222:	2b00      	cmp	r3, #0
 8009224:	d0ea      	beq.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8009226:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800922a:	2b00      	cmp	r3, #0
 800922c:	d10d      	bne.n	800924a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800922e:	4b56      	ldr	r3, [pc, #344]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009230:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009234:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009238:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800923c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009240:	4a51      	ldr	r2, [pc, #324]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009242:	430b      	orrs	r3, r1
 8009244:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009248:	e008      	b.n	800925c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800924a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800924e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8009252:	e003      	b.n	800925c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009254:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009258:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800925c:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8009260:	2b01      	cmp	r3, #1
 8009262:	d107      	bne.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009264:	4b48      	ldr	r3, [pc, #288]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800926a:	4a47      	ldr	r2, [pc, #284]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800926c:	f023 0304 	bic.w	r3, r3, #4
 8009270:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8009274:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009280:	643b      	str	r3, [r7, #64]	@ 0x40
 8009282:	2300      	movs	r3, #0
 8009284:	647b      	str	r3, [r7, #68]	@ 0x44
 8009286:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800928a:	460b      	mov	r3, r1
 800928c:	4313      	orrs	r3, r2
 800928e:	d042      	beq.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8009290:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009294:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009298:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800929c:	d022      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x844>
 800929e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80092a2:	d81b      	bhi.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80092a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092a8:	d011      	beq.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x82e>
 80092aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092ae:	d815      	bhi.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d019      	beq.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0x848>
 80092b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80092b8:	d110      	bne.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80092ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80092be:	3308      	adds	r3, #8
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 f991 	bl	80095e8 <RCCEx_PLL2_Config>
 80092c6:	4603      	mov	r3, r0
 80092c8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80092cc:	e00d      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092ce:	4b2e      	ldr	r3, [pc, #184]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80092d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d2:	4a2d      	ldr	r2, [pc, #180]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80092d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80092d8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80092da:	e006      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80092e2:	e002      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80092e4:	bf00      	nop
 80092e6:	e000      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80092e8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80092ea:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d10d      	bne.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80092f2:	4b25      	ldr	r3, [pc, #148]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80092f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80092f8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80092fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009300:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009304:	4a20      	ldr	r2, [pc, #128]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009306:	430b      	orrs	r3, r1
 8009308:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800930c:	e003      	b.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800930e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009312:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009316:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800931a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009322:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009324:	2300      	movs	r3, #0
 8009326:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009328:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800932c:	460b      	mov	r3, r1
 800932e:	4313      	orrs	r3, r2
 8009330:	d032      	beq.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8009332:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009336:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800933a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800933e:	d00b      	beq.n	8009358 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8009340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009344:	d804      	bhi.n	8009350 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8009346:	2b00      	cmp	r3, #0
 8009348:	d008      	beq.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800934a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800934e:	d007      	beq.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8009350:	2301      	movs	r3, #1
 8009352:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009356:	e004      	b.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8009358:	bf00      	nop
 800935a:	e002      	b.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 800935c:	bf00      	nop
 800935e:	e000      	b.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8009360:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009362:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009366:	2b00      	cmp	r3, #0
 8009368:	d112      	bne.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800936a:	4b07      	ldr	r3, [pc, #28]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800936c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009370:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009374:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009378:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800937c:	4a02      	ldr	r2, [pc, #8]	@ (8009388 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800937e:	430b      	orrs	r3, r1
 8009380:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009384:	e008      	b.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8009386:	bf00      	nop
 8009388:	46020c00 	.word	0x46020c00
 800938c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009390:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009394:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8009398:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800939c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80093a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80093a6:	2300      	movs	r3, #0
 80093a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80093aa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80093ae:	460b      	mov	r3, r1
 80093b0:	4313      	orrs	r3, r2
 80093b2:	d019      	beq.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80093b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80093bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093c0:	d105      	bne.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80093c2:	4b88      	ldr	r3, [pc, #544]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80093c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093c6:	4a87      	ldr	r2, [pc, #540]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80093c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093cc:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80093ce:	4b85      	ldr	r3, [pc, #532]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80093d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80093d4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80093d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80093e0:	4a80      	ldr	r2, [pc, #512]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80093e2:	430b      	orrs	r3, r1
 80093e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80093e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80093f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093f6:	2300      	movs	r3, #0
 80093f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80093fa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80093fe:	460b      	mov	r3, r1
 8009400:	4313      	orrs	r3, r2
 8009402:	d00c      	beq.n	800941e <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8009404:	4b77      	ldr	r3, [pc, #476]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800940a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800940e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009412:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009416:	4973      	ldr	r1, [pc, #460]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009418:	4313      	orrs	r3, r2
 800941a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800941e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009426:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800942a:	623b      	str	r3, [r7, #32]
 800942c:	2300      	movs	r3, #0
 800942e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009430:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009434:	460b      	mov	r3, r1
 8009436:	4313      	orrs	r3, r2
 8009438:	d00c      	beq.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800943a:	4b6a      	ldr	r3, [pc, #424]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800943c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009440:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009444:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009448:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800944c:	4965      	ldr	r1, [pc, #404]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800944e:	4313      	orrs	r3, r2
 8009450:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009454:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009460:	61bb      	str	r3, [r7, #24]
 8009462:	2300      	movs	r3, #0
 8009464:	61fb      	str	r3, [r7, #28]
 8009466:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800946a:	460b      	mov	r3, r1
 800946c:	4313      	orrs	r3, r2
 800946e:	d00c      	beq.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8009470:	4b5c      	ldr	r3, [pc, #368]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009476:	f023 0218 	bic.w	r2, r3, #24
 800947a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800947e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009482:	4958      	ldr	r1, [pc, #352]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009484:	4313      	orrs	r3, r2
 8009486:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800948a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8009496:	613b      	str	r3, [r7, #16]
 8009498:	2300      	movs	r3, #0
 800949a:	617b      	str	r3, [r7, #20]
 800949c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80094a0:	460b      	mov	r3, r1
 80094a2:	4313      	orrs	r3, r2
 80094a4:	d032      	beq.n	800950c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80094a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80094ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80094b2:	d105      	bne.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094b4:	4b4b      	ldr	r3, [pc, #300]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80094b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b8:	4a4a      	ldr	r2, [pc, #296]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80094ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094be:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80094c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094c4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80094c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80094cc:	d108      	bne.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80094ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094d2:	3308      	adds	r3, #8
 80094d4:	4618      	mov	r0, r3
 80094d6:	f000 f887 	bl	80095e8 <RCCEx_PLL2_Config>
 80094da:	4603      	mov	r3, r0
 80094dc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 80094e0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10d      	bne.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80094e8:	4b3e      	ldr	r3, [pc, #248]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80094ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80094ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80094f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80094fa:	493a      	ldr	r1, [pc, #232]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80094fc:	4313      	orrs	r3, r2
 80094fe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009502:	e003      	b.n	800950c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009504:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009508:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800950c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009514:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8009518:	60bb      	str	r3, [r7, #8]
 800951a:	2300      	movs	r3, #0
 800951c:	60fb      	str	r3, [r7, #12]
 800951e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009522:	460b      	mov	r3, r1
 8009524:	4313      	orrs	r3, r2
 8009526:	d03a      	beq.n	800959e <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8009528:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800952c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009530:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009534:	d00e      	beq.n	8009554 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8009536:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800953a:	d815      	bhi.n	8009568 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 800953c:	2b00      	cmp	r3, #0
 800953e:	d017      	beq.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8009540:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009544:	d110      	bne.n	8009568 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009546:	4b27      	ldr	r3, [pc, #156]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800954a:	4a26      	ldr	r2, [pc, #152]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800954c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009550:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009552:	e00e      	b.n	8009572 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009554:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009558:	3308      	adds	r3, #8
 800955a:	4618      	mov	r0, r3
 800955c:	f000 f844 	bl	80095e8 <RCCEx_PLL2_Config>
 8009560:	4603      	mov	r3, r0
 8009562:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009566:	e004      	b.n	8009572 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800956e:	e000      	b.n	8009572 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8009570:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009572:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009576:	2b00      	cmp	r3, #0
 8009578:	d10d      	bne.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800957a:	4b1a      	ldr	r3, [pc, #104]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800957c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009580:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009584:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009588:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800958c:	4915      	ldr	r1, [pc, #84]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800958e:	4313      	orrs	r3, r2
 8009590:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8009594:	e003      	b.n	800959e <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009596:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800959a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800959e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80095a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a6:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80095aa:	603b      	str	r3, [r7, #0]
 80095ac:	2300      	movs	r3, #0
 80095ae:	607b      	str	r3, [r7, #4]
 80095b0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80095b4:	460b      	mov	r3, r1
 80095b6:	4313      	orrs	r3, r2
 80095b8:	d00c      	beq.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80095ba:	4b0a      	ldr	r3, [pc, #40]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80095bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095c0:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80095c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80095c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80095cc:	4905      	ldr	r1, [pc, #20]	@ (80095e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80095ce:	4313      	orrs	r3, r2
 80095d0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80095d4:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 80095d8:	4618      	mov	r0, r3
 80095da:	37e0      	adds	r7, #224	@ 0xe0
 80095dc:	46bd      	mov	sp, r7
 80095de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80095e2:	bf00      	nop
 80095e4:	46020c00 	.word	0x46020c00

080095e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b084      	sub	sp, #16
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80095f0:	4b47      	ldr	r3, [pc, #284]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a46      	ldr	r2, [pc, #280]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80095f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80095fa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80095fc:	f7f8 fff8 	bl	80025f0 <HAL_GetTick>
 8009600:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009602:	e008      	b.n	8009616 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009604:	f7f8 fff4 	bl	80025f0 <HAL_GetTick>
 8009608:	4602      	mov	r2, r0
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	1ad3      	subs	r3, r2, r3
 800960e:	2b02      	cmp	r3, #2
 8009610:	d901      	bls.n	8009616 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009612:	2303      	movs	r3, #3
 8009614:	e077      	b.n	8009706 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009616:	4b3e      	ldr	r3, [pc, #248]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1f0      	bne.n	8009604 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009622:	4b3b      	ldr	r3, [pc, #236]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 8009624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009626:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800962a:	f023 0303 	bic.w	r3, r3, #3
 800962e:	687a      	ldr	r2, [r7, #4]
 8009630:	6811      	ldr	r1, [r2, #0]
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	6852      	ldr	r2, [r2, #4]
 8009636:	3a01      	subs	r2, #1
 8009638:	0212      	lsls	r2, r2, #8
 800963a:	430a      	orrs	r2, r1
 800963c:	4934      	ldr	r1, [pc, #208]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 800963e:	4313      	orrs	r3, r2
 8009640:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009642:	4b33      	ldr	r3, [pc, #204]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 8009644:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009646:	4b33      	ldr	r3, [pc, #204]	@ (8009714 <RCCEx_PLL2_Config+0x12c>)
 8009648:	4013      	ands	r3, r2
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	6892      	ldr	r2, [r2, #8]
 800964e:	3a01      	subs	r2, #1
 8009650:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	68d2      	ldr	r2, [r2, #12]
 8009658:	3a01      	subs	r2, #1
 800965a:	0252      	lsls	r2, r2, #9
 800965c:	b292      	uxth	r2, r2
 800965e:	4311      	orrs	r1, r2
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	6912      	ldr	r2, [r2, #16]
 8009664:	3a01      	subs	r2, #1
 8009666:	0412      	lsls	r2, r2, #16
 8009668:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800966c:	4311      	orrs	r1, r2
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	6952      	ldr	r2, [r2, #20]
 8009672:	3a01      	subs	r2, #1
 8009674:	0612      	lsls	r2, r2, #24
 8009676:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800967a:	430a      	orrs	r2, r1
 800967c:	4924      	ldr	r1, [pc, #144]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 800967e:	4313      	orrs	r3, r2
 8009680:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009682:	4b23      	ldr	r3, [pc, #140]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 8009684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009686:	f023 020c 	bic.w	r2, r3, #12
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	699b      	ldr	r3, [r3, #24]
 800968e:	4920      	ldr	r1, [pc, #128]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 8009690:	4313      	orrs	r3, r2
 8009692:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009694:	4b1e      	ldr	r3, [pc, #120]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 8009696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6a1b      	ldr	r3, [r3, #32]
 800969c:	491c      	ldr	r1, [pc, #112]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 800969e:	4313      	orrs	r3, r2
 80096a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80096a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a6:	4a1a      	ldr	r2, [pc, #104]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096a8:	f023 0310 	bic.w	r3, r3, #16
 80096ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80096ae:	4b18      	ldr	r3, [pc, #96]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80096b6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80096ba:	687a      	ldr	r2, [r7, #4]
 80096bc:	69d2      	ldr	r2, [r2, #28]
 80096be:	00d2      	lsls	r2, r2, #3
 80096c0:	4913      	ldr	r1, [pc, #76]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096c2:	4313      	orrs	r3, r2
 80096c4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80096c6:	4b12      	ldr	r3, [pc, #72]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ca:	4a11      	ldr	r2, [pc, #68]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096cc:	f043 0310 	orr.w	r3, r3, #16
 80096d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80096d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a0e      	ldr	r2, [pc, #56]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80096dc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80096de:	f7f8 ff87 	bl	80025f0 <HAL_GetTick>
 80096e2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80096e4:	e008      	b.n	80096f8 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80096e6:	f7f8 ff83 	bl	80025f0 <HAL_GetTick>
 80096ea:	4602      	mov	r2, r0
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	1ad3      	subs	r3, r2, r3
 80096f0:	2b02      	cmp	r3, #2
 80096f2:	d901      	bls.n	80096f8 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80096f4:	2303      	movs	r3, #3
 80096f6:	e006      	b.n	8009706 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80096f8:	4b05      	ldr	r3, [pc, #20]	@ (8009710 <RCCEx_PLL2_Config+0x128>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009700:	2b00      	cmp	r3, #0
 8009702:	d0f0      	beq.n	80096e6 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8009704:	2300      	movs	r3, #0

}
 8009706:	4618      	mov	r0, r3
 8009708:	3710      	adds	r7, #16
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	46020c00 	.word	0x46020c00
 8009714:	80800000 	.word	0x80800000

08009718 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b084      	sub	sp, #16
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009720:	4b47      	ldr	r3, [pc, #284]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a46      	ldr	r2, [pc, #280]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 8009726:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800972a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800972c:	f7f8 ff60 	bl	80025f0 <HAL_GetTick>
 8009730:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009732:	e008      	b.n	8009746 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009734:	f7f8 ff5c 	bl	80025f0 <HAL_GetTick>
 8009738:	4602      	mov	r2, r0
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	1ad3      	subs	r3, r2, r3
 800973e:	2b02      	cmp	r3, #2
 8009740:	d901      	bls.n	8009746 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009742:	2303      	movs	r3, #3
 8009744:	e077      	b.n	8009836 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009746:	4b3e      	ldr	r3, [pc, #248]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1f0      	bne.n	8009734 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009752:	4b3b      	ldr	r3, [pc, #236]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 8009754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009756:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800975a:	f023 0303 	bic.w	r3, r3, #3
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	6811      	ldr	r1, [r2, #0]
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	6852      	ldr	r2, [r2, #4]
 8009766:	3a01      	subs	r2, #1
 8009768:	0212      	lsls	r2, r2, #8
 800976a:	430a      	orrs	r2, r1
 800976c:	4934      	ldr	r1, [pc, #208]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 800976e:	4313      	orrs	r3, r2
 8009770:	630b      	str	r3, [r1, #48]	@ 0x30
 8009772:	4b33      	ldr	r3, [pc, #204]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 8009774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009776:	4b33      	ldr	r3, [pc, #204]	@ (8009844 <RCCEx_PLL3_Config+0x12c>)
 8009778:	4013      	ands	r3, r2
 800977a:	687a      	ldr	r2, [r7, #4]
 800977c:	6892      	ldr	r2, [r2, #8]
 800977e:	3a01      	subs	r2, #1
 8009780:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	68d2      	ldr	r2, [r2, #12]
 8009788:	3a01      	subs	r2, #1
 800978a:	0252      	lsls	r2, r2, #9
 800978c:	b292      	uxth	r2, r2
 800978e:	4311      	orrs	r1, r2
 8009790:	687a      	ldr	r2, [r7, #4]
 8009792:	6912      	ldr	r2, [r2, #16]
 8009794:	3a01      	subs	r2, #1
 8009796:	0412      	lsls	r2, r2, #16
 8009798:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800979c:	4311      	orrs	r1, r2
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	6952      	ldr	r2, [r2, #20]
 80097a2:	3a01      	subs	r2, #1
 80097a4:	0612      	lsls	r2, r2, #24
 80097a6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80097aa:	430a      	orrs	r2, r1
 80097ac:	4924      	ldr	r1, [pc, #144]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097ae:	4313      	orrs	r3, r2
 80097b0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80097b2:	4b23      	ldr	r3, [pc, #140]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b6:	f023 020c 	bic.w	r2, r3, #12
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	699b      	ldr	r3, [r3, #24]
 80097be:	4920      	ldr	r1, [pc, #128]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097c0:	4313      	orrs	r3, r2
 80097c2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80097c4:	4b1e      	ldr	r3, [pc, #120]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a1b      	ldr	r3, [r3, #32]
 80097cc:	491c      	ldr	r1, [pc, #112]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097ce:	4313      	orrs	r3, r2
 80097d0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80097d2:	4b1b      	ldr	r3, [pc, #108]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097d6:	4a1a      	ldr	r2, [pc, #104]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097d8:	f023 0310 	bic.w	r3, r3, #16
 80097dc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80097de:	4b18      	ldr	r3, [pc, #96]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	69d2      	ldr	r2, [r2, #28]
 80097ee:	00d2      	lsls	r2, r2, #3
 80097f0:	4913      	ldr	r1, [pc, #76]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097f2:	4313      	orrs	r3, r2
 80097f4:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80097f6:	4b12      	ldr	r3, [pc, #72]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097fa:	4a11      	ldr	r2, [pc, #68]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 80097fc:	f043 0310 	orr.w	r3, r3, #16
 8009800:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009802:	4b0f      	ldr	r3, [pc, #60]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a0e      	ldr	r2, [pc, #56]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 8009808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800980c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800980e:	f7f8 feef 	bl	80025f0 <HAL_GetTick>
 8009812:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009814:	e008      	b.n	8009828 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009816:	f7f8 feeb 	bl	80025f0 <HAL_GetTick>
 800981a:	4602      	mov	r2, r0
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	1ad3      	subs	r3, r2, r3
 8009820:	2b02      	cmp	r3, #2
 8009822:	d901      	bls.n	8009828 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009824:	2303      	movs	r3, #3
 8009826:	e006      	b.n	8009836 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009828:	4b05      	ldr	r3, [pc, #20]	@ (8009840 <RCCEx_PLL3_Config+0x128>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009830:	2b00      	cmp	r3, #0
 8009832:	d0f0      	beq.n	8009816 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009834:	2300      	movs	r3, #0
}
 8009836:	4618      	mov	r0, r3
 8009838:	3710      	adds	r7, #16
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	46020c00 	.word	0x46020c00
 8009844:	80800000 	.word	0x80800000

08009848 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d101      	bne.n	800985a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	e0fb      	b.n	8009a52 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a7f      	ldr	r2, [pc, #508]	@ (8009a5c <HAL_SPI_Init+0x214>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d004      	beq.n	800986e <HAL_SPI_Init+0x26>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4a7d      	ldr	r2, [pc, #500]	@ (8009a60 <HAL_SPI_Init+0x218>)
 800986a:	4293      	cmp	r3, r2
 800986c:	e000      	b.n	8009870 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800986e:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a78      	ldr	r2, [pc, #480]	@ (8009a5c <HAL_SPI_Init+0x214>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d004      	beq.n	800988a <HAL_SPI_Init+0x42>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a76      	ldr	r2, [pc, #472]	@ (8009a60 <HAL_SPI_Init+0x218>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d105      	bne.n	8009896 <HAL_SPI_Init+0x4e>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	68db      	ldr	r3, [r3, #12]
 800988e:	2b0f      	cmp	r3, #15
 8009890:	d901      	bls.n	8009896 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8009892:	2301      	movs	r3, #1
 8009894:	e0dd      	b.n	8009a52 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f000 ff48 	bl	800a72c <SPI_GetPacketSize>
 800989c:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a6e      	ldr	r2, [pc, #440]	@ (8009a5c <HAL_SPI_Init+0x214>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d004      	beq.n	80098b2 <HAL_SPI_Init+0x6a>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a6c      	ldr	r2, [pc, #432]	@ (8009a60 <HAL_SPI_Init+0x218>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d102      	bne.n	80098b8 <HAL_SPI_Init+0x70>
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2b08      	cmp	r3, #8
 80098b6:	d816      	bhi.n	80098e6 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80098bc:	4a69      	ldr	r2, [pc, #420]	@ (8009a64 <HAL_SPI_Init+0x21c>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d00e      	beq.n	80098e0 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a68      	ldr	r2, [pc, #416]	@ (8009a68 <HAL_SPI_Init+0x220>)
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d009      	beq.n	80098e0 <HAL_SPI_Init+0x98>
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a66      	ldr	r2, [pc, #408]	@ (8009a6c <HAL_SPI_Init+0x224>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d004      	beq.n	80098e0 <HAL_SPI_Init+0x98>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a65      	ldr	r2, [pc, #404]	@ (8009a70 <HAL_SPI_Init+0x228>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d104      	bne.n	80098ea <HAL_SPI_Init+0xa2>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2b10      	cmp	r3, #16
 80098e4:	d901      	bls.n	80098ea <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e0b3      	b.n	8009a52 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d106      	bne.n	8009904 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f7f8 fc28 	bl	8002154 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2202      	movs	r2, #2
 8009908:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f022 0201 	bic.w	r2, r2, #1
 800991a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009926:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	699b      	ldr	r3, [r3, #24]
 800992c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009930:	d119      	bne.n	8009966 <HAL_SPI_Init+0x11e>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800993a:	d103      	bne.n	8009944 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009940:	2b00      	cmp	r3, #0
 8009942:	d008      	beq.n	8009956 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009948:	2b00      	cmp	r3, #0
 800994a:	d10c      	bne.n	8009966 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009950:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009954:	d107      	bne.n	8009966 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009964:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800996e:	2b00      	cmp	r3, #0
 8009970:	d00f      	beq.n	8009992 <HAL_SPI_Init+0x14a>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	2b06      	cmp	r3, #6
 8009978:	d90b      	bls.n	8009992 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	430a      	orrs	r2, r1
 800998e:	601a      	str	r2, [r3, #0]
 8009990:	e007      	b.n	80099a2 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80099a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	69da      	ldr	r2, [r3, #28]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099aa:	431a      	orrs	r2, r3
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	431a      	orrs	r2, r3
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099b4:	ea42 0103 	orr.w	r1, r2, r3
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	68da      	ldr	r2, [r3, #12]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	430a      	orrs	r2, r1
 80099c2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099cc:	431a      	orrs	r2, r3
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099d2:	431a      	orrs	r2, r3
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	699b      	ldr	r3, [r3, #24]
 80099d8:	431a      	orrs	r2, r3
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	691b      	ldr	r3, [r3, #16]
 80099de:	431a      	orrs	r2, r3
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	695b      	ldr	r3, [r3, #20]
 80099e4:	431a      	orrs	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	431a      	orrs	r2, r3
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	431a      	orrs	r2, r3
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099f6:	431a      	orrs	r2, r3
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	689b      	ldr	r3, [r3, #8]
 80099fc:	431a      	orrs	r2, r3
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a02:	431a      	orrs	r2, r3
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a08:	431a      	orrs	r2, r3
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a0e:	ea42 0103 	orr.w	r1, r2, r3
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	430a      	orrs	r2, r1
 8009a1c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d00a      	beq.n	8009a40 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	430a      	orrs	r2, r1
 8009a3e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8009a50:	2300      	movs	r3, #0
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	46002000 	.word	0x46002000
 8009a60:	56002000 	.word	0x56002000
 8009a64:	40013000 	.word	0x40013000
 8009a68:	50013000 	.word	0x50013000
 8009a6c:	40003800 	.word	0x40003800
 8009a70:	50003800 	.word	0x50003800

08009a74 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b08e      	sub	sp, #56	@ 0x38
 8009a78:	af02      	add	r7, sp, #8
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	60b9      	str	r1, [r7, #8]
 8009a7e:	607a      	str	r2, [r7, #4]
 8009a80:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	3320      	adds	r3, #32
 8009a88:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	3330      	adds	r3, #48	@ 0x30
 8009a90:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a96:	095b      	lsrs	r3, r3, #5
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a90      	ldr	r2, [pc, #576]	@ (8009ce4 <HAL_SPI_TransmitReceive+0x270>)
 8009aa4:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009aa6:	f7f8 fda3 	bl	80025f0 <HAL_GetTick>
 8009aaa:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8009aac:	887b      	ldrh	r3, [r7, #2]
 8009aae:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8009ab0:	887b      	ldrh	r3, [r7, #2]
 8009ab2:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009aba:	b2db      	uxtb	r3, r3
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d001      	beq.n	8009ac4 <HAL_SPI_TransmitReceive+0x50>
  {
    return HAL_BUSY;
 8009ac0:	2302      	movs	r3, #2
 8009ac2:	e332      	b.n	800a12a <HAL_SPI_TransmitReceive+0x6b6>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d005      	beq.n	8009ad6 <HAL_SPI_TransmitReceive+0x62>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d002      	beq.n	8009ad6 <HAL_SPI_TransmitReceive+0x62>
 8009ad0:	887b      	ldrh	r3, [r7, #2]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d101      	bne.n	8009ada <HAL_SPI_TransmitReceive+0x66>
  {
    return HAL_ERROR;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e327      	b.n	800a12a <HAL_SPI_TransmitReceive+0x6b6>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d101      	bne.n	8009ae8 <HAL_SPI_TransmitReceive+0x74>
 8009ae4:	2302      	movs	r3, #2
 8009ae6:	e320      	b.n	800a12a <HAL_SPI_TransmitReceive+0x6b6>
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2201      	movs	r2, #1
 8009aec:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2205      	movs	r2, #5
 8009af4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2200      	movs	r2, #0
 8009afc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	887a      	ldrh	r2, [r7, #2]
 8009b0a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	887a      	ldrh	r2, [r7, #2]
 8009b12:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	887a      	ldrh	r2, [r7, #2]
 8009b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	887a      	ldrh	r2, [r7, #2]
 8009b28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2200      	movs	r2, #0
 8009b36:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	68da      	ldr	r2, [r3, #12]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8009b46:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a66      	ldr	r2, [pc, #408]	@ (8009ce8 <HAL_SPI_TransmitReceive+0x274>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d00e      	beq.n	8009b70 <HAL_SPI_TransmitReceive+0xfc>
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a65      	ldr	r2, [pc, #404]	@ (8009cec <HAL_SPI_TransmitReceive+0x278>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d009      	beq.n	8009b70 <HAL_SPI_TransmitReceive+0xfc>
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a63      	ldr	r2, [pc, #396]	@ (8009cf0 <HAL_SPI_TransmitReceive+0x27c>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d004      	beq.n	8009b70 <HAL_SPI_TransmitReceive+0xfc>
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a62      	ldr	r2, [pc, #392]	@ (8009cf4 <HAL_SPI_TransmitReceive+0x280>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d102      	bne.n	8009b76 <HAL_SPI_TransmitReceive+0x102>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8009b70:	2310      	movs	r3, #16
 8009b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b74:	e001      	b.n	8009b7a <HAL_SPI_TransmitReceive+0x106>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8009b76:	2308      	movs	r3, #8
 8009b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	0c1b      	lsrs	r3, r3, #16
 8009b82:	041b      	lsls	r3, r3, #16
 8009b84:	8879      	ldrh	r1, [r7, #2]
 8009b86:	68fa      	ldr	r2, [r7, #12]
 8009b88:	6812      	ldr	r2, [r2, #0]
 8009b8a:	430b      	orrs	r3, r1
 8009b8c:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f042 0201 	orr.w	r2, r2, #1
 8009b9c:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	69db      	ldr	r3, [r3, #28]
 8009ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d10c      	bne.n	8009bc6 <HAL_SPI_TransmitReceive+0x152>
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009bb4:	d107      	bne.n	8009bc6 <HAL_SPI_TransmitReceive+0x152>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681a      	ldr	r2, [r3, #0]
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009bc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	68db      	ldr	r3, [r3, #12]
 8009bca:	2b0f      	cmp	r3, #15
 8009bcc:	f240 80c1 	bls.w	8009d52 <HAL_SPI_TransmitReceive+0x2de>
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4a44      	ldr	r2, [pc, #272]	@ (8009ce8 <HAL_SPI_TransmitReceive+0x274>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d00f      	beq.n	8009bfa <HAL_SPI_TransmitReceive+0x186>
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a43      	ldr	r2, [pc, #268]	@ (8009cec <HAL_SPI_TransmitReceive+0x278>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d00a      	beq.n	8009bfa <HAL_SPI_TransmitReceive+0x186>
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a41      	ldr	r2, [pc, #260]	@ (8009cf0 <HAL_SPI_TransmitReceive+0x27c>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d005      	beq.n	8009bfa <HAL_SPI_TransmitReceive+0x186>
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a40      	ldr	r2, [pc, #256]	@ (8009cf4 <HAL_SPI_TransmitReceive+0x280>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	f040 80ac 	bne.w	8009d52 <HAL_SPI_TransmitReceive+0x2de>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8009bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bfc:	089b      	lsrs	r3, r3, #2
 8009bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009c00:	e09e      	b.n	8009d40 <HAL_SPI_TransmitReceive+0x2cc>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	695b      	ldr	r3, [r3, #20]
 8009c08:	f003 0302 	and.w	r3, r3, #2
 8009c0c:	2b02      	cmp	r3, #2
 8009c0e:	d120      	bne.n	8009c52 <HAL_SPI_TransmitReceive+0x1de>
 8009c10:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d01d      	beq.n	8009c52 <HAL_SPI_TransmitReceive+0x1de>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009c16:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009c18:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c1c:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009c1e:	429a      	cmp	r2, r3
 8009c20:	d217      	bcs.n	8009c52 <HAL_SPI_TransmitReceive+0x1de>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	6812      	ldr	r2, [r2, #0]
 8009c2c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c32:	1d1a      	adds	r2, r3, #4
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	3b01      	subs	r3, #1
 8009c42:	b29a      	uxth	r2, r3
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009c50:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	695b      	ldr	r3, [r3, #20]
 8009c58:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009c5a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d06f      	beq.n	8009d40 <HAL_SPI_TransmitReceive+0x2cc>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	695b      	ldr	r3, [r3, #20]
 8009c66:	f003 0301 	and.w	r3, r3, #1
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d118      	bne.n	8009ca0 <HAL_SPI_TransmitReceive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c76:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009c78:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c7e:	1d1a      	adds	r2, r3, #4
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	3b01      	subs	r3, #1
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009c9c:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009c9e:	e04f      	b.n	8009d40 <HAL_SPI_TransmitReceive+0x2cc>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009ca0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009ca2:	8bfb      	ldrh	r3, [r7, #30]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d227      	bcs.n	8009cf8 <HAL_SPI_TransmitReceive+0x284>
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d022      	beq.n	8009cf8 <HAL_SPI_TransmitReceive+0x284>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009cbc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cc2:	1d1a      	adds	r2, r3, #4
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	b29a      	uxth	r2, r3
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009ce0:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009ce2:	e02d      	b.n	8009d40 <HAL_SPI_TransmitReceive+0x2cc>
 8009ce4:	46002000 	.word	0x46002000
 8009ce8:	40013000 	.word	0x40013000
 8009cec:	50013000 	.word	0x50013000
 8009cf0:	40003800 	.word	0x40003800
 8009cf4:	50003800 	.word	0x50003800
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cf8:	f7f8 fc7a 	bl	80025f0 <HAL_GetTick>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	69bb      	ldr	r3, [r7, #24]
 8009d00:	1ad3      	subs	r3, r2, r3
 8009d02:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d803      	bhi.n	8009d10 <HAL_SPI_TransmitReceive+0x29c>
 8009d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d0e:	d102      	bne.n	8009d16 <HAL_SPI_TransmitReceive+0x2a2>
 8009d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d114      	bne.n	8009d40 <HAL_SPI_TransmitReceive+0x2cc>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009d16:	68f8      	ldr	r0, [r7, #12]
 8009d18:	f000 fc3a 	bl	800a590 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2201      	movs	r2, #1
 8009d30:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e1f4      	b.n	800a12a <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009d40:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	f47f af5d 	bne.w	8009c02 <HAL_SPI_TransmitReceive+0x18e>
 8009d48:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	f47f af59 	bne.w	8009c02 <HAL_SPI_TransmitReceive+0x18e>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009d50:	e1c5      	b.n	800a0de <HAL_SPI_TransmitReceive+0x66a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	68db      	ldr	r3, [r3, #12]
 8009d56:	2b07      	cmp	r3, #7
 8009d58:	f240 81b9 	bls.w	800a0ce <HAL_SPI_TransmitReceive+0x65a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8009d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d5e:	085b      	lsrs	r3, r3, #1
 8009d60:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009d62:	e0c0      	b.n	8009ee6 <HAL_SPI_TransmitReceive+0x472>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	695b      	ldr	r3, [r3, #20]
 8009d6a:	f003 0302 	and.w	r3, r3, #2
 8009d6e:	2b02      	cmp	r3, #2
 8009d70:	d11f      	bne.n	8009db2 <HAL_SPI_TransmitReceive+0x33e>
 8009d72:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d01c      	beq.n	8009db2 <HAL_SPI_TransmitReceive+0x33e>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009d78:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009d7a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d7e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d216      	bcs.n	8009db2 <HAL_SPI_TransmitReceive+0x33e>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d88:	881a      	ldrh	r2, [r3, #0]
 8009d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d92:	1c9a      	adds	r2, r3, #2
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	3b01      	subs	r3, #1
 8009da2:	b29a      	uxth	r2, r3
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009db0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	695b      	ldr	r3, [r3, #20]
 8009db8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009dba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	f000 8092 	beq.w	8009ee6 <HAL_SPI_TransmitReceive+0x472>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	695b      	ldr	r3, [r3, #20]
 8009dc8:	f003 0301 	and.w	r3, r3, #1
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d118      	bne.n	8009e02 <HAL_SPI_TransmitReceive+0x38e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dd4:	6a3a      	ldr	r2, [r7, #32]
 8009dd6:	8812      	ldrh	r2, [r2, #0]
 8009dd8:	b292      	uxth	r2, r2
 8009dda:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009de0:	1c9a      	adds	r2, r3, #2
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	3b01      	subs	r3, #1
 8009df0:	b29a      	uxth	r2, r3
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009dfe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009e00:	e071      	b.n	8009ee6 <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009e02:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009e04:	8bfb      	ldrh	r3, [r7, #30]
 8009e06:	429a      	cmp	r2, r3
 8009e08:	d228      	bcs.n	8009e5c <HAL_SPI_TransmitReceive+0x3e8>
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d023      	beq.n	8009e5c <HAL_SPI_TransmitReceive+0x3e8>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e18:	6a3a      	ldr	r2, [r7, #32]
 8009e1a:	8812      	ldrh	r2, [r2, #0]
 8009e1c:	b292      	uxth	r2, r2
 8009e1e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e24:	1c9a      	adds	r2, r3, #2
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e2e:	6a3a      	ldr	r2, [r7, #32]
 8009e30:	8812      	ldrh	r2, [r2, #0]
 8009e32:	b292      	uxth	r2, r2
 8009e34:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e3a:	1c9a      	adds	r2, r3, #2
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	3b02      	subs	r3, #2
 8009e4a:	b29a      	uxth	r2, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009e58:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009e5a:	e044      	b.n	8009ee6 <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8009e5c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	d11d      	bne.n	8009e9e <HAL_SPI_TransmitReceive+0x42a>
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d018      	beq.n	8009e9e <HAL_SPI_TransmitReceive+0x42a>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e70:	6a3a      	ldr	r2, [r7, #32]
 8009e72:	8812      	ldrh	r2, [r2, #0]
 8009e74:	b292      	uxth	r2, r2
 8009e76:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e7c:	1c9a      	adds	r2, r3, #2
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009e88:	b29b      	uxth	r3, r3
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	b29a      	uxth	r2, r3
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009e9a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009e9c:	e023      	b.n	8009ee6 <HAL_SPI_TransmitReceive+0x472>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e9e:	f7f8 fba7 	bl	80025f0 <HAL_GetTick>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	1ad3      	subs	r3, r2, r3
 8009ea8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d803      	bhi.n	8009eb6 <HAL_SPI_TransmitReceive+0x442>
 8009eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eb4:	d102      	bne.n	8009ebc <HAL_SPI_TransmitReceive+0x448>
 8009eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d114      	bne.n	8009ee6 <HAL_SPI_TransmitReceive+0x472>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009ebc:	68f8      	ldr	r0, [r7, #12]
 8009ebe:	f000 fb67 	bl	800a590 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ec8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2200      	movs	r2, #0
 8009ede:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8009ee2:	2303      	movs	r3, #3
 8009ee4:	e121      	b.n	800a12a <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009ee6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f47f af3b 	bne.w	8009d64 <HAL_SPI_TransmitReceive+0x2f0>
 8009eee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f47f af37 	bne.w	8009d64 <HAL_SPI_TransmitReceive+0x2f0>
 8009ef6:	e0f2      	b.n	800a0de <HAL_SPI_TransmitReceive+0x66a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	695b      	ldr	r3, [r3, #20]
 8009efe:	f003 0302 	and.w	r3, r3, #2
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d121      	bne.n	8009f4a <HAL_SPI_TransmitReceive+0x4d6>
 8009f06:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d01e      	beq.n	8009f4a <HAL_SPI_TransmitReceive+0x4d6>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009f0c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009f0e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f12:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d218      	bcs.n	8009f4a <HAL_SPI_TransmitReceive+0x4d6>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	3320      	adds	r3, #32
 8009f22:	7812      	ldrb	r2, [r2, #0]
 8009f24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f2a:	1c5a      	adds	r2, r3, #1
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	b29a      	uxth	r2, r3
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009f48:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	695b      	ldr	r3, [r3, #20]
 8009f50:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009f52:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	f000 80ba 	beq.w	800a0ce <HAL_SPI_TransmitReceive+0x65a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	695b      	ldr	r3, [r3, #20]
 8009f60:	f003 0301 	and.w	r3, r3, #1
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d11b      	bne.n	8009fa0 <HAL_SPI_TransmitReceive+0x52c>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f74:	7812      	ldrb	r2, [r2, #0]
 8009f76:	b2d2      	uxtb	r2, r2
 8009f78:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f7e:	1c5a      	adds	r2, r3, #1
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	3b01      	subs	r3, #1
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009f9c:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009f9e:	e096      	b.n	800a0ce <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009fa0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009fa2:	8bfb      	ldrh	r3, [r7, #30]
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	d24a      	bcs.n	800a03e <HAL_SPI_TransmitReceive+0x5ca>
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d045      	beq.n	800a03e <HAL_SPI_TransmitReceive+0x5ca>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fbe:	7812      	ldrb	r2, [r2, #0]
 8009fc0:	b2d2      	uxtb	r2, r2
 8009fc2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fc8:	1c5a      	adds	r2, r3, #1
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fda:	7812      	ldrb	r2, [r2, #0]
 8009fdc:	b2d2      	uxtb	r2, r2
 8009fde:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fe4:	1c5a      	adds	r2, r3, #1
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ff6:	7812      	ldrb	r2, [r2, #0]
 8009ff8:	b2d2      	uxtb	r2, r2
 8009ffa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a000:	1c5a      	adds	r2, r3, #1
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a012:	7812      	ldrb	r2, [r2, #0]
 800a014:	b2d2      	uxtb	r2, r2
 800a016:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a01c:	1c5a      	adds	r2, r3, #1
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a028:	b29b      	uxth	r3, r3
 800a02a:	3b04      	subs	r3, #4
 800a02c:	b29a      	uxth	r2, r3
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a03a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a03c:	e047      	b.n	800a0ce <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800a03e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a040:	2b03      	cmp	r3, #3
 800a042:	d820      	bhi.n	800a086 <HAL_SPI_TransmitReceive+0x612>
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d01b      	beq.n	800a086 <HAL_SPI_TransmitReceive+0x612>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a05a:	7812      	ldrb	r2, [r2, #0]
 800a05c:	b2d2      	uxtb	r2, r2
 800a05e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a064:	1c5a      	adds	r2, r3, #1
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a070:	b29b      	uxth	r3, r3
 800a072:	3b01      	subs	r3, #1
 800a074:	b29a      	uxth	r2, r3
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a082:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a084:	e023      	b.n	800a0ce <HAL_SPI_TransmitReceive+0x65a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a086:	f7f8 fab3 	bl	80025f0 <HAL_GetTick>
 800a08a:	4602      	mov	r2, r0
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	1ad3      	subs	r3, r2, r3
 800a090:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a092:	429a      	cmp	r2, r3
 800a094:	d803      	bhi.n	800a09e <HAL_SPI_TransmitReceive+0x62a>
 800a096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a09c:	d102      	bne.n	800a0a4 <HAL_SPI_TransmitReceive+0x630>
 800a09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d114      	bne.n	800a0ce <HAL_SPI_TransmitReceive+0x65a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a0a4:	68f8      	ldr	r0, [r7, #12]
 800a0a6:	f000 fa73 	bl	800a590 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2201      	movs	r2, #1
 800a0be:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	e02d      	b.n	800a12a <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a0ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	f47f af11 	bne.w	8009ef8 <HAL_SPI_TransmitReceive+0x484>
 800a0d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f47f af0d 	bne.w	8009ef8 <HAL_SPI_TransmitReceive+0x484>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a0de:	69bb      	ldr	r3, [r7, #24]
 800a0e0:	9300      	str	r3, [sp, #0]
 800a0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	2108      	movs	r1, #8
 800a0e8:	68f8      	ldr	r0, [r7, #12]
 800a0ea:	f000 faf1 	bl	800a6d0 <SPI_WaitOnFlagUntilTimeout>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d007      	beq.n	800a104 <HAL_SPI_TransmitReceive+0x690>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0fa:	f043 0220 	orr.w	r2, r3, #32
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f000 fa43 	bl	800a590 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2201      	movs	r2, #1
 800a10e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	2200      	movs	r2, #0
 800a116:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a120:	2b00      	cmp	r3, #0
 800a122:	d001      	beq.n	800a128 <HAL_SPI_TransmitReceive+0x6b4>
  {
    return HAL_ERROR;
 800a124:	2301      	movs	r3, #1
 800a126:	e000      	b.n	800a12a <HAL_SPI_TransmitReceive+0x6b6>
  }
  else
  {
    return HAL_OK;
 800a128:	2300      	movs	r3, #0
  }
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3730      	adds	r7, #48	@ 0x30
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop

0800a134 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b08a      	sub	sp, #40	@ 0x28
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	691b      	ldr	r3, [r3, #16]
 800a142:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	695b      	ldr	r3, [r3, #20]
 800a14a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800a14c:	6a3a      	ldr	r2, [r7, #32]
 800a14e:	69fb      	ldr	r3, [r7, #28]
 800a150:	4013      	ands	r3, r2
 800a152:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800a15c:	2300      	movs	r3, #0
 800a15e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a166:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	3330      	adds	r3, #48	@ 0x30
 800a16e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a176:	2b00      	cmp	r3, #0
 800a178:	d010      	beq.n	800a19c <HAL_SPI_IRQHandler+0x68>
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	f003 0308 	and.w	r3, r3, #8
 800a180:	2b00      	cmp	r3, #0
 800a182:	d00b      	beq.n	800a19c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	699a      	ldr	r2, [r3, #24]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a192:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f9c9 	bl	800a52c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800a19a:	e19a      	b.n	800a4d2 <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800a19c:	69bb      	ldr	r3, [r7, #24]
 800a19e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d113      	bne.n	800a1ce <HAL_SPI_IRQHandler+0x9a>
 800a1a6:	69bb      	ldr	r3, [r7, #24]
 800a1a8:	f003 0320 	and.w	r3, r3, #32
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d10e      	bne.n	800a1ce <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800a1b0:	69bb      	ldr	r3, [r7, #24]
 800a1b2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d009      	beq.n	800a1ce <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	4798      	blx	r3
    hspi->RxISR(hspi);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	4798      	blx	r3
    handled = 1UL;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800a1ce:	69bb      	ldr	r3, [r7, #24]
 800a1d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d10f      	bne.n	800a1f8 <HAL_SPI_IRQHandler+0xc4>
 800a1d8:	69bb      	ldr	r3, [r7, #24]
 800a1da:	f003 0301 	and.w	r3, r3, #1
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00a      	beq.n	800a1f8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d105      	bne.n	800a1f8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	4798      	blx	r3
    handled = 1UL;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	f003 0320 	and.w	r3, r3, #32
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d10f      	bne.n	800a222 <HAL_SPI_IRQHandler+0xee>
 800a202:	69bb      	ldr	r3, [r7, #24]
 800a204:	f003 0302 	and.w	r3, r3, #2
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d00a      	beq.n	800a222 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800a20c:	69bb      	ldr	r3, [r7, #24]
 800a20e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800a212:	2b00      	cmp	r3, #0
 800a214:	d105      	bne.n	800a222 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	4798      	blx	r3
    handled = 1UL;
 800a21e:	2301      	movs	r3, #1
 800a220:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 800a222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a224:	2b00      	cmp	r3, #0
 800a226:	f040 814f 	bne.w	800a4c8 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	f003 0308 	and.w	r3, r3, #8
 800a230:	2b00      	cmp	r3, #0
 800a232:	f000 808b 	beq.w	800a34c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	699a      	ldr	r2, [r3, #24]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f042 0208 	orr.w	r2, r2, #8
 800a244:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	699a      	ldr	r2, [r3, #24]
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f042 0210 	orr.w	r2, r2, #16
 800a254:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	699a      	ldr	r2, [r3, #24]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a264:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	691a      	ldr	r2, [r3, #16]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f022 0208 	bic.w	r2, r2, #8
 800a274:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	689b      	ldr	r3, [r3, #8]
 800a27c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a280:	2b00      	cmp	r3, #0
 800a282:	d13d      	bne.n	800a300 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800a284:	e036      	b.n	800a2f4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	2b0f      	cmp	r3, #15
 800a28c:	d90b      	bls.n	800a2a6 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a296:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a298:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a29e:	1d1a      	adds	r2, r3, #4
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	66da      	str	r2, [r3, #108]	@ 0x6c
 800a2a4:	e01d      	b.n	800a2e2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	68db      	ldr	r3, [r3, #12]
 800a2aa:	2b07      	cmp	r3, #7
 800a2ac:	d90b      	bls.n	800a2c6 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2b2:	68fa      	ldr	r2, [r7, #12]
 800a2b4:	8812      	ldrh	r2, [r2, #0]
 800a2b6:	b292      	uxth	r2, r2
 800a2b8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2be:	1c9a      	adds	r2, r3, #2
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	66da      	str	r2, [r3, #108]	@ 0x6c
 800a2c4:	e00d      	b.n	800a2e2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2d2:	7812      	ldrb	r2, [r2, #0]
 800a2d4:	b2d2      	uxtb	r2, r2
 800a2d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2dc:	1c5a      	adds	r2, r3, #1
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	3b01      	subs	r3, #1
 800a2ec:	b29a      	uxth	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d1c2      	bne.n	800a286 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 f945 	bl	800a590 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2201      	movs	r2, #1
 800a30a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a314:	2b00      	cmp	r3, #0
 800a316:	d003      	beq.n	800a320 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f000 f8fd 	bl	800a518 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a31e:	e0d8      	b.n	800a4d2 <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800a320:	7cfb      	ldrb	r3, [r7, #19]
 800a322:	2b05      	cmp	r3, #5
 800a324:	d103      	bne.n	800a32e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 f8ec 	bl	800a504 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800a32c:	e0ce      	b.n	800a4cc <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800a32e:	7cfb      	ldrb	r3, [r7, #19]
 800a330:	2b04      	cmp	r3, #4
 800a332:	d103      	bne.n	800a33c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 f8db 	bl	800a4f0 <HAL_SPI_RxCpltCallback>
    return;
 800a33a:	e0c7      	b.n	800a4cc <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800a33c:	7cfb      	ldrb	r3, [r7, #19]
 800a33e:	2b03      	cmp	r3, #3
 800a340:	f040 80c4 	bne.w	800a4cc <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 f8c9 	bl	800a4dc <HAL_SPI_TxCpltCallback>
    return;
 800a34a:	e0bf      	b.n	800a4cc <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800a34c:	69bb      	ldr	r3, [r7, #24]
 800a34e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800a352:	2b00      	cmp	r3, #0
 800a354:	f000 80bd 	beq.w	800a4d2 <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800a358:	69bb      	ldr	r3, [r7, #24]
 800a35a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d00f      	beq.n	800a382 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a368:	f043 0204 	orr.w	r2, r3, #4
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	699a      	ldr	r2, [r3, #24]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a380:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800a382:	69bb      	ldr	r3, [r7, #24]
 800a384:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d00f      	beq.n	800a3ac <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a392:	f043 0201 	orr.w	r2, r3, #1
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	699a      	ldr	r2, [r3, #24]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a3aa:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d00f      	beq.n	800a3d6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a3bc:	f043 0208 	orr.w	r2, r3, #8
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	699a      	ldr	r2, [r3, #24]
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a3d4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800a3d6:	69bb      	ldr	r3, [r7, #24]
 800a3d8:	f003 0320 	and.w	r3, r3, #32
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d00f      	beq.n	800a400 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a3e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	699a      	ldr	r2, [r3, #24]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f042 0220 	orr.w	r2, r2, #32
 800a3fe:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a406:	2b00      	cmp	r3, #0
 800a408:	d062      	beq.n	800a4d0 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	681a      	ldr	r2, [r3, #0]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f022 0201 	bic.w	r2, r2, #1
 800a418:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	691b      	ldr	r3, [r3, #16]
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	6812      	ldr	r2, [r2, #0]
 800a424:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 800a428:	f023 0303 	bic.w	r3, r3, #3
 800a42c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a434:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a438:	d13e      	bne.n	800a4b8 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	689a      	ldr	r2, [r3, #8]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a448:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a450:	2b00      	cmp	r3, #0
 800a452:	d015      	beq.n	800a480 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a45a:	4a1f      	ldr	r2, [pc, #124]	@ (800a4d8 <HAL_SPI_IRQHandler+0x3a4>)
 800a45c:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a464:	4618      	mov	r0, r3
 800a466:	f7fb faa9 	bl	80059bc <HAL_DMA_Abort_IT>
 800a46a:	4603      	mov	r3, r0
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d007      	beq.n	800a480 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a476:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a486:	2b00      	cmp	r3, #0
 800a488:	d022      	beq.n	800a4d0 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a490:	4a11      	ldr	r2, [pc, #68]	@ (800a4d8 <HAL_SPI_IRQHandler+0x3a4>)
 800a492:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a49a:	4618      	mov	r0, r3
 800a49c:	f7fb fa8e 	bl	80059bc <HAL_DMA_Abort_IT>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d014      	beq.n	800a4d0 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a4b6:	e00b      	b.n	800a4d0 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 f829 	bl	800a518 <HAL_SPI_ErrorCallback>
    return;
 800a4c6:	e003      	b.n	800a4d0 <HAL_SPI_IRQHandler+0x39c>
    return;
 800a4c8:	bf00      	nop
 800a4ca:	e002      	b.n	800a4d2 <HAL_SPI_IRQHandler+0x39e>
    return;
 800a4cc:	bf00      	nop
 800a4ce:	e000      	b.n	800a4d2 <HAL_SPI_IRQHandler+0x39e>
    return;
 800a4d0:	bf00      	nop
  }
}
 800a4d2:	3728      	adds	r7, #40	@ 0x28
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}
 800a4d8:	0800a55d 	.word	0x0800a55d

0800a4dc <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b083      	sub	sp, #12
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800a4e4:	bf00      	nop
 800a4e6:	370c      	adds	r7, #12
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ee:	4770      	bx	lr

0800a4f0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b083      	sub	sp, #12
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a4f8:	bf00      	nop
 800a4fa:	370c      	adds	r7, #12
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr

0800a504 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a50c:	bf00      	nop
 800a50e:	370c      	adds	r7, #12
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a520:	bf00      	nop
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr

0800a52c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800a534:	bf00      	nop
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a54e:	b2db      	uxtb	r3, r3
}
 800a550:	4618      	mov	r0, r3
 800a552:	370c      	adds	r7, #12
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr

0800a55c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b084      	sub	sp, #16
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a568:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2200      	movs	r2, #0
 800a56e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2200      	movs	r2, #0
 800a576:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	2201      	movs	r2, #1
 800a57e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a582:	68f8      	ldr	r0, [r7, #12]
 800a584:	f7ff ffc8 	bl	800a518 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a588:	bf00      	nop
 800a58a:	3710      	adds	r7, #16
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a590:	b480      	push	{r7}
 800a592:	b085      	sub	sp, #20
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	695b      	ldr	r3, [r3, #20]
 800a59e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	699a      	ldr	r2, [r3, #24]
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f042 0208 	orr.w	r2, r2, #8
 800a5ae:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	699a      	ldr	r2, [r3, #24]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f042 0210 	orr.w	r2, r2, #16
 800a5be:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	681a      	ldr	r2, [r3, #0]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f022 0201 	bic.w	r2, r2, #1
 800a5ce:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	691b      	ldr	r3, [r3, #16]
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	6812      	ldr	r2, [r2, #0]
 800a5da:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800a5de:	f023 0303 	bic.w	r3, r3, #3
 800a5e2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	689a      	ldr	r2, [r3, #8]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a5f2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	2b04      	cmp	r3, #4
 800a5fe:	d014      	beq.n	800a62a <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f003 0320 	and.w	r3, r3, #32
 800a606:	2b00      	cmp	r3, #0
 800a608:	d00f      	beq.n	800a62a <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a610:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	699a      	ldr	r2, [r3, #24]
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f042 0220 	orr.w	r2, r2, #32
 800a628:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a630:	b2db      	uxtb	r3, r3
 800a632:	2b03      	cmp	r3, #3
 800a634:	d014      	beq.n	800a660 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00f      	beq.n	800a660 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a646:	f043 0204 	orr.w	r2, r3, #4
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	699a      	ldr	r2, [r3, #24]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a65e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00f      	beq.n	800a68a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a670:	f043 0201 	orr.w	r2, r3, #1
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	699a      	ldr	r2, [r3, #24]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a688:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00f      	beq.n	800a6b4 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a69a:	f043 0208 	orr.w	r2, r3, #8
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	699a      	ldr	r2, [r3, #24]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a6b2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 800a6c4:	bf00      	nop
 800a6c6:	3714      	adds	r7, #20
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	60f8      	str	r0, [r7, #12]
 800a6d8:	60b9      	str	r1, [r7, #8]
 800a6da:	603b      	str	r3, [r7, #0]
 800a6dc:	4613      	mov	r3, r2
 800a6de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a6e0:	e010      	b.n	800a704 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a6e2:	f7f7 ff85 	bl	80025f0 <HAL_GetTick>
 800a6e6:	4602      	mov	r2, r0
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	1ad3      	subs	r3, r2, r3
 800a6ec:	683a      	ldr	r2, [r7, #0]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d803      	bhi.n	800a6fa <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6f8:	d102      	bne.n	800a700 <SPI_WaitOnFlagUntilTimeout+0x30>
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d101      	bne.n	800a704 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a700:	2303      	movs	r3, #3
 800a702:	e00f      	b.n	800a724 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	695a      	ldr	r2, [r3, #20]
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	4013      	ands	r3, r2
 800a70e:	68ba      	ldr	r2, [r7, #8]
 800a710:	429a      	cmp	r2, r3
 800a712:	bf0c      	ite	eq
 800a714:	2301      	moveq	r3, #1
 800a716:	2300      	movne	r3, #0
 800a718:	b2db      	uxtb	r3, r3
 800a71a:	461a      	mov	r2, r3
 800a71c:	79fb      	ldrb	r3, [r7, #7]
 800a71e:	429a      	cmp	r2, r3
 800a720:	d0df      	beq.n	800a6e2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	3710      	adds	r7, #16
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a738:	095b      	lsrs	r3, r3, #5
 800a73a:	3301      	adds	r3, #1
 800a73c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	68db      	ldr	r3, [r3, #12]
 800a742:	3301      	adds	r3, #1
 800a744:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	3307      	adds	r3, #7
 800a74a:	08db      	lsrs	r3, r3, #3
 800a74c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	fb02 f303 	mul.w	r3, r2, r3
}
 800a756:	4618      	mov	r0, r3
 800a758:	3714      	adds	r7, #20
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr

0800a762 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800a762:	b480      	push	{r7}
 800a764:	b083      	sub	sp, #12
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
 800a76a:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a772:	b2db      	uxtb	r3, r3
 800a774:	2b01      	cmp	r3, #1
 800a776:	d12e      	bne.n	800a7d6 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d101      	bne.n	800a786 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800a782:	2302      	movs	r3, #2
 800a784:	e028      	b.n	800a7d8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2201      	movs	r2, #1
 800a78a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2202      	movs	r2, #2
 800a792:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	681a      	ldr	r2, [r3, #0]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f022 0201 	bic.w	r2, r2, #1
 800a7a4:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800a7b2:	ea42 0103 	orr.w	r1, r2, r3
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	689a      	ldr	r2, [r3, #8]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	430a      	orrs	r2, r1
 800a7c0:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	e000      	b.n	800a7d8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800a7d6:	2301      	movs	r3, #1
  }
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	370c      	adds	r7, #12
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr

0800a7e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b082      	sub	sp, #8
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d101      	bne.n	800a7f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	e049      	b.n	800a88a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d106      	bne.n	800a810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2200      	movs	r2, #0
 800a806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f7f7 fd14 	bl	8002238 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2202      	movs	r2, #2
 800a814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	3304      	adds	r3, #4
 800a820:	4619      	mov	r1, r3
 800a822:	4610      	mov	r0, r2
 800a824:	f000 f9b6 	bl	800ab94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2201      	movs	r2, #1
 800a82c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2201      	movs	r2, #1
 800a834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2201      	movs	r2, #1
 800a83c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2201      	movs	r2, #1
 800a844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2201      	movs	r2, #1
 800a84c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2201      	movs	r2, #1
 800a854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2201      	movs	r2, #1
 800a85c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2201      	movs	r2, #1
 800a864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2201      	movs	r2, #1
 800a87c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2201      	movs	r2, #1
 800a884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a888:	2300      	movs	r3, #0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3708      	adds	r7, #8
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}

0800a892 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b084      	sub	sp, #16
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	68db      	ldr	r3, [r3, #12]
 800a8a0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	691b      	ldr	r3, [r3, #16]
 800a8a8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	f003 0302 	and.w	r3, r3, #2
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d020      	beq.n	800a8f6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f003 0302 	and.w	r3, r3, #2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d01b      	beq.n	800a8f6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f06f 0202 	mvn.w	r2, #2
 800a8c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	699b      	ldr	r3, [r3, #24]
 800a8d4:	f003 0303 	and.w	r3, r3, #3
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d003      	beq.n	800a8e4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 f93b 	bl	800ab58 <HAL_TIM_IC_CaptureCallback>
 800a8e2:	e005      	b.n	800a8f0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f000 f92d 	bl	800ab44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f93e 	bl	800ab6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	f003 0304 	and.w	r3, r3, #4
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d020      	beq.n	800a942 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f003 0304 	and.w	r3, r3, #4
 800a906:	2b00      	cmp	r3, #0
 800a908:	d01b      	beq.n	800a942 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f06f 0204 	mvn.w	r2, #4
 800a912:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2202      	movs	r2, #2
 800a918:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	699b      	ldr	r3, [r3, #24]
 800a920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a924:	2b00      	cmp	r3, #0
 800a926:	d003      	beq.n	800a930 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 f915 	bl	800ab58 <HAL_TIM_IC_CaptureCallback>
 800a92e:	e005      	b.n	800a93c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f000 f907 	bl	800ab44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f000 f918 	bl	800ab6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2200      	movs	r2, #0
 800a940:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	f003 0308 	and.w	r3, r3, #8
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d020      	beq.n	800a98e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f003 0308 	and.w	r3, r3, #8
 800a952:	2b00      	cmp	r3, #0
 800a954:	d01b      	beq.n	800a98e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f06f 0208 	mvn.w	r2, #8
 800a95e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2204      	movs	r2, #4
 800a964:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	69db      	ldr	r3, [r3, #28]
 800a96c:	f003 0303 	and.w	r3, r3, #3
 800a970:	2b00      	cmp	r3, #0
 800a972:	d003      	beq.n	800a97c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f000 f8ef 	bl	800ab58 <HAL_TIM_IC_CaptureCallback>
 800a97a:	e005      	b.n	800a988 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f8e1 	bl	800ab44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 f8f2 	bl	800ab6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	f003 0310 	and.w	r3, r3, #16
 800a994:	2b00      	cmp	r3, #0
 800a996:	d020      	beq.n	800a9da <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f003 0310 	and.w	r3, r3, #16
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d01b      	beq.n	800a9da <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f06f 0210 	mvn.w	r2, #16
 800a9aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2208      	movs	r2, #8
 800a9b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	69db      	ldr	r3, [r3, #28]
 800a9b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d003      	beq.n	800a9c8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 f8c9 	bl	800ab58 <HAL_TIM_IC_CaptureCallback>
 800a9c6:	e005      	b.n	800a9d4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 f8bb 	bl	800ab44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f8cc 	bl	800ab6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	f003 0301 	and.w	r3, r3, #1
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d00c      	beq.n	800a9fe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f003 0301 	and.w	r3, r3, #1
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d007      	beq.n	800a9fe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f06f 0201 	mvn.w	r2, #1
 800a9f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	f000 f899 	bl	800ab30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d104      	bne.n	800aa12 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d00c      	beq.n	800aa2c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d007      	beq.n	800aa2c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800aa24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 f9be 	bl	800ada8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d00c      	beq.n	800aa50 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d007      	beq.n	800aa50 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800aa48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f000 f9b6 	bl	800adbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d00c      	beq.n	800aa74 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d007      	beq.n	800aa74 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aa6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 f886 	bl	800ab80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	f003 0320 	and.w	r3, r3, #32
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00c      	beq.n	800aa98 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	f003 0320 	and.w	r3, r3, #32
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d007      	beq.n	800aa98 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f06f 0220 	mvn.w	r2, #32
 800aa90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f97e 	bl	800ad94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00c      	beq.n	800aabc <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d007      	beq.n	800aabc <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800aab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 f98a 	bl	800add0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00c      	beq.n	800aae0 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d007      	beq.n	800aae0 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800aad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f000 f982 	bl	800ade4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d00c      	beq.n	800ab04 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d007      	beq.n	800ab04 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800aafc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f000 f97a 	bl	800adf8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d00c      	beq.n	800ab28 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d007      	beq.n	800ab28 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800ab20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f972 	bl	800ae0c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ab28:	bf00      	nop
 800ab2a:	3710      	adds	r7, #16
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}

0800ab30 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b083      	sub	sp, #12
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ab38:	bf00      	nop
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b083      	sub	sp, #12
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab4c:	bf00      	nop
 800ab4e:	370c      	adds	r7, #12
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	b083      	sub	sp, #12
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab60:	bf00      	nop
 800ab62:	370c      	adds	r7, #12
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr

0800ab6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab74:	bf00      	nop
 800ab76:	370c      	adds	r7, #12
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b083      	sub	sp, #12
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4a6b      	ldr	r2, [pc, #428]	@ (800ad54 <TIM_Base_SetConfig+0x1c0>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d02b      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4a6a      	ldr	r2, [pc, #424]	@ (800ad58 <TIM_Base_SetConfig+0x1c4>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d027      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abba:	d023      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800abc2:	d01f      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a65      	ldr	r2, [pc, #404]	@ (800ad5c <TIM_Base_SetConfig+0x1c8>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d01b      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a64      	ldr	r2, [pc, #400]	@ (800ad60 <TIM_Base_SetConfig+0x1cc>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d017      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	4a63      	ldr	r2, [pc, #396]	@ (800ad64 <TIM_Base_SetConfig+0x1d0>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d013      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a62      	ldr	r2, [pc, #392]	@ (800ad68 <TIM_Base_SetConfig+0x1d4>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d00f      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	4a61      	ldr	r2, [pc, #388]	@ (800ad6c <TIM_Base_SetConfig+0x1d8>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d00b      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	4a60      	ldr	r2, [pc, #384]	@ (800ad70 <TIM_Base_SetConfig+0x1dc>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d007      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	4a5f      	ldr	r2, [pc, #380]	@ (800ad74 <TIM_Base_SetConfig+0x1e0>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d003      	beq.n	800ac04 <TIM_Base_SetConfig+0x70>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	4a5e      	ldr	r2, [pc, #376]	@ (800ad78 <TIM_Base_SetConfig+0x1e4>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d108      	bne.n	800ac16 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	68fa      	ldr	r2, [r7, #12]
 800ac12:	4313      	orrs	r3, r2
 800ac14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	4a4e      	ldr	r2, [pc, #312]	@ (800ad54 <TIM_Base_SetConfig+0x1c0>)
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d043      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4a4d      	ldr	r2, [pc, #308]	@ (800ad58 <TIM_Base_SetConfig+0x1c4>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d03f      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac2c:	d03b      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac34:	d037      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a48      	ldr	r2, [pc, #288]	@ (800ad5c <TIM_Base_SetConfig+0x1c8>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d033      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a47      	ldr	r2, [pc, #284]	@ (800ad60 <TIM_Base_SetConfig+0x1cc>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d02f      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a46      	ldr	r2, [pc, #280]	@ (800ad64 <TIM_Base_SetConfig+0x1d0>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d02b      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a45      	ldr	r2, [pc, #276]	@ (800ad68 <TIM_Base_SetConfig+0x1d4>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d027      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a44      	ldr	r2, [pc, #272]	@ (800ad6c <TIM_Base_SetConfig+0x1d8>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d023      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	4a43      	ldr	r2, [pc, #268]	@ (800ad70 <TIM_Base_SetConfig+0x1dc>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d01f      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	4a42      	ldr	r2, [pc, #264]	@ (800ad74 <TIM_Base_SetConfig+0x1e0>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d01b      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	4a41      	ldr	r2, [pc, #260]	@ (800ad78 <TIM_Base_SetConfig+0x1e4>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d017      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	4a40      	ldr	r2, [pc, #256]	@ (800ad7c <TIM_Base_SetConfig+0x1e8>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d013      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	4a3f      	ldr	r2, [pc, #252]	@ (800ad80 <TIM_Base_SetConfig+0x1ec>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d00f      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	4a3e      	ldr	r2, [pc, #248]	@ (800ad84 <TIM_Base_SetConfig+0x1f0>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d00b      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	4a3d      	ldr	r2, [pc, #244]	@ (800ad88 <TIM_Base_SetConfig+0x1f4>)
 800ac92:	4293      	cmp	r3, r2
 800ac94:	d007      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	4a3c      	ldr	r2, [pc, #240]	@ (800ad8c <TIM_Base_SetConfig+0x1f8>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d003      	beq.n	800aca6 <TIM_Base_SetConfig+0x112>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	4a3b      	ldr	r2, [pc, #236]	@ (800ad90 <TIM_Base_SetConfig+0x1fc>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d108      	bne.n	800acb8 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800acac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	68db      	ldr	r3, [r3, #12]
 800acb2:	68fa      	ldr	r2, [r7, #12]
 800acb4:	4313      	orrs	r3, r2
 800acb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	695b      	ldr	r3, [r3, #20]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	689a      	ldr	r2, [r3, #8]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a1e      	ldr	r2, [pc, #120]	@ (800ad54 <TIM_Base_SetConfig+0x1c0>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d023      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a1d      	ldr	r2, [pc, #116]	@ (800ad58 <TIM_Base_SetConfig+0x1c4>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d01f      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	4a22      	ldr	r2, [pc, #136]	@ (800ad74 <TIM_Base_SetConfig+0x1e0>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d01b      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a21      	ldr	r2, [pc, #132]	@ (800ad78 <TIM_Base_SetConfig+0x1e4>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d017      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a20      	ldr	r2, [pc, #128]	@ (800ad7c <TIM_Base_SetConfig+0x1e8>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d013      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	4a1f      	ldr	r2, [pc, #124]	@ (800ad80 <TIM_Base_SetConfig+0x1ec>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d00f      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	4a1e      	ldr	r2, [pc, #120]	@ (800ad84 <TIM_Base_SetConfig+0x1f0>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d00b      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4a1d      	ldr	r2, [pc, #116]	@ (800ad88 <TIM_Base_SetConfig+0x1f4>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d007      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	4a1c      	ldr	r2, [pc, #112]	@ (800ad8c <TIM_Base_SetConfig+0x1f8>)
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d003      	beq.n	800ad26 <TIM_Base_SetConfig+0x192>
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4a1b      	ldr	r2, [pc, #108]	@ (800ad90 <TIM_Base_SetConfig+0x1fc>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d103      	bne.n	800ad2e <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	691a      	ldr	r2, [r3, #16]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f043 0204 	orr.w	r2, r3, #4
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	68fa      	ldr	r2, [r7, #12]
 800ad44:	601a      	str	r2, [r3, #0]
}
 800ad46:	bf00      	nop
 800ad48:	3714      	adds	r7, #20
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad50:	4770      	bx	lr
 800ad52:	bf00      	nop
 800ad54:	40012c00 	.word	0x40012c00
 800ad58:	50012c00 	.word	0x50012c00
 800ad5c:	40000400 	.word	0x40000400
 800ad60:	50000400 	.word	0x50000400
 800ad64:	40000800 	.word	0x40000800
 800ad68:	50000800 	.word	0x50000800
 800ad6c:	40000c00 	.word	0x40000c00
 800ad70:	50000c00 	.word	0x50000c00
 800ad74:	40013400 	.word	0x40013400
 800ad78:	50013400 	.word	0x50013400
 800ad7c:	40014000 	.word	0x40014000
 800ad80:	50014000 	.word	0x50014000
 800ad84:	40014400 	.word	0x40014400
 800ad88:	50014400 	.word	0x50014400
 800ad8c:	40014800 	.word	0x40014800
 800ad90:	50014800 	.word	0x50014800

0800ad94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ad94:	b480      	push	{r7}
 800ad96:	b083      	sub	sp, #12
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ad9c:	bf00      	nop
 800ad9e:	370c      	adds	r7, #12
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr

0800ada8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b083      	sub	sp, #12
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800adb0:	bf00      	nop
 800adb2:	370c      	adds	r7, #12
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800adbc:	b480      	push	{r7}
 800adbe:	b083      	sub	sp, #12
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800adc4:	bf00      	nop
 800adc6:	370c      	adds	r7, #12
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr

0800add0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800add0:	b480      	push	{r7}
 800add2:	b083      	sub	sp, #12
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800add8:	bf00      	nop
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800adec:	bf00      	nop
 800adee:	370c      	adds	r7, #12
 800adf0:	46bd      	mov	sp, r7
 800adf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf6:	4770      	bx	lr

0800adf8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800adf8:	b480      	push	{r7}
 800adfa:	b083      	sub	sp, #12
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ae00:	bf00      	nop
 800ae02:	370c      	adds	r7, #12
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b083      	sub	sp, #12
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ae14:	bf00      	nop
 800ae16:	370c      	adds	r7, #12
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1e:	4770      	bx	lr

0800ae20 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b084      	sub	sp, #16
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	7818      	ldrb	r0, [r3, #0]
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ae3a:	b299      	uxth	r1, r3
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	78db      	ldrb	r3, [r3, #3]
 800ae40:	461a      	mov	r2, r3
 800ae42:	f7f5 fba5 	bl	8000590 <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 800ae46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3710      	adds	r7, #16
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b084      	sub	sp, #16
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800ae58:	2300      	movs	r3, #0
 800ae5a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	7818      	ldrb	r0, [r3, #0]
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ae6a:	b299      	uxth	r1, r3
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	78db      	ldrb	r3, [r3, #3]
 800ae70:	461a      	mov	r2, r3
 800ae72:	f000 ffca 	bl	800be0a <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 800ae76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3710      	adds	r7, #16
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 800ae80:	b590      	push	{r4, r7, lr}
 800ae82:	b087      	sub	sp, #28
 800ae84:	af02      	add	r7, sp, #8
 800ae86:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	7818      	ldrb	r0, [r3, #0]
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ae9a:	b299      	uxth	r1, r3
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	78da      	ldrb	r2, [r3, #3]
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	889b      	ldrh	r3, [r3, #4]
 800aea4:	b29c      	uxth	r4, r3
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	88db      	ldrh	r3, [r3, #6]
 800aeaa:	b29b      	uxth	r3, r3
 800aeac:	9300      	str	r3, [sp, #0]
 800aeae:	4623      	mov	r3, r4
 800aeb0:	f000 ffba 	bl	800be28 <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	3714      	adds	r7, #20
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd90      	pop	{r4, r7, pc}

0800aebe <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 800aebe:	b580      	push	{r7, lr}
 800aec0:	b084      	sub	sp, #16
 800aec2:	af00      	add	r7, sp, #0
 800aec4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800aec6:	2300      	movs	r3, #0
 800aec8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	4618      	mov	r0, r3
 800aed4:	f000 ffbc 	bl	800be50 <hci_hardware_error_event>

  return status;
 800aed8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3710      	adds	r7, #16
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b0a6      	sub	sp, #152	@ 0x98
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800aeea:	2300      	movs	r3, #0
 800aeec:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 1;
 800aef6:	2301      	movs	r3, #1
 800aef8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800aefc:	2300      	movs	r3, #0
 800aefe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800af02:	e02e      	b.n	800af62 <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 800af04:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800af08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	4413      	add	r3, r2
 800af10:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800af14:	b29a      	uxth	r2, r3
 800af16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af1a:	009b      	lsls	r3, r3, #2
 800af1c:	3398      	adds	r3, #152	@ 0x98
 800af1e:	443b      	add	r3, r7
 800af20:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800af24:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800af28:	3302      	adds	r3, #2
 800af2a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 800af2e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800af32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af36:	009b      	lsls	r3, r3, #2
 800af38:	4413      	add	r3, r2
 800af3a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800af3e:	b29a      	uxth	r2, r3
 800af40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af44:	009b      	lsls	r3, r3, #2
 800af46:	3398      	adds	r3, #152	@ 0x98
 800af48:	443b      	add	r3, r7
 800af4a:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800af4e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800af52:	3302      	adds	r3, #2
 800af54:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800af58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af5c:	3301      	adds	r3, #1
 800af5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800af62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af66:	781b      	ldrb	r3, [r3, #0]
 800af68:	461a      	mov	r2, r3
 800af6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800af6e:	4293      	cmp	r3, r2
 800af70:	dbc8      	blt.n	800af04 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 800af72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	f107 0208 	add.w	r2, r7, #8
 800af7c:	4611      	mov	r1, r2
 800af7e:	4618      	mov	r0, r3
 800af80:	f000 ff71 	bl	800be66 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 800af84:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3798      	adds	r7, #152	@ 0x98
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b084      	sub	sp, #16
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800af98:	2300      	movs	r3, #0
 800af9a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	4618      	mov	r0, r3
 800afa6:	f000 ff6a 	bl	800be7e <hci_data_buffer_overflow_event>

  return status;
 800afaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800afbc:	2300      	movs	r3, #0
 800afbe:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	781a      	ldrb	r2, [r3, #0]
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800afce:	b29b      	uxth	r3, r3
 800afd0:	4619      	mov	r1, r3
 800afd2:	4610      	mov	r0, r2
 800afd4:	f000 ff5e 	bl	800be94 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 800afd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b084      	sub	sp, #16
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800afea:	2300      	movs	r3, #0
 800afec:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	4618      	mov	r0, r3
 800aff8:	f001 f9b8 	bl	800c36c <aci_blue_initialized_event>

  return status;
 800affc:	7bfb      	ldrb	r3, [r7, #15]
}
 800affe:	4618      	mov	r0, r3
 800b000:	3710      	adds	r7, #16
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}

0800b006 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 800b006:	b580      	push	{r7, lr}
 800b008:	b084      	sub	sp, #16
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b00e:	2300      	movs	r3, #0
 800b010:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	4618      	mov	r0, r3
 800b01a:	f001 f9b2 	bl	800c382 <aci_blue_events_lost_event>

  return status;
 800b01e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b020:	4618      	mov	r0, r3
 800b022:	3710      	adds	r7, #16
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 800b028:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b02c:	b08d      	sub	sp, #52	@ 0x34
 800b02e:	af08      	add	r7, sp, #32
 800b030:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b032:	2300      	movs	r3, #0
 800b034:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	f893 c000 	ldrb.w	ip, [r3]
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	f8d3 e001 	ldr.w	lr, [r3, #1]
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	f8d3 8005 	ldr.w	r8, [r3, #5]
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	f8d3 9009 	ldr.w	r9, [r3, #9]
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	f8d3 300d 	ldr.w	r3, [r3, #13]
 800b058:	603b      	str	r3, [r7, #0]
 800b05a:	68ba      	ldr	r2, [r7, #8]
 800b05c:	f8d2 2011 	ldr.w	r2, [r2, #17]
 800b060:	68b9      	ldr	r1, [r7, #8]
 800b062:	f8d1 1015 	ldr.w	r1, [r1, #21]
 800b066:	68b8      	ldr	r0, [r7, #8]
 800b068:	f8d0 0019 	ldr.w	r0, [r0, #25]
 800b06c:	68bc      	ldr	r4, [r7, #8]
 800b06e:	f8d4 401d 	ldr.w	r4, [r4, #29]
 800b072:	68bd      	ldr	r5, [r7, #8]
 800b074:	f8d5 5021 	ldr.w	r5, [r5, #33]	@ 0x21
 800b078:	68be      	ldr	r6, [r7, #8]
 800b07a:	f896 6025 	ldrb.w	r6, [r6, #37]	@ 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	3326      	adds	r3, #38	@ 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 800b082:	9307      	str	r3, [sp, #28]
 800b084:	9606      	str	r6, [sp, #24]
 800b086:	9505      	str	r5, [sp, #20]
 800b088:	9404      	str	r4, [sp, #16]
 800b08a:	9003      	str	r0, [sp, #12]
 800b08c:	9102      	str	r1, [sp, #8]
 800b08e:	9201      	str	r2, [sp, #4]
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	9300      	str	r3, [sp, #0]
 800b094:	464b      	mov	r3, r9
 800b096:	4642      	mov	r2, r8
 800b098:	4671      	mov	r1, lr
 800b09a:	4660      	mov	r0, ip
 800b09c:	f001 f97b 	bl	800c396 <aci_blue_crash_info_event>

  return status;
 800b0a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3714      	adds	r7, #20
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800b0ac <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	7818      	ldrb	r0, [r3, #0]
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	7859      	ldrb	r1, [r3, #1]
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	f001 f971 	bl	800c3b2 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 800b0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3710      	adds	r7, #16
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}

0800b0da <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 800b0da:	b580      	push	{r7, lr}
 800b0dc:	b084      	sub	sp, #16
 800b0de:	af00      	add	r7, sp, #0
 800b0e0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	f993 0000 	ldrsb.w	r0, [r3]
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 800b0f8:	461a      	mov	r2, r3
 800b0fa:	f001 f968 	bl	800c3ce <aci_hal_scan_req_report_event>

  return status;
 800b0fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b100:	4618      	mov	r0, r3
 800b102:	3710      	adds	r7, #16
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b084      	sub	sp, #16
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b110:	2300      	movs	r3, #0
 800b112:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	7818      	ldrb	r0, [r3, #0]
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800b124:	461a      	mov	r2, r3
 800b126:	f001 f960 	bl	800c3ea <aci_hal_fw_error_event>

  return status;
 800b12a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3710      	adds	r7, #16
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b13c:	2300      	movs	r3, #0
 800b13e:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 800b140:	f000 ff3e 	bl	800bfc0 <aci_gap_limited_discoverable_event>

  return status;
 800b144:	7bfb      	ldrb	r3, [r7, #15]
}
 800b146:	4618      	mov	r0, r3
 800b148:	3710      	adds	r7, #16
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}

0800b14e <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 800b14e:	b580      	push	{r7, lr}
 800b150:	b084      	sub	sp, #16
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b156:	2300      	movs	r3, #0
 800b158:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	881b      	ldrh	r3, [r3, #0]
 800b162:	b298      	uxth	r0, r3
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	7899      	ldrb	r1, [r3, #2]
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	78db      	ldrb	r3, [r3, #3]
 800b16c:	461a      	mov	r2, r3
 800b16e:	f7f5 fa7b 	bl	8000668 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 800b172:	7bfb      	ldrb	r3, [r7, #15]
}
 800b174:	4618      	mov	r0, r3
 800b176:	3710      	adds	r7, #16
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd80      	pop	{r7, pc}

0800b17c <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b084      	sub	sp, #16
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b184:	2300      	movs	r3, #0
 800b186:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	881b      	ldrh	r3, [r3, #0]
 800b190:	b29b      	uxth	r3, r3
 800b192:	4618      	mov	r0, r3
 800b194:	f7f5 fa52 	bl	800063c <aci_gap_pass_key_req_event>

  return status;
 800b198:	7bfb      	ldrb	r3, [r7, #15]
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3710      	adds	r7, #16
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}

0800b1a2 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 800b1a2:	b580      	push	{r7, lr}
 800b1a4:	b084      	sub	sp, #16
 800b1a6:	af00      	add	r7, sp, #0
 800b1a8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	881b      	ldrh	r3, [r3, #0]
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f000 ff08 	bl	800bfce <aci_gap_authorization_req_event>

  return status;
 800b1be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3710      	adds	r7, #16
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 800b1d4:	f000 ff06 	bl	800bfe4 <aci_gap_slave_security_initiated_event>

  return status;
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}

0800b1e2 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 800b1e2:	b580      	push	{r7, lr}
 800b1e4:	b084      	sub	sp, #16
 800b1e6:	af00      	add	r7, sp, #0
 800b1e8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 800b1ee:	f000 ff00 	bl	800bff2 <aci_gap_bond_lost_event>

  return status;
 800b1f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3710      	adds	r7, #16
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b204:	2300      	movs	r3, #0
 800b206:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	7818      	ldrb	r0, [r3, #0]
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	7859      	ldrb	r1, [r3, #1]
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800b21c:	f000 fef0 	bl	800c000 <aci_gap_proc_complete_event>

  return status;
 800b220:	7bfb      	ldrb	r3, [r7, #15]
}
 800b222:	4618      	mov	r0, r3
 800b224:	3710      	adds	r7, #16
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}

0800b22a <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 800b22a:	b580      	push	{r7, lr}
 800b22c:	b084      	sub	sp, #16
 800b22e:	af00      	add	r7, sp, #0
 800b230:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b232:	2300      	movs	r3, #0
 800b234:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	881b      	ldrh	r3, [r3, #0]
 800b23e:	b29b      	uxth	r3, r3
 800b240:	4618      	mov	r0, r3
 800b242:	f000 feed 	bl	800c020 <aci_gap_addr_not_resolved_event>

  return status;
 800b246:	7bfb      	ldrb	r3, [r7, #15]
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3710      	adds	r7, #16
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b258:	2300      	movs	r3, #0
 800b25a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	881b      	ldrh	r3, [r3, #0]
 800b264:	b29a      	uxth	r2, r3
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800b26c:	4619      	mov	r1, r3
 800b26e:	4610      	mov	r0, r2
 800b270:	f000 fee1 	bl	800c036 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 800b274:	7bfb      	ldrb	r3, [r7, #15]
}
 800b276:	4618      	mov	r0, r3
 800b278:	3710      	adds	r7, #16
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}

0800b27e <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 800b27e:	b580      	push	{r7, lr}
 800b280:	b084      	sub	sp, #16
 800b282:	af00      	add	r7, sp, #0
 800b284:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b286:	2300      	movs	r3, #0
 800b288:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	881b      	ldrh	r3, [r3, #0]
 800b292:	b29a      	uxth	r2, r3
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	789b      	ldrb	r3, [r3, #2]
 800b298:	4619      	mov	r1, r3
 800b29a:	4610      	mov	r0, r2
 800b29c:	f000 fed7 	bl	800c04e <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 800b2a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3710      	adds	r7, #16
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}

0800b2aa <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 800b2aa:	b580      	push	{r7, lr}
 800b2ac:	b084      	sub	sp, #16
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	881b      	ldrh	r3, [r3, #0]
 800b2be:	b29a      	uxth	r2, r3
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	885b      	ldrh	r3, [r3, #2]
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	4619      	mov	r1, r3
 800b2c8:	4610      	mov	r0, r2
 800b2ca:	f001 f80b 	bl	800c2e4 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 800b2ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3710      	adds	r7, #16
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	881b      	ldrh	r3, [r3, #0]
 800b2ec:	b298      	uxth	r0, r3
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	f001 f802 	bl	800c300 <aci_l2cap_proc_timeout_event>

  return status;
 800b2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3710      	adds	r7, #16
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}

0800b306 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 800b306:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b308:	b089      	sub	sp, #36	@ 0x24
 800b30a:	af04      	add	r7, sp, #16
 800b30c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b30e:	2300      	movs	r3, #0
 800b310:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	881b      	ldrh	r3, [r3, #0]
 800b31a:	b298      	uxth	r0, r3
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	789c      	ldrb	r4, [r3, #2]
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b326:	b29d      	uxth	r5, r3
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800b32e:	b29e      	uxth	r6, r3
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800b336:	b29b      	uxth	r3, r3
 800b338:	68ba      	ldr	r2, [r7, #8]
 800b33a:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800b33e:	b292      	uxth	r2, r2
 800b340:	68b9      	ldr	r1, [r7, #8]
 800b342:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 800b346:	b289      	uxth	r1, r1
 800b348:	9102      	str	r1, [sp, #8]
 800b34a:	9201      	str	r2, [sp, #4]
 800b34c:	9300      	str	r3, [sp, #0]
 800b34e:	4633      	mov	r3, r6
 800b350:	462a      	mov	r2, r5
 800b352:	4621      	mov	r1, r4
 800b354:	f000 ffe2 	bl	800c31c <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 800b358:	7bfb      	ldrb	r3, [r7, #15]
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	3714      	adds	r7, #20
 800b35e:	46bd      	mov	sp, r7
 800b360:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b362 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 800b362:	b590      	push	{r4, r7, lr}
 800b364:	b087      	sub	sp, #28
 800b366:	af02      	add	r7, sp, #8
 800b368:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b36a:	2300      	movs	r3, #0
 800b36c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	881b      	ldrh	r3, [r3, #0]
 800b376:	b298      	uxth	r0, r3
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	7899      	ldrb	r1, [r3, #2]
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b382:	b29a      	uxth	r2, r3
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800b38c:	9300      	str	r3, [sp, #0]
 800b38e:	4623      	mov	r3, r4
 800b390:	f000 ffd8 	bl	800c344 <aci_l2cap_command_reject_event>

  return status;
 800b394:	7bfb      	ldrb	r3, [r7, #15]
}
 800b396:	4618      	mov	r0, r3
 800b398:	3714      	adds	r7, #20
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd90      	pop	{r4, r7, pc}

0800b39e <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 800b39e:	b590      	push	{r4, r7, lr}
 800b3a0:	b087      	sub	sp, #28
 800b3a2:	af02      	add	r7, sp, #8
 800b3a4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	881b      	ldrh	r3, [r3, #0]
 800b3b2:	b298      	uxth	r0, r3
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	885b      	ldrh	r3, [r3, #2]
 800b3b8:	b299      	uxth	r1, r3
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	889b      	ldrh	r3, [r3, #4]
 800b3be:	b29a      	uxth	r2, r3
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	88db      	ldrh	r3, [r3, #6]
 800b3c4:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	4623      	mov	r3, r4
 800b3ce:	f7f5 f918 	bl	8000602 <aci_gatt_attribute_modified_event>

  return status;
 800b3d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3714      	adds	r7, #20
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd90      	pop	{r4, r7, pc}

0800b3dc <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b084      	sub	sp, #16
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	881b      	ldrh	r3, [r3, #0]
 800b3f0:	b29b      	uxth	r3, r3
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f000 fe39 	bl	800c06a <aci_gatt_proc_timeout_event>

  return status;
 800b3f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3710      	adds	r7, #16
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}

0800b402 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 800b402:	b580      	push	{r7, lr}
 800b404:	b084      	sub	sp, #16
 800b406:	af00      	add	r7, sp, #0
 800b408:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b40a:	2300      	movs	r3, #0
 800b40c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	881b      	ldrh	r3, [r3, #0]
 800b416:	b29a      	uxth	r2, r3
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	885b      	ldrh	r3, [r3, #2]
 800b41c:	b29b      	uxth	r3, r3
 800b41e:	4619      	mov	r1, r3
 800b420:	4610      	mov	r0, r2
 800b422:	f000 fe2d 	bl	800c080 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 800b426:	7bfb      	ldrb	r3, [r7, #15]
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3710      	adds	r7, #16
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b438:	2300      	movs	r3, #0
 800b43a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	881b      	ldrh	r3, [r3, #0]
 800b444:	b298      	uxth	r0, r3
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	7899      	ldrb	r1, [r3, #2]
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800b452:	f000 fe23 	bl	800c09c <aci_att_find_info_resp_event>

  return status;
 800b456:	7bfb      	ldrb	r3, [r7, #15]
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3710      	adds	r7, #16
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}

0800b460 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b0a6      	sub	sp, #152	@ 0x98
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b468:	2300      	movs	r3, #0
 800b46a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 3;
 800b474:	2303      	movs	r3, #3
 800b476:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800b47a:	2300      	movs	r3, #0
 800b47c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b480:	e02e      	b.n	800b4e0 <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 800b482:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b486:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	4413      	add	r3, r2
 800b48e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b492:	b29a      	uxth	r2, r3
 800b494:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b498:	009b      	lsls	r3, r3, #2
 800b49a:	3398      	adds	r3, #152	@ 0x98
 800b49c:	443b      	add	r3, r7
 800b49e:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800b4a2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800b4a6:	3302      	adds	r3, #2
 800b4a8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 800b4ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b4b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	4413      	add	r3, r2
 800b4b8:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800b4bc:	b29a      	uxth	r2, r3
 800b4be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	3398      	adds	r3, #152	@ 0x98
 800b4c6:	443b      	add	r3, r7
 800b4c8:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800b4cc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800b4d0:	3302      	adds	r3, #2
 800b4d2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800b4d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b4da:	3301      	adds	r3, #1
 800b4dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b4e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b4e4:	789b      	ldrb	r3, [r3, #2]
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	dbc8      	blt.n	800b482 <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 800b4f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b4f4:	881b      	ldrh	r3, [r3, #0]
 800b4f6:	b298      	uxth	r0, r3
 800b4f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b4fc:	789b      	ldrb	r3, [r3, #2]
 800b4fe:	f107 0208 	add.w	r2, r7, #8
 800b502:	4619      	mov	r1, r3
 800b504:	f000 fdda 	bl	800c0bc <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 800b508:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3798      	adds	r7, #152	@ 0x98
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b084      	sub	sp, #16
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b51c:	2300      	movs	r3, #0
 800b51e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	881b      	ldrh	r3, [r3, #0]
 800b528:	b298      	uxth	r0, r3
 800b52a:	68bb      	ldr	r3, [r7, #8]
 800b52c:	7899      	ldrb	r1, [r3, #2]
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800b536:	f000 fdcf 	bl	800c0d8 <aci_att_read_by_type_resp_event>

  return status;
 800b53a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	3710      	adds	r7, #16
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}

0800b544 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b084      	sub	sp, #16
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b54c:	2300      	movs	r3, #0
 800b54e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	881b      	ldrh	r3, [r3, #0]
 800b558:	b298      	uxth	r0, r3
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 800b562:	461a      	mov	r2, r3
 800b564:	f000 fdc8 	bl	800c0f8 <aci_att_read_resp_event>

  return status;
 800b568:	7bfb      	ldrb	r3, [r7, #15]
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}

0800b572 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 800b572:	b580      	push	{r7, lr}
 800b574:	b084      	sub	sp, #16
 800b576:	af00      	add	r7, sp, #0
 800b578:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b57a:	2300      	movs	r3, #0
 800b57c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	881b      	ldrh	r3, [r3, #0]
 800b586:	b298      	uxth	r0, r3
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800b590:	461a      	mov	r2, r3
 800b592:	f000 fdbf 	bl	800c114 <aci_att_read_blob_resp_event>

  return status;
 800b596:	7bfb      	ldrb	r3, [r7, #15]
}
 800b598:	4618      	mov	r0, r3
 800b59a:	3710      	adds	r7, #16
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	881b      	ldrh	r3, [r3, #0]
 800b5b4:	b298      	uxth	r0, r3
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800b5be:	461a      	mov	r2, r3
 800b5c0:	f000 fdb6 	bl	800c130 <aci_att_read_multiple_resp_event>

  return status;
 800b5c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}

0800b5ce <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 800b5ce:	b580      	push	{r7, lr}
 800b5d0:	b084      	sub	sp, #16
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	881b      	ldrh	r3, [r3, #0]
 800b5e2:	b298      	uxth	r0, r3
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	7899      	ldrb	r1, [r3, #2]
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800b5f0:	f000 fdac 	bl	800c14c <aci_att_read_by_group_type_resp_event>

  return status;
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3710      	adds	r7, #16
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}

0800b5fe <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 800b5fe:	b590      	push	{r4, r7, lr}
 800b600:	b087      	sub	sp, #28
 800b602:	af02      	add	r7, sp, #8
 800b604:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b606:	2300      	movs	r3, #0
 800b608:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	881b      	ldrh	r3, [r3, #0]
 800b612:	b298      	uxth	r0, r3
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	885b      	ldrh	r3, [r3, #2]
 800b618:	b299      	uxth	r1, r3
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	889b      	ldrh	r3, [r3, #4]
 800b61e:	b29a      	uxth	r2, r3
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800b628:	9300      	str	r3, [sp, #0]
 800b62a:	4623      	mov	r3, r4
 800b62c:	f000 fd9e 	bl	800c16c <aci_att_prepare_write_resp_event>

  return status;
 800b630:	7bfb      	ldrb	r3, [r7, #15]
}
 800b632:	4618      	mov	r0, r3
 800b634:	3714      	adds	r7, #20
 800b636:	46bd      	mov	sp, r7
 800b638:	bd90      	pop	{r4, r7, pc}

0800b63a <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 800b63a:	b580      	push	{r7, lr}
 800b63c:	b084      	sub	sp, #16
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b642:	2300      	movs	r3, #0
 800b644:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	881b      	ldrh	r3, [r3, #0]
 800b64e:	b29b      	uxth	r3, r3
 800b650:	4618      	mov	r0, r3
 800b652:	f000 fd9f 	bl	800c194 <aci_att_exec_write_resp_event>

  return status;
 800b656:	7bfb      	ldrb	r3, [r7, #15]
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3710      	adds	r7, #16
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b084      	sub	sp, #16
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b668:	2300      	movs	r3, #0
 800b66a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	881b      	ldrh	r3, [r3, #0]
 800b674:	b298      	uxth	r0, r3
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	885b      	ldrh	r3, [r3, #2]
 800b67a:	b299      	uxth	r1, r3
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 800b684:	f000 fd91 	bl	800c1aa <aci_gatt_indication_event>

  return status;
 800b688:	7bfb      	ldrb	r3, [r7, #15]
}
 800b68a:	4618      	mov	r0, r3
 800b68c:	3710      	adds	r7, #16
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}

0800b692 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 800b692:	b580      	push	{r7, lr}
 800b694:	b084      	sub	sp, #16
 800b696:	af00      	add	r7, sp, #0
 800b698:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b69a:	2300      	movs	r3, #0
 800b69c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	881b      	ldrh	r3, [r3, #0]
 800b6a6:	b298      	uxth	r0, r3
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	885b      	ldrh	r3, [r3, #2]
 800b6ac:	b299      	uxth	r1, r3
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 800b6b6:	f000 fd88 	bl	800c1ca <aci_gatt_notification_event>

  return status;
 800b6ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3710      	adds	r7, #16
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}

0800b6c4 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b084      	sub	sp, #16
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	881b      	ldrh	r3, [r3, #0]
 800b6d8:	b29a      	uxth	r2, r3
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	789b      	ldrb	r3, [r3, #2]
 800b6de:	4619      	mov	r1, r3
 800b6e0:	4610      	mov	r0, r2
 800b6e2:	f000 fd82 	bl	800c1ea <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 800b6e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3710      	adds	r7, #16
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}

0800b6f0 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b084      	sub	sp, #16
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	881b      	ldrh	r3, [r3, #0]
 800b704:	b298      	uxth	r0, r3
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	7899      	ldrb	r1, [r3, #2]
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b710:	b29a      	uxth	r2, r3
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	795b      	ldrb	r3, [r3, #5]
 800b716:	f000 fd76 	bl	800c206 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 800b71a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3710      	adds	r7, #16
 800b720:	46bd      	mov	sp, r7
 800b722:	bd80      	pop	{r7, pc}

0800b724 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b084      	sub	sp, #16
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b72c:	2300      	movs	r3, #0
 800b72e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	881b      	ldrh	r3, [r3, #0]
 800b738:	b298      	uxth	r0, r3
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	885b      	ldrh	r3, [r3, #2]
 800b73e:	b299      	uxth	r1, r3
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800b748:	f000 fd71 	bl	800c22e <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3710      	adds	r7, #16
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}

0800b756 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 800b756:	b580      	push	{r7, lr}
 800b758:	b084      	sub	sp, #16
 800b75a:	af00      	add	r7, sp, #0
 800b75c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b75e:	2300      	movs	r3, #0
 800b760:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	881b      	ldrh	r3, [r3, #0]
 800b76a:	b298      	uxth	r0, r3
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	885b      	ldrh	r3, [r3, #2]
 800b770:	b299      	uxth	r1, r3
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800b77a:	f000 fd68 	bl	800c24e <aci_gatt_write_permit_req_event>

  return status;
 800b77e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b780:	4618      	mov	r0, r3
 800b782:	3710      	adds	r7, #16
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b084      	sub	sp, #16
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b790:	2300      	movs	r3, #0
 800b792:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	881b      	ldrh	r3, [r3, #0]
 800b79c:	b298      	uxth	r0, r3
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	885b      	ldrh	r3, [r3, #2]
 800b7a2:	b299      	uxth	r1, r3
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	889b      	ldrh	r3, [r3, #4]
 800b7a8:	b29b      	uxth	r3, r3
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	f7f4 ff18 	bl	80005e0 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 800b7b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	3710      	adds	r7, #16
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}

0800b7ba <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 800b7ba:	b580      	push	{r7, lr}
 800b7bc:	b0a6      	sub	sp, #152	@ 0x98
 800b7be:	af00      	add	r7, sp, #0
 800b7c0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 3;
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b7da:	e019      	b.n	800b810 <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 800b7dc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b7e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b7e4:	005b      	lsls	r3, r3, #1
 800b7e6:	4413      	add	r3, r2
 800b7e8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b7ec:	b29a      	uxth	r2, r3
 800b7ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b7f2:	005b      	lsls	r3, r3, #1
 800b7f4:	3398      	adds	r3, #152	@ 0x98
 800b7f6:	443b      	add	r3, r7
 800b7f8:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800b7fc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800b800:	3302      	adds	r3, #2
 800b802:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800b806:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b80a:	3301      	adds	r3, #1
 800b80c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b810:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b814:	789b      	ldrb	r3, [r3, #2]
 800b816:	461a      	mov	r2, r3
 800b818:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b81c:	4293      	cmp	r3, r2
 800b81e:	dbdd      	blt.n	800b7dc <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 800b820:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b824:	881b      	ldrh	r3, [r3, #0]
 800b826:	b298      	uxth	r0, r3
 800b828:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b82c:	789b      	ldrb	r3, [r3, #2]
 800b82e:	f107 0208 	add.w	r2, r7, #8
 800b832:	4619      	mov	r1, r3
 800b834:	f000 fd1b 	bl	800c26e <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 800b838:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800b83c:	4618      	mov	r0, r3
 800b83e:	3798      	adds	r7, #152	@ 0x98
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b84c:	2300      	movs	r3, #0
 800b84e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	881b      	ldrh	r3, [r3, #0]
 800b858:	b29a      	uxth	r2, r3
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	885b      	ldrh	r3, [r3, #2]
 800b85e:	b29b      	uxth	r3, r3
 800b860:	4619      	mov	r1, r3
 800b862:	4610      	mov	r0, r2
 800b864:	f000 fd11 	bl	800c28a <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 800b868:	7bfb      	ldrb	r3, [r7, #15]
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3710      	adds	r7, #16
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}

0800b872 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 800b872:	b580      	push	{r7, lr}
 800b874:	b084      	sub	sp, #16
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b87a:	2300      	movs	r3, #0
 800b87c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	881b      	ldrh	r3, [r3, #0]
 800b886:	b29b      	uxth	r3, r3
 800b888:	4618      	mov	r0, r3
 800b88a:	f000 fd0c 	bl	800c2a6 <aci_gatt_server_confirmation_event>

  return status;
 800b88e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b890:	4618      	mov	r0, r3
 800b892:	3710      	adds	r7, #16
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 800b898:	b590      	push	{r4, r7, lr}
 800b89a:	b087      	sub	sp, #28
 800b89c:	af02      	add	r7, sp, #8
 800b89e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	881b      	ldrh	r3, [r3, #0]
 800b8ac:	b298      	uxth	r0, r3
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	885b      	ldrh	r3, [r3, #2]
 800b8b2:	b299      	uxth	r1, r3
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	889b      	ldrh	r3, [r3, #4]
 800b8b8:	b29a      	uxth	r2, r3
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800b8c2:	9300      	str	r3, [sp, #0]
 800b8c4:	4623      	mov	r3, r4
 800b8c6:	f000 fcf9 	bl	800c2bc <aci_gatt_prepare_write_permit_req_event>

  return status;
 800b8ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3714      	adds	r7, #20
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd90      	pop	{r4, r7, pc}

0800b8d4 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 800b8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8d6:	b08b      	sub	sp, #44	@ 0x2c
 800b8d8:	af06      	add	r7, sp, #24
 800b8da:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	781d      	ldrb	r5, [r3, #0]
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b8ee:	b29e      	uxth	r6, r3
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	f893 c003 	ldrb.w	ip, [r3, #3]
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 800b900:	68ba      	ldr	r2, [r7, #8]
 800b902:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 800b906:	b292      	uxth	r2, r2
 800b908:	68b9      	ldr	r1, [r7, #8]
 800b90a:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 800b90e:	b289      	uxth	r1, r1
 800b910:	68b8      	ldr	r0, [r7, #8]
 800b912:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 800b916:	b280      	uxth	r0, r0
 800b918:	68bc      	ldr	r4, [r7, #8]
 800b91a:	7c64      	ldrb	r4, [r4, #17]
 800b91c:	9404      	str	r4, [sp, #16]
 800b91e:	9003      	str	r0, [sp, #12]
 800b920:	9102      	str	r1, [sp, #8]
 800b922:	9201      	str	r2, [sp, #4]
 800b924:	9300      	str	r3, [sp, #0]
 800b926:	4673      	mov	r3, lr
 800b928:	4662      	mov	r2, ip
 800b92a:	4631      	mov	r1, r6
 800b92c:	4628      	mov	r0, r5
 800b92e:	f7f4 fe07 	bl	8000540 <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 800b932:	7bfb      	ldrb	r3, [r7, #15]
}
 800b934:	4618      	mov	r0, r3
 800b936:	3714      	adds	r7, #20
 800b938:	46bd      	mov	sp, r7
 800b93a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b93c <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b0a4      	sub	sp, #144	@ 0x90
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800b944:	2300      	movs	r3, #0
 800b946:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  uint8_t size = 1;
 800b950:	2301      	movs	r3, #1
 800b952:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800b956:	2300      	movs	r3, #0
 800b958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b95c:	e0b3      	b.n	800bac6 <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 800b95e:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800b962:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b966:	4613      	mov	r3, r2
 800b968:	009b      	lsls	r3, r3, #2
 800b96a:	4413      	add	r3, r2
 800b96c:	005b      	lsls	r3, r3, #1
 800b96e:	4413      	add	r3, r2
 800b970:	440b      	add	r3, r1
 800b972:	3301      	adds	r3, #1
 800b974:	7819      	ldrb	r1, [r3, #0]
 800b976:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b97a:	4613      	mov	r3, r2
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	009b      	lsls	r3, r3, #2
 800b982:	3390      	adds	r3, #144	@ 0x90
 800b984:	443b      	add	r3, r7
 800b986:	3b88      	subs	r3, #136	@ 0x88
 800b988:	460a      	mov	r2, r1
 800b98a:	701a      	strb	r2, [r3, #0]
    size += 1;
 800b98c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b990:	3301      	adds	r3, #1
 800b992:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 800b996:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800b99a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b99e:	4613      	mov	r3, r2
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	4413      	add	r3, r2
 800b9a4:	005b      	lsls	r3, r3, #1
 800b9a6:	4413      	add	r3, r2
 800b9a8:	440b      	add	r3, r1
 800b9aa:	3302      	adds	r3, #2
 800b9ac:	7819      	ldrb	r1, [r3, #0]
 800b9ae:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b9b2:	4613      	mov	r3, r2
 800b9b4:	009b      	lsls	r3, r3, #2
 800b9b6:	4413      	add	r3, r2
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	3390      	adds	r3, #144	@ 0x90
 800b9bc:	443b      	add	r3, r7
 800b9be:	3b87      	subs	r3, #135	@ 0x87
 800b9c0:	460a      	mov	r2, r1
 800b9c2:	701a      	strb	r2, [r3, #0]
    size += 1;
 800b9c4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 800b9ce:	f107 0108 	add.w	r1, r7, #8
 800b9d2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b9d6:	4613      	mov	r3, r2
 800b9d8:	009b      	lsls	r3, r3, #2
 800b9da:	4413      	add	r3, r2
 800b9dc:	009b      	lsls	r3, r3, #2
 800b9de:	440b      	add	r3, r1
 800b9e0:	1c98      	adds	r0, r3, #2
 800b9e2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b9e6:	4613      	mov	r3, r2
 800b9e8:	009b      	lsls	r3, r3, #2
 800b9ea:	4413      	add	r3, r2
 800b9ec:	005b      	lsls	r3, r3, #1
 800b9ee:	4413      	add	r3, r2
 800b9f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b9f4:	4413      	add	r3, r2
 800b9f6:	3303      	adds	r3, #3
 800b9f8:	2206      	movs	r2, #6
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	f002 faa6 	bl	800df4c <memcpy>
    size += 6;
 800ba00:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ba04:	3306      	adds	r3, #6
 800ba06:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800ba0a:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800ba0e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ba12:	4613      	mov	r3, r2
 800ba14:	009b      	lsls	r3, r3, #2
 800ba16:	4413      	add	r3, r2
 800ba18:	005b      	lsls	r3, r3, #1
 800ba1a:	4413      	add	r3, r2
 800ba1c:	440b      	add	r3, r1
 800ba1e:	3309      	adds	r3, #9
 800ba20:	7819      	ldrb	r1, [r3, #0]
 800ba22:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ba26:	4613      	mov	r3, r2
 800ba28:	009b      	lsls	r3, r3, #2
 800ba2a:	4413      	add	r3, r2
 800ba2c:	009b      	lsls	r3, r3, #2
 800ba2e:	3390      	adds	r3, #144	@ 0x90
 800ba30:	443b      	add	r3, r7
 800ba32:	3b80      	subs	r3, #128	@ 0x80
 800ba34:	460a      	mov	r2, r1
 800ba36:	701a      	strb	r2, [r3, #0]
    size += 1;
 800ba38:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ba3c:	3301      	adds	r3, #1
 800ba3e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 800ba42:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ba46:	4613      	mov	r3, r2
 800ba48:	009b      	lsls	r3, r3, #2
 800ba4a:	4413      	add	r3, r2
 800ba4c:	005b      	lsls	r3, r3, #1
 800ba4e:	4413      	add	r3, r2
 800ba50:	3308      	adds	r3, #8
 800ba52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ba56:	4413      	add	r3, r2
 800ba58:	1c99      	adds	r1, r3, #2
 800ba5a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ba5e:	4613      	mov	r3, r2
 800ba60:	009b      	lsls	r3, r3, #2
 800ba62:	4413      	add	r3, r2
 800ba64:	009b      	lsls	r3, r3, #2
 800ba66:	3390      	adds	r3, #144	@ 0x90
 800ba68:	443b      	add	r3, r7
 800ba6a:	3b7c      	subs	r3, #124	@ 0x7c
 800ba6c:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 800ba6e:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800ba72:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ba76:	4613      	mov	r3, r2
 800ba78:	009b      	lsls	r3, r3, #2
 800ba7a:	4413      	add	r3, r2
 800ba7c:	005b      	lsls	r3, r3, #1
 800ba7e:	4413      	add	r3, r2
 800ba80:	440b      	add	r3, r1
 800ba82:	3309      	adds	r3, #9
 800ba84:	781a      	ldrb	r2, [r3, #0]
 800ba86:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ba8a:	4413      	add	r3, r2
 800ba8c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 800ba90:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ba94:	687a      	ldr	r2, [r7, #4]
 800ba96:	4413      	add	r3, r2
 800ba98:	781b      	ldrb	r3, [r3, #0]
 800ba9a:	b259      	sxtb	r1, r3
 800ba9c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800baa0:	4613      	mov	r3, r2
 800baa2:	009b      	lsls	r3, r3, #2
 800baa4:	4413      	add	r3, r2
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	3390      	adds	r3, #144	@ 0x90
 800baaa:	443b      	add	r3, r7
 800baac:	3b78      	subs	r3, #120	@ 0x78
 800baae:	460a      	mov	r2, r1
 800bab0:	701a      	strb	r2, [r3, #0]
    size += 1;
 800bab2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800bab6:	3301      	adds	r3, #1
 800bab8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 800babc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bac0:	3301      	adds	r3, #1
 800bac2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bac6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	461a      	mov	r2, r3
 800bace:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bad2:	4293      	cmp	r3, r2
 800bad4:	f6ff af43 	blt.w	800b95e <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 800bad8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	f107 0208 	add.w	r2, r7, #8
 800bae2:	4611      	mov	r1, r2
 800bae4:	4618      	mov	r0, r3
 800bae6:	f000 f9e3 	bl	800beb0 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 800baea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3790      	adds	r7, #144	@ 0x90
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}

0800baf6 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 800baf6:	b590      	push	{r4, r7, lr}
 800baf8:	b087      	sub	sp, #28
 800bafa:	af02      	add	r7, sp, #8
 800bafc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bafe:	2300      	movs	r3, #0
 800bb00:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	7818      	ldrb	r0, [r3, #0]
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bb10:	b299      	uxth	r1, r3
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bb18:	b29a      	uxth	r2, r3
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800bb20:	b29c      	uxth	r4, r3
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800bb28:	b29b      	uxth	r3, r3
 800bb2a:	9300      	str	r3, [sp, #0]
 800bb2c:	4623      	mov	r3, r4
 800bb2e:	f000 f9cb 	bl	800bec8 <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 800bb32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3714      	adds	r7, #20
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd90      	pop	{r4, r7, pc}

0800bb3c <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b084      	sub	sp, #16
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bb44:	2300      	movs	r3, #0
 800bb46:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	7818      	ldrb	r0, [r3, #0]
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bb56:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800bb5c:	461a      	mov	r2, r3
 800bb5e:	f000 f9c7 	bl	800bef0 <hci_le_read_remote_used_features_complete_event>

  return status;
 800bb62:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3710      	adds	r7, #16
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b084      	sub	sp, #16
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bb74:	2300      	movs	r3, #0
 800bb76:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	881b      	ldrh	r3, [r3, #0]
 800bb80:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	895b      	ldrh	r3, [r3, #10]
 800bb8a:	b29b      	uxth	r3, r3
 800bb8c:	461a      	mov	r2, r3
 800bb8e:	f000 f9bd 	bl	800bf0c <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 800bb92:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 800bb9c:	b590      	push	{r4, r7, lr}
 800bb9e:	b087      	sub	sp, #28
 800bba0:	af02      	add	r7, sp, #8
 800bba2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bba4:	2300      	movs	r3, #0
 800bba6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	881b      	ldrh	r3, [r3, #0]
 800bbb0:	b298      	uxth	r0, r3
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	885b      	ldrh	r3, [r3, #2]
 800bbb6:	b299      	uxth	r1, r3
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	889b      	ldrh	r3, [r3, #4]
 800bbbc:	b29a      	uxth	r2, r3
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	88db      	ldrh	r3, [r3, #6]
 800bbc2:	b29c      	uxth	r4, r3
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	891b      	ldrh	r3, [r3, #8]
 800bbc8:	b29b      	uxth	r3, r3
 800bbca:	9300      	str	r3, [sp, #0]
 800bbcc:	4623      	mov	r3, r4
 800bbce:	f000 f9ab 	bl	800bf28 <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 800bbd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	3714      	adds	r7, #20
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd90      	pop	{r4, r7, pc}

0800bbdc <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b084      	sub	sp, #16
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	4610      	mov	r0, r2
 800bbf8:	f000 f9aa 	bl	800bf50 <hci_le_read_local_p256_public_key_complete_event>

  return status;
 800bbfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	3710      	adds	r7, #16
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}

0800bc06 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 800bc06:	b580      	push	{r7, lr}
 800bc08:	b084      	sub	sp, #16
 800bc0a:	af00      	add	r7, sp, #0
 800bc0c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800bc16:	68bb      	ldr	r3, [r7, #8]
 800bc18:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800bc1e:	4619      	mov	r1, r3
 800bc20:	4610      	mov	r0, r2
 800bc22:	f000 f9a1 	bl	800bf68 <hci_le_generate_dhkey_complete_event>

  return status;
 800bc26:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc28:	4618      	mov	r0, r3
 800bc2a:	3710      	adds	r7, #16
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	bd80      	pop	{r7, pc}

0800bc30 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800bc30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc34:	b08d      	sub	sp, #52	@ 0x34
 800bc36:	af08      	add	r7, sp, #32
 800bc38:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	f893 c000 	ldrb.w	ip, [r3]
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bc4e:	fa1f fe83 	uxth.w	lr, r3
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	f893 8003 	ldrb.w	r8, [r3, #3]
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 800bc62:	68ba      	ldr	r2, [r7, #8]
 800bc64:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 800bc66:	68b9      	ldr	r1, [r7, #8]
 800bc68:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800bc6a:	68b8      	ldr	r0, [r7, #8]
 800bc6c:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 800bc70:	b280      	uxth	r0, r0
 800bc72:	68bc      	ldr	r4, [r7, #8]
 800bc74:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 800bc78:	b2a4      	uxth	r4, r4
 800bc7a:	68bd      	ldr	r5, [r7, #8]
 800bc7c:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 800bc80:	b2ad      	uxth	r5, r5
 800bc82:	68be      	ldr	r6, [r7, #8]
 800bc84:	7f76      	ldrb	r6, [r6, #29]
 800bc86:	9606      	str	r6, [sp, #24]
 800bc88:	9505      	str	r5, [sp, #20]
 800bc8a:	9404      	str	r4, [sp, #16]
 800bc8c:	9003      	str	r0, [sp, #12]
 800bc8e:	9102      	str	r1, [sp, #8]
 800bc90:	9201      	str	r2, [sp, #4]
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	464b      	mov	r3, r9
 800bc96:	4642      	mov	r2, r8
 800bc98:	4671      	mov	r1, lr
 800bc9a:	4660      	mov	r0, ip
 800bc9c:	f000 f970 	bl	800bf80 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 800bca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3714      	adds	r7, #20
 800bca6:	46bd      	mov	sp, r7
 800bca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800bcac <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b0a6      	sub	sp, #152	@ 0x98
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 1;
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bccc:	e085      	b.n	800bdda <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 800bcce:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bcd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcd6:	011b      	lsls	r3, r3, #4
 800bcd8:	4413      	add	r3, r2
 800bcda:	3301      	adds	r3, #1
 800bcdc:	781a      	ldrb	r2, [r3, #0]
 800bcde:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bce2:	011b      	lsls	r3, r3, #4
 800bce4:	3398      	adds	r3, #152	@ 0x98
 800bce6:	443b      	add	r3, r7
 800bce8:	3b90      	subs	r3, #144	@ 0x90
 800bcea:	701a      	strb	r2, [r3, #0]
    size += 1;
 800bcec:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bcf0:	3301      	adds	r3, #1
 800bcf2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 800bcf6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bcfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcfe:	011b      	lsls	r3, r3, #4
 800bd00:	4413      	add	r3, r2
 800bd02:	3302      	adds	r3, #2
 800bd04:	781a      	ldrb	r2, [r3, #0]
 800bd06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd0a:	011b      	lsls	r3, r3, #4
 800bd0c:	3398      	adds	r3, #152	@ 0x98
 800bd0e:	443b      	add	r3, r7
 800bd10:	3b8f      	subs	r3, #143	@ 0x8f
 800bd12:	701a      	strb	r2, [r3, #0]
    size += 1;
 800bd14:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bd18:	3301      	adds	r3, #1
 800bd1a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800bd1e:	f107 0208 	add.w	r2, r7, #8
 800bd22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd26:	011b      	lsls	r3, r3, #4
 800bd28:	4413      	add	r3, r2
 800bd2a:	1c98      	adds	r0, r3, #2
 800bd2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd30:	011b      	lsls	r3, r3, #4
 800bd32:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bd36:	4413      	add	r3, r2
 800bd38:	3303      	adds	r3, #3
 800bd3a:	2206      	movs	r2, #6
 800bd3c:	4619      	mov	r1, r3
 800bd3e:	f002 f905 	bl	800df4c <memcpy>
    size += 6;
 800bd42:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bd46:	3306      	adds	r3, #6
 800bd48:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 800bd4c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bd50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd54:	011b      	lsls	r3, r3, #4
 800bd56:	4413      	add	r3, r2
 800bd58:	3309      	adds	r3, #9
 800bd5a:	781a      	ldrb	r2, [r3, #0]
 800bd5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd60:	011b      	lsls	r3, r3, #4
 800bd62:	3398      	adds	r3, #152	@ 0x98
 800bd64:	443b      	add	r3, r7
 800bd66:	3b88      	subs	r3, #136	@ 0x88
 800bd68:	701a      	strb	r2, [r3, #0]
    size += 1;
 800bd6a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bd6e:	3301      	adds	r3, #1
 800bd70:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 800bd74:	f107 0208 	add.w	r2, r7, #8
 800bd78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd7c:	011b      	lsls	r3, r3, #4
 800bd7e:	3308      	adds	r3, #8
 800bd80:	4413      	add	r3, r2
 800bd82:	1c58      	adds	r0, r3, #1
 800bd84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd88:	011b      	lsls	r3, r3, #4
 800bd8a:	3308      	adds	r3, #8
 800bd8c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bd90:	4413      	add	r3, r2
 800bd92:	3302      	adds	r3, #2
 800bd94:	2206      	movs	r2, #6
 800bd96:	4619      	mov	r1, r3
 800bd98:	f002 f8d8 	bl	800df4c <memcpy>
    size += 6;
 800bd9c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bda0:	3306      	adds	r3, #6
 800bda2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 800bda6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bdaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdae:	011b      	lsls	r3, r3, #4
 800bdb0:	4413      	add	r3, r2
 800bdb2:	3310      	adds	r3, #16
 800bdb4:	f993 2000 	ldrsb.w	r2, [r3]
 800bdb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdbc:	011b      	lsls	r3, r3, #4
 800bdbe:	3398      	adds	r3, #152	@ 0x98
 800bdc0:	443b      	add	r3, r7
 800bdc2:	3b81      	subs	r3, #129	@ 0x81
 800bdc4:	701a      	strb	r2, [r3, #0]
    size += 1;
 800bdc6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bdca:	3301      	adds	r3, #1
 800bdcc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 800bdd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdd4:	3301      	adds	r3, #1
 800bdd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bdda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bdde:	781b      	ldrb	r3, [r3, #0]
 800bde0:	461a      	mov	r2, r3
 800bde2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bde6:	4293      	cmp	r3, r2
 800bde8:	f6ff af71 	blt.w	800bcce <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 800bdec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	f107 0208 	add.w	r2, r7, #8
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f000 f8d5 	bl	800bfa8 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 800bdfe:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800be02:	4618      	mov	r0, r3
 800be04:	3798      	adds	r7, #152	@ 0x98
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 800be0a:	b480      	push	{r7}
 800be0c:	b083      	sub	sp, #12
 800be0e:	af00      	add	r7, sp, #0
 800be10:	4603      	mov	r3, r0
 800be12:	71fb      	strb	r3, [r7, #7]
 800be14:	460b      	mov	r3, r1
 800be16:	80bb      	strh	r3, [r7, #4]
 800be18:	4613      	mov	r3, r2
 800be1a:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 800be1c:	bf00      	nop
 800be1e:	370c      	adds	r7, #12
 800be20:	46bd      	mov	sp, r7
 800be22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be26:	4770      	bx	lr

0800be28 <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 800be28:	b490      	push	{r4, r7}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	4604      	mov	r4, r0
 800be30:	4608      	mov	r0, r1
 800be32:	4611      	mov	r1, r2
 800be34:	461a      	mov	r2, r3
 800be36:	4623      	mov	r3, r4
 800be38:	71fb      	strb	r3, [r7, #7]
 800be3a:	4603      	mov	r3, r0
 800be3c:	80bb      	strh	r3, [r7, #4]
 800be3e:	460b      	mov	r3, r1
 800be40:	71bb      	strb	r3, [r7, #6]
 800be42:	4613      	mov	r3, r2
 800be44:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 800be46:	bf00      	nop
 800be48:	3708      	adds	r7, #8
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bc90      	pop	{r4, r7}
 800be4e:	4770      	bx	lr

0800be50 <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 800be50:	b480      	push	{r7}
 800be52:	b083      	sub	sp, #12
 800be54:	af00      	add	r7, sp, #0
 800be56:	4603      	mov	r3, r0
 800be58:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 800be5a:	bf00      	nop
 800be5c:	370c      	adds	r7, #12
 800be5e:	46bd      	mov	sp, r7
 800be60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be64:	4770      	bx	lr

0800be66 <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 800be66:	b480      	push	{r7}
 800be68:	b083      	sub	sp, #12
 800be6a:	af00      	add	r7, sp, #0
 800be6c:	4603      	mov	r3, r0
 800be6e:	6039      	str	r1, [r7, #0]
 800be70:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 800be72:	bf00      	nop
 800be74:	370c      	adds	r7, #12
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr

0800be7e <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 800be7e:	b480      	push	{r7}
 800be80:	b083      	sub	sp, #12
 800be82:	af00      	add	r7, sp, #0
 800be84:	4603      	mov	r3, r0
 800be86:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 800be88:	bf00      	nop
 800be8a:	370c      	adds	r7, #12
 800be8c:	46bd      	mov	sp, r7
 800be8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be92:	4770      	bx	lr

0800be94 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 800be94:	b480      	push	{r7}
 800be96:	b083      	sub	sp, #12
 800be98:	af00      	add	r7, sp, #0
 800be9a:	4603      	mov	r3, r0
 800be9c:	460a      	mov	r2, r1
 800be9e:	71fb      	strb	r3, [r7, #7]
 800bea0:	4613      	mov	r3, r2
 800bea2:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 800bea4:	bf00      	nop
 800bea6:	370c      	adds	r7, #12
 800bea8:	46bd      	mov	sp, r7
 800beaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beae:	4770      	bx	lr

0800beb0 <hci_le_advertising_report_event>:
  * @param Advertising_Report See @ref Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[]))
{
 800beb0:	b480      	push	{r7}
 800beb2:	b083      	sub	sp, #12
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	4603      	mov	r3, r0
 800beb8:	6039      	str	r1, [r7, #0]
 800beba:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_advertising_report_event\r\n");
}
 800bebc:	bf00      	nop
 800bebe:	370c      	adds	r7, #12
 800bec0:	46bd      	mov	sp, r7
 800bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec6:	4770      	bx	lr

0800bec8 <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 800bec8:	b490      	push	{r4, r7}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	4604      	mov	r4, r0
 800bed0:	4608      	mov	r0, r1
 800bed2:	4611      	mov	r1, r2
 800bed4:	461a      	mov	r2, r3
 800bed6:	4623      	mov	r3, r4
 800bed8:	71fb      	strb	r3, [r7, #7]
 800beda:	4603      	mov	r3, r0
 800bedc:	80bb      	strh	r3, [r7, #4]
 800bede:	460b      	mov	r3, r1
 800bee0:	807b      	strh	r3, [r7, #2]
 800bee2:	4613      	mov	r3, r2
 800bee4:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 800bee6:	bf00      	nop
 800bee8:	3708      	adds	r7, #8
 800beea:	46bd      	mov	sp, r7
 800beec:	bc90      	pop	{r4, r7}
 800beee:	4770      	bx	lr

0800bef0 <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 800bef0:	b480      	push	{r7}
 800bef2:	b083      	sub	sp, #12
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	4603      	mov	r3, r0
 800bef8:	603a      	str	r2, [r7, #0]
 800befa:	71fb      	strb	r3, [r7, #7]
 800befc:	460b      	mov	r3, r1
 800befe:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 800bf00:	bf00      	nop
 800bf02:	370c      	adds	r7, #12
 800bf04:	46bd      	mov	sp, r7
 800bf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0a:	4770      	bx	lr

0800bf0c <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 800bf0c:	b480      	push	{r7}
 800bf0e:	b083      	sub	sp, #12
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	4603      	mov	r3, r0
 800bf14:	6039      	str	r1, [r7, #0]
 800bf16:	80fb      	strh	r3, [r7, #6]
 800bf18:	4613      	mov	r3, r2
 800bf1a:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 800bf1c:	bf00      	nop
 800bf1e:	370c      	adds	r7, #12
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr

0800bf28 <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 800bf28:	b490      	push	{r4, r7}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	4604      	mov	r4, r0
 800bf30:	4608      	mov	r0, r1
 800bf32:	4611      	mov	r1, r2
 800bf34:	461a      	mov	r2, r3
 800bf36:	4623      	mov	r3, r4
 800bf38:	80fb      	strh	r3, [r7, #6]
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	80bb      	strh	r3, [r7, #4]
 800bf3e:	460b      	mov	r3, r1
 800bf40:	807b      	strh	r3, [r7, #2]
 800bf42:	4613      	mov	r3, r2
 800bf44:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 800bf46:	bf00      	nop
 800bf48:	3708      	adds	r7, #8
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bc90      	pop	{r4, r7}
 800bf4e:	4770      	bx	lr

0800bf50 <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 800bf50:	b480      	push	{r7}
 800bf52:	b083      	sub	sp, #12
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	4603      	mov	r3, r0
 800bf58:	6039      	str	r1, [r7, #0]
 800bf5a:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 800bf5c:	bf00      	nop
 800bf5e:	370c      	adds	r7, #12
 800bf60:	46bd      	mov	sp, r7
 800bf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf66:	4770      	bx	lr

0800bf68 <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	4603      	mov	r3, r0
 800bf70:	6039      	str	r1, [r7, #0]
 800bf72:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 800bf74:	bf00      	nop
 800bf76:	370c      	adds	r7, #12
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr

0800bf80 <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 800bf80:	b490      	push	{r4, r7}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	4604      	mov	r4, r0
 800bf88:	4608      	mov	r0, r1
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	4623      	mov	r3, r4
 800bf90:	71fb      	strb	r3, [r7, #7]
 800bf92:	4603      	mov	r3, r0
 800bf94:	80bb      	strh	r3, [r7, #4]
 800bf96:	460b      	mov	r3, r1
 800bf98:	71bb      	strb	r3, [r7, #6]
 800bf9a:	4613      	mov	r3, r2
 800bf9c:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 800bf9e:	bf00      	nop
 800bfa0:	3708      	adds	r7, #8
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bc90      	pop	{r4, r7}
 800bfa6:	4770      	bx	lr

0800bfa8 <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b083      	sub	sp, #12
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	4603      	mov	r3, r0
 800bfb0:	6039      	str	r1, [r7, #0]
 800bfb2:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 800bfb4:	bf00      	nop
 800bfb6:	370c      	adds	r7, #12
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfbe:	4770      	bx	lr

0800bfc0 <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 800bfc0:	b480      	push	{r7}
 800bfc2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 800bfc4:	bf00      	nop
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfcc:	4770      	bx	lr

0800bfce <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 800bfce:	b480      	push	{r7}
 800bfd0:	b083      	sub	sp, #12
 800bfd2:	af00      	add	r7, sp, #0
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 800bfd8:	bf00      	nop
 800bfda:	370c      	adds	r7, #12
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe2:	4770      	bx	lr

0800bfe4 <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 800bfe8:	bf00      	nop
 800bfea:	46bd      	mov	sp, r7
 800bfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff0:	4770      	bx	lr

0800bff2 <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 800bff2:	b480      	push	{r7}
 800bff4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 800bff6:	bf00      	nop
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <aci_gap_proc_complete_event>:
*/
WEAK_FUNCTION(void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[]))
{
 800c000:	b480      	push	{r7}
 800c002:	b083      	sub	sp, #12
 800c004:	af00      	add	r7, sp, #0
 800c006:	603b      	str	r3, [r7, #0]
 800c008:	4603      	mov	r3, r0
 800c00a:	71fb      	strb	r3, [r7, #7]
 800c00c:	460b      	mov	r3, r1
 800c00e:	71bb      	strb	r3, [r7, #6]
 800c010:	4613      	mov	r3, r2
 800c012:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 800c014:	bf00      	nop
 800c016:	370c      	adds	r7, #12
 800c018:	46bd      	mov	sp, r7
 800c01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01e:	4770      	bx	lr

0800c020 <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 800c020:	b480      	push	{r7}
 800c022:	b083      	sub	sp, #12
 800c024:	af00      	add	r7, sp, #0
 800c026:	4603      	mov	r3, r0
 800c028:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 800c02a:	bf00      	nop
 800c02c:	370c      	adds	r7, #12
 800c02e:	46bd      	mov	sp, r7
 800c030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c034:	4770      	bx	lr

0800c036 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 800c036:	b480      	push	{r7}
 800c038:	b083      	sub	sp, #12
 800c03a:	af00      	add	r7, sp, #0
 800c03c:	4603      	mov	r3, r0
 800c03e:	6039      	str	r1, [r7, #0]
 800c040:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 800c042:	bf00      	nop
 800c044:	370c      	adds	r7, #12
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr

0800c04e <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 800c04e:	b480      	push	{r7}
 800c050:	b083      	sub	sp, #12
 800c052:	af00      	add	r7, sp, #0
 800c054:	4603      	mov	r3, r0
 800c056:	460a      	mov	r2, r1
 800c058:	80fb      	strh	r3, [r7, #6]
 800c05a:	4613      	mov	r3, r2
 800c05c:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 800c05e:	bf00      	nop
 800c060:	370c      	adds	r7, #12
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 800c06a:	b480      	push	{r7}
 800c06c:	b083      	sub	sp, #12
 800c06e:	af00      	add	r7, sp, #0
 800c070:	4603      	mov	r3, r0
 800c072:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 800c074:	bf00      	nop
 800c076:	370c      	adds	r7, #12
 800c078:	46bd      	mov	sp, r7
 800c07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07e:	4770      	bx	lr

0800c080 <aci_att_exchange_mtu_resp_event>:
  * @param Server_RX_MTU ATT_MTU value agreed between server and client
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU))
{
 800c080:	b480      	push	{r7}
 800c082:	b083      	sub	sp, #12
 800c084:	af00      	add	r7, sp, #0
 800c086:	4603      	mov	r3, r0
 800c088:	460a      	mov	r2, r1
 800c08a:	80fb      	strh	r3, [r7, #6]
 800c08c:	4613      	mov	r3, r2
 800c08e:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 800c090:	bf00      	nop
 800c092:	370c      	adds	r7, #12
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr

0800c09c <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 800c09c:	b480      	push	{r7}
 800c09e:	b083      	sub	sp, #12
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	603b      	str	r3, [r7, #0]
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	80fb      	strh	r3, [r7, #6]
 800c0a8:	460b      	mov	r3, r1
 800c0aa:	717b      	strb	r3, [r7, #5]
 800c0ac:	4613      	mov	r3, r2
 800c0ae:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 800c0b0:	bf00      	nop
 800c0b2:	370c      	adds	r7, #12
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ba:	4770      	bx	lr

0800c0bc <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b083      	sub	sp, #12
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	603a      	str	r2, [r7, #0]
 800c0c6:	80fb      	strh	r3, [r7, #6]
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 800c0cc:	bf00      	nop
 800c0ce:	370c      	adds	r7, #12
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr

0800c0d8 <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b083      	sub	sp, #12
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	603b      	str	r3, [r7, #0]
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	80fb      	strh	r3, [r7, #6]
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	717b      	strb	r3, [r7, #5]
 800c0e8:	4613      	mov	r3, r2
 800c0ea:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 800c0ec:	bf00      	nop
 800c0ee:	370c      	adds	r7, #12
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f6:	4770      	bx	lr

0800c0f8 <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	b083      	sub	sp, #12
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	4603      	mov	r3, r0
 800c100:	603a      	str	r2, [r7, #0]
 800c102:	80fb      	strh	r3, [r7, #6]
 800c104:	460b      	mov	r3, r1
 800c106:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 800c108:	bf00      	nop
 800c10a:	370c      	adds	r7, #12
 800c10c:	46bd      	mov	sp, r7
 800c10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c112:	4770      	bx	lr

0800c114 <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 800c114:	b480      	push	{r7}
 800c116:	b083      	sub	sp, #12
 800c118:	af00      	add	r7, sp, #0
 800c11a:	4603      	mov	r3, r0
 800c11c:	603a      	str	r2, [r7, #0]
 800c11e:	80fb      	strh	r3, [r7, #6]
 800c120:	460b      	mov	r3, r1
 800c122:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 800c124:	bf00      	nop
 800c126:	370c      	adds	r7, #12
 800c128:	46bd      	mov	sp, r7
 800c12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12e:	4770      	bx	lr

0800c130 <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 800c130:	b480      	push	{r7}
 800c132:	b083      	sub	sp, #12
 800c134:	af00      	add	r7, sp, #0
 800c136:	4603      	mov	r3, r0
 800c138:	603a      	str	r2, [r7, #0]
 800c13a:	80fb      	strh	r3, [r7, #6]
 800c13c:	460b      	mov	r3, r1
 800c13e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 800c140:	bf00      	nop
 800c142:	370c      	adds	r7, #12
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr

0800c14c <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 800c14c:	b480      	push	{r7}
 800c14e:	b083      	sub	sp, #12
 800c150:	af00      	add	r7, sp, #0
 800c152:	603b      	str	r3, [r7, #0]
 800c154:	4603      	mov	r3, r0
 800c156:	80fb      	strh	r3, [r7, #6]
 800c158:	460b      	mov	r3, r1
 800c15a:	717b      	strb	r3, [r7, #5]
 800c15c:	4613      	mov	r3, r2
 800c15e:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 800c160:	bf00      	nop
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr

0800c16c <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 800c16c:	b490      	push	{r4, r7}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
 800c172:	4604      	mov	r4, r0
 800c174:	4608      	mov	r0, r1
 800c176:	4611      	mov	r1, r2
 800c178:	461a      	mov	r2, r3
 800c17a:	4623      	mov	r3, r4
 800c17c:	80fb      	strh	r3, [r7, #6]
 800c17e:	4603      	mov	r3, r0
 800c180:	80bb      	strh	r3, [r7, #4]
 800c182:	460b      	mov	r3, r1
 800c184:	807b      	strh	r3, [r7, #2]
 800c186:	4613      	mov	r3, r2
 800c188:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 800c18a:	bf00      	nop
 800c18c:	3708      	adds	r7, #8
 800c18e:	46bd      	mov	sp, r7
 800c190:	bc90      	pop	{r4, r7}
 800c192:	4770      	bx	lr

0800c194 <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 800c194:	b480      	push	{r7}
 800c196:	b083      	sub	sp, #12
 800c198:	af00      	add	r7, sp, #0
 800c19a:	4603      	mov	r3, r0
 800c19c:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 800c19e:	bf00      	nop
 800c1a0:	370c      	adds	r7, #12
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a8:	4770      	bx	lr

0800c1aa <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 800c1aa:	b480      	push	{r7}
 800c1ac:	b085      	sub	sp, #20
 800c1ae:	af00      	add	r7, sp, #0
 800c1b0:	607b      	str	r3, [r7, #4]
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	81fb      	strh	r3, [r7, #14]
 800c1b6:	460b      	mov	r3, r1
 800c1b8:	81bb      	strh	r3, [r7, #12]
 800c1ba:	4613      	mov	r3, r2
 800c1bc:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 800c1be:	bf00      	nop
 800c1c0:	3714      	adds	r7, #20
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c8:	4770      	bx	lr

0800c1ca <aci_gatt_notification_event>:
*/
WEAK_FUNCTION(void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[]))
{
 800c1ca:	b480      	push	{r7}
 800c1cc:	b085      	sub	sp, #20
 800c1ce:	af00      	add	r7, sp, #0
 800c1d0:	607b      	str	r3, [r7, #4]
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	81fb      	strh	r3, [r7, #14]
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	81bb      	strh	r3, [r7, #12]
 800c1da:	4613      	mov	r3, r2
 800c1dc:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_notification_event\r\n");
}
 800c1de:	bf00      	nop
 800c1e0:	3714      	adds	r7, #20
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr

0800c1ea <aci_gatt_proc_complete_event>:
  - 0xFC: Flash erase failed
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code))
{
 800c1ea:	b480      	push	{r7}
 800c1ec:	b083      	sub	sp, #12
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	460a      	mov	r2, r1
 800c1f4:	80fb      	strh	r3, [r7, #6]
 800c1f6:	4613      	mov	r3, r2
 800c1f8:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_complete_event\r\n");
}
 800c1fa:	bf00      	nop
 800c1fc:	370c      	adds	r7, #12
 800c1fe:	46bd      	mov	sp, r7
 800c200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c204:	4770      	bx	lr

0800c206 <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 800c206:	b490      	push	{r4, r7}
 800c208:	b082      	sub	sp, #8
 800c20a:	af00      	add	r7, sp, #0
 800c20c:	4604      	mov	r4, r0
 800c20e:	4608      	mov	r0, r1
 800c210:	4611      	mov	r1, r2
 800c212:	461a      	mov	r2, r3
 800c214:	4623      	mov	r3, r4
 800c216:	80fb      	strh	r3, [r7, #6]
 800c218:	4603      	mov	r3, r0
 800c21a:	717b      	strb	r3, [r7, #5]
 800c21c:	460b      	mov	r3, r1
 800c21e:	807b      	strh	r3, [r7, #2]
 800c220:	4613      	mov	r3, r2
 800c222:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 800c224:	bf00      	nop
 800c226:	3708      	adds	r7, #8
 800c228:	46bd      	mov	sp, r7
 800c22a:	bc90      	pop	{r4, r7}
 800c22c:	4770      	bx	lr

0800c22e <aci_gatt_disc_read_char_by_uuid_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[]))
{
 800c22e:	b480      	push	{r7}
 800c230:	b085      	sub	sp, #20
 800c232:	af00      	add	r7, sp, #0
 800c234:	607b      	str	r3, [r7, #4]
 800c236:	4603      	mov	r3, r0
 800c238:	81fb      	strh	r3, [r7, #14]
 800c23a:	460b      	mov	r3, r1
 800c23c:	81bb      	strh	r3, [r7, #12]
 800c23e:	4613      	mov	r3, r2
 800c240:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_disc_read_char_by_uuid_resp_event\r\n");
}
 800c242:	bf00      	nop
 800c244:	3714      	adds	r7, #20
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr

0800c24e <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 800c24e:	b480      	push	{r7}
 800c250:	b085      	sub	sp, #20
 800c252:	af00      	add	r7, sp, #0
 800c254:	607b      	str	r3, [r7, #4]
 800c256:	4603      	mov	r3, r0
 800c258:	81fb      	strh	r3, [r7, #14]
 800c25a:	460b      	mov	r3, r1
 800c25c:	81bb      	strh	r3, [r7, #12]
 800c25e:	4613      	mov	r3, r2
 800c260:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 800c262:	bf00      	nop
 800c264:	3714      	adds	r7, #20
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr

0800c26e <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 800c26e:	b480      	push	{r7}
 800c270:	b083      	sub	sp, #12
 800c272:	af00      	add	r7, sp, #0
 800c274:	4603      	mov	r3, r0
 800c276:	603a      	str	r2, [r7, #0]
 800c278:	80fb      	strh	r3, [r7, #6]
 800c27a:	460b      	mov	r3, r1
 800c27c:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 800c27e:	bf00      	nop
 800c280:	370c      	adds	r7, #12
 800c282:	46bd      	mov	sp, r7
 800c284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c288:	4770      	bx	lr

0800c28a <aci_gatt_tx_pool_available_event>:
  * @param Available_Buffers Not used.
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers))
{
 800c28a:	b480      	push	{r7}
 800c28c:	b083      	sub	sp, #12
 800c28e:	af00      	add	r7, sp, #0
 800c290:	4603      	mov	r3, r0
 800c292:	460a      	mov	r2, r1
 800c294:	80fb      	strh	r3, [r7, #6]
 800c296:	4613      	mov	r3, r2
 800c298:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_tx_pool_available_event\r\n");
}
 800c29a:	bf00      	nop
 800c29c:	370c      	adds	r7, #12
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a4:	4770      	bx	lr

0800c2a6 <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 800c2a6:	b480      	push	{r7}
 800c2a8:	b083      	sub	sp, #12
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 800c2b0:	bf00      	nop
 800c2b2:	370c      	adds	r7, #12
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr

0800c2bc <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 800c2bc:	b490      	push	{r4, r7}
 800c2be:	b082      	sub	sp, #8
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	4604      	mov	r4, r0
 800c2c4:	4608      	mov	r0, r1
 800c2c6:	4611      	mov	r1, r2
 800c2c8:	461a      	mov	r2, r3
 800c2ca:	4623      	mov	r3, r4
 800c2cc:	80fb      	strh	r3, [r7, #6]
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	80bb      	strh	r3, [r7, #4]
 800c2d2:	460b      	mov	r3, r1
 800c2d4:	807b      	strh	r3, [r7, #2]
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 800c2da:	bf00      	nop
 800c2dc:	3708      	adds	r7, #8
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bc90      	pop	{r4, r7}
 800c2e2:	4770      	bx	lr

0800c2e4 <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b083      	sub	sp, #12
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	460a      	mov	r2, r1
 800c2ee:	80fb      	strh	r3, [r7, #6]
 800c2f0:	4613      	mov	r3, r2
 800c2f2:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 800c2f4:	bf00      	nop
 800c2f6:	370c      	adds	r7, #12
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr

0800c300 <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 800c300:	b480      	push	{r7}
 800c302:	b083      	sub	sp, #12
 800c304:	af00      	add	r7, sp, #0
 800c306:	4603      	mov	r3, r0
 800c308:	603a      	str	r2, [r7, #0]
 800c30a:	80fb      	strh	r3, [r7, #6]
 800c30c:	460b      	mov	r3, r1
 800c30e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 800c310:	bf00      	nop
 800c312:	370c      	adds	r7, #12
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr

0800c31c <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 800c31c:	b490      	push	{r4, r7}
 800c31e:	b082      	sub	sp, #8
 800c320:	af00      	add	r7, sp, #0
 800c322:	4604      	mov	r4, r0
 800c324:	4608      	mov	r0, r1
 800c326:	4611      	mov	r1, r2
 800c328:	461a      	mov	r2, r3
 800c32a:	4623      	mov	r3, r4
 800c32c:	80fb      	strh	r3, [r7, #6]
 800c32e:	4603      	mov	r3, r0
 800c330:	717b      	strb	r3, [r7, #5]
 800c332:	460b      	mov	r3, r1
 800c334:	807b      	strh	r3, [r7, #2]
 800c336:	4613      	mov	r3, r2
 800c338:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 800c33a:	bf00      	nop
 800c33c:	3708      	adds	r7, #8
 800c33e:	46bd      	mov	sp, r7
 800c340:	bc90      	pop	{r4, r7}
 800c342:	4770      	bx	lr

0800c344 <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 800c344:	b490      	push	{r4, r7}
 800c346:	b082      	sub	sp, #8
 800c348:	af00      	add	r7, sp, #0
 800c34a:	4604      	mov	r4, r0
 800c34c:	4608      	mov	r0, r1
 800c34e:	4611      	mov	r1, r2
 800c350:	461a      	mov	r2, r3
 800c352:	4623      	mov	r3, r4
 800c354:	80fb      	strh	r3, [r7, #6]
 800c356:	4603      	mov	r3, r0
 800c358:	717b      	strb	r3, [r7, #5]
 800c35a:	460b      	mov	r3, r1
 800c35c:	807b      	strh	r3, [r7, #2]
 800c35e:	4613      	mov	r3, r2
 800c360:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 800c362:	bf00      	nop
 800c364:	3708      	adds	r7, #8
 800c366:	46bd      	mov	sp, r7
 800c368:	bc90      	pop	{r4, r7}
 800c36a:	4770      	bx	lr

0800c36c <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 800c36c:	b480      	push	{r7}
 800c36e:	b083      	sub	sp, #12
 800c370:	af00      	add	r7, sp, #0
 800c372:	4603      	mov	r3, r0
 800c374:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 800c376:	bf00      	nop
 800c378:	370c      	adds	r7, #12
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr

0800c382 <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 800c382:	b480      	push	{r7}
 800c384:	b083      	sub	sp, #12
 800c386:	af00      	add	r7, sp, #0
 800c388:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 800c38a:	bf00      	nop
 800c38c:	370c      	adds	r7, #12
 800c38e:	46bd      	mov	sp, r7
 800c390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c394:	4770      	bx	lr

0800c396 <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 800c396:	b480      	push	{r7}
 800c398:	b085      	sub	sp, #20
 800c39a:	af00      	add	r7, sp, #0
 800c39c:	60b9      	str	r1, [r7, #8]
 800c39e:	607a      	str	r2, [r7, #4]
 800c3a0:	603b      	str	r3, [r7, #0]
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 800c3a6:	bf00      	nop
 800c3a8:	3714      	adds	r7, #20
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr

0800c3b2 <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 800c3b2:	b480      	push	{r7}
 800c3b4:	b083      	sub	sp, #12
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	603a      	str	r2, [r7, #0]
 800c3bc:	71fb      	strb	r3, [r7, #7]
 800c3be:	460b      	mov	r3, r1
 800c3c0:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 800c3c2:	bf00      	nop
 800c3c4:	370c      	adds	r7, #12
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3cc:	4770      	bx	lr

0800c3ce <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 800c3ce:	b480      	push	{r7}
 800c3d0:	b083      	sub	sp, #12
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	603a      	str	r2, [r7, #0]
 800c3d8:	71fb      	strb	r3, [r7, #7]
 800c3da:	460b      	mov	r3, r1
 800c3dc:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 800c3de:	bf00      	nop
 800c3e0:	370c      	adds	r7, #12
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e8:	4770      	bx	lr

0800c3ea <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 800c3ea:	b480      	push	{r7}
 800c3ec:	b083      	sub	sp, #12
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	603a      	str	r2, [r7, #0]
 800c3f4:	71fb      	strb	r3, [r7, #7]
 800c3f6:	460b      	mov	r3, r1
 800c3f8:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 800c3fa:	bf00      	nop
 800c3fc:	370c      	adds	r7, #12
 800c3fe:	46bd      	mov	sp, r7
 800c400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c404:	4770      	bx	lr

0800c406 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 800c406:	b580      	push	{r7, lr}
 800c408:	b088      	sub	sp, #32
 800c40a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c40c:	2300      	movs	r3, #0
 800c40e:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c410:	f107 0308 	add.w	r3, r7, #8
 800c414:	2218      	movs	r2, #24
 800c416:	2100      	movs	r1, #0
 800c418:	4618      	mov	r0, r3
 800c41a:	f001 fd6a 	bl	800def2 <memset>
  rq.ogf = 0x03;
 800c41e:	2303      	movs	r3, #3
 800c420:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800c422:	2303      	movs	r3, #3
 800c424:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c426:	1dfb      	adds	r3, r7, #7
 800c428:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c42a:	2301      	movs	r3, #1
 800c42c:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800c42e:	f107 0308 	add.w	r3, r7, #8
 800c432:	2100      	movs	r1, #0
 800c434:	4618      	mov	r0, r3
 800c436:	f001 fab5 	bl	800d9a4 <hci_send_req>
 800c43a:	4603      	mov	r3, r0
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	da01      	bge.n	800c444 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800c440:	23ff      	movs	r3, #255	@ 0xff
 800c442:	e005      	b.n	800c450 <hci_reset+0x4a>
  if (status) {
 800c444:	79fb      	ldrb	r3, [r7, #7]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d001      	beq.n	800c44e <hci_reset+0x48>
    return status;
 800c44a:	79fb      	ldrb	r3, [r7, #7]
 800c44c:	e000      	b.n	800c450 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800c44e:	2300      	movs	r3, #0
}
 800c450:	4618      	mov	r0, r3
 800c452:	3720      	adds	r7, #32
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}

0800c458 <hci_read_local_version_information>:
tBleStatus hci_read_local_version_information(uint8_t *HCI_Version,
                                              uint16_t *HCI_Revision,
                                              uint8_t *LMP_PAL_Version,
                                              uint16_t *Manufacturer_Name,
                                              uint16_t *LMP_PAL_Subversion)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b08e      	sub	sp, #56	@ 0x38
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	60f8      	str	r0, [r7, #12]
 800c460:	60b9      	str	r1, [r7, #8]
 800c462:	607a      	str	r2, [r7, #4]
 800c464:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  hci_read_local_version_information_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800c466:	f107 0314 	add.w	r3, r7, #20
 800c46a:	2209      	movs	r2, #9
 800c46c:	2100      	movs	r1, #0
 800c46e:	4618      	mov	r0, r3
 800c470:	f001 fd3f 	bl	800def2 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c474:	f107 0320 	add.w	r3, r7, #32
 800c478:	2218      	movs	r2, #24
 800c47a:	2100      	movs	r1, #0
 800c47c:	4618      	mov	r0, r3
 800c47e:	f001 fd38 	bl	800def2 <memset>
  rq.ogf = 0x04;
 800c482:	2304      	movs	r3, #4
 800c484:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 800c486:	2301      	movs	r3, #1
 800c488:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.rparam = &resp;
 800c48a:	f107 0314 	add.w	r3, r7, #20
 800c48e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = sizeof(resp);
 800c490:	2309      	movs	r3, #9
 800c492:	637b      	str	r3, [r7, #52]	@ 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 800c494:	f107 0320 	add.w	r3, r7, #32
 800c498:	2100      	movs	r1, #0
 800c49a:	4618      	mov	r0, r3
 800c49c:	f001 fa82 	bl	800d9a4 <hci_send_req>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	da01      	bge.n	800c4aa <hci_read_local_version_information+0x52>
    return BLE_STATUS_TIMEOUT;
 800c4a6:	23ff      	movs	r3, #255	@ 0xff
 800c4a8:	e018      	b.n	800c4dc <hci_read_local_version_information+0x84>
  if (resp.Status) {
 800c4aa:	7d3b      	ldrb	r3, [r7, #20]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d001      	beq.n	800c4b4 <hci_read_local_version_information+0x5c>
    return resp.Status;
 800c4b0:	7d3b      	ldrb	r3, [r7, #20]
 800c4b2:	e013      	b.n	800c4dc <hci_read_local_version_information+0x84>
  }
  *HCI_Version = btoh(resp.HCI_Version, 1);
 800c4b4:	7d7a      	ldrb	r2, [r7, #21]
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	701a      	strb	r2, [r3, #0]
  *HCI_Revision = btoh(resp.HCI_Revision, 2);
 800c4ba:	8afa      	ldrh	r2, [r7, #22]
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Version = btoh(resp.LMP_PAL_Version, 1);
 800c4c0:	7e3a      	ldrb	r2, [r7, #24]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	701a      	strb	r2, [r3, #0]
  *Manufacturer_Name = btoh(resp.Manufacturer_Name, 2);
 800c4c6:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800c4ca:	b29a      	uxth	r2, r3
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Subversion = btoh(resp.LMP_PAL_Subversion, 2);
 800c4d0:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800c4d4:	b29a      	uxth	r2, r3
 800c4d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4d8:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800c4da:	2300      	movs	r3, #0
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3738      	adds	r7, #56	@ 0x38
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b0cc      	sub	sp, #304	@ 0x130
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	4602      	mov	r2, r0
 800c4ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c4f0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c4f4:	6019      	str	r1, [r3, #0]
 800c4f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c4fa:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c4fe:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
 800c500:	f107 030c 	add.w	r3, r7, #12
 800c504:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c508:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c50c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800c510:	2200      	movs	r2, #0
 800c512:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c514:	2300      	movs	r3, #0
 800c516:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 800c51a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c51e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c522:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800c526:	7812      	ldrb	r2, [r2, #0]
 800c528:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c52a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c52e:	3301      	adds	r3, #1
 800c530:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 800c534:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c538:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d00a      	beq.n	800c558 <hci_le_set_scan_response_data+0x74>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 800c542:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c546:	1c58      	adds	r0, r3, #1
 800c548:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c54c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c550:	221f      	movs	r2, #31
 800c552:	6819      	ldr	r1, [r3, #0]
 800c554:	f001 fcfa 	bl	800df4c <memcpy>
  }
  index_input += 31;
 800c558:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c55c:	331f      	adds	r3, #31
 800c55e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c562:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c566:	2218      	movs	r2, #24
 800c568:	2100      	movs	r1, #0
 800c56a:	4618      	mov	r0, r3
 800c56c:	f001 fcc1 	bl	800def2 <memset>
  rq.ogf = 0x08;
 800c570:	2308      	movs	r3, #8
 800c572:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x009;
 800c576:	2309      	movs	r3, #9
 800c578:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c57c:	f107 030c 	add.w	r3, r7, #12
 800c580:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c584:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c588:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c58c:	f107 030b 	add.w	r3, r7, #11
 800c590:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c594:	2301      	movs	r3, #1
 800c596:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c59a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c59e:	2100      	movs	r1, #0
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f001 f9ff 	bl	800d9a4 <hci_send_req>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	da01      	bge.n	800c5b0 <hci_le_set_scan_response_data+0xcc>
    return BLE_STATUS_TIMEOUT;
 800c5ac:	23ff      	movs	r3, #255	@ 0xff
 800c5ae:	e00d      	b.n	800c5cc <hci_le_set_scan_response_data+0xe8>
  if (status) {
 800c5b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c5b4:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d005      	beq.n	800c5ca <hci_le_set_scan_response_data+0xe6>
    return status;
 800c5be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c5c2:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	e000      	b.n	800c5cc <hci_le_set_scan_response_data+0xe8>
  }
  return BLE_STATUS_SUCCESS;
 800c5ca:	2300      	movs	r3, #0
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}

0800c5d6 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800c5d6:	b5b0      	push	{r4, r5, r7, lr}
 800c5d8:	b0ce      	sub	sp, #312	@ 0x138
 800c5da:	af00      	add	r7, sp, #0
 800c5dc:	4605      	mov	r5, r0
 800c5de:	460c      	mov	r4, r1
 800c5e0:	4610      	mov	r0, r2
 800c5e2:	4619      	mov	r1, r3
 800c5e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5e8:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800c5ec:	462a      	mov	r2, r5
 800c5ee:	701a      	strb	r2, [r3, #0]
 800c5f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c5f8:	4622      	mov	r2, r4
 800c5fa:	801a      	strh	r2, [r3, #0]
 800c5fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c600:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800c604:	4602      	mov	r2, r0
 800c606:	801a      	strh	r2, [r3, #0]
 800c608:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c60c:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800c610:	460a      	mov	r2, r1
 800c612:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800c614:	f107 030c 	add.w	r3, r7, #12
 800c618:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800c61c:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800c620:	3308      	adds	r3, #8
 800c622:	f107 020c 	add.w	r2, r7, #12
 800c626:	4413      	add	r3, r2
 800c628:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800c62c:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c630:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800c634:	4413      	add	r3, r2
 800c636:	3309      	adds	r3, #9
 800c638:	f107 020c 	add.w	r2, r7, #12
 800c63c:	4413      	add	r3, r2
 800c63e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c642:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c646:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800c64a:	2200      	movs	r2, #0
 800c64c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c64e:	2300      	movs	r3, #0
 800c650:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800c654:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c658:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c65c:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800c660:	7812      	ldrb	r2, [r2, #0]
 800c662:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c664:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c668:	3301      	adds	r3, #1
 800c66a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800c66e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c672:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c676:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800c67a:	8812      	ldrh	r2, [r2, #0]
 800c67c:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800c680:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c684:	3302      	adds	r3, #2
 800c686:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 800c68a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c68e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c692:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800c696:	8812      	ldrh	r2, [r2, #0]
 800c698:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800c69c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c6a0:	3302      	adds	r3, #2
 800c6a2:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 800c6a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c6aa:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c6ae:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800c6b2:	7812      	ldrb	r2, [r2, #0]
 800c6b4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c6b6:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800c6c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c6c4:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800c6c8:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c6ca:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800c6d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c6d8:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c6dc:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800c6de:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 800c6e8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c6ec:	3308      	adds	r3, #8
 800c6ee:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c6f2:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f001 fc28 	bl	800df4c <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 800c6fc:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800c700:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800c704:	4413      	add	r3, r2
 800c706:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800c70a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c70e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800c712:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800c714:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c718:	3301      	adds	r3, #1
 800c71a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 800c71e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c722:	3301      	adds	r3, #1
 800c724:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800c728:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800c72c:	4618      	mov	r0, r3
 800c72e:	f001 fc0d 	bl	800df4c <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800c732:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800c736:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800c73a:	4413      	add	r3, r2
 800c73c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800c740:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c744:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800c748:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800c74a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c74e:	3302      	adds	r3, #2
 800c750:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800c754:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c758:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800c75c:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800c75e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c762:	3302      	adds	r3, #2
 800c764:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c768:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c76c:	2218      	movs	r2, #24
 800c76e:	2100      	movs	r1, #0
 800c770:	4618      	mov	r0, r3
 800c772:	f001 fbbe 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800c776:	233f      	movs	r3, #63	@ 0x3f
 800c778:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800c77c:	2383      	movs	r3, #131	@ 0x83
 800c77e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c782:	f107 030c 	add.w	r3, r7, #12
 800c786:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c78a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c78e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c792:	f107 030b 	add.w	r3, r7, #11
 800c796:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c79a:	2301      	movs	r3, #1
 800c79c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c7a0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c7a4:	2100      	movs	r1, #0
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f001 f8fc 	bl	800d9a4 <hci_send_req>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	da01      	bge.n	800c7b6 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800c7b2:	23ff      	movs	r3, #255	@ 0xff
 800c7b4:	e00d      	b.n	800c7d2 <aci_gap_set_discoverable+0x1fc>
  if (status) {
 800c7b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7ba:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d005      	beq.n	800c7d0 <aci_gap_set_discoverable+0x1fa>
    return status;
 800c7c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7c8:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800c7cc:	781b      	ldrb	r3, [r3, #0]
 800c7ce:	e000      	b.n	800c7d2 <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 800c7d0:	2300      	movs	r3, #0
}
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bdb0      	pop	{r4, r5, r7, pc}

0800c7dc <aci_gap_set_io_capability>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b0cc      	sub	sp, #304	@ 0x130
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c7e8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c7ec:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800c7ee:	f107 030c 	add.w	r3, r7, #12
 800c7f2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c7f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c7fa:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800c7fe:	2200      	movs	r2, #0
 800c800:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c802:	2300      	movs	r3, #0
 800c804:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->IO_Capability = htob(IO_Capability, 1);
 800c808:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c80c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c810:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800c814:	7812      	ldrb	r2, [r2, #0]
 800c816:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c818:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c81c:	3301      	adds	r3, #1
 800c81e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c822:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c826:	2218      	movs	r2, #24
 800c828:	2100      	movs	r1, #0
 800c82a:	4618      	mov	r0, r3
 800c82c:	f001 fb61 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800c830:	233f      	movs	r3, #63	@ 0x3f
 800c832:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800c836:	2385      	movs	r3, #133	@ 0x85
 800c838:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c83c:	f107 030c 	add.w	r3, r7, #12
 800c840:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c844:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c848:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c84c:	f107 030b 	add.w	r3, r7, #11
 800c850:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c854:	2301      	movs	r3, #1
 800c856:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c85a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c85e:	2100      	movs	r1, #0
 800c860:	4618      	mov	r0, r3
 800c862:	f001 f89f 	bl	800d9a4 <hci_send_req>
 800c866:	4603      	mov	r3, r0
 800c868:	2b00      	cmp	r3, #0
 800c86a:	da01      	bge.n	800c870 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800c86c:	23ff      	movs	r3, #255	@ 0xff
 800c86e:	e00d      	b.n	800c88c <aci_gap_set_io_capability+0xb0>
  if (status) {
 800c870:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c874:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800c878:	781b      	ldrb	r3, [r3, #0]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d005      	beq.n	800c88a <aci_gap_set_io_capability+0xae>
    return status;
 800c87e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c882:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800c886:	781b      	ldrb	r3, [r3, #0]
 800c888:	e000      	b.n	800c88c <aci_gap_set_io_capability+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 800c88a:	2300      	movs	r3, #0
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}

0800c896 <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800c896:	b5b0      	push	{r4, r5, r7, lr}
 800c898:	b0cc      	sub	sp, #304	@ 0x130
 800c89a:	af00      	add	r7, sp, #0
 800c89c:	4605      	mov	r5, r0
 800c89e:	460c      	mov	r4, r1
 800c8a0:	4610      	mov	r0, r2
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c8a8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c8ac:	462a      	mov	r2, r5
 800c8ae:	701a      	strb	r2, [r3, #0]
 800c8b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c8b4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c8b8:	4622      	mov	r2, r4
 800c8ba:	701a      	strb	r2, [r3, #0]
 800c8bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c8c0:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800c8c4:	4602      	mov	r2, r0
 800c8c6:	701a      	strb	r2, [r3, #0]
 800c8c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c8cc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c8d0:	460a      	mov	r2, r1
 800c8d2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800c8d4:	f107 030c 	add.w	r3, r7, #12
 800c8d8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c8dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c8e0:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 800c8ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c8f2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c8f6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800c8fa:	7812      	ldrb	r2, [r2, #0]
 800c8fc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c8fe:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c902:	3301      	adds	r3, #1
 800c904:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800c908:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c90c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c910:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800c914:	7812      	ldrb	r2, [r2, #0]
 800c916:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c918:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c91c:	3301      	adds	r3, #1
 800c91e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->SC_Support = htob(SC_Support, 1);
 800c922:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c926:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c92a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800c92e:	7812      	ldrb	r2, [r2, #0]
 800c930:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c932:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c936:	3301      	adds	r3, #1
 800c938:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 800c93c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c940:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c944:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800c948:	7812      	ldrb	r2, [r2, #0]
 800c94a:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800c94c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c950:	3301      	adds	r3, #1
 800c952:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 800c956:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c95a:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800c95e:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800c960:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c964:	3301      	adds	r3, #1
 800c966:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 800c96a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c96e:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800c972:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c974:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c978:	3301      	adds	r3, #1
 800c97a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 800c97e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c982:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800c986:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c988:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c98c:	3301      	adds	r3, #1
 800c98e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 800c992:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c996:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800c99a:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800c99e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c9a2:	3304      	adds	r3, #4
 800c9a4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800c9a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c9ac:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800c9b0:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800c9b2:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c9bc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c9c0:	2218      	movs	r2, #24
 800c9c2:	2100      	movs	r1, #0
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f001 fa94 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800c9ca:	233f      	movs	r3, #63	@ 0x3f
 800c9cc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800c9d0:	2386      	movs	r3, #134	@ 0x86
 800c9d2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c9d6:	f107 030c 	add.w	r3, r7, #12
 800c9da:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c9de:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800c9e2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c9e6:	f107 030b 	add.w	r3, r7, #11
 800c9ea:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c9f4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c9f8:	2100      	movs	r1, #0
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f000 ffd2 	bl	800d9a4 <hci_send_req>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	da01      	bge.n	800ca0a <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800ca06:	23ff      	movs	r3, #255	@ 0xff
 800ca08:	e00d      	b.n	800ca26 <aci_gap_set_authentication_requirement+0x190>
  if (status) {
 800ca0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca0e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800ca12:	781b      	ldrb	r3, [r3, #0]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d005      	beq.n	800ca24 <aci_gap_set_authentication_requirement+0x18e>
    return status;
 800ca18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca1c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800ca20:	781b      	ldrb	r3, [r3, #0]
 800ca22:	e000      	b.n	800ca26 <aci_gap_set_authentication_requirement+0x190>
  }
  return BLE_STATUS_SUCCESS;
 800ca24:	2300      	movs	r3, #0
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bdb0      	pop	{r4, r5, r7, pc}

0800ca30 <aci_gap_pass_key_resp>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_pass_key_resp(uint16_t Connection_Handle,
                                 uint32_t Pass_Key)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b0cc      	sub	sp, #304	@ 0x130
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	4602      	mov	r2, r0
 800ca38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca3c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ca40:	6019      	str	r1, [r3, #0]
 800ca42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca46:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ca4a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800ca4c:	f107 030c 	add.w	r3, r7, #12
 800ca50:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ca54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca58:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800ca60:	2300      	movs	r3, #0
 800ca62:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800ca66:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ca6a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ca6e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ca72:	8812      	ldrh	r2, [r2, #0]
 800ca74:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ca76:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800ca7a:	3302      	adds	r3, #2
 800ca7c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Pass_Key = htob(Pass_Key, 4);
 800ca80:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ca84:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ca88:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800ca8c:	6812      	ldr	r2, [r2, #0]
 800ca8e:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800ca92:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800ca96:	3304      	adds	r3, #4
 800ca98:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ca9c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800caa0:	2218      	movs	r2, #24
 800caa2:	2100      	movs	r1, #0
 800caa4:	4618      	mov	r0, r3
 800caa6:	f001 fa24 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800caaa:	233f      	movs	r3, #63	@ 0x3f
 800caac:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800cab0:	2388      	movs	r3, #136	@ 0x88
 800cab2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cab6:	f107 030c 	add.w	r3, r7, #12
 800caba:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cabe:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800cac2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cac6:	f107 030b 	add.w	r3, r7, #11
 800caca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cace:	2301      	movs	r3, #1
 800cad0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800cad4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cad8:	2100      	movs	r1, #0
 800cada:	4618      	mov	r0, r3
 800cadc:	f000 ff62 	bl	800d9a4 <hci_send_req>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	da01      	bge.n	800caea <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800cae6:	23ff      	movs	r3, #255	@ 0xff
 800cae8:	e00d      	b.n	800cb06 <aci_gap_pass_key_resp+0xd6>
  if (status) {
 800caea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800caee:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800caf2:	781b      	ldrb	r3, [r3, #0]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d005      	beq.n	800cb04 <aci_gap_pass_key_resp+0xd4>
    return status;
 800caf8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cafc:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	e000      	b.n	800cb06 <aci_gap_pass_key_resp+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800cb04:	2300      	movs	r3, #0
}
 800cb06:	4618      	mov	r0, r3
 800cb08:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}

0800cb10 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800cb10:	b590      	push	{r4, r7, lr}
 800cb12:	b0cf      	sub	sp, #316	@ 0x13c
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	4604      	mov	r4, r0
 800cb18:	4608      	mov	r0, r1
 800cb1a:	4611      	mov	r1, r2
 800cb1c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cb20:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800cb24:	6013      	str	r3, [r2, #0]
 800cb26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb2a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800cb2e:	4622      	mov	r2, r4
 800cb30:	701a      	strb	r2, [r3, #0]
 800cb32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb36:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	701a      	strb	r2, [r3, #0]
 800cb3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb42:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800cb46:	460a      	mov	r2, r1
 800cb48:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800cb4a:	f107 0314 	add.w	r3, r7, #20
 800cb4e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800cb52:	f107 030c 	add.w	r3, r7, #12
 800cb56:	2207      	movs	r2, #7
 800cb58:	2100      	movs	r1, #0
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	f001 f9c9 	bl	800def2 <memset>
  uint8_t index_input = 0;
 800cb60:	2300      	movs	r3, #0
 800cb62:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Role = htob(Role, 1);
 800cb66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800cb6a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cb6e:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800cb72:	7812      	ldrb	r2, [r2, #0]
 800cb74:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cb76:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800cb7a:	3301      	adds	r3, #1
 800cb7c:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800cb80:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800cb84:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cb88:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800cb8c:	7812      	ldrb	r2, [r2, #0]
 800cb8e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800cb90:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800cb94:	3301      	adds	r3, #1
 800cb96:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 800cb9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800cb9e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cba2:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800cba6:	7812      	ldrb	r2, [r2, #0]
 800cba8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cbaa:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800cbae:	3301      	adds	r3, #1
 800cbb0:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cbb4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800cbb8:	2218      	movs	r2, #24
 800cbba:	2100      	movs	r1, #0
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	f001 f998 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800cbc2:	233f      	movs	r3, #63	@ 0x3f
 800cbc4:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x08a;
 800cbc8:	238a      	movs	r3, #138	@ 0x8a
 800cbca:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800cbce:	f107 0314 	add.w	r3, r7, #20
 800cbd2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800cbd6:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800cbda:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800cbde:	f107 030c 	add.w	r3, r7, #12
 800cbe2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800cbe6:	2307      	movs	r3, #7
 800cbe8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800cbec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800cbf0:	2100      	movs	r1, #0
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	f000 fed6 	bl	800d9a4 <hci_send_req>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	da01      	bge.n	800cc02 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800cbfe:	23ff      	movs	r3, #255	@ 0xff
 800cc00:	e02e      	b.n	800cc60 <aci_gap_init+0x150>
  if (resp.Status) {
 800cc02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc06:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d005      	beq.n	800cc1c <aci_gap_init+0x10c>
    return resp.Status;
 800cc10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cc18:	781b      	ldrb	r3, [r3, #0]
 800cc1a:	e021      	b.n	800cc60 <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800cc1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cc24:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cc28:	b29a      	uxth	r2, r3
 800cc2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc2e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800cc36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cc3e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800cc42:	b29a      	uxth	r2, r3
 800cc44:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800cc48:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800cc4a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc4e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cc52:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800cc56:	b29a      	uxth	r2, r3
 800cc58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cc5c:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800cc5e:	2300      	movs	r3, #0
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd90      	pop	{r4, r7, pc}

0800cc6a <aci_gap_slave_security_req>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_slave_security_req(uint16_t Connection_Handle)
{
 800cc6a:	b580      	push	{r7, lr}
 800cc6c:	b0cc      	sub	sp, #304	@ 0x130
 800cc6e:	af00      	add	r7, sp, #0
 800cc70:	4602      	mov	r2, r0
 800cc72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cc76:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800cc7a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_slave_security_req_cp0 *cp0 = (aci_gap_slave_security_req_cp0*)(cmd_buffer);
 800cc7c:	f107 030c 	add.w	r3, r7, #12
 800cc80:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800cc84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cc88:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800cc90:	2300      	movs	r3, #0
 800cc92:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800cc96:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cc9a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc9e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cca2:	8812      	ldrh	r2, [r2, #0]
 800cca4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800cca6:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800ccaa:	3302      	adds	r3, #2
 800ccac:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ccb0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ccb4:	2218      	movs	r2, #24
 800ccb6:	2100      	movs	r1, #0
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f001 f91a 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800ccbe:	233f      	movs	r3, #63	@ 0x3f
 800ccc0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 800ccc4:	238d      	movs	r3, #141	@ 0x8d
 800ccc6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800ccca:	230f      	movs	r3, #15
 800cccc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800ccd0:	f107 030c 	add.w	r3, r7, #12
 800ccd4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ccd8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800ccdc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cce0:	f107 030b 	add.w	r3, r7, #11
 800cce4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cce8:	2301      	movs	r3, #1
 800ccea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ccee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ccf2:	2100      	movs	r1, #0
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	f000 fe55 	bl	800d9a4 <hci_send_req>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	da01      	bge.n	800cd04 <aci_gap_slave_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800cd00:	23ff      	movs	r3, #255	@ 0xff
 800cd02:	e00d      	b.n	800cd20 <aci_gap_slave_security_req+0xb6>
  if (status) {
 800cd04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd08:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800cd0c:	781b      	ldrb	r3, [r3, #0]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d005      	beq.n	800cd1e <aci_gap_slave_security_req+0xb4>
    return status;
 800cd12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd16:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	e000      	b.n	800cd20 <aci_gap_slave_security_req+0xb6>
  }
  return BLE_STATUS_SUCCESS;
 800cd1e:	2300      	movs	r3, #0
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cd26:	46bd      	mov	sp, r7
 800cd28:	bd80      	pop	{r7, pc}

0800cd2a <aci_gap_update_adv_data>:
tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen,
                                   uint8_t AdvData[])
{
 800cd2a:	b580      	push	{r7, lr}
 800cd2c:	b0cc      	sub	sp, #304	@ 0x130
 800cd2e:	af00      	add	r7, sp, #0
 800cd30:	4602      	mov	r2, r0
 800cd32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd36:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cd3a:	6019      	str	r1, [r3, #0]
 800cd3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd40:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800cd44:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800cd46:	f107 030c 	add.w	r3, r7, #12
 800cd4a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800cd4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd52:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800cd56:	2200      	movs	r2, #0
 800cd58:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->AdvDataLen = htob(AdvDataLen, 1);
 800cd60:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd64:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd68:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800cd6c:	7812      	ldrb	r2, [r2, #0]
 800cd6e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cd70:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800cd74:	3301      	adds	r3, #1
 800cd76:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen*sizeof(uint8_t));
 800cd7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd7e:	1c58      	adds	r0, r3, #1
 800cd80:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd84:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800cd88:	781a      	ldrb	r2, [r3, #0]
 800cd8a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd8e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cd92:	6819      	ldr	r1, [r3, #0]
 800cd94:	f001 f8da 	bl	800df4c <memcpy>
    index_input += AdvDataLen*sizeof(uint8_t);
 800cd98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd9c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800cda0:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	4413      	add	r3, r2
 800cda8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cdac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cdb0:	2218      	movs	r2, #24
 800cdb2:	2100      	movs	r1, #0
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f001 f89c 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800cdba:	233f      	movs	r3, #63	@ 0x3f
 800cdbc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800cdc0:	238e      	movs	r3, #142	@ 0x8e
 800cdc2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cdc6:	f107 030c 	add.w	r3, r7, #12
 800cdca:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cdce:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800cdd2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cdd6:	f107 030b 	add.w	r3, r7, #11
 800cdda:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cdde:	2301      	movs	r3, #1
 800cde0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800cde4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cde8:	2100      	movs	r1, #0
 800cdea:	4618      	mov	r0, r3
 800cdec:	f000 fdda 	bl	800d9a4 <hci_send_req>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	da01      	bge.n	800cdfa <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800cdf6:	23ff      	movs	r3, #255	@ 0xff
 800cdf8:	e00d      	b.n	800ce16 <aci_gap_update_adv_data+0xec>
  if (status) {
 800cdfa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdfe:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d005      	beq.n	800ce14 <aci_gap_update_adv_data+0xea>
    return status;
 800ce08:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce0c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	e000      	b.n	800ce16 <aci_gap_update_adv_data+0xec>
  }
  return BLE_STATUS_SUCCESS;
 800ce14:	2300      	movs	r3, #0
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}

0800ce20 <aci_gap_clear_security_db>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_clear_security_db(void)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b088      	sub	sp, #32
 800ce24:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ce26:	2300      	movs	r3, #0
 800ce28:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ce2a:	f107 0308 	add.w	r3, r7, #8
 800ce2e:	2218      	movs	r2, #24
 800ce30:	2100      	movs	r1, #0
 800ce32:	4618      	mov	r0, r3
 800ce34:	f001 f85d 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800ce38:	233f      	movs	r3, #63	@ 0x3f
 800ce3a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800ce3c:	2394      	movs	r3, #148	@ 0x94
 800ce3e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ce40:	1dfb      	adds	r3, r7, #7
 800ce42:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ce44:	2301      	movs	r3, #1
 800ce46:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800ce48:	f107 0308 	add.w	r3, r7, #8
 800ce4c:	2100      	movs	r1, #0
 800ce4e:	4618      	mov	r0, r3
 800ce50:	f000 fda8 	bl	800d9a4 <hci_send_req>
 800ce54:	4603      	mov	r3, r0
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	da01      	bge.n	800ce5e <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800ce5a:	23ff      	movs	r3, #255	@ 0xff
 800ce5c:	e005      	b.n	800ce6a <aci_gap_clear_security_db+0x4a>
  if (status) {
 800ce5e:	79fb      	ldrb	r3, [r7, #7]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d001      	beq.n	800ce68 <aci_gap_clear_security_db+0x48>
    return status;
 800ce64:	79fb      	ldrb	r3, [r7, #7]
 800ce66:	e000      	b.n	800ce6a <aci_gap_clear_security_db+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800ce68:	2300      	movs	r3, #0
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	3720      	adds	r7, #32
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd80      	pop	{r7, pc}

0800ce72 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 800ce72:	b580      	push	{r7, lr}
 800ce74:	b088      	sub	sp, #32
 800ce76:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ce78:	2300      	movs	r3, #0
 800ce7a:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ce7c:	f107 0308 	add.w	r3, r7, #8
 800ce80:	2218      	movs	r2, #24
 800ce82:	2100      	movs	r1, #0
 800ce84:	4618      	mov	r0, r3
 800ce86:	f001 f834 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800ce8a:	233f      	movs	r3, #63	@ 0x3f
 800ce8c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800ce8e:	f240 1301 	movw	r3, #257	@ 0x101
 800ce92:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ce94:	1dfb      	adds	r3, r7, #7
 800ce96:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ce98:	2301      	movs	r3, #1
 800ce9a:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800ce9c:	f107 0308 	add.w	r3, r7, #8
 800cea0:	2100      	movs	r1, #0
 800cea2:	4618      	mov	r0, r3
 800cea4:	f000 fd7e 	bl	800d9a4 <hci_send_req>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	da01      	bge.n	800ceb2 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800ceae:	23ff      	movs	r3, #255	@ 0xff
 800ceb0:	e005      	b.n	800cebe <aci_gatt_init+0x4c>
  if (status) {
 800ceb2:	79fb      	ldrb	r3, [r7, #7]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d001      	beq.n	800cebc <aci_gatt_init+0x4a>
    return status;
 800ceb8:	79fb      	ldrb	r3, [r7, #7]
 800ceba:	e000      	b.n	800cebe <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800cebc:	2300      	movs	r3, #0
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	3720      	adds	r7, #32
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}

0800cec6 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 800cec6:	b590      	push	{r4, r7, lr}
 800cec8:	b0cf      	sub	sp, #316	@ 0x13c
 800ceca:	af00      	add	r7, sp, #0
 800cecc:	4604      	mov	r4, r0
 800cece:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800ced2:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800ced6:	6001      	str	r1, [r0, #0]
 800ced8:	4610      	mov	r0, r2
 800ceda:	4619      	mov	r1, r3
 800cedc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cee0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800cee4:	4622      	mov	r2, r4
 800cee6:	701a      	strb	r2, [r3, #0]
 800cee8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ceec:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800cef0:	4602      	mov	r2, r0
 800cef2:	701a      	strb	r2, [r3, #0]
 800cef4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cef8:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800cefc:	460a      	mov	r2, r1
 800cefe:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800cf00:	f107 030c 	add.w	r3, r7, #12
 800cf04:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800cf08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf0c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800cf10:	781b      	ldrb	r3, [r3, #0]
 800cf12:	2b01      	cmp	r3, #1
 800cf14:	d00a      	beq.n	800cf2c <aci_gatt_add_service+0x66>
 800cf16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf1a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800cf1e:	781b      	ldrb	r3, [r3, #0]
 800cf20:	2b02      	cmp	r3, #2
 800cf22:	d101      	bne.n	800cf28 <aci_gatt_add_service+0x62>
 800cf24:	2311      	movs	r3, #17
 800cf26:	e002      	b.n	800cf2e <aci_gatt_add_service+0x68>
 800cf28:	2301      	movs	r3, #1
 800cf2a:	e000      	b.n	800cf2e <aci_gatt_add_service+0x68>
 800cf2c:	2303      	movs	r3, #3
 800cf2e:	f107 020c 	add.w	r2, r7, #12
 800cf32:	4413      	add	r3, r2
 800cf34:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800cf38:	f107 0308 	add.w	r3, r7, #8
 800cf3c:	2203      	movs	r2, #3
 800cf3e:	2100      	movs	r1, #0
 800cf40:	4618      	mov	r0, r3
 800cf42:	f000 ffd6 	bl	800def2 <memset>
  uint8_t index_input = 0;
 800cf46:	2300      	movs	r3, #0
 800cf48:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800cf4c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800cf50:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cf54:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800cf58:	7812      	ldrb	r2, [r2, #0]
 800cf5a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cf5c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800cf60:	3301      	adds	r3, #1
 800cf62:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 800cf66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf6a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800cf6e:	781b      	ldrb	r3, [r3, #0]
 800cf70:	2b01      	cmp	r3, #1
 800cf72:	d002      	beq.n	800cf7a <aci_gatt_add_service+0xb4>
 800cf74:	2b02      	cmp	r3, #2
 800cf76:	d004      	beq.n	800cf82 <aci_gatt_add_service+0xbc>
 800cf78:	e007      	b.n	800cf8a <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 800cf7a:	2302      	movs	r3, #2
 800cf7c:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800cf80:	e005      	b.n	800cf8e <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800cf82:	2310      	movs	r3, #16
 800cf84:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800cf88:	e001      	b.n	800cf8e <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800cf8a:	2347      	movs	r3, #71	@ 0x47
 800cf8c:	e06c      	b.n	800d068 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800cf8e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800cf92:	1c58      	adds	r0, r3, #1
 800cf94:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800cf98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf9c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800cfa0:	6819      	ldr	r1, [r3, #0]
 800cfa2:	f000 ffd3 	bl	800df4c <memcpy>
    index_input += size;
 800cfa6:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800cfaa:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800cfae:	4413      	add	r3, r2
 800cfb0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800cfb4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cfb8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cfbc:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800cfc0:	7812      	ldrb	r2, [r2, #0]
 800cfc2:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800cfc4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800cfc8:	3301      	adds	r3, #1
 800cfca:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800cfce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cfd2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cfd6:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800cfda:	7812      	ldrb	r2, [r2, #0]
 800cfdc:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800cfde:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cfe8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cfec:	2218      	movs	r2, #24
 800cfee:	2100      	movs	r1, #0
 800cff0:	4618      	mov	r0, r3
 800cff2:	f000 ff7e 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800cff6:	233f      	movs	r3, #63	@ 0x3f
 800cff8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800cffc:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800d000:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d004:	f107 030c 	add.w	r3, r7, #12
 800d008:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d00c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d010:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800d014:	f107 0308 	add.w	r3, r7, #8
 800d018:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800d01c:	2303      	movs	r3, #3
 800d01e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d022:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d026:	2100      	movs	r1, #0
 800d028:	4618      	mov	r0, r3
 800d02a:	f000 fcbb 	bl	800d9a4 <hci_send_req>
 800d02e:	4603      	mov	r3, r0
 800d030:	2b00      	cmp	r3, #0
 800d032:	da01      	bge.n	800d038 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800d034:	23ff      	movs	r3, #255	@ 0xff
 800d036:	e017      	b.n	800d068 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 800d038:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d03c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d040:	781b      	ldrb	r3, [r3, #0]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d005      	beq.n	800d052 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800d046:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d04a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d04e:	781b      	ldrb	r3, [r3, #0]
 800d050:	e00a      	b.n	800d068 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800d052:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d056:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d05a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d05e:	b29a      	uxth	r2, r3
 800d060:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800d064:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d066:	2300      	movs	r3, #0
}
 800d068:	4618      	mov	r0, r3
 800d06a:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd90      	pop	{r4, r7, pc}

0800d072 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800d072:	b590      	push	{r4, r7, lr}
 800d074:	b0d1      	sub	sp, #324	@ 0x144
 800d076:	af00      	add	r7, sp, #0
 800d078:	4604      	mov	r4, r0
 800d07a:	4608      	mov	r0, r1
 800d07c:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800d080:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800d084:	600a      	str	r2, [r1, #0]
 800d086:	4619      	mov	r1, r3
 800d088:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d08c:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d090:	4622      	mov	r2, r4
 800d092:	801a      	strh	r2, [r3, #0]
 800d094:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d098:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d09c:	4602      	mov	r2, r0
 800d09e:	701a      	strb	r2, [r3, #0]
 800d0a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0a4:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800d0a8:	460a      	mov	r2, r1
 800d0aa:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800d0ac:	f107 0314 	add.w	r3, r7, #20
 800d0b0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800d0b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0b8:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d0bc:	781b      	ldrb	r3, [r3, #0]
 800d0be:	2b01      	cmp	r3, #1
 800d0c0:	d00a      	beq.n	800d0d8 <aci_gatt_add_char+0x66>
 800d0c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d0c6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d0ca:	781b      	ldrb	r3, [r3, #0]
 800d0cc:	2b02      	cmp	r3, #2
 800d0ce:	d101      	bne.n	800d0d4 <aci_gatt_add_char+0x62>
 800d0d0:	2313      	movs	r3, #19
 800d0d2:	e002      	b.n	800d0da <aci_gatt_add_char+0x68>
 800d0d4:	2303      	movs	r3, #3
 800d0d6:	e000      	b.n	800d0da <aci_gatt_add_char+0x68>
 800d0d8:	2305      	movs	r3, #5
 800d0da:	f107 0214 	add.w	r2, r7, #20
 800d0de:	4413      	add	r3, r2
 800d0e0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d0e4:	f107 0310 	add.w	r3, r7, #16
 800d0e8:	2203      	movs	r2, #3
 800d0ea:	2100      	movs	r1, #0
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	f000 ff00 	bl	800def2 <memset>
  uint8_t index_input = 0;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 800d0f8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d0fc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d100:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d104:	8812      	ldrh	r2, [r2, #0]
 800d106:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d108:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d10c:	3302      	adds	r3, #2
 800d10e:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800d112:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d116:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d11a:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800d11e:	7812      	ldrb	r2, [r2, #0]
 800d120:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d122:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d126:	3301      	adds	r3, #1
 800d128:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 800d12c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d130:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d134:	781b      	ldrb	r3, [r3, #0]
 800d136:	2b01      	cmp	r3, #1
 800d138:	d002      	beq.n	800d140 <aci_gatt_add_char+0xce>
 800d13a:	2b02      	cmp	r3, #2
 800d13c:	d004      	beq.n	800d148 <aci_gatt_add_char+0xd6>
 800d13e:	e007      	b.n	800d150 <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 800d140:	2302      	movs	r3, #2
 800d142:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800d146:	e005      	b.n	800d154 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800d148:	2310      	movs	r3, #16
 800d14a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800d14e:	e001      	b.n	800d154 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800d150:	2347      	movs	r3, #71	@ 0x47
 800d152:	e091      	b.n	800d278 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800d154:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d158:	1cd8      	adds	r0, r3, #3
 800d15a:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800d15e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d162:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d166:	6819      	ldr	r1, [r3, #0]
 800d168:	f000 fef0 	bl	800df4c <memcpy>
    index_input += size;
 800d16c:	f897 2133 	ldrb.w	r2, [r7, #307]	@ 0x133
 800d170:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d174:	4413      	add	r3, r2
 800d176:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800d17a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d17e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d182:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800d186:	8812      	ldrh	r2, [r2, #0]
 800d188:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d18a:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d18e:	3302      	adds	r3, #2
 800d190:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800d194:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d198:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800d19c:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800d19e:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d1a2:	3301      	adds	r3, #1
 800d1a4:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 800d1a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d1ac:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d1b0:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800d1b2:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d1b6:	3301      	adds	r3, #1
 800d1b8:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800d1bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d1c0:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800d1c4:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800d1c6:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800d1d0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d1d4:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800d1d8:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800d1da:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d1de:	3301      	adds	r3, #1
 800d1e0:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 800d1e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d1e8:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800d1ec:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800d1ee:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d1f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d1fc:	2218      	movs	r2, #24
 800d1fe:	2100      	movs	r1, #0
 800d200:	4618      	mov	r0, r3
 800d202:	f000 fe76 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800d206:	233f      	movs	r3, #63	@ 0x3f
 800d208:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800d20c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800d210:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800d214:	f107 0314 	add.w	r3, r7, #20
 800d218:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800d21c:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d220:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800d224:	f107 0310 	add.w	r3, r7, #16
 800d228:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800d22c:	2303      	movs	r3, #3
 800d22e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800d232:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d236:	2100      	movs	r1, #0
 800d238:	4618      	mov	r0, r3
 800d23a:	f000 fbb3 	bl	800d9a4 <hci_send_req>
 800d23e:	4603      	mov	r3, r0
 800d240:	2b00      	cmp	r3, #0
 800d242:	da01      	bge.n	800d248 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800d244:	23ff      	movs	r3, #255	@ 0xff
 800d246:	e017      	b.n	800d278 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 800d248:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d24c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d250:	781b      	ldrb	r3, [r3, #0]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d005      	beq.n	800d262 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800d256:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d25a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d25e:	781b      	ldrb	r3, [r3, #0]
 800d260:	e00a      	b.n	800d278 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800d262:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d266:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d26a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d26e:	b29a      	uxth	r2, r3
 800d270:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800d274:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d276:	2300      	movs	r3, #0
}
 800d278:	4618      	mov	r0, r3
 800d27a:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd90      	pop	{r4, r7, pc}

0800d282 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800d282:	b5b0      	push	{r4, r5, r7, lr}
 800d284:	b0cc      	sub	sp, #304	@ 0x130
 800d286:	af00      	add	r7, sp, #0
 800d288:	4605      	mov	r5, r0
 800d28a:	460c      	mov	r4, r1
 800d28c:	4610      	mov	r0, r2
 800d28e:	4619      	mov	r1, r3
 800d290:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d294:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d298:	462a      	mov	r2, r5
 800d29a:	801a      	strh	r2, [r3, #0]
 800d29c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d2a0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d2a4:	4622      	mov	r2, r4
 800d2a6:	801a      	strh	r2, [r3, #0]
 800d2a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d2ac:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d2b0:	4602      	mov	r2, r0
 800d2b2:	701a      	strb	r2, [r3, #0]
 800d2b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d2b8:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d2bc:	460a      	mov	r2, r1
 800d2be:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800d2c0:	f107 030c 	add.w	r3, r7, #12
 800d2c4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d2c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d2cc:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 800d2da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d2de:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d2e2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d2e6:	8812      	ldrh	r2, [r2, #0]
 800d2e8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d2ea:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d2ee:	3302      	adds	r3, #2
 800d2f0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 800d2f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d2f8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d2fc:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d300:	8812      	ldrh	r2, [r2, #0]
 800d302:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800d304:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d308:	3302      	adds	r3, #2
 800d30a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 800d30e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d312:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d316:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800d31a:	7812      	ldrb	r2, [r2, #0]
 800d31c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d31e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d322:	3301      	adds	r3, #1
 800d324:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800d328:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d32c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d330:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800d334:	7812      	ldrb	r2, [r2, #0]
 800d336:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d338:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d33c:	3301      	adds	r3, #1
 800d33e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800d342:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d346:	1d98      	adds	r0, r3, #6
 800d348:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d34c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	461a      	mov	r2, r3
 800d354:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800d358:	f000 fdf8 	bl	800df4c <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 800d35c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d360:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d364:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800d368:	781b      	ldrb	r3, [r3, #0]
 800d36a:	4413      	add	r3, r2
 800d36c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d370:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d374:	2218      	movs	r2, #24
 800d376:	2100      	movs	r1, #0
 800d378:	4618      	mov	r0, r3
 800d37a:	f000 fdba 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800d37e:	233f      	movs	r3, #63	@ 0x3f
 800d380:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800d384:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800d388:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d38c:	f107 030c 	add.w	r3, r7, #12
 800d390:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d394:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d398:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d39c:	f107 030b 	add.w	r3, r7, #11
 800d3a0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d3aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d3ae:	2100      	movs	r1, #0
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f000 faf7 	bl	800d9a4 <hci_send_req>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	da01      	bge.n	800d3c0 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800d3bc:	23ff      	movs	r3, #255	@ 0xff
 800d3be:	e00d      	b.n	800d3dc <aci_gatt_update_char_value+0x15a>
  if (status) {
 800d3c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d3c4:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d005      	beq.n	800d3da <aci_gatt_update_char_value+0x158>
    return status;
 800d3ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d3d2:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d3d6:	781b      	ldrb	r3, [r3, #0]
 800d3d8:	e000      	b.n	800d3dc <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 800d3da:	2300      	movs	r3, #0
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bdb0      	pop	{r4, r5, r7, pc}

0800d3e6 <aci_gatt_allow_read>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle)
{
 800d3e6:	b580      	push	{r7, lr}
 800d3e8:	b0cc      	sub	sp, #304	@ 0x130
 800d3ea:	af00      	add	r7, sp, #0
 800d3ec:	4602      	mov	r2, r0
 800d3ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d3f2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d3f6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer);
 800d3f8:	f107 030c 	add.w	r3, r7, #12
 800d3fc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d400:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d404:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d408:	2200      	movs	r2, #0
 800d40a:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d40c:	2300      	movs	r3, #0
 800d40e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800d412:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d416:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d41a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d41e:	8812      	ldrh	r2, [r2, #0]
 800d420:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d422:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d426:	3302      	adds	r3, #2
 800d428:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d42c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d430:	2218      	movs	r2, #24
 800d432:	2100      	movs	r1, #0
 800d434:	4618      	mov	r0, r3
 800d436:	f000 fd5c 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800d43a:	233f      	movs	r3, #63	@ 0x3f
 800d43c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 800d440:	f240 1327 	movw	r3, #295	@ 0x127
 800d444:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d448:	f107 030c 	add.w	r3, r7, #12
 800d44c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d450:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d454:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d458:	f107 030b 	add.w	r3, r7, #11
 800d45c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d460:	2301      	movs	r3, #1
 800d462:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d466:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d46a:	2100      	movs	r1, #0
 800d46c:	4618      	mov	r0, r3
 800d46e:	f000 fa99 	bl	800d9a4 <hci_send_req>
 800d472:	4603      	mov	r3, r0
 800d474:	2b00      	cmp	r3, #0
 800d476:	da01      	bge.n	800d47c <aci_gatt_allow_read+0x96>
    return BLE_STATUS_TIMEOUT;
 800d478:	23ff      	movs	r3, #255	@ 0xff
 800d47a:	e00d      	b.n	800d498 <aci_gatt_allow_read+0xb2>
  if (status) {
 800d47c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d480:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d484:	781b      	ldrb	r3, [r3, #0]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d005      	beq.n	800d496 <aci_gatt_allow_read+0xb0>
    return status;
 800d48a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d48e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	e000      	b.n	800d498 <aci_gatt_allow_read+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 800d496:	2300      	movs	r3, #0
}
 800d498:	4618      	mov	r0, r3
 800d49a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	bd80      	pop	{r7, pc}

0800d4a2 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800d4a2:	b580      	push	{r7, lr}
 800d4a4:	b0cc      	sub	sp, #304	@ 0x130
 800d4a6:	af00      	add	r7, sp, #0
 800d4a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4ac:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d4b0:	601a      	str	r2, [r3, #0]
 800d4b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4b6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d4ba:	4602      	mov	r2, r0
 800d4bc:	701a      	strb	r2, [r3, #0]
 800d4be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4c2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d4c6:	460a      	mov	r2, r1
 800d4c8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800d4ca:	f107 030c 	add.w	r3, r7, #12
 800d4ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d4d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4d6:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d4da:	2200      	movs	r2, #0
 800d4dc:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d4de:	2300      	movs	r3, #0
 800d4e0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Offset = htob(Offset, 1);
 800d4e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d4e8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d4ec:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d4f0:	7812      	ldrb	r2, [r2, #0]
 800d4f2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d4f4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d4f8:	3301      	adds	r3, #1
 800d4fa:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Length = htob(Length, 1);
 800d4fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d502:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d506:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d50a:	7812      	ldrb	r2, [r2, #0]
 800d50c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d50e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d512:	3301      	adds	r3, #1
 800d514:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800d518:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d51c:	1c98      	adds	r0, r3, #2
 800d51e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d522:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d526:	781a      	ldrb	r2, [r3, #0]
 800d528:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d52c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d530:	6819      	ldr	r1, [r3, #0]
 800d532:	f000 fd0b 	bl	800df4c <memcpy>
    index_input += Length*sizeof(uint8_t);
 800d536:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d53a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d53e:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	4413      	add	r3, r2
 800d546:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d54a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d54e:	2218      	movs	r2, #24
 800d550:	2100      	movs	r1, #0
 800d552:	4618      	mov	r0, r3
 800d554:	f000 fccd 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800d558:	233f      	movs	r3, #63	@ 0x3f
 800d55a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800d55e:	230c      	movs	r3, #12
 800d560:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d564:	f107 030c 	add.w	r3, r7, #12
 800d568:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d56c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d570:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d574:	f107 030b 	add.w	r3, r7, #11
 800d578:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d57c:	2301      	movs	r3, #1
 800d57e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d582:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d586:	2100      	movs	r1, #0
 800d588:	4618      	mov	r0, r3
 800d58a:	f000 fa0b 	bl	800d9a4 <hci_send_req>
 800d58e:	4603      	mov	r3, r0
 800d590:	2b00      	cmp	r3, #0
 800d592:	da01      	bge.n	800d598 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800d594:	23ff      	movs	r3, #255	@ 0xff
 800d596:	e00d      	b.n	800d5b4 <aci_hal_write_config_data+0x112>
  if (status) {
 800d598:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d59c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d5a0:	781b      	ldrb	r3, [r3, #0]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d005      	beq.n	800d5b2 <aci_hal_write_config_data+0x110>
    return status;
 800d5a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5aa:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	e000      	b.n	800d5b4 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 800d5b2:	2300      	movs	r3, #0
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	bd80      	pop	{r7, pc}

0800d5be <aci_hal_read_config_data>:
tBleStatus aci_hal_read_config_data(uint8_t Offset,
                                    uint8_t *Data_Length,
                                    uint8_t Data[])
{
 800d5be:	b580      	push	{r7, lr}
 800d5c0:	b0ee      	sub	sp, #440	@ 0x1b8
 800d5c2:	af00      	add	r7, sp, #0
 800d5c4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d5c8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800d5cc:	6019      	str	r1, [r3, #0]
 800d5ce:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d5d2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800d5d6:	601a      	str	r2, [r3, #0]
 800d5d8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d5dc:	f2a3 13a9 	subw	r3, r3, #425	@ 0x1a9
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer);
 800d5e4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800d5e8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  aci_hal_read_config_data_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d5ec:	f107 0314 	add.w	r3, r7, #20
 800d5f0:	2280      	movs	r2, #128	@ 0x80
 800d5f2:	2100      	movs	r1, #0
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	f000 fc7c 	bl	800def2 <memset>
  uint8_t index_input = 0;
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
  cp0->Offset = htob(Offset, 1);
 800d600:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800d604:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 800d608:	f2a2 12a9 	subw	r2, r2, #425	@ 0x1a9
 800d60c:	7812      	ldrb	r2, [r2, #0]
 800d60e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d610:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 800d614:	3301      	adds	r3, #1
 800d616:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d61a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800d61e:	2218      	movs	r2, #24
 800d620:	2100      	movs	r1, #0
 800d622:	4618      	mov	r0, r3
 800d624:	f000 fc65 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800d628:	233f      	movs	r3, #63	@ 0x3f
 800d62a:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198
  rq.ocf = 0x00d;
 800d62e:	230d      	movs	r3, #13
 800d630:	f8a7 319a 	strh.w	r3, [r7, #410]	@ 0x19a
  rq.cparam = cmd_buffer;
 800d634:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800d638:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
  rq.clen = index_input;
 800d63c:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 800d640:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
  rq.rparam = &resp;
 800d644:	f107 0314 	add.w	r3, r7, #20
 800d648:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
  rq.rlen = sizeof(resp);
 800d64c:	2380      	movs	r3, #128	@ 0x80
 800d64e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  if (hci_send_req(&rq, FALSE) < 0)
 800d652:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800d656:	2100      	movs	r1, #0
 800d658:	4618      	mov	r0, r3
 800d65a:	f000 f9a3 	bl	800d9a4 <hci_send_req>
 800d65e:	4603      	mov	r3, r0
 800d660:	2b00      	cmp	r3, #0
 800d662:	da01      	bge.n	800d668 <aci_hal_read_config_data+0xaa>
    return BLE_STATUS_TIMEOUT;
 800d664:	23ff      	movs	r3, #255	@ 0xff
 800d666:	e029      	b.n	800d6bc <aci_hal_read_config_data+0xfe>
  if (resp.Status) {
 800d668:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d66c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d005      	beq.n	800d682 <aci_hal_read_config_data+0xc4>
    return resp.Status;
 800d676:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d67a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	e01c      	b.n	800d6bc <aci_hal_read_config_data+0xfe>
  }
  *Data_Length = btoh(resp.Data_Length, 1);
 800d682:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d686:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800d68a:	785a      	ldrb	r2, [r3, #1]
 800d68c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d690:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 800d698:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d69c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	781b      	ldrb	r3, [r3, #0]
 800d6a4:	461a      	mov	r2, r3
 800d6a6:	f107 0314 	add.w	r3, r7, #20
 800d6aa:	1c99      	adds	r1, r3, #2
 800d6ac:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800d6b0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800d6b4:	6818      	ldr	r0, [r3, #0]
 800d6b6:	f000 fc49 	bl	800df4c <memcpy>
  return BLE_STATUS_SUCCESS;
 800d6ba:	2300      	movs	r3, #0
}
 800d6bc:	4618      	mov	r0, r3
 800d6be:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	bd80      	pop	{r7, pc}

0800d6c6 <aci_hal_set_tx_power_level>:
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800d6c6:	b580      	push	{r7, lr}
 800d6c8:	b0cc      	sub	sp, #304	@ 0x130
 800d6ca:	af00      	add	r7, sp, #0
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6d2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d6d6:	701a      	strb	r2, [r3, #0]
 800d6d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6dc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d6e0:	460a      	mov	r2, r1
 800d6e2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800d6e4:	f107 030c 	add.w	r3, r7, #12
 800d6e8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d6ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6f0:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 800d6fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d702:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d706:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d70a:	7812      	ldrb	r2, [r2, #0]
 800d70c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d70e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d712:	3301      	adds	r3, #1
 800d714:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 800d718:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d71c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d720:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d724:	7812      	ldrb	r2, [r2, #0]
 800d726:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d728:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d72c:	3301      	adds	r3, #1
 800d72e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d732:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d736:	2218      	movs	r2, #24
 800d738:	2100      	movs	r1, #0
 800d73a:	4618      	mov	r0, r3
 800d73c:	f000 fbd9 	bl	800def2 <memset>
  rq.ogf = 0x3f;
 800d740:	233f      	movs	r3, #63	@ 0x3f
 800d742:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800d746:	230f      	movs	r3, #15
 800d748:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d74c:	f107 030c 	add.w	r3, r7, #12
 800d750:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d754:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d758:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d75c:	f107 030b 	add.w	r3, r7, #11
 800d760:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d764:	2301      	movs	r3, #1
 800d766:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d76a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d76e:	2100      	movs	r1, #0
 800d770:	4618      	mov	r0, r3
 800d772:	f000 f917 	bl	800d9a4 <hci_send_req>
 800d776:	4603      	mov	r3, r0
 800d778:	2b00      	cmp	r3, #0
 800d77a:	da01      	bge.n	800d780 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800d77c:	23ff      	movs	r3, #255	@ 0xff
 800d77e:	e00d      	b.n	800d79c <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 800d780:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d784:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d005      	beq.n	800d79a <aci_hal_set_tx_power_level+0xd4>
    return status;
 800d78e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d792:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	e000      	b.n	800d79c <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800d79a:	2300      	movs	r3, #0
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	bd80      	pop	{r7, pc}

0800d7a6 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800d7a6:	b480      	push	{r7}
 800d7a8:	b085      	sub	sp, #20
 800d7aa:	af00      	add	r7, sp, #0
 800d7ac:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	3308      	adds	r3, #8
 800d7b2:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	781b      	ldrb	r3, [r3, #0]
 800d7b8:	2b04      	cmp	r3, #4
 800d7ba:	d001      	beq.n	800d7c0 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800d7bc:	2301      	movs	r3, #1
 800d7be:	e00c      	b.n	800d7da <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	3302      	adds	r3, #2
 800d7c4:	781b      	ldrb	r3, [r3, #0]
 800d7c6:	461a      	mov	r2, r3
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800d7ce:	3b03      	subs	r3, #3
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d001      	beq.n	800d7d8 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800d7d4:	2302      	movs	r3, #2
 800d7d6:	e000      	b.n	800d7da <verify_packet+0x34>
  
  return 0;      
 800d7d8:	2300      	movs	r3, #0
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	3714      	adds	r7, #20
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr
	...

0800d7e8 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b0a6      	sub	sp, #152	@ 0x98
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	607b      	str	r3, [r7, #4]
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	81fb      	strh	r3, [r7, #14]
 800d7f4:	460b      	mov	r3, r1
 800d7f6:	81bb      	strh	r3, [r7, #12]
 800d7f8:	4613      	mov	r3, r2
 800d7fa:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800d7fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d800:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d804:	b21a      	sxth	r2, r3
 800d806:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d80a:	029b      	lsls	r3, r3, #10
 800d80c:	b21b      	sxth	r3, r3
 800d80e:	4313      	orrs	r3, r2
 800d810:	b21b      	sxth	r3, r3
 800d812:	b29b      	uxth	r3, r3
 800d814:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800d816:	7afb      	ldrb	r3, [r7, #11]
 800d818:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800d81a:	2301      	movs	r3, #1
 800d81c:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800d81e:	f107 0318 	add.w	r3, r7, #24
 800d822:	3301      	adds	r3, #1
 800d824:	461a      	mov	r2, r3
 800d826:	f107 0314 	add.w	r3, r7, #20
 800d82a:	8819      	ldrh	r1, [r3, #0]
 800d82c:	789b      	ldrb	r3, [r3, #2]
 800d82e:	8011      	strh	r1, [r2, #0]
 800d830:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800d832:	f107 0318 	add.w	r3, r7, #24
 800d836:	3304      	adds	r3, #4
 800d838:	7afa      	ldrb	r2, [r7, #11]
 800d83a:	6879      	ldr	r1, [r7, #4]
 800d83c:	4618      	mov	r0, r3
 800d83e:	f000 fb85 	bl	800df4c <memcpy>
  
  if (hciContext.io.Send)
 800d842:	4b09      	ldr	r3, [pc, #36]	@ (800d868 <send_cmd+0x80>)
 800d844:	691b      	ldr	r3, [r3, #16]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d009      	beq.n	800d85e <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800d84a:	4b07      	ldr	r3, [pc, #28]	@ (800d868 <send_cmd+0x80>)
 800d84c:	691b      	ldr	r3, [r3, #16]
 800d84e:	7afa      	ldrb	r2, [r7, #11]
 800d850:	b292      	uxth	r2, r2
 800d852:	3204      	adds	r2, #4
 800d854:	b291      	uxth	r1, r2
 800d856:	f107 0218 	add.w	r2, r7, #24
 800d85a:	4610      	mov	r0, r2
 800d85c:	4798      	blx	r3
  }
}
 800d85e:	bf00      	nop
 800d860:	3798      	adds	r7, #152	@ 0x98
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
 800d866:	bf00      	nop
 800d868:	20000adc 	.word	0x20000adc

0800d86c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
 800d874:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800d876:	e00a      	b.n	800d88e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800d878:	f107 030c 	add.w	r3, r7, #12
 800d87c:	4619      	mov	r1, r3
 800d87e:	6838      	ldr	r0, [r7, #0]
 800d880:	f000 fae8 	bl	800de54 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	4619      	mov	r1, r3
 800d888:	6878      	ldr	r0, [r7, #4]
 800d88a:	f000 fa4f 	bl	800dd2c <list_insert_head>
  while (!list_is_empty(src_list))
 800d88e:	6838      	ldr	r0, [r7, #0]
 800d890:	f000 fa2a 	bl	800dce8 <list_is_empty>
 800d894:	4603      	mov	r3, r0
 800d896:	2b00      	cmp	r3, #0
 800d898:	d0ee      	beq.n	800d878 <move_list+0xc>
  }
}
 800d89a:	bf00      	nop
 800d89c:	bf00      	nop
 800d89e:	3710      	adds	r7, #16
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}

0800d8a4 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b082      	sub	sp, #8
 800d8a8:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800d8aa:	e009      	b.n	800d8c0 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800d8ac:	1d3b      	adds	r3, r7, #4
 800d8ae:	4619      	mov	r1, r3
 800d8b0:	4809      	ldr	r0, [pc, #36]	@ (800d8d8 <free_event_list+0x34>)
 800d8b2:	f000 faa8 	bl	800de06 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	4619      	mov	r1, r3
 800d8ba:	4808      	ldr	r0, [pc, #32]	@ (800d8dc <free_event_list+0x38>)
 800d8bc:	f000 fa5c 	bl	800dd78 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800d8c0:	4806      	ldr	r0, [pc, #24]	@ (800d8dc <free_event_list+0x38>)
 800d8c2:	f000 faee 	bl	800dea2 <list_get_size>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	2b04      	cmp	r3, #4
 800d8ca:	ddef      	ble.n	800d8ac <free_event_list+0x8>
  }
}
 800d8cc:	bf00      	nop
 800d8ce:	bf00      	nop
 800d8d0:	3708      	adds	r7, #8
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	2000055c 	.word	0x2000055c
 800d8dc:	20000554 	.word	0x20000554

0800d8e0 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b084      	sub	sp, #16
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
 800d8e8:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d002      	beq.n	800d8f6 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800d8f0:	4a18      	ldr	r2, [pc, #96]	@ (800d954 <hci_init+0x74>)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800d8f6:	4818      	ldr	r0, [pc, #96]	@ (800d958 <hci_init+0x78>)
 800d8f8:	f000 f9e6 	bl	800dcc8 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800d8fc:	4817      	ldr	r0, [pc, #92]	@ (800d95c <hci_init+0x7c>)
 800d8fe:	f000 f9e3 	bl	800dcc8 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800d902:	f7f3 fb7b 	bl	8000ffc <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800d906:	2300      	movs	r3, #0
 800d908:	73fb      	strb	r3, [r7, #15]
 800d90a:	e00c      	b.n	800d926 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800d90c:	7bfb      	ldrb	r3, [r7, #15]
 800d90e:	228c      	movs	r2, #140	@ 0x8c
 800d910:	fb02 f303 	mul.w	r3, r2, r3
 800d914:	4a12      	ldr	r2, [pc, #72]	@ (800d960 <hci_init+0x80>)
 800d916:	4413      	add	r3, r2
 800d918:	4619      	mov	r1, r3
 800d91a:	480f      	ldr	r0, [pc, #60]	@ (800d958 <hci_init+0x78>)
 800d91c:	f000 fa2c 	bl	800dd78 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800d920:	7bfb      	ldrb	r3, [r7, #15]
 800d922:	3301      	adds	r3, #1
 800d924:	73fb      	strb	r3, [r7, #15]
 800d926:	7bfb      	ldrb	r3, [r7, #15]
 800d928:	2b09      	cmp	r3, #9
 800d92a:	d9ef      	bls.n	800d90c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800d92c:	4b09      	ldr	r3, [pc, #36]	@ (800d954 <hci_init+0x74>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d003      	beq.n	800d93c <hci_init+0x5c>
 800d934:	4b07      	ldr	r3, [pc, #28]	@ (800d954 <hci_init+0x74>)
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	2000      	movs	r0, #0
 800d93a:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800d93c:	4b05      	ldr	r3, [pc, #20]	@ (800d954 <hci_init+0x74>)
 800d93e:	689b      	ldr	r3, [r3, #8]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d002      	beq.n	800d94a <hci_init+0x6a>
 800d944:	4b03      	ldr	r3, [pc, #12]	@ (800d954 <hci_init+0x74>)
 800d946:	689b      	ldr	r3, [r3, #8]
 800d948:	4798      	blx	r3
}
 800d94a:	bf00      	nop
 800d94c:	3710      	adds	r7, #16
 800d94e:	46bd      	mov	sp, r7
 800d950:	bd80      	pop	{r7, pc}
 800d952:	bf00      	nop
 800d954:	20000adc 	.word	0x20000adc
 800d958:	20000554 	.word	0x20000554
 800d95c:	2000055c 	.word	0x2000055c
 800d960:	20000564 	.word	0x20000564

0800d964 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800d964:	b480      	push	{r7}
 800d966:	b083      	sub	sp, #12
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	4a0b      	ldr	r2, [pc, #44]	@ (800d9a0 <hci_register_io_bus+0x3c>)
 800d972:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	68db      	ldr	r3, [r3, #12]
 800d978:	4a09      	ldr	r2, [pc, #36]	@ (800d9a0 <hci_register_io_bus+0x3c>)
 800d97a:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	4a07      	ldr	r2, [pc, #28]	@ (800d9a0 <hci_register_io_bus+0x3c>)
 800d982:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	699b      	ldr	r3, [r3, #24]
 800d988:	4a05      	ldr	r2, [pc, #20]	@ (800d9a0 <hci_register_io_bus+0x3c>)
 800d98a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	689b      	ldr	r3, [r3, #8]
 800d990:	4a03      	ldr	r2, [pc, #12]	@ (800d9a0 <hci_register_io_bus+0x3c>)
 800d992:	6093      	str	r3, [r2, #8]
}
 800d994:	bf00      	nop
 800d996:	370c      	adds	r7, #12
 800d998:	46bd      	mov	sp, r7
 800d99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d99e:	4770      	bx	lr
 800d9a0:	20000adc 	.word	0x20000adc

0800d9a4 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b08e      	sub	sp, #56	@ 0x38
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	885b      	ldrh	r3, [r3, #2]
 800d9b4:	b21b      	sxth	r3, r3
 800d9b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9ba:	b21a      	sxth	r2, r3
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	881b      	ldrh	r3, [r3, #0]
 800d9c0:	b21b      	sxth	r3, r3
 800d9c2:	029b      	lsls	r3, r3, #10
 800d9c4:	b21b      	sxth	r3, r3
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	b21b      	sxth	r3, r3
 800d9ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800d9d0:	f107 0308 	add.w	r3, r7, #8
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f000 f977 	bl	800dcc8 <list_init_head>

  free_event_list();
 800d9da:	f7ff ff63 	bl	800d8a4 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	8818      	ldrh	r0, [r3, #0]
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	8859      	ldrh	r1, [r3, #2]
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	68db      	ldr	r3, [r3, #12]
 800d9ea:	b2da      	uxtb	r2, r3
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	689b      	ldr	r3, [r3, #8]
 800d9f0:	f7ff fefa 	bl	800d7e8 <send_cmd>
  
  if (async)
 800d9f4:	78fb      	ldrb	r3, [r7, #3]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d001      	beq.n	800d9fe <hci_send_req+0x5a>
  {
    return 0;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	e0e2      	b.n	800dbc4 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800d9fe:	f7f4 fdf7 	bl	80025f0 <HAL_GetTick>
 800da02:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800da04:	f7f4 fdf4 	bl	80025f0 <HAL_GetTick>
 800da08:	4602      	mov	r2, r0
 800da0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da0c:	1ad3      	subs	r3, r2, r3
 800da0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800da12:	f200 80b3 	bhi.w	800db7c <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800da16:	486d      	ldr	r0, [pc, #436]	@ (800dbcc <hci_send_req+0x228>)
 800da18:	f000 f966 	bl	800dce8 <list_is_empty>
 800da1c:	4603      	mov	r3, r0
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d000      	beq.n	800da24 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800da22:	e7ef      	b.n	800da04 <hci_send_req+0x60>
      {
        break;
 800da24:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800da26:	f107 0310 	add.w	r3, r7, #16
 800da2a:	4619      	mov	r1, r3
 800da2c:	4867      	ldr	r0, [pc, #412]	@ (800dbcc <hci_send_req+0x228>)
 800da2e:	f000 f9ea 	bl	800de06 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	3308      	adds	r3, #8
 800da36:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800da38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	2b04      	cmp	r3, #4
 800da3e:	d17f      	bne.n	800db40 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800da40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da42:	3301      	adds	r3, #1
 800da44:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	3308      	adds	r3, #8
 800da4a:	3303      	adds	r3, #3
 800da4c:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800da4e:	693b      	ldr	r3, [r7, #16]
 800da50:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800da54:	3b03      	subs	r3, #3
 800da56:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800da58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	2b3e      	cmp	r3, #62	@ 0x3e
 800da5e:	d04c      	beq.n	800dafa <hci_send_req+0x156>
 800da60:	2b3e      	cmp	r3, #62	@ 0x3e
 800da62:	dc68      	bgt.n	800db36 <hci_send_req+0x192>
 800da64:	2b10      	cmp	r3, #16
 800da66:	f000 808b 	beq.w	800db80 <hci_send_req+0x1dc>
 800da6a:	2b10      	cmp	r3, #16
 800da6c:	dc63      	bgt.n	800db36 <hci_send_req+0x192>
 800da6e:	2b0e      	cmp	r3, #14
 800da70:	d023      	beq.n	800daba <hci_send_req+0x116>
 800da72:	2b0f      	cmp	r3, #15
 800da74:	d15f      	bne.n	800db36 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800da76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da78:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800da7a:	69bb      	ldr	r3, [r7, #24]
 800da7c:	885b      	ldrh	r3, [r3, #2]
 800da7e:	b29b      	uxth	r3, r3
 800da80:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800da82:	429a      	cmp	r2, r3
 800da84:	d17e      	bne.n	800db84 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	685b      	ldr	r3, [r3, #4]
 800da8a:	2b0f      	cmp	r3, #15
 800da8c:	d004      	beq.n	800da98 <hci_send_req+0xf4>
          if (cs->status) {
 800da8e:	69bb      	ldr	r3, [r7, #24]
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d051      	beq.n	800db3a <hci_send_req+0x196>
            goto failed;
 800da96:	e078      	b.n	800db8a <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	695a      	ldr	r2, [r3, #20]
 800da9c:	6a3b      	ldr	r3, [r7, #32]
 800da9e:	429a      	cmp	r2, r3
 800daa0:	bf28      	it	cs
 800daa2:	461a      	movcs	r2, r3
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	6918      	ldr	r0, [r3, #16]
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	695b      	ldr	r3, [r3, #20]
 800dab0:	461a      	mov	r2, r3
 800dab2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dab4:	f000 fa4a 	bl	800df4c <memcpy>
        goto done;
 800dab8:	e078      	b.n	800dbac <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800daba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dabc:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800dabe:	697b      	ldr	r3, [r7, #20]
 800dac0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800dac4:	b29b      	uxth	r3, r3
 800dac6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800dac8:	429a      	cmp	r2, r3
 800daca:	d15d      	bne.n	800db88 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800dacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dace:	3303      	adds	r3, #3
 800dad0:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800dad2:	6a3b      	ldr	r3, [r7, #32]
 800dad4:	3b03      	subs	r3, #3
 800dad6:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	695a      	ldr	r2, [r3, #20]
 800dadc:	6a3b      	ldr	r3, [r7, #32]
 800dade:	429a      	cmp	r2, r3
 800dae0:	bf28      	it	cs
 800dae2:	461a      	movcs	r2, r3
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6918      	ldr	r0, [r3, #16]
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	695b      	ldr	r3, [r3, #20]
 800daf0:	461a      	mov	r2, r3
 800daf2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800daf4:	f000 fa2a 	bl	800df4c <memcpy>
        goto done;
 800daf8:	e058      	b.n	800dbac <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800dafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dafc:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800dafe:	69fb      	ldr	r3, [r7, #28]
 800db00:	781b      	ldrb	r3, [r3, #0]
 800db02:	461a      	mov	r2, r3
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	685b      	ldr	r3, [r3, #4]
 800db08:	429a      	cmp	r2, r3
 800db0a:	d118      	bne.n	800db3e <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800db0c:	6a3b      	ldr	r3, [r7, #32]
 800db0e:	3b01      	subs	r3, #1
 800db10:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	695a      	ldr	r2, [r3, #20]
 800db16:	6a3b      	ldr	r3, [r7, #32]
 800db18:	429a      	cmp	r2, r3
 800db1a:	bf28      	it	cs
 800db1c:	461a      	movcs	r2, r3
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6918      	ldr	r0, [r3, #16]
 800db26:	69fb      	ldr	r3, [r7, #28]
 800db28:	1c59      	adds	r1, r3, #1
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	695b      	ldr	r3, [r3, #20]
 800db2e:	461a      	mov	r2, r3
 800db30:	f000 fa0c 	bl	800df4c <memcpy>
        goto done;
 800db34:	e03a      	b.n	800dbac <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800db36:	bf00      	nop
 800db38:	e002      	b.n	800db40 <hci_send_req+0x19c>
          break;
 800db3a:	bf00      	nop
 800db3c:	e000      	b.n	800db40 <hci_send_req+0x19c>
          break;
 800db3e:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800db40:	4823      	ldr	r0, [pc, #140]	@ (800dbd0 <hci_send_req+0x22c>)
 800db42:	f000 f8d1 	bl	800dce8 <list_is_empty>
 800db46:	4603      	mov	r3, r0
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d00d      	beq.n	800db68 <hci_send_req+0x1c4>
 800db4c:	481f      	ldr	r0, [pc, #124]	@ (800dbcc <hci_send_req+0x228>)
 800db4e:	f000 f8cb 	bl	800dce8 <list_is_empty>
 800db52:	4603      	mov	r3, r0
 800db54:	2b00      	cmp	r3, #0
 800db56:	d007      	beq.n	800db68 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	4619      	mov	r1, r3
 800db5c:	481c      	ldr	r0, [pc, #112]	@ (800dbd0 <hci_send_req+0x22c>)
 800db5e:	f000 f90b 	bl	800dd78 <list_insert_tail>
      hciReadPacket=NULL;
 800db62:	2300      	movs	r3, #0
 800db64:	613b      	str	r3, [r7, #16]
 800db66:	e008      	b.n	800db7a <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800db68:	693a      	ldr	r2, [r7, #16]
 800db6a:	f107 0308 	add.w	r3, r7, #8
 800db6e:	4611      	mov	r1, r2
 800db70:	4618      	mov	r0, r3
 800db72:	f000 f901 	bl	800dd78 <list_insert_tail>
      hciReadPacket=NULL;
 800db76:	2300      	movs	r3, #0
 800db78:	613b      	str	r3, [r7, #16]
  {
 800db7a:	e740      	b.n	800d9fe <hci_send_req+0x5a>
        goto failed;
 800db7c:	bf00      	nop
 800db7e:	e004      	b.n	800db8a <hci_send_req+0x1e6>
        goto failed;
 800db80:	bf00      	nop
 800db82:	e002      	b.n	800db8a <hci_send_req+0x1e6>
          goto failed;
 800db84:	bf00      	nop
 800db86:	e000      	b.n	800db8a <hci_send_req+0x1e6>
          goto failed;
 800db88:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d004      	beq.n	800db9a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	4619      	mov	r1, r3
 800db94:	480e      	ldr	r0, [pc, #56]	@ (800dbd0 <hci_send_req+0x22c>)
 800db96:	f000 f8c9 	bl	800dd2c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800db9a:	f107 0308 	add.w	r3, r7, #8
 800db9e:	4619      	mov	r1, r3
 800dba0:	480a      	ldr	r0, [pc, #40]	@ (800dbcc <hci_send_req+0x228>)
 800dba2:	f7ff fe63 	bl	800d86c <move_list>

  return -1;
 800dba6:	f04f 33ff 	mov.w	r3, #4294967295
 800dbaa:	e00b      	b.n	800dbc4 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800dbac:	693b      	ldr	r3, [r7, #16]
 800dbae:	4619      	mov	r1, r3
 800dbb0:	4807      	ldr	r0, [pc, #28]	@ (800dbd0 <hci_send_req+0x22c>)
 800dbb2:	f000 f8bb 	bl	800dd2c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800dbb6:	f107 0308 	add.w	r3, r7, #8
 800dbba:	4619      	mov	r1, r3
 800dbbc:	4803      	ldr	r0, [pc, #12]	@ (800dbcc <hci_send_req+0x228>)
 800dbbe:	f7ff fe55 	bl	800d86c <move_list>

  return 0;
 800dbc2:	2300      	movs	r3, #0
}
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	3738      	adds	r7, #56	@ 0x38
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	bd80      	pop	{r7, pc}
 800dbcc:	2000055c 	.word	0x2000055c
 800dbd0:	20000554 	.word	0x20000554

0800dbd4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b082      	sub	sp, #8
 800dbd8:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800dbda:	2300      	movs	r3, #0
 800dbdc:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800dbde:	e013      	b.n	800dc08 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800dbe0:	1d3b      	adds	r3, r7, #4
 800dbe2:	4619      	mov	r1, r3
 800dbe4:	480e      	ldr	r0, [pc, #56]	@ (800dc20 <hci_user_evt_proc+0x4c>)
 800dbe6:	f000 f90e 	bl	800de06 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800dbea:	4b0e      	ldr	r3, [pc, #56]	@ (800dc24 <hci_user_evt_proc+0x50>)
 800dbec:	69db      	ldr	r3, [r3, #28]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d005      	beq.n	800dbfe <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800dbf2:	4b0c      	ldr	r3, [pc, #48]	@ (800dc24 <hci_user_evt_proc+0x50>)
 800dbf4:	69db      	ldr	r3, [r3, #28]
 800dbf6:	687a      	ldr	r2, [r7, #4]
 800dbf8:	3208      	adds	r2, #8
 800dbfa:	4610      	mov	r0, r2
 800dbfc:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	4619      	mov	r1, r3
 800dc02:	4809      	ldr	r0, [pc, #36]	@ (800dc28 <hci_user_evt_proc+0x54>)
 800dc04:	f000 f8b8 	bl	800dd78 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800dc08:	4805      	ldr	r0, [pc, #20]	@ (800dc20 <hci_user_evt_proc+0x4c>)
 800dc0a:	f000 f86d 	bl	800dce8 <list_is_empty>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d0e5      	beq.n	800dbe0 <hci_user_evt_proc+0xc>
  }
}
 800dc14:	bf00      	nop
 800dc16:	bf00      	nop
 800dc18:	3708      	adds	r7, #8
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	bd80      	pop	{r7, pc}
 800dc1e:	bf00      	nop
 800dc20:	2000055c 	.word	0x2000055c
 800dc24:	20000adc 	.word	0x20000adc
 800dc28:	20000554 	.word	0x20000554

0800dc2c <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b086      	sub	sp, #24
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800dc34:	2300      	movs	r3, #0
 800dc36:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800dc38:	2300      	movs	r3, #0
 800dc3a:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800dc3c:	481f      	ldr	r0, [pc, #124]	@ (800dcbc <hci_notify_asynch_evt+0x90>)
 800dc3e:	f000 f853 	bl	800dce8 <list_is_empty>
 800dc42:	4603      	mov	r3, r0
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d132      	bne.n	800dcae <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800dc48:	f107 030c 	add.w	r3, r7, #12
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	481b      	ldr	r0, [pc, #108]	@ (800dcbc <hci_notify_asynch_evt+0x90>)
 800dc50:	f000 f8d9 	bl	800de06 <list_remove_head>
    
    if (hciContext.io.Receive)
 800dc54:	4b1a      	ldr	r3, [pc, #104]	@ (800dcc0 <hci_notify_asynch_evt+0x94>)
 800dc56:	68db      	ldr	r3, [r3, #12]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d02a      	beq.n	800dcb2 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800dc5c:	4b18      	ldr	r3, [pc, #96]	@ (800dcc0 <hci_notify_asynch_evt+0x94>)
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	68fa      	ldr	r2, [r7, #12]
 800dc62:	3208      	adds	r2, #8
 800dc64:	2180      	movs	r1, #128	@ 0x80
 800dc66:	4610      	mov	r0, r2
 800dc68:	4798      	blx	r3
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800dc6e:	7cfb      	ldrb	r3, [r7, #19]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d016      	beq.n	800dca2 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	7cfa      	ldrb	r2, [r7, #19]
 800dc78:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7ff fd91 	bl	800d7a6 <verify_packet>
 800dc84:	4603      	mov	r3, r0
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d105      	bne.n	800dc96 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	4619      	mov	r1, r3
 800dc8e:	480d      	ldr	r0, [pc, #52]	@ (800dcc4 <hci_notify_asynch_evt+0x98>)
 800dc90:	f000 f872 	bl	800dd78 <list_insert_tail>
 800dc94:	e00d      	b.n	800dcb2 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	4619      	mov	r1, r3
 800dc9a:	4808      	ldr	r0, [pc, #32]	@ (800dcbc <hci_notify_asynch_evt+0x90>)
 800dc9c:	f000 f846 	bl	800dd2c <list_insert_head>
 800dca0:	e007      	b.n	800dcb2 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	4619      	mov	r1, r3
 800dca6:	4805      	ldr	r0, [pc, #20]	@ (800dcbc <hci_notify_asynch_evt+0x90>)
 800dca8:	f000 f840 	bl	800dd2c <list_insert_head>
 800dcac:	e001      	b.n	800dcb2 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800dcae:	2301      	movs	r3, #1
 800dcb0:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800dcb2:	697b      	ldr	r3, [r7, #20]
  
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	3718      	adds	r7, #24
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	bd80      	pop	{r7, pc}
 800dcbc:	20000554 	.word	0x20000554
 800dcc0:	20000adc 	.word	0x20000adc
 800dcc4:	2000055c 	.word	0x2000055c

0800dcc8 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800dcc8:	b480      	push	{r7}
 800dcca:	b083      	sub	sp, #12
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	687a      	ldr	r2, [r7, #4]
 800dcd4:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	687a      	ldr	r2, [r7, #4]
 800dcda:	605a      	str	r2, [r3, #4]
}
 800dcdc:	bf00      	nop
 800dcde:	370c      	adds	r7, #12
 800dce0:	46bd      	mov	sp, r7
 800dce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce6:	4770      	bx	lr

0800dce8 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b087      	sub	sp, #28
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800dcf0:	f3ef 8310 	mrs	r3, PRIMASK
 800dcf4:	60fb      	str	r3, [r7, #12]
  return(result);
 800dcf6:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800dcf8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800dcfa:	b672      	cpsid	i
}
 800dcfc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	687a      	ldr	r2, [r7, #4]
 800dd04:	429a      	cmp	r2, r3
 800dd06:	d102      	bne.n	800dd0e <list_is_empty+0x26>
  {
    return_value = 1;
 800dd08:	2301      	movs	r3, #1
 800dd0a:	75fb      	strb	r3, [r7, #23]
 800dd0c:	e001      	b.n	800dd12 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800dd0e:	2300      	movs	r3, #0
 800dd10:	75fb      	strb	r3, [r7, #23]
 800dd12:	693b      	ldr	r3, [r7, #16]
 800dd14:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	f383 8810 	msr	PRIMASK, r3
}
 800dd1c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800dd1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd20:	4618      	mov	r0, r3
 800dd22:	371c      	adds	r7, #28
 800dd24:	46bd      	mov	sp, r7
 800dd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2a:	4770      	bx	lr

0800dd2c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800dd2c:	b480      	push	{r7}
 800dd2e:	b087      	sub	sp, #28
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
 800dd34:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800dd36:	f3ef 8310 	mrs	r3, PRIMASK
 800dd3a:	60fb      	str	r3, [r7, #12]
  return(result);
 800dd3c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800dd3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd40:	b672      	cpsid	i
}
 800dd42:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681a      	ldr	r2, [r3, #0]
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	687a      	ldr	r2, [r7, #4]
 800dd50:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	683a      	ldr	r2, [r7, #0]
 800dd56:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800dd58:	683b      	ldr	r3, [r7, #0]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	683a      	ldr	r2, [r7, #0]
 800dd5e:	605a      	str	r2, [r3, #4]
 800dd60:	697b      	ldr	r3, [r7, #20]
 800dd62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd64:	693b      	ldr	r3, [r7, #16]
 800dd66:	f383 8810 	msr	PRIMASK, r3
}
 800dd6a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800dd6c:	bf00      	nop
 800dd6e:	371c      	adds	r7, #28
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr

0800dd78 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800dd78:	b480      	push	{r7}
 800dd7a:	b087      	sub	sp, #28
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800dd82:	f3ef 8310 	mrs	r3, PRIMASK
 800dd86:	60fb      	str	r3, [r7, #12]
  return(result);
 800dd88:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800dd8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd8c:	b672      	cpsid	i
}
 800dd8e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	687a      	ldr	r2, [r7, #4]
 800dd94:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	685a      	ldr	r2, [r3, #4]
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	683a      	ldr	r2, [r7, #0]
 800dda2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	685b      	ldr	r3, [r3, #4]
 800dda8:	683a      	ldr	r2, [r7, #0]
 800ddaa:	601a      	str	r2, [r3, #0]
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ddb0:	693b      	ldr	r3, [r7, #16]
 800ddb2:	f383 8810 	msr	PRIMASK, r3
}
 800ddb6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800ddb8:	bf00      	nop
 800ddba:	371c      	adds	r7, #28
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc2:	4770      	bx	lr

0800ddc4 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b087      	sub	sp, #28
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ddcc:	f3ef 8310 	mrs	r3, PRIMASK
 800ddd0:	60fb      	str	r3, [r7, #12]
  return(result);
 800ddd2:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ddd4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ddd6:	b672      	cpsid	i
}
 800ddd8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	685b      	ldr	r3, [r3, #4]
 800ddde:	687a      	ldr	r2, [r7, #4]
 800dde0:	6812      	ldr	r2, [r2, #0]
 800dde2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	687a      	ldr	r2, [r7, #4]
 800ddea:	6852      	ldr	r2, [r2, #4]
 800ddec:	605a      	str	r2, [r3, #4]
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	f383 8810 	msr	PRIMASK, r3
}
 800ddf8:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800ddfa:	bf00      	nop
 800ddfc:	371c      	adds	r7, #28
 800ddfe:	46bd      	mov	sp, r7
 800de00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de04:	4770      	bx	lr

0800de06 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800de06:	b580      	push	{r7, lr}
 800de08:	b086      	sub	sp, #24
 800de0a:	af00      	add	r7, sp, #0
 800de0c:	6078      	str	r0, [r7, #4]
 800de0e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800de10:	f3ef 8310 	mrs	r3, PRIMASK
 800de14:	60fb      	str	r3, [r7, #12]
  return(result);
 800de16:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800de18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800de1a:	b672      	cpsid	i
}
 800de1c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681a      	ldr	r2, [r3, #0]
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	4618      	mov	r0, r3
 800de2c:	f7ff ffca 	bl	800ddc4 <list_remove_node>
  (*node)->next = NULL;
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2200      	movs	r2, #0
 800de36:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	2200      	movs	r2, #0
 800de3e:	605a      	str	r2, [r3, #4]
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	f383 8810 	msr	PRIMASK, r3
}
 800de4a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800de4c:	bf00      	nop
 800de4e:	3718      	adds	r7, #24
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}

0800de54 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b086      	sub	sp, #24
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
 800de5c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800de5e:	f3ef 8310 	mrs	r3, PRIMASK
 800de62:	60fb      	str	r3, [r7, #12]
  return(result);
 800de64:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800de66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800de68:	b672      	cpsid	i
}
 800de6a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	685a      	ldr	r2, [r3, #4]
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	685b      	ldr	r3, [r3, #4]
 800de78:	4618      	mov	r0, r3
 800de7a:	f7ff ffa3 	bl	800ddc4 <list_remove_node>
  (*node)->next = NULL;
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	2200      	movs	r2, #0
 800de84:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800de86:	683b      	ldr	r3, [r7, #0]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	2200      	movs	r2, #0
 800de8c:	605a      	str	r2, [r3, #4]
 800de8e:	697b      	ldr	r3, [r7, #20]
 800de90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de92:	693b      	ldr	r3, [r7, #16]
 800de94:	f383 8810 	msr	PRIMASK, r3
}
 800de98:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800de9a:	bf00      	nop
 800de9c:	3718      	adds	r7, #24
 800de9e:	46bd      	mov	sp, r7
 800dea0:	bd80      	pop	{r7, pc}

0800dea2 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800dea2:	b480      	push	{r7}
 800dea4:	b089      	sub	sp, #36	@ 0x24
 800dea6:	af00      	add	r7, sp, #0
 800dea8:	6078      	str	r0, [r7, #4]
  int size = 0;
 800deaa:	2300      	movs	r3, #0
 800deac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800deae:	f3ef 8310 	mrs	r3, PRIMASK
 800deb2:	613b      	str	r3, [r7, #16]
  return(result);
 800deb4:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800deb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800deb8:	b672      	cpsid	i
}
 800deba:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800dec2:	e005      	b.n	800ded0 <list_get_size+0x2e>
  {
    size++;
 800dec4:	69fb      	ldr	r3, [r7, #28]
 800dec6:	3301      	adds	r3, #1
 800dec8:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800deca:	69bb      	ldr	r3, [r7, #24]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800ded0:	69ba      	ldr	r2, [r7, #24]
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	429a      	cmp	r2, r3
 800ded6:	d1f5      	bne.n	800dec4 <list_get_size+0x22>
 800ded8:	697b      	ldr	r3, [r7, #20]
 800deda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	f383 8810 	msr	PRIMASK, r3
}
 800dee2:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800dee4:	69fb      	ldr	r3, [r7, #28]
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3724      	adds	r7, #36	@ 0x24
 800deea:	46bd      	mov	sp, r7
 800deec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def0:	4770      	bx	lr

0800def2 <memset>:
 800def2:	4402      	add	r2, r0
 800def4:	4603      	mov	r3, r0
 800def6:	4293      	cmp	r3, r2
 800def8:	d100      	bne.n	800defc <memset+0xa>
 800defa:	4770      	bx	lr
 800defc:	f803 1b01 	strb.w	r1, [r3], #1
 800df00:	e7f9      	b.n	800def6 <memset+0x4>
	...

0800df04 <__libc_init_array>:
 800df04:	b570      	push	{r4, r5, r6, lr}
 800df06:	4d0d      	ldr	r5, [pc, #52]	@ (800df3c <__libc_init_array+0x38>)
 800df08:	2600      	movs	r6, #0
 800df0a:	4c0d      	ldr	r4, [pc, #52]	@ (800df40 <__libc_init_array+0x3c>)
 800df0c:	1b64      	subs	r4, r4, r5
 800df0e:	10a4      	asrs	r4, r4, #2
 800df10:	42a6      	cmp	r6, r4
 800df12:	d109      	bne.n	800df28 <__libc_init_array+0x24>
 800df14:	4d0b      	ldr	r5, [pc, #44]	@ (800df44 <__libc_init_array+0x40>)
 800df16:	2600      	movs	r6, #0
 800df18:	4c0b      	ldr	r4, [pc, #44]	@ (800df48 <__libc_init_array+0x44>)
 800df1a:	f000 f825 	bl	800df68 <_init>
 800df1e:	1b64      	subs	r4, r4, r5
 800df20:	10a4      	asrs	r4, r4, #2
 800df22:	42a6      	cmp	r6, r4
 800df24:	d105      	bne.n	800df32 <__libc_init_array+0x2e>
 800df26:	bd70      	pop	{r4, r5, r6, pc}
 800df28:	f855 3b04 	ldr.w	r3, [r5], #4
 800df2c:	3601      	adds	r6, #1
 800df2e:	4798      	blx	r3
 800df30:	e7ee      	b.n	800df10 <__libc_init_array+0xc>
 800df32:	f855 3b04 	ldr.w	r3, [r5], #4
 800df36:	3601      	adds	r6, #1
 800df38:	4798      	blx	r3
 800df3a:	e7f2      	b.n	800df22 <__libc_init_array+0x1e>
 800df3c:	0800e240 	.word	0x0800e240
 800df40:	0800e240 	.word	0x0800e240
 800df44:	0800e240 	.word	0x0800e240
 800df48:	0800e244 	.word	0x0800e244

0800df4c <memcpy>:
 800df4c:	440a      	add	r2, r1
 800df4e:	1e43      	subs	r3, r0, #1
 800df50:	4291      	cmp	r1, r2
 800df52:	d100      	bne.n	800df56 <memcpy+0xa>
 800df54:	4770      	bx	lr
 800df56:	b510      	push	{r4, lr}
 800df58:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df5c:	4291      	cmp	r1, r2
 800df5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df62:	d1f9      	bne.n	800df58 <memcpy+0xc>
 800df64:	bd10      	pop	{r4, pc}
	...

0800df68 <_init>:
 800df68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df6a:	bf00      	nop
 800df6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df6e:	bc08      	pop	{r3}
 800df70:	469e      	mov	lr, r3
 800df72:	4770      	bx	lr

0800df74 <_fini>:
 800df74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df76:	bf00      	nop
 800df78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df7a:	bc08      	pop	{r3}
 800df7c:	469e      	mov	lr, r3
 800df7e:	4770      	bx	lr
