{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603319604804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603319604814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 15:33:09 2020 " "Processing started: Wed Oct 21 15:33:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603319604814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319604814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319604814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603319606235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603319606235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 5 5 " "Found 5 design units, including 5 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Lab4.v" "" { Text "Z:/ELEN21/Lab4/Lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615630 ""} { "Info" "ISGN_ENTITY_NAME" "2 f00 " "Found entity 2: f00" {  } { { "Lab4.v" "" { Text "Z:/ELEN21/Lab4/Lab4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615630 ""} { "Info" "ISGN_ENTITY_NAME" "3 f01 " "Found entity 3: f01" {  } { { "Lab4.v" "" { Text "Z:/ELEN21/Lab4/Lab4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615630 ""} { "Info" "ISGN_ENTITY_NAME" "4 f10 " "Found entity 4: f10" {  } { { "Lab4.v" "" { Text "Z:/ELEN21/Lab4/Lab4.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615630 ""} { "Info" "ISGN_ENTITY_NAME" "5 f11 " "Found entity 5: f11" {  } { { "Lab4.v" "" { Text "Z:/ELEN21/Lab4/Lab4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319615630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schematic " "Found entity 1: Schematic" {  } { { "Schematic.bdf" "" { Schematic "Z:/ELEN21/Lab4/Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319615650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.bdf" "" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319615660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2f0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s2f0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s2f0 " "Found entity 1: s2f0" {  } { { "s2f0.bdf" "" { Schematic "Z:/ELEN21/Lab4/s2f0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319615680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2f1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s2f1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s2f1 " "Found entity 1: s2f1" {  } { { "s2f1.bdf" "" { Schematic "Z:/ELEN21/Lab4/s2f1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603319615690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319615690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603319615776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:inst " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:inst\"" {  } { { "Lab4.bdf" "inst" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { { 0 776 896 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319615866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f00 f00:inst4 " "Elaborating entity \"f00\" for hierarchy \"f00:inst4\"" {  } { { "Lab4.bdf" "inst4" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { { -56 400 528 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319615872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f01 f01:inst5 " "Elaborating entity \"f01\" for hierarchy \"f01:inst5\"" {  } { { "Lab4.bdf" "inst5" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { { 32 400 528 112 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319615882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f10 f10:inst6 " "Elaborating entity \"f10\" for hierarchy \"f10:inst6\"" {  } { { "Lab4.bdf" "inst6" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { { 128 400 528 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319615882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f11 f11:inst7 " "Elaborating entity \"f11\" for hierarchy \"f11:inst7\"" {  } { { "Lab4.bdf" "inst7" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { { 248 400 528 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319615892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f0 s2f0:inst15 " "Elaborating entity \"s2f0\" for hierarchy \"s2f0:inst15\"" {  } { { "Lab4.bdf" "inst15" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { { 384 456 552 480 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319615902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f1 s2f1:inst12 " "Elaborating entity \"s2f1\" for hierarchy \"s2f1:inst12\"" {  } { { "Lab4.bdf" "inst12" { Schematic "Z:/ELEN21/Lab4/Lab4.bdf" { { 464 560 656 560 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319615972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603319618120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603319619128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603319619128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603319619507 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603319619507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603319619507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603319619507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603319619622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 15:33:39 2020 " "Processing ended: Wed Oct 21 15:33:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603319619622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603319619622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603319619622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603319619622 ""}
