Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  1 18:00:03 2022
| Host         : StoneXu running 64-bit major release  (build 9200)
| Command      : report_methodology -file divider_with_cache_top_methodology_drc_routed.rpt -pb divider_with_cache_top_methodology_drc_routed.pb -rpx divider_with_cache_top_methodology_drc_routed.rpx
| Design       : divider_with_cache_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 26
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 26         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BtnC relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BtnL relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BtnU relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rxd_pin relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AN0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AN1 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AN2 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AN3 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AN4 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AN5 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on AN6 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on AN7 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LD3 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LD4 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LD5 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LD6 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LD7 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ca relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on cb relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on cc relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on cd relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ce relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on cf relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on cg relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on txd_pin relative to clock(s) ClkPort
Related violations: <none>


