{"vcs1":{"timestamp_begin":1682283813.267514761, "rt":0.54, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1682283813.882176210, "rt":0.42, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1682283814.369791750, "rt":0.25, "ut":0.06, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682283812.912865656}
{"VCS_COMP_START_TIME": 1682283812.912865656}
{"VCS_COMP_END_TIME": 1682283814.698442337}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
