<stg><name>matmul_Pipeline_nopart1_nopart2</name>


<trans_list>

<trans id="2773" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %temp_sum_V_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_0_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %temp_sum_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %temp_sum_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_2_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %temp_sum_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_3_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %temp_sum_V_4_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_4_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %temp_sum_V_5_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_5_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %temp_sum_V_6_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_6_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %temp_sum_V_7_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_7_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %temp_sum_V_8_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_8_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %temp_sum_V_9_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_9_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %temp_sum_V_10_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_10_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %temp_sum_V_11_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_11_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %temp_sum_V_12_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_12_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %temp_sum_V_13_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_13_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %temp_sum_V_14_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_14_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %temp_sum_V_15_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_15_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %temp_sum_V_16_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_16_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %temp_sum_V_17_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_17_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %temp_sum_V_18_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_18_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %temp_sum_V_19_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_19_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %temp_sum_V_20_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_20_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %temp_sum_V_21_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_21_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %temp_sum_V_22_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_22_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %temp_sum_V_23_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_23_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %temp_sum_V_24_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_24_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %temp_sum_V_25_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_25_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %temp_sum_V_26_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_26_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %temp_sum_V_27_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_27_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %temp_sum_V_28_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_28_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %temp_sum_V_29_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_29_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %temp_sum_V_30_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_30_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %temp_sum_V_31_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_31_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %temp_sum_V_32_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_32_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %temp_sum_V_33_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_33_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %temp_sum_V_34_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_34_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %temp_sum_V_35_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_35_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %temp_sum_V_36_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_36_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %temp_sum_V_37_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_37_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %temp_sum_V_38_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_38_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %temp_sum_V_39_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_39_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %temp_sum_V_40_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_40_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %temp_sum_V_41_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_41_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %temp_sum_V_42_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_42_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %temp_sum_V_43_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_43_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %temp_sum_V_44_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_44_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %temp_sum_V_45_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_45_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %temp_sum_V_46_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_46_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %temp_sum_V_47_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_47_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %temp_sum_V_48_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_48_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %temp_sum_V_49_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_49_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %temp_sum_V_50_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_50_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %temp_sum_V_51_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_51_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %temp_sum_V_52_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_52_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %temp_sum_V_53_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_53_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %temp_sum_V_54_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_54_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %temp_sum_V_55_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_55_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %temp_sum_V_56_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_56_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %temp_sum_V_57_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_57_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %temp_sum_V_58_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_58_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %temp_sum_V_59_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_59_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %temp_sum_V_60_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_60_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %temp_sum_V_61_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_61_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %temp_sum_V_62_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_62_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %temp_sum_V_63_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_63_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:65 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:66 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:67 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:68 %store_ln0 = store i7 0, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:69 %store_ln0 = store i7 0, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:70 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:2 %icmp_ln68 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:3 %add_ln68_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln68 = br i1 %icmp_ln68, void %.preheader, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0 %col_load = load i7 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:2 %row_load = load i7 %row

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3 %add_ln68 = add i7 %row_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:6 %icmp_ln72 = icmp_eq  i7 %col_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:7 %select_ln68 = select i1 %icmp_ln72, i7 0, i7 %col_load

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:8 %select_ln68_1 = select i1 %icmp_ln72, i7 %add_ln68, i7 %row_load

]]></Node>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="7">
<![CDATA[
.preheader:9 %empty_31 = trunc i7 %select_ln68_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:204 %cmp59 = icmp_eq  i7 %select_ln68, i7 0

]]></Node>
<StgValue><ssdm name="cmp59"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="7">
<![CDATA[
.preheader:205 %empty_32 = trunc i7 %select_ln68

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:206 %tmp_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_31, i6 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="12">
<![CDATA[
.preheader:207 %tmp_69_cast = zext i12 %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:208 %A_V_addr = getelementptr i16 %A_V, i32 0, i32 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:209 %tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_32, i6 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="12">
<![CDATA[
.preheader:210 %zext_ln232 = zext i12 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:211 %B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln232

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:212 %or_ln232 = or i12 %tmp_67, i12 1

]]></Node>
<StgValue><ssdm name="or_ln232"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:213 %tmp_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:214 %B_V_addr_1 = getelementptr i16 %B_V, i32 0, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="B_V_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:401 %cmp72 = icmp_eq  i7 %select_ln68, i7 63

]]></Node>
<StgValue><ssdm name="cmp72"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="12">
<![CDATA[
.preheader:402 %A_V_load = load i12 %A_V_addr

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="12">
<![CDATA[
.preheader:404 %B_V_load = load i12 %B_V_addr

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:407 %br_ln82 = br i1 %cmp72, void %.split36.1, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="12">
<![CDATA[
.split36.1:2 %B_V_load_1 = load i12 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.1:5 %br_ln82 = br i1 %cmp72, void %.split36.2, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.2:5 %br_ln82 = br i1 %cmp72, void %.split36.3, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.3:5 %br_ln82 = br i1 %cmp72, void %.split36.4, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.4:5 %br_ln82 = br i1 %cmp72, void %.split36.5, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.5:5 %br_ln82 = br i1 %cmp72, void %.split36.6, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.6:5 %br_ln82 = br i1 %cmp72, void %.split36.7, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.7:5 %br_ln82 = br i1 %cmp72, void %.split36.8, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.8:5 %br_ln82 = br i1 %cmp72, void %.split36.9, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.9:5 %br_ln82 = br i1 %cmp72, void %.split36.10, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.10:5 %br_ln82 = br i1 %cmp72, void %.split36.11, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.11:5 %br_ln82 = br i1 %cmp72, void %.split36.12, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.12:5 %br_ln82 = br i1 %cmp72, void %.split36.13, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.13:5 %br_ln82 = br i1 %cmp72, void %.split36.14, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.14:5 %br_ln82 = br i1 %cmp72, void %.split36.15, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.15:5 %br_ln82 = br i1 %cmp72, void %.split36.16, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.16:5 %br_ln82 = br i1 %cmp72, void %.split36.17, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.17:5 %br_ln82 = br i1 %cmp72, void %.split36.18, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.18:5 %br_ln82 = br i1 %cmp72, void %.split36.19, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.19:5 %br_ln82 = br i1 %cmp72, void %.split36.20, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.20:5 %br_ln82 = br i1 %cmp72, void %.split36.21, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.21:5 %br_ln82 = br i1 %cmp72, void %.split36.22, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.22:5 %br_ln82 = br i1 %cmp72, void %.split36.23, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.23:5 %br_ln82 = br i1 %cmp72, void %.split36.24, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.24:5 %br_ln82 = br i1 %cmp72, void %.split36.25, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.25:5 %br_ln82 = br i1 %cmp72, void %.split36.26, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.26:5 %br_ln82 = br i1 %cmp72, void %.split36.27, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.27:5 %br_ln82 = br i1 %cmp72, void %.split36.28, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.28:5 %br_ln82 = br i1 %cmp72, void %.split36.29, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.29:5 %br_ln82 = br i1 %cmp72, void %.split36.30, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.30:5 %br_ln82 = br i1 %cmp72, void %.split36.31, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.31:5 %br_ln82 = br i1 %cmp72, void %.split36.32, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.32:5 %br_ln82 = br i1 %cmp72, void %.split36.33, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.33:5 %br_ln82 = br i1 %cmp72, void %.split36.34, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.34:5 %br_ln82 = br i1 %cmp72, void %.split36.35, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.35:5 %br_ln82 = br i1 %cmp72, void %.split36.36, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.36:5 %br_ln82 = br i1 %cmp72, void %.split36.37, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.37:5 %br_ln82 = br i1 %cmp72, void %.split36.38, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.38:5 %br_ln82 = br i1 %cmp72, void %.split36.39, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.39:5 %br_ln82 = br i1 %cmp72, void %.split36.40, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.40:5 %br_ln82 = br i1 %cmp72, void %.split36.41, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.41:5 %br_ln82 = br i1 %cmp72, void %.split36.42, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.42:5 %br_ln82 = br i1 %cmp72, void %.split36.43, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.43:5 %br_ln82 = br i1 %cmp72, void %.split36.44, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.44:5 %br_ln82 = br i1 %cmp72, void %.split36.45, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.45:5 %br_ln82 = br i1 %cmp72, void %.split36.46, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.46:5 %br_ln82 = br i1 %cmp72, void %.split36.47, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.47:5 %br_ln82 = br i1 %cmp72, void %.split36.48, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.48:5 %br_ln82 = br i1 %cmp72, void %.split36.49, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.49:5 %br_ln82 = br i1 %cmp72, void %.split36.50, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.50:5 %br_ln82 = br i1 %cmp72, void %.split36.51, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.51:5 %br_ln82 = br i1 %cmp72, void %.split36.52, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.52:5 %br_ln82 = br i1 %cmp72, void %.split36.53, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.53:5 %br_ln82 = br i1 %cmp72, void %.split36.54, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.54:5 %br_ln82 = br i1 %cmp72, void %.split36.55, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.55:5 %br_ln82 = br i1 %cmp72, void %.split36.56, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.56:5 %br_ln82 = br i1 %cmp72, void %.split36.57, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.57:5 %br_ln82 = br i1 %cmp72, void %.split36.58, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.58:5 %br_ln82 = br i1 %cmp72, void %.split36.59, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.59:5 %br_ln82 = br i1 %cmp72, void %.split36.60, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.60:5 %br_ln82 = br i1 %cmp72, void %.split36.61, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.61:5 %br_ln82 = br i1 %cmp72, void %.split36.62, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.62:5 %br_ln82 = br i1 %cmp72, void %.split36.63, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.63:5 %br_ln82 = br i1 %cmp72, void %._crit_edge.63, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.63:0 %add_ln72 = add i7 %select_ln68, i7 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.63:1 %store_ln68 = store i13 %add_ln68_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.63:2 %store_ln68 = store i7 %select_ln68_1, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.63:67 %store_ln72 = store i7 %add_ln72, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:215 %or_ln232_1 = or i12 %tmp_67, i12 2

]]></Node>
<StgValue><ssdm name="or_ln232_1"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:216 %tmp_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:217 %B_V_addr_2 = getelementptr i16 %B_V, i32 0, i32 %tmp_69

]]></Node>
<StgValue><ssdm name="B_V_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:218 %or_ln232_2 = or i12 %tmp_67, i12 3

]]></Node>
<StgValue><ssdm name="or_ln232_2"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:219 %tmp_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_2

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:220 %B_V_addr_3 = getelementptr i16 %B_V, i32 0, i32 %tmp_70

]]></Node>
<StgValue><ssdm name="B_V_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="12">
<![CDATA[
.preheader:402 %A_V_load = load i12 %A_V_addr

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="12">
<![CDATA[
.preheader:404 %B_V_load = load i12 %B_V_addr

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:405 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="12">
<![CDATA[
.split36.1:2 %B_V_load_1 = load i12 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="12">
<![CDATA[
.split36.2:2 %B_V_load_2 = load i12 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="12">
<![CDATA[
.split36.3:2 %B_V_load_3 = load i12 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:221 %or_ln232_3 = or i12 %tmp_67, i12 4

]]></Node>
<StgValue><ssdm name="or_ln232_3"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:222 %tmp_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_3

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:223 %B_V_addr_4 = getelementptr i16 %B_V, i32 0, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="B_V_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:224 %or_ln232_4 = or i12 %tmp_67, i12 5

]]></Node>
<StgValue><ssdm name="or_ln232_4"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:225 %tmp_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_4

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:226 %B_V_addr_5 = getelementptr i16 %B_V, i32 0, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="B_V_addr_5"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:405 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="12">
<![CDATA[
.split36.2:2 %B_V_load_2 = load i12 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="12">
<![CDATA[
.split36.3:2 %B_V_load_3 = load i12 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="12">
<![CDATA[
.split36.4:2 %B_V_load_4 = load i12 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="12">
<![CDATA[
.split36.5:2 %B_V_load_5 = load i12 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
.preheader:1 %temp_sum_V_0_1_load = load i16 %temp_sum_V_0_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_0_1_load"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:227 %or_ln232_5 = or i12 %tmp_67, i12 6

]]></Node>
<StgValue><ssdm name="or_ln232_5"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:228 %tmp_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_5

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:229 %B_V_addr_6 = getelementptr i16 %B_V, i32 0, i32 %tmp_73

]]></Node>
<StgValue><ssdm name="B_V_addr_6"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:230 %or_ln232_6 = or i12 %tmp_67, i12 7

]]></Node>
<StgValue><ssdm name="or_ln232_6"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:231 %tmp_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_6

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:232 %B_V_addr_7 = getelementptr i16 %B_V, i32 0, i32 %tmp_74

]]></Node>
<StgValue><ssdm name="B_V_addr_7"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader:403 %select_ln79 = select i1 %cmp59, i16 0, i16 %temp_sum_V_0_1_load

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:405 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:406 %temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79

]]></Node>
<StgValue><ssdm name="temp_sum_V_0"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16">
<![CDATA[
.split36.1:0 %temp_sum_V_1_1_load = load i16 %temp_sum_V_1_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1_1_load"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.1:1 %select_ln79_1 = select i1 %cmp59, i16 0, i16 %temp_sum_V_1_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:4 %temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="12">
<![CDATA[
.split36.4:2 %B_V_load_4 = load i12 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="12">
<![CDATA[
.split36.5:2 %B_V_load_5 = load i12 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="12">
<![CDATA[
.split36.6:2 %B_V_load_6 = load i12 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="12">
<![CDATA[
.split36.7:2 %B_V_load_7 = load i12 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:10 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_31, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
.preheader:11 %tmp_5_cast = zext i12 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:12 %C_V_addr = getelementptr i16 %C_V, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="C_V_addr"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:13 %or_ln82 = or i12 %tmp_5, i12 1

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:14 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:15 %C_V_addr_1 = getelementptr i16 %C_V, i32 0, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="C_V_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:233 %or_ln232_7 = or i12 %tmp_67, i12 8

]]></Node>
<StgValue><ssdm name="or_ln232_7"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:234 %tmp_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_7

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:235 %B_V_addr_8 = getelementptr i16 %B_V, i32 0, i32 %tmp_75

]]></Node>
<StgValue><ssdm name="B_V_addr_8"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:236 %or_ln232_8 = or i12 %tmp_67, i12 9

]]></Node>
<StgValue><ssdm name="or_ln232_8"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:237 %tmp_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_8

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:238 %B_V_addr_9 = getelementptr i16 %B_V, i32 0, i32 %tmp_76

]]></Node>
<StgValue><ssdm name="B_V_addr_9"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:406 %temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79

]]></Node>
<StgValue><ssdm name="temp_sum_V_0"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_0, i12 %C_V_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:4 %temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_1, i12 %C_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16">
<![CDATA[
.split36.2:0 %temp_sum_V_2_1_load = load i16 %temp_sum_V_2_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_2_1_load"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.2:1 %select_ln79_2 = select i1 %cmp59, i16 0, i16 %temp_sum_V_2_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:4 %temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2

]]></Node>
<StgValue><ssdm name="temp_sum_V_2"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16">
<![CDATA[
.split36.3:0 %temp_sum_V_3_1_load = load i16 %temp_sum_V_3_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_3_1_load"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.3:1 %select_ln79_3 = select i1 %cmp59, i16 0, i16 %temp_sum_V_3_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:4 %temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3

]]></Node>
<StgValue><ssdm name="temp_sum_V_3"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="12">
<![CDATA[
.split36.6:2 %B_V_load_6 = load i12 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="12">
<![CDATA[
.split36.7:2 %B_V_load_7 = load i12 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="12">
<![CDATA[
.split36.8:2 %B_V_load_8 = load i12 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="12">
<![CDATA[
.split36.9:2 %B_V_load_9 = load i12 %B_V_addr_9

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:65 %store_ln885 = store i16 %temp_sum_V_1, i16 %temp_sum_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:66 %store_ln885 = store i16 %temp_sum_V_0, i16 %temp_sum_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:16 %or_ln82_1 = or i12 %tmp_5, i12 2

]]></Node>
<StgValue><ssdm name="or_ln82_1"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:17 %tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:18 %C_V_addr_2 = getelementptr i16 %C_V, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="C_V_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:19 %or_ln82_2 = or i12 %tmp_5, i12 3

]]></Node>
<StgValue><ssdm name="or_ln82_2"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:20 %tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:21 %C_V_addr_3 = getelementptr i16 %C_V, i32 0, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="C_V_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:239 %or_ln232_9 = or i12 %tmp_67, i12 10

]]></Node>
<StgValue><ssdm name="or_ln232_9"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:240 %tmp_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:241 %B_V_addr_10 = getelementptr i16 %B_V, i32 0, i32 %tmp_77

]]></Node>
<StgValue><ssdm name="B_V_addr_10"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:242 %or_ln232_10 = or i12 %tmp_67, i12 11

]]></Node>
<StgValue><ssdm name="or_ln232_10"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:243 %tmp_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_10

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:244 %B_V_addr_11 = getelementptr i16 %B_V, i32 0, i32 %tmp_78

]]></Node>
<StgValue><ssdm name="B_V_addr_11"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:4 %temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2

]]></Node>
<StgValue><ssdm name="temp_sum_V_2"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_2, i12 %C_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:4 %temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3

]]></Node>
<StgValue><ssdm name="temp_sum_V_3"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_3, i12 %C_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16">
<![CDATA[
.split36.4:0 %temp_sum_V_4_1_load = load i16 %temp_sum_V_4_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_4_1_load"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.4:1 %select_ln79_4 = select i1 %cmp59, i16 0, i16 %temp_sum_V_4_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_4"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:4 %temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4

]]></Node>
<StgValue><ssdm name="temp_sum_V_4"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16">
<![CDATA[
.split36.5:0 %temp_sum_V_5_1_load = load i16 %temp_sum_V_5_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_5_1_load"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.5:1 %select_ln79_5 = select i1 %cmp59, i16 0, i16 %temp_sum_V_5_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_5"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:4 %temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5

]]></Node>
<StgValue><ssdm name="temp_sum_V_5"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="12">
<![CDATA[
.split36.8:2 %B_V_load_8 = load i12 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="12">
<![CDATA[
.split36.9:2 %B_V_load_9 = load i12 %B_V_addr_9

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="12">
<![CDATA[
.split36.10:2 %B_V_load_10 = load i12 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="12">
<![CDATA[
.split36.11:2 %B_V_load_11 = load i12 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:63 %store_ln885 = store i16 %temp_sum_V_3, i16 %temp_sum_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:64 %store_ln885 = store i16 %temp_sum_V_2, i16 %temp_sum_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:22 %or_ln82_3 = or i12 %tmp_5, i12 4

]]></Node>
<StgValue><ssdm name="or_ln82_3"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:23 %tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:24 %C_V_addr_4 = getelementptr i16 %C_V, i32 0, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="C_V_addr_4"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:25 %or_ln82_4 = or i12 %tmp_5, i12 5

]]></Node>
<StgValue><ssdm name="or_ln82_4"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:26 %tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:27 %C_V_addr_5 = getelementptr i16 %C_V, i32 0, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="C_V_addr_5"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:245 %or_ln232_11 = or i12 %tmp_67, i12 12

]]></Node>
<StgValue><ssdm name="or_ln232_11"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:246 %tmp_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_11

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:247 %B_V_addr_12 = getelementptr i16 %B_V, i32 0, i32 %tmp_79

]]></Node>
<StgValue><ssdm name="B_V_addr_12"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:248 %or_ln232_12 = or i12 %tmp_67, i12 13

]]></Node>
<StgValue><ssdm name="or_ln232_12"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:249 %tmp_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_12

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:250 %B_V_addr_13 = getelementptr i16 %B_V, i32 0, i32 %tmp_80

]]></Node>
<StgValue><ssdm name="B_V_addr_13"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:4 %temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4

]]></Node>
<StgValue><ssdm name="temp_sum_V_4"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_4, i12 %C_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:4 %temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5

]]></Node>
<StgValue><ssdm name="temp_sum_V_5"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_5, i12 %C_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16">
<![CDATA[
.split36.6:0 %temp_sum_V_6_1_load = load i16 %temp_sum_V_6_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_6_1_load"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.6:1 %select_ln79_6 = select i1 %cmp59, i16 0, i16 %temp_sum_V_6_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_6"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:4 %temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6

]]></Node>
<StgValue><ssdm name="temp_sum_V_6"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16">
<![CDATA[
.split36.7:0 %temp_sum_V_7_1_load = load i16 %temp_sum_V_7_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_7_1_load"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.7:1 %select_ln79_7 = select i1 %cmp59, i16 0, i16 %temp_sum_V_7_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_7"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:4 %temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7

]]></Node>
<StgValue><ssdm name="temp_sum_V_7"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="12">
<![CDATA[
.split36.10:2 %B_V_load_10 = load i12 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="12">
<![CDATA[
.split36.11:2 %B_V_load_11 = load i12 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="12">
<![CDATA[
.split36.12:2 %B_V_load_12 = load i12 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="12">
<![CDATA[
.split36.13:2 %B_V_load_13 = load i12 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:61 %store_ln885 = store i16 %temp_sum_V_5, i16 %temp_sum_V_5_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:62 %store_ln885 = store i16 %temp_sum_V_4, i16 %temp_sum_V_4_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:28 %or_ln82_5 = or i12 %tmp_5, i12 6

]]></Node>
<StgValue><ssdm name="or_ln82_5"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:29 %tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:30 %C_V_addr_6 = getelementptr i16 %C_V, i32 0, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="C_V_addr_6"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:31 %or_ln82_6 = or i12 %tmp_5, i12 7

]]></Node>
<StgValue><ssdm name="or_ln82_6"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:32 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:33 %C_V_addr_7 = getelementptr i16 %C_V, i32 0, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="C_V_addr_7"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:251 %or_ln232_13 = or i12 %tmp_67, i12 14

]]></Node>
<StgValue><ssdm name="or_ln232_13"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:252 %tmp_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_13

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:253 %B_V_addr_14 = getelementptr i16 %B_V, i32 0, i32 %tmp_81

]]></Node>
<StgValue><ssdm name="B_V_addr_14"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:254 %or_ln232_14 = or i12 %tmp_67, i12 15

]]></Node>
<StgValue><ssdm name="or_ln232_14"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:255 %tmp_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_14

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:256 %B_V_addr_15 = getelementptr i16 %B_V, i32 0, i32 %tmp_82

]]></Node>
<StgValue><ssdm name="B_V_addr_15"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:4 %temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6

]]></Node>
<StgValue><ssdm name="temp_sum_V_6"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_6, i12 %C_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.7

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:4 %temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7

]]></Node>
<StgValue><ssdm name="temp_sum_V_7"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_7, i12 %C_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.8

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16">
<![CDATA[
.split36.8:0 %temp_sum_V_8_1_load = load i16 %temp_sum_V_8_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_8_1_load"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.8:1 %select_ln79_8 = select i1 %cmp59, i16 0, i16 %temp_sum_V_8_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_8"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:4 %temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8

]]></Node>
<StgValue><ssdm name="temp_sum_V_8"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16">
<![CDATA[
.split36.9:0 %temp_sum_V_9_1_load = load i16 %temp_sum_V_9_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_9_1_load"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.9:1 %select_ln79_9 = select i1 %cmp59, i16 0, i16 %temp_sum_V_9_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_9"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:4 %temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9

]]></Node>
<StgValue><ssdm name="temp_sum_V_9"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="12">
<![CDATA[
.split36.12:2 %B_V_load_12 = load i12 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="12">
<![CDATA[
.split36.13:2 %B_V_load_13 = load i12 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="12">
<![CDATA[
.split36.14:2 %B_V_load_14 = load i12 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="12">
<![CDATA[
.split36.15:2 %B_V_load_15 = load i12 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_15"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:59 %store_ln885 = store i16 %temp_sum_V_7, i16 %temp_sum_V_7_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:60 %store_ln885 = store i16 %temp_sum_V_6, i16 %temp_sum_V_6_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:34 %or_ln82_7 = or i12 %tmp_5, i12 8

]]></Node>
<StgValue><ssdm name="or_ln82_7"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:35 %tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:36 %C_V_addr_8 = getelementptr i16 %C_V, i32 0, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="C_V_addr_8"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:37 %or_ln82_8 = or i12 %tmp_5, i12 9

]]></Node>
<StgValue><ssdm name="or_ln82_8"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:38 %tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:39 %C_V_addr_9 = getelementptr i16 %C_V, i32 0, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="C_V_addr_9"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:257 %or_ln232_15 = or i12 %tmp_67, i12 16

]]></Node>
<StgValue><ssdm name="or_ln232_15"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:258 %tmp_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_15

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:259 %B_V_addr_16 = getelementptr i16 %B_V, i32 0, i32 %tmp_83

]]></Node>
<StgValue><ssdm name="B_V_addr_16"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:260 %or_ln232_16 = or i12 %tmp_67, i12 17

]]></Node>
<StgValue><ssdm name="or_ln232_16"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:261 %tmp_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_16

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:262 %B_V_addr_17 = getelementptr i16 %B_V, i32 0, i32 %tmp_84

]]></Node>
<StgValue><ssdm name="B_V_addr_17"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:4 %temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8

]]></Node>
<StgValue><ssdm name="temp_sum_V_8"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_8, i12 %C_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.9

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:4 %temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9

]]></Node>
<StgValue><ssdm name="temp_sum_V_9"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_9, i12 %C_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.10

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16">
<![CDATA[
.split36.10:0 %temp_sum_V_10_1_load = load i16 %temp_sum_V_10_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_10_1_load"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.10:1 %select_ln79_10 = select i1 %cmp59, i16 0, i16 %temp_sum_V_10_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_10"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:4 %temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10

]]></Node>
<StgValue><ssdm name="temp_sum_V_10"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16">
<![CDATA[
.split36.11:0 %temp_sum_V_11_1_load = load i16 %temp_sum_V_11_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_11_1_load"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.11:1 %select_ln79_11 = select i1 %cmp59, i16 0, i16 %temp_sum_V_11_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_11"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:4 %temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11

]]></Node>
<StgValue><ssdm name="temp_sum_V_11"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="12">
<![CDATA[
.split36.14:2 %B_V_load_14 = load i12 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="12">
<![CDATA[
.split36.15:2 %B_V_load_15 = load i12 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_15"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="12">
<![CDATA[
.split36.16:2 %B_V_load_16 = load i12 %B_V_addr_16

]]></Node>
<StgValue><ssdm name="B_V_load_16"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="12">
<![CDATA[
.split36.17:2 %B_V_load_17 = load i12 %B_V_addr_17

]]></Node>
<StgValue><ssdm name="B_V_load_17"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:57 %store_ln885 = store i16 %temp_sum_V_9, i16 %temp_sum_V_9_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:58 %store_ln885 = store i16 %temp_sum_V_8, i16 %temp_sum_V_8_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:40 %or_ln82_9 = or i12 %tmp_5, i12 10

]]></Node>
<StgValue><ssdm name="or_ln82_9"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:41 %tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:42 %C_V_addr_10 = getelementptr i16 %C_V, i32 0, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="C_V_addr_10"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:43 %or_ln82_10 = or i12 %tmp_5, i12 11

]]></Node>
<StgValue><ssdm name="or_ln82_10"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:44 %tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:45 %C_V_addr_11 = getelementptr i16 %C_V, i32 0, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="C_V_addr_11"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:263 %or_ln232_17 = or i12 %tmp_67, i12 18

]]></Node>
<StgValue><ssdm name="or_ln232_17"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:264 %tmp_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_17

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:265 %B_V_addr_18 = getelementptr i16 %B_V, i32 0, i32 %tmp_85

]]></Node>
<StgValue><ssdm name="B_V_addr_18"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:266 %or_ln232_18 = or i12 %tmp_67, i12 19

]]></Node>
<StgValue><ssdm name="or_ln232_18"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:267 %tmp_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_18

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:268 %B_V_addr_19 = getelementptr i16 %B_V, i32 0, i32 %tmp_86

]]></Node>
<StgValue><ssdm name="B_V_addr_19"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:4 %temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10

]]></Node>
<StgValue><ssdm name="temp_sum_V_10"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_10, i12 %C_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.11

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:4 %temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11

]]></Node>
<StgValue><ssdm name="temp_sum_V_11"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_11, i12 %C_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.12

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16">
<![CDATA[
.split36.12:0 %temp_sum_V_12_1_load = load i16 %temp_sum_V_12_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_12_1_load"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.12:1 %select_ln79_12 = select i1 %cmp59, i16 0, i16 %temp_sum_V_12_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_12"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:4 %temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12

]]></Node>
<StgValue><ssdm name="temp_sum_V_12"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16">
<![CDATA[
.split36.13:0 %temp_sum_V_13_1_load = load i16 %temp_sum_V_13_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_13_1_load"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.13:1 %select_ln79_13 = select i1 %cmp59, i16 0, i16 %temp_sum_V_13_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_13"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:4 %temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13

]]></Node>
<StgValue><ssdm name="temp_sum_V_13"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="12">
<![CDATA[
.split36.16:2 %B_V_load_16 = load i12 %B_V_addr_16

]]></Node>
<StgValue><ssdm name="B_V_load_16"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:3 %mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_16"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="12">
<![CDATA[
.split36.17:2 %B_V_load_17 = load i12 %B_V_addr_17

]]></Node>
<StgValue><ssdm name="B_V_load_17"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:3 %mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_17"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="12">
<![CDATA[
.split36.18:2 %B_V_load_18 = load i12 %B_V_addr_18

]]></Node>
<StgValue><ssdm name="B_V_load_18"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="12">
<![CDATA[
.split36.19:2 %B_V_load_19 = load i12 %B_V_addr_19

]]></Node>
<StgValue><ssdm name="B_V_load_19"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:55 %store_ln885 = store i16 %temp_sum_V_11, i16 %temp_sum_V_11_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:56 %store_ln885 = store i16 %temp_sum_V_10, i16 %temp_sum_V_10_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:46 %or_ln82_11 = or i12 %tmp_5, i12 12

]]></Node>
<StgValue><ssdm name="or_ln82_11"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:47 %tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_11

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:48 %C_V_addr_12 = getelementptr i16 %C_V, i32 0, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="C_V_addr_12"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:49 %or_ln82_12 = or i12 %tmp_5, i12 13

]]></Node>
<StgValue><ssdm name="or_ln82_12"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:50 %tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:51 %C_V_addr_13 = getelementptr i16 %C_V, i32 0, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="C_V_addr_13"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:269 %or_ln232_19 = or i12 %tmp_67, i12 20

]]></Node>
<StgValue><ssdm name="or_ln232_19"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:270 %tmp_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_19

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:271 %B_V_addr_20 = getelementptr i16 %B_V, i32 0, i32 %tmp_87

]]></Node>
<StgValue><ssdm name="B_V_addr_20"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:272 %or_ln232_20 = or i12 %tmp_67, i12 21

]]></Node>
<StgValue><ssdm name="or_ln232_20"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:273 %tmp_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_20

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:274 %B_V_addr_21 = getelementptr i16 %B_V, i32 0, i32 %tmp_88

]]></Node>
<StgValue><ssdm name="B_V_addr_21"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:4 %temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12

]]></Node>
<StgValue><ssdm name="temp_sum_V_12"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_12, i12 %C_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.13

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:4 %temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13

]]></Node>
<StgValue><ssdm name="temp_sum_V_13"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_13, i12 %C_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.14

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16">
<![CDATA[
.split36.14:0 %temp_sum_V_14_1_load = load i16 %temp_sum_V_14_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_14_1_load"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.14:1 %select_ln79_14 = select i1 %cmp59, i16 0, i16 %temp_sum_V_14_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_14"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:4 %temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14

]]></Node>
<StgValue><ssdm name="temp_sum_V_14"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16">
<![CDATA[
.split36.15:0 %temp_sum_V_15_1_load = load i16 %temp_sum_V_15_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_15_1_load"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.15:1 %select_ln79_15 = select i1 %cmp59, i16 0, i16 %temp_sum_V_15_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_15"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:4 %temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15

]]></Node>
<StgValue><ssdm name="temp_sum_V_15"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:3 %mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_16"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:3 %mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_17"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="12">
<![CDATA[
.split36.18:2 %B_V_load_18 = load i12 %B_V_addr_18

]]></Node>
<StgValue><ssdm name="B_V_load_18"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:3 %mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_18"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="12">
<![CDATA[
.split36.19:2 %B_V_load_19 = load i12 %B_V_addr_19

]]></Node>
<StgValue><ssdm name="B_V_load_19"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:3 %mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_19"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="12">
<![CDATA[
.split36.20:2 %B_V_load_20 = load i12 %B_V_addr_20

]]></Node>
<StgValue><ssdm name="B_V_load_20"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="12">
<![CDATA[
.split36.21:2 %B_V_load_21 = load i12 %B_V_addr_21

]]></Node>
<StgValue><ssdm name="B_V_load_21"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:53 %store_ln885 = store i16 %temp_sum_V_13, i16 %temp_sum_V_13_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:54 %store_ln885 = store i16 %temp_sum_V_12, i16 %temp_sum_V_12_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:52 %or_ln82_13 = or i12 %tmp_5, i12 14

]]></Node>
<StgValue><ssdm name="or_ln82_13"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:53 %tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_13

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:54 %C_V_addr_14 = getelementptr i16 %C_V, i32 0, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="C_V_addr_14"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:55 %or_ln82_14 = or i12 %tmp_5, i12 15

]]></Node>
<StgValue><ssdm name="or_ln82_14"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:56 %tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_14

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:57 %C_V_addr_15 = getelementptr i16 %C_V, i32 0, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="C_V_addr_15"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:275 %or_ln232_21 = or i12 %tmp_67, i12 22

]]></Node>
<StgValue><ssdm name="or_ln232_21"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:276 %tmp_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_21

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:277 %B_V_addr_22 = getelementptr i16 %B_V, i32 0, i32 %tmp_89

]]></Node>
<StgValue><ssdm name="B_V_addr_22"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:278 %or_ln232_22 = or i12 %tmp_67, i12 23

]]></Node>
<StgValue><ssdm name="or_ln232_22"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:279 %tmp_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_22

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:280 %B_V_addr_23 = getelementptr i16 %B_V, i32 0, i32 %tmp_90

]]></Node>
<StgValue><ssdm name="B_V_addr_23"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:4 %temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14

]]></Node>
<StgValue><ssdm name="temp_sum_V_14"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_14, i12 %C_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.15

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:4 %temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15

]]></Node>
<StgValue><ssdm name="temp_sum_V_15"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_15, i12 %C_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.16

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16">
<![CDATA[
.split36.16:0 %temp_sum_V_16_1_load = load i16 %temp_sum_V_16_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_16_1_load"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.16:1 %select_ln79_16 = select i1 %cmp59, i16 0, i16 %temp_sum_V_16_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_16"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:3 %mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_16"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:4 %temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16

]]></Node>
<StgValue><ssdm name="temp_sum_V_16"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16">
<![CDATA[
.split36.17:0 %temp_sum_V_17_1_load = load i16 %temp_sum_V_17_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_17_1_load"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.17:1 %select_ln79_17 = select i1 %cmp59, i16 0, i16 %temp_sum_V_17_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_17"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:3 %mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_17"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:4 %temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17

]]></Node>
<StgValue><ssdm name="temp_sum_V_17"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:3 %mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_18"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:3 %mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_19"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="12">
<![CDATA[
.split36.20:2 %B_V_load_20 = load i12 %B_V_addr_20

]]></Node>
<StgValue><ssdm name="B_V_load_20"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:3 %mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_20"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="12">
<![CDATA[
.split36.21:2 %B_V_load_21 = load i12 %B_V_addr_21

]]></Node>
<StgValue><ssdm name="B_V_load_21"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:3 %mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_21"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="12">
<![CDATA[
.split36.22:2 %B_V_load_22 = load i12 %B_V_addr_22

]]></Node>
<StgValue><ssdm name="B_V_load_22"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="12">
<![CDATA[
.split36.23:2 %B_V_load_23 = load i12 %B_V_addr_23

]]></Node>
<StgValue><ssdm name="B_V_load_23"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:51 %store_ln885 = store i16 %temp_sum_V_15, i16 %temp_sum_V_15_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:52 %store_ln885 = store i16 %temp_sum_V_14, i16 %temp_sum_V_14_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:58 %or_ln82_15 = or i12 %tmp_5, i12 16

]]></Node>
<StgValue><ssdm name="or_ln82_15"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:59 %tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:60 %C_V_addr_16 = getelementptr i16 %C_V, i32 0, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="C_V_addr_16"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:61 %or_ln82_16 = or i12 %tmp_5, i12 17

]]></Node>
<StgValue><ssdm name="or_ln82_16"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:62 %tmp_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:63 %C_V_addr_17 = getelementptr i16 %C_V, i32 0, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="C_V_addr_17"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:281 %or_ln232_23 = or i12 %tmp_67, i12 24

]]></Node>
<StgValue><ssdm name="or_ln232_23"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:282 %tmp_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:283 %B_V_addr_24 = getelementptr i16 %B_V, i32 0, i32 %tmp_91

]]></Node>
<StgValue><ssdm name="B_V_addr_24"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:284 %or_ln232_24 = or i12 %tmp_67, i12 25

]]></Node>
<StgValue><ssdm name="or_ln232_24"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:285 %tmp_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_24

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:286 %B_V_addr_25 = getelementptr i16 %B_V, i32 0, i32 %tmp_92

]]></Node>
<StgValue><ssdm name="B_V_addr_25"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:4 %temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16

]]></Node>
<StgValue><ssdm name="temp_sum_V_16"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_16, i12 %C_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.17

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:4 %temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17

]]></Node>
<StgValue><ssdm name="temp_sum_V_17"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_17, i12 %C_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.18

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16">
<![CDATA[
.split36.18:0 %temp_sum_V_18_1_load = load i16 %temp_sum_V_18_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_18_1_load"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.18:1 %select_ln79_18 = select i1 %cmp59, i16 0, i16 %temp_sum_V_18_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_18"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:3 %mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_18"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:4 %temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18

]]></Node>
<StgValue><ssdm name="temp_sum_V_18"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16">
<![CDATA[
.split36.19:0 %temp_sum_V_19_1_load = load i16 %temp_sum_V_19_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_19_1_load"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.19:1 %select_ln79_19 = select i1 %cmp59, i16 0, i16 %temp_sum_V_19_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_19"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:3 %mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_19"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:4 %temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19

]]></Node>
<StgValue><ssdm name="temp_sum_V_19"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:3 %mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_20"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:3 %mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_21"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="12">
<![CDATA[
.split36.22:2 %B_V_load_22 = load i12 %B_V_addr_22

]]></Node>
<StgValue><ssdm name="B_V_load_22"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:3 %mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_22"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="12">
<![CDATA[
.split36.23:2 %B_V_load_23 = load i12 %B_V_addr_23

]]></Node>
<StgValue><ssdm name="B_V_load_23"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:3 %mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_23"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="12">
<![CDATA[
.split36.24:2 %B_V_load_24 = load i12 %B_V_addr_24

]]></Node>
<StgValue><ssdm name="B_V_load_24"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="12">
<![CDATA[
.split36.25:2 %B_V_load_25 = load i12 %B_V_addr_25

]]></Node>
<StgValue><ssdm name="B_V_load_25"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:49 %store_ln885 = store i16 %temp_sum_V_17, i16 %temp_sum_V_17_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:50 %store_ln885 = store i16 %temp_sum_V_16, i16 %temp_sum_V_16_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:64 %or_ln82_17 = or i12 %tmp_5, i12 18

]]></Node>
<StgValue><ssdm name="or_ln82_17"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:65 %tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_17

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:66 %C_V_addr_18 = getelementptr i16 %C_V, i32 0, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="C_V_addr_18"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:67 %or_ln82_18 = or i12 %tmp_5, i12 19

]]></Node>
<StgValue><ssdm name="or_ln82_18"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:68 %tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_18

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:69 %C_V_addr_19 = getelementptr i16 %C_V, i32 0, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="C_V_addr_19"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:287 %or_ln232_25 = or i12 %tmp_67, i12 26

]]></Node>
<StgValue><ssdm name="or_ln232_25"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:288 %tmp_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_25

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:289 %B_V_addr_26 = getelementptr i16 %B_V, i32 0, i32 %tmp_93

]]></Node>
<StgValue><ssdm name="B_V_addr_26"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:290 %or_ln232_26 = or i12 %tmp_67, i12 27

]]></Node>
<StgValue><ssdm name="or_ln232_26"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:291 %tmp_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_26

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:292 %B_V_addr_27 = getelementptr i16 %B_V, i32 0, i32 %tmp_94

]]></Node>
<StgValue><ssdm name="B_V_addr_27"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:4 %temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18

]]></Node>
<StgValue><ssdm name="temp_sum_V_18"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_18, i12 %C_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.19

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:4 %temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19

]]></Node>
<StgValue><ssdm name="temp_sum_V_19"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_19, i12 %C_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.20

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16">
<![CDATA[
.split36.20:0 %temp_sum_V_20_1_load = load i16 %temp_sum_V_20_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_20_1_load"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.20:1 %select_ln79_20 = select i1 %cmp59, i16 0, i16 %temp_sum_V_20_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_20"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:3 %mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_20"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:4 %temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20

]]></Node>
<StgValue><ssdm name="temp_sum_V_20"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16">
<![CDATA[
.split36.21:0 %temp_sum_V_21_1_load = load i16 %temp_sum_V_21_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_21_1_load"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.21:1 %select_ln79_21 = select i1 %cmp59, i16 0, i16 %temp_sum_V_21_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_21"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:3 %mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_21"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:4 %temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21

]]></Node>
<StgValue><ssdm name="temp_sum_V_21"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:3 %mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_22"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:3 %mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_23"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="12">
<![CDATA[
.split36.24:2 %B_V_load_24 = load i12 %B_V_addr_24

]]></Node>
<StgValue><ssdm name="B_V_load_24"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:3 %mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_24"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="12">
<![CDATA[
.split36.25:2 %B_V_load_25 = load i12 %B_V_addr_25

]]></Node>
<StgValue><ssdm name="B_V_load_25"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:3 %mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_25"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="12">
<![CDATA[
.split36.26:2 %B_V_load_26 = load i12 %B_V_addr_26

]]></Node>
<StgValue><ssdm name="B_V_load_26"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="12">
<![CDATA[
.split36.27:2 %B_V_load_27 = load i12 %B_V_addr_27

]]></Node>
<StgValue><ssdm name="B_V_load_27"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:47 %store_ln885 = store i16 %temp_sum_V_19, i16 %temp_sum_V_19_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:48 %store_ln885 = store i16 %temp_sum_V_18, i16 %temp_sum_V_18_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:70 %or_ln82_19 = or i12 %tmp_5, i12 20

]]></Node>
<StgValue><ssdm name="or_ln82_19"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:71 %tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_19

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:72 %C_V_addr_20 = getelementptr i16 %C_V, i32 0, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="C_V_addr_20"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:73 %or_ln82_20 = or i12 %tmp_5, i12 21

]]></Node>
<StgValue><ssdm name="or_ln82_20"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:74 %tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_20

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:75 %C_V_addr_21 = getelementptr i16 %C_V, i32 0, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="C_V_addr_21"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:293 %or_ln232_27 = or i12 %tmp_67, i12 28

]]></Node>
<StgValue><ssdm name="or_ln232_27"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:294 %tmp_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_27

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:295 %B_V_addr_28 = getelementptr i16 %B_V, i32 0, i32 %tmp_95

]]></Node>
<StgValue><ssdm name="B_V_addr_28"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:296 %or_ln232_28 = or i12 %tmp_67, i12 29

]]></Node>
<StgValue><ssdm name="or_ln232_28"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:297 %tmp_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_28

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="625" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:298 %B_V_addr_29 = getelementptr i16 %B_V, i32 0, i32 %tmp_96

]]></Node>
<StgValue><ssdm name="B_V_addr_29"/></StgValue>
</operation>

<operation id="626" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:4 %temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20

]]></Node>
<StgValue><ssdm name="temp_sum_V_20"/></StgValue>
</operation>

<operation id="627" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_20, i12 %C_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.21

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="629" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:4 %temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21

]]></Node>
<StgValue><ssdm name="temp_sum_V_21"/></StgValue>
</operation>

<operation id="630" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_21, i12 %C_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.22

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16">
<![CDATA[
.split36.22:0 %temp_sum_V_22_1_load = load i16 %temp_sum_V_22_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_22_1_load"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.22:1 %select_ln79_22 = select i1 %cmp59, i16 0, i16 %temp_sum_V_22_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_22"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:3 %mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_22"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:4 %temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22

]]></Node>
<StgValue><ssdm name="temp_sum_V_22"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16">
<![CDATA[
.split36.23:0 %temp_sum_V_23_1_load = load i16 %temp_sum_V_23_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_23_1_load"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.23:1 %select_ln79_23 = select i1 %cmp59, i16 0, i16 %temp_sum_V_23_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_23"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:3 %mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_23"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:4 %temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23

]]></Node>
<StgValue><ssdm name="temp_sum_V_23"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:3 %mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_24"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:3 %mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_25"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="12">
<![CDATA[
.split36.26:2 %B_V_load_26 = load i12 %B_V_addr_26

]]></Node>
<StgValue><ssdm name="B_V_load_26"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:3 %mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_26"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="12">
<![CDATA[
.split36.27:2 %B_V_load_27 = load i12 %B_V_addr_27

]]></Node>
<StgValue><ssdm name="B_V_load_27"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:3 %mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_27"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="12">
<![CDATA[
.split36.28:2 %B_V_load_28 = load i12 %B_V_addr_28

]]></Node>
<StgValue><ssdm name="B_V_load_28"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="12">
<![CDATA[
.split36.29:2 %B_V_load_29 = load i12 %B_V_addr_29

]]></Node>
<StgValue><ssdm name="B_V_load_29"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:45 %store_ln885 = store i16 %temp_sum_V_21, i16 %temp_sum_V_21_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:46 %store_ln885 = store i16 %temp_sum_V_20, i16 %temp_sum_V_20_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:76 %or_ln82_21 = or i12 %tmp_5, i12 22

]]></Node>
<StgValue><ssdm name="or_ln82_21"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:77 %tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_21

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:78 %C_V_addr_22 = getelementptr i16 %C_V, i32 0, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="C_V_addr_22"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:79 %or_ln82_22 = or i12 %tmp_5, i12 23

]]></Node>
<StgValue><ssdm name="or_ln82_22"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:80 %tmp_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_22

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:81 %C_V_addr_23 = getelementptr i16 %C_V, i32 0, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="C_V_addr_23"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:299 %or_ln232_29 = or i12 %tmp_67, i12 30

]]></Node>
<StgValue><ssdm name="or_ln232_29"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:300 %tmp_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_29

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:301 %B_V_addr_30 = getelementptr i16 %B_V, i32 0, i32 %tmp_97

]]></Node>
<StgValue><ssdm name="B_V_addr_30"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:302 %or_ln232_30 = or i12 %tmp_67, i12 31

]]></Node>
<StgValue><ssdm name="or_ln232_30"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:303 %tmp_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_30

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:304 %B_V_addr_31 = getelementptr i16 %B_V, i32 0, i32 %tmp_98

]]></Node>
<StgValue><ssdm name="B_V_addr_31"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:4 %temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22

]]></Node>
<StgValue><ssdm name="temp_sum_V_22"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_22, i12 %C_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.23

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:4 %temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23

]]></Node>
<StgValue><ssdm name="temp_sum_V_23"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_23, i12 %C_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.24

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16">
<![CDATA[
.split36.24:0 %temp_sum_V_24_1_load = load i16 %temp_sum_V_24_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_24_1_load"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.24:1 %select_ln79_24 = select i1 %cmp59, i16 0, i16 %temp_sum_V_24_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_24"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:3 %mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_24"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:4 %temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24

]]></Node>
<StgValue><ssdm name="temp_sum_V_24"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16">
<![CDATA[
.split36.25:0 %temp_sum_V_25_1_load = load i16 %temp_sum_V_25_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_25_1_load"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.25:1 %select_ln79_25 = select i1 %cmp59, i16 0, i16 %temp_sum_V_25_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_25"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:3 %mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_25"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:4 %temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25

]]></Node>
<StgValue><ssdm name="temp_sum_V_25"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:3 %mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_26"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:3 %mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_27"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="12">
<![CDATA[
.split36.28:2 %B_V_load_28 = load i12 %B_V_addr_28

]]></Node>
<StgValue><ssdm name="B_V_load_28"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:3 %mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_28"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="12">
<![CDATA[
.split36.29:2 %B_V_load_29 = load i12 %B_V_addr_29

]]></Node>
<StgValue><ssdm name="B_V_load_29"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:3 %mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_29"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="12">
<![CDATA[
.split36.30:2 %B_V_load_30 = load i12 %B_V_addr_30

]]></Node>
<StgValue><ssdm name="B_V_load_30"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="12">
<![CDATA[
.split36.31:2 %B_V_load_31 = load i12 %B_V_addr_31

]]></Node>
<StgValue><ssdm name="B_V_load_31"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:43 %store_ln885 = store i16 %temp_sum_V_23, i16 %temp_sum_V_23_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:44 %store_ln885 = store i16 %temp_sum_V_22, i16 %temp_sum_V_22_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:82 %or_ln82_23 = or i12 %tmp_5, i12 24

]]></Node>
<StgValue><ssdm name="or_ln82_23"/></StgValue>
</operation>

<operation id="687" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:83 %tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:84 %C_V_addr_24 = getelementptr i16 %C_V, i32 0, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="C_V_addr_24"/></StgValue>
</operation>

<operation id="689" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:85 %or_ln82_24 = or i12 %tmp_5, i12 25

]]></Node>
<StgValue><ssdm name="or_ln82_24"/></StgValue>
</operation>

<operation id="690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:86 %tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_24

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="691" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:87 %C_V_addr_25 = getelementptr i16 %C_V, i32 0, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="C_V_addr_25"/></StgValue>
</operation>

<operation id="692" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:305 %or_ln232_31 = or i12 %tmp_67, i12 32

]]></Node>
<StgValue><ssdm name="or_ln232_31"/></StgValue>
</operation>

<operation id="693" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:306 %tmp_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_31

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="694" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:307 %B_V_addr_32 = getelementptr i16 %B_V, i32 0, i32 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_addr_32"/></StgValue>
</operation>

<operation id="695" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:308 %or_ln232_32 = or i12 %tmp_67, i12 33

]]></Node>
<StgValue><ssdm name="or_ln232_32"/></StgValue>
</operation>

<operation id="696" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:309 %tmp_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_32

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="697" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:310 %B_V_addr_33 = getelementptr i16 %B_V, i32 0, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="B_V_addr_33"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:4 %temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24

]]></Node>
<StgValue><ssdm name="temp_sum_V_24"/></StgValue>
</operation>

<operation id="699" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_24, i12 %C_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.25

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:4 %temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25

]]></Node>
<StgValue><ssdm name="temp_sum_V_25"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_25, i12 %C_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.26

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16">
<![CDATA[
.split36.26:0 %temp_sum_V_26_1_load = load i16 %temp_sum_V_26_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_26_1_load"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.26:1 %select_ln79_26 = select i1 %cmp59, i16 0, i16 %temp_sum_V_26_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_26"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:3 %mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_26"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:4 %temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26

]]></Node>
<StgValue><ssdm name="temp_sum_V_26"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16">
<![CDATA[
.split36.27:0 %temp_sum_V_27_1_load = load i16 %temp_sum_V_27_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_27_1_load"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.27:1 %select_ln79_27 = select i1 %cmp59, i16 0, i16 %temp_sum_V_27_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_27"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:3 %mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_27"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:4 %temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27

]]></Node>
<StgValue><ssdm name="temp_sum_V_27"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:3 %mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_28"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:3 %mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_29"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="12">
<![CDATA[
.split36.30:2 %B_V_load_30 = load i12 %B_V_addr_30

]]></Node>
<StgValue><ssdm name="B_V_load_30"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:3 %mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_30"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="12">
<![CDATA[
.split36.31:2 %B_V_load_31 = load i12 %B_V_addr_31

]]></Node>
<StgValue><ssdm name="B_V_load_31"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:3 %mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_31"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="12">
<![CDATA[
.split36.32:2 %B_V_load_32 = load i12 %B_V_addr_32

]]></Node>
<StgValue><ssdm name="B_V_load_32"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="12">
<![CDATA[
.split36.33:2 %B_V_load_33 = load i12 %B_V_addr_33

]]></Node>
<StgValue><ssdm name="B_V_load_33"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:41 %store_ln885 = store i16 %temp_sum_V_25, i16 %temp_sum_V_25_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:42 %store_ln885 = store i16 %temp_sum_V_24, i16 %temp_sum_V_24_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="722" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:88 %or_ln82_25 = or i12 %tmp_5, i12 26

]]></Node>
<StgValue><ssdm name="or_ln82_25"/></StgValue>
</operation>

<operation id="723" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:89 %tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="724" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:90 %C_V_addr_26 = getelementptr i16 %C_V, i32 0, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="C_V_addr_26"/></StgValue>
</operation>

<operation id="725" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:91 %or_ln82_26 = or i12 %tmp_5, i12 27

]]></Node>
<StgValue><ssdm name="or_ln82_26"/></StgValue>
</operation>

<operation id="726" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:92 %tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_26

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="727" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:93 %C_V_addr_27 = getelementptr i16 %C_V, i32 0, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="C_V_addr_27"/></StgValue>
</operation>

<operation id="728" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:311 %or_ln232_33 = or i12 %tmp_67, i12 34

]]></Node>
<StgValue><ssdm name="or_ln232_33"/></StgValue>
</operation>

<operation id="729" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:312 %tmp_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_33

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="730" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:313 %B_V_addr_34 = getelementptr i16 %B_V, i32 0, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="B_V_addr_34"/></StgValue>
</operation>

<operation id="731" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:314 %or_ln232_34 = or i12 %tmp_67, i12 35

]]></Node>
<StgValue><ssdm name="or_ln232_34"/></StgValue>
</operation>

<operation id="732" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:315 %tmp_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_34

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="733" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:316 %B_V_addr_35 = getelementptr i16 %B_V, i32 0, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="B_V_addr_35"/></StgValue>
</operation>

<operation id="734" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:4 %temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26

]]></Node>
<StgValue><ssdm name="temp_sum_V_26"/></StgValue>
</operation>

<operation id="735" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_26, i12 %C_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="736" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.27

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="737" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:4 %temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27

]]></Node>
<StgValue><ssdm name="temp_sum_V_27"/></StgValue>
</operation>

<operation id="738" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_27, i12 %C_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="739" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.28

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="740" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16">
<![CDATA[
.split36.28:0 %temp_sum_V_28_1_load = load i16 %temp_sum_V_28_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_28_1_load"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.28:1 %select_ln79_28 = select i1 %cmp59, i16 0, i16 %temp_sum_V_28_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_28"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:3 %mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_28"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:4 %temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28

]]></Node>
<StgValue><ssdm name="temp_sum_V_28"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16">
<![CDATA[
.split36.29:0 %temp_sum_V_29_1_load = load i16 %temp_sum_V_29_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_29_1_load"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.29:1 %select_ln79_29 = select i1 %cmp59, i16 0, i16 %temp_sum_V_29_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_29"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:3 %mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_29"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:4 %temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29

]]></Node>
<StgValue><ssdm name="temp_sum_V_29"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:3 %mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_30"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:3 %mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_31"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="12">
<![CDATA[
.split36.32:2 %B_V_load_32 = load i12 %B_V_addr_32

]]></Node>
<StgValue><ssdm name="B_V_load_32"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.32:3 %mul_ln885_32 = mul i16 %B_V_load_32, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_32"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="12">
<![CDATA[
.split36.33:2 %B_V_load_33 = load i12 %B_V_addr_33

]]></Node>
<StgValue><ssdm name="B_V_load_33"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.33:3 %mul_ln885_33 = mul i16 %B_V_load_33, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_33"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="12">
<![CDATA[
.split36.34:2 %B_V_load_34 = load i12 %B_V_addr_34

]]></Node>
<StgValue><ssdm name="B_V_load_34"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="12">
<![CDATA[
.split36.35:2 %B_V_load_35 = load i12 %B_V_addr_35

]]></Node>
<StgValue><ssdm name="B_V_load_35"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:39 %store_ln885 = store i16 %temp_sum_V_27, i16 %temp_sum_V_27_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:40 %store_ln885 = store i16 %temp_sum_V_26, i16 %temp_sum_V_26_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="758" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:94 %or_ln82_27 = or i12 %tmp_5, i12 28

]]></Node>
<StgValue><ssdm name="or_ln82_27"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:95 %tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_27

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:96 %C_V_addr_28 = getelementptr i16 %C_V, i32 0, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="C_V_addr_28"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:97 %or_ln82_28 = or i12 %tmp_5, i12 29

]]></Node>
<StgValue><ssdm name="or_ln82_28"/></StgValue>
</operation>

<operation id="762" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:98 %tmp_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_28

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="763" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:99 %C_V_addr_29 = getelementptr i16 %C_V, i32 0, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="C_V_addr_29"/></StgValue>
</operation>

<operation id="764" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:317 %or_ln232_35 = or i12 %tmp_67, i12 36

]]></Node>
<StgValue><ssdm name="or_ln232_35"/></StgValue>
</operation>

<operation id="765" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:318 %tmp_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_35

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="766" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:319 %B_V_addr_36 = getelementptr i16 %B_V, i32 0, i32 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_addr_36"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:320 %or_ln232_36 = or i12 %tmp_67, i12 37

]]></Node>
<StgValue><ssdm name="or_ln232_36"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:321 %tmp_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_36

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:322 %B_V_addr_37 = getelementptr i16 %B_V, i32 0, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="B_V_addr_37"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:4 %temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28

]]></Node>
<StgValue><ssdm name="temp_sum_V_28"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_28, i12 %C_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.29

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:4 %temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29

]]></Node>
<StgValue><ssdm name="temp_sum_V_29"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_29, i12 %C_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.30

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16">
<![CDATA[
.split36.30:0 %temp_sum_V_30_1_load = load i16 %temp_sum_V_30_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_30_1_load"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.30:1 %select_ln79_30 = select i1 %cmp59, i16 0, i16 %temp_sum_V_30_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_30"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:3 %mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_30"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:4 %temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30

]]></Node>
<StgValue><ssdm name="temp_sum_V_30"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16">
<![CDATA[
.split36.31:0 %temp_sum_V_31_1_load = load i16 %temp_sum_V_31_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_31_1_load"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.31:1 %select_ln79_31 = select i1 %cmp59, i16 0, i16 %temp_sum_V_31_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_31"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:3 %mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_31"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:4 %temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31

]]></Node>
<StgValue><ssdm name="temp_sum_V_31"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.32:3 %mul_ln885_32 = mul i16 %B_V_load_32, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_32"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.33:3 %mul_ln885_33 = mul i16 %B_V_load_33, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_33"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="12">
<![CDATA[
.split36.34:2 %B_V_load_34 = load i12 %B_V_addr_34

]]></Node>
<StgValue><ssdm name="B_V_load_34"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.34:3 %mul_ln885_34 = mul i16 %B_V_load_34, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_34"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="12">
<![CDATA[
.split36.35:2 %B_V_load_35 = load i12 %B_V_addr_35

]]></Node>
<StgValue><ssdm name="B_V_load_35"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.35:3 %mul_ln885_35 = mul i16 %B_V_load_35, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_35"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="12">
<![CDATA[
.split36.36:2 %B_V_load_36 = load i12 %B_V_addr_36

]]></Node>
<StgValue><ssdm name="B_V_load_36"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="12">
<![CDATA[
.split36.37:2 %B_V_load_37 = load i12 %B_V_addr_37

]]></Node>
<StgValue><ssdm name="B_V_load_37"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:37 %store_ln885 = store i16 %temp_sum_V_29, i16 %temp_sum_V_29_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:38 %store_ln885 = store i16 %temp_sum_V_28, i16 %temp_sum_V_28_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="794" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:100 %or_ln82_29 = or i12 %tmp_5, i12 30

]]></Node>
<StgValue><ssdm name="or_ln82_29"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:101 %tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_29

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:102 %C_V_addr_30 = getelementptr i16 %C_V, i32 0, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="C_V_addr_30"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:103 %or_ln82_30 = or i12 %tmp_5, i12 31

]]></Node>
<StgValue><ssdm name="or_ln82_30"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:104 %tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:105 %C_V_addr_31 = getelementptr i16 %C_V, i32 0, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="C_V_addr_31"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:323 %or_ln232_37 = or i12 %tmp_67, i12 38

]]></Node>
<StgValue><ssdm name="or_ln232_37"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:324 %tmp_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_37

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:325 %B_V_addr_38 = getelementptr i16 %B_V, i32 0, i32 %tmp_105

]]></Node>
<StgValue><ssdm name="B_V_addr_38"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:326 %or_ln232_38 = or i12 %tmp_67, i12 39

]]></Node>
<StgValue><ssdm name="or_ln232_38"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:327 %tmp_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_38

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:328 %B_V_addr_39 = getelementptr i16 %B_V, i32 0, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="B_V_addr_39"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:4 %temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30

]]></Node>
<StgValue><ssdm name="temp_sum_V_30"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_30, i12 %C_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.31

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:4 %temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31

]]></Node>
<StgValue><ssdm name="temp_sum_V_31"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_31, i12 %C_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.32

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16">
<![CDATA[
.split36.32:0 %temp_sum_V_32_1_load = load i16 %temp_sum_V_32_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_32_1_load"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.32:1 %select_ln79_32 = select i1 %cmp59, i16 0, i16 %temp_sum_V_32_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_32"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.32:3 %mul_ln885_32 = mul i16 %B_V_load_32, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_32"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.32:4 %temp_sum_V_32 = add i16 %mul_ln885_32, i16 %select_ln79_32

]]></Node>
<StgValue><ssdm name="temp_sum_V_32"/></StgValue>
</operation>

<operation id="816" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16">
<![CDATA[
.split36.33:0 %temp_sum_V_33_1_load = load i16 %temp_sum_V_33_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_33_1_load"/></StgValue>
</operation>

<operation id="817" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.33:1 %select_ln79_33 = select i1 %cmp59, i16 0, i16 %temp_sum_V_33_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_33"/></StgValue>
</operation>

<operation id="818" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.33:3 %mul_ln885_33 = mul i16 %B_V_load_33, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_33"/></StgValue>
</operation>

<operation id="819" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.33:4 %temp_sum_V_33 = add i16 %mul_ln885_33, i16 %select_ln79_33

]]></Node>
<StgValue><ssdm name="temp_sum_V_33"/></StgValue>
</operation>

<operation id="820" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.34:3 %mul_ln885_34 = mul i16 %B_V_load_34, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_34"/></StgValue>
</operation>

<operation id="821" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.35:3 %mul_ln885_35 = mul i16 %B_V_load_35, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_35"/></StgValue>
</operation>

<operation id="822" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="12">
<![CDATA[
.split36.36:2 %B_V_load_36 = load i12 %B_V_addr_36

]]></Node>
<StgValue><ssdm name="B_V_load_36"/></StgValue>
</operation>

<operation id="823" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.36:3 %mul_ln885_36 = mul i16 %B_V_load_36, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_36"/></StgValue>
</operation>

<operation id="824" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="12">
<![CDATA[
.split36.37:2 %B_V_load_37 = load i12 %B_V_addr_37

]]></Node>
<StgValue><ssdm name="B_V_load_37"/></StgValue>
</operation>

<operation id="825" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.37:3 %mul_ln885_37 = mul i16 %B_V_load_37, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_37"/></StgValue>
</operation>

<operation id="826" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="12">
<![CDATA[
.split36.38:2 %B_V_load_38 = load i12 %B_V_addr_38

]]></Node>
<StgValue><ssdm name="B_V_load_38"/></StgValue>
</operation>

<operation id="827" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="12">
<![CDATA[
.split36.39:2 %B_V_load_39 = load i12 %B_V_addr_39

]]></Node>
<StgValue><ssdm name="B_V_load_39"/></StgValue>
</operation>

<operation id="828" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:35 %store_ln885 = store i16 %temp_sum_V_31, i16 %temp_sum_V_31_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:36 %store_ln885 = store i16 %temp_sum_V_30, i16 %temp_sum_V_30_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="830" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:106 %or_ln82_31 = or i12 %tmp_5, i12 32

]]></Node>
<StgValue><ssdm name="or_ln82_31"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:107 %tmp_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:108 %C_V_addr_32 = getelementptr i16 %C_V, i32 0, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="C_V_addr_32"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:109 %or_ln82_32 = or i12 %tmp_5, i12 33

]]></Node>
<StgValue><ssdm name="or_ln82_32"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:110 %tmp_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:111 %C_V_addr_33 = getelementptr i16 %C_V, i32 0, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="C_V_addr_33"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:329 %or_ln232_39 = or i12 %tmp_67, i12 40

]]></Node>
<StgValue><ssdm name="or_ln232_39"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:330 %tmp_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_39

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:331 %B_V_addr_40 = getelementptr i16 %B_V, i32 0, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="B_V_addr_40"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:332 %or_ln232_40 = or i12 %tmp_67, i12 41

]]></Node>
<StgValue><ssdm name="or_ln232_40"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:333 %tmp_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_40

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:334 %B_V_addr_41 = getelementptr i16 %B_V, i32 0, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="B_V_addr_41"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.32:4 %temp_sum_V_32 = add i16 %mul_ln885_32, i16 %select_ln79_32

]]></Node>
<StgValue><ssdm name="temp_sum_V_32"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_32, i12 %C_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.33

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.33:4 %temp_sum_V_33 = add i16 %mul_ln885_33, i16 %select_ln79_33

]]></Node>
<StgValue><ssdm name="temp_sum_V_33"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_33, i12 %C_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.34

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16">
<![CDATA[
.split36.34:0 %temp_sum_V_34_1_load = load i16 %temp_sum_V_34_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_34_1_load"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.34:1 %select_ln79_34 = select i1 %cmp59, i16 0, i16 %temp_sum_V_34_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_34"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.34:3 %mul_ln885_34 = mul i16 %B_V_load_34, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_34"/></StgValue>
</operation>

<operation id="851" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.34:4 %temp_sum_V_34 = add i16 %mul_ln885_34, i16 %select_ln79_34

]]></Node>
<StgValue><ssdm name="temp_sum_V_34"/></StgValue>
</operation>

<operation id="852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16">
<![CDATA[
.split36.35:0 %temp_sum_V_35_1_load = load i16 %temp_sum_V_35_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_35_1_load"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.35:1 %select_ln79_35 = select i1 %cmp59, i16 0, i16 %temp_sum_V_35_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_35"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.35:3 %mul_ln885_35 = mul i16 %B_V_load_35, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_35"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.35:4 %temp_sum_V_35 = add i16 %mul_ln885_35, i16 %select_ln79_35

]]></Node>
<StgValue><ssdm name="temp_sum_V_35"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.36:3 %mul_ln885_36 = mul i16 %B_V_load_36, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_36"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.37:3 %mul_ln885_37 = mul i16 %B_V_load_37, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_37"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="12">
<![CDATA[
.split36.38:2 %B_V_load_38 = load i12 %B_V_addr_38

]]></Node>
<StgValue><ssdm name="B_V_load_38"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.38:3 %mul_ln885_38 = mul i16 %B_V_load_38, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_38"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="12">
<![CDATA[
.split36.39:2 %B_V_load_39 = load i12 %B_V_addr_39

]]></Node>
<StgValue><ssdm name="B_V_load_39"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.39:3 %mul_ln885_39 = mul i16 %B_V_load_39, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_39"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="12">
<![CDATA[
.split36.40:2 %B_V_load_40 = load i12 %B_V_addr_40

]]></Node>
<StgValue><ssdm name="B_V_load_40"/></StgValue>
</operation>

<operation id="863" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="12">
<![CDATA[
.split36.41:2 %B_V_load_41 = load i12 %B_V_addr_41

]]></Node>
<StgValue><ssdm name="B_V_load_41"/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:33 %store_ln885 = store i16 %temp_sum_V_33, i16 %temp_sum_V_33_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:34 %store_ln885 = store i16 %temp_sum_V_32, i16 %temp_sum_V_32_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="866" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:112 %or_ln82_33 = or i12 %tmp_5, i12 34

]]></Node>
<StgValue><ssdm name="or_ln82_33"/></StgValue>
</operation>

<operation id="867" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:113 %tmp_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_33

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="868" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:114 %C_V_addr_34 = getelementptr i16 %C_V, i32 0, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="C_V_addr_34"/></StgValue>
</operation>

<operation id="869" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:115 %or_ln82_34 = or i12 %tmp_5, i12 35

]]></Node>
<StgValue><ssdm name="or_ln82_34"/></StgValue>
</operation>

<operation id="870" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:116 %tmp_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_34

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="871" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:117 %C_V_addr_35 = getelementptr i16 %C_V, i32 0, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="C_V_addr_35"/></StgValue>
</operation>

<operation id="872" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:335 %or_ln232_41 = or i12 %tmp_67, i12 42

]]></Node>
<StgValue><ssdm name="or_ln232_41"/></StgValue>
</operation>

<operation id="873" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:336 %tmp_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_41

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="874" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:337 %B_V_addr_42 = getelementptr i16 %B_V, i32 0, i32 %tmp_109

]]></Node>
<StgValue><ssdm name="B_V_addr_42"/></StgValue>
</operation>

<operation id="875" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:338 %or_ln232_42 = or i12 %tmp_67, i12 43

]]></Node>
<StgValue><ssdm name="or_ln232_42"/></StgValue>
</operation>

<operation id="876" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:339 %tmp_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_42

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="877" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:340 %B_V_addr_43 = getelementptr i16 %B_V, i32 0, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="B_V_addr_43"/></StgValue>
</operation>

<operation id="878" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.34:4 %temp_sum_V_34 = add i16 %mul_ln885_34, i16 %select_ln79_34

]]></Node>
<StgValue><ssdm name="temp_sum_V_34"/></StgValue>
</operation>

<operation id="879" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_34, i12 %C_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="880" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.35

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="881" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.35:4 %temp_sum_V_35 = add i16 %mul_ln885_35, i16 %select_ln79_35

]]></Node>
<StgValue><ssdm name="temp_sum_V_35"/></StgValue>
</operation>

<operation id="882" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_35, i12 %C_V_addr_35

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="883" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.36

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="884" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16">
<![CDATA[
.split36.36:0 %temp_sum_V_36_1_load = load i16 %temp_sum_V_36_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_36_1_load"/></StgValue>
</operation>

<operation id="885" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.36:1 %select_ln79_36 = select i1 %cmp59, i16 0, i16 %temp_sum_V_36_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_36"/></StgValue>
</operation>

<operation id="886" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.36:3 %mul_ln885_36 = mul i16 %B_V_load_36, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_36"/></StgValue>
</operation>

<operation id="887" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.36:4 %temp_sum_V_36 = add i16 %mul_ln885_36, i16 %select_ln79_36

]]></Node>
<StgValue><ssdm name="temp_sum_V_36"/></StgValue>
</operation>

<operation id="888" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16">
<![CDATA[
.split36.37:0 %temp_sum_V_37_1_load = load i16 %temp_sum_V_37_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_37_1_load"/></StgValue>
</operation>

<operation id="889" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.37:1 %select_ln79_37 = select i1 %cmp59, i16 0, i16 %temp_sum_V_37_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_37"/></StgValue>
</operation>

<operation id="890" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.37:3 %mul_ln885_37 = mul i16 %B_V_load_37, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_37"/></StgValue>
</operation>

<operation id="891" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.37:4 %temp_sum_V_37 = add i16 %mul_ln885_37, i16 %select_ln79_37

]]></Node>
<StgValue><ssdm name="temp_sum_V_37"/></StgValue>
</operation>

<operation id="892" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.38:3 %mul_ln885_38 = mul i16 %B_V_load_38, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_38"/></StgValue>
</operation>

<operation id="893" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.39:3 %mul_ln885_39 = mul i16 %B_V_load_39, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_39"/></StgValue>
</operation>

<operation id="894" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="12">
<![CDATA[
.split36.40:2 %B_V_load_40 = load i12 %B_V_addr_40

]]></Node>
<StgValue><ssdm name="B_V_load_40"/></StgValue>
</operation>

<operation id="895" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.40:3 %mul_ln885_40 = mul i16 %B_V_load_40, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_40"/></StgValue>
</operation>

<operation id="896" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="12">
<![CDATA[
.split36.41:2 %B_V_load_41 = load i12 %B_V_addr_41

]]></Node>
<StgValue><ssdm name="B_V_load_41"/></StgValue>
</operation>

<operation id="897" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.41:3 %mul_ln885_41 = mul i16 %B_V_load_41, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_41"/></StgValue>
</operation>

<operation id="898" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="12">
<![CDATA[
.split36.42:2 %B_V_load_42 = load i12 %B_V_addr_42

]]></Node>
<StgValue><ssdm name="B_V_load_42"/></StgValue>
</operation>

<operation id="899" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="12">
<![CDATA[
.split36.43:2 %B_V_load_43 = load i12 %B_V_addr_43

]]></Node>
<StgValue><ssdm name="B_V_load_43"/></StgValue>
</operation>

<operation id="900" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:31 %store_ln885 = store i16 %temp_sum_V_35, i16 %temp_sum_V_35_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="901" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:32 %store_ln885 = store i16 %temp_sum_V_34, i16 %temp_sum_V_34_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="902" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:118 %or_ln82_35 = or i12 %tmp_5, i12 36

]]></Node>
<StgValue><ssdm name="or_ln82_35"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:119 %tmp_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_35

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:120 %C_V_addr_36 = getelementptr i16 %C_V, i32 0, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="C_V_addr_36"/></StgValue>
</operation>

<operation id="905" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:121 %or_ln82_36 = or i12 %tmp_5, i12 37

]]></Node>
<StgValue><ssdm name="or_ln82_36"/></StgValue>
</operation>

<operation id="906" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:122 %tmp_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_36

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="907" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:123 %C_V_addr_37 = getelementptr i16 %C_V, i32 0, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="C_V_addr_37"/></StgValue>
</operation>

<operation id="908" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:341 %or_ln232_43 = or i12 %tmp_67, i12 44

]]></Node>
<StgValue><ssdm name="or_ln232_43"/></StgValue>
</operation>

<operation id="909" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:342 %tmp_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_43

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="910" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:343 %B_V_addr_44 = getelementptr i16 %B_V, i32 0, i32 %tmp_111

]]></Node>
<StgValue><ssdm name="B_V_addr_44"/></StgValue>
</operation>

<operation id="911" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:344 %or_ln232_44 = or i12 %tmp_67, i12 45

]]></Node>
<StgValue><ssdm name="or_ln232_44"/></StgValue>
</operation>

<operation id="912" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:345 %tmp_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_44

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="913" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:346 %B_V_addr_45 = getelementptr i16 %B_V, i32 0, i32 %tmp_112

]]></Node>
<StgValue><ssdm name="B_V_addr_45"/></StgValue>
</operation>

<operation id="914" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.36:4 %temp_sum_V_36 = add i16 %mul_ln885_36, i16 %select_ln79_36

]]></Node>
<StgValue><ssdm name="temp_sum_V_36"/></StgValue>
</operation>

<operation id="915" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_36, i12 %C_V_addr_36

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="916" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.37

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="917" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.37:4 %temp_sum_V_37 = add i16 %mul_ln885_37, i16 %select_ln79_37

]]></Node>
<StgValue><ssdm name="temp_sum_V_37"/></StgValue>
</operation>

<operation id="918" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_37, i12 %C_V_addr_37

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="919" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.38

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="920" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16">
<![CDATA[
.split36.38:0 %temp_sum_V_38_1_load = load i16 %temp_sum_V_38_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_38_1_load"/></StgValue>
</operation>

<operation id="921" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.38:1 %select_ln79_38 = select i1 %cmp59, i16 0, i16 %temp_sum_V_38_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_38"/></StgValue>
</operation>

<operation id="922" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.38:3 %mul_ln885_38 = mul i16 %B_V_load_38, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_38"/></StgValue>
</operation>

<operation id="923" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.38:4 %temp_sum_V_38 = add i16 %mul_ln885_38, i16 %select_ln79_38

]]></Node>
<StgValue><ssdm name="temp_sum_V_38"/></StgValue>
</operation>

<operation id="924" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16">
<![CDATA[
.split36.39:0 %temp_sum_V_39_1_load = load i16 %temp_sum_V_39_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_39_1_load"/></StgValue>
</operation>

<operation id="925" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.39:1 %select_ln79_39 = select i1 %cmp59, i16 0, i16 %temp_sum_V_39_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_39"/></StgValue>
</operation>

<operation id="926" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.39:3 %mul_ln885_39 = mul i16 %B_V_load_39, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_39"/></StgValue>
</operation>

<operation id="927" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.39:4 %temp_sum_V_39 = add i16 %mul_ln885_39, i16 %select_ln79_39

]]></Node>
<StgValue><ssdm name="temp_sum_V_39"/></StgValue>
</operation>

<operation id="928" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.40:3 %mul_ln885_40 = mul i16 %B_V_load_40, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_40"/></StgValue>
</operation>

<operation id="929" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.41:3 %mul_ln885_41 = mul i16 %B_V_load_41, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_41"/></StgValue>
</operation>

<operation id="930" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="12">
<![CDATA[
.split36.42:2 %B_V_load_42 = load i12 %B_V_addr_42

]]></Node>
<StgValue><ssdm name="B_V_load_42"/></StgValue>
</operation>

<operation id="931" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.42:3 %mul_ln885_42 = mul i16 %B_V_load_42, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_42"/></StgValue>
</operation>

<operation id="932" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="12">
<![CDATA[
.split36.43:2 %B_V_load_43 = load i12 %B_V_addr_43

]]></Node>
<StgValue><ssdm name="B_V_load_43"/></StgValue>
</operation>

<operation id="933" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.43:3 %mul_ln885_43 = mul i16 %B_V_load_43, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_43"/></StgValue>
</operation>

<operation id="934" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="12">
<![CDATA[
.split36.44:2 %B_V_load_44 = load i12 %B_V_addr_44

]]></Node>
<StgValue><ssdm name="B_V_load_44"/></StgValue>
</operation>

<operation id="935" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="12">
<![CDATA[
.split36.45:2 %B_V_load_45 = load i12 %B_V_addr_45

]]></Node>
<StgValue><ssdm name="B_V_load_45"/></StgValue>
</operation>

<operation id="936" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:29 %store_ln885 = store i16 %temp_sum_V_37, i16 %temp_sum_V_37_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="937" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:30 %store_ln885 = store i16 %temp_sum_V_36, i16 %temp_sum_V_36_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="938" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:124 %or_ln82_37 = or i12 %tmp_5, i12 38

]]></Node>
<StgValue><ssdm name="or_ln82_37"/></StgValue>
</operation>

<operation id="939" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:125 %tmp_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_37

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="940" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:126 %C_V_addr_38 = getelementptr i16 %C_V, i32 0, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="C_V_addr_38"/></StgValue>
</operation>

<operation id="941" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:127 %or_ln82_38 = or i12 %tmp_5, i12 39

]]></Node>
<StgValue><ssdm name="or_ln82_38"/></StgValue>
</operation>

<operation id="942" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:128 %tmp_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_38

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="943" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:129 %C_V_addr_39 = getelementptr i16 %C_V, i32 0, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="C_V_addr_39"/></StgValue>
</operation>

<operation id="944" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:347 %or_ln232_45 = or i12 %tmp_67, i12 46

]]></Node>
<StgValue><ssdm name="or_ln232_45"/></StgValue>
</operation>

<operation id="945" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:348 %tmp_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_45

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="946" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:349 %B_V_addr_46 = getelementptr i16 %B_V, i32 0, i32 %tmp_113

]]></Node>
<StgValue><ssdm name="B_V_addr_46"/></StgValue>
</operation>

<operation id="947" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:350 %or_ln232_46 = or i12 %tmp_67, i12 47

]]></Node>
<StgValue><ssdm name="or_ln232_46"/></StgValue>
</operation>

<operation id="948" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:351 %tmp_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_46

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="949" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:352 %B_V_addr_47 = getelementptr i16 %B_V, i32 0, i32 %tmp_114

]]></Node>
<StgValue><ssdm name="B_V_addr_47"/></StgValue>
</operation>

<operation id="950" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.38:4 %temp_sum_V_38 = add i16 %mul_ln885_38, i16 %select_ln79_38

]]></Node>
<StgValue><ssdm name="temp_sum_V_38"/></StgValue>
</operation>

<operation id="951" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_38, i12 %C_V_addr_38

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="952" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.39

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="953" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.39:4 %temp_sum_V_39 = add i16 %mul_ln885_39, i16 %select_ln79_39

]]></Node>
<StgValue><ssdm name="temp_sum_V_39"/></StgValue>
</operation>

<operation id="954" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_39, i12 %C_V_addr_39

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="955" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.40

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="956" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16">
<![CDATA[
.split36.40:0 %temp_sum_V_40_1_load = load i16 %temp_sum_V_40_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_40_1_load"/></StgValue>
</operation>

<operation id="957" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.40:1 %select_ln79_40 = select i1 %cmp59, i16 0, i16 %temp_sum_V_40_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_40"/></StgValue>
</operation>

<operation id="958" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.40:3 %mul_ln885_40 = mul i16 %B_V_load_40, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_40"/></StgValue>
</operation>

<operation id="959" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.40:4 %temp_sum_V_40 = add i16 %mul_ln885_40, i16 %select_ln79_40

]]></Node>
<StgValue><ssdm name="temp_sum_V_40"/></StgValue>
</operation>

<operation id="960" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16">
<![CDATA[
.split36.41:0 %temp_sum_V_41_1_load = load i16 %temp_sum_V_41_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_41_1_load"/></StgValue>
</operation>

<operation id="961" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.41:1 %select_ln79_41 = select i1 %cmp59, i16 0, i16 %temp_sum_V_41_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_41"/></StgValue>
</operation>

<operation id="962" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.41:3 %mul_ln885_41 = mul i16 %B_V_load_41, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_41"/></StgValue>
</operation>

<operation id="963" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.41:4 %temp_sum_V_41 = add i16 %mul_ln885_41, i16 %select_ln79_41

]]></Node>
<StgValue><ssdm name="temp_sum_V_41"/></StgValue>
</operation>

<operation id="964" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.42:3 %mul_ln885_42 = mul i16 %B_V_load_42, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_42"/></StgValue>
</operation>

<operation id="965" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.43:3 %mul_ln885_43 = mul i16 %B_V_load_43, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_43"/></StgValue>
</operation>

<operation id="966" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="12">
<![CDATA[
.split36.44:2 %B_V_load_44 = load i12 %B_V_addr_44

]]></Node>
<StgValue><ssdm name="B_V_load_44"/></StgValue>
</operation>

<operation id="967" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.44:3 %mul_ln885_44 = mul i16 %B_V_load_44, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_44"/></StgValue>
</operation>

<operation id="968" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="12">
<![CDATA[
.split36.45:2 %B_V_load_45 = load i12 %B_V_addr_45

]]></Node>
<StgValue><ssdm name="B_V_load_45"/></StgValue>
</operation>

<operation id="969" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.45:3 %mul_ln885_45 = mul i16 %B_V_load_45, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_45"/></StgValue>
</operation>

<operation id="970" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="12">
<![CDATA[
.split36.46:2 %B_V_load_46 = load i12 %B_V_addr_46

]]></Node>
<StgValue><ssdm name="B_V_load_46"/></StgValue>
</operation>

<operation id="971" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="12">
<![CDATA[
.split36.47:2 %B_V_load_47 = load i12 %B_V_addr_47

]]></Node>
<StgValue><ssdm name="B_V_load_47"/></StgValue>
</operation>

<operation id="972" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:27 %store_ln885 = store i16 %temp_sum_V_39, i16 %temp_sum_V_39_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="973" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:28 %store_ln885 = store i16 %temp_sum_V_38, i16 %temp_sum_V_38_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="974" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:130 %or_ln82_39 = or i12 %tmp_5, i12 40

]]></Node>
<StgValue><ssdm name="or_ln82_39"/></StgValue>
</operation>

<operation id="975" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:131 %tmp_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_39

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="976" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:132 %C_V_addr_40 = getelementptr i16 %C_V, i32 0, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="C_V_addr_40"/></StgValue>
</operation>

<operation id="977" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:133 %or_ln82_40 = or i12 %tmp_5, i12 41

]]></Node>
<StgValue><ssdm name="or_ln82_40"/></StgValue>
</operation>

<operation id="978" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:134 %tmp_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="979" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:135 %C_V_addr_41 = getelementptr i16 %C_V, i32 0, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="C_V_addr_41"/></StgValue>
</operation>

<operation id="980" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:353 %or_ln232_47 = or i12 %tmp_67, i12 48

]]></Node>
<StgValue><ssdm name="or_ln232_47"/></StgValue>
</operation>

<operation id="981" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:354 %tmp_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_47

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="982" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:355 %B_V_addr_48 = getelementptr i16 %B_V, i32 0, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="B_V_addr_48"/></StgValue>
</operation>

<operation id="983" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:356 %or_ln232_48 = or i12 %tmp_67, i12 49

]]></Node>
<StgValue><ssdm name="or_ln232_48"/></StgValue>
</operation>

<operation id="984" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:357 %tmp_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_48

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="985" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:358 %B_V_addr_49 = getelementptr i16 %B_V, i32 0, i32 %tmp_116

]]></Node>
<StgValue><ssdm name="B_V_addr_49"/></StgValue>
</operation>

<operation id="986" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.40:4 %temp_sum_V_40 = add i16 %mul_ln885_40, i16 %select_ln79_40

]]></Node>
<StgValue><ssdm name="temp_sum_V_40"/></StgValue>
</operation>

<operation id="987" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_40, i12 %C_V_addr_40

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="988" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.41

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="989" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.41:4 %temp_sum_V_41 = add i16 %mul_ln885_41, i16 %select_ln79_41

]]></Node>
<StgValue><ssdm name="temp_sum_V_41"/></StgValue>
</operation>

<operation id="990" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_41, i12 %C_V_addr_41

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="991" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.42

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="992" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16">
<![CDATA[
.split36.42:0 %temp_sum_V_42_1_load = load i16 %temp_sum_V_42_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_42_1_load"/></StgValue>
</operation>

<operation id="993" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.42:1 %select_ln79_42 = select i1 %cmp59, i16 0, i16 %temp_sum_V_42_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_42"/></StgValue>
</operation>

<operation id="994" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.42:3 %mul_ln885_42 = mul i16 %B_V_load_42, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_42"/></StgValue>
</operation>

<operation id="995" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.42:4 %temp_sum_V_42 = add i16 %mul_ln885_42, i16 %select_ln79_42

]]></Node>
<StgValue><ssdm name="temp_sum_V_42"/></StgValue>
</operation>

<operation id="996" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16">
<![CDATA[
.split36.43:0 %temp_sum_V_43_1_load = load i16 %temp_sum_V_43_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_43_1_load"/></StgValue>
</operation>

<operation id="997" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.43:1 %select_ln79_43 = select i1 %cmp59, i16 0, i16 %temp_sum_V_43_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_43"/></StgValue>
</operation>

<operation id="998" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.43:3 %mul_ln885_43 = mul i16 %B_V_load_43, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_43"/></StgValue>
</operation>

<operation id="999" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.43:4 %temp_sum_V_43 = add i16 %mul_ln885_43, i16 %select_ln79_43

]]></Node>
<StgValue><ssdm name="temp_sum_V_43"/></StgValue>
</operation>

<operation id="1000" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.44:3 %mul_ln885_44 = mul i16 %B_V_load_44, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_44"/></StgValue>
</operation>

<operation id="1001" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.45:3 %mul_ln885_45 = mul i16 %B_V_load_45, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_45"/></StgValue>
</operation>

<operation id="1002" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="12">
<![CDATA[
.split36.46:2 %B_V_load_46 = load i12 %B_V_addr_46

]]></Node>
<StgValue><ssdm name="B_V_load_46"/></StgValue>
</operation>

<operation id="1003" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.46:3 %mul_ln885_46 = mul i16 %B_V_load_46, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_46"/></StgValue>
</operation>

<operation id="1004" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="12">
<![CDATA[
.split36.47:2 %B_V_load_47 = load i12 %B_V_addr_47

]]></Node>
<StgValue><ssdm name="B_V_load_47"/></StgValue>
</operation>

<operation id="1005" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.47:3 %mul_ln885_47 = mul i16 %B_V_load_47, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_47"/></StgValue>
</operation>

<operation id="1006" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="12">
<![CDATA[
.split36.48:2 %B_V_load_48 = load i12 %B_V_addr_48

]]></Node>
<StgValue><ssdm name="B_V_load_48"/></StgValue>
</operation>

<operation id="1007" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="12">
<![CDATA[
.split36.49:2 %B_V_load_49 = load i12 %B_V_addr_49

]]></Node>
<StgValue><ssdm name="B_V_load_49"/></StgValue>
</operation>

<operation id="1008" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:25 %store_ln885 = store i16 %temp_sum_V_41, i16 %temp_sum_V_41_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1009" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:26 %store_ln885 = store i16 %temp_sum_V_40, i16 %temp_sum_V_40_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1010" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:136 %or_ln82_41 = or i12 %tmp_5, i12 42

]]></Node>
<StgValue><ssdm name="or_ln82_41"/></StgValue>
</operation>

<operation id="1011" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:137 %tmp_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_41

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1012" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:138 %C_V_addr_42 = getelementptr i16 %C_V, i32 0, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="C_V_addr_42"/></StgValue>
</operation>

<operation id="1013" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:139 %or_ln82_42 = or i12 %tmp_5, i12 43

]]></Node>
<StgValue><ssdm name="or_ln82_42"/></StgValue>
</operation>

<operation id="1014" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:140 %tmp_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_42

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1015" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:141 %C_V_addr_43 = getelementptr i16 %C_V, i32 0, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="C_V_addr_43"/></StgValue>
</operation>

<operation id="1016" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:359 %or_ln232_49 = or i12 %tmp_67, i12 50

]]></Node>
<StgValue><ssdm name="or_ln232_49"/></StgValue>
</operation>

<operation id="1017" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:360 %tmp_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_49

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1018" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:361 %B_V_addr_50 = getelementptr i16 %B_V, i32 0, i32 %tmp_117

]]></Node>
<StgValue><ssdm name="B_V_addr_50"/></StgValue>
</operation>

<operation id="1019" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:362 %or_ln232_50 = or i12 %tmp_67, i12 51

]]></Node>
<StgValue><ssdm name="or_ln232_50"/></StgValue>
</operation>

<operation id="1020" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:363 %tmp_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_50

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1021" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:364 %B_V_addr_51 = getelementptr i16 %B_V, i32 0, i32 %tmp_118

]]></Node>
<StgValue><ssdm name="B_V_addr_51"/></StgValue>
</operation>

<operation id="1022" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.42:4 %temp_sum_V_42 = add i16 %mul_ln885_42, i16 %select_ln79_42

]]></Node>
<StgValue><ssdm name="temp_sum_V_42"/></StgValue>
</operation>

<operation id="1023" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_42, i12 %C_V_addr_42

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1024" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.43

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1025" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.43:4 %temp_sum_V_43 = add i16 %mul_ln885_43, i16 %select_ln79_43

]]></Node>
<StgValue><ssdm name="temp_sum_V_43"/></StgValue>
</operation>

<operation id="1026" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_43, i12 %C_V_addr_43

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1027" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.44

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1028" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16">
<![CDATA[
.split36.44:0 %temp_sum_V_44_1_load = load i16 %temp_sum_V_44_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_44_1_load"/></StgValue>
</operation>

<operation id="1029" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.44:1 %select_ln79_44 = select i1 %cmp59, i16 0, i16 %temp_sum_V_44_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_44"/></StgValue>
</operation>

<operation id="1030" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.44:3 %mul_ln885_44 = mul i16 %B_V_load_44, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_44"/></StgValue>
</operation>

<operation id="1031" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.44:4 %temp_sum_V_44 = add i16 %mul_ln885_44, i16 %select_ln79_44

]]></Node>
<StgValue><ssdm name="temp_sum_V_44"/></StgValue>
</operation>

<operation id="1032" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16">
<![CDATA[
.split36.45:0 %temp_sum_V_45_1_load = load i16 %temp_sum_V_45_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_45_1_load"/></StgValue>
</operation>

<operation id="1033" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.45:1 %select_ln79_45 = select i1 %cmp59, i16 0, i16 %temp_sum_V_45_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_45"/></StgValue>
</operation>

<operation id="1034" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.45:3 %mul_ln885_45 = mul i16 %B_V_load_45, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_45"/></StgValue>
</operation>

<operation id="1035" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.45:4 %temp_sum_V_45 = add i16 %mul_ln885_45, i16 %select_ln79_45

]]></Node>
<StgValue><ssdm name="temp_sum_V_45"/></StgValue>
</operation>

<operation id="1036" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.46:3 %mul_ln885_46 = mul i16 %B_V_load_46, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_46"/></StgValue>
</operation>

<operation id="1037" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.47:3 %mul_ln885_47 = mul i16 %B_V_load_47, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_47"/></StgValue>
</operation>

<operation id="1038" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="12">
<![CDATA[
.split36.48:2 %B_V_load_48 = load i12 %B_V_addr_48

]]></Node>
<StgValue><ssdm name="B_V_load_48"/></StgValue>
</operation>

<operation id="1039" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.48:3 %mul_ln885_48 = mul i16 %B_V_load_48, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_48"/></StgValue>
</operation>

<operation id="1040" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="12">
<![CDATA[
.split36.49:2 %B_V_load_49 = load i12 %B_V_addr_49

]]></Node>
<StgValue><ssdm name="B_V_load_49"/></StgValue>
</operation>

<operation id="1041" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.49:3 %mul_ln885_49 = mul i16 %B_V_load_49, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_49"/></StgValue>
</operation>

<operation id="1042" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="12">
<![CDATA[
.split36.50:2 %B_V_load_50 = load i12 %B_V_addr_50

]]></Node>
<StgValue><ssdm name="B_V_load_50"/></StgValue>
</operation>

<operation id="1043" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="12">
<![CDATA[
.split36.51:2 %B_V_load_51 = load i12 %B_V_addr_51

]]></Node>
<StgValue><ssdm name="B_V_load_51"/></StgValue>
</operation>

<operation id="1044" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:23 %store_ln885 = store i16 %temp_sum_V_43, i16 %temp_sum_V_43_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1045" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:24 %store_ln885 = store i16 %temp_sum_V_42, i16 %temp_sum_V_42_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1046" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:142 %or_ln82_43 = or i12 %tmp_5, i12 44

]]></Node>
<StgValue><ssdm name="or_ln82_43"/></StgValue>
</operation>

<operation id="1047" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:143 %tmp_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_43

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1048" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:144 %C_V_addr_44 = getelementptr i16 %C_V, i32 0, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="C_V_addr_44"/></StgValue>
</operation>

<operation id="1049" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:145 %or_ln82_44 = or i12 %tmp_5, i12 45

]]></Node>
<StgValue><ssdm name="or_ln82_44"/></StgValue>
</operation>

<operation id="1050" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:146 %tmp_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_44

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1051" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:147 %C_V_addr_45 = getelementptr i16 %C_V, i32 0, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="C_V_addr_45"/></StgValue>
</operation>

<operation id="1052" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:365 %or_ln232_51 = or i12 %tmp_67, i12 52

]]></Node>
<StgValue><ssdm name="or_ln232_51"/></StgValue>
</operation>

<operation id="1053" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:366 %tmp_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_51

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1054" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:367 %B_V_addr_52 = getelementptr i16 %B_V, i32 0, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="B_V_addr_52"/></StgValue>
</operation>

<operation id="1055" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:368 %or_ln232_52 = or i12 %tmp_67, i12 53

]]></Node>
<StgValue><ssdm name="or_ln232_52"/></StgValue>
</operation>

<operation id="1056" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:369 %tmp_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_52

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1057" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:370 %B_V_addr_53 = getelementptr i16 %B_V, i32 0, i32 %tmp_120

]]></Node>
<StgValue><ssdm name="B_V_addr_53"/></StgValue>
</operation>

<operation id="1058" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.44:4 %temp_sum_V_44 = add i16 %mul_ln885_44, i16 %select_ln79_44

]]></Node>
<StgValue><ssdm name="temp_sum_V_44"/></StgValue>
</operation>

<operation id="1059" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_44, i12 %C_V_addr_44

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1060" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.45

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1061" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.45:4 %temp_sum_V_45 = add i16 %mul_ln885_45, i16 %select_ln79_45

]]></Node>
<StgValue><ssdm name="temp_sum_V_45"/></StgValue>
</operation>

<operation id="1062" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_45, i12 %C_V_addr_45

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1063" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.46

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1064" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16">
<![CDATA[
.split36.46:0 %temp_sum_V_46_1_load = load i16 %temp_sum_V_46_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_46_1_load"/></StgValue>
</operation>

<operation id="1065" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.46:1 %select_ln79_46 = select i1 %cmp59, i16 0, i16 %temp_sum_V_46_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_46"/></StgValue>
</operation>

<operation id="1066" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.46:3 %mul_ln885_46 = mul i16 %B_V_load_46, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_46"/></StgValue>
</operation>

<operation id="1067" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.46:4 %temp_sum_V_46 = add i16 %mul_ln885_46, i16 %select_ln79_46

]]></Node>
<StgValue><ssdm name="temp_sum_V_46"/></StgValue>
</operation>

<operation id="1068" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16">
<![CDATA[
.split36.47:0 %temp_sum_V_47_1_load = load i16 %temp_sum_V_47_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_47_1_load"/></StgValue>
</operation>

<operation id="1069" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.47:1 %select_ln79_47 = select i1 %cmp59, i16 0, i16 %temp_sum_V_47_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_47"/></StgValue>
</operation>

<operation id="1070" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.47:3 %mul_ln885_47 = mul i16 %B_V_load_47, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_47"/></StgValue>
</operation>

<operation id="1071" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.47:4 %temp_sum_V_47 = add i16 %mul_ln885_47, i16 %select_ln79_47

]]></Node>
<StgValue><ssdm name="temp_sum_V_47"/></StgValue>
</operation>

<operation id="1072" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.48:3 %mul_ln885_48 = mul i16 %B_V_load_48, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_48"/></StgValue>
</operation>

<operation id="1073" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.49:3 %mul_ln885_49 = mul i16 %B_V_load_49, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_49"/></StgValue>
</operation>

<operation id="1074" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="12">
<![CDATA[
.split36.50:2 %B_V_load_50 = load i12 %B_V_addr_50

]]></Node>
<StgValue><ssdm name="B_V_load_50"/></StgValue>
</operation>

<operation id="1075" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.50:3 %mul_ln885_50 = mul i16 %B_V_load_50, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_50"/></StgValue>
</operation>

<operation id="1076" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="12">
<![CDATA[
.split36.51:2 %B_V_load_51 = load i12 %B_V_addr_51

]]></Node>
<StgValue><ssdm name="B_V_load_51"/></StgValue>
</operation>

<operation id="1077" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.51:3 %mul_ln885_51 = mul i16 %B_V_load_51, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_51"/></StgValue>
</operation>

<operation id="1078" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="12">
<![CDATA[
.split36.52:2 %B_V_load_52 = load i12 %B_V_addr_52

]]></Node>
<StgValue><ssdm name="B_V_load_52"/></StgValue>
</operation>

<operation id="1079" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="12">
<![CDATA[
.split36.53:2 %B_V_load_53 = load i12 %B_V_addr_53

]]></Node>
<StgValue><ssdm name="B_V_load_53"/></StgValue>
</operation>

<operation id="1080" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:21 %store_ln885 = store i16 %temp_sum_V_45, i16 %temp_sum_V_45_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1081" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:22 %store_ln885 = store i16 %temp_sum_V_44, i16 %temp_sum_V_44_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1082" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:148 %or_ln82_45 = or i12 %tmp_5, i12 46

]]></Node>
<StgValue><ssdm name="or_ln82_45"/></StgValue>
</operation>

<operation id="1083" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:149 %tmp_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_45

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1084" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:150 %C_V_addr_46 = getelementptr i16 %C_V, i32 0, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="C_V_addr_46"/></StgValue>
</operation>

<operation id="1085" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:151 %or_ln82_46 = or i12 %tmp_5, i12 47

]]></Node>
<StgValue><ssdm name="or_ln82_46"/></StgValue>
</operation>

<operation id="1086" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:152 %tmp_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_46

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1087" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:153 %C_V_addr_47 = getelementptr i16 %C_V, i32 0, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="C_V_addr_47"/></StgValue>
</operation>

<operation id="1088" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:371 %or_ln232_53 = or i12 %tmp_67, i12 54

]]></Node>
<StgValue><ssdm name="or_ln232_53"/></StgValue>
</operation>

<operation id="1089" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:372 %tmp_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_53

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1090" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:373 %B_V_addr_54 = getelementptr i16 %B_V, i32 0, i32 %tmp_121

]]></Node>
<StgValue><ssdm name="B_V_addr_54"/></StgValue>
</operation>

<operation id="1091" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:374 %or_ln232_54 = or i12 %tmp_67, i12 55

]]></Node>
<StgValue><ssdm name="or_ln232_54"/></StgValue>
</operation>

<operation id="1092" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:375 %tmp_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_54

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1093" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:376 %B_V_addr_55 = getelementptr i16 %B_V, i32 0, i32 %tmp_122

]]></Node>
<StgValue><ssdm name="B_V_addr_55"/></StgValue>
</operation>

<operation id="1094" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.46:4 %temp_sum_V_46 = add i16 %mul_ln885_46, i16 %select_ln79_46

]]></Node>
<StgValue><ssdm name="temp_sum_V_46"/></StgValue>
</operation>

<operation id="1095" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_46, i12 %C_V_addr_46

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1096" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.47

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1097" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.47:4 %temp_sum_V_47 = add i16 %mul_ln885_47, i16 %select_ln79_47

]]></Node>
<StgValue><ssdm name="temp_sum_V_47"/></StgValue>
</operation>

<operation id="1098" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_47, i12 %C_V_addr_47

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.48

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16">
<![CDATA[
.split36.48:0 %temp_sum_V_48_1_load = load i16 %temp_sum_V_48_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_48_1_load"/></StgValue>
</operation>

<operation id="1101" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.48:1 %select_ln79_48 = select i1 %cmp59, i16 0, i16 %temp_sum_V_48_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_48"/></StgValue>
</operation>

<operation id="1102" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.48:3 %mul_ln885_48 = mul i16 %B_V_load_48, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_48"/></StgValue>
</operation>

<operation id="1103" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.48:4 %temp_sum_V_48 = add i16 %mul_ln885_48, i16 %select_ln79_48

]]></Node>
<StgValue><ssdm name="temp_sum_V_48"/></StgValue>
</operation>

<operation id="1104" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16">
<![CDATA[
.split36.49:0 %temp_sum_V_49_1_load = load i16 %temp_sum_V_49_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_49_1_load"/></StgValue>
</operation>

<operation id="1105" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.49:1 %select_ln79_49 = select i1 %cmp59, i16 0, i16 %temp_sum_V_49_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_49"/></StgValue>
</operation>

<operation id="1106" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.49:3 %mul_ln885_49 = mul i16 %B_V_load_49, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_49"/></StgValue>
</operation>

<operation id="1107" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.49:4 %temp_sum_V_49 = add i16 %mul_ln885_49, i16 %select_ln79_49

]]></Node>
<StgValue><ssdm name="temp_sum_V_49"/></StgValue>
</operation>

<operation id="1108" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.50:3 %mul_ln885_50 = mul i16 %B_V_load_50, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_50"/></StgValue>
</operation>

<operation id="1109" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.51:3 %mul_ln885_51 = mul i16 %B_V_load_51, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_51"/></StgValue>
</operation>

<operation id="1110" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="12">
<![CDATA[
.split36.52:2 %B_V_load_52 = load i12 %B_V_addr_52

]]></Node>
<StgValue><ssdm name="B_V_load_52"/></StgValue>
</operation>

<operation id="1111" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.52:3 %mul_ln885_52 = mul i16 %B_V_load_52, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_52"/></StgValue>
</operation>

<operation id="1112" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="12">
<![CDATA[
.split36.53:2 %B_V_load_53 = load i12 %B_V_addr_53

]]></Node>
<StgValue><ssdm name="B_V_load_53"/></StgValue>
</operation>

<operation id="1113" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.53:3 %mul_ln885_53 = mul i16 %B_V_load_53, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_53"/></StgValue>
</operation>

<operation id="1114" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="12">
<![CDATA[
.split36.54:2 %B_V_load_54 = load i12 %B_V_addr_54

]]></Node>
<StgValue><ssdm name="B_V_load_54"/></StgValue>
</operation>

<operation id="1115" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="12">
<![CDATA[
.split36.55:2 %B_V_load_55 = load i12 %B_V_addr_55

]]></Node>
<StgValue><ssdm name="B_V_load_55"/></StgValue>
</operation>

<operation id="1116" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:19 %store_ln885 = store i16 %temp_sum_V_47, i16 %temp_sum_V_47_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:20 %store_ln885 = store i16 %temp_sum_V_46, i16 %temp_sum_V_46_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1118" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:154 %or_ln82_47 = or i12 %tmp_5, i12 48

]]></Node>
<StgValue><ssdm name="or_ln82_47"/></StgValue>
</operation>

<operation id="1119" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:155 %tmp_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_47

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1120" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:156 %C_V_addr_48 = getelementptr i16 %C_V, i32 0, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="C_V_addr_48"/></StgValue>
</operation>

<operation id="1121" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:157 %or_ln82_48 = or i12 %tmp_5, i12 49

]]></Node>
<StgValue><ssdm name="or_ln82_48"/></StgValue>
</operation>

<operation id="1122" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:158 %tmp_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_48

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1123" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:159 %C_V_addr_49 = getelementptr i16 %C_V, i32 0, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="C_V_addr_49"/></StgValue>
</operation>

<operation id="1124" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:377 %or_ln232_55 = or i12 %tmp_67, i12 56

]]></Node>
<StgValue><ssdm name="or_ln232_55"/></StgValue>
</operation>

<operation id="1125" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:378 %tmp_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_55

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1126" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:379 %B_V_addr_56 = getelementptr i16 %B_V, i32 0, i32 %tmp_123

]]></Node>
<StgValue><ssdm name="B_V_addr_56"/></StgValue>
</operation>

<operation id="1127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:380 %or_ln232_56 = or i12 %tmp_67, i12 57

]]></Node>
<StgValue><ssdm name="or_ln232_56"/></StgValue>
</operation>

<operation id="1128" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:381 %tmp_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_56

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1129" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:382 %B_V_addr_57 = getelementptr i16 %B_V, i32 0, i32 %tmp_124

]]></Node>
<StgValue><ssdm name="B_V_addr_57"/></StgValue>
</operation>

<operation id="1130" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.48:4 %temp_sum_V_48 = add i16 %mul_ln885_48, i16 %select_ln79_48

]]></Node>
<StgValue><ssdm name="temp_sum_V_48"/></StgValue>
</operation>

<operation id="1131" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_48, i12 %C_V_addr_48

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1132" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.49

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1133" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.49:4 %temp_sum_V_49 = add i16 %mul_ln885_49, i16 %select_ln79_49

]]></Node>
<StgValue><ssdm name="temp_sum_V_49"/></StgValue>
</operation>

<operation id="1134" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_49, i12 %C_V_addr_49

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1135" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.50

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16">
<![CDATA[
.split36.50:0 %temp_sum_V_50_1_load = load i16 %temp_sum_V_50_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_50_1_load"/></StgValue>
</operation>

<operation id="1137" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.50:1 %select_ln79_50 = select i1 %cmp59, i16 0, i16 %temp_sum_V_50_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_50"/></StgValue>
</operation>

<operation id="1138" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.50:3 %mul_ln885_50 = mul i16 %B_V_load_50, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_50"/></StgValue>
</operation>

<operation id="1139" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.50:4 %temp_sum_V_50 = add i16 %mul_ln885_50, i16 %select_ln79_50

]]></Node>
<StgValue><ssdm name="temp_sum_V_50"/></StgValue>
</operation>

<operation id="1140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16">
<![CDATA[
.split36.51:0 %temp_sum_V_51_1_load = load i16 %temp_sum_V_51_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_51_1_load"/></StgValue>
</operation>

<operation id="1141" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.51:1 %select_ln79_51 = select i1 %cmp59, i16 0, i16 %temp_sum_V_51_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_51"/></StgValue>
</operation>

<operation id="1142" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.51:3 %mul_ln885_51 = mul i16 %B_V_load_51, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_51"/></StgValue>
</operation>

<operation id="1143" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.51:4 %temp_sum_V_51 = add i16 %mul_ln885_51, i16 %select_ln79_51

]]></Node>
<StgValue><ssdm name="temp_sum_V_51"/></StgValue>
</operation>

<operation id="1144" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.52:3 %mul_ln885_52 = mul i16 %B_V_load_52, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_52"/></StgValue>
</operation>

<operation id="1145" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.53:3 %mul_ln885_53 = mul i16 %B_V_load_53, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_53"/></StgValue>
</operation>

<operation id="1146" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="12">
<![CDATA[
.split36.54:2 %B_V_load_54 = load i12 %B_V_addr_54

]]></Node>
<StgValue><ssdm name="B_V_load_54"/></StgValue>
</operation>

<operation id="1147" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.54:3 %mul_ln885_54 = mul i16 %B_V_load_54, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_54"/></StgValue>
</operation>

<operation id="1148" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="12">
<![CDATA[
.split36.55:2 %B_V_load_55 = load i12 %B_V_addr_55

]]></Node>
<StgValue><ssdm name="B_V_load_55"/></StgValue>
</operation>

<operation id="1149" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.55:3 %mul_ln885_55 = mul i16 %B_V_load_55, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_55"/></StgValue>
</operation>

<operation id="1150" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="12">
<![CDATA[
.split36.56:2 %B_V_load_56 = load i12 %B_V_addr_56

]]></Node>
<StgValue><ssdm name="B_V_load_56"/></StgValue>
</operation>

<operation id="1151" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="12">
<![CDATA[
.split36.57:2 %B_V_load_57 = load i12 %B_V_addr_57

]]></Node>
<StgValue><ssdm name="B_V_load_57"/></StgValue>
</operation>

<operation id="1152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:17 %store_ln885 = store i16 %temp_sum_V_49, i16 %temp_sum_V_49_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:18 %store_ln885 = store i16 %temp_sum_V_48, i16 %temp_sum_V_48_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1154" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:160 %or_ln82_49 = or i12 %tmp_5, i12 50

]]></Node>
<StgValue><ssdm name="or_ln82_49"/></StgValue>
</operation>

<operation id="1155" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:161 %tmp_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_49

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1156" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:162 %C_V_addr_50 = getelementptr i16 %C_V, i32 0, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="C_V_addr_50"/></StgValue>
</operation>

<operation id="1157" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:163 %or_ln82_50 = or i12 %tmp_5, i12 51

]]></Node>
<StgValue><ssdm name="or_ln82_50"/></StgValue>
</operation>

<operation id="1158" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:164 %tmp_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_50

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1159" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:165 %C_V_addr_51 = getelementptr i16 %C_V, i32 0, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="C_V_addr_51"/></StgValue>
</operation>

<operation id="1160" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:383 %or_ln232_57 = or i12 %tmp_67, i12 58

]]></Node>
<StgValue><ssdm name="or_ln232_57"/></StgValue>
</operation>

<operation id="1161" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:384 %tmp_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_57

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1162" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:385 %B_V_addr_58 = getelementptr i16 %B_V, i32 0, i32 %tmp_125

]]></Node>
<StgValue><ssdm name="B_V_addr_58"/></StgValue>
</operation>

<operation id="1163" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:386 %or_ln232_58 = or i12 %tmp_67, i12 59

]]></Node>
<StgValue><ssdm name="or_ln232_58"/></StgValue>
</operation>

<operation id="1164" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:387 %tmp_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_58

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:388 %B_V_addr_59 = getelementptr i16 %B_V, i32 0, i32 %tmp_126

]]></Node>
<StgValue><ssdm name="B_V_addr_59"/></StgValue>
</operation>

<operation id="1166" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.50:4 %temp_sum_V_50 = add i16 %mul_ln885_50, i16 %select_ln79_50

]]></Node>
<StgValue><ssdm name="temp_sum_V_50"/></StgValue>
</operation>

<operation id="1167" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_50, i12 %C_V_addr_50

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1168" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.51

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1169" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.51:4 %temp_sum_V_51 = add i16 %mul_ln885_51, i16 %select_ln79_51

]]></Node>
<StgValue><ssdm name="temp_sum_V_51"/></StgValue>
</operation>

<operation id="1170" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_51, i12 %C_V_addr_51

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1171" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.52

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1172" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16">
<![CDATA[
.split36.52:0 %temp_sum_V_52_1_load = load i16 %temp_sum_V_52_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_52_1_load"/></StgValue>
</operation>

<operation id="1173" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.52:1 %select_ln79_52 = select i1 %cmp59, i16 0, i16 %temp_sum_V_52_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_52"/></StgValue>
</operation>

<operation id="1174" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.52:3 %mul_ln885_52 = mul i16 %B_V_load_52, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_52"/></StgValue>
</operation>

<operation id="1175" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.52:4 %temp_sum_V_52 = add i16 %mul_ln885_52, i16 %select_ln79_52

]]></Node>
<StgValue><ssdm name="temp_sum_V_52"/></StgValue>
</operation>

<operation id="1176" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16">
<![CDATA[
.split36.53:0 %temp_sum_V_53_1_load = load i16 %temp_sum_V_53_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_53_1_load"/></StgValue>
</operation>

<operation id="1177" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.53:1 %select_ln79_53 = select i1 %cmp59, i16 0, i16 %temp_sum_V_53_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_53"/></StgValue>
</operation>

<operation id="1178" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.53:3 %mul_ln885_53 = mul i16 %B_V_load_53, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_53"/></StgValue>
</operation>

<operation id="1179" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.53:4 %temp_sum_V_53 = add i16 %mul_ln885_53, i16 %select_ln79_53

]]></Node>
<StgValue><ssdm name="temp_sum_V_53"/></StgValue>
</operation>

<operation id="1180" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.54:3 %mul_ln885_54 = mul i16 %B_V_load_54, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_54"/></StgValue>
</operation>

<operation id="1181" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.55:3 %mul_ln885_55 = mul i16 %B_V_load_55, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_55"/></StgValue>
</operation>

<operation id="1182" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="12">
<![CDATA[
.split36.56:2 %B_V_load_56 = load i12 %B_V_addr_56

]]></Node>
<StgValue><ssdm name="B_V_load_56"/></StgValue>
</operation>

<operation id="1183" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.56:3 %mul_ln885_56 = mul i16 %B_V_load_56, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_56"/></StgValue>
</operation>

<operation id="1184" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="12">
<![CDATA[
.split36.57:2 %B_V_load_57 = load i12 %B_V_addr_57

]]></Node>
<StgValue><ssdm name="B_V_load_57"/></StgValue>
</operation>

<operation id="1185" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.57:3 %mul_ln885_57 = mul i16 %B_V_load_57, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_57"/></StgValue>
</operation>

<operation id="1186" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="12">
<![CDATA[
.split36.58:2 %B_V_load_58 = load i12 %B_V_addr_58

]]></Node>
<StgValue><ssdm name="B_V_load_58"/></StgValue>
</operation>

<operation id="1187" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="12">
<![CDATA[
.split36.59:2 %B_V_load_59 = load i12 %B_V_addr_59

]]></Node>
<StgValue><ssdm name="B_V_load_59"/></StgValue>
</operation>

<operation id="1188" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:15 %store_ln885 = store i16 %temp_sum_V_51, i16 %temp_sum_V_51_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1189" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:16 %store_ln885 = store i16 %temp_sum_V_50, i16 %temp_sum_V_50_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1190" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:166 %or_ln82_51 = or i12 %tmp_5, i12 52

]]></Node>
<StgValue><ssdm name="or_ln82_51"/></StgValue>
</operation>

<operation id="1191" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:167 %tmp_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_51

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1192" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:168 %C_V_addr_52 = getelementptr i16 %C_V, i32 0, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="C_V_addr_52"/></StgValue>
</operation>

<operation id="1193" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:169 %or_ln82_52 = or i12 %tmp_5, i12 53

]]></Node>
<StgValue><ssdm name="or_ln82_52"/></StgValue>
</operation>

<operation id="1194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:170 %tmp_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_52

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:171 %C_V_addr_53 = getelementptr i16 %C_V, i32 0, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="C_V_addr_53"/></StgValue>
</operation>

<operation id="1196" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:389 %or_ln232_59 = or i12 %tmp_67, i12 60

]]></Node>
<StgValue><ssdm name="or_ln232_59"/></StgValue>
</operation>

<operation id="1197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:390 %tmp_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_59

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:391 %B_V_addr_60 = getelementptr i16 %B_V, i32 0, i32 %tmp_127

]]></Node>
<StgValue><ssdm name="B_V_addr_60"/></StgValue>
</operation>

<operation id="1199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:392 %or_ln232_60 = or i12 %tmp_67, i12 61

]]></Node>
<StgValue><ssdm name="or_ln232_60"/></StgValue>
</operation>

<operation id="1200" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:393 %tmp_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_60

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:394 %B_V_addr_61 = getelementptr i16 %B_V, i32 0, i32 %tmp_128

]]></Node>
<StgValue><ssdm name="B_V_addr_61"/></StgValue>
</operation>

<operation id="1202" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.52:4 %temp_sum_V_52 = add i16 %mul_ln885_52, i16 %select_ln79_52

]]></Node>
<StgValue><ssdm name="temp_sum_V_52"/></StgValue>
</operation>

<operation id="1203" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_52, i12 %C_V_addr_52

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.53

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1205" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.53:4 %temp_sum_V_53 = add i16 %mul_ln885_53, i16 %select_ln79_53

]]></Node>
<StgValue><ssdm name="temp_sum_V_53"/></StgValue>
</operation>

<operation id="1206" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_53, i12 %C_V_addr_53

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.54

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16">
<![CDATA[
.split36.54:0 %temp_sum_V_54_1_load = load i16 %temp_sum_V_54_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_54_1_load"/></StgValue>
</operation>

<operation id="1209" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.54:1 %select_ln79_54 = select i1 %cmp59, i16 0, i16 %temp_sum_V_54_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_54"/></StgValue>
</operation>

<operation id="1210" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.54:3 %mul_ln885_54 = mul i16 %B_V_load_54, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_54"/></StgValue>
</operation>

<operation id="1211" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.54:4 %temp_sum_V_54 = add i16 %mul_ln885_54, i16 %select_ln79_54

]]></Node>
<StgValue><ssdm name="temp_sum_V_54"/></StgValue>
</operation>

<operation id="1212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16">
<![CDATA[
.split36.55:0 %temp_sum_V_55_1_load = load i16 %temp_sum_V_55_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_55_1_load"/></StgValue>
</operation>

<operation id="1213" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.55:1 %select_ln79_55 = select i1 %cmp59, i16 0, i16 %temp_sum_V_55_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_55"/></StgValue>
</operation>

<operation id="1214" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.55:3 %mul_ln885_55 = mul i16 %B_V_load_55, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_55"/></StgValue>
</operation>

<operation id="1215" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.55:4 %temp_sum_V_55 = add i16 %mul_ln885_55, i16 %select_ln79_55

]]></Node>
<StgValue><ssdm name="temp_sum_V_55"/></StgValue>
</operation>

<operation id="1216" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.56:3 %mul_ln885_56 = mul i16 %B_V_load_56, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_56"/></StgValue>
</operation>

<operation id="1217" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.57:3 %mul_ln885_57 = mul i16 %B_V_load_57, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_57"/></StgValue>
</operation>

<operation id="1218" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="12">
<![CDATA[
.split36.58:2 %B_V_load_58 = load i12 %B_V_addr_58

]]></Node>
<StgValue><ssdm name="B_V_load_58"/></StgValue>
</operation>

<operation id="1219" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.58:3 %mul_ln885_58 = mul i16 %B_V_load_58, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_58"/></StgValue>
</operation>

<operation id="1220" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="12">
<![CDATA[
.split36.59:2 %B_V_load_59 = load i12 %B_V_addr_59

]]></Node>
<StgValue><ssdm name="B_V_load_59"/></StgValue>
</operation>

<operation id="1221" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.59:3 %mul_ln885_59 = mul i16 %B_V_load_59, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_59"/></StgValue>
</operation>

<operation id="1222" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="12">
<![CDATA[
.split36.60:2 %B_V_load_60 = load i12 %B_V_addr_60

]]></Node>
<StgValue><ssdm name="B_V_load_60"/></StgValue>
</operation>

<operation id="1223" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="12">
<![CDATA[
.split36.61:2 %B_V_load_61 = load i12 %B_V_addr_61

]]></Node>
<StgValue><ssdm name="B_V_load_61"/></StgValue>
</operation>

<operation id="1224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:13 %store_ln885 = store i16 %temp_sum_V_53, i16 %temp_sum_V_53_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1225" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:14 %store_ln885 = store i16 %temp_sum_V_52, i16 %temp_sum_V_52_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1226" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:172 %or_ln82_53 = or i12 %tmp_5, i12 54

]]></Node>
<StgValue><ssdm name="or_ln82_53"/></StgValue>
</operation>

<operation id="1227" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:173 %tmp_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_53

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:174 %C_V_addr_54 = getelementptr i16 %C_V, i32 0, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="C_V_addr_54"/></StgValue>
</operation>

<operation id="1229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:175 %or_ln82_54 = or i12 %tmp_5, i12 55

]]></Node>
<StgValue><ssdm name="or_ln82_54"/></StgValue>
</operation>

<operation id="1230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:176 %tmp_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_54

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:177 %C_V_addr_55 = getelementptr i16 %C_V, i32 0, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="C_V_addr_55"/></StgValue>
</operation>

<operation id="1232" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:395 %or_ln232_61 = or i12 %tmp_67, i12 62

]]></Node>
<StgValue><ssdm name="or_ln232_61"/></StgValue>
</operation>

<operation id="1233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:396 %tmp_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_61

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:397 %B_V_addr_62 = getelementptr i16 %B_V, i32 0, i32 %tmp_129

]]></Node>
<StgValue><ssdm name="B_V_addr_62"/></StgValue>
</operation>

<operation id="1235" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:398 %or_ln232_62 = or i12 %tmp_67, i12 63

]]></Node>
<StgValue><ssdm name="or_ln232_62"/></StgValue>
</operation>

<operation id="1236" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:399 %tmp_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_62

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1237" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:400 %B_V_addr_63 = getelementptr i16 %B_V, i32 0, i32 %tmp_130

]]></Node>
<StgValue><ssdm name="B_V_addr_63"/></StgValue>
</operation>

<operation id="1238" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.54:4 %temp_sum_V_54 = add i16 %mul_ln885_54, i16 %select_ln79_54

]]></Node>
<StgValue><ssdm name="temp_sum_V_54"/></StgValue>
</operation>

<operation id="1239" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_54, i12 %C_V_addr_54

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1240" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.55

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1241" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.55:4 %temp_sum_V_55 = add i16 %mul_ln885_55, i16 %select_ln79_55

]]></Node>
<StgValue><ssdm name="temp_sum_V_55"/></StgValue>
</operation>

<operation id="1242" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_55, i12 %C_V_addr_55

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1243" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.56

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1244" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16">
<![CDATA[
.split36.56:0 %temp_sum_V_56_1_load = load i16 %temp_sum_V_56_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_56_1_load"/></StgValue>
</operation>

<operation id="1245" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.56:1 %select_ln79_56 = select i1 %cmp59, i16 0, i16 %temp_sum_V_56_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_56"/></StgValue>
</operation>

<operation id="1246" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.56:3 %mul_ln885_56 = mul i16 %B_V_load_56, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_56"/></StgValue>
</operation>

<operation id="1247" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.56:4 %temp_sum_V_56 = add i16 %mul_ln885_56, i16 %select_ln79_56

]]></Node>
<StgValue><ssdm name="temp_sum_V_56"/></StgValue>
</operation>

<operation id="1248" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16">
<![CDATA[
.split36.57:0 %temp_sum_V_57_1_load = load i16 %temp_sum_V_57_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_57_1_load"/></StgValue>
</operation>

<operation id="1249" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.57:1 %select_ln79_57 = select i1 %cmp59, i16 0, i16 %temp_sum_V_57_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_57"/></StgValue>
</operation>

<operation id="1250" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.57:3 %mul_ln885_57 = mul i16 %B_V_load_57, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_57"/></StgValue>
</operation>

<operation id="1251" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.57:4 %temp_sum_V_57 = add i16 %mul_ln885_57, i16 %select_ln79_57

]]></Node>
<StgValue><ssdm name="temp_sum_V_57"/></StgValue>
</operation>

<operation id="1252" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.58:3 %mul_ln885_58 = mul i16 %B_V_load_58, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_58"/></StgValue>
</operation>

<operation id="1253" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.59:3 %mul_ln885_59 = mul i16 %B_V_load_59, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_59"/></StgValue>
</operation>

<operation id="1254" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="12">
<![CDATA[
.split36.60:2 %B_V_load_60 = load i12 %B_V_addr_60

]]></Node>
<StgValue><ssdm name="B_V_load_60"/></StgValue>
</operation>

<operation id="1255" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.60:3 %mul_ln885_60 = mul i16 %B_V_load_60, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_60"/></StgValue>
</operation>

<operation id="1256" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="12">
<![CDATA[
.split36.61:2 %B_V_load_61 = load i12 %B_V_addr_61

]]></Node>
<StgValue><ssdm name="B_V_load_61"/></StgValue>
</operation>

<operation id="1257" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.61:3 %mul_ln885_61 = mul i16 %B_V_load_61, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_61"/></StgValue>
</operation>

<operation id="1258" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="12">
<![CDATA[
.split36.62:2 %B_V_load_62 = load i12 %B_V_addr_62

]]></Node>
<StgValue><ssdm name="B_V_load_62"/></StgValue>
</operation>

<operation id="1259" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="12">
<![CDATA[
.split36.63:2 %B_V_load_63 = load i12 %B_V_addr_63

]]></Node>
<StgValue><ssdm name="B_V_load_63"/></StgValue>
</operation>

<operation id="1260" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:11 %store_ln885 = store i16 %temp_sum_V_55, i16 %temp_sum_V_55_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:12 %store_ln885 = store i16 %temp_sum_V_54, i16 %temp_sum_V_54_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1262" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:178 %or_ln82_55 = or i12 %tmp_5, i12 56

]]></Node>
<StgValue><ssdm name="or_ln82_55"/></StgValue>
</operation>

<operation id="1263" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:179 %tmp_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_55

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1264" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:180 %C_V_addr_56 = getelementptr i16 %C_V, i32 0, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="C_V_addr_56"/></StgValue>
</operation>

<operation id="1265" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:181 %or_ln82_56 = or i12 %tmp_5, i12 57

]]></Node>
<StgValue><ssdm name="or_ln82_56"/></StgValue>
</operation>

<operation id="1266" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:182 %tmp_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_56

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1267" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:183 %C_V_addr_57 = getelementptr i16 %C_V, i32 0, i32 %tmp_59

]]></Node>
<StgValue><ssdm name="C_V_addr_57"/></StgValue>
</operation>

<operation id="1268" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.56:4 %temp_sum_V_56 = add i16 %mul_ln885_56, i16 %select_ln79_56

]]></Node>
<StgValue><ssdm name="temp_sum_V_56"/></StgValue>
</operation>

<operation id="1269" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_56, i12 %C_V_addr_56

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1270" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.57

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1271" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.57:4 %temp_sum_V_57 = add i16 %mul_ln885_57, i16 %select_ln79_57

]]></Node>
<StgValue><ssdm name="temp_sum_V_57"/></StgValue>
</operation>

<operation id="1272" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_57, i12 %C_V_addr_57

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1273" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.58

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1274" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16">
<![CDATA[
.split36.58:0 %temp_sum_V_58_1_load = load i16 %temp_sum_V_58_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_58_1_load"/></StgValue>
</operation>

<operation id="1275" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.58:1 %select_ln79_58 = select i1 %cmp59, i16 0, i16 %temp_sum_V_58_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_58"/></StgValue>
</operation>

<operation id="1276" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.58:3 %mul_ln885_58 = mul i16 %B_V_load_58, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_58"/></StgValue>
</operation>

<operation id="1277" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.58:4 %temp_sum_V_58 = add i16 %mul_ln885_58, i16 %select_ln79_58

]]></Node>
<StgValue><ssdm name="temp_sum_V_58"/></StgValue>
</operation>

<operation id="1278" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16">
<![CDATA[
.split36.59:0 %temp_sum_V_59_1_load = load i16 %temp_sum_V_59_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_59_1_load"/></StgValue>
</operation>

<operation id="1279" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.59:1 %select_ln79_59 = select i1 %cmp59, i16 0, i16 %temp_sum_V_59_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_59"/></StgValue>
</operation>

<operation id="1280" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.59:3 %mul_ln885_59 = mul i16 %B_V_load_59, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_59"/></StgValue>
</operation>

<operation id="1281" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.59:4 %temp_sum_V_59 = add i16 %mul_ln885_59, i16 %select_ln79_59

]]></Node>
<StgValue><ssdm name="temp_sum_V_59"/></StgValue>
</operation>

<operation id="1282" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.60:3 %mul_ln885_60 = mul i16 %B_V_load_60, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_60"/></StgValue>
</operation>

<operation id="1283" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.61:3 %mul_ln885_61 = mul i16 %B_V_load_61, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_61"/></StgValue>
</operation>

<operation id="1284" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="12">
<![CDATA[
.split36.62:2 %B_V_load_62 = load i12 %B_V_addr_62

]]></Node>
<StgValue><ssdm name="B_V_load_62"/></StgValue>
</operation>

<operation id="1285" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.62:3 %mul_ln885_62 = mul i16 %B_V_load_62, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_62"/></StgValue>
</operation>

<operation id="1286" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="12">
<![CDATA[
.split36.63:2 %B_V_load_63 = load i12 %B_V_addr_63

]]></Node>
<StgValue><ssdm name="B_V_load_63"/></StgValue>
</operation>

<operation id="1287" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.63:3 %mul_ln885_63 = mul i16 %B_V_load_63, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_63"/></StgValue>
</operation>

<operation id="1288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:9 %store_ln885 = store i16 %temp_sum_V_57, i16 %temp_sum_V_57_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:10 %store_ln885 = store i16 %temp_sum_V_56, i16 %temp_sum_V_56_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:184 %or_ln82_57 = or i12 %tmp_5, i12 58

]]></Node>
<StgValue><ssdm name="or_ln82_57"/></StgValue>
</operation>

<operation id="1291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:185 %tmp_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_57

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:186 %C_V_addr_58 = getelementptr i16 %C_V, i32 0, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="C_V_addr_58"/></StgValue>
</operation>

<operation id="1293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:187 %or_ln82_58 = or i12 %tmp_5, i12 59

]]></Node>
<StgValue><ssdm name="or_ln82_58"/></StgValue>
</operation>

<operation id="1294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:188 %tmp_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_58

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:189 %C_V_addr_59 = getelementptr i16 %C_V, i32 0, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="C_V_addr_59"/></StgValue>
</operation>

<operation id="1296" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.58:4 %temp_sum_V_58 = add i16 %mul_ln885_58, i16 %select_ln79_58

]]></Node>
<StgValue><ssdm name="temp_sum_V_58"/></StgValue>
</operation>

<operation id="1297" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_58, i12 %C_V_addr_58

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.59

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1299" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.59:4 %temp_sum_V_59 = add i16 %mul_ln885_59, i16 %select_ln79_59

]]></Node>
<StgValue><ssdm name="temp_sum_V_59"/></StgValue>
</operation>

<operation id="1300" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_59, i12 %C_V_addr_59

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.60

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16">
<![CDATA[
.split36.60:0 %temp_sum_V_60_1_load = load i16 %temp_sum_V_60_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_60_1_load"/></StgValue>
</operation>

<operation id="1303" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.60:1 %select_ln79_60 = select i1 %cmp59, i16 0, i16 %temp_sum_V_60_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_60"/></StgValue>
</operation>

<operation id="1304" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.60:3 %mul_ln885_60 = mul i16 %B_V_load_60, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_60"/></StgValue>
</operation>

<operation id="1305" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.60:4 %temp_sum_V_60 = add i16 %mul_ln885_60, i16 %select_ln79_60

]]></Node>
<StgValue><ssdm name="temp_sum_V_60"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16">
<![CDATA[
.split36.61:0 %temp_sum_V_61_1_load = load i16 %temp_sum_V_61_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_61_1_load"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.61:1 %select_ln79_61 = select i1 %cmp59, i16 0, i16 %temp_sum_V_61_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_61"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.61:3 %mul_ln885_61 = mul i16 %B_V_load_61, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_61"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.61:4 %temp_sum_V_61 = add i16 %mul_ln885_61, i16 %select_ln79_61

]]></Node>
<StgValue><ssdm name="temp_sum_V_61"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.62:3 %mul_ln885_62 = mul i16 %B_V_load_62, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_62"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.63:3 %mul_ln885_63 = mul i16 %B_V_load_63, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_63"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:7 %store_ln885 = store i16 %temp_sum_V_59, i16 %temp_sum_V_59_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:8 %store_ln885 = store i16 %temp_sum_V_58, i16 %temp_sum_V_58_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1314" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:190 %or_ln82_59 = or i12 %tmp_5, i12 60

]]></Node>
<StgValue><ssdm name="or_ln82_59"/></StgValue>
</operation>

<operation id="1315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:191 %tmp_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_59

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1316" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:192 %C_V_addr_60 = getelementptr i16 %C_V, i32 0, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="C_V_addr_60"/></StgValue>
</operation>

<operation id="1317" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:193 %or_ln82_60 = or i12 %tmp_5, i12 61

]]></Node>
<StgValue><ssdm name="or_ln82_60"/></StgValue>
</operation>

<operation id="1318" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:194 %tmp_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_60

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1319" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:195 %C_V_addr_61 = getelementptr i16 %C_V, i32 0, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="C_V_addr_61"/></StgValue>
</operation>

<operation id="1320" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.60:4 %temp_sum_V_60 = add i16 %mul_ln885_60, i16 %select_ln79_60

]]></Node>
<StgValue><ssdm name="temp_sum_V_60"/></StgValue>
</operation>

<operation id="1321" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_60, i12 %C_V_addr_60

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.61

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1323" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.61:4 %temp_sum_V_61 = add i16 %mul_ln885_61, i16 %select_ln79_61

]]></Node>
<StgValue><ssdm name="temp_sum_V_61"/></StgValue>
</operation>

<operation id="1324" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_61, i12 %C_V_addr_61

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1325" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.62

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16">
<![CDATA[
.split36.62:0 %temp_sum_V_62_1_load = load i16 %temp_sum_V_62_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_62_1_load"/></StgValue>
</operation>

<operation id="1327" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.62:1 %select_ln79_62 = select i1 %cmp59, i16 0, i16 %temp_sum_V_62_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_62"/></StgValue>
</operation>

<operation id="1328" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.62:3 %mul_ln885_62 = mul i16 %B_V_load_62, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_62"/></StgValue>
</operation>

<operation id="1329" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.62:4 %temp_sum_V_62 = add i16 %mul_ln885_62, i16 %select_ln79_62

]]></Node>
<StgValue><ssdm name="temp_sum_V_62"/></StgValue>
</operation>

<operation id="1330" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16">
<![CDATA[
.split36.63:0 %temp_sum_V_63_1_load = load i16 %temp_sum_V_63_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_63_1_load"/></StgValue>
</operation>

<operation id="1331" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.63:1 %select_ln79_63 = select i1 %cmp59, i16 0, i16 %temp_sum_V_63_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_63"/></StgValue>
</operation>

<operation id="1332" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.63:3 %mul_ln885_63 = mul i16 %B_V_load_63, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_63"/></StgValue>
</operation>

<operation id="1333" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.63:4 %temp_sum_V_63 = add i16 %mul_ln885_63, i16 %select_ln79_63

]]></Node>
<StgValue><ssdm name="temp_sum_V_63"/></StgValue>
</operation>

<operation id="1334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:5 %store_ln885 = store i16 %temp_sum_V_61, i16 %temp_sum_V_61_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:6 %store_ln885 = store i16 %temp_sum_V_60, i16 %temp_sum_V_60_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1336" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nopart1_nopart2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1337" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1338" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:196 %or_ln82_61 = or i12 %tmp_5, i12 62

]]></Node>
<StgValue><ssdm name="or_ln82_61"/></StgValue>
</operation>

<operation id="1339" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:197 %tmp_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_61

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1340" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:198 %C_V_addr_62 = getelementptr i16 %C_V, i32 0, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="C_V_addr_62"/></StgValue>
</operation>

<operation id="1341" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:199 %or_ln82_62 = or i12 %tmp_5, i12 63

]]></Node>
<StgValue><ssdm name="or_ln82_62"/></StgValue>
</operation>

<operation id="1342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.preheader:200 %tmp_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1343" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:201 %C_V_addr_63 = getelementptr i16 %C_V, i32 0, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="C_V_addr_63"/></StgValue>
</operation>

<operation id="1344" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:202 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1345" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:203 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="1346" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.62:4 %temp_sum_V_62 = add i16 %mul_ln885_62, i16 %select_ln79_62

]]></Node>
<StgValue><ssdm name="temp_sum_V_62"/></StgValue>
</operation>

<operation id="1347" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_62, i12 %C_V_addr_62

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.63

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1349" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.63:4 %temp_sum_V_63 = add i16 %mul_ln885_63, i16 %select_ln79_63

]]></Node>
<StgValue><ssdm name="temp_sum_V_63"/></StgValue>
</operation>

<operation id="1350" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_63, i12 %C_V_addr_63

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1351" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %._crit_edge.63

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1352" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:3 %store_ln885 = store i16 %temp_sum_V_63, i16 %temp_sum_V_63_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1353" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.63:4 %store_ln885 = store i16 %temp_sum_V_62, i16 %temp_sum_V_62_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="1354" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.63:68 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
