	component niosII is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			epcs_dclk                         : out   std_logic;                                        -- dclk
			epcs_sce                          : out   std_logic;                                        -- sce
			epcs_sdo                          : out   std_logic;                                        -- sdo
			epcs_data0                        : in    std_logic                     := 'X';             -- data0
			io_pio1_external_interface_export : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			nios_pwm_der_export               : out   std_logic_vector(7 downto 0);                     -- export
			nios_pwm_izq_export               : out   std_logic_vector(7 downto 0);                     -- export
			port_gpio_0_export                : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			port_keys_export                  : out   std_logic_vector(7 downto 0);                     -- export
			port_led_export                   : out   std_logic_vector(7 downto 0);                     -- export
			ram_clk_clk                       : out   std_logic;                                        -- clk
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                        : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                          : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                       : out   std_logic;                                        -- cas_n
			sdram_cke                         : out   std_logic;                                        -- cke
			sdram_cs_n                        : out   std_logic;                                        -- cs_n
			sdram_dq                          : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                         : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                       : out   std_logic;                                        -- ras_n
			sdram_we_n                        : out   std_logic;                                        -- we_n
			uart_rxd                          : in    std_logic                     := 'X';             -- rxd
			uart_txd                          : out   std_logic;                                        -- txd
			uart_2_rxd                        : in    std_logic                     := 'X';             -- rxd
			uart_2_txd                        : out   std_logic                                         -- txd
		);
	end component niosII;

