m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/fpga/fpga_study_code/fpga/flip_flop/pro/simulation/modelsim
T_opt
!s110 1592744789
VE:n9Qc>anUJS]zIULkAfX2
04 17 4 work flip_flop_vlg_tst fast 0
=1-8c1645fbce02-5eef5b55-1c4-282c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vflip_flop
Z1 !s110 1592744786
!i10b 1
!s100 DhY2mbFL5BcX:WXgle^n13
I0FBdD2nMPHIKGla<>M<bJ0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1592744724
8D:/fpga/fpga_study_code/fpga/flip_flop/rtl/flip_flop.v
FD:/fpga/fpga_study_code/fpga/flip_flop/rtl/flip_flop.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1592744786.717000
!s107 D:/fpga/fpga_study_code/fpga/flip_flop/rtl/flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga/fpga_study_code/fpga/flip_flop/rtl|D:/fpga/fpga_study_code/fpga/flip_flop/rtl/flip_flop.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/fpga/fpga_study_code/fpga/flip_flop/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vflip_flop_vlg_tst
R1
!i10b 1
!s100 0^^];61l^nPcDe]43NCL40
IN9KoIAVM9SaDhYAI:WRa90
R2
R0
w1592744480
8D:/fpga/fpga_study_code/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt
FD:/fpga/fpga_study_code/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt
L0 28
R3
r1
!s85 0
31
!s108 1592744786.842000
!s107 D:/fpga/fpga_study_code/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga/fpga_study_code/fpga/flip_flop/pro/simulation/modelsim|D:/fpga/fpga_study_code/fpga/flip_flop/pro/simulation/modelsim/flip_flop.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/fpga/fpga_study_code/fpga/flip_flop/pro/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
