-- PCIE_HIP_FDAS_mm_transparent_0.vhd

-- Generated using ACDS version 21.3 170

library IEEE;
library mm_transparent_10;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity PCIE_HIP_FDAS_mm_transparent_0 is
	port (
		clk              : in  std_logic                     := '0';             -- clock.clk
		reset            : in  std_logic                     := '0';             -- reset.reset
		s0_waitrequest   : out std_logic;                                        --    s0.waitrequest
		s0_readdata      : out std_logic_vector(63 downto 0);                    --      .readdata
		s0_readdatavalid : out std_logic;                                        --      .readdatavalid
		s0_burstcount    : in  std_logic_vector(0 downto 0)  := (others => '0'); --      .burstcount
		s0_writedata     : in  std_logic_vector(63 downto 0) := (others => '0'); --      .writedata
		s0_address       : in  std_logic_vector(21 downto 0) := (others => '0'); --      .address
		s0_write         : in  std_logic                     := '0';             --      .write
		s0_read          : in  std_logic                     := '0';             --      .read
		s0_byteenable    : in  std_logic_vector(7 downto 0)  := (others => '0'); --      .byteenable
		m0_waitrequest   : in  std_logic                     := '0';             --    m0.waitrequest
		m0_readdata      : in  std_logic_vector(63 downto 0) := (others => '0'); --      .readdata
		m0_readdatavalid : in  std_logic                     := '0';             --      .readdatavalid
		m0_burstcount    : out std_logic_vector(0 downto 0);                     --      .burstcount
		m0_writedata     : out std_logic_vector(63 downto 0);                    --      .writedata
		m0_address       : out std_logic_vector(21 downto 0);                    --      .address
		m0_write         : out std_logic;                                        --      .write
		m0_read          : out std_logic;                                        --      .read
		m0_byteenable    : out std_logic_vector(7 downto 0)                      --      .byteenable
	);
end entity PCIE_HIP_FDAS_mm_transparent_0;

architecture rtl of PCIE_HIP_FDAS_mm_transparent_0 is
	component mm_transparent_cmp is
		generic (
			DATA_WIDTH       : integer := 32;
			BYTE_SIZE        : integer := 8;
			ADDRESS_WIDTH    : integer := 20;
			BURSTCOUNT_WIDTH : integer := 4
		);
		port (
			clk              : in  std_logic                                                       := 'X';             -- clk
			reset            : in  std_logic                                                       := 'X';             -- reset
			s0_waitrequest   : out std_logic;                                                                          -- waitrequest
			s0_readdata      : out std_logic_vector((((DATA_WIDTH-1)-0)+1)-1 downto 0);                                -- readdata
			s0_readdatavalid : out std_logic;                                                                          -- readdatavalid
			s0_burstcount    : in  std_logic_vector((((BURSTCOUNT_WIDTH-1)-0)+1)-1 downto 0)       := (others => 'X'); -- burstcount
			s0_writedata     : in  std_logic_vector((((DATA_WIDTH-1)-0)+1)-1 downto 0)             := (others => 'X'); -- writedata
			s0_address       : in  std_logic_vector((((ADDRESS_WIDTH-1)-0)+1)-1 downto 0)          := (others => 'X'); -- address
			s0_write         : in  std_logic                                                       := 'X';             -- write
			s0_read          : in  std_logic                                                       := 'X';             -- read
			s0_byteenable    : in  std_logic_vector(((((DATA_WIDTH/BYTE_SIZE)-1)-0)+1)-1 downto 0) := (others => 'X'); -- byteenable
			m0_waitrequest   : in  std_logic                                                       := 'X';             -- waitrequest
			m0_readdata      : in  std_logic_vector((((DATA_WIDTH-1)-0)+1)-1 downto 0)             := (others => 'X'); -- readdata
			m0_readdatavalid : in  std_logic                                                       := 'X';             -- readdatavalid
			m0_burstcount    : out std_logic_vector((((BURSTCOUNT_WIDTH-1)-0)+1)-1 downto 0);                          -- burstcount
			m0_writedata     : out std_logic_vector((((DATA_WIDTH-1)-0)+1)-1 downto 0);                                -- writedata
			m0_address       : out std_logic_vector((((ADDRESS_WIDTH-1)-0)+1)-1 downto 0);                             -- address
			m0_write         : out std_logic;                                                                          -- write
			m0_read          : out std_logic;                                                                          -- read
			m0_byteenable    : out std_logic_vector(((((DATA_WIDTH/BYTE_SIZE)-1)-0)+1)-1 downto 0)                     -- byteenable
		);
	end component mm_transparent_cmp;

	for mm_transparent_0 : mm_transparent_cmp
		use entity mm_transparent_10.mm_transparent;
begin

	mm_transparent_0 : component mm_transparent_cmp
		generic map (
			DATA_WIDTH       => 64,
			BYTE_SIZE        => 8,
			ADDRESS_WIDTH    => 22,
			BURSTCOUNT_WIDTH => 1
		)
		port map (
			clk              => clk,              -- clock.clk
			reset            => reset,            -- reset.reset
			s0_waitrequest   => s0_waitrequest,   --    s0.waitrequest
			s0_readdata      => s0_readdata,      --      .readdata
			s0_readdatavalid => s0_readdatavalid, --      .readdatavalid
			s0_burstcount    => s0_burstcount,    --      .burstcount
			s0_writedata     => s0_writedata,     --      .writedata
			s0_address       => s0_address,       --      .address
			s0_write         => s0_write,         --      .write
			s0_read          => s0_read,          --      .read
			s0_byteenable    => s0_byteenable,    --      .byteenable
			m0_waitrequest   => m0_waitrequest,   --    m0.waitrequest
			m0_readdata      => m0_readdata,      --      .readdata
			m0_readdatavalid => m0_readdatavalid, --      .readdatavalid
			m0_burstcount    => m0_burstcount,    --      .burstcount
			m0_writedata     => m0_writedata,     --      .writedata
			m0_address       => m0_address,       --      .address
			m0_write         => m0_write,         --      .write
			m0_read          => m0_read,          --      .read
			m0_byteenable    => m0_byteenable     --      .byteenable
		);

end architecture rtl; -- of PCIE_HIP_FDAS_mm_transparent_0
