
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.2 Build EDK_P.28
# Thu Jun 14 12:46:04 2012
# Target Board:  xilinx.com zc702 Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
# PORT LEDs_4Bits_TRI_IO = LEDs_4Bits_TRI_IO, DIR = O, VEC = [3:0]
 PORT PW_LEDS_6BIT_TRI_IO = PW_LEDS_6BIT_TRI_IO, DIR = O, VEC = [5:0]
 PORT POWERLINK_LED_TRI_IO = POWERLINK_LED_TRI_IO, DIR = O, VEC = [1:0]
 PORT axi_powerlink_0_phy0_SMIDat_pin = axi_powerlink_0_phy0_SMIDat, DIR = IO
 PORT axi_powerlink_0_phy0_SMIClk_pin = axi_powerlink_0_phy0_SMIClk, DIR = O
 PORT axi_powerlink_0_phy0_Rst_n_pin = axi_powerlink_0_phy0_Rst_n, DIR = O
 PORT axi_powerlink_0_phy0_link_pin = axi_powerlink_0_phy0_link, DIR = I
 PORT axi_powerlink_0_phyMii0_RxClk_pin = axi_powerlink_0_phyMii0_RxClk, DIR = I
 PORT axi_powerlink_0_phyMii0_RxDat_pin = axi_powerlink_0_phyMii0_RxDat, DIR = I, VEC = [3:0]
 PORT axi_powerlink_0_phyMii0_RxDv_pin = axi_powerlink_0_phyMii0_RxDv, DIR = I
 PORT axi_powerlink_0_phyMii0_RxEr_pin = axi_powerlink_0_phyMii0_RxEr, DIR = I
 PORT axi_powerlink_0_phyMii0_TxClk_pin = axi_powerlink_0_phyMii0_TxClk, DIR = I
 PORT axi_powerlink_0_phyMii0_TxDat_pin = axi_powerlink_0_phyMii0_TxDat, DIR = O, VEC = [3:0]
 PORT axi_powerlink_0_phyMii0_TxEn_pin = axi_powerlink_0_phyMii0_TxEn, DIR = O
 PORT axi_powerlink_0_PHY0_PWRDWN_INT_n_pin = net_vcc, DIR = O
 PORT axi_powerlink_0_PHY1_PWRDWN_INT_n_pin = net_vcc, DIR = O
 PORT axi_powerlink_0_phy1_SMIDat_pin = axi_powerlink_0_phy1_SMIDat, DIR = IO
 PORT axi_powerlink_0_phy1_SMIClk_pin = axi_powerlink_0_phy1_SMIClk, DIR = O
 PORT axi_powerlink_0_phy1_Rst_n_pin = axi_powerlink_0_phy1_Rst_n, DIR = O
 PORT axi_powerlink_0_phy1_link_pin = axi_powerlink_0_phy1_link, DIR = I
 PORT axi_powerlink_0_phyMii1_RxClk_pin = axi_powerlink_0_phyMii1_RxClk, DIR = I
 PORT axi_powerlink_0_phyMii1_RxDat_pin = axi_powerlink_0_phyMii1_RxDat, DIR = I, VEC = [3:0]
 PORT axi_powerlink_0_phyMii1_RxDv_pin = axi_powerlink_0_phyMii1_RxDv, DIR = I
 PORT axi_powerlink_0_phyMii1_RxEr_pin = axi_powerlink_0_phyMii1_RxEr, DIR = I
 PORT axi_powerlink_0_phyMii1_TxClk_pin = axi_powerlink_0_phyMii1_TxClk, DIR = I
 PORT axi_powerlink_0_phyMii1_TxDat_pin = axi_powerlink_0_phyMii1_TxDat, DIR = O, VEC = [3:0]
 PORT axi_powerlink_0_phyMii1_TxEn_pin = axi_powerlink_0_phyMii1_TxEn, DIR = O
 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT Node_Switches_I_pin = Node_Switches_I, DIR = I, VEC = [1:0]


# PORT axi_powerlink_0_phyMii1_TxEr_pin = axi_powerlink_0_phyMii1_TxEr, DIR = O
# PORT axi_powerlink_0_phyMii0_TxEr_pin = axi_powerlink_0_phyMii0_TxEr, DIR = O
BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 1
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 50000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_S_AXI_GP0 = 1
 PARAMETER C_S_AXI_GP0_ENABLE_LOWOCM_DDR = 0
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_S_AXI_HP0_DATA_WIDTH = 32
 PARAMETER C_USE_S_AXI_HP1 = 1
 PARAMETER C_S_AXI_HP1_DATA_WIDTH = 32
 PARAMETER C_USE_S_AXI_HP2 = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = pcp.M_AXI_DC & pcp.M_AXI_IC & axi_powerlink_0.M_AXI_MAC_DMA
 PARAMETER C_EMIO_GPIO_WIDTH = 64
# PARAMETER C_EMIO_GPIO_WIDTH = 64
 BUS_INTERFACE M_AXI_GP0 = axi4lite_0
 BUS_INTERFACE S_AXI_GP0 = axi4lite_mb_0
 BUS_INTERFACE S_AXI_HP0 = axi4_0
 BUS_INTERFACE S_AXI_HP1 = axi4lite_mb_0
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_GP0_ACLK = clk_100_0000MHz
 PORT S_AXI_HP0_ACLK = clk_100_0000MHz
 PORT S_AXI_HP1_ACLK = clk_100_0000MHz
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT IRQ_F2P = axi_powerlink_0_tcp_irq
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_mb_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 32
 PORT INTERCONNECT_ACLK = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_AUX_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_50_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT Aux_Reset_In = processing_system7_0_FCLK_RESET0_N
END

BEGIN microblaze
 PARAMETER INSTANCE = pcp
 PARAMETER HW_VER = 8.40.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_BASE_VECTORS = 0x30000000
 PARAMETER C_ICACHE_BASEADDR = 0x30000000
 PARAMETER C_ICACHE_HIGHADDR = 0x3fffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x30000000
 PARAMETER C_DCACHE_HIGHADDR = 0x3fffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_RESET_MSR = 0x30000000
 BUS_INTERFACE M_AXI_DP = axi4lite_mb_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHz
 PORT INTERRUPT = pcp_INTERRUPT
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT1_FREQ = 50000000
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = RESET
 PORT CLKIN = CLK
 PORT CLKOUT1 = clk_50_0000MHz
END

BEGIN axi_powerlink
 PARAMETER INSTANCE = axi_powerlink_0
 PARAMETER HW_VER = 0.29.a
 PARAMETER C_INSTANCE_ODDR2 = false
 PARAMETER C_IP_CORE_MODE = 5
 PARAMETER C_USE_2ND_PHY = true
 PARAMETER C_NUM_SMI = 2
# PARAMETER C_VETH_ENABLE = TRUE
# PARAMETER C_VETH_RX_PENDING = 3
 PARAMETER C_OBSERVER_ENABLE_USER = true
 PARAMETER C_PACKET_LOCATION = 1
 PARAMETER C_S_AXI_MAC_PKT_BASEADDR = 0x7d600000
 PARAMETER C_S_AXI_MAC_PKT_HIGHADDR = 0x7d60ffff
 PARAMETER C_S_AXI_MAC_REG_RNG0_BASEADDR = 0x75400000
 PARAMETER C_S_AXI_MAC_REG_RNG0_HIGHADDR = 0x7540ffff
 PARAMETER C_S_AXI_MAC_REG_RNG1_BASEADDR = 0x75420000
 PARAMETER C_S_AXI_MAC_REG_RNG1_HIGHADDR = 0x7542ffff
 BUS_INTERFACE S_AXI_MAC_REG = axi4lite_mb_0
 BUS_INTERFACE S_AXI_MAC_PKT = axi4lite_mb_0
 BUS_INTERFACE M_AXI_MAC_DMA = axi4_0
 PORT S_AXI_MAC_REG_ACLK = clk_50_0000MHz
 PORT phy0_SMIDat = axi_powerlink_0_phy0_SMIDat
 PORT phy0_SMIClk = axi_powerlink_0_phy0_SMIClk
 PORT phy0_Rst_n = axi_powerlink_0_phy0_Rst_n
 PORT phy0_link = axi_powerlink_0_phy0_link
 PORT phyMii0_RxClk = axi_powerlink_0_phyMii0_RxClk
 PORT phyMii0_RxDat = axi_powerlink_0_phyMii0_RxDat
 PORT phyMii0_RxDv = axi_powerlink_0_phyMii0_RxDv
 PORT phyMii0_RxEr = axi_powerlink_0_phyMii0_RxEr
 PORT phyMii0_TxClk = axi_powerlink_0_phyMii0_TxClk
 PORT phyMii0_TxDat = axi_powerlink_0_phyMii0_TxDat
 PORT phyMii0_TxEn = axi_powerlink_0_phyMii0_TxEn
# PORT phyMii0_TxEr = axi_powerlink_0_phyMii0_TxEr
 PORT tcp_irq = axi_powerlink_0_tcp_irq
 PORT mac_irq = axi_powerlink_0_mac_irq
 PORT S_AXI_MAC_PKT_ACLK = clk_100_0000MHz
 PORT S_AXI_SMP_PCP_ACLK = clk_100_0000MHz
 PORT phy1_SMIDat = axi_powerlink_0_phy1_SMIDat
 PORT phy1_SMIClk = axi_powerlink_0_phy1_SMIClk
 PORT phy1_Rst_n = axi_powerlink_0_phy1_Rst_n
 PORT phy1_link = axi_powerlink_0_phy1_link
 PORT phyMii1_RxClk = axi_powerlink_0_phyMii1_RxClk
 PORT phyMii1_RxDat = axi_powerlink_0_phyMii1_RxDat
 PORT phyMii1_RxDv = axi_powerlink_0_phyMii1_RxDv
 PORT phyMii1_RxEr = axi_powerlink_0_phyMii1_RxEr
 PORT phyMii1_TxClk = axi_powerlink_0_phyMii1_TxClk
 PORT phyMii1_TxDat = axi_powerlink_0_phyMii1_TxDat
 PORT phyMii1_TxEn = axi_powerlink_0_phyMii1_TxEn
 PORT S_AXI_PDI_PCP_ACLK = clk_100_0000MHz
 PORT S_AXI_PDI_AP_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_MAC_DMA_aclk = clk_100_0000MHz
END

# PORT phyMii1_TxEr = axi_powerlink_0_phyMii1_TxEr
BEGIN axi_intc
 PARAMETER INSTANCE = pcp_intc
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_KIND_OF_INTR = 0xFFFFFFFC
 PARAMETER C_BASEADDR = 0x41800000
 PARAMETER C_HIGHADDR = 0x4180ffff
 BUS_INTERFACE S_AXI = axi4lite_mb_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Irq = pcp_INTERRUPT
 PORT Intr = fit_timer_0_Interrupt & axi_powerlink_0_mac_irq & axi_powerlink_0_tcp_irq
END

BEGIN fit_timer
 PARAMETER INSTANCE = fit_timer_0
 PARAMETER HW_VER = 1.01.c
 PARAMETER C_NO_CLOCKS = 50000
 PORT Clk = clk_50_0000MHz
 PORT Interrupt = fit_timer_0_Interrupt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDS_6BIT
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 6
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x41240000
 PARAMETER C_HIGHADDR = 0x4124ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO_O = PW_LEDS_6BIT_TRI_IO
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x43400000
 PARAMETER C_HIGHADDR = 0x4340ffff
 BUS_INTERFACE S_AXI = axi4lite_mb_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHz
END

BEGIN axi_gpio
 PARAMETER INSTANCE = POWERLINK_LED
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 2
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_O = POWERLINK_LED_TRI_IO
END

BEGIN axi_gpio
 PARAMETER INSTANCE = BENCHMARK_PIO
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_mb_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_O = BENCHMARK_PIO_IO
 PORT GPIO_IO_I = BENCHMARK_PIO_IO
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 8
 PARAMETER C_NUM_DATA_SAMPLES = 16384
 PARAMETER C_TRIG0_UNIT_MATCH_TYPE = basic with edges
 PORT chipscope_ila_control = chipscope_ila_0_icon_control
 PORT TRIG0 = BENCHMARK_PIO_IO
 PORT CLK = clk_50_0000MHz
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_icon_control
END

BEGIN axi_gpio
 PARAMETER INSTANCE = Node_Switches
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 2
 PARAMETER C_BASEADDR = 0x41220000
 PARAMETER C_HIGHADDR = 0x4122ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_I = Node_Switches_I
END

