# Generated by Yosys 0.8+498 (git sha1 1bdc7e9d, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)
autoidx 3
attribute \cells_not_processed 1
attribute \src "attrib06_operator_suffix.v:1"
module \bar
  attribute \src "attrib06_operator_suffix.v:8"
  wire width 8 $0\out[7:0]
  attribute \src "attrib06_operator_suffix.v:10"
  wire width 8 $add$attrib06_operator_suffix.v:10$2_Y
  attribute \src "attrib06_operator_suffix.v:2"
  wire input 1 \clk
  attribute \src "attrib06_operator_suffix.v:4"
  wire width 8 input 3 \inp_a
  attribute \src "attrib06_operator_suffix.v:5"
  wire width 8 input 4 \inp_b
  attribute \src "attrib06_operator_suffix.v:6"
  wire width 8 output 5 \out
  attribute \src "attrib06_operator_suffix.v:3"
  wire input 2 \rst
  attribute \ripple_adder 1
  attribute \src "attrib06_operator_suffix.v:10"
  cell $add $add$attrib06_operator_suffix.v:10$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \inp_a
    connect \B \inp_b
    connect \Y $add$attrib06_operator_suffix.v:10$2_Y
  end
  attribute \src "attrib06_operator_suffix.v:8"
  process $proc$attrib06_operator_suffix.v:8$1
    assign $0\out[7:0] \out
    attribute \src "attrib06_operator_suffix.v:9"
    switch \rst
      case 1'1
        assign $0\out[7:0] 8'00000000
      case 
        assign $0\out[7:0] $add$attrib06_operator_suffix.v:10$2_Y
    end
    sync posedge \clk
      update \out $0\out[7:0]
  end
end
attribute \cells_not_processed 1
attribute \src "attrib06_operator_suffix.v:14"
module \foo
  attribute \src "attrib06_operator_suffix.v:15"
  wire input 1 \clk
  attribute \src "attrib06_operator_suffix.v:17"
  wire width 8 input 3 \inp_a
  attribute \src "attrib06_operator_suffix.v:18"
  wire width 8 input 4 \inp_b
  attribute \src "attrib06_operator_suffix.v:19"
  wire width 8 output 5 \out
  attribute \src "attrib06_operator_suffix.v:16"
  wire input 2 \rst
  attribute \module_not_derived 1
  attribute \src "attrib06_operator_suffix.v:21"
  cell \bar \bar_instance
    connect $1 \clk
    connect $2 \rst
    connect $3 \inp_a
    connect $4 \inp_b
    connect $5 \out
  end
end
