<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="microprogram_controlled_data_path_VHDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_LAC_adder_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_adder_subtractor_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_alu_tb_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_arithmetic_unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_arithmetic_unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_arithmetic_unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_arithmetic_unit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_arithmetic_unit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_arithmetic_unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_arithmetic_unit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_arithmetic_unit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_arithmetic_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_arithmetic_unit_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_arithmetic_unit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_arithmetic_unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_bit_arithmetic_unit_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_arithmetic_unit_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_lac_tb_vhd_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_shifter_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_shifter_tb_vhd_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_input_mux_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_adder_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_logic_unit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_two_input_mux_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_xor_control_tb_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="not_gate_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_logic_slice_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="one_bit_logic_slice_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shift_rotate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shift_rotate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shift_rotate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shift_rotate.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_rotate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_rotate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shift_rotate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shift_rotate.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_rotate_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shift_rotate_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_rotate_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_rotate_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_rotate_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1509884817" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1509884817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510523518" xil_pn:in_ck="3507108671321762319" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1510523517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/lab1/AND.vhd"/>
      <outfile xil_pn:name="../../src/lab1/NAND.vhd"/>
      <outfile xil_pn:name="../../src/lab1/NOT.vhd"/>
      <outfile xil_pn:name="../../src/lab1/OR.vhd"/>
      <outfile xil_pn:name="../../src/lab1/XOR.vhd"/>
      <outfile xil_pn:name="../../src/lab1/four_input_nor_gate.vhd"/>
      <outfile xil_pn:name="../../src/lab1/full_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab1/half_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab1/nor_gate.vhd"/>
      <outfile xil_pn:name="../../src/lab1/three_input_or_gate.vhd"/>
      <outfile xil_pn:name="../../src/lab1/two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_LAC.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_LAC_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_adder_subtractor.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_alu.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_shifter.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_input_mux.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_logic_unit.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_xor_contol.vhd"/>
      <outfile xil_pn:name="../../src/lab2/one_bit_logic_slice.vhd"/>
      <outfile xil_pn:name="../../src/lab2/shift_control_logic.vhd"/>
      <outfile xil_pn:name="../../src/lab2/shift_rotate.vhd"/>
      <outfile xil_pn:name="../../test/lab1/four_input_nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/full_adder_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/half_adder_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/nand_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_NOT.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_OR.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_XOR.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_two_input_and.vhd"/>
      <outfile xil_pn:name="../../test/lab1/three_input_or_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/two_input_multiplexer_test.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_LAC_adder_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_adder_subtractor_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_alu_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_arithmetic_unit_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_lac_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_shifter_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_input_mux_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_adder_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_logic_unit_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_two_input_mux_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_xor_control_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/one_bit_logic_slice_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/shift_control_logic_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/shift_rotate_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510523518" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1346744930963496538" xil_pn:start_ts="1510523518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510523518" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6267672585566842746" xil_pn:start_ts="1510523518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510523518" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5197484446825972843" xil_pn:start_ts="1510523518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510523518" xil_pn:in_ck="3507108671321762319" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1510523518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/lab1/AND.vhd"/>
      <outfile xil_pn:name="../../src/lab1/NAND.vhd"/>
      <outfile xil_pn:name="../../src/lab1/NOT.vhd"/>
      <outfile xil_pn:name="../../src/lab1/OR.vhd"/>
      <outfile xil_pn:name="../../src/lab1/XOR.vhd"/>
      <outfile xil_pn:name="../../src/lab1/four_input_nor_gate.vhd"/>
      <outfile xil_pn:name="../../src/lab1/full_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab1/half_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab1/nor_gate.vhd"/>
      <outfile xil_pn:name="../../src/lab1/three_input_or_gate.vhd"/>
      <outfile xil_pn:name="../../src/lab1/two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_LAC.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_LAC_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_adder_subtractor.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_alu.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_bit_shifter.vhd"/>
      <outfile xil_pn:name="../../src/lab2/four_input_mux.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_adder.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_logic_unit.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="../../src/lab2/nbit_xor_contol.vhd"/>
      <outfile xil_pn:name="../../src/lab2/one_bit_logic_slice.vhd"/>
      <outfile xil_pn:name="../../src/lab2/shift_control_logic.vhd"/>
      <outfile xil_pn:name="../../src/lab2/shift_rotate.vhd"/>
      <outfile xil_pn:name="../../test/lab1/four_input_nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/full_adder_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/half_adder_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/nand_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_NOT.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_OR.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_XOR.vhd"/>
      <outfile xil_pn:name="../../test/lab1/test_two_input_and.vhd"/>
      <outfile xil_pn:name="../../test/lab1/three_input_or_gate_test.vhd"/>
      <outfile xil_pn:name="../../test/lab1/two_input_multiplexer_test.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_LAC_adder_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_adder_subtractor_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_alu_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_arithmetic_unit_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_lac_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_bit_shifter_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/four_input_mux_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_adder_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_logic_unit_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_two_input_mux_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/nbit_xor_control_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/one_bit_logic_slice_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/shift_control_logic_tb.vhd"/>
      <outfile xil_pn:name="../../test/lab2/shift_rotate_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510523523" xil_pn:in_ck="3507108671321762319" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6112058871955029496" xil_pn:start_ts="1510523518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit_tb_beh.prj"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1510523524" xil_pn:in_ck="9154483381700872103" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1542352373881674245" xil_pn:start_ts="1510523523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1510449533" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510449533" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3084582186137871055" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1510449533" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8076700959002175378" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1510449533" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510449533" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1264837721175318533" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1510449533" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1510449533" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8881099932901876252" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1510449604" xil_pn:in_ck="7145448138186809239" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3620863210390193466" xil_pn:start_ts="1510449533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.lso"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.ngc"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.ngr"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.prj"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.stx"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.syr"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.xst"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
