
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Mon Apr 06 17:16:39 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/teste_3_plataformas/prod_matrix'
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project prod_matrix/[37C
ERROR: [HLS 200-70] The name 'prod_matrix/' contains illegal character '/' 
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd prod_matrix/[27C
[2Kvivado_hls> [12C[2Kvivado_hls> cd prod_matrix/[27C[2Kvivado_hls> open_project prod_matrix/[37C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd prod_matrix/[27C[2Kvivado_hls> open_project prod_matrix/[37C[2Kvivado_hls> open_project prod_matrix[36C
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/teste_3_plataformas/prod_matrix'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd prod_matrix/[27C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/teste_3_plataformas/prod_matrix/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/HLStools/teste_3_plataformas/prod_matrix/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'prod_matrix.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 904.371 ; gain = 204.051 ; free physical = 13297 ; free virtual = 43713
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 904.371 ; gain = 204.051 ; free physical = 13297 ; free virtual = 43713
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 904.371 ; gain = 204.051 ; free physical = 13296 ; free virtual = 43712
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 904.371 ; gain = 204.051 ; free physical = 13296 ; free virtual = 43712
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 904.371 ; gain = 204.051 ; free physical = 13278 ; free virtual = 43695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 904.371 ; gain = 204.051 ; free physical = 13278 ; free virtual = 43695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'prod_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prod_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.98 seconds; current allocated memory: 97.037 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 97.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prod_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'prod_matrix/v' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'prod_matrix/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'prod_matrix/row' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'prod_matrix/col' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'prod_matrix' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'prod_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 97.740 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 904.371 ; gain = 204.051 ; free physical = 13271 ; free virtual = 43690
INFO: [VHDL 208-304] Generating VHDL RTL for prod_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for prod_matrix.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 43.71 seconds; peak allocated memory: 97.740 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr  6 17:17:22 2020...
