// Seed: 2750406619
module module_0;
  assign id_1 = id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1
);
  always @(posedge id_1) id_0 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input logic id_1,
    output tri1 id_2,
    input supply0 id_3,
    output logic id_4
);
  initial begin : LABEL_0
    if (id_1) id_4 <= 1;
    $display(id_3, 1, 1);
    id_0 = id_1;
    id_4 <= id_1;
    id_4 <= id_3 * id_3;
  end
  module_0 modCall_1 ();
endmodule
