$date
	Mon Feb 16 11:35:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sync_siso $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var wire 4 & q_bar [3:0] $end
$var wire 4 ' q [3:0] $end
$var wire 1 ! out $end
$scope module sr1 $end
$var wire 1 " clk $end
$var wire 1 ( q_bar $end
$var wire 1 % r $end
$var wire 1 $ rst $end
$var wire 1 # s $end
$var reg 1 ) q $end
$upscope $end
$scope module sr2 $end
$var wire 1 " clk $end
$var wire 1 * q_bar $end
$var wire 1 + r $end
$var wire 1 $ rst $end
$var wire 1 , s $end
$var reg 1 - q $end
$upscope $end
$scope module sr3 $end
$var wire 1 " clk $end
$var wire 1 . q_bar $end
$var wire 1 / r $end
$var wire 1 $ rst $end
$var wire 1 0 s $end
$var reg 1 1 q $end
$upscope $end
$scope module sr4 $end
$var wire 1 " clk $end
$var wire 1 2 q_bar $end
$var wire 1 3 r $end
$var wire 1 $ rst $end
$var wire 1 4 s $end
$var reg 1 5 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
05
04
13
12
01
00
1/
1.
0-
0,
1+
1*
0)
1(
b0 '
b1111 &
0%
1$
1#
0"
0!
$end
#5
1"
#10
0"
#15
0+
b1110 &
0(
1,
b1 '
1)
1"
0$
#20
0"
#25
0/
1+
0*
10
b1101 &
1(
0,
1-
b10 '
0)
1%
1"
0#
#30
0"
#35
0+
1/
03
0(
1,
1*
00
b1010 &
0.
14
1)
0-
b101 '
11
0%
1"
1#
#40
0"
#45
13
0/
1+
02
1!
1.
04
0*
10
b101 &
1(
0,
15
01
1-
b1010 '
0)
1%
1"
0#
#50
0"
#55
1/
1*
00
b1111 &
12
0!
0-
b0 '
05
1"
1$
#60
0"
0$
#65
0+
b1110 &
0(
1,
b1 '
1)
0%
1"
1#
#70
0"
#75
1+
0/
1(
0,
b1101 &
0*
10
0)
b10 '
1-
1%
1"
0#
#80
0"
#85
03
1/
0.
14
b1011 &
1*
00
11
b100 '
0-
1"
#90
0"
#95
13
1.
04
b111 &
02
1!
01
b1000 '
15
1"
