============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 16:13:08 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'ahb_return_data' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight45' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight44' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight43' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight42' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 WARNING: identifier 'weight41' is used before its declaration in ../../ahb_pwm.v(370)
HDL-5007 WARNING: identifier 'weight40' is used before its declaration in ../../ahb_pwm.v(371)
HDL-5007 WARNING: identifier 'weight39' is used before its declaration in ../../ahb_pwm.v(372)
HDL-5007 WARNING: identifier 'weight38' is used before its declaration in ../../ahb_pwm.v(373)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (1066 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2063 instances
RUN-0007 : 964 luts, 1045 seqs, 8 mslices, 4 lslices, 25 pads, 8 brams, 3 dsps
RUN-1001 : There are total 2329 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2137 nets have 2 pins
RUN-1001 : 56 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |    1008     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  33   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 34
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2061 instances, 964 luts, 1045 seqs, 12 slices, 2 macros(12 instances: 8 mslices 4 lslices)
PHY-3001 : Huge net I_rst_n_dup_1 with 1067 pins
PHY-0007 : Cell area utilization is 17%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10604, tnet num: 2327, tinst num: 2061, tnode num: 14793, tedge num: 16810.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2327 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.230451s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 291177
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 223519, overlap = 24
PHY-3002 : Step(2): len = 198969, overlap = 24
PHY-3002 : Step(3): len = 131132, overlap = 24
PHY-3002 : Step(4): len = 116332, overlap = 17.25
PHY-3002 : Step(5): len = 101855, overlap = 22.0625
PHY-3002 : Step(6): len = 91598.7, overlap = 24.3125
PHY-3002 : Step(7): len = 83607.3, overlap = 25.7812
PHY-3002 : Step(8): len = 75020.2, overlap = 25.0938
PHY-3002 : Step(9): len = 67191.8, overlap = 28.5938
PHY-3002 : Step(10): len = 62397.7, overlap = 32.5938
PHY-3002 : Step(11): len = 59689.9, overlap = 36
PHY-3002 : Step(12): len = 54885.6, overlap = 42.5938
PHY-3002 : Step(13): len = 53178.2, overlap = 51.25
PHY-3002 : Step(14): len = 50905.4, overlap = 55.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.90099e-06
PHY-3002 : Step(15): len = 52449.7, overlap = 57.6562
PHY-3002 : Step(16): len = 53071.7, overlap = 57.3125
PHY-3002 : Step(17): len = 53626.5, overlap = 52.5
PHY-3002 : Step(18): len = 53550.1, overlap = 48.7812
PHY-3002 : Step(19): len = 52678.7, overlap = 45.5938
PHY-3002 : Step(20): len = 50383.9, overlap = 49.75
PHY-3002 : Step(21): len = 49964.5, overlap = 52.0312
PHY-3002 : Step(22): len = 49903.2, overlap = 52.9375
PHY-3002 : Step(23): len = 50741, overlap = 43.5938
PHY-3002 : Step(24): len = 51006.7, overlap = 43.125
PHY-3002 : Step(25): len = 49477.7, overlap = 45.125
PHY-3002 : Step(26): len = 49245.8, overlap = 44.5938
PHY-3002 : Step(27): len = 49169.1, overlap = 39.875
PHY-3002 : Step(28): len = 49636.6, overlap = 42.9062
PHY-3002 : Step(29): len = 48975.5, overlap = 43.5312
PHY-3002 : Step(30): len = 48915.7, overlap = 43.75
PHY-3002 : Step(31): len = 47983.8, overlap = 44.2812
PHY-3002 : Step(32): len = 47880.3, overlap = 42.25
PHY-3002 : Step(33): len = 47642.2, overlap = 44.6875
PHY-3002 : Step(34): len = 47667, overlap = 44.9375
PHY-3002 : Step(35): len = 47030.7, overlap = 45.25
PHY-3002 : Step(36): len = 46909, overlap = 46.125
PHY-3002 : Step(37): len = 46132.9, overlap = 46.375
PHY-3002 : Step(38): len = 45900.5, overlap = 46.8125
PHY-3002 : Step(39): len = 45911.4, overlap = 44.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7802e-05
PHY-3002 : Step(40): len = 46621.4, overlap = 45.7812
PHY-3002 : Step(41): len = 46983.1, overlap = 44.4062
PHY-3002 : Step(42): len = 47080.5, overlap = 44.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006314s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2327 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047131s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0135e-06
PHY-3002 : Step(43): len = 49188, overlap = 66.5312
PHY-3002 : Step(44): len = 48992, overlap = 69
PHY-3002 : Step(45): len = 47612.1, overlap = 76.2812
PHY-3002 : Step(46): len = 46548.4, overlap = 79.9688
PHY-3002 : Step(47): len = 44915.8, overlap = 85.5938
PHY-3002 : Step(48): len = 44549.7, overlap = 88.0938
PHY-3002 : Step(49): len = 42681.8, overlap = 92.125
PHY-3002 : Step(50): len = 42542.2, overlap = 98.375
PHY-3002 : Step(51): len = 42375, overlap = 106.812
PHY-3002 : Step(52): len = 42031.2, overlap = 110.031
PHY-3002 : Step(53): len = 42198.7, overlap = 112.219
PHY-3002 : Step(54): len = 42175.3, overlap = 116.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02701e-06
PHY-3002 : Step(55): len = 41868.1, overlap = 116
PHY-3002 : Step(56): len = 41868.1, overlap = 116
PHY-3002 : Step(57): len = 41870.7, overlap = 113.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27969e-06
PHY-3002 : Step(58): len = 42577, overlap = 110.906
PHY-3002 : Step(59): len = 43160.9, overlap = 108.719
PHY-3002 : Step(60): len = 44764.2, overlap = 91.75
PHY-3002 : Step(61): len = 45309.2, overlap = 88.1562
PHY-3002 : Step(62): len = 44700.5, overlap = 86.6875
PHY-3002 : Step(63): len = 44862.8, overlap = 83.0312
PHY-3002 : Step(64): len = 45242.8, overlap = 80.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.55939e-06
PHY-3002 : Step(65): len = 44996.7, overlap = 79.375
PHY-3002 : Step(66): len = 45389.1, overlap = 78.875
PHY-3002 : Step(67): len = 48420.4, overlap = 73.875
PHY-3002 : Step(68): len = 49369.1, overlap = 72.875
PHY-3002 : Step(69): len = 48444.4, overlap = 69.6875
PHY-3002 : Step(70): len = 47000.3, overlap = 69.0312
PHY-3002 : Step(71): len = 46857.1, overlap = 68.5
PHY-3002 : Step(72): len = 46816.4, overlap = 67.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.31188e-05
PHY-3002 : Step(73): len = 47547.5, overlap = 63.0625
PHY-3002 : Step(74): len = 49200.2, overlap = 58.25
PHY-3002 : Step(75): len = 51365.9, overlap = 53.7188
PHY-3002 : Step(76): len = 51839.6, overlap = 50.25
PHY-3002 : Step(77): len = 48937.8, overlap = 49.5312
PHY-3002 : Step(78): len = 48556.6, overlap = 49.4375
PHY-3002 : Step(79): len = 48390.7, overlap = 50.1562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.62376e-05
PHY-3002 : Step(80): len = 50145.8, overlap = 46.7188
PHY-3002 : Step(81): len = 50643.6, overlap = 45.6562
PHY-3002 : Step(82): len = 52132.8, overlap = 40.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.24751e-05
PHY-3002 : Step(83): len = 51490.7, overlap = 37.2188
PHY-3002 : Step(84): len = 51867.8, overlap = 36.0938
PHY-3002 : Step(85): len = 52187.5, overlap = 32.4688
PHY-3002 : Step(86): len = 51815.5, overlap = 30.8438
PHY-3002 : Step(87): len = 51973.3, overlap = 30.2188
PHY-3002 : Step(88): len = 51973.3, overlap = 30.2188
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2327 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043654s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.44558e-05
PHY-3002 : Step(89): len = 51717.7, overlap = 65.0312
PHY-3002 : Step(90): len = 52616.1, overlap = 63.75
PHY-3002 : Step(91): len = 51827.1, overlap = 62.7812
PHY-3002 : Step(92): len = 50117.5, overlap = 60.875
PHY-3002 : Step(93): len = 50304.4, overlap = 59.5
PHY-3002 : Step(94): len = 50425.3, overlap = 61.1875
PHY-3002 : Step(95): len = 49305.4, overlap = 63.1875
PHY-3002 : Step(96): len = 47619.2, overlap = 67
PHY-3002 : Step(97): len = 47098.6, overlap = 69.4688
PHY-3002 : Step(98): len = 46734.3, overlap = 73.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.89115e-05
PHY-3002 : Step(99): len = 47760.9, overlap = 70.125
PHY-3002 : Step(100): len = 48550.6, overlap = 70.75
PHY-3002 : Step(101): len = 50005.8, overlap = 66.5
PHY-3002 : Step(102): len = 50231.7, overlap = 60.0625
PHY-3002 : Step(103): len = 48612.5, overlap = 59.8438
PHY-3002 : Step(104): len = 48063.7, overlap = 58.3125
PHY-3002 : Step(105): len = 47997.4, overlap = 58.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.78231e-05
PHY-3002 : Step(106): len = 49509, overlap = 56.125
PHY-3002 : Step(107): len = 49812.7, overlap = 55.1875
PHY-3002 : Step(108): len = 51138.4, overlap = 48.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195646
PHY-3002 : Step(109): len = 50746.6, overlap = 45.5
PHY-3002 : Step(110): len = 50880.6, overlap = 45.6562
PHY-3002 : Step(111): len = 51616.2, overlap = 42.0938
PHY-3002 : Step(112): len = 52012.1, overlap = 43.4375
PHY-3002 : Step(113): len = 52096.7, overlap = 42.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000391292
PHY-3002 : Step(114): len = 52520.7, overlap = 40.9688
PHY-3002 : Step(115): len = 52674.1, overlap = 40.125
PHY-3002 : Step(116): len = 53296.8, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000633111
PHY-3002 : Step(117): len = 53465.2, overlap = 38.5625
PHY-3002 : Step(118): len = 53548.8, overlap = 39.125
PHY-3002 : Step(119): len = 53957.5, overlap = 39.5938
PHY-3002 : Step(120): len = 54340, overlap = 37.3125
PHY-3002 : Step(121): len = 54270.1, overlap = 36.6562
PHY-3002 : Step(122): len = 54164.4, overlap = 35.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00126622
PHY-3002 : Step(123): len = 54441.1, overlap = 35.4688
PHY-3002 : Step(124): len = 54662.1, overlap = 36.0312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00204875
PHY-3002 : Step(125): len = 54807.5, overlap = 35.5312
PHY-3002 : Step(126): len = 55179, overlap = 34.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10604, tnet num: 2327, tinst num: 2061, tnode num: 14793, tedge num: 16810.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 34.47 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2329.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80232, over cnt = 397(3%), over = 1284, worst = 16
PHY-1001 : End global iterations;  0.184820s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 53.96, top5 = 45.33, top10 = 39.56, top15 = 35.67.
PHY-1001 : End incremental global routing;  0.212112s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2327 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.056429s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.300617s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.8%)

OPT-1001 : Current memory(MB): used = 177, reserve = 151, peak = 177.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1688/2329.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80232, over cnt = 397(3%), over = 1284, worst = 16
PHY-1002 : len = 88456, over cnt = 201(1%), over = 436, worst = 13
PHY-1002 : len = 93312, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 93424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.217003s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.8%)

PHY-1001 : Congestion index: top1 = 50.49, top5 = 43.53, top10 = 39.34, top15 = 36.28.
OPT-1001 : End congestion update;  0.240772s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2327 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043597s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.284443s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.9%)

OPT-1001 : Current memory(MB): used = 179, reserve = 152, peak = 179.
OPT-1001 : End physical optimization;  0.810239s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (111.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 964 LUT to BLE ...
SYN-4008 : Packed 964 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 1010 remaining SEQ's ...
SYN-4005 : Packed 847 SEQ with LUT/SLICE
SYN-4006 : 84 single LUT's are left
SYN-4006 : 163 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1127/1251 primitive instances ...
PHY-3001 : End packing;  0.105064s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.1%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 737 instances
RUN-1001 : 348 mslices, 347 lslices, 25 pads, 8 brams, 3 dsps
RUN-1001 : There are total 2294 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2085 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 735 instances, 695 slices, 2 macros(12 instances: 8 mslices 4 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : After packing: Len = 60389.8, Over = 64.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9404, tnet num: 2292, tinst num: 735, tnode num: 12427, tedge num: 14873.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.287621s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.63968e-05
PHY-3002 : Step(127): len = 57398, overlap = 65
PHY-3002 : Step(128): len = 56824.5, overlap = 64
PHY-3002 : Step(129): len = 55280, overlap = 72
PHY-3002 : Step(130): len = 54116.8, overlap = 75
PHY-3002 : Step(131): len = 53499.8, overlap = 75.5
PHY-3002 : Step(132): len = 53079.4, overlap = 76.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.27936e-05
PHY-3002 : Step(133): len = 54412.1, overlap = 69
PHY-3002 : Step(134): len = 55520.9, overlap = 67.5
PHY-3002 : Step(135): len = 55237.9, overlap = 66.75
PHY-3002 : Step(136): len = 55182.5, overlap = 64.75
PHY-3002 : Step(137): len = 55242.6, overlap = 62.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013583
PHY-3002 : Step(138): len = 56003.3, overlap = 59
PHY-3002 : Step(139): len = 56847, overlap = 59.25
PHY-3002 : Step(140): len = 57504.8, overlap = 59.5
PHY-3002 : Step(141): len = 57506.6, overlap = 57
PHY-3002 : Step(142): len = 57491.3, overlap = 57.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.113608s wall, 0.093750s user + 0.171875s system = 0.265625s CPU (233.8%)

PHY-3001 : Trial Legalized: Len = 64809.8
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041470s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112081
PHY-3002 : Step(143): len = 59511.4, overlap = 36.75
PHY-3002 : Step(144): len = 58606.7, overlap = 49
PHY-3002 : Step(145): len = 57946.5, overlap = 53.5
PHY-3002 : Step(146): len = 57630.8, overlap = 55
PHY-3002 : Step(147): len = 57379.9, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000224162
PHY-3002 : Step(148): len = 57877.5, overlap = 55.75
PHY-3002 : Step(149): len = 58360, overlap = 55
PHY-3002 : Step(150): len = 58734.2, overlap = 51.25
PHY-3002 : Step(151): len = 58854.1, overlap = 48.25
PHY-3002 : Step(152): len = 58909.4, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000428265
PHY-3002 : Step(153): len = 59370.2, overlap = 50
PHY-3002 : Step(154): len = 59806.5, overlap = 51.25
PHY-3002 : Step(155): len = 60172.7, overlap = 47
PHY-3002 : Step(156): len = 60172.9, overlap = 44.75
PHY-3002 : Step(157): len = 60317.5, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 63127.8, Over = 0
PHY-3001 : End spreading;  0.005110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 63127.8, Over = 0
RUN-1003 : finish command "place" in  4.312329s wall, 7.453125s user + 2.828125s system = 10.281250s CPU (238.4%)

RUN-1004 : used memory is 163 MB, reserved memory is 142 MB, peak memory is 184 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 737 instances
RUN-1001 : 348 mslices, 347 lslices, 25 pads, 8 brams, 3 dsps
RUN-1001 : There are total 2294 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2085 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9404, tnet num: 2292, tinst num: 735, tnode num: 12427, tedge num: 14873.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 348 mslices, 347 lslices, 25 pads, 8 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 90024, over cnt = 352(3%), over = 525, worst = 5
PHY-1002 : len = 92160, over cnt = 173(1%), over = 233, worst = 5
PHY-1002 : len = 95368, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 95488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 95520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.317995s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (117.9%)

PHY-1001 : Congestion index: top1 = 46.67, top5 = 41.25, top10 = 37.71, top15 = 35.22.
PHY-1001 : End global routing;  0.355099s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (118.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 199, reserve = 172, peak = 199.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 288, reserve = 263, peak = 288.
PHY-1001 : End build detailed router design. 1.376860s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 17928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.101846s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.1%)

PHY-1001 : Current memory(MB): used = 300, reserve = 275, peak = 300.
PHY-1001 : End phase 1; 0.103909s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Patch 1171 net; 1.892165s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (99.9%)

PHY-1022 : len = 183520, over cnt = 554(0%), over = 565, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 302, reserve = 277, peak = 302.
PHY-1001 : End initial routed; 2.251387s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (104.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2268(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.355928s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.6%)

PHY-1001 : Current memory(MB): used = 306, reserve = 281, peak = 306.
PHY-1001 : End phase 2; 2.607378s wall, 2.656250s user + 0.031250s system = 2.687500s CPU (103.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 183520, over cnt = 554(0%), over = 565, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.006080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 182584, over cnt = 158(0%), over = 158, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.015641s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 182968, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.375362s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 183296, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.094706s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 183304, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.095533s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2268(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.416704s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 272 feed throughs used by 100 nets
PHY-1001 : End commit to database; 0.281398s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 321, reserve = 297, peak = 321.
PHY-1001 : End phase 3; 2.321705s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (99.6%)

PHY-1003 : Routed, final wirelength = 183304
PHY-1001 : Current memory(MB): used = 321, reserve = 297, peak = 321.
PHY-1001 : End export database. 0.007291s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.3%)

PHY-1001 : End detail routing;  6.504704s wall, 6.515625s user + 0.046875s system = 6.562500s CPU (100.9%)

RUN-1003 : finish command "route" in  7.177116s wall, 7.171875s user + 0.125000s system = 7.296875s CPU (101.7%)

RUN-1004 : used memory is 287 MB, reserved memory is 265 MB, peak memory is 321 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      997   out of   5824   17.12%
#reg                     1045   out of   5824   17.94%
#le                      1160
  #lut only               115   out of   1160    9.91%
  #reg only               163   out of   1160   14.05%
  #lut&reg                882   out of   1160   76.03%
#dsp                        3   out of     10   30.00%
#bram                       8   out of     26   30.77%
  #bram9k                   8
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    674
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |1160   |985     |12      |1045    |8       |3       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |1160   |985     |12      |1045    |8       |3       |
|    uut     |rom_weight |0      |0       |0       |0       |8       |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2074  
    #2          2        34   
    #3          3        23   
    #4          4        15   
    #5        5-10       39   
    #6        11-50      85   
    #7       51-100      2    
    #8       101-500     3    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 735
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2294, pip num: 20752
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 272
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 669 valid insts, and 51712 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011110010000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  2.053054s wall, 11.515625s user + 0.109375s system = 11.625000s CPU (566.2%)

RUN-1004 : used memory is 299 MB, reserved memory is 276 MB, peak memory is 449 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_161308.log"
