INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/CBCDivider_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CBCDivider_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/counter_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/counter_divider_1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_divider_1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/CBCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CBCD_tb
