<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1198' type='unsigned int llvm::PSetIterator::operator*() const'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='60' u='c' c='_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='75' u='c' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoENS3_8RegisterENS3_11LaneBitmaskES8_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='164' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='165' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='166' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='166' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='680' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeENS_8RegisterEbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='687' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeENS_8RegisterEbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='688' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeENS_8RegisterEbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1733' u='c' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1743' u='c' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1891' u='c' c='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1893' u='c' c='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
